
---------- Begin Simulation Statistics ----------
simSeconds                                   0.966937                       # Number of seconds simulated (Second)
simTicks                                 966936730000                       # Number of ticks simulated (Tick)
finalTick                                966936730000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     49.17                       # Real time elapsed on the host (Second)
hostTickRate                              19663461751                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     235212                       # Number of bytes of host memory used (Byte)
simInsts                                     80497442                       # Number of instructions simulated (Count)
simOps                                       80497442                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1636980                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1636980                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         10000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                        96682078                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              2.400212                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.416630                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts            40280634                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps              40280634                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 2.400212                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.416630                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts           1311123                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts         30698028                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts         4914843                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts        3057799                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass      1709834      4.24%      4.24% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu     29729455     73.81%     78.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult            0      0.00%     78.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0      0.00%     78.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd       868703      2.16%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead      4537983     11.27%     91.47% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite      2992239      7.43%     98.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead       376860      0.94%     99.84% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite        65560      0.16%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total     40280634                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl      8847042                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl      1875793                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl      6302511                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl      2511711                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall       814781                       # Class of control type instructions committed (Count)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns       814781                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 11593.609688                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 96670484.390312                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.999880                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.000120                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts       7972642                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpAluAccesses      1311123                       # Number of float alu accesses (Count)
system.cpu0.executeStats0.numFpRegReads       3097118                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites      1491338                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses     30698028                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads     48858725                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites     28936732                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs          7972642                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads     13876610                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites      1683840                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts             40280634                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps               40280634                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.416630                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches           8847042                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.091507                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.power_state.pwrStateResidencyTicks::ON 966936730000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 1567                       # Number of system calls (Count)
system.cpu1.numCycles                        96693673                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              2.400197                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.416633                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts            40285729                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps              40285729                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 2.400197                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.416633                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts           1311163                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts         30702450                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts         4915302                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts        3058023                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass      1709884      4.24%      4.24% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu     29733777     73.81%     78.05% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0      0.00%     78.05% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0      0.00%     78.05% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd       868743      2.16%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     80.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead      4538442     11.27%     91.47% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite      2992463      7.43%     98.90% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead       376860      0.94%     99.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite        65560      0.16%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total     40285729                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl      8848251                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl      1876419                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl      6303118                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl      2512313                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall       815023                       # Class of control type instructions committed (Count)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns       815023                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles     0.000100                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 96693672.999900                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts       7973325                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpAluAccesses      1311163                       # Number of float alu accesses (Count)
system.cpu1.executeStats0.numFpRegReads       3097158                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites      1491378                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses     30702450                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads     48865329                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites     28941098                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs          7973325                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads     13878194                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites      1684076                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts             40285729                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps               40285729                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.416633                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches           8848251                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.091508                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.power_state.pwrStateResidencyTicks::ON 966936730000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                 1567                       # Number of system calls (Count)
system.l1d0.demandHits::cpu0.data             7968236                       # number of demand (read+write) hits (Count)
system.l1d0.demandHits::total                 7968236                       # number of demand (read+write) hits (Count)
system.l1d0.overallHits::cpu0.data            7968236                       # number of overall hits (Count)
system.l1d0.overallHits::total                7968236                       # number of overall hits (Count)
system.l1d0.demandMisses::cpu0.data              4273                       # number of demand (read+write) misses (Count)
system.l1d0.demandMisses::total                  4273                       # number of demand (read+write) misses (Count)
system.l1d0.overallMisses::cpu0.data             4273                       # number of overall misses (Count)
system.l1d0.overallMisses::total                 4273                       # number of overall misses (Count)
system.l1d0.demandMissLatency::cpu0.data   1666690000                       # number of demand (read+write) miss ticks (Tick)
system.l1d0.demandMissLatency::total       1666690000                       # number of demand (read+write) miss ticks (Tick)
system.l1d0.overallMissLatency::cpu0.data   1666690000                       # number of overall miss ticks (Tick)
system.l1d0.overallMissLatency::total      1666690000                       # number of overall miss ticks (Tick)
system.l1d0.demandAccesses::cpu0.data         7972509                       # number of demand (read+write) accesses (Count)
system.l1d0.demandAccesses::total             7972509                       # number of demand (read+write) accesses (Count)
system.l1d0.overallAccesses::cpu0.data        7972509                       # number of overall (read+write) accesses (Count)
system.l1d0.overallAccesses::total            7972509                       # number of overall (read+write) accesses (Count)
system.l1d0.demandMissRate::cpu0.data        0.000536                       # miss rate for demand accesses (Ratio)
system.l1d0.demandMissRate::total            0.000536                       # miss rate for demand accesses (Ratio)
system.l1d0.overallMissRate::cpu0.data       0.000536                       # miss rate for overall accesses (Ratio)
system.l1d0.overallMissRate::total           0.000536                       # miss rate for overall accesses (Ratio)
system.l1d0.demandAvgMissLatency::cpu0.data 390051.486075                       # average overall miss latency in ticks ((Tick/Count))
system.l1d0.demandAvgMissLatency::total  390051.486075                       # average overall miss latency in ticks ((Tick/Count))
system.l1d0.overallAvgMissLatency::cpu0.data 390051.486075                       # average overall miss latency ((Tick/Count))
system.l1d0.overallAvgMissLatency::total 390051.486075                       # average overall miss latency ((Tick/Count))
system.l1d0.blockedCycles::no_mshrs                 0                       # number of cycles access was blocked (Cycle)
system.l1d0.blockedCycles::no_targets               0                       # number of cycles access was blocked (Cycle)
system.l1d0.blockedCauses::no_mshrs                 0                       # number of times access was blocked (Count)
system.l1d0.blockedCauses::no_targets               0                       # number of times access was blocked (Count)
system.l1d0.avgBlocked::no_mshrs                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1d0.avgBlocked::no_targets                nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1d0.writebacks::writebacks               2114                       # number of writebacks (Count)
system.l1d0.writebacks::total                    2114                       # number of writebacks (Count)
system.l1d0.demandMshrMisses::cpu0.data          4273                       # number of demand (read+write) MSHR misses (Count)
system.l1d0.demandMshrMisses::total              4273                       # number of demand (read+write) MSHR misses (Count)
system.l1d0.overallMshrMisses::cpu0.data         4273                       # number of overall MSHR misses (Count)
system.l1d0.overallMshrMisses::total             4273                       # number of overall MSHR misses (Count)
system.l1d0.demandMshrMissLatency::cpu0.data   1581230000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1d0.demandMshrMissLatency::total   1581230000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1d0.overallMshrMissLatency::cpu0.data   1581230000                       # number of overall MSHR miss ticks (Tick)
system.l1d0.overallMshrMissLatency::total   1581230000                       # number of overall MSHR miss ticks (Tick)
system.l1d0.demandMshrMissRate::cpu0.data     0.000536                       # mshr miss ratio for demand accesses (Ratio)
system.l1d0.demandMshrMissRate::total        0.000536                       # mshr miss ratio for demand accesses (Ratio)
system.l1d0.overallMshrMissRate::cpu0.data     0.000536                       # mshr miss ratio for overall accesses (Ratio)
system.l1d0.overallMshrMissRate::total       0.000536                       # mshr miss ratio for overall accesses (Ratio)
system.l1d0.demandAvgMshrMissLatency::cpu0.data 370051.486075                       # average overall mshr miss latency ((Tick/Count))
system.l1d0.demandAvgMshrMissLatency::total 370051.486075                       # average overall mshr miss latency ((Tick/Count))
system.l1d0.overallAvgMshrMissLatency::cpu0.data 370051.486075                       # average overall mshr miss latency ((Tick/Count))
system.l1d0.overallAvgMshrMissLatency::total 370051.486075                       # average overall mshr miss latency ((Tick/Count))
system.l1d0.replacements                         3763                       # number of replacements (Count)
system.l1d0.ReadReq.hits::cpu0.data           4912658                       # number of ReadReq hits (Count)
system.l1d0.ReadReq.hits::total               4912658                       # number of ReadReq hits (Count)
system.l1d0.ReadReq.misses::cpu0.data            2140                       # number of ReadReq misses (Count)
system.l1d0.ReadReq.misses::total                2140                       # number of ReadReq misses (Count)
system.l1d0.ReadReq.missLatency::cpu0.data    834740000                       # number of ReadReq miss ticks (Tick)
system.l1d0.ReadReq.missLatency::total      834740000                       # number of ReadReq miss ticks (Tick)
system.l1d0.ReadReq.accesses::cpu0.data       4914798                       # number of ReadReq accesses(hits+misses) (Count)
system.l1d0.ReadReq.accesses::total           4914798                       # number of ReadReq accesses(hits+misses) (Count)
system.l1d0.ReadReq.missRate::cpu0.data      0.000435                       # miss rate for ReadReq accesses (Ratio)
system.l1d0.ReadReq.missRate::total          0.000435                       # miss rate for ReadReq accesses (Ratio)
system.l1d0.ReadReq.avgMissLatency::cpu0.data 390065.420561                       # average ReadReq miss latency ((Tick/Count))
system.l1d0.ReadReq.avgMissLatency::total 390065.420561                       # average ReadReq miss latency ((Tick/Count))
system.l1d0.ReadReq.mshrMisses::cpu0.data         2140                       # number of ReadReq MSHR misses (Count)
system.l1d0.ReadReq.mshrMisses::total            2140                       # number of ReadReq MSHR misses (Count)
system.l1d0.ReadReq.mshrMissLatency::cpu0.data    791940000                       # number of ReadReq MSHR miss ticks (Tick)
system.l1d0.ReadReq.mshrMissLatency::total    791940000                       # number of ReadReq MSHR miss ticks (Tick)
system.l1d0.ReadReq.mshrMissRate::cpu0.data     0.000435                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1d0.ReadReq.mshrMissRate::total      0.000435                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1d0.ReadReq.avgMshrMissLatency::cpu0.data 370065.420561                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1d0.ReadReq.avgMshrMissLatency::total 370065.420561                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1d0.SwapReq.hits::cpu0.data                61                       # number of SwapReq hits (Count)
system.l1d0.SwapReq.hits::total                    61                       # number of SwapReq hits (Count)
system.l1d0.SwapReq.misses::cpu0.data               2                       # number of SwapReq misses (Count)
system.l1d0.SwapReq.misses::total                   2                       # number of SwapReq misses (Count)
system.l1d0.SwapReq.missLatency::cpu0.data       780000                       # number of SwapReq miss ticks (Tick)
system.l1d0.SwapReq.missLatency::total         780000                       # number of SwapReq miss ticks (Tick)
system.l1d0.SwapReq.accesses::cpu0.data            63                       # number of SwapReq accesses(hits+misses) (Count)
system.l1d0.SwapReq.accesses::total                63                       # number of SwapReq accesses(hits+misses) (Count)
system.l1d0.SwapReq.missRate::cpu0.data      0.031746                       # miss rate for SwapReq accesses (Ratio)
system.l1d0.SwapReq.missRate::total          0.031746                       # miss rate for SwapReq accesses (Ratio)
system.l1d0.SwapReq.avgMissLatency::cpu0.data       390000                       # average SwapReq miss latency ((Tick/Count))
system.l1d0.SwapReq.avgMissLatency::total       390000                       # average SwapReq miss latency ((Tick/Count))
system.l1d0.SwapReq.mshrMisses::cpu0.data            2                       # number of SwapReq MSHR misses (Count)
system.l1d0.SwapReq.mshrMisses::total               2                       # number of SwapReq MSHR misses (Count)
system.l1d0.SwapReq.mshrMissLatency::cpu0.data       740000                       # number of SwapReq MSHR miss ticks (Tick)
system.l1d0.SwapReq.mshrMissLatency::total       740000                       # number of SwapReq MSHR miss ticks (Tick)
system.l1d0.SwapReq.mshrMissRate::cpu0.data     0.031746                       # mshr miss rate for SwapReq accesses (Ratio)
system.l1d0.SwapReq.mshrMissRate::total      0.031746                       # mshr miss rate for SwapReq accesses (Ratio)
system.l1d0.SwapReq.avgMshrMissLatency::cpu0.data       370000                       # average SwapReq mshr miss latency ((Tick/Count))
system.l1d0.SwapReq.avgMshrMissLatency::total       370000                       # average SwapReq mshr miss latency ((Tick/Count))
system.l1d0.WriteReq.hits::cpu0.data          3055578                       # number of WriteReq hits (Count)
system.l1d0.WriteReq.hits::total              3055578                       # number of WriteReq hits (Count)
system.l1d0.WriteReq.misses::cpu0.data           2133                       # number of WriteReq misses (Count)
system.l1d0.WriteReq.misses::total               2133                       # number of WriteReq misses (Count)
system.l1d0.WriteReq.missLatency::cpu0.data    831950000                       # number of WriteReq miss ticks (Tick)
system.l1d0.WriteReq.missLatency::total     831950000                       # number of WriteReq miss ticks (Tick)
system.l1d0.WriteReq.accesses::cpu0.data      3057711                       # number of WriteReq accesses(hits+misses) (Count)
system.l1d0.WriteReq.accesses::total          3057711                       # number of WriteReq accesses(hits+misses) (Count)
system.l1d0.WriteReq.missRate::cpu0.data     0.000698                       # miss rate for WriteReq accesses (Ratio)
system.l1d0.WriteReq.missRate::total         0.000698                       # miss rate for WriteReq accesses (Ratio)
system.l1d0.WriteReq.avgMissLatency::cpu0.data 390037.505860                       # average WriteReq miss latency ((Tick/Count))
system.l1d0.WriteReq.avgMissLatency::total 390037.505860                       # average WriteReq miss latency ((Tick/Count))
system.l1d0.WriteReq.mshrMisses::cpu0.data         2133                       # number of WriteReq MSHR misses (Count)
system.l1d0.WriteReq.mshrMisses::total           2133                       # number of WriteReq MSHR misses (Count)
system.l1d0.WriteReq.mshrMissLatency::cpu0.data    789290000                       # number of WriteReq MSHR miss ticks (Tick)
system.l1d0.WriteReq.mshrMissLatency::total    789290000                       # number of WriteReq MSHR miss ticks (Tick)
system.l1d0.WriteReq.mshrMissRate::cpu0.data     0.000698                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1d0.WriteReq.mshrMissRate::total     0.000698                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1d0.WriteReq.avgMshrMissLatency::cpu0.data 370037.505860                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1d0.WriteReq.avgMshrMissLatency::total 370037.505860                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1d0.power_state.pwrStateResidencyTicks::UNDEFINED 966936730000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1d0.tags.tagsInUse                 509.953153                       # Average ticks per tags in use ((Tick/Count))
system.l1d0.tags.totalRefs                    7972572                       # Total number of references to valid blocks. (Count)
system.l1d0.tags.sampledRefs                     4275                       # Sample count of references to valid blocks. (Count)
system.l1d0.tags.avgRefs                  1864.929123                       # Average number of references to valid blocks. ((Count/Count))
system.l1d0.tags.warmupTick                   1290000                       # The tick when the warmup percentage was hit. (Tick)
system.l1d0.tags.occupancies::cpu0.data    509.953153                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1d0.tags.avgOccs::cpu0.data          0.996002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1d0.tags.avgOccs::total              0.996002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1d0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l1d0.tags.ageTaskId_1024::2                 40                       # Occupied blocks per task id, per block age (Count)
system.l1d0.tags.ageTaskId_1024::3                 20                       # Occupied blocks per task id, per block age (Count)
system.l1d0.tags.ageTaskId_1024::4                452                       # Occupied blocks per task id, per block age (Count)
system.l1d0.tags.ratioOccsTaskId::1024              1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1d0.tags.tagAccesses                 31894563                       # Number of tag accesses (Count)
system.l1d0.tags.dataAccesses                31894563                       # Number of data accesses (Count)
system.l1d0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 966936730000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1d1.demandHits::cpu1.data             7968912                       # number of demand (read+write) hits (Count)
system.l1d1.demandHits::total                 7968912                       # number of demand (read+write) hits (Count)
system.l1d1.overallHits::cpu1.data            7968912                       # number of overall hits (Count)
system.l1d1.overallHits::total                7968912                       # number of overall hits (Count)
system.l1d1.demandMisses::cpu1.data              4275                       # number of demand (read+write) misses (Count)
system.l1d1.demandMisses::total                  4275                       # number of demand (read+write) misses (Count)
system.l1d1.overallMisses::cpu1.data             4275                       # number of overall misses (Count)
system.l1d1.overallMisses::total                 4275                       # number of overall misses (Count)
system.l1d1.demandMissLatency::cpu1.data   1667260000                       # number of demand (read+write) miss ticks (Tick)
system.l1d1.demandMissLatency::total       1667260000                       # number of demand (read+write) miss ticks (Tick)
system.l1d1.overallMissLatency::cpu1.data   1667260000                       # number of overall miss ticks (Tick)
system.l1d1.overallMissLatency::total      1667260000                       # number of overall miss ticks (Tick)
system.l1d1.demandAccesses::cpu1.data         7973187                       # number of demand (read+write) accesses (Count)
system.l1d1.demandAccesses::total             7973187                       # number of demand (read+write) accesses (Count)
system.l1d1.overallAccesses::cpu1.data        7973187                       # number of overall (read+write) accesses (Count)
system.l1d1.overallAccesses::total            7973187                       # number of overall (read+write) accesses (Count)
system.l1d1.demandMissRate::cpu1.data        0.000536                       # miss rate for demand accesses (Ratio)
system.l1d1.demandMissRate::total            0.000536                       # miss rate for demand accesses (Ratio)
system.l1d1.overallMissRate::cpu1.data       0.000536                       # miss rate for overall accesses (Ratio)
system.l1d1.overallMissRate::total           0.000536                       # miss rate for overall accesses (Ratio)
system.l1d1.demandAvgMissLatency::cpu1.data 390002.339181                       # average overall miss latency in ticks ((Tick/Count))
system.l1d1.demandAvgMissLatency::total  390002.339181                       # average overall miss latency in ticks ((Tick/Count))
system.l1d1.overallAvgMissLatency::cpu1.data 390002.339181                       # average overall miss latency ((Tick/Count))
system.l1d1.overallAvgMissLatency::total 390002.339181                       # average overall miss latency ((Tick/Count))
system.l1d1.blockedCycles::no_mshrs                 0                       # number of cycles access was blocked (Cycle)
system.l1d1.blockedCycles::no_targets               0                       # number of cycles access was blocked (Cycle)
system.l1d1.blockedCauses::no_mshrs                 0                       # number of times access was blocked (Count)
system.l1d1.blockedCauses::no_targets               0                       # number of times access was blocked (Count)
system.l1d1.avgBlocked::no_mshrs                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1d1.avgBlocked::no_targets                nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1d1.writebacks::writebacks               2114                       # number of writebacks (Count)
system.l1d1.writebacks::total                    2114                       # number of writebacks (Count)
system.l1d1.demandMshrMisses::cpu1.data          4275                       # number of demand (read+write) MSHR misses (Count)
system.l1d1.demandMshrMisses::total              4275                       # number of demand (read+write) MSHR misses (Count)
system.l1d1.overallMshrMisses::cpu1.data         4275                       # number of overall MSHR misses (Count)
system.l1d1.overallMshrMisses::total             4275                       # number of overall MSHR misses (Count)
system.l1d1.demandMshrMissLatency::cpu1.data   1581760000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1d1.demandMshrMissLatency::total   1581760000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1d1.overallMshrMissLatency::cpu1.data   1581760000                       # number of overall MSHR miss ticks (Tick)
system.l1d1.overallMshrMissLatency::total   1581760000                       # number of overall MSHR miss ticks (Tick)
system.l1d1.demandMshrMissRate::cpu1.data     0.000536                       # mshr miss ratio for demand accesses (Ratio)
system.l1d1.demandMshrMissRate::total        0.000536                       # mshr miss ratio for demand accesses (Ratio)
system.l1d1.overallMshrMissRate::cpu1.data     0.000536                       # mshr miss ratio for overall accesses (Ratio)
system.l1d1.overallMshrMissRate::total       0.000536                       # mshr miss ratio for overall accesses (Ratio)
system.l1d1.demandAvgMshrMissLatency::cpu1.data 370002.339181                       # average overall mshr miss latency ((Tick/Count))
system.l1d1.demandAvgMshrMissLatency::total 370002.339181                       # average overall mshr miss latency ((Tick/Count))
system.l1d1.overallAvgMshrMissLatency::cpu1.data 370002.339181                       # average overall mshr miss latency ((Tick/Count))
system.l1d1.overallAvgMshrMissLatency::total 370002.339181                       # average overall mshr miss latency ((Tick/Count))
system.l1d1.replacements                         3765                       # number of replacements (Count)
system.l1d1.ReadReq.hits::cpu1.data           4913111                       # number of ReadReq hits (Count)
system.l1d1.ReadReq.hits::total               4913111                       # number of ReadReq hits (Count)
system.l1d1.ReadReq.misses::cpu1.data            2142                       # number of ReadReq misses (Count)
system.l1d1.ReadReq.misses::total                2142                       # number of ReadReq misses (Count)
system.l1d1.ReadReq.missLatency::cpu1.data    835380000                       # number of ReadReq miss ticks (Tick)
system.l1d1.ReadReq.missLatency::total      835380000                       # number of ReadReq miss ticks (Tick)
system.l1d1.ReadReq.accesses::cpu1.data       4915253                       # number of ReadReq accesses(hits+misses) (Count)
system.l1d1.ReadReq.accesses::total           4915253                       # number of ReadReq accesses(hits+misses) (Count)
system.l1d1.ReadReq.missRate::cpu1.data      0.000436                       # miss rate for ReadReq accesses (Ratio)
system.l1d1.ReadReq.missRate::total          0.000436                       # miss rate for ReadReq accesses (Ratio)
system.l1d1.ReadReq.avgMissLatency::cpu1.data       390000                       # average ReadReq miss latency ((Tick/Count))
system.l1d1.ReadReq.avgMissLatency::total       390000                       # average ReadReq miss latency ((Tick/Count))
system.l1d1.ReadReq.mshrMisses::cpu1.data         2142                       # number of ReadReq MSHR misses (Count)
system.l1d1.ReadReq.mshrMisses::total            2142                       # number of ReadReq MSHR misses (Count)
system.l1d1.ReadReq.mshrMissLatency::cpu1.data    792540000                       # number of ReadReq MSHR miss ticks (Tick)
system.l1d1.ReadReq.mshrMissLatency::total    792540000                       # number of ReadReq MSHR miss ticks (Tick)
system.l1d1.ReadReq.mshrMissRate::cpu1.data     0.000436                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1d1.ReadReq.mshrMissRate::total      0.000436                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1d1.ReadReq.avgMshrMissLatency::cpu1.data       370000                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1d1.ReadReq.avgMshrMissLatency::total       370000                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1d1.SwapReq.hits::cpu1.data                61                       # number of SwapReq hits (Count)
system.l1d1.SwapReq.hits::total                    61                       # number of SwapReq hits (Count)
system.l1d1.SwapReq.misses::cpu1.data               2                       # number of SwapReq misses (Count)
system.l1d1.SwapReq.misses::total                   2                       # number of SwapReq misses (Count)
system.l1d1.SwapReq.missLatency::cpu1.data       780000                       # number of SwapReq miss ticks (Tick)
system.l1d1.SwapReq.missLatency::total         780000                       # number of SwapReq miss ticks (Tick)
system.l1d1.SwapReq.accesses::cpu1.data            63                       # number of SwapReq accesses(hits+misses) (Count)
system.l1d1.SwapReq.accesses::total                63                       # number of SwapReq accesses(hits+misses) (Count)
system.l1d1.SwapReq.missRate::cpu1.data      0.031746                       # miss rate for SwapReq accesses (Ratio)
system.l1d1.SwapReq.missRate::total          0.031746                       # miss rate for SwapReq accesses (Ratio)
system.l1d1.SwapReq.avgMissLatency::cpu1.data       390000                       # average SwapReq miss latency ((Tick/Count))
system.l1d1.SwapReq.avgMissLatency::total       390000                       # average SwapReq miss latency ((Tick/Count))
system.l1d1.SwapReq.mshrMisses::cpu1.data            2                       # number of SwapReq MSHR misses (Count)
system.l1d1.SwapReq.mshrMisses::total               2                       # number of SwapReq MSHR misses (Count)
system.l1d1.SwapReq.mshrMissLatency::cpu1.data       740000                       # number of SwapReq MSHR miss ticks (Tick)
system.l1d1.SwapReq.mshrMissLatency::total       740000                       # number of SwapReq MSHR miss ticks (Tick)
system.l1d1.SwapReq.mshrMissRate::cpu1.data     0.031746                       # mshr miss rate for SwapReq accesses (Ratio)
system.l1d1.SwapReq.mshrMissRate::total      0.031746                       # mshr miss rate for SwapReq accesses (Ratio)
system.l1d1.SwapReq.avgMshrMissLatency::cpu1.data       370000                       # average SwapReq mshr miss latency ((Tick/Count))
system.l1d1.SwapReq.avgMshrMissLatency::total       370000                       # average SwapReq mshr miss latency ((Tick/Count))
system.l1d1.WriteReq.hits::cpu1.data          3055801                       # number of WriteReq hits (Count)
system.l1d1.WriteReq.hits::total              3055801                       # number of WriteReq hits (Count)
system.l1d1.WriteReq.misses::cpu1.data           2133                       # number of WriteReq misses (Count)
system.l1d1.WriteReq.misses::total               2133                       # number of WriteReq misses (Count)
system.l1d1.WriteReq.missLatency::cpu1.data    831880000                       # number of WriteReq miss ticks (Tick)
system.l1d1.WriteReq.missLatency::total     831880000                       # number of WriteReq miss ticks (Tick)
system.l1d1.WriteReq.accesses::cpu1.data      3057934                       # number of WriteReq accesses(hits+misses) (Count)
system.l1d1.WriteReq.accesses::total          3057934                       # number of WriteReq accesses(hits+misses) (Count)
system.l1d1.WriteReq.missRate::cpu1.data     0.000698                       # miss rate for WriteReq accesses (Ratio)
system.l1d1.WriteReq.missRate::total         0.000698                       # miss rate for WriteReq accesses (Ratio)
system.l1d1.WriteReq.avgMissLatency::cpu1.data 390004.688233                       # average WriteReq miss latency ((Tick/Count))
system.l1d1.WriteReq.avgMissLatency::total 390004.688233                       # average WriteReq miss latency ((Tick/Count))
system.l1d1.WriteReq.mshrMisses::cpu1.data         2133                       # number of WriteReq MSHR misses (Count)
system.l1d1.WriteReq.mshrMisses::total           2133                       # number of WriteReq MSHR misses (Count)
system.l1d1.WriteReq.mshrMissLatency::cpu1.data    789220000                       # number of WriteReq MSHR miss ticks (Tick)
system.l1d1.WriteReq.mshrMissLatency::total    789220000                       # number of WriteReq MSHR miss ticks (Tick)
system.l1d1.WriteReq.mshrMissRate::cpu1.data     0.000698                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1d1.WriteReq.mshrMissRate::total     0.000698                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1d1.WriteReq.avgMshrMissLatency::cpu1.data 370004.688233                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1d1.WriteReq.avgMshrMissLatency::total 370004.688233                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1d1.power_state.pwrStateResidencyTicks::UNDEFINED 966936730000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1d1.tags.tagsInUse                 509.966250                       # Average ticks per tags in use ((Tick/Count))
system.l1d1.tags.totalRefs                    7973250                       # Total number of references to valid blocks. (Count)
system.l1d1.tags.sampledRefs                     4277                       # Sample count of references to valid blocks. (Count)
system.l1d1.tags.avgRefs                  1864.215572                       # Average number of references to valid blocks. ((Count/Count))
system.l1d1.tags.warmupTick                   1340000                       # The tick when the warmup percentage was hit. (Tick)
system.l1d1.tags.occupancies::cpu1.data    509.966250                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1d1.tags.avgOccs::cpu1.data          0.996028                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1d1.tags.avgOccs::total              0.996028                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1d1.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l1d1.tags.ageTaskId_1024::0                  2                       # Occupied blocks per task id, per block age (Count)
system.l1d1.tags.ageTaskId_1024::1                  2                       # Occupied blocks per task id, per block age (Count)
system.l1d1.tags.ageTaskId_1024::2                 36                       # Occupied blocks per task id, per block age (Count)
system.l1d1.tags.ageTaskId_1024::3                 20                       # Occupied blocks per task id, per block age (Count)
system.l1d1.tags.ageTaskId_1024::4                452                       # Occupied blocks per task id, per block age (Count)
system.l1d1.tags.ratioOccsTaskId::1024              1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1d1.tags.tagAccesses                 31897277                       # Number of tag accesses (Count)
system.l1d1.tags.dataAccesses                31897277                       # Number of data accesses (Count)
system.l1d1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 966936730000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1i0.demandHits::cpu0.inst            40280150                       # number of demand (read+write) hits (Count)
system.l1i0.demandHits::total                40280150                       # number of demand (read+write) hits (Count)
system.l1i0.overallHits::cpu0.inst           40280150                       # number of overall hits (Count)
system.l1i0.overallHits::total               40280150                       # number of overall hits (Count)
system.l1i0.demandMisses::cpu0.inst               484                       # number of demand (read+write) misses (Count)
system.l1i0.demandMisses::total                   484                       # number of demand (read+write) misses (Count)
system.l1i0.overallMisses::cpu0.inst              484                       # number of overall misses (Count)
system.l1i0.overallMisses::total                  484                       # number of overall misses (Count)
system.l1i0.demandMissLatency::cpu0.inst    184370000                       # number of demand (read+write) miss ticks (Tick)
system.l1i0.demandMissLatency::total        184370000                       # number of demand (read+write) miss ticks (Tick)
system.l1i0.overallMissLatency::cpu0.inst    184370000                       # number of overall miss ticks (Tick)
system.l1i0.overallMissLatency::total       184370000                       # number of overall miss ticks (Tick)
system.l1i0.demandAccesses::cpu0.inst        40280634                       # number of demand (read+write) accesses (Count)
system.l1i0.demandAccesses::total            40280634                       # number of demand (read+write) accesses (Count)
system.l1i0.overallAccesses::cpu0.inst       40280634                       # number of overall (read+write) accesses (Count)
system.l1i0.overallAccesses::total           40280634                       # number of overall (read+write) accesses (Count)
system.l1i0.demandMissRate::cpu0.inst        0.000012                       # miss rate for demand accesses (Ratio)
system.l1i0.demandMissRate::total            0.000012                       # miss rate for demand accesses (Ratio)
system.l1i0.overallMissRate::cpu0.inst       0.000012                       # miss rate for overall accesses (Ratio)
system.l1i0.overallMissRate::total           0.000012                       # miss rate for overall accesses (Ratio)
system.l1i0.demandAvgMissLatency::cpu0.inst 380929.752066                       # average overall miss latency in ticks ((Tick/Count))
system.l1i0.demandAvgMissLatency::total  380929.752066                       # average overall miss latency in ticks ((Tick/Count))
system.l1i0.overallAvgMissLatency::cpu0.inst 380929.752066                       # average overall miss latency ((Tick/Count))
system.l1i0.overallAvgMissLatency::total 380929.752066                       # average overall miss latency ((Tick/Count))
system.l1i0.blockedCycles::no_mshrs                 0                       # number of cycles access was blocked (Cycle)
system.l1i0.blockedCycles::no_targets               0                       # number of cycles access was blocked (Cycle)
system.l1i0.blockedCauses::no_mshrs                 0                       # number of times access was blocked (Count)
system.l1i0.blockedCauses::no_targets               0                       # number of times access was blocked (Count)
system.l1i0.avgBlocked::no_mshrs                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1i0.avgBlocked::no_targets                nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1i0.demandMshrMisses::cpu0.inst           484                       # number of demand (read+write) MSHR misses (Count)
system.l1i0.demandMshrMisses::total               484                       # number of demand (read+write) MSHR misses (Count)
system.l1i0.overallMshrMisses::cpu0.inst          484                       # number of overall MSHR misses (Count)
system.l1i0.overallMshrMisses::total              484                       # number of overall MSHR misses (Count)
system.l1i0.demandMshrMissLatency::cpu0.inst    174690000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1i0.demandMshrMissLatency::total    174690000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1i0.overallMshrMissLatency::cpu0.inst    174690000                       # number of overall MSHR miss ticks (Tick)
system.l1i0.overallMshrMissLatency::total    174690000                       # number of overall MSHR miss ticks (Tick)
system.l1i0.demandMshrMissRate::cpu0.inst     0.000012                       # mshr miss ratio for demand accesses (Ratio)
system.l1i0.demandMshrMissRate::total        0.000012                       # mshr miss ratio for demand accesses (Ratio)
system.l1i0.overallMshrMissRate::cpu0.inst     0.000012                       # mshr miss ratio for overall accesses (Ratio)
system.l1i0.overallMshrMissRate::total       0.000012                       # mshr miss ratio for overall accesses (Ratio)
system.l1i0.demandAvgMshrMissLatency::cpu0.inst 360929.752066                       # average overall mshr miss latency ((Tick/Count))
system.l1i0.demandAvgMshrMissLatency::total 360929.752066                       # average overall mshr miss latency ((Tick/Count))
system.l1i0.overallAvgMshrMissLatency::cpu0.inst 360929.752066                       # average overall mshr miss latency ((Tick/Count))
system.l1i0.overallAvgMshrMissLatency::total 360929.752066                       # average overall mshr miss latency ((Tick/Count))
system.l1i0.replacements                           65                       # number of replacements (Count)
system.l1i0.ReadReq.hits::cpu0.inst          40280150                       # number of ReadReq hits (Count)
system.l1i0.ReadReq.hits::total              40280150                       # number of ReadReq hits (Count)
system.l1i0.ReadReq.misses::cpu0.inst             484                       # number of ReadReq misses (Count)
system.l1i0.ReadReq.misses::total                 484                       # number of ReadReq misses (Count)
system.l1i0.ReadReq.missLatency::cpu0.inst    184370000                       # number of ReadReq miss ticks (Tick)
system.l1i0.ReadReq.missLatency::total      184370000                       # number of ReadReq miss ticks (Tick)
system.l1i0.ReadReq.accesses::cpu0.inst      40280634                       # number of ReadReq accesses(hits+misses) (Count)
system.l1i0.ReadReq.accesses::total          40280634                       # number of ReadReq accesses(hits+misses) (Count)
system.l1i0.ReadReq.missRate::cpu0.inst      0.000012                       # miss rate for ReadReq accesses (Ratio)
system.l1i0.ReadReq.missRate::total          0.000012                       # miss rate for ReadReq accesses (Ratio)
system.l1i0.ReadReq.avgMissLatency::cpu0.inst 380929.752066                       # average ReadReq miss latency ((Tick/Count))
system.l1i0.ReadReq.avgMissLatency::total 380929.752066                       # average ReadReq miss latency ((Tick/Count))
system.l1i0.ReadReq.mshrMisses::cpu0.inst          484                       # number of ReadReq MSHR misses (Count)
system.l1i0.ReadReq.mshrMisses::total             484                       # number of ReadReq MSHR misses (Count)
system.l1i0.ReadReq.mshrMissLatency::cpu0.inst    174690000                       # number of ReadReq MSHR miss ticks (Tick)
system.l1i0.ReadReq.mshrMissLatency::total    174690000                       # number of ReadReq MSHR miss ticks (Tick)
system.l1i0.ReadReq.mshrMissRate::cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1i0.ReadReq.mshrMissRate::total      0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1i0.ReadReq.avgMshrMissLatency::cpu0.inst 360929.752066                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1i0.ReadReq.avgMshrMissLatency::total 360929.752066                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1i0.power_state.pwrStateResidencyTicks::UNDEFINED 966936730000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1i0.tags.tagsInUse                 390.066815                       # Average ticks per tags in use ((Tick/Count))
system.l1i0.tags.totalRefs                   40280634                       # Total number of references to valid blocks. (Count)
system.l1i0.tags.sampledRefs                      484                       # Sample count of references to valid blocks. (Count)
system.l1i0.tags.avgRefs                 83224.450413                       # Average number of references to valid blocks. ((Count/Count))
system.l1i0.tags.warmupTick                    370000                       # The tick when the warmup percentage was hit. (Tick)
system.l1i0.tags.occupancies::cpu0.inst    390.066815                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1i0.tags.avgOccs::cpu0.inst          0.761849                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1i0.tags.avgOccs::total              0.761849                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1i0.tags.occupanciesTaskId::1024          419                       # Occupied blocks per task id (Count)
system.l1i0.tags.ageTaskId_1024::2                 50                       # Occupied blocks per task id, per block age (Count)
system.l1i0.tags.ageTaskId_1024::4                369                       # Occupied blocks per task id, per block age (Count)
system.l1i0.tags.ratioOccsTaskId::1024       0.818359                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1i0.tags.tagAccesses                161123020                       # Number of tag accesses (Count)
system.l1i0.tags.dataAccesses               161123020                       # Number of data accesses (Count)
system.l1i0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 966936730000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1i1.demandHits::cpu1.inst            40285245                       # number of demand (read+write) hits (Count)
system.l1i1.demandHits::total                40285245                       # number of demand (read+write) hits (Count)
system.l1i1.overallHits::cpu1.inst           40285245                       # number of overall hits (Count)
system.l1i1.overallHits::total               40285245                       # number of overall hits (Count)
system.l1i1.demandMisses::cpu1.inst               484                       # number of demand (read+write) misses (Count)
system.l1i1.demandMisses::total                   484                       # number of demand (read+write) misses (Count)
system.l1i1.overallMisses::cpu1.inst              484                       # number of overall misses (Count)
system.l1i1.overallMisses::total                  484                       # number of overall misses (Count)
system.l1i1.demandMissLatency::cpu1.inst    184330000                       # number of demand (read+write) miss ticks (Tick)
system.l1i1.demandMissLatency::total        184330000                       # number of demand (read+write) miss ticks (Tick)
system.l1i1.overallMissLatency::cpu1.inst    184330000                       # number of overall miss ticks (Tick)
system.l1i1.overallMissLatency::total       184330000                       # number of overall miss ticks (Tick)
system.l1i1.demandAccesses::cpu1.inst        40285729                       # number of demand (read+write) accesses (Count)
system.l1i1.demandAccesses::total            40285729                       # number of demand (read+write) accesses (Count)
system.l1i1.overallAccesses::cpu1.inst       40285729                       # number of overall (read+write) accesses (Count)
system.l1i1.overallAccesses::total           40285729                       # number of overall (read+write) accesses (Count)
system.l1i1.demandMissRate::cpu1.inst        0.000012                       # miss rate for demand accesses (Ratio)
system.l1i1.demandMissRate::total            0.000012                       # miss rate for demand accesses (Ratio)
system.l1i1.overallMissRate::cpu1.inst       0.000012                       # miss rate for overall accesses (Ratio)
system.l1i1.overallMissRate::total           0.000012                       # miss rate for overall accesses (Ratio)
system.l1i1.demandAvgMissLatency::cpu1.inst 380847.107438                       # average overall miss latency in ticks ((Tick/Count))
system.l1i1.demandAvgMissLatency::total  380847.107438                       # average overall miss latency in ticks ((Tick/Count))
system.l1i1.overallAvgMissLatency::cpu1.inst 380847.107438                       # average overall miss latency ((Tick/Count))
system.l1i1.overallAvgMissLatency::total 380847.107438                       # average overall miss latency ((Tick/Count))
system.l1i1.blockedCycles::no_mshrs                 0                       # number of cycles access was blocked (Cycle)
system.l1i1.blockedCycles::no_targets               0                       # number of cycles access was blocked (Cycle)
system.l1i1.blockedCauses::no_mshrs                 0                       # number of times access was blocked (Count)
system.l1i1.blockedCauses::no_targets               0                       # number of times access was blocked (Count)
system.l1i1.avgBlocked::no_mshrs                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1i1.avgBlocked::no_targets                nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1i1.demandMshrMisses::cpu1.inst           484                       # number of demand (read+write) MSHR misses (Count)
system.l1i1.demandMshrMisses::total               484                       # number of demand (read+write) MSHR misses (Count)
system.l1i1.overallMshrMisses::cpu1.inst          484                       # number of overall MSHR misses (Count)
system.l1i1.overallMshrMisses::total              484                       # number of overall MSHR misses (Count)
system.l1i1.demandMshrMissLatency::cpu1.inst    174650000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1i1.demandMshrMissLatency::total    174650000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1i1.overallMshrMissLatency::cpu1.inst    174650000                       # number of overall MSHR miss ticks (Tick)
system.l1i1.overallMshrMissLatency::total    174650000                       # number of overall MSHR miss ticks (Tick)
system.l1i1.demandMshrMissRate::cpu1.inst     0.000012                       # mshr miss ratio for demand accesses (Ratio)
system.l1i1.demandMshrMissRate::total        0.000012                       # mshr miss ratio for demand accesses (Ratio)
system.l1i1.overallMshrMissRate::cpu1.inst     0.000012                       # mshr miss ratio for overall accesses (Ratio)
system.l1i1.overallMshrMissRate::total       0.000012                       # mshr miss ratio for overall accesses (Ratio)
system.l1i1.demandAvgMshrMissLatency::cpu1.inst 360847.107438                       # average overall mshr miss latency ((Tick/Count))
system.l1i1.demandAvgMshrMissLatency::total 360847.107438                       # average overall mshr miss latency ((Tick/Count))
system.l1i1.overallAvgMshrMissLatency::cpu1.inst 360847.107438                       # average overall mshr miss latency ((Tick/Count))
system.l1i1.overallAvgMshrMissLatency::total 360847.107438                       # average overall mshr miss latency ((Tick/Count))
system.l1i1.replacements                           65                       # number of replacements (Count)
system.l1i1.ReadReq.hits::cpu1.inst          40285245                       # number of ReadReq hits (Count)
system.l1i1.ReadReq.hits::total              40285245                       # number of ReadReq hits (Count)
system.l1i1.ReadReq.misses::cpu1.inst             484                       # number of ReadReq misses (Count)
system.l1i1.ReadReq.misses::total                 484                       # number of ReadReq misses (Count)
system.l1i1.ReadReq.missLatency::cpu1.inst    184330000                       # number of ReadReq miss ticks (Tick)
system.l1i1.ReadReq.missLatency::total      184330000                       # number of ReadReq miss ticks (Tick)
system.l1i1.ReadReq.accesses::cpu1.inst      40285729                       # number of ReadReq accesses(hits+misses) (Count)
system.l1i1.ReadReq.accesses::total          40285729                       # number of ReadReq accesses(hits+misses) (Count)
system.l1i1.ReadReq.missRate::cpu1.inst      0.000012                       # miss rate for ReadReq accesses (Ratio)
system.l1i1.ReadReq.missRate::total          0.000012                       # miss rate for ReadReq accesses (Ratio)
system.l1i1.ReadReq.avgMissLatency::cpu1.inst 380847.107438                       # average ReadReq miss latency ((Tick/Count))
system.l1i1.ReadReq.avgMissLatency::total 380847.107438                       # average ReadReq miss latency ((Tick/Count))
system.l1i1.ReadReq.mshrMisses::cpu1.inst          484                       # number of ReadReq MSHR misses (Count)
system.l1i1.ReadReq.mshrMisses::total             484                       # number of ReadReq MSHR misses (Count)
system.l1i1.ReadReq.mshrMissLatency::cpu1.inst    174650000                       # number of ReadReq MSHR miss ticks (Tick)
system.l1i1.ReadReq.mshrMissLatency::total    174650000                       # number of ReadReq MSHR miss ticks (Tick)
system.l1i1.ReadReq.mshrMissRate::cpu1.inst     0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1i1.ReadReq.mshrMissRate::total      0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1i1.ReadReq.avgMshrMissLatency::cpu1.inst 360847.107438                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1i1.ReadReq.avgMshrMissLatency::total 360847.107438                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1i1.power_state.pwrStateResidencyTicks::UNDEFINED 966936730000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1i1.tags.tagsInUse                 390.063314                       # Average ticks per tags in use ((Tick/Count))
system.l1i1.tags.totalRefs                   40285729                       # Total number of references to valid blocks. (Count)
system.l1i1.tags.sampledRefs                      484                       # Sample count of references to valid blocks. (Count)
system.l1i1.tags.avgRefs                 83234.977273                       # Average number of references to valid blocks. ((Count/Count))
system.l1i1.tags.warmupTick                    420000                       # The tick when the warmup percentage was hit. (Tick)
system.l1i1.tags.occupancies::cpu1.inst    390.063314                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1i1.tags.avgOccs::cpu1.inst          0.761842                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1i1.tags.avgOccs::total              0.761842                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1i1.tags.occupanciesTaskId::1024          419                       # Occupied blocks per task id (Count)
system.l1i1.tags.ageTaskId_1024::0                 11                       # Occupied blocks per task id, per block age (Count)
system.l1i1.tags.ageTaskId_1024::1                  9                       # Occupied blocks per task id, per block age (Count)
system.l1i1.tags.ageTaskId_1024::2                 29                       # Occupied blocks per task id, per block age (Count)
system.l1i1.tags.ageTaskId_1024::4                370                       # Occupied blocks per task id, per block age (Count)
system.l1i1.tags.ratioOccsTaskId::1024       0.818359                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1i1.tags.tagAccesses                161143400                       # Number of tag accesses (Count)
system.l1i1.tags.dataAccesses               161143400                       # Number of data accesses (Count)
system.l1i1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 966936730000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.transDist::ReadResp                 5250                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty           8456                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               9675                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                4270                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               4270                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq              968                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            4282                       # Transaction distribution (Count)
system.l2bus.pktCount_system.l1i0.mem_side_port::system.l2cache.cpu_side_port         1033                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.l1d0.mem_side_port::system.l2cache.cpu_side_port        12313                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.l1i1.mem_side_port::system.l2cache.cpu_side_port         1033                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.l1d1.mem_side_port::system.l2cache.cpu_side_port        12319                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    26698                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.l1i0.mem_side_port::system.l2cache.cpu_side_port        30976                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.l1d0.mem_side_port::system.l2cache.cpu_side_port       408896                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.l1i1.mem_side_port::system.l2cache.cpu_side_port        30976                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.l1d1.mem_side_port::system.l2cache.cpu_side_port       409024                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                    879872                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                             10473                       # Total snoops (Count)
system.l2bus.snoopTraffic                      270592                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               19993                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.229030                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.420219                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     15414     77.10%     77.10% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                      4579     22.90%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::3                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::4                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 19993                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 966936730000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            256340000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy            14520000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           128250000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer2.occupancy            14520000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer3.occupancy           128310000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           17178                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests         7658                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops              4579                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops         4579                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu0.inst               21                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu1.inst               21                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                   42                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu0.inst              21                       # number of overall hits (Count)
system.l2cache.overallHits::cpu1.inst              21                       # number of overall hits (Count)
system.l2cache.overallHits::total                  42                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu0.inst            463                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu0.data           4275                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu1.inst            463                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu1.data           4277                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               9478                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu0.inst           463                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu0.data          4275                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu1.inst           463                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu1.data          4277                       # number of overall misses (Count)
system.l2cache.overallMisses::total              9478                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu0.inst    157840000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu0.data   1453710000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu1.inst    157790000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu1.data   1454190000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    3223530000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.inst    157840000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.data   1453710000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu1.inst    157790000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu1.data   1454190000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   3223530000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu0.inst          484                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu0.data         4275                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu1.inst          484                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu1.data         4277                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total             9520                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.inst          484                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.data         4275                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu1.inst          484                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu1.data         4277                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total            9520                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu0.inst     0.956612                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu0.data            1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu1.inst     0.956612                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu1.data            1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.995588                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu0.inst     0.956612                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu0.data            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu1.inst     0.956612                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu1.data            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.995588                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu0.inst 340907.127430                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu0.data 340049.122807                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu1.inst 340799.136069                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu1.data 340002.338087                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 340106.562566                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.inst 340907.127430                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.data 340049.122807                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu1.inst 340799.136069                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu1.data 340002.338087                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 340106.562566                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            4228                       # number of writebacks (Count)
system.l2cache.writebacks::total                 4228                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu0.inst          463                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu0.data         4275                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu1.inst          463                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu1.data         4277                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           9478                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.inst          463                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.data         4275                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu1.inst          463                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu1.data         4277                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          9478                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu0.inst    111540000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu0.data   1026210000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu1.inst    111490000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu1.data   1026490000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   2275730000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.inst    111540000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.data   1026210000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu1.inst    111490000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu1.data   1026490000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   2275730000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu0.inst     0.956612                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu0.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu1.inst     0.956612                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu1.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.995588                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.inst     0.956612                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu1.inst     0.956612                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu1.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.995588                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu0.inst 240907.127430                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu0.data 240049.122807                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu1.inst 240799.136069                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu1.data 240002.338087                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 240106.562566                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.inst 240907.127430                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.data 240049.122807                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu1.inst 240799.136069                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu1.data 240002.338087                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 240106.562566                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                     10473                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          679                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          679                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadCleanReq.hits::cpu0.inst           21                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::cpu1.inst           21                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total            42                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu0.inst          463                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::cpu1.inst          463                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total          926                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu0.inst    157840000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::cpu1.inst    157790000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total    315630000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu0.inst          484                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::cpu1.inst          484                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total          968                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu0.inst     0.956612                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::cpu1.inst     0.956612                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.956612                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu0.inst 340907.127430                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::cpu1.inst 340799.136069                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 340853.131749                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrMisses::cpu0.inst          463                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::cpu1.inst          463                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total          926                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu0.inst    111540000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu1.inst    111490000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total    223030000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu0.inst     0.956612                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::cpu1.inst     0.956612                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.956612                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu0.inst 240907.127430                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu1.inst 240799.136069                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 240853.131749                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.misses::cpu0.data         2135                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::cpu1.data         2135                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           4270                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu0.data    725980000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::cpu1.data    725910000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total   1451890000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu0.data         2135                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::cpu1.data         2135                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         4270                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu0.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::cpu1.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu0.data 340037.470726                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::cpu1.data 340004.683841                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 340021.077283                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu0.data         2135                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::cpu1.data         2135                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         4270                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu0.data    512480000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::cpu1.data    512410000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total   1024890000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 240037.470726                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 240004.683841                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 240021.077283                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.misses::cpu0.data         2140                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu1.data         2142                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         4282                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu0.data    727730000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu1.data    728280000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total   1456010000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu0.data         2140                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu1.data         2142                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         4282                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu0.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu1.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 340060.747664                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu1.data       340000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 340030.359645                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu0.data         2140                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu1.data         2142                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         4282                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data    513730000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data    514080000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total   1027810000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 240060.747664                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data       240000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 240030.359645                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks         4228                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total         4228                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks         4228                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total         4228                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 966936730000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             2039.120768                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   16499                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 12521                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.317706                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 260000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks   387.277426                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.inst    14.489915                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.data   812.336366                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu1.inst    16.233564                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu1.data   808.783496                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.189100                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.inst       0.007075                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.data       0.396649                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu1.inst       0.007927                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu1.data       0.394914                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.995664                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              12                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1               8                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             171                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3              40                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            1817                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                149945                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               149945                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 966936730000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.bytesRead::cpu0.inst            29632                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.bytesRead::cpu0.data           273600                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.bytesRead::cpu1.inst            29632                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.bytesRead::cpu1.data           273728                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.bytesRead::total               606592                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.bytesInstRead::cpu0.inst        29632                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.bytesInstRead::cpu1.inst        29632                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.bytesInstRead::total            59264                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.bytesWritten::writebacks       270592                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.bytesWritten::total            270592                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.numReads::cpu0.inst               463                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.numReads::cpu0.data              4275                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.numReads::cpu1.inst               463                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.numReads::cpu1.data              4277                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.numReads::total                  9478                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.numWrites::writebacks            4228                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.numWrites::total                 4228                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.bwRead::cpu0.inst               30645                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.bwRead::cpu0.data              282955                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.bwRead::cpu1.inst               30645                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.bwRead::cpu1.data              283088                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.bwRead::total                  627334                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.bwInstRead::cpu0.inst           30645                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.bwInstRead::cpu1.inst           30645                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.bwInstRead::total               61290                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.bwWrite::writebacks            279845                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.bwWrite::total                 279845                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.bwTotal::writebacks            279845                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.bwTotal::cpu0.inst              30645                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.bwTotal::cpu0.data             282955                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.bwTotal::cpu1.inst              30645                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.bwTotal::cpu1.data             283088                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.bwTotal::total                 907178                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 966936730000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                5208                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          4228                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2344                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               4270                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              4270                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5208                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port        25528                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   25528                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       877184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   877184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               9478                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     9478    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 9478                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 966936730000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           329620000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          473900000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          16050                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         6572                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
