{
   "ExpandedHierarchyInLayout":"",
   "PinnedPorts":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port serial_clock -pg 1 -y 1150 -defaultsOSRD
preplace port i2s_i2c -pg 1 -y 577 -defaultsOSRD
preplace port cap_btn_i2c -pg 1 -y 417 -defaultsOSRD
preplace port playback_in_progress_led -pg 1 -y 1332 -defaultsOSRD
preplace port clk_100MHz -pg 1 -y 250 -defaultsOSRD
preplace port i2s_mclk -pg 1 -y 1420 -defaultsOSRD
preplace port led -pg 1 -y 127 -defaultsOSRD
preplace port chip_select -pg 1 -y 1130 -defaultsOSRD
preplace port led_mic_pwm -pg 1 -y 1170 -defaultsOSRD
preplace port i2s_data -pg 1 -y 1450 -defaultsOSRD
preplace port swt -pg 1 -y 267 -defaultsOSRD
preplace port reset_rtl_0 -pg 1 -y 170 -defaultsOSRD
preplace port fft_pwm_out -pg 1 -y 850 -defaultsOSRD
preplace port recording_in_progress_led -pg 1 -y 1512 -defaultsOSRD
preplace port led_playback_mode -pg 1 -y 1540 -defaultsOSRD
preplace port master_in_slave_out -pg 1 -y 1307 -defaultsOSRD -right
preplace port btn_rst -pg 1 -y 1260 -defaultsOSRD -right
preplace port i2s_lrclk -pg 1 -y 1380 -defaultsOSRD
preplace port i2s_bclk -pg 1 -y 1400 -defaultsOSRD
preplace port uart_rtl_0 -pg 1 -y 697 -defaultsOSRD
preplace portBus cap_btn -pg 1 -y 497 -defaultsOSRD -right
preplace inst microblaze_0_xlconcat -pg 1 -lvl 2 -y 360 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 6 -y 110 -defaultsOSRD
preplace inst playback_ctrl_0 -pg 1 -lvl 4 -y 1430 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 6 -y 250 -defaultsOSRD
preplace inst i2c_cap_btn -pg 1 -lvl 6 -y 400 -defaultsOSRD -resize 220 132
preplace inst i2s_0 -pg 1 -lvl 6 -y 1430 -defaultsOSRD -resize 200 136
preplace inst microblaze_0_axi_intc -pg 1 -lvl 3 -y 320 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -y 100 -defaultsOSRD
preplace inst fft_axi_0 -pg 1 -lvl 6 -y 860 -defaultsOSRD
preplace inst audio_preprocessor_1 -pg 1 -lvl 6 -y 1040 -defaultsOSRD
preplace inst mic_storage_0 -pg 1 -lvl 5 -y 1420 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -y 470 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -y 100 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -y 690 -defaultsOSRD
preplace inst one_register_0 -pg 1 -lvl 6 -y 1640 -defaultsOSRD
preplace inst spi_controller_0 -pg 1 -lvl 5 -y 1170 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -y 190 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 240 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -y 110 -defaultsOSRD
preplace inst I2S_audio -pg 1 -lvl 6 -y 560 -defaultsOSRD
preplace netloc i2c_cap_btn_IIC_0 1 6 1 2400J
preplace netloc playback_ctrl_0_recording_in_progress1 1 4 1 N
preplace netloc playback_ctrl_0_playback_start 1 4 1 N
preplace netloc cap_btn_1 1 3 4 930 760 NJ 760 1960 480 2400J
preplace netloc microblaze_0_intr 1 2 1 650J
preplace netloc mic_storage_0_recording_in_progress_led 1 5 2 1920J 1520 2400J
preplace netloc playback_ctrl_0_speaker_mode 1 4 3 1440 1540 2030 1540 NJ
preplace netloc spi_controller_0_pwm_out 1 5 2 NJ 1170 NJ
preplace netloc I2S_audio_iic_rtl_0 1 6 1 2400J
preplace netloc axi_interconnect_0_M02_AXI 1 5 1 1910
preplace netloc microblaze_0_interrupt 1 3 1 930
preplace netloc microblaze_0_ilmb_1 1 4 1 N
preplace netloc microblaze_0_M_AXI_DP 1 4 1 1450
preplace netloc fft_axi_0_fft_pwm_out 1 6 1 N
preplace netloc one_register_0_out_output 1 5 2 2040 1550 2410
preplace netloc spi_controller_0_serial_clock 1 5 2 2010J 1150 NJ
preplace netloc AXI_I2S_driver_0_bclk1 1 6 1 2410J
preplace netloc axi_interconnect_0_M07_AXI 1 5 1 1970
preplace netloc axi_interconnect_0_M04_AXI 1 5 1 1990
preplace netloc spi_controller_0_chip_select 1 5 2 NJ 1130 NJ
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 3 NJ 170 910J 190 1440
preplace netloc mic_storage_0_playback_in_progress_led 1 5 2 1910J 1332 NJ
preplace netloc btn_rst_1 1 3 4 940 1510 1470 1310 2040 1300 2400J
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 4 650 210 NJ 210 1490 190 2000
preplace netloc AXI_I2S_driver_0_lrclk1 1 6 1 2400J
preplace netloc clk_wiz_1_clk_out1 1 1 5 200 290 640 200 920 10 1460 20 1950
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 2 630 30 940
preplace netloc clk_wiz_1_locked 1 1 1 210
preplace netloc axi_interconnect_0_M05_AXI 1 2 4 660 750 NJ 750 NJ 750 1920
preplace netloc axi_uartlite_0_UART 1 6 1 2400J
preplace netloc axi_gpio_0_GPIO 1 6 1 2400J
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 1920
preplace netloc spi_controller_0_new_data_ready_clk_100MHz 1 4 2 1490 1270 1980
preplace netloc i2s_0_sd 1 6 1 2410J
preplace netloc reset_rtl_0_1 1 0 2 -70 170 NJ
preplace netloc microblaze_0_dlmb_1 1 4 1 N
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 1940
preplace netloc Net 1 4 2 1490 1530 2020
preplace netloc mic_storage_0_playback_data 1 5 1 1910
preplace netloc axi_interconnect_0_M06_AXI 1 5 1 1980
preplace netloc microblaze_0_debug 1 3 1 N
preplace netloc axi_gpio_1_GPIO 1 6 1 2400J
preplace netloc master_in_slave_out_1 1 4 3 1480 1290 NJ 1290 2410J
preplace netloc mdm_1_debug_sys_rst 1 1 3 210 20 NJ 20 910
preplace netloc axi_interconnect_0_M03_AXI 1 5 1 1930
preplace netloc i2s_0_mclk 1 6 1 NJ
preplace netloc clk_100MHz_1 1 0 1 NJ
levelinfo -pg 1 -90 110 460 790 1200 1710 2220 2720 -top -110 -bot 1880
"
}
{
   "da_axi4_cnt":"33",
   "da_axi4_s2mm_cnt":"1",
   "da_board_cnt":"10",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"22"
}
