Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Aug 14 14:54:29 2024
| Host         : MikeHP running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a200tfbg676-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 21
+-----------+------------------+-----------------------------------------+------------+
| Rule      | Severity         | Description                             | Violations |
+-----------+------------------+-----------------------------------------+------------+
| TIMING-8  | Critical Warning | No common period between related clocks | 2          |
| TIMING-16 | Warning          | Large setup violation                   | 11         |
| TIMING-18 | Warning          | Missing input or output delay           | 8          |
+-----------+------------------+-----------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-8#1 Critical Warning
No common period between related clocks  
The clocks clk_out2_block_clock_clk_wiz_0_0 and uart_clk are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#2 Critical Warning
No common period between related clocks  
The clocks uart_clk and clk_out2_block_clock_clk_wiz_0_0 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between u_tdc/u_FineDelay/u_flip_flops/Startff320/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStart/r_bin_reg[5]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.079 ns between u_tdc/u_FineDelay/u_flip_flops/Startff383/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStart/r_bin_reg[6]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.097 ns between u_tdc/u_FineDelay/u_flip_flops/Stopff42/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStop/r_bin_reg[5]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.110 ns between u_tdc/u_FineDelay/u_flip_flops/Stopff42/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStop/r_bin_reg[1]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between u_tdc/u_FineDelay/u_flip_flops/Startff40/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStart/r_bin_reg[3]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.128 ns between u_tdc/u_FineDelay/u_flip_flops/Startff367/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStart/r_bin_reg[2]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.128 ns between u_tdc/u_FineDelay/u_flip_flops/Stopff42/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStop/r_bin_reg[0]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between u_tdc/u_FineDelay/u_flip_flops/Stopff42/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStop/r_bin_reg[4]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between u_tdc/u_FineDelay/u_flip_flops/Stopff42/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStop/r_bin_reg[3]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.238 ns between u_tdc/u_FineDelay/u_flip_flops/Startff336/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStart/r_bin_reg[0]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.284 ns between u_tdc/u_FineDelay/u_flip_flops/Stopff42/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStop/r_bin_reg[2]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on but_debugmode relative to the rising and/or falling clock edge(s) of clk_p.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on but_startReading relative to the rising and/or falling clock edge(s) of clk_p.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on but_startWriting relative to the rising and/or falling clock edge(s) of clk_p.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on hit_p relative to the rising and/or falling clock edge(s) of clk_p.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on led_ReadERR relative to the rising and/or falling clock edge(s) of clk_p.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on led_ReadStage relative to the rising and/or falling clock edge(s) of clk_p.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on led_WriteERR relative to the rising and/or falling clock edge(s) of clk_p.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on led_WriteStage relative to the rising and/or falling clock edge(s) of clk_p.
Related violations: <none>


