{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731433766809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731433766824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 12:49:26 2024 " "Processing started: Tue Nov 12 12:49:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731433766824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731433766824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pianissimo -c Pianissimo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pianissimo -c Pianissimo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731433766824 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731433771007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731433771007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timecounter.v 4 4 " "Found 4 design units, including 4 entities, in source file timecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 timeCounter " "Found entity 1: timeCounter" {  } { { "TimeCounter.v" "" { Text "W:/Pianissimo/TimeCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731433780311 ""} { "Info" "ISGN_ENTITY_NAME" "2 upLoopCounter_29b " "Found entity 2: upLoopCounter_29b" {  } { { "TimeCounter.v" "" { Text "W:/Pianissimo/TimeCounter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731433780311 ""} { "Info" "ISGN_ENTITY_NAME" "3 downCounter_9b " "Found entity 3: downCounter_9b" {  } { { "TimeCounter.v" "" { Text "W:/Pianissimo/TimeCounter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731433780311 ""} { "Info" "ISGN_ENTITY_NAME" "4 upLoopCounterVariableBits " "Found entity 4: upLoopCounterVariableBits" {  } { { "TimeCounter.v" "" { Text "W:/Pianissimo/TimeCounter.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731433780311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731433780311 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(83) " "Verilog HDL Expression warning at StateHandlers.v(83): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731433780545 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(84) " "Verilog HDL Expression warning at StateHandlers.v(84): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731433780561 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(85) " "Verilog HDL Expression warning at StateHandlers.v(85): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 85 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731433780561 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(86) " "Verilog HDL Expression warning at StateHandlers.v(86): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 86 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731433780561 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(87) " "Verilog HDL Expression warning at StateHandlers.v(87): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 87 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731433780561 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(88) " "Verilog HDL Expression warning at StateHandlers.v(88): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731433780561 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(89) " "Verilog HDL Expression warning at StateHandlers.v(89): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731433780561 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(90) " "Verilog HDL Expression warning at StateHandlers.v(90): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 90 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731433780561 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(131) " "Verilog HDL Expression warning at StateHandlers.v(131): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 131 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731433780561 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(132) " "Verilog HDL Expression warning at StateHandlers.v(132): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 132 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731433780561 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(133) " "Verilog HDL Expression warning at StateHandlers.v(133): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 133 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731433780561 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(134) " "Verilog HDL Expression warning at StateHandlers.v(134): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 134 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731433780561 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(135) " "Verilog HDL Expression warning at StateHandlers.v(135): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 135 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731433780576 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(136) " "Verilog HDL Expression warning at StateHandlers.v(136): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 136 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731433780576 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(137) " "Verilog HDL Expression warning at StateHandlers.v(137): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 137 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731433780576 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(138) " "Verilog HDL Expression warning at StateHandlers.v(138): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 138 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731433780576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "doneDrawing DONEDRAWING StateHandlers.v(16) " "Verilog HDL Declaration information at StateHandlers.v(16): object \"doneDrawing\" differs only in case from object \"DONEDRAWING\" in the same scope" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731433780576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statehandlers.v 2 2 " "Found 2 design units, including 2 entities, in source file statehandlers.v" { { "Info" "ISGN_ENTITY_NAME" "1 startScreenHandler " "Found entity 1: startScreenHandler" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731433780654 ""} { "Info" "ISGN_ENTITY_NAME" "2 mainStateHandler " "Found entity 2: mainStateHandler" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731433780654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731433780654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startscreen.v 1 1 " "Found 1 design units, including 1 entities, in source file startscreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartScreen " "Found entity 1: StartScreen" {  } { { "StartScreen.v" "" { Text "W:/Pianissimo/StartScreen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731433780842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731433780842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pianorom.v 1 1 " "Found 1 design units, including 1 entities, in source file pianorom.v" { { "Info" "ISGN_ENTITY_NAME" "1 PianoROM " "Found entity 1: PianoROM" {  } { { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731433781061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731433781061 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PianissimoFinalProject.v(41) " "Verilog HDL information at PianissimoFinalProject.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731433781279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pianissimofinalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file pianissimofinalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 PianissimoFinalProject " "Found entity 1: PianissimoFinalProject" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731433781373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731433781373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notestorage.v 1 1 " "Found 1 design units, including 1 entities, in source file notestorage.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoteStorage " "Found entity 1: NoteStorage" {  } { { "NoteStorage.v" "" { Text "W:/Pianissimo/NoteStorage.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731433781592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731433781592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawtoscreen.v 2 2 " "Found 2 design units, including 2 entities, in source file drawtoscreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawToScreen " "Found entity 1: drawToScreen" {  } { { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731433781842 ""} { "Info" "ISGN_ENTITY_NAME" "2 resetScreen " "Found entity 2: resetScreen" {  } { { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731433781842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731433781842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/Pianissimo/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731433782076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731433782076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/Pianissimo/vga_adapter/vga_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731433782326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731433782326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/Pianissimo/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731433782591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731433782591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/Pianissimo/vga_adapter/vga_adapter.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731433782888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731433782888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_controller/PS2_Controller.v" "" { Text "W:/Pianissimo/PS2_controller/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731433783134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731433783134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2_controller/Altera_UP_PS2_Data_In.v" "" { Text "W:/Pianissimo/PS2_controller/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731433783368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731433783368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2_controller/Altera_UP_PS2_Command_Out.v" "" { Text "W:/Pianissimo/PS2_controller/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731433783728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731433783728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsms/masterfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsms/masterfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterFSM " "Found entity 1: MasterFSM" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731433784118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731433784118 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "keySpacebar PianissimoFinalProject.v(178) " "Verilog HDL error at PianissimoFinalProject.v(178): object \"keySpacebar\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 178 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1731433784134 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/Pianissimo/output_files/Pianissimo.map.smsg " "Generated suppressed messages file W:/Pianissimo/output_files/Pianissimo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731433789783 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731433790564 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 12 12:49:50 2024 " "Processing ended: Tue Nov 12 12:49:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731433790564 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731433790564 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731433790564 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731433790564 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731433803604 ""}
