// Seed: 2199326312
module module_0 (
    input wor id_0,
    output supply0 id_1,
    output wor id_2,
    input uwire id_3,
    output wor id_4,
    input tri1 id_5,
    input wand id_6,
    input supply0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    output supply0 id_10,
    input wor id_11,
    input wand id_12,
    input wor id_13,
    output supply0 id_14
);
  assign id_10 = 1'b0;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input  tri1 id_2,
    input  tri1 id_3,
    input  wire id_4
);
  tri1 id_6, id_7;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_7,
      id_2,
      id_6,
      id_3,
      id_6,
      id_4,
      id_2,
      id_6,
      id_0,
      id_2,
      id_7,
      id_7,
      id_1
  );
  assign modCall_1.id_0 = 0;
  assign id_0 = id_7;
  wire id_8;
endmodule
