
Control_Robot_v4_Cuadrado.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c6c4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000950  0800c868  0800c868  0001c868  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d1b8  0800d1b8  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800d1b8  0800d1b8  0001d1b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d1c0  0800d1c0  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d1c0  0800d1c0  0001d1c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d1c4  0800d1c4  0001d1c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800d1c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ba0  200001e8  0800d3ac  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000d88  0800d3ac  00020d88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006a49  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016a8  00000000  00000000  00026c5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005e0  00000000  00000000  00028308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000508  00000000  00000000  000288e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011591  00000000  00000000  00028df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000085cb  00000000  00000000  0003a381  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000591b3  00000000  00000000  0004294c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0009baff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030f4  00000000  00000000  0009bb50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c84c 	.word	0x0800c84c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800c84c 	.word	0x0800c84c

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_frsub>:
 8000cb8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000cbc:	e002      	b.n	8000cc4 <__addsf3>
 8000cbe:	bf00      	nop

08000cc0 <__aeabi_fsub>:
 8000cc0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000cc4 <__addsf3>:
 8000cc4:	0042      	lsls	r2, r0, #1
 8000cc6:	bf1f      	itttt	ne
 8000cc8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ccc:	ea92 0f03 	teqne	r2, r3
 8000cd0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cd4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cd8:	d06a      	beq.n	8000db0 <__addsf3+0xec>
 8000cda:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cde:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ce2:	bfc1      	itttt	gt
 8000ce4:	18d2      	addgt	r2, r2, r3
 8000ce6:	4041      	eorgt	r1, r0
 8000ce8:	4048      	eorgt	r0, r1
 8000cea:	4041      	eorgt	r1, r0
 8000cec:	bfb8      	it	lt
 8000cee:	425b      	neglt	r3, r3
 8000cf0:	2b19      	cmp	r3, #25
 8000cf2:	bf88      	it	hi
 8000cf4:	4770      	bxhi	lr
 8000cf6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000cfa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cfe:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000d02:	bf18      	it	ne
 8000d04:	4240      	negne	r0, r0
 8000d06:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000d0a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000d0e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000d12:	bf18      	it	ne
 8000d14:	4249      	negne	r1, r1
 8000d16:	ea92 0f03 	teq	r2, r3
 8000d1a:	d03f      	beq.n	8000d9c <__addsf3+0xd8>
 8000d1c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d20:	fa41 fc03 	asr.w	ip, r1, r3
 8000d24:	eb10 000c 	adds.w	r0, r0, ip
 8000d28:	f1c3 0320 	rsb	r3, r3, #32
 8000d2c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d30:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d34:	d502      	bpl.n	8000d3c <__addsf3+0x78>
 8000d36:	4249      	negs	r1, r1
 8000d38:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d3c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d40:	d313      	bcc.n	8000d6a <__addsf3+0xa6>
 8000d42:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d46:	d306      	bcc.n	8000d56 <__addsf3+0x92>
 8000d48:	0840      	lsrs	r0, r0, #1
 8000d4a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d4e:	f102 0201 	add.w	r2, r2, #1
 8000d52:	2afe      	cmp	r2, #254	; 0xfe
 8000d54:	d251      	bcs.n	8000dfa <__addsf3+0x136>
 8000d56:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d5a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d5e:	bf08      	it	eq
 8000d60:	f020 0001 	biceq.w	r0, r0, #1
 8000d64:	ea40 0003 	orr.w	r0, r0, r3
 8000d68:	4770      	bx	lr
 8000d6a:	0049      	lsls	r1, r1, #1
 8000d6c:	eb40 0000 	adc.w	r0, r0, r0
 8000d70:	3a01      	subs	r2, #1
 8000d72:	bf28      	it	cs
 8000d74:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d78:	d2ed      	bcs.n	8000d56 <__addsf3+0x92>
 8000d7a:	fab0 fc80 	clz	ip, r0
 8000d7e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d82:	ebb2 020c 	subs.w	r2, r2, ip
 8000d86:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d8a:	bfaa      	itet	ge
 8000d8c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d90:	4252      	neglt	r2, r2
 8000d92:	4318      	orrge	r0, r3
 8000d94:	bfbc      	itt	lt
 8000d96:	40d0      	lsrlt	r0, r2
 8000d98:	4318      	orrlt	r0, r3
 8000d9a:	4770      	bx	lr
 8000d9c:	f092 0f00 	teq	r2, #0
 8000da0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000da4:	bf06      	itte	eq
 8000da6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000daa:	3201      	addeq	r2, #1
 8000dac:	3b01      	subne	r3, #1
 8000dae:	e7b5      	b.n	8000d1c <__addsf3+0x58>
 8000db0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000db4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000db8:	bf18      	it	ne
 8000dba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dbe:	d021      	beq.n	8000e04 <__addsf3+0x140>
 8000dc0:	ea92 0f03 	teq	r2, r3
 8000dc4:	d004      	beq.n	8000dd0 <__addsf3+0x10c>
 8000dc6:	f092 0f00 	teq	r2, #0
 8000dca:	bf08      	it	eq
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	4770      	bx	lr
 8000dd0:	ea90 0f01 	teq	r0, r1
 8000dd4:	bf1c      	itt	ne
 8000dd6:	2000      	movne	r0, #0
 8000dd8:	4770      	bxne	lr
 8000dda:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dde:	d104      	bne.n	8000dea <__addsf3+0x126>
 8000de0:	0040      	lsls	r0, r0, #1
 8000de2:	bf28      	it	cs
 8000de4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000de8:	4770      	bx	lr
 8000dea:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000dee:	bf3c      	itt	cc
 8000df0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000df4:	4770      	bxcc	lr
 8000df6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000dfa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000dfe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e02:	4770      	bx	lr
 8000e04:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e08:	bf16      	itet	ne
 8000e0a:	4608      	movne	r0, r1
 8000e0c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e10:	4601      	movne	r1, r0
 8000e12:	0242      	lsls	r2, r0, #9
 8000e14:	bf06      	itte	eq
 8000e16:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e1a:	ea90 0f01 	teqeq	r0, r1
 8000e1e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e22:	4770      	bx	lr

08000e24 <__aeabi_ui2f>:
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	e004      	b.n	8000e34 <__aeabi_i2f+0x8>
 8000e2a:	bf00      	nop

08000e2c <__aeabi_i2f>:
 8000e2c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e30:	bf48      	it	mi
 8000e32:	4240      	negmi	r0, r0
 8000e34:	ea5f 0c00 	movs.w	ip, r0
 8000e38:	bf08      	it	eq
 8000e3a:	4770      	bxeq	lr
 8000e3c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e40:	4601      	mov	r1, r0
 8000e42:	f04f 0000 	mov.w	r0, #0
 8000e46:	e01c      	b.n	8000e82 <__aeabi_l2f+0x2a>

08000e48 <__aeabi_ul2f>:
 8000e48:	ea50 0201 	orrs.w	r2, r0, r1
 8000e4c:	bf08      	it	eq
 8000e4e:	4770      	bxeq	lr
 8000e50:	f04f 0300 	mov.w	r3, #0
 8000e54:	e00a      	b.n	8000e6c <__aeabi_l2f+0x14>
 8000e56:	bf00      	nop

08000e58 <__aeabi_l2f>:
 8000e58:	ea50 0201 	orrs.w	r2, r0, r1
 8000e5c:	bf08      	it	eq
 8000e5e:	4770      	bxeq	lr
 8000e60:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e64:	d502      	bpl.n	8000e6c <__aeabi_l2f+0x14>
 8000e66:	4240      	negs	r0, r0
 8000e68:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e6c:	ea5f 0c01 	movs.w	ip, r1
 8000e70:	bf02      	ittt	eq
 8000e72:	4684      	moveq	ip, r0
 8000e74:	4601      	moveq	r1, r0
 8000e76:	2000      	moveq	r0, #0
 8000e78:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e7c:	bf08      	it	eq
 8000e7e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e82:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e86:	fabc f28c 	clz	r2, ip
 8000e8a:	3a08      	subs	r2, #8
 8000e8c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e90:	db10      	blt.n	8000eb4 <__aeabi_l2f+0x5c>
 8000e92:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e96:	4463      	add	r3, ip
 8000e98:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e9c:	f1c2 0220 	rsb	r2, r2, #32
 8000ea0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ea4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ea8:	eb43 0002 	adc.w	r0, r3, r2
 8000eac:	bf08      	it	eq
 8000eae:	f020 0001 	biceq.w	r0, r0, #1
 8000eb2:	4770      	bx	lr
 8000eb4:	f102 0220 	add.w	r2, r2, #32
 8000eb8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ebc:	f1c2 0220 	rsb	r2, r2, #32
 8000ec0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ec4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ec8:	eb43 0002 	adc.w	r0, r3, r2
 8000ecc:	bf08      	it	eq
 8000ece:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ed2:	4770      	bx	lr

08000ed4 <__aeabi_ldivmod>:
 8000ed4:	b97b      	cbnz	r3, 8000ef6 <__aeabi_ldivmod+0x22>
 8000ed6:	b972      	cbnz	r2, 8000ef6 <__aeabi_ldivmod+0x22>
 8000ed8:	2900      	cmp	r1, #0
 8000eda:	bfbe      	ittt	lt
 8000edc:	2000      	movlt	r0, #0
 8000ede:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000ee2:	e006      	blt.n	8000ef2 <__aeabi_ldivmod+0x1e>
 8000ee4:	bf08      	it	eq
 8000ee6:	2800      	cmpeq	r0, #0
 8000ee8:	bf1c      	itt	ne
 8000eea:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000eee:	f04f 30ff 	movne.w	r0, #4294967295
 8000ef2:	f000 b9dd 	b.w	80012b0 <__aeabi_idiv0>
 8000ef6:	f1ad 0c08 	sub.w	ip, sp, #8
 8000efa:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000efe:	2900      	cmp	r1, #0
 8000f00:	db09      	blt.n	8000f16 <__aeabi_ldivmod+0x42>
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	db1a      	blt.n	8000f3c <__aeabi_ldivmod+0x68>
 8000f06:	f000 f86b 	bl	8000fe0 <__udivmoddi4>
 8000f0a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f12:	b004      	add	sp, #16
 8000f14:	4770      	bx	lr
 8000f16:	4240      	negs	r0, r0
 8000f18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	db1b      	blt.n	8000f58 <__aeabi_ldivmod+0x84>
 8000f20:	f000 f85e 	bl	8000fe0 <__udivmoddi4>
 8000f24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f2c:	b004      	add	sp, #16
 8000f2e:	4240      	negs	r0, r0
 8000f30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f34:	4252      	negs	r2, r2
 8000f36:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f3a:	4770      	bx	lr
 8000f3c:	4252      	negs	r2, r2
 8000f3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f42:	f000 f84d 	bl	8000fe0 <__udivmoddi4>
 8000f46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f4e:	b004      	add	sp, #16
 8000f50:	4240      	negs	r0, r0
 8000f52:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f56:	4770      	bx	lr
 8000f58:	4252      	negs	r2, r2
 8000f5a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f5e:	f000 f83f 	bl	8000fe0 <__udivmoddi4>
 8000f62:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f6a:	b004      	add	sp, #16
 8000f6c:	4252      	negs	r2, r2
 8000f6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f72:	4770      	bx	lr

08000f74 <__aeabi_d2lz>:
 8000f74:	b538      	push	{r3, r4, r5, lr}
 8000f76:	2200      	movs	r2, #0
 8000f78:	2300      	movs	r3, #0
 8000f7a:	4604      	mov	r4, r0
 8000f7c:	460d      	mov	r5, r1
 8000f7e:	f7ff fdc5 	bl	8000b0c <__aeabi_dcmplt>
 8000f82:	b928      	cbnz	r0, 8000f90 <__aeabi_d2lz+0x1c>
 8000f84:	4620      	mov	r0, r4
 8000f86:	4629      	mov	r1, r5
 8000f88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f8c:	f000 b80a 	b.w	8000fa4 <__aeabi_d2ulz>
 8000f90:	4620      	mov	r0, r4
 8000f92:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000f96:	f000 f805 	bl	8000fa4 <__aeabi_d2ulz>
 8000f9a:	4240      	negs	r0, r0
 8000f9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fa0:	bd38      	pop	{r3, r4, r5, pc}
 8000fa2:	bf00      	nop

08000fa4 <__aeabi_d2ulz>:
 8000fa4:	b5d0      	push	{r4, r6, r7, lr}
 8000fa6:	4b0c      	ldr	r3, [pc, #48]	; (8000fd8 <__aeabi_d2ulz+0x34>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	4606      	mov	r6, r0
 8000fac:	460f      	mov	r7, r1
 8000fae:	f7ff fb3b 	bl	8000628 <__aeabi_dmul>
 8000fb2:	f7ff fe11 	bl	8000bd8 <__aeabi_d2uiz>
 8000fb6:	4604      	mov	r4, r0
 8000fb8:	f7ff fabc 	bl	8000534 <__aeabi_ui2d>
 8000fbc:	4b07      	ldr	r3, [pc, #28]	; (8000fdc <__aeabi_d2ulz+0x38>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	f7ff fb32 	bl	8000628 <__aeabi_dmul>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	4630      	mov	r0, r6
 8000fca:	4639      	mov	r1, r7
 8000fcc:	f7ff f974 	bl	80002b8 <__aeabi_dsub>
 8000fd0:	f7ff fe02 	bl	8000bd8 <__aeabi_d2uiz>
 8000fd4:	4621      	mov	r1, r4
 8000fd6:	bdd0      	pop	{r4, r6, r7, pc}
 8000fd8:	3df00000 	.word	0x3df00000
 8000fdc:	41f00000 	.word	0x41f00000

08000fe0 <__udivmoddi4>:
 8000fe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000fe4:	9d08      	ldr	r5, [sp, #32]
 8000fe6:	4604      	mov	r4, r0
 8000fe8:	468e      	mov	lr, r1
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d14d      	bne.n	800108a <__udivmoddi4+0xaa>
 8000fee:	428a      	cmp	r2, r1
 8000ff0:	4694      	mov	ip, r2
 8000ff2:	d969      	bls.n	80010c8 <__udivmoddi4+0xe8>
 8000ff4:	fab2 f282 	clz	r2, r2
 8000ff8:	b152      	cbz	r2, 8001010 <__udivmoddi4+0x30>
 8000ffa:	fa01 f302 	lsl.w	r3, r1, r2
 8000ffe:	f1c2 0120 	rsb	r1, r2, #32
 8001002:	fa20 f101 	lsr.w	r1, r0, r1
 8001006:	fa0c fc02 	lsl.w	ip, ip, r2
 800100a:	ea41 0e03 	orr.w	lr, r1, r3
 800100e:	4094      	lsls	r4, r2
 8001010:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001014:	0c21      	lsrs	r1, r4, #16
 8001016:	fbbe f6f8 	udiv	r6, lr, r8
 800101a:	fa1f f78c 	uxth.w	r7, ip
 800101e:	fb08 e316 	mls	r3, r8, r6, lr
 8001022:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8001026:	fb06 f107 	mul.w	r1, r6, r7
 800102a:	4299      	cmp	r1, r3
 800102c:	d90a      	bls.n	8001044 <__udivmoddi4+0x64>
 800102e:	eb1c 0303 	adds.w	r3, ip, r3
 8001032:	f106 30ff 	add.w	r0, r6, #4294967295
 8001036:	f080 811f 	bcs.w	8001278 <__udivmoddi4+0x298>
 800103a:	4299      	cmp	r1, r3
 800103c:	f240 811c 	bls.w	8001278 <__udivmoddi4+0x298>
 8001040:	3e02      	subs	r6, #2
 8001042:	4463      	add	r3, ip
 8001044:	1a5b      	subs	r3, r3, r1
 8001046:	b2a4      	uxth	r4, r4
 8001048:	fbb3 f0f8 	udiv	r0, r3, r8
 800104c:	fb08 3310 	mls	r3, r8, r0, r3
 8001050:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001054:	fb00 f707 	mul.w	r7, r0, r7
 8001058:	42a7      	cmp	r7, r4
 800105a:	d90a      	bls.n	8001072 <__udivmoddi4+0x92>
 800105c:	eb1c 0404 	adds.w	r4, ip, r4
 8001060:	f100 33ff 	add.w	r3, r0, #4294967295
 8001064:	f080 810a 	bcs.w	800127c <__udivmoddi4+0x29c>
 8001068:	42a7      	cmp	r7, r4
 800106a:	f240 8107 	bls.w	800127c <__udivmoddi4+0x29c>
 800106e:	4464      	add	r4, ip
 8001070:	3802      	subs	r0, #2
 8001072:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8001076:	1be4      	subs	r4, r4, r7
 8001078:	2600      	movs	r6, #0
 800107a:	b11d      	cbz	r5, 8001084 <__udivmoddi4+0xa4>
 800107c:	40d4      	lsrs	r4, r2
 800107e:	2300      	movs	r3, #0
 8001080:	e9c5 4300 	strd	r4, r3, [r5]
 8001084:	4631      	mov	r1, r6
 8001086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800108a:	428b      	cmp	r3, r1
 800108c:	d909      	bls.n	80010a2 <__udivmoddi4+0xc2>
 800108e:	2d00      	cmp	r5, #0
 8001090:	f000 80ef 	beq.w	8001272 <__udivmoddi4+0x292>
 8001094:	2600      	movs	r6, #0
 8001096:	e9c5 0100 	strd	r0, r1, [r5]
 800109a:	4630      	mov	r0, r6
 800109c:	4631      	mov	r1, r6
 800109e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010a2:	fab3 f683 	clz	r6, r3
 80010a6:	2e00      	cmp	r6, #0
 80010a8:	d14a      	bne.n	8001140 <__udivmoddi4+0x160>
 80010aa:	428b      	cmp	r3, r1
 80010ac:	d302      	bcc.n	80010b4 <__udivmoddi4+0xd4>
 80010ae:	4282      	cmp	r2, r0
 80010b0:	f200 80f9 	bhi.w	80012a6 <__udivmoddi4+0x2c6>
 80010b4:	1a84      	subs	r4, r0, r2
 80010b6:	eb61 0303 	sbc.w	r3, r1, r3
 80010ba:	2001      	movs	r0, #1
 80010bc:	469e      	mov	lr, r3
 80010be:	2d00      	cmp	r5, #0
 80010c0:	d0e0      	beq.n	8001084 <__udivmoddi4+0xa4>
 80010c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80010c6:	e7dd      	b.n	8001084 <__udivmoddi4+0xa4>
 80010c8:	b902      	cbnz	r2, 80010cc <__udivmoddi4+0xec>
 80010ca:	deff      	udf	#255	; 0xff
 80010cc:	fab2 f282 	clz	r2, r2
 80010d0:	2a00      	cmp	r2, #0
 80010d2:	f040 8092 	bne.w	80011fa <__udivmoddi4+0x21a>
 80010d6:	eba1 010c 	sub.w	r1, r1, ip
 80010da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80010de:	fa1f fe8c 	uxth.w	lr, ip
 80010e2:	2601      	movs	r6, #1
 80010e4:	0c20      	lsrs	r0, r4, #16
 80010e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80010ea:	fb07 1113 	mls	r1, r7, r3, r1
 80010ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80010f2:	fb0e f003 	mul.w	r0, lr, r3
 80010f6:	4288      	cmp	r0, r1
 80010f8:	d908      	bls.n	800110c <__udivmoddi4+0x12c>
 80010fa:	eb1c 0101 	adds.w	r1, ip, r1
 80010fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8001102:	d202      	bcs.n	800110a <__udivmoddi4+0x12a>
 8001104:	4288      	cmp	r0, r1
 8001106:	f200 80cb 	bhi.w	80012a0 <__udivmoddi4+0x2c0>
 800110a:	4643      	mov	r3, r8
 800110c:	1a09      	subs	r1, r1, r0
 800110e:	b2a4      	uxth	r4, r4
 8001110:	fbb1 f0f7 	udiv	r0, r1, r7
 8001114:	fb07 1110 	mls	r1, r7, r0, r1
 8001118:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800111c:	fb0e fe00 	mul.w	lr, lr, r0
 8001120:	45a6      	cmp	lr, r4
 8001122:	d908      	bls.n	8001136 <__udivmoddi4+0x156>
 8001124:	eb1c 0404 	adds.w	r4, ip, r4
 8001128:	f100 31ff 	add.w	r1, r0, #4294967295
 800112c:	d202      	bcs.n	8001134 <__udivmoddi4+0x154>
 800112e:	45a6      	cmp	lr, r4
 8001130:	f200 80bb 	bhi.w	80012aa <__udivmoddi4+0x2ca>
 8001134:	4608      	mov	r0, r1
 8001136:	eba4 040e 	sub.w	r4, r4, lr
 800113a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800113e:	e79c      	b.n	800107a <__udivmoddi4+0x9a>
 8001140:	f1c6 0720 	rsb	r7, r6, #32
 8001144:	40b3      	lsls	r3, r6
 8001146:	fa22 fc07 	lsr.w	ip, r2, r7
 800114a:	ea4c 0c03 	orr.w	ip, ip, r3
 800114e:	fa20 f407 	lsr.w	r4, r0, r7
 8001152:	fa01 f306 	lsl.w	r3, r1, r6
 8001156:	431c      	orrs	r4, r3
 8001158:	40f9      	lsrs	r1, r7
 800115a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800115e:	fa00 f306 	lsl.w	r3, r0, r6
 8001162:	fbb1 f8f9 	udiv	r8, r1, r9
 8001166:	0c20      	lsrs	r0, r4, #16
 8001168:	fa1f fe8c 	uxth.w	lr, ip
 800116c:	fb09 1118 	mls	r1, r9, r8, r1
 8001170:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001174:	fb08 f00e 	mul.w	r0, r8, lr
 8001178:	4288      	cmp	r0, r1
 800117a:	fa02 f206 	lsl.w	r2, r2, r6
 800117e:	d90b      	bls.n	8001198 <__udivmoddi4+0x1b8>
 8001180:	eb1c 0101 	adds.w	r1, ip, r1
 8001184:	f108 3aff 	add.w	sl, r8, #4294967295
 8001188:	f080 8088 	bcs.w	800129c <__udivmoddi4+0x2bc>
 800118c:	4288      	cmp	r0, r1
 800118e:	f240 8085 	bls.w	800129c <__udivmoddi4+0x2bc>
 8001192:	f1a8 0802 	sub.w	r8, r8, #2
 8001196:	4461      	add	r1, ip
 8001198:	1a09      	subs	r1, r1, r0
 800119a:	b2a4      	uxth	r4, r4
 800119c:	fbb1 f0f9 	udiv	r0, r1, r9
 80011a0:	fb09 1110 	mls	r1, r9, r0, r1
 80011a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80011a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80011ac:	458e      	cmp	lr, r1
 80011ae:	d908      	bls.n	80011c2 <__udivmoddi4+0x1e2>
 80011b0:	eb1c 0101 	adds.w	r1, ip, r1
 80011b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80011b8:	d26c      	bcs.n	8001294 <__udivmoddi4+0x2b4>
 80011ba:	458e      	cmp	lr, r1
 80011bc:	d96a      	bls.n	8001294 <__udivmoddi4+0x2b4>
 80011be:	3802      	subs	r0, #2
 80011c0:	4461      	add	r1, ip
 80011c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80011c6:	fba0 9402 	umull	r9, r4, r0, r2
 80011ca:	eba1 010e 	sub.w	r1, r1, lr
 80011ce:	42a1      	cmp	r1, r4
 80011d0:	46c8      	mov	r8, r9
 80011d2:	46a6      	mov	lr, r4
 80011d4:	d356      	bcc.n	8001284 <__udivmoddi4+0x2a4>
 80011d6:	d053      	beq.n	8001280 <__udivmoddi4+0x2a0>
 80011d8:	b15d      	cbz	r5, 80011f2 <__udivmoddi4+0x212>
 80011da:	ebb3 0208 	subs.w	r2, r3, r8
 80011de:	eb61 010e 	sbc.w	r1, r1, lr
 80011e2:	fa01 f707 	lsl.w	r7, r1, r7
 80011e6:	fa22 f306 	lsr.w	r3, r2, r6
 80011ea:	40f1      	lsrs	r1, r6
 80011ec:	431f      	orrs	r7, r3
 80011ee:	e9c5 7100 	strd	r7, r1, [r5]
 80011f2:	2600      	movs	r6, #0
 80011f4:	4631      	mov	r1, r6
 80011f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011fa:	f1c2 0320 	rsb	r3, r2, #32
 80011fe:	40d8      	lsrs	r0, r3
 8001200:	fa0c fc02 	lsl.w	ip, ip, r2
 8001204:	fa21 f303 	lsr.w	r3, r1, r3
 8001208:	4091      	lsls	r1, r2
 800120a:	4301      	orrs	r1, r0
 800120c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001210:	fa1f fe8c 	uxth.w	lr, ip
 8001214:	fbb3 f0f7 	udiv	r0, r3, r7
 8001218:	fb07 3610 	mls	r6, r7, r0, r3
 800121c:	0c0b      	lsrs	r3, r1, #16
 800121e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001222:	fb00 f60e 	mul.w	r6, r0, lr
 8001226:	429e      	cmp	r6, r3
 8001228:	fa04 f402 	lsl.w	r4, r4, r2
 800122c:	d908      	bls.n	8001240 <__udivmoddi4+0x260>
 800122e:	eb1c 0303 	adds.w	r3, ip, r3
 8001232:	f100 38ff 	add.w	r8, r0, #4294967295
 8001236:	d22f      	bcs.n	8001298 <__udivmoddi4+0x2b8>
 8001238:	429e      	cmp	r6, r3
 800123a:	d92d      	bls.n	8001298 <__udivmoddi4+0x2b8>
 800123c:	3802      	subs	r0, #2
 800123e:	4463      	add	r3, ip
 8001240:	1b9b      	subs	r3, r3, r6
 8001242:	b289      	uxth	r1, r1
 8001244:	fbb3 f6f7 	udiv	r6, r3, r7
 8001248:	fb07 3316 	mls	r3, r7, r6, r3
 800124c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001250:	fb06 f30e 	mul.w	r3, r6, lr
 8001254:	428b      	cmp	r3, r1
 8001256:	d908      	bls.n	800126a <__udivmoddi4+0x28a>
 8001258:	eb1c 0101 	adds.w	r1, ip, r1
 800125c:	f106 38ff 	add.w	r8, r6, #4294967295
 8001260:	d216      	bcs.n	8001290 <__udivmoddi4+0x2b0>
 8001262:	428b      	cmp	r3, r1
 8001264:	d914      	bls.n	8001290 <__udivmoddi4+0x2b0>
 8001266:	3e02      	subs	r6, #2
 8001268:	4461      	add	r1, ip
 800126a:	1ac9      	subs	r1, r1, r3
 800126c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001270:	e738      	b.n	80010e4 <__udivmoddi4+0x104>
 8001272:	462e      	mov	r6, r5
 8001274:	4628      	mov	r0, r5
 8001276:	e705      	b.n	8001084 <__udivmoddi4+0xa4>
 8001278:	4606      	mov	r6, r0
 800127a:	e6e3      	b.n	8001044 <__udivmoddi4+0x64>
 800127c:	4618      	mov	r0, r3
 800127e:	e6f8      	b.n	8001072 <__udivmoddi4+0x92>
 8001280:	454b      	cmp	r3, r9
 8001282:	d2a9      	bcs.n	80011d8 <__udivmoddi4+0x1f8>
 8001284:	ebb9 0802 	subs.w	r8, r9, r2
 8001288:	eb64 0e0c 	sbc.w	lr, r4, ip
 800128c:	3801      	subs	r0, #1
 800128e:	e7a3      	b.n	80011d8 <__udivmoddi4+0x1f8>
 8001290:	4646      	mov	r6, r8
 8001292:	e7ea      	b.n	800126a <__udivmoddi4+0x28a>
 8001294:	4620      	mov	r0, r4
 8001296:	e794      	b.n	80011c2 <__udivmoddi4+0x1e2>
 8001298:	4640      	mov	r0, r8
 800129a:	e7d1      	b.n	8001240 <__udivmoddi4+0x260>
 800129c:	46d0      	mov	r8, sl
 800129e:	e77b      	b.n	8001198 <__udivmoddi4+0x1b8>
 80012a0:	3b02      	subs	r3, #2
 80012a2:	4461      	add	r1, ip
 80012a4:	e732      	b.n	800110c <__udivmoddi4+0x12c>
 80012a6:	4630      	mov	r0, r6
 80012a8:	e709      	b.n	80010be <__udivmoddi4+0xde>
 80012aa:	4464      	add	r4, ip
 80012ac:	3802      	subs	r0, #2
 80012ae:	e742      	b.n	8001136 <__udivmoddi4+0x156>

080012b0 <__aeabi_idiv0>:
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop

080012b4 <configMPUAccel>:
//Importacio de librerias
#include "MPUAccel.h"
#include <SysTickDriver.h>

void configMPUAccel (MPUAccel_Handler_t *ptrMPUAccel){
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]

	uint8_t rdy  = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	73fb      	strb	r3, [r7, #15]
	uint8_t byte = 0;
 80012c0:	2300      	movs	r3, #0
 80012c2:	73bb      	strb	r3, [r7, #14]

	//------------Verificamos comunicacion con el MPU----------------
	while(!rdy){
 80012c4:	e004      	b.n	80012d0 <configMPUAccel+0x1c>

		rdy = WHOIAM(ptrMPUAccel);
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f000 f84f 	bl	800136a <WHOIAM>
 80012cc:	4603      	mov	r3, r0
 80012ce:	73fb      	strb	r3, [r7, #15]
	while(!rdy){
 80012d0:	7bfb      	ldrb	r3, [r7, #15]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d0f7      	beq.n	80012c6 <configMPUAccel+0x12>
	}

	//------------------Reiniciamos el MPU--------------------------
	i2c_WriteSingleRegister(ptrMPUAccel->ptrI2Chandler, PWR_MGMT_l, 0x00);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	2200      	movs	r2, #0
 80012dc:	216b      	movs	r1, #107	; 0x6b
 80012de:	4618      	mov	r0, r3
 80012e0:	f003 fd49 	bl	8004d76 <i2c_WriteSingleRegister>
	//Pausa
	delay_ms(1);
 80012e4:	2001      	movs	r0, #1
 80012e6:	f004 f9db 	bl	80056a0 <delay_ms>

	//---------------Configuracion Accel----------------------------
	byte =  i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, ACCEL_CONFIG);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	211c      	movs	r1, #28
 80012f0:	4618      	mov	r0, r3
 80012f2:	f003 fd0f 	bl	8004d14 <i2c_ReadSingleRegister>
 80012f6:	4603      	mov	r3, r0
 80012f8:	73bb      	strb	r3, [r7, #14]
	byte &= ~(0b00011000);
 80012fa:	7bbb      	ldrb	r3, [r7, #14]
 80012fc:	f023 0318 	bic.w	r3, r3, #24
 8001300:	73bb      	strb	r3, [r7, #14]
	//Pausa
	delay_ms(1);
 8001302:	2001      	movs	r0, #1
 8001304:	f004 f9cc 	bl	80056a0 <delay_ms>
	//Deacuerdo al valor predeterminado se carga una configuracion
	i2c_WriteSingleRegister(ptrMPUAccel->ptrI2Chandler, ACCEL_CONFIG, (byte) | (ptrMPUAccel->fullScaleACCEL<<3));
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6858      	ldr	r0, [r3, #4]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	00db      	lsls	r3, r3, #3
 8001312:	b25a      	sxtb	r2, r3
 8001314:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001318:	4313      	orrs	r3, r2
 800131a:	b25b      	sxtb	r3, r3
 800131c:	b2db      	uxtb	r3, r3
 800131e:	461a      	mov	r2, r3
 8001320:	211c      	movs	r1, #28
 8001322:	f003 fd28 	bl	8004d76 <i2c_WriteSingleRegister>

	//---------------Configuracion Giro----------------------------
	byte =  i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, GIRO_CONFIG);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	211b      	movs	r1, #27
 800132c:	4618      	mov	r0, r3
 800132e:	f003 fcf1 	bl	8004d14 <i2c_ReadSingleRegister>
 8001332:	4603      	mov	r3, r0
 8001334:	73bb      	strb	r3, [r7, #14]
	byte &= ~(0b00011000);
 8001336:	7bbb      	ldrb	r3, [r7, #14]
 8001338:	f023 0318 	bic.w	r3, r3, #24
 800133c:	73bb      	strb	r3, [r7, #14]
	//Pausa
	delay_ms(1);
 800133e:	2001      	movs	r0, #1
 8001340:	f004 f9ae 	bl	80056a0 <delay_ms>
	//Deacuerdo al valor predeterminado se carga una configuracion
	i2c_WriteSingleRegister(ptrMPUAccel->ptrI2Chandler, GIRO_CONFIG, (byte) | (ptrMPUAccel->fullScaleACCEL <<3));
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6858      	ldr	r0, [r3, #4]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	00db      	lsls	r3, r3, #3
 800134e:	b25a      	sxtb	r2, r3
 8001350:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001354:	4313      	orrs	r3, r2
 8001356:	b25b      	sxtb	r3, r3
 8001358:	b2db      	uxtb	r3, r3
 800135a:	461a      	mov	r2, r3
 800135c:	211b      	movs	r1, #27
 800135e:	f003 fd0a 	bl	8004d76 <i2c_WriteSingleRegister>
}
 8001362:	bf00      	nop
 8001364:	3710      	adds	r7, #16
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <WHOIAM>:



//Esta funcion permite verificar comunicacion correcta con el MPU
uint8_t WHOIAM (MPUAccel_Handler_t *ptrMPUAccel){
 800136a:	b580      	push	{r7, lr}
 800136c:	b084      	sub	sp, #16
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]
	//Variables auxiliares
	uint8_t whoami = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	73fb      	strb	r3, [r7, #15]
	uint8_t rdy    = 0;
 8001376:	2300      	movs	r3, #0
 8001378:	73bb      	strb	r3, [r7, #14]
	//leemos el registro WHO_AM_I correspondiente
	whoami =  i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, WHO_AM_I);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	2175      	movs	r1, #117	; 0x75
 8001380:	4618      	mov	r0, r3
 8001382:	f003 fcc7 	bl	8004d14 <i2c_ReadSingleRegister>
 8001386:	4603      	mov	r3, r0
 8001388:	73fb      	strb	r3, [r7, #15]
	//verificamos la transacción
	whoami &= ~(0b10000001);
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8001390:	73fb      	strb	r3, [r7, #15]
	rdy = (ADDRESS_DOWN >> 1) && (whoami >> 1);
 8001392:	7bfb      	ldrb	r3, [r7, #15]
 8001394:	085b      	lsrs	r3, r3, #1
 8001396:	b2db      	uxtb	r3, r3
 8001398:	2b00      	cmp	r3, #0
 800139a:	bf14      	ite	ne
 800139c:	2301      	movne	r3, #1
 800139e:	2300      	moveq	r3, #0
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	73bb      	strb	r3, [r7, #14]

	return rdy;
 80013a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
	...

080013b0 <readMPU>:


//Funcion para la lectura de dos registros que compone uno de los ejes de acelerometro o del giroscopio
float readMPU(MPUAccel_Handler_t *ptrMPUAccel, uint8_t elementRead, int16_t offset)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b086      	sub	sp, #24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	460b      	mov	r3, r1
 80013ba:	70fb      	strb	r3, [r7, #3]
 80013bc:	4613      	mov	r3, r2
 80013be:	803b      	strh	r3, [r7, #0]
	//Variable para guardar la  direccion de los dos registros a leer
	uint8_t address_H = 0;
 80013c0:	2300      	movs	r3, #0
 80013c2:	75fb      	strb	r3, [r7, #23]
	uint8_t address_L = 0;
 80013c4:	2300      	movs	r3, #0
 80013c6:	75bb      	strb	r3, [r7, #22]
	//Creamos las variables donde almacenamos todos los datos
	uint16_t aux_H = 0;
 80013c8:	2300      	movs	r3, #0
 80013ca:	81fb      	strh	r3, [r7, #14]
	uint16_t aux_L = 0;
 80013cc:	2300      	movs	r3, #0
 80013ce:	81bb      	strh	r3, [r7, #12]
	int16_t   aux  = 0;
 80013d0:	2300      	movs	r3, #0
 80013d2:	817b      	strh	r3, [r7, #10]
	float res  = 0;
 80013d4:	f04f 0300 	mov.w	r3, #0
 80013d8:	613b      	str	r3, [r7, #16]
	//Seleccionamos la direccion de los registros a Leer
	switch(elementRead)
 80013da:	78fb      	ldrb	r3, [r7, #3]
 80013dc:	2b05      	cmp	r3, #5
 80013de:	d82d      	bhi.n	800143c <readMPU+0x8c>
 80013e0:	a201      	add	r2, pc, #4	; (adr r2, 80013e8 <readMPU+0x38>)
 80013e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013e6:	bf00      	nop
 80013e8:	08001401 	.word	0x08001401
 80013ec:	0800140b 	.word	0x0800140b
 80013f0:	08001415 	.word	0x08001415
 80013f4:	0800141f 	.word	0x0800141f
 80013f8:	08001429 	.word	0x08001429
 80013fc:	08001433 	.word	0x08001433
	{
		case READ_ACCEL_X:{address_H = ACCEL_XOUT_H, address_L = ACCEL_XOUT_L; break;}
 8001400:	233b      	movs	r3, #59	; 0x3b
 8001402:	75fb      	strb	r3, [r7, #23]
 8001404:	233c      	movs	r3, #60	; 0x3c
 8001406:	75bb      	strb	r3, [r7, #22]
 8001408:	e019      	b.n	800143e <readMPU+0x8e>
		case READ_ACCEL_Y:{address_H = ACCEL_YOUT_H, address_L = ACCEL_YOUT_L; break;}
 800140a:	233d      	movs	r3, #61	; 0x3d
 800140c:	75fb      	strb	r3, [r7, #23]
 800140e:	233e      	movs	r3, #62	; 0x3e
 8001410:	75bb      	strb	r3, [r7, #22]
 8001412:	e014      	b.n	800143e <readMPU+0x8e>
		case READ_ACCEL_Z:{address_H = ACCEL_ZOUT_H, address_L = ACCEL_ZOUT_L; break;}
 8001414:	233f      	movs	r3, #63	; 0x3f
 8001416:	75fb      	strb	r3, [r7, #23]
 8001418:	2340      	movs	r3, #64	; 0x40
 800141a:	75bb      	strb	r3, [r7, #22]
 800141c:	e00f      	b.n	800143e <readMPU+0x8e>
		case READ_GYRO_X:{address_H = GIRO_XOUT_H, address_L = GIRO_XOUT_L; break;}
 800141e:	2343      	movs	r3, #67	; 0x43
 8001420:	75fb      	strb	r3, [r7, #23]
 8001422:	2344      	movs	r3, #68	; 0x44
 8001424:	75bb      	strb	r3, [r7, #22]
 8001426:	e00a      	b.n	800143e <readMPU+0x8e>
		case READ_GYRO_Y:{address_H = GIRO_YOUT_H, address_L = GIRO_YOUT_L; break;}
 8001428:	2345      	movs	r3, #69	; 0x45
 800142a:	75fb      	strb	r3, [r7, #23]
 800142c:	2346      	movs	r3, #70	; 0x46
 800142e:	75bb      	strb	r3, [r7, #22]
 8001430:	e005      	b.n	800143e <readMPU+0x8e>
		case READ_GYRO_Z:{address_H = GIRO_ZOUT_H, address_L = GIRO_ZOUT_L; break;}
 8001432:	2347      	movs	r3, #71	; 0x47
 8001434:	75fb      	strb	r3, [r7, #23]
 8001436:	2348      	movs	r3, #72	; 0x48
 8001438:	75bb      	strb	r3, [r7, #22]
 800143a:	e000      	b.n	800143e <readMPU+0x8e>
		default:{ break; }
 800143c:	bf00      	nop
	}
	//Realizamos la medicion de la magnitud fisica en el respectivo eje
	aux_H = i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, address_H);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	7dfa      	ldrb	r2, [r7, #23]
 8001444:	4611      	mov	r1, r2
 8001446:	4618      	mov	r0, r3
 8001448:	f003 fc64 	bl	8004d14 <i2c_ReadSingleRegister>
 800144c:	4603      	mov	r3, r0
 800144e:	81fb      	strh	r3, [r7, #14]
	aux_L = i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, address_L);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	7dba      	ldrb	r2, [r7, #22]
 8001456:	4611      	mov	r1, r2
 8001458:	4618      	mov	r0, r3
 800145a:	f003 fc5b 	bl	8004d14 <i2c_ReadSingleRegister>
 800145e:	4603      	mov	r3, r0
 8001460:	81bb      	strh	r3, [r7, #12]
	//Juntamos ambos bytes en un solo numero para tener la lectura completa
	aux = ((int16_t) ((aux_H << 8) | (aux_L))) - offset;
 8001462:	89fb      	ldrh	r3, [r7, #14]
 8001464:	021b      	lsls	r3, r3, #8
 8001466:	b21a      	sxth	r2, r3
 8001468:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800146c:	4313      	orrs	r3, r2
 800146e:	b21b      	sxth	r3, r3
 8001470:	b29a      	uxth	r2, r3
 8001472:	883b      	ldrh	r3, [r7, #0]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	b29b      	uxth	r3, r3
 8001478:	817b      	strh	r3, [r7, #10]
	//Realizamos la conversion de los bytes al valor de magnitud fisica en el respectivo eje
	switch(elementRead)
 800147a:	78fb      	ldrb	r3, [r7, #3]
 800147c:	2b02      	cmp	r3, #2
 800147e:	dc02      	bgt.n	8001486 <readMPU+0xd6>
 8001480:	2b00      	cmp	r3, #0
 8001482:	da05      	bge.n	8001490 <readMPU+0xe0>
				case GYRO_2000 :{ res = aux/GYRO_2000_SENS; break;}
				default:{ break; }
			}
			break;
		}
		default:{ break; }
 8001484:	e0d6      	b.n	8001634 <readMPU+0x284>
 8001486:	3b03      	subs	r3, #3
	switch(elementRead)
 8001488:	2b02      	cmp	r3, #2
 800148a:	f200 80d3 	bhi.w	8001634 <readMPU+0x284>
 800148e:	e081      	b.n	8001594 <readMPU+0x1e4>
			switch (ptrMPUAccel->fullScaleACCEL)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	2b03      	cmp	r3, #3
 8001496:	d87b      	bhi.n	8001590 <readMPU+0x1e0>
 8001498:	a201      	add	r2, pc, #4	; (adr r2, 80014a0 <readMPU+0xf0>)
 800149a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800149e:	bf00      	nop
 80014a0:	080014b1 	.word	0x080014b1
 80014a4:	080014e9 	.word	0x080014e9
 80014a8:	08001521 	.word	0x08001521
 80014ac:	08001559 	.word	0x08001559
				case ACCEL_2G :{res = (aux*9.77)/ACCEL_2G_SENS; break;}
 80014b0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff f84d 	bl	8000554 <__aeabi_i2d>
 80014ba:	a363      	add	r3, pc, #396	; (adr r3, 8001648 <readMPU+0x298>)
 80014bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c0:	f7ff f8b2 	bl	8000628 <__aeabi_dmul>
 80014c4:	4602      	mov	r2, r0
 80014c6:	460b      	mov	r3, r1
 80014c8:	4610      	mov	r0, r2
 80014ca:	4619      	mov	r1, r3
 80014cc:	f04f 0200 	mov.w	r2, #0
 80014d0:	4b5f      	ldr	r3, [pc, #380]	; (8001650 <readMPU+0x2a0>)
 80014d2:	f7ff f9d3 	bl	800087c <__aeabi_ddiv>
 80014d6:	4602      	mov	r2, r0
 80014d8:	460b      	mov	r3, r1
 80014da:	4610      	mov	r0, r2
 80014dc:	4619      	mov	r1, r3
 80014de:	f7ff fb9b 	bl	8000c18 <__aeabi_d2f>
 80014e2:	4603      	mov	r3, r0
 80014e4:	613b      	str	r3, [r7, #16]
 80014e6:	e054      	b.n	8001592 <readMPU+0x1e2>
				case ACCEL_4G :{res = (aux*9.77)/ACCEL_4G_SENS; break;}
 80014e8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff f831 	bl	8000554 <__aeabi_i2d>
 80014f2:	a355      	add	r3, pc, #340	; (adr r3, 8001648 <readMPU+0x298>)
 80014f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f8:	f7ff f896 	bl	8000628 <__aeabi_dmul>
 80014fc:	4602      	mov	r2, r0
 80014fe:	460b      	mov	r3, r1
 8001500:	4610      	mov	r0, r2
 8001502:	4619      	mov	r1, r3
 8001504:	f04f 0200 	mov.w	r2, #0
 8001508:	4b52      	ldr	r3, [pc, #328]	; (8001654 <readMPU+0x2a4>)
 800150a:	f7ff f9b7 	bl	800087c <__aeabi_ddiv>
 800150e:	4602      	mov	r2, r0
 8001510:	460b      	mov	r3, r1
 8001512:	4610      	mov	r0, r2
 8001514:	4619      	mov	r1, r3
 8001516:	f7ff fb7f 	bl	8000c18 <__aeabi_d2f>
 800151a:	4603      	mov	r3, r0
 800151c:	613b      	str	r3, [r7, #16]
 800151e:	e038      	b.n	8001592 <readMPU+0x1e2>
				case ACCEL_8G :{res = (aux*9.77)/ACCEL_8G_SENS; break;}
 8001520:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff f815 	bl	8000554 <__aeabi_i2d>
 800152a:	a347      	add	r3, pc, #284	; (adr r3, 8001648 <readMPU+0x298>)
 800152c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001530:	f7ff f87a 	bl	8000628 <__aeabi_dmul>
 8001534:	4602      	mov	r2, r0
 8001536:	460b      	mov	r3, r1
 8001538:	4610      	mov	r0, r2
 800153a:	4619      	mov	r1, r3
 800153c:	f04f 0200 	mov.w	r2, #0
 8001540:	4b45      	ldr	r3, [pc, #276]	; (8001658 <readMPU+0x2a8>)
 8001542:	f7ff f99b 	bl	800087c <__aeabi_ddiv>
 8001546:	4602      	mov	r2, r0
 8001548:	460b      	mov	r3, r1
 800154a:	4610      	mov	r0, r2
 800154c:	4619      	mov	r1, r3
 800154e:	f7ff fb63 	bl	8000c18 <__aeabi_d2f>
 8001552:	4603      	mov	r3, r0
 8001554:	613b      	str	r3, [r7, #16]
 8001556:	e01c      	b.n	8001592 <readMPU+0x1e2>
				case ACCEL_16G :{res = (aux*9.77)/ACCEL_16G_SENS; break;}
 8001558:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800155c:	4618      	mov	r0, r3
 800155e:	f7fe fff9 	bl	8000554 <__aeabi_i2d>
 8001562:	a339      	add	r3, pc, #228	; (adr r3, 8001648 <readMPU+0x298>)
 8001564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001568:	f7ff f85e 	bl	8000628 <__aeabi_dmul>
 800156c:	4602      	mov	r2, r0
 800156e:	460b      	mov	r3, r1
 8001570:	4610      	mov	r0, r2
 8001572:	4619      	mov	r1, r3
 8001574:	f04f 0200 	mov.w	r2, #0
 8001578:	4b38      	ldr	r3, [pc, #224]	; (800165c <readMPU+0x2ac>)
 800157a:	f7ff f97f 	bl	800087c <__aeabi_ddiv>
 800157e:	4602      	mov	r2, r0
 8001580:	460b      	mov	r3, r1
 8001582:	4610      	mov	r0, r2
 8001584:	4619      	mov	r1, r3
 8001586:	f7ff fb47 	bl	8000c18 <__aeabi_d2f>
 800158a:	4603      	mov	r3, r0
 800158c:	613b      	str	r3, [r7, #16]
 800158e:	e000      	b.n	8001592 <readMPU+0x1e2>
				default:{ break; }
 8001590:	bf00      	nop
			break;
 8001592:	e050      	b.n	8001636 <readMPU+0x286>
			switch (ptrMPUAccel->fullScaleGYRO)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	785b      	ldrb	r3, [r3, #1]
 8001598:	2b03      	cmp	r3, #3
 800159a:	d849      	bhi.n	8001630 <readMPU+0x280>
 800159c:	a201      	add	r2, pc, #4	; (adr r2, 80015a4 <readMPU+0x1f4>)
 800159e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015a2:	bf00      	nop
 80015a4:	080015b5 	.word	0x080015b5
 80015a8:	080015d5 	.word	0x080015d5
 80015ac:	080015f5 	.word	0x080015f5
 80015b0:	08001615 	.word	0x08001615
				case GYRO_250 :{ res = aux/GYRO_250_SENS; break;}
 80015b4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80015b8:	4a29      	ldr	r2, [pc, #164]	; (8001660 <readMPU+0x2b0>)
 80015ba:	fb82 1203 	smull	r1, r2, r2, r3
 80015be:	1152      	asrs	r2, r2, #5
 80015c0:	17db      	asrs	r3, r3, #31
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	b21b      	sxth	r3, r3
 80015c6:	ee07 3a90 	vmov	s15, r3
 80015ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015ce:	edc7 7a04 	vstr	s15, [r7, #16]
 80015d2:	e02e      	b.n	8001632 <readMPU+0x282>
				case GYRO_500 :{ res = aux/GYRO_500_SENS; break;}
 80015d4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80015d8:	4a22      	ldr	r2, [pc, #136]	; (8001664 <readMPU+0x2b4>)
 80015da:	fb82 1203 	smull	r1, r2, r2, r3
 80015de:	1112      	asrs	r2, r2, #4
 80015e0:	17db      	asrs	r3, r3, #31
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	b21b      	sxth	r3, r3
 80015e6:	ee07 3a90 	vmov	s15, r3
 80015ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015ee:	edc7 7a04 	vstr	s15, [r7, #16]
 80015f2:	e01e      	b.n	8001632 <readMPU+0x282>
				case GYRO_1000 :{ res = aux/GYRO_1000_SENS; break;}
 80015f4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80015f8:	4a1a      	ldr	r2, [pc, #104]	; (8001664 <readMPU+0x2b4>)
 80015fa:	fb82 1203 	smull	r1, r2, r2, r3
 80015fe:	10d2      	asrs	r2, r2, #3
 8001600:	17db      	asrs	r3, r3, #31
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	b21b      	sxth	r3, r3
 8001606:	ee07 3a90 	vmov	s15, r3
 800160a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800160e:	edc7 7a04 	vstr	s15, [r7, #16]
 8001612:	e00e      	b.n	8001632 <readMPU+0x282>
				case GYRO_2000 :{ res = aux/GYRO_2000_SENS; break;}
 8001614:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001618:	2b00      	cmp	r3, #0
 800161a:	da00      	bge.n	800161e <readMPU+0x26e>
 800161c:	330f      	adds	r3, #15
 800161e:	111b      	asrs	r3, r3, #4
 8001620:	b21b      	sxth	r3, r3
 8001622:	ee07 3a90 	vmov	s15, r3
 8001626:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800162a:	edc7 7a04 	vstr	s15, [r7, #16]
 800162e:	e000      	b.n	8001632 <readMPU+0x282>
				default:{ break; }
 8001630:	bf00      	nop
			break;
 8001632:	e000      	b.n	8001636 <readMPU+0x286>
		default:{ break; }
 8001634:	bf00      	nop
	}
	//Retornamos valor
	return res;
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	ee07 3a90 	vmov	s15, r3
}
 800163c:	eeb0 0a67 	vmov.f32	s0, s15
 8001640:	3718      	adds	r7, #24
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	70a3d70a 	.word	0x70a3d70a
 800164c:	40238a3d 	.word	0x40238a3d
 8001650:	40d00000 	.word	0x40d00000
 8001654:	40c00000 	.word	0x40c00000
 8001658:	40b00000 	.word	0x40b00000
 800165c:	40a00000 	.word	0x40a00000
 8001660:	3e88cb3d 	.word	0x3e88cb3d
 8001664:	3e0f83e1 	.word	0x3e0f83e1

08001668 <readCalibrationMPU>:

//Funcion para en el modo de calibracion para la lectura de dos registros que compone uno de los ejes de acelerometro o del giroscopio
int16_t readCalibrationMPU(MPUAccel_Handler_t *ptrMPUAccel, uint8_t elementRead)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	460b      	mov	r3, r1
 8001672:	70fb      	strb	r3, [r7, #3]
	//Variable para guardar la  direccion de los dos registros a leer
	uint8_t address_H = 0;
 8001674:	2300      	movs	r3, #0
 8001676:	73fb      	strb	r3, [r7, #15]
	uint8_t address_L = 0;
 8001678:	2300      	movs	r3, #0
 800167a:	73bb      	strb	r3, [r7, #14]
	//Creamos las variables donde almacenamos todos los datos
	uint16_t aux_H = 0;
 800167c:	2300      	movs	r3, #0
 800167e:	81bb      	strh	r3, [r7, #12]
	uint16_t aux_L = 0;
 8001680:	2300      	movs	r3, #0
 8001682:	817b      	strh	r3, [r7, #10]
	int16_t   aux  = 0;
 8001684:	2300      	movs	r3, #0
 8001686:	813b      	strh	r3, [r7, #8]
	//Seleccionamos la direccion de los registros a Leer
	switch(elementRead)
 8001688:	78fb      	ldrb	r3, [r7, #3]
 800168a:	2b05      	cmp	r3, #5
 800168c:	d82c      	bhi.n	80016e8 <readCalibrationMPU+0x80>
 800168e:	a201      	add	r2, pc, #4	; (adr r2, 8001694 <readCalibrationMPU+0x2c>)
 8001690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001694:	080016ad 	.word	0x080016ad
 8001698:	080016b7 	.word	0x080016b7
 800169c:	080016c1 	.word	0x080016c1
 80016a0:	080016cb 	.word	0x080016cb
 80016a4:	080016d5 	.word	0x080016d5
 80016a8:	080016df 	.word	0x080016df
	{
		case READ_ACCEL_X:{address_H = ACCEL_XOUT_H, address_L = ACCEL_XOUT_L; break;}
 80016ac:	233b      	movs	r3, #59	; 0x3b
 80016ae:	73fb      	strb	r3, [r7, #15]
 80016b0:	233c      	movs	r3, #60	; 0x3c
 80016b2:	73bb      	strb	r3, [r7, #14]
 80016b4:	e019      	b.n	80016ea <readCalibrationMPU+0x82>
		case READ_ACCEL_Y:{address_H = ACCEL_YOUT_H, address_L = ACCEL_YOUT_L; break;}
 80016b6:	233d      	movs	r3, #61	; 0x3d
 80016b8:	73fb      	strb	r3, [r7, #15]
 80016ba:	233e      	movs	r3, #62	; 0x3e
 80016bc:	73bb      	strb	r3, [r7, #14]
 80016be:	e014      	b.n	80016ea <readCalibrationMPU+0x82>
		case READ_ACCEL_Z:{address_H = ACCEL_ZOUT_H, address_L = ACCEL_ZOUT_L; break;}
 80016c0:	233f      	movs	r3, #63	; 0x3f
 80016c2:	73fb      	strb	r3, [r7, #15]
 80016c4:	2340      	movs	r3, #64	; 0x40
 80016c6:	73bb      	strb	r3, [r7, #14]
 80016c8:	e00f      	b.n	80016ea <readCalibrationMPU+0x82>
		case READ_GYRO_X:{address_H = GIRO_XOUT_H, address_L = GIRO_XOUT_L; break;}
 80016ca:	2343      	movs	r3, #67	; 0x43
 80016cc:	73fb      	strb	r3, [r7, #15]
 80016ce:	2344      	movs	r3, #68	; 0x44
 80016d0:	73bb      	strb	r3, [r7, #14]
 80016d2:	e00a      	b.n	80016ea <readCalibrationMPU+0x82>
		case READ_GYRO_Y:{address_H = GIRO_YOUT_H, address_L = GIRO_YOUT_L; break;}
 80016d4:	2345      	movs	r3, #69	; 0x45
 80016d6:	73fb      	strb	r3, [r7, #15]
 80016d8:	2346      	movs	r3, #70	; 0x46
 80016da:	73bb      	strb	r3, [r7, #14]
 80016dc:	e005      	b.n	80016ea <readCalibrationMPU+0x82>
		case READ_GYRO_Z:{address_H = GIRO_ZOUT_H, address_L = GIRO_ZOUT_L; break;}
 80016de:	2347      	movs	r3, #71	; 0x47
 80016e0:	73fb      	strb	r3, [r7, #15]
 80016e2:	2348      	movs	r3, #72	; 0x48
 80016e4:	73bb      	strb	r3, [r7, #14]
 80016e6:	e000      	b.n	80016ea <readCalibrationMPU+0x82>
		default:{ break; }
 80016e8:	bf00      	nop
	}
	//Realizamos la medicion de la magnitud fisica en el respectivo eje
	aux_H = i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, address_H);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	7bfa      	ldrb	r2, [r7, #15]
 80016f0:	4611      	mov	r1, r2
 80016f2:	4618      	mov	r0, r3
 80016f4:	f003 fb0e 	bl	8004d14 <i2c_ReadSingleRegister>
 80016f8:	4603      	mov	r3, r0
 80016fa:	81bb      	strh	r3, [r7, #12]
	aux_L = i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, address_L);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	7bba      	ldrb	r2, [r7, #14]
 8001702:	4611      	mov	r1, r2
 8001704:	4618      	mov	r0, r3
 8001706:	f003 fb05 	bl	8004d14 <i2c_ReadSingleRegister>
 800170a:	4603      	mov	r3, r0
 800170c:	817b      	strh	r3, [r7, #10]
	//Juntamos ambos bytes en un solo numero para tener la lectura completa
	aux = (int16_t) ((aux_H << 8) | (aux_L));
 800170e:	89bb      	ldrh	r3, [r7, #12]
 8001710:	021b      	lsls	r3, r3, #8
 8001712:	b21a      	sxth	r2, r3
 8001714:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001718:	4313      	orrs	r3, r2
 800171a:	813b      	strh	r3, [r7, #8]
	//Realizamos la conversion de los bytes al valor de magnitud fisica en el respectivo eje

	//Retornamos valor
	return aux;
 800171c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
}
 8001720:	4618      	mov	r0, r3
 8001722:	3710      	adds	r7, #16
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <calibrationMPU>:


//Funcion para la calibracion de las mediciones realizadas
float calibrationMPU(MPUAccel_Handler_t *ptrMPUAccel, uint8_t elementCalibration)
{
 8001728:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800172c:	b088      	sub	sp, #32
 800172e:	af00      	add	r7, sp, #0
 8001730:	6078      	str	r0, [r7, #4]
 8001732:	460b      	mov	r3, r1
 8001734:	70fb      	strb	r3, [r7, #3]
	//Variables la ejecucion de la calibracion
	int64_t aux_sum = 0;
 8001736:	f04f 0200 	mov.w	r2, #0
 800173a:	f04f 0300 	mov.w	r3, #0
 800173e:	e9c7 2306 	strd	r2, r3, [r7, #24]
	uint16_t num_samples = 200;
 8001742:	23c8      	movs	r3, #200	; 0xc8
 8001744:	827b      	strh	r3, [r7, #18]
	float offset = 0;
 8001746:	f04f 0300 	mov.w	r3, #0
 800174a:	60fb      	str	r3, [r7, #12]
	//Realizacion acumulacion de valores
	for (int i = 0; i < num_samples; i++)
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]
 8001750:	e017      	b.n	8001782 <calibrationMPU+0x5a>
	{
		//Lectura del registro respectivo y acumulacion
		aux_sum += readCalibrationMPU(ptrMPUAccel, elementCalibration);
 8001752:	78fb      	ldrb	r3, [r7, #3]
 8001754:	4619      	mov	r1, r3
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff ff86 	bl	8001668 <readCalibrationMPU>
 800175c:	4603      	mov	r3, r0
 800175e:	b21b      	sxth	r3, r3
 8001760:	17da      	asrs	r2, r3, #31
 8001762:	461c      	mov	r4, r3
 8001764:	4615      	mov	r5, r2
 8001766:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800176a:	eb12 0804 	adds.w	r8, r2, r4
 800176e:	eb43 0905 	adc.w	r9, r3, r5
 8001772:	e9c7 8906 	strd	r8, r9, [r7, #24]
		//Pausa
		delay_ms(1);
 8001776:	2001      	movs	r0, #1
 8001778:	f003 ff92 	bl	80056a0 <delay_ms>
	for (int i = 0; i < num_samples; i++)
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	3301      	adds	r3, #1
 8001780:	617b      	str	r3, [r7, #20]
 8001782:	8a7b      	ldrh	r3, [r7, #18]
 8001784:	697a      	ldr	r2, [r7, #20]
 8001786:	429a      	cmp	r2, r3
 8001788:	dbe3      	blt.n	8001752 <calibrationMPU+0x2a>
	}
	//Promedio del eje medido
	 offset = aux_sum/num_samples;
 800178a:	8a7b      	ldrh	r3, [r7, #18]
 800178c:	2200      	movs	r2, #0
 800178e:	469a      	mov	sl, r3
 8001790:	4693      	mov	fp, r2
 8001792:	4652      	mov	r2, sl
 8001794:	465b      	mov	r3, fp
 8001796:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800179a:	f7ff fb9b 	bl	8000ed4 <__aeabi_ldivmod>
 800179e:	4602      	mov	r2, r0
 80017a0:	460b      	mov	r3, r1
 80017a2:	4610      	mov	r0, r2
 80017a4:	4619      	mov	r1, r3
 80017a6:	f7ff fb57 	bl	8000e58 <__aeabi_l2f>
 80017aa:	4603      	mov	r3, r0
 80017ac:	60fb      	str	r3, [r7, #12]
	//Retornar valor
	return offset;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	ee07 3a90 	vmov	s15, r3
}
 80017b4:	eeb0 0a67 	vmov.f32	s0, s15
 80017b8:	3720      	adds	r7, #32
 80017ba:	46bd      	mov	sp, r7
 80017bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080017c0 <getAngle>:


//Funcion para calcular el nuevo angulo de uno de los ejes del girsocopio
float getAngle(MPUAccel_Handler_t *ptrMPUAccel, MPUTimerSample_t *timer, float ang_init, uint8_t axis, int16_t offset_Axis)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b08a      	sub	sp, #40	; 0x28
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	60f8      	str	r0, [r7, #12]
 80017c8:	60b9      	str	r1, [r7, #8]
 80017ca:	ed87 0a01 	vstr	s0, [r7, #4]
 80017ce:	4611      	mov	r1, r2
 80017d0:	461a      	mov	r2, r3
 80017d2:	460b      	mov	r3, r1
 80017d4:	70fb      	strb	r3, [r7, #3]
 80017d6:	4613      	mov	r3, r2
 80017d8:	803b      	strh	r3, [r7, #0]
	//Lectura velocidad angular
	float w_Angular= readMPU(ptrMPUAccel, axis, offset_Axis);
 80017da:	f9b7 2000 	ldrsh.w	r2, [r7]
 80017de:	78fb      	ldrb	r3, [r7, #3]
 80017e0:	4619      	mov	r1, r3
 80017e2:	68f8      	ldr	r0, [r7, #12]
 80017e4:	f7ff fde4 	bl	80013b0 <readMPU>
 80017e8:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	//Calculo del tiempo trascurrido tras el ultima leida
	uint64_t time_now = getTicksMs();
 80017ec:	f003 ff4a 	bl	8005684 <getTicksMs>
 80017f0:	e9c7 0106 	strd	r0, r1, [r7, #24]
	timer->delta_timer =  time_now - timer->timer_prev;
 80017f4:	8b39      	ldrh	r1, [r7, #24]
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017fc:	b293      	uxth	r3, r2
 80017fe:	1acb      	subs	r3, r1, r3
 8001800:	b29a      	uxth	r2, r3
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	811a      	strh	r2, [r3, #8]
	timer->timer_prev = time_now;
 8001806:	68b9      	ldr	r1, [r7, #8]
 8001808:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800180c:	e9c1 2300 	strd	r2, r3, [r1]
	//Calculo angulo
	float ang = ang_init + (w_Angular*timer->delta_timer)/1000;
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	891b      	ldrh	r3, [r3, #8]
 8001814:	ee07 3a90 	vmov	s15, r3
 8001818:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800181c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001820:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001824:	eddf 6a08 	vldr	s13, [pc, #32]	; 8001848 <getAngle+0x88>
 8001828:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800182c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001830:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001834:	edc7 7a05 	vstr	s15, [r7, #20]

	return ang;
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	ee07 3a90 	vmov	s15, r3
}
 800183e:	eeb0 0a67 	vmov.f32	s0, s15
 8001842:	3728      	adds	r7, #40	; 0x28
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	447a0000 	.word	0x447a0000

0800184c <updateDuttyMotor>:
#include <MotorDriver.h>


//Funcion para actualizar el dutty del pwm
void updateDuttyMotor(Motor_Handler_t *ptrMotorHandler,  float newValue)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	ed87 0a00 	vstr	s0, [r7]
		//Guardar valor del dutty
		ptrMotorHandler->configMotor.dutty = newValue;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	683a      	ldr	r2, [r7, #0]
 800185c:	641a      	str	r2, [r3, #64]	; 0x40
		//Actualizamos el valor del dutty
		updateDuttyCyclePercentageFloat(ptrMotorHandler->phandlerPWM, ptrMotorHandler->configMotor.dutty);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8001868:	eeb0 0a67 	vmov.f32	s0, s15
 800186c:	4610      	mov	r0, r2
 800186e:	f003 fe8b 	bl	8005588 <updateDuttyCyclePercentageFloat>
}
 8001872:	bf00      	nop
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}

0800187a <updateDirMotor>:
		updateFrequencyTimer(ptrBTimerHandler, *(ptrMotorHandler->configMotor.frecuency));
		updateDuttyCyclePercentageFloat(ptrMotorHandler->phandlerPWM, ptrMotorHandler->configMotor.dutty);
}

void updateDirMotor(Motor_Handler_t *ptrMotorHandler)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	b082      	sub	sp, #8
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
		//Cambiar el valor de la direccion
		ptrMotorHandler->configMotor.dir = (~ptrMotorHandler->configMotor.dir)&(0x01);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001888:	f003 0301 	and.w	r3, r3, #1
 800188c:	2b00      	cmp	r3, #0
 800188e:	bf0c      	ite	eq
 8001890:	2301      	moveq	r3, #1
 8001892:	2300      	movne	r3, #0
 8001894:	b2db      	uxtb	r3, r3
 8001896:	461a      	mov	r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		//Cambiamos la direccion del motor
		GPIO_writePin(ptrMotorHandler->phandlerGPIOIN, ptrMotorHandler->configMotor.dir&SET);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80018a8:	f003 0301 	and.w	r3, r3, #1
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	4619      	mov	r1, r3
 80018b0:	4610      	mov	r0, r2
 80018b2:	f003 f839 	bl	8004928 <GPIO_writePin>
		statusPolarityPWM(ptrMotorHandler->phandlerPWM, ptrMotorHandler->configMotor.dir&SET);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80018c0:	f003 0301 	and.w	r3, r3, #1
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	4619      	mov	r1, r3
 80018c8:	4610      	mov	r0, r2
 80018ca:	f003 fd97 	bl	80053fc <statusPolarityPWM>
}
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
	...

080018d8 <main>:
uint8_t counterRecepcion = 0;                    //Variable para la posicion del arrelgo
char bufferRecepcion[64] = {0};                  //Arreglo que almacena el comando ingresado


int main(void)
{
 80018d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018dc:	b084      	sub	sp, #16
 80018de:	af02      	add	r7, sp, #8
	//Definicion de variables
	float distance_recta = 0;
 80018e0:	f04f 0300 	mov.w	r3, #0
 80018e4:	607b      	str	r3, [r7, #4]

	//-----------------------Configuracion inicial del sistema---------------------------------
	//Incrementamos la velocidad de reloj del sistema
	uint8_t clock = CLOCK_SPEED_100MHZ;    //Velocidad de reloj entre 25 o 100 MHz
 80018e6:	2364      	movs	r3, #100	; 0x64
 80018e8:	70fb      	strb	r3, [r7, #3]
	configPLL(clock);
 80018ea:	78fb      	ldrb	r3, [r7, #3]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f003 fa65 	bl	8004dbc <configPLL>
	//Realizamos la configuracuion inicial
	int_Hardware();
 80018f2:	f000 fa37 	bl	8001d64 <int_Hardware>
	//Activamos el Systick
	config_SysTick_ms();
 80018f6:	f003 fe8b 	bl	8005610 <config_SysTick_ms>
	//Activamos el punto flotante por medio del registro especifico
	SCB->CPACR |= 0xF <<20;
 80018fa:	4b26      	ldr	r3, [pc, #152]	; (8001994 <main+0xbc>)
 80018fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001900:	4a24      	ldr	r2, [pc, #144]	; (8001994 <main+0xbc>)
 8001902:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001906:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	//Definimos la configuracion inicail del MCO1
	int_MCO2();
 800190a:	f000 fbf9 	bl	8002100 <int_MCO2>

	//-----------------------Configuracion inicial de los Motores---------------------------------
	//Cargar configuracion de los motores
	GPIO_writePin (&handler_GPIO_MotorR_IN, SET);
 800190e:	2101      	movs	r1, #1
 8001910:	4821      	ldr	r0, [pc, #132]	; (8001998 <main+0xc0>)
 8001912:	f003 f809 	bl	8004928 <GPIO_writePin>
	GPIO_writePin (&handler_GPIO_MotorL_IN, SET);
 8001916:	2101      	movs	r1, #1
 8001918:	4820      	ldr	r0, [pc, #128]	; (800199c <main+0xc4>)
 800191a:	f003 f805 	bl	8004928 <GPIO_writePin>
	GPIO_writePin (&handler_GPIO_MotorR_EN, SET);
 800191e:	2101      	movs	r1, #1
 8001920:	481f      	ldr	r0, [pc, #124]	; (80019a0 <main+0xc8>)
 8001922:	f003 f801 	bl	8004928 <GPIO_writePin>
	GPIO_writePin (&handler_GPIO_MotorL_EN, SET);
 8001926:	2101      	movs	r1, #1
 8001928:	481e      	ldr	r0, [pc, #120]	; (80019a4 <main+0xcc>)
 800192a:	f002 fffd 	bl	8004928 <GPIO_writePin>
	int_Config_Motor();
 800192e:	f000 fc05 	bl	800213c <int_Config_Motor>
	//Definimos el motor derecho para ser ejecutado
	handler_Motor_Execute = &handler_Motor_R;
 8001932:	4b1d      	ldr	r3, [pc, #116]	; (80019a8 <main+0xd0>)
 8001934:	4a1d      	ldr	r2, [pc, #116]	; (80019ac <main+0xd4>)
 8001936:	601a      	str	r2, [r3, #0]
	//Calculo inicial de parametro
	cm_L = ((PI*DL)/(100*Ce));  //[mm/cuentas]
 8001938:	4b1d      	ldr	r3, [pc, #116]	; (80019b0 <main+0xd8>)
 800193a:	4a1e      	ldr	r2, [pc, #120]	; (80019b4 <main+0xdc>)
 800193c:	601a      	str	r2, [r3, #0]
	cm_R =	((PI*DR)/(100*Ce));  //[mm/cuentas]
 800193e:	4b1e      	ldr	r3, [pc, #120]	; (80019b8 <main+0xe0>)
 8001940:	4a1e      	ldr	r2, [pc, #120]	; (80019bc <main+0xe4>)
 8001942:	601a      	str	r2, [r3, #0]
	//Definimos la frecuencia del Timer contador
	timeAction_TIMER_Sampling = (Ts/20);
 8001944:	4b1e      	ldr	r3, [pc, #120]	; (80019c0 <main+0xe8>)
 8001946:	ed93 7a00 	vldr	s14, [r3]
 800194a:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 800194e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001952:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001956:	ee17 3a90 	vmov	r3, s15
 800195a:	b29a      	uxth	r2, r3
 800195c:	4b19      	ldr	r3, [pc, #100]	; (80019c4 <main+0xec>)
 800195e:	801a      	strh	r2, [r3, #0]

	//--------------------------Configuramos inicia el MPU----------------------
	//Configuracion MPU
	int_MPU();
 8001960:	f000 fbd8 	bl	8002114 <int_MPU>
	//Calibracion del eje Z del giroscopio
	gyro_offset = calibrationMPU(&handler_MPUAccel_MPU6050, CAL_GYRO_Z);
 8001964:	2105      	movs	r1, #5
 8001966:	4818      	ldr	r0, [pc, #96]	; (80019c8 <main+0xf0>)
 8001968:	f7ff fede 	bl	8001728 <calibrationMPU>
 800196c:	eef0 7a40 	vmov.f32	s15, s0
 8001970:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001974:	ee17 3a90 	vmov	r3, s15
 8001978:	b21a      	sxth	r2, r3
 800197a:	4b14      	ldr	r3, [pc, #80]	; (80019cc <main+0xf4>)
 800197c:	801a      	strh	r2, [r3, #0]


	while(1)
	{
		///Verificamos para ejecuta el comando ingresando
		if(commandComplete==1)
 800197e:	4b14      	ldr	r3, [pc, #80]	; (80019d0 <main+0xf8>)
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	2b01      	cmp	r3, #1
 8001984:	d128      	bne.n	80019d8 <main+0x100>
		{
			runCommand(bufferRecepcion);
 8001986:	4813      	ldr	r0, [pc, #76]	; (80019d4 <main+0xfc>)
 8001988:	f000 feec 	bl	8002764 <runCommand>
			//Reniciamos la variable
			commandComplete=0;
 800198c:	4b10      	ldr	r3, [pc, #64]	; (80019d0 <main+0xf8>)
 800198e:	2200      	movs	r2, #0
 8001990:	701a      	strb	r2, [r3, #0]
 8001992:	e022      	b.n	80019da <main+0x102>
 8001994:	e000ed00 	.word	0xe000ed00
 8001998:	200002ec 	.word	0x200002ec
 800199c:	20000370 	.word	0x20000370
 80019a0:	200002f8 	.word	0x200002f8
 80019a4:	2000037c 	.word	0x2000037c
 80019a8:	20000494 	.word	0x20000494
 80019ac:	20000310 	.word	0x20000310
 80019b0:	20000488 	.word	0x20000488
 80019b4:	40105fa7 	.word	0x40105fa7
 80019b8:	2000048c 	.word	0x2000048c
 80019bc:	400facee 	.word	0x400facee
 80019c0:	20000004 	.word	0x20000004
 80019c4:	20000008 	.word	0x20000008
 80019c8:	20000274 	.word	0x20000274
 80019cc:	2000040c 	.word	0x2000040c
 80019d0:	2000000c 	.word	0x2000000c
 80019d4:	200004bc 	.word	0x200004bc
		}
		else
		{ __NOP(); }
 80019d8:	bf00      	nop


		//Calculo de odometry y aplicacion PID
		if(flag_action == 1)
 80019da:	4bb7      	ldr	r3, [pc, #732]	; (8001cb8 <main+0x3e0>)
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	2b01      	cmp	r3, #1
 80019e0:	f040 8145 	bne.w	8001c6e <main+0x396>
		{
			//Verificamos el modo de operacion
			if(flag_mode == 1)
 80019e4:	4bb5      	ldr	r3, [pc, #724]	; (8001cbc <main+0x3e4>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	f040 8135 	bne.w	8001c58 <main+0x380>
			{
				//Convertirmos los valores de velocidad a porcentaje
				porDutty_L = 590*(handler_Motor_L.parametersMotor.velocity) - 36.53;
 80019ee:	4bb4      	ldr	r3, [pc, #720]	; (8001cc0 <main+0x3e8>)
 80019f0:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80019f4:	ed9f 7ab3 	vldr	s14, [pc, #716]	; 8001cc4 <main+0x3ec>
 80019f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019fc:	ee17 0a90 	vmov	r0, s15
 8001a00:	f7fe fdba 	bl	8000578 <__aeabi_f2d>
 8001a04:	a3aa      	add	r3, pc, #680	; (adr r3, 8001cb0 <main+0x3d8>)
 8001a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a0a:	f7fe fc55 	bl	80002b8 <__aeabi_dsub>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	4610      	mov	r0, r2
 8001a14:	4619      	mov	r1, r3
 8001a16:	f7ff f8ff 	bl	8000c18 <__aeabi_d2f>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	4aaa      	ldr	r2, [pc, #680]	; (8001cc8 <main+0x3f0>)
 8001a1e:	6013      	str	r3, [r2, #0]
				porDutty_R = 590*(handler_Motor_R.parametersMotor.velocity) - 36.53;
 8001a20:	4baa      	ldr	r3, [pc, #680]	; (8001ccc <main+0x3f4>)
 8001a22:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8001a26:	ed9f 7aa7 	vldr	s14, [pc, #668]	; 8001cc4 <main+0x3ec>
 8001a2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a2e:	ee17 0a90 	vmov	r0, s15
 8001a32:	f7fe fda1 	bl	8000578 <__aeabi_f2d>
 8001a36:	a39e      	add	r3, pc, #632	; (adr r3, 8001cb0 <main+0x3d8>)
 8001a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a3c:	f7fe fc3c 	bl	80002b8 <__aeabi_dsub>
 8001a40:	4602      	mov	r2, r0
 8001a42:	460b      	mov	r3, r1
 8001a44:	4610      	mov	r0, r2
 8001a46:	4619      	mov	r1, r3
 8001a48:	f7ff f8e6 	bl	8000c18 <__aeabi_d2f>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	4aa0      	ldr	r2, [pc, #640]	; (8001cd0 <main+0x3f8>)
 8001a50:	6013      	str	r3, [r2, #0]
				//Calculo odometria
				distance_c = (handler_Motor_R.parametersMotor.distance+handler_Motor_L.parametersMotor.distance)/2;  	   //[mm]
 8001a52:	4b9e      	ldr	r3, [pc, #632]	; (8001ccc <main+0x3f4>)
 8001a54:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8001a58:	4b99      	ldr	r3, [pc, #612]	; (8001cc0 <main+0x3e8>)
 8001a5a:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001a5e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a62:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001a66:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a6a:	4b9a      	ldr	r3, [pc, #616]	; (8001cd4 <main+0x3fc>)
 8001a6c:	edc3 7a00 	vstr	s15, [r3]
				parameter_Posicion_Robot.xr_position = parameter_Posicion_Robot.xr_position + (distance_c*(cos(parameter_Posicion_Robot.phi_relativo)));        //[mm]
 8001a70:	4b99      	ldr	r3, [pc, #612]	; (8001cd8 <main+0x400>)
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7fe fd7f 	bl	8000578 <__aeabi_f2d>
 8001a7a:	4604      	mov	r4, r0
 8001a7c:	460d      	mov	r5, r1
 8001a7e:	4b95      	ldr	r3, [pc, #596]	; (8001cd4 <main+0x3fc>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7fe fd78 	bl	8000578 <__aeabi_f2d>
 8001a88:	4680      	mov	r8, r0
 8001a8a:	4689      	mov	r9, r1
 8001a8c:	4b92      	ldr	r3, [pc, #584]	; (8001cd8 <main+0x400>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7fe fd71 	bl	8000578 <__aeabi_f2d>
 8001a96:	4602      	mov	r2, r0
 8001a98:	460b      	mov	r3, r1
 8001a9a:	ec43 2b10 	vmov	d0, r2, r3
 8001a9e:	f009 fbc3 	bl	800b228 <cos>
 8001aa2:	ec53 2b10 	vmov	r2, r3, d0
 8001aa6:	4640      	mov	r0, r8
 8001aa8:	4649      	mov	r1, r9
 8001aaa:	f7fe fdbd 	bl	8000628 <__aeabi_dmul>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	460b      	mov	r3, r1
 8001ab2:	4620      	mov	r0, r4
 8001ab4:	4629      	mov	r1, r5
 8001ab6:	f7fe fc01 	bl	80002bc <__adddf3>
 8001aba:	4602      	mov	r2, r0
 8001abc:	460b      	mov	r3, r1
 8001abe:	4610      	mov	r0, r2
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	f7ff f8a9 	bl	8000c18 <__aeabi_d2f>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	4a83      	ldr	r2, [pc, #524]	; (8001cd8 <main+0x400>)
 8001aca:	6053      	str	r3, [r2, #4]
				parameter_Posicion_Robot.yr_position  = parameter_Posicion_Robot.yr_position  + (distance_c*(sin(parameter_Posicion_Robot.phi_relativo)));       //[mm]
 8001acc:	4b82      	ldr	r3, [pc, #520]	; (8001cd8 <main+0x400>)
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7fe fd51 	bl	8000578 <__aeabi_f2d>
 8001ad6:	4604      	mov	r4, r0
 8001ad8:	460d      	mov	r5, r1
 8001ada:	4b7e      	ldr	r3, [pc, #504]	; (8001cd4 <main+0x3fc>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f7fe fd4a 	bl	8000578 <__aeabi_f2d>
 8001ae4:	4680      	mov	r8, r0
 8001ae6:	4689      	mov	r9, r1
 8001ae8:	4b7b      	ldr	r3, [pc, #492]	; (8001cd8 <main+0x400>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7fe fd43 	bl	8000578 <__aeabi_f2d>
 8001af2:	4602      	mov	r2, r0
 8001af4:	460b      	mov	r3, r1
 8001af6:	ec43 2b10 	vmov	d0, r2, r3
 8001afa:	f009 fbe9 	bl	800b2d0 <sin>
 8001afe:	ec53 2b10 	vmov	r2, r3, d0
 8001b02:	4640      	mov	r0, r8
 8001b04:	4649      	mov	r1, r9
 8001b06:	f7fe fd8f 	bl	8000628 <__aeabi_dmul>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	4620      	mov	r0, r4
 8001b10:	4629      	mov	r1, r5
 8001b12:	f7fe fbd3 	bl	80002bc <__adddf3>
 8001b16:	4602      	mov	r2, r0
 8001b18:	460b      	mov	r3, r1
 8001b1a:	4610      	mov	r0, r2
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	f7ff f87b 	bl	8000c18 <__aeabi_d2f>
 8001b22:	4603      	mov	r3, r0
 8001b24:	4a6c      	ldr	r2, [pc, #432]	; (8001cd8 <main+0x400>)
 8001b26:	6093      	str	r3, [r2, #8]
				//Paso de c.relativa a c.globales
				parameter_Posicion_Robot.xg_position = parameter_Posicion_Robot.xg_position_inicial + parameter_Posicion_Robot.xr_position*cos_cal + parameter_Posicion_Robot.xr_position*sin_cal;
 8001b28:	4b6b      	ldr	r3, [pc, #428]	; (8001cd8 <main+0x400>)
 8001b2a:	ed93 7a03 	vldr	s14, [r3, #12]
 8001b2e:	4b6a      	ldr	r3, [pc, #424]	; (8001cd8 <main+0x400>)
 8001b30:	edd3 6a01 	vldr	s13, [r3, #4]
 8001b34:	4b69      	ldr	r3, [pc, #420]	; (8001cdc <main+0x404>)
 8001b36:	edd3 7a00 	vldr	s15, [r3]
 8001b3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b3e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b42:	4b65      	ldr	r3, [pc, #404]	; (8001cd8 <main+0x400>)
 8001b44:	edd3 6a01 	vldr	s13, [r3, #4]
 8001b48:	4b65      	ldr	r3, [pc, #404]	; (8001ce0 <main+0x408>)
 8001b4a:	edd3 7a00 	vldr	s15, [r3]
 8001b4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b56:	4b60      	ldr	r3, [pc, #384]	; (8001cd8 <main+0x400>)
 8001b58:	edc3 7a05 	vstr	s15, [r3, #20]
				parameter_Posicion_Robot.yg_position = parameter_Posicion_Robot.yg_position_inicial - parameter_Posicion_Robot.xr_position*sin_cal + parameter_Posicion_Robot.yr_position*cos_cal;
 8001b5c:	4b5e      	ldr	r3, [pc, #376]	; (8001cd8 <main+0x400>)
 8001b5e:	ed93 7a04 	vldr	s14, [r3, #16]
 8001b62:	4b5d      	ldr	r3, [pc, #372]	; (8001cd8 <main+0x400>)
 8001b64:	edd3 6a01 	vldr	s13, [r3, #4]
 8001b68:	4b5d      	ldr	r3, [pc, #372]	; (8001ce0 <main+0x408>)
 8001b6a:	edd3 7a00 	vldr	s15, [r3]
 8001b6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b72:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b76:	4b58      	ldr	r3, [pc, #352]	; (8001cd8 <main+0x400>)
 8001b78:	edd3 6a02 	vldr	s13, [r3, #8]
 8001b7c:	4b57      	ldr	r3, [pc, #348]	; (8001cdc <main+0x404>)
 8001b7e:	edd3 7a00 	vldr	s15, [r3]
 8001b82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b8a:	4b53      	ldr	r3, [pc, #332]	; (8001cd8 <main+0x400>)
 8001b8c:	edc3 7a06 	vstr	s15, [r3, #24]
				//Convertimos el valor y imprimemos
				sprintf(bufferMsg,"%#.4f\t%#.4f\n", parameter_Posicion_Robot.xg_position , parameter_Posicion_Robot.yg_position);
 8001b90:	4b51      	ldr	r3, [pc, #324]	; (8001cd8 <main+0x400>)
 8001b92:	695b      	ldr	r3, [r3, #20]
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7fe fcef 	bl	8000578 <__aeabi_f2d>
 8001b9a:	4604      	mov	r4, r0
 8001b9c:	460d      	mov	r5, r1
 8001b9e:	4b4e      	ldr	r3, [pc, #312]	; (8001cd8 <main+0x400>)
 8001ba0:	699b      	ldr	r3, [r3, #24]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7fe fce8 	bl	8000578 <__aeabi_f2d>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	460b      	mov	r3, r1
 8001bac:	e9cd 2300 	strd	r2, r3, [sp]
 8001bb0:	4622      	mov	r2, r4
 8001bb2:	462b      	mov	r3, r5
 8001bb4:	494b      	ldr	r1, [pc, #300]	; (8001ce4 <main+0x40c>)
 8001bb6:	484c      	ldr	r0, [pc, #304]	; (8001ce8 <main+0x410>)
 8001bb8:	f005 f90c 	bl	8006dd4 <siprintf>
				writeMsgForTXE(&handler_USART_USB, bufferMsg);
 8001bbc:	494a      	ldr	r1, [pc, #296]	; (8001ce8 <main+0x410>)
 8001bbe:	484b      	ldr	r0, [pc, #300]	; (8001cec <main+0x414>)
 8001bc0:	f004 f84e 	bl	8005c60 <writeMsgForTXE>
				//Control PID para la distancia
				distance_recta = (parameter_Posicion_Robot.yr_position)/1000;
 8001bc4:	4b44      	ldr	r3, [pc, #272]	; (8001cd8 <main+0x400>)
 8001bc6:	ed93 7a02 	vldr	s14, [r3, #8]
 8001bca:	eddf 6a49 	vldr	s13, [pc, #292]	; 8001cf0 <main+0x418>
 8001bce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bd2:	edc7 7a01 	vstr	s15, [r7, #4]
				PID_simple(&parameter_PID_distace, time_accion, 0,  distance_recta);
 8001bd6:	4b47      	ldr	r3, [pc, #284]	; (8001cf4 <main+0x41c>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	edd7 0a01 	vldr	s1, [r7, #4]
 8001bde:	ed9f 0a46 	vldr	s0, [pc, #280]	; 8001cf8 <main+0x420>
 8001be2:	4619      	mov	r1, r3
 8001be4:	4845      	ldr	r0, [pc, #276]	; (8001cfc <main+0x424>)
 8001be6:	f001 f892 	bl	8002d0e <PID_simple>
				//Aplicacndo correcion
				dutty_Setpoint_L = duttySetPoint - parameter_PID_distace.u;
 8001bea:	4b45      	ldr	r3, [pc, #276]	; (8001d00 <main+0x428>)
 8001bec:	ed93 7a00 	vldr	s14, [r3]
 8001bf0:	4b42      	ldr	r3, [pc, #264]	; (8001cfc <main+0x424>)
 8001bf2:	edd3 7a00 	vldr	s15, [r3]
 8001bf6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bfa:	4b42      	ldr	r3, [pc, #264]	; (8001d04 <main+0x42c>)
 8001bfc:	edc3 7a00 	vstr	s15, [r3]
				dutty_Setpoint_R = duttySetPoint + parameter_PID_distace.u;
 8001c00:	4b3e      	ldr	r3, [pc, #248]	; (8001cfc <main+0x424>)
 8001c02:	ed93 7a00 	vldr	s14, [r3]
 8001c06:	4b3e      	ldr	r3, [pc, #248]	; (8001d00 <main+0x428>)
 8001c08:	edd3 7a00 	vldr	s15, [r3]
 8001c0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c10:	4b3d      	ldr	r3, [pc, #244]	; (8001d08 <main+0x430>)
 8001c12:	edc3 7a00 	vstr	s15, [r3]
				//Aplicacion del PID
				PID(&handler_Motor_L.parametersMotor.parametersPID, dutty_Setpoint_L, porDutty_L);
 8001c16:	4b3b      	ldr	r3, [pc, #236]	; (8001d04 <main+0x42c>)
 8001c18:	edd3 7a00 	vldr	s15, [r3]
 8001c1c:	4b2a      	ldr	r3, [pc, #168]	; (8001cc8 <main+0x3f0>)
 8001c1e:	ed93 7a00 	vldr	s14, [r3]
 8001c22:	eef0 0a47 	vmov.f32	s1, s14
 8001c26:	eeb0 0a67 	vmov.f32	s0, s15
 8001c2a:	4825      	ldr	r0, [pc, #148]	; (8001cc0 <main+0x3e8>)
 8001c2c:	f001 f81c 	bl	8002c68 <PID>
				PID(&handler_Motor_R.parametersMotor.parametersPID, dutty_Setpoint_R, porDutty_R);
 8001c30:	4b35      	ldr	r3, [pc, #212]	; (8001d08 <main+0x430>)
 8001c32:	edd3 7a00 	vldr	s15, [r3]
 8001c36:	4b26      	ldr	r3, [pc, #152]	; (8001cd0 <main+0x3f8>)
 8001c38:	ed93 7a00 	vldr	s14, [r3]
 8001c3c:	eef0 0a47 	vmov.f32	s1, s14
 8001c40:	eeb0 0a67 	vmov.f32	s0, s15
 8001c44:	4821      	ldr	r0, [pc, #132]	; (8001ccc <main+0x3f4>)
 8001c46:	f001 f80f 	bl	8002c68 <PID>
				//Correccion del dutty
				correction(&handler_Motor_L);
 8001c4a:	481d      	ldr	r0, [pc, #116]	; (8001cc0 <main+0x3e8>)
 8001c4c:	f001 f8c4 	bl	8002dd8 <correction>
				correction(&handler_Motor_R);
 8001c50:	481e      	ldr	r0, [pc, #120]	; (8001ccc <main+0x3f4>)
 8001c52:	f001 f8c1 	bl	8002dd8 <correction>
 8001c56:	e006      	b.n	8001c66 <main+0x38e>
			}
			else if(flag_mode == 2)
 8001c58:	4b18      	ldr	r3, [pc, #96]	; (8001cbc <main+0x3e4>)
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d101      	bne.n	8001c64 <main+0x38c>
			{
				__NOP();
 8001c60:	bf00      	nop
 8001c62:	e000      	b.n	8001c66 <main+0x38e>
			}
			else{ __NOP(); }
 8001c64:	bf00      	nop
			//Bajamos Bandera
			flag_action = 0;
 8001c66:	4b14      	ldr	r3, [pc, #80]	; (8001cb8 <main+0x3e0>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	701a      	strb	r2, [r3, #0]
 8001c6c:	e000      	b.n	8001c70 <main+0x398>
		}
		else
		{ __NOP(); }
 8001c6e:	bf00      	nop


		//Accion para finalizar modo
		//Verificamos las condiciones de Parada
		if(flag_mode==1)
 8001c70:	4b12      	ldr	r3, [pc, #72]	; (8001cbc <main+0x3e4>)
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d14b      	bne.n	8001d10 <main+0x438>
		{
			if(parameter_Posicion_Robot.xr_position>distance){
 8001c78:	4b17      	ldr	r3, [pc, #92]	; (8001cd8 <main+0x400>)
 8001c7a:	ed93 7a01 	vldr	s14, [r3, #4]
 8001c7e:	4b23      	ldr	r3, [pc, #140]	; (8001d0c <main+0x434>)
 8001c80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c84:	ee07 3a90 	vmov	s15, r3
 8001c88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c8c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c94:	dd5b      	ble.n	8001d4e <main+0x476>
				//Guardamos la posicion final
				parameter_Posicion_Robot.xg_position_inicial = parameter_Posicion_Robot.xg_position;
 8001c96:	4b10      	ldr	r3, [pc, #64]	; (8001cd8 <main+0x400>)
 8001c98:	695b      	ldr	r3, [r3, #20]
 8001c9a:	4a0f      	ldr	r2, [pc, #60]	; (8001cd8 <main+0x400>)
 8001c9c:	60d3      	str	r3, [r2, #12]
				parameter_Posicion_Robot.yg_position_inicial = parameter_Posicion_Robot.yg_position;
 8001c9e:	4b0e      	ldr	r3, [pc, #56]	; (8001cd8 <main+0x400>)
 8001ca0:	699b      	ldr	r3, [r3, #24]
 8001ca2:	4a0d      	ldr	r2, [pc, #52]	; (8001cd8 <main+0x400>)
 8001ca4:	6113      	str	r3, [r2, #16]
				//desactivamos los motores
				status_motor(RESET);
 8001ca6:	2080      	movs	r0, #128	; 0x80
 8001ca8:	f001 f8fc 	bl	8002ea4 <status_motor>
 8001cac:	e667      	b.n	800197e <main+0xa6>
 8001cae:	bf00      	nop
 8001cb0:	0a3d70a4 	.word	0x0a3d70a4
 8001cb4:	404243d7 	.word	0x404243d7
 8001cb8:	20000498 	.word	0x20000498
 8001cbc:	20000499 	.word	0x20000499
 8001cc0:	20000394 	.word	0x20000394
 8001cc4:	44138000 	.word	0x44138000
 8001cc8:	2000049c 	.word	0x2000049c
 8001ccc:	20000310 	.word	0x20000310
 8001cd0:	200004a0 	.word	0x200004a0
 8001cd4:	20000490 	.word	0x20000490
 8001cd8:	20000440 	.word	0x20000440
 8001cdc:	20000470 	.word	0x20000470
 8001ce0:	20000474 	.word	0x20000474
 8001ce4:	0800c868 	.word	0x0800c868
 8001ce8:	200002a0 	.word	0x200002a0
 8001cec:	20000294 	.word	0x20000294
 8001cf0:	447a0000 	.word	0x447a0000
 8001cf4:	200004b0 	.word	0x200004b0
 8001cf8:	00000000 	.word	0x00000000
 8001cfc:	20000410 	.word	0x20000410
 8001d00:	200004ac 	.word	0x200004ac
 8001d04:	200004a8 	.word	0x200004a8
 8001d08:	200004a4 	.word	0x200004a4
 8001d0c:	2000049a 	.word	0x2000049a
			}
		}
		else if(flag_mode==2)
 8001d10:	4b0f      	ldr	r3, [pc, #60]	; (8001d50 <main+0x478>)
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	2b02      	cmp	r3, #2
 8001d16:	d119      	bne.n	8001d4c <main+0x474>
		{
			if(fabs(parameter_Posicion_Robot.phi_relativo)>turn){ status_motor(RESET); updateDirMotor(handler_Motor_Execute); ang_finish = parameter_Posicion_Robot.phi_relativo;}
 8001d18:	4b0e      	ldr	r3, [pc, #56]	; (8001d54 <main+0x47c>)
 8001d1a:	edd3 7a00 	vldr	s15, [r3]
 8001d1e:	eeb0 7ae7 	vabs.f32	s14, s15
 8001d22:	4b0d      	ldr	r3, [pc, #52]	; (8001d58 <main+0x480>)
 8001d24:	edd3 7a00 	vldr	s15, [r3]
 8001d28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d30:	dd0d      	ble.n	8001d4e <main+0x476>
 8001d32:	2080      	movs	r0, #128	; 0x80
 8001d34:	f001 f8b6 	bl	8002ea4 <status_motor>
 8001d38:	4b08      	ldr	r3, [pc, #32]	; (8001d5c <main+0x484>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff fd9c 	bl	800187a <updateDirMotor>
 8001d42:	4b04      	ldr	r3, [pc, #16]	; (8001d54 <main+0x47c>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a06      	ldr	r2, [pc, #24]	; (8001d60 <main+0x488>)
 8001d48:	6013      	str	r3, [r2, #0]
 8001d4a:	e618      	b.n	800197e <main+0xa6>
		}
		else{ __NOP(); }
 8001d4c:	bf00      	nop
		if(commandComplete==1)
 8001d4e:	e616      	b.n	800197e <main+0xa6>
 8001d50:	20000499 	.word	0x20000499
 8001d54:	20000440 	.word	0x20000440
 8001d58:	20000480 	.word	0x20000480
 8001d5c:	20000494 	.word	0x20000494
 8001d60:	20000484 	.word	0x20000484

08001d64 <int_Hardware>:



//------------------------------Inicio Configuracion del microcontrolador------------------------------------------
void int_Hardware(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af02      	add	r7, sp, #8
	//-------------------------PIN_MCO2--------------------------------
	//---------------PIN: PC9----------------
	//------------AF0: MCO_2----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MCO2.pGPIOx = GPIOC;
 8001d6a:	4bae      	ldr	r3, [pc, #696]	; (8002024 <int_Hardware+0x2c0>)
 8001d6c:	4aae      	ldr	r2, [pc, #696]	; (8002028 <int_Hardware+0x2c4>)
 8001d6e:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MCO2.GPIO_PinConfig.GPIO_PinNumber = PIN_9; 						//PIN_x, 0-15
 8001d70:	4bac      	ldr	r3, [pc, #688]	; (8002024 <int_Hardware+0x2c0>)
 8001d72:	2209      	movs	r2, #9
 8001d74:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MCO2, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8001d76:	2300      	movs	r3, #0
 8001d78:	9301      	str	r3, [sp, #4]
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	9300      	str	r3, [sp, #0]
 8001d7e:	2301      	movs	r3, #1
 8001d80:	2200      	movs	r2, #0
 8001d82:	2102      	movs	r1, #2
 8001d84:	48a7      	ldr	r0, [pc, #668]	; (8002024 <int_Hardware+0x2c0>)
 8001d86:	f002 fc83 	bl	8004690 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MCO2);
 8001d8a:	48a6      	ldr	r0, [pc, #664]	; (8002024 <int_Hardware+0x2c0>)
 8001d8c:	f002 fca2 	bl	80046d4 <GPIO_Config>
	//-------------------Inicio de Configuracion GPIOx-----------------------

	//---------------------------BlinkyLed--------------------------------
	//---------------PIN: PA5----------------
	//Definimos el periferico GPIOx a usar.
	handler_BlinkyPin.pGPIOx = GPIOA;
 8001d90:	4ba6      	ldr	r3, [pc, #664]	; (800202c <int_Hardware+0x2c8>)
 8001d92:	4aa7      	ldr	r2, [pc, #668]	; (8002030 <int_Hardware+0x2cc>)
 8001d94:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_BlinkyPin.GPIO_PinConfig.GPIO_PinNumber = PIN_5; 						//PIN_x, 0-15
 8001d96:	4ba5      	ldr	r3, [pc, #660]	; (800202c <int_Hardware+0x2c8>)
 8001d98:	2205      	movs	r2, #5
 8001d9a:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_BlinkyPin, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	9301      	str	r3, [sp, #4]
 8001da0:	2300      	movs	r3, #0
 8001da2:	9300      	str	r3, [sp, #0]
 8001da4:	2301      	movs	r3, #1
 8001da6:	2200      	movs	r2, #0
 8001da8:	2101      	movs	r1, #1
 8001daa:	48a0      	ldr	r0, [pc, #640]	; (800202c <int_Hardware+0x2c8>)
 8001dac:	f002 fc70 	bl	8004690 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_BlinkyPin);
 8001db0:	489e      	ldr	r0, [pc, #632]	; (800202c <int_Hardware+0x2c8>)
 8001db2:	f002 fc8f 	bl	80046d4 <GPIO_Config>

	//---------------------------USART--------------------------------
	//---------------PIN: PA9----------------
	//------------AF7: USART1_TX----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_USB_TX.pGPIOx = GPIOA;
 8001db6:	4b9f      	ldr	r3, [pc, #636]	; (8002034 <int_Hardware+0x2d0>)
 8001db8:	4a9d      	ldr	r2, [pc, #628]	; (8002030 <int_Hardware+0x2cc>)
 8001dba:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_USB_TX.GPIO_PinConfig.GPIO_PinNumber = PIN_9; 						//PIN_x, 0-15
 8001dbc:	4b9d      	ldr	r3, [pc, #628]	; (8002034 <int_Hardware+0x2d0>)
 8001dbe:	2209      	movs	r2, #9
 8001dc0:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_USB_TX, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF7);
 8001dc2:	2307      	movs	r3, #7
 8001dc4:	9301      	str	r3, [sp, #4]
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	9300      	str	r3, [sp, #0]
 8001dca:	2301      	movs	r3, #1
 8001dcc:	2200      	movs	r2, #0
 8001dce:	2102      	movs	r1, #2
 8001dd0:	4898      	ldr	r0, [pc, #608]	; (8002034 <int_Hardware+0x2d0>)
 8001dd2:	f002 fc5d 	bl	8004690 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_USB_TX);
 8001dd6:	4897      	ldr	r0, [pc, #604]	; (8002034 <int_Hardware+0x2d0>)
 8001dd8:	f002 fc7c 	bl	80046d4 <GPIO_Config>

	//---------------PIN: PA10----------------
	//------------AF7: USART1_RX----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_USB_RX.pGPIOx = GPIOA;
 8001ddc:	4b96      	ldr	r3, [pc, #600]	; (8002038 <int_Hardware+0x2d4>)
 8001dde:	4a94      	ldr	r2, [pc, #592]	; (8002030 <int_Hardware+0x2cc>)
 8001de0:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utiliza
	handler_GPIO_USB_RX.GPIO_PinConfig.GPIO_PinNumber = PIN_10; 						//PIN_x, 0-15
 8001de2:	4b95      	ldr	r3, [pc, #596]	; (8002038 <int_Hardware+0x2d4>)
 8001de4:	220a      	movs	r2, #10
 8001de6:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_USB_RX, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF7);
 8001de8:	2307      	movs	r3, #7
 8001dea:	9301      	str	r3, [sp, #4]
 8001dec:	2300      	movs	r3, #0
 8001dee:	9300      	str	r3, [sp, #0]
 8001df0:	2301      	movs	r3, #1
 8001df2:	2200      	movs	r2, #0
 8001df4:	2102      	movs	r1, #2
 8001df6:	4890      	ldr	r0, [pc, #576]	; (8002038 <int_Hardware+0x2d4>)
 8001df8:	f002 fc4a 	bl	8004690 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_USB_RX);
 8001dfc:	488e      	ldr	r0, [pc, #568]	; (8002038 <int_Hardware+0x2d4>)
 8001dfe:	f002 fc69 	bl	80046d4 <GPIO_Config>
	//---------------------------Motor Derecho--------------------------------
	//----------------------PWM--------------------
	//---------------PIN: PA0----------------
	//------------AF2: TIM5_CH1----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorR.pGPIOx = GPIOA;
 8001e02:	4b8e      	ldr	r3, [pc, #568]	; (800203c <int_Hardware+0x2d8>)
 8001e04:	4a8a      	ldr	r2, [pc, #552]	; (8002030 <int_Hardware+0x2cc>)
 8001e06:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorR.GPIO_PinConfig.GPIO_PinNumber = PIN_0; 						//PIN_x, 0-15
 8001e08:	4b8c      	ldr	r3, [pc, #560]	; (800203c <int_Hardware+0x2d8>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorR, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF2);
 8001e0e:	2302      	movs	r3, #2
 8001e10:	9301      	str	r3, [sp, #4]
 8001e12:	2300      	movs	r3, #0
 8001e14:	9300      	str	r3, [sp, #0]
 8001e16:	2301      	movs	r3, #1
 8001e18:	2200      	movs	r2, #0
 8001e1a:	2102      	movs	r1, #2
 8001e1c:	4887      	ldr	r0, [pc, #540]	; (800203c <int_Hardware+0x2d8>)
 8001e1e:	f002 fc37 	bl	8004690 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorR);
 8001e22:	4886      	ldr	r0, [pc, #536]	; (800203c <int_Hardware+0x2d8>)
 8001e24:	f002 fc56 	bl	80046d4 <GPIO_Config>
	//---------------Direccion--------------------
	//---------------PIN: PC12----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorR_IN.pGPIOx = GPIOC;
 8001e28:	4b85      	ldr	r3, [pc, #532]	; (8002040 <int_Hardware+0x2dc>)
 8001e2a:	4a7f      	ldr	r2, [pc, #508]	; (8002028 <int_Hardware+0x2c4>)
 8001e2c:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorR_IN.GPIO_PinConfig.GPIO_PinNumber = PIN_12; 						//PIN_x, 0-15
 8001e2e:	4b84      	ldr	r3, [pc, #528]	; (8002040 <int_Hardware+0x2dc>)
 8001e30:	220c      	movs	r2, #12
 8001e32:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorR_IN, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8001e34:	2300      	movs	r3, #0
 8001e36:	9301      	str	r3, [sp, #4]
 8001e38:	2300      	movs	r3, #0
 8001e3a:	9300      	str	r3, [sp, #0]
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	2200      	movs	r2, #0
 8001e40:	2101      	movs	r1, #1
 8001e42:	487f      	ldr	r0, [pc, #508]	; (8002040 <int_Hardware+0x2dc>)
 8001e44:	f002 fc24 	bl	8004690 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorR_IN);
 8001e48:	487d      	ldr	r0, [pc, #500]	; (8002040 <int_Hardware+0x2dc>)
 8001e4a:	f002 fc43 	bl	80046d4 <GPIO_Config>
	//------------Enable------------------------
	//---------------PIN: PC10----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorR_EN.pGPIOx = GPIOC;
 8001e4e:	4b7d      	ldr	r3, [pc, #500]	; (8002044 <int_Hardware+0x2e0>)
 8001e50:	4a75      	ldr	r2, [pc, #468]	; (8002028 <int_Hardware+0x2c4>)
 8001e52:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorR_EN.GPIO_PinConfig.GPIO_PinNumber = PIN_10; 						//PIN_x, 0-15
 8001e54:	4b7b      	ldr	r3, [pc, #492]	; (8002044 <int_Hardware+0x2e0>)
 8001e56:	220a      	movs	r2, #10
 8001e58:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorR_EN, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	9301      	str	r3, [sp, #4]
 8001e5e:	2300      	movs	r3, #0
 8001e60:	9300      	str	r3, [sp, #0]
 8001e62:	2301      	movs	r3, #1
 8001e64:	2200      	movs	r2, #0
 8001e66:	2101      	movs	r1, #1
 8001e68:	4876      	ldr	r0, [pc, #472]	; (8002044 <int_Hardware+0x2e0>)
 8001e6a:	f002 fc11 	bl	8004690 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorR_EN);
 8001e6e:	4875      	ldr	r0, [pc, #468]	; (8002044 <int_Hardware+0x2e0>)
 8001e70:	f002 fc30 	bl	80046d4 <GPIO_Config>
	//---------------------------Motor Izquierdo--------------------------------
	//----------------------PWM--------------------
	//---------------PIN: PA1----------------
	//------------AF2: TIM5_CH2----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorL.pGPIOx = GPIOA;
 8001e74:	4b74      	ldr	r3, [pc, #464]	; (8002048 <int_Hardware+0x2e4>)
 8001e76:	4a6e      	ldr	r2, [pc, #440]	; (8002030 <int_Hardware+0x2cc>)
 8001e78:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorL.GPIO_PinConfig.GPIO_PinNumber = PIN_1; 						//PIN_x, 0-15
 8001e7a:	4b73      	ldr	r3, [pc, #460]	; (8002048 <int_Hardware+0x2e4>)
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorL, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF2);
 8001e80:	2302      	movs	r3, #2
 8001e82:	9301      	str	r3, [sp, #4]
 8001e84:	2300      	movs	r3, #0
 8001e86:	9300      	str	r3, [sp, #0]
 8001e88:	2301      	movs	r3, #1
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	2102      	movs	r1, #2
 8001e8e:	486e      	ldr	r0, [pc, #440]	; (8002048 <int_Hardware+0x2e4>)
 8001e90:	f002 fbfe 	bl	8004690 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorL);
 8001e94:	486c      	ldr	r0, [pc, #432]	; (8002048 <int_Hardware+0x2e4>)
 8001e96:	f002 fc1d 	bl	80046d4 <GPIO_Config>
	//---------------Direccion--------------------
	//---------------PIN: PD2----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorL_IN.pGPIOx = GPIOD;
 8001e9a:	4b6c      	ldr	r3, [pc, #432]	; (800204c <int_Hardware+0x2e8>)
 8001e9c:	4a6c      	ldr	r2, [pc, #432]	; (8002050 <int_Hardware+0x2ec>)
 8001e9e:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorL_IN.GPIO_PinConfig.GPIO_PinNumber = PIN_2; 						//PIN_x, 0-15
 8001ea0:	4b6a      	ldr	r3, [pc, #424]	; (800204c <int_Hardware+0x2e8>)
 8001ea2:	2202      	movs	r2, #2
 8001ea4:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorL_IN, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	9301      	str	r3, [sp, #4]
 8001eaa:	2300      	movs	r3, #0
 8001eac:	9300      	str	r3, [sp, #0]
 8001eae:	2301      	movs	r3, #1
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	2101      	movs	r1, #1
 8001eb4:	4865      	ldr	r0, [pc, #404]	; (800204c <int_Hardware+0x2e8>)
 8001eb6:	f002 fbeb 	bl	8004690 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorL_IN);
 8001eba:	4864      	ldr	r0, [pc, #400]	; (800204c <int_Hardware+0x2e8>)
 8001ebc:	f002 fc0a 	bl	80046d4 <GPIO_Config>
	//------------Enable------------------------
	//---------------PIN: PC11----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorL_EN.pGPIOx = GPIOC;
 8001ec0:	4b64      	ldr	r3, [pc, #400]	; (8002054 <int_Hardware+0x2f0>)
 8001ec2:	4a59      	ldr	r2, [pc, #356]	; (8002028 <int_Hardware+0x2c4>)
 8001ec4:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorL_EN.GPIO_PinConfig.GPIO_PinNumber = PIN_11; 						//PIN_x, 0-15
 8001ec6:	4b63      	ldr	r3, [pc, #396]	; (8002054 <int_Hardware+0x2f0>)
 8001ec8:	220b      	movs	r2, #11
 8001eca:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorL_EN, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8001ecc:	2300      	movs	r3, #0
 8001ece:	9301      	str	r3, [sp, #4]
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	9300      	str	r3, [sp, #0]
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	2101      	movs	r1, #1
 8001eda:	485e      	ldr	r0, [pc, #376]	; (8002054 <int_Hardware+0x2f0>)
 8001edc:	f002 fbd8 	bl	8004690 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorL_EN);
 8001ee0:	485c      	ldr	r0, [pc, #368]	; (8002054 <int_Hardware+0x2f0>)
 8001ee2:	f002 fbf7 	bl	80046d4 <GPIO_Config>

	//---------------------------I2C--------------------------------
	//---------------PIN: PB8----------------
	//------------AF4: I2C1_SCL----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_SCL_MPU6050.pGPIOx = GPIOB;
 8001ee6:	4b5c      	ldr	r3, [pc, #368]	; (8002058 <int_Hardware+0x2f4>)
 8001ee8:	4a5c      	ldr	r2, [pc, #368]	; (800205c <int_Hardware+0x2f8>)
 8001eea:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_SCL_MPU6050.GPIO_PinConfig.GPIO_PinNumber = PIN_8; 						//PIN_x, 0-15
 8001eec:	4b5a      	ldr	r3, [pc, #360]	; (8002058 <int_Hardware+0x2f4>)
 8001eee:	2208      	movs	r2, #8
 8001ef0:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_SCL_MPU6050, GPIO_MODE_ALTFN, GPIO_OTYPER_OPENDRAIN, GPIO_OSPEEDR_FAST, GPIO_PUPDR_NOTHING, AF4);
 8001ef2:	2304      	movs	r3, #4
 8001ef4:	9301      	str	r3, [sp, #4]
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	9300      	str	r3, [sp, #0]
 8001efa:	2302      	movs	r3, #2
 8001efc:	2201      	movs	r2, #1
 8001efe:	2102      	movs	r1, #2
 8001f00:	4855      	ldr	r0, [pc, #340]	; (8002058 <int_Hardware+0x2f4>)
 8001f02:	f002 fbc5 	bl	8004690 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_SCL_MPU6050);
 8001f06:	4854      	ldr	r0, [pc, #336]	; (8002058 <int_Hardware+0x2f4>)
 8001f08:	f002 fbe4 	bl	80046d4 <GPIO_Config>

	//---------------PIN: PB9----------------
	//------------AF4: I2C1_SDA----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_SDA_MPU6050.pGPIOx = GPIOB;
 8001f0c:	4b54      	ldr	r3, [pc, #336]	; (8002060 <int_Hardware+0x2fc>)
 8001f0e:	4a53      	ldr	r2, [pc, #332]	; (800205c <int_Hardware+0x2f8>)
 8001f10:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_SDA_MPU6050.GPIO_PinConfig.GPIO_PinNumber = PIN_9; 						//PIN_x, 0-15
 8001f12:	4b53      	ldr	r3, [pc, #332]	; (8002060 <int_Hardware+0x2fc>)
 8001f14:	2209      	movs	r2, #9
 8001f16:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_SDA_MPU6050, GPIO_MODE_ALTFN, GPIO_OTYPER_OPENDRAIN, GPIO_OSPEEDR_FAST, GPIO_PUPDR_NOTHING, AF4);
 8001f18:	2304      	movs	r3, #4
 8001f1a:	9301      	str	r3, [sp, #4]
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	9300      	str	r3, [sp, #0]
 8001f20:	2302      	movs	r3, #2
 8001f22:	2201      	movs	r2, #1
 8001f24:	2102      	movs	r1, #2
 8001f26:	484e      	ldr	r0, [pc, #312]	; (8002060 <int_Hardware+0x2fc>)
 8001f28:	f002 fbb2 	bl	8004690 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_SDA_MPU6050);
 8001f2c:	484c      	ldr	r0, [pc, #304]	; (8002060 <int_Hardware+0x2fc>)
 8001f2e:	f002 fbd1 	bl	80046d4 <GPIO_Config>

	//-------------------Inicio de Configuracion USARTx-----------------------

	//---------------USART1----------------
	//Definimos el periferico USARTx a utilizar
	handler_USART_USB.ptrUSARTx = USART1;
 8001f32:	4b4c      	ldr	r3, [pc, #304]	; (8002064 <int_Hardware+0x300>)
 8001f34:	4a4c      	ldr	r2, [pc, #304]	; (8002068 <int_Hardware+0x304>)
 8001f36:	609a      	str	r2, [r3, #8]
	//Definimos la configuracion del USART seleccionado
	handler_USART_USB.USART_Config.USART_mode = USART_MODE_RXTX;           //USART_MODE_x  x-> TX, RX, RXTX, DISABLE
 8001f38:	4b4a      	ldr	r3, [pc, #296]	; (8002064 <int_Hardware+0x300>)
 8001f3a:	2202      	movs	r2, #2
 8001f3c:	701a      	strb	r2, [r3, #0]
	handler_USART_USB.USART_Config.USART_baudrate = USART_BAUDRATE_19200;  //USART_BAUDRATE_x  x->9600, 19200, 115200
 8001f3e:	4b49      	ldr	r3, [pc, #292]	; (8002064 <int_Hardware+0x300>)
 8001f40:	2201      	movs	r2, #1
 8001f42:	705a      	strb	r2, [r3, #1]
	handler_USART_USB.USART_Config.USART_parity= USART_PARITY_NONE;       //USART_PARITY_x   x->NONE, ODD, EVEN
 8001f44:	4b47      	ldr	r3, [pc, #284]	; (8002064 <int_Hardware+0x300>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	709a      	strb	r2, [r3, #2]
	handler_USART_USB.USART_Config.USART_stopbits=USART_STOPBIT_1;         //USART_STOPBIT_x  x->1, 0_5, 2, 1_5
 8001f4a:	4b46      	ldr	r3, [pc, #280]	; (8002064 <int_Hardware+0x300>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	70da      	strb	r2, [r3, #3]
	handler_USART_USB.USART_Config.USART_enableIntRX = USART_RX_INTERRUP_ENABLE;   //USART_RX_INTERRUP_x  x-> DISABLE, ENABLE
 8001f50:	4b44      	ldr	r3, [pc, #272]	; (8002064 <int_Hardware+0x300>)
 8001f52:	2201      	movs	r2, #1
 8001f54:	711a      	strb	r2, [r3, #4]
	handler_USART_USB.USART_Config.USART_enableIntTX = USART_TX_INTERRUP_ENABLE;   //USART_TX_INTERRUP_x  x-> DISABLE, ENABLE
 8001f56:	4b43      	ldr	r3, [pc, #268]	; (8002064 <int_Hardware+0x300>)
 8001f58:	2201      	movs	r2, #1
 8001f5a:	715a      	strb	r2, [r3, #5]
	//Cargamos la configuracion del USART especifico
	USART_Config(&handler_USART_USB);
 8001f5c:	4841      	ldr	r0, [pc, #260]	; (8002064 <int_Hardware+0x300>)
 8001f5e:	f003 fc13 	bl	8005788 <USART_Config>

	//-------------------Inicio de Configuracion TIMx-----------------------

	//---------------TIM2----------------
	//Definimos el TIMx a usar
	handler_BlinkyTimer.ptrTIMx = TIM2;
 8001f62:	4b42      	ldr	r3, [pc, #264]	; (800206c <int_Hardware+0x308>)
 8001f64:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f68:	60da      	str	r2, [r3, #12]
	//Definimos la configuracion del TIMER seleccionado
	handler_BlinkyTimer.TIMx_Config.TIMx_periodcnt = BTIMER_PCNT_1ms; //BTIMER_PCNT_xus x->10,100/ BTIMER_PCNT_1ms
 8001f6a:	4b40      	ldr	r3, [pc, #256]	; (800206c <int_Hardware+0x308>)
 8001f6c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f70:	805a      	strh	r2, [r3, #2]
	handler_BlinkyTimer.TIMx_Config.TIMx_mode = BTIMER_MODE_UP; // BTIMER_MODE_x x->UP, DOWN
 8001f72:	4b3e      	ldr	r3, [pc, #248]	; (800206c <int_Hardware+0x308>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	701a      	strb	r2, [r3, #0]
	handler_BlinkyTimer.TIMx_Config.TIMX_period = 250;//Al definir 10us,100us el valor un multiplo de ellos, si es 1ms el valor es en ms
 8001f78:	4b3c      	ldr	r3, [pc, #240]	; (800206c <int_Hardware+0x308>)
 8001f7a:	22fa      	movs	r2, #250	; 0xfa
 8001f7c:	605a      	str	r2, [r3, #4]
	handler_BlinkyTimer.TIMx_Config.TIMx_interruptEnable = INTERRUPTION_ENABLE; //INTERRUPTION_x  x->DISABLE, ENABLE
 8001f7e:	4b3b      	ldr	r3, [pc, #236]	; (800206c <int_Hardware+0x308>)
 8001f80:	2201      	movs	r2, #1
 8001f82:	721a      	strb	r2, [r3, #8]
	//Cargamos la configuracion del TIMER especifico
	BasicTimer_Config(&handler_BlinkyTimer);
 8001f84:	4839      	ldr	r0, [pc, #228]	; (800206c <int_Hardware+0x308>)
 8001f86:	f001 f95f 	bl	8003248 <BasicTimer_Config>

	//---------------TIM3----------------
	//Definimos el TIMx a usar
	handler_TIMER_Sampling.ptrTIMx = TIM3;
 8001f8a:	4b39      	ldr	r3, [pc, #228]	; (8002070 <int_Hardware+0x30c>)
 8001f8c:	4a39      	ldr	r2, [pc, #228]	; (8002074 <int_Hardware+0x310>)
 8001f8e:	60da      	str	r2, [r3, #12]
	//Definimos la configuracion del TIMER seleccionado
	handler_TIMER_Sampling.TIMx_Config.TIMx_periodcnt = BTIMER_PCNT_1ms; //BTIMER_PCNT_xus x->10,100/ BTIMER_PCNT_1ms
 8001f90:	4b37      	ldr	r3, [pc, #220]	; (8002070 <int_Hardware+0x30c>)
 8001f92:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f96:	805a      	strh	r2, [r3, #2]
	handler_TIMER_Sampling.TIMx_Config.TIMx_mode = BTIMER_MODE_UP; // BTIMER_MODE_x x->UP, DOWN
 8001f98:	4b35      	ldr	r3, [pc, #212]	; (8002070 <int_Hardware+0x30c>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	701a      	strb	r2, [r3, #0]
	handler_TIMER_Sampling.TIMx_Config.TIMX_period = 20;   //Al definir 10us,100us el valor un multiplo de ellos, si es 1ms el valor es en ms
 8001f9e:	4b34      	ldr	r3, [pc, #208]	; (8002070 <int_Hardware+0x30c>)
 8001fa0:	2214      	movs	r2, #20
 8001fa2:	605a      	str	r2, [r3, #4]
	handler_TIMER_Sampling.TIMx_Config.TIMx_interruptEnable = INTERRUPTION_DISABLE; //INTERRUPTION_x  x->DISABLE, ENABLE
 8001fa4:	4b32      	ldr	r3, [pc, #200]	; (8002070 <int_Hardware+0x30c>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	721a      	strb	r2, [r3, #8]
	//Cargamos la configuracion del TIMER especifico
	BasicTimer_Config(&handler_TIMER_Sampling);
 8001faa:	4831      	ldr	r0, [pc, #196]	; (8002070 <int_Hardware+0x30c>)
 8001fac:	f001 f94c 	bl	8003248 <BasicTimer_Config>

	//---------------TIM5----------------
	//Definimos el TIMx a usar
	handler_TIMER_Motor.ptrTIMx = TIM5;
 8001fb0:	4b31      	ldr	r3, [pc, #196]	; (8002078 <int_Hardware+0x314>)
 8001fb2:	4a32      	ldr	r2, [pc, #200]	; (800207c <int_Hardware+0x318>)
 8001fb4:	60da      	str	r2, [r3, #12]
	//Definimos la configuracion del TIMER seleccionado
	handler_TIMER_Motor.TIMx_Config.TIMx_periodcnt = BTIMER_PCNT_10us; //BTIMER_PCNT_xus x->10,100/ BTIMER_PCNT_1ms
 8001fb6:	4b30      	ldr	r3, [pc, #192]	; (8002078 <int_Hardware+0x314>)
 8001fb8:	220a      	movs	r2, #10
 8001fba:	805a      	strh	r2, [r3, #2]
	handler_TIMER_Motor.TIMx_Config.TIMx_mode = BTIMER_MODE_UP; // BTIMER_MODE_x x->UP, DOWN
 8001fbc:	4b2e      	ldr	r3, [pc, #184]	; (8002078 <int_Hardware+0x314>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	701a      	strb	r2, [r3, #0]
	handler_TIMER_Motor.TIMx_Config.TIMX_period = 100;//Al definir 10us,100us el valor un multiplo de ellos, si es 1ms el valor es en ms
 8001fc2:	4b2d      	ldr	r3, [pc, #180]	; (8002078 <int_Hardware+0x314>)
 8001fc4:	2264      	movs	r2, #100	; 0x64
 8001fc6:	605a      	str	r2, [r3, #4]
	handler_TIMER_Motor.TIMx_Config.TIMx_interruptEnable = INTERRUPTION_DISABLE; //INTERRUPTION_x  x->DISABLE, ENABLE
 8001fc8:	4b2b      	ldr	r3, [pc, #172]	; (8002078 <int_Hardware+0x314>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	721a      	strb	r2, [r3, #8]
	//Cargamos la configuracion del TIMER especifico
	BasicTimer_Config(&handler_TIMER_Motor);
 8001fce:	482a      	ldr	r0, [pc, #168]	; (8002078 <int_Hardware+0x314>)
 8001fd0:	f001 f93a 	bl	8003248 <BasicTimer_Config>

	//-------------------Inicio de Configuracion EXTIx -----------------------

	//---------------PIN: PC1----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_FotoR.pGPIOx = GPIOC;
 8001fd4:	4b2a      	ldr	r3, [pc, #168]	; (8002080 <int_Hardware+0x31c>)
 8001fd6:	4a14      	ldr	r2, [pc, #80]	; (8002028 <int_Hardware+0x2c4>)
 8001fd8:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_FotoR.GPIO_PinConfig.GPIO_PinNumber = PIN_1;
 8001fda:	4b29      	ldr	r3, [pc, #164]	; (8002080 <int_Hardware+0x31c>)
 8001fdc:	2201      	movs	r2, #1
 8001fde:	701a      	strb	r2, [r3, #0]
	//Definimos la posicion del elemento pGIOHandler.
	 handler_EXTI_FotoR.pGPIOHandler = &handler_GPIO_FotoR;
 8001fe0:	4b28      	ldr	r3, [pc, #160]	; (8002084 <int_Hardware+0x320>)
 8001fe2:	4a27      	ldr	r2, [pc, #156]	; (8002080 <int_Hardware+0x31c>)
 8001fe4:	601a      	str	r2, [r3, #0]
	//Definimos el tipo de flanco
	 handler_EXTI_FotoR.edgeType = EXTERNAL_INTERRUPP_RISING_FALLING_EDGE;
 8001fe6:	4b27      	ldr	r3, [pc, #156]	; (8002084 <int_Hardware+0x320>)
 8001fe8:	2202      	movs	r2, #2
 8001fea:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion del EXTIx
	extInt_Config(& handler_EXTI_FotoR);
 8001fec:	4825      	ldr	r0, [pc, #148]	; (8002084 <int_Hardware+0x320>)
 8001fee:	f001 faaf 	bl	8003550 <extInt_Config>

	//---------------PIN: PC3----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_FotoL.pGPIOx = GPIOC;
 8001ff2:	4b25      	ldr	r3, [pc, #148]	; (8002088 <int_Hardware+0x324>)
 8001ff4:	4a0c      	ldr	r2, [pc, #48]	; (8002028 <int_Hardware+0x2c4>)
 8001ff6:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_FotoL.GPIO_PinConfig.GPIO_PinNumber = PIN_3;
 8001ff8:	4b23      	ldr	r3, [pc, #140]	; (8002088 <int_Hardware+0x324>)
 8001ffa:	2203      	movs	r2, #3
 8001ffc:	701a      	strb	r2, [r3, #0]
	//Definimos la posicion del elemento pGIOHandler.
	 handler_EXTI_FotoL.pGPIOHandler = &handler_GPIO_FotoL;
 8001ffe:	4b23      	ldr	r3, [pc, #140]	; (800208c <int_Hardware+0x328>)
 8002000:	4a21      	ldr	r2, [pc, #132]	; (8002088 <int_Hardware+0x324>)
 8002002:	601a      	str	r2, [r3, #0]
	//Definimos el tipo de flanco
	 handler_EXTI_FotoL.edgeType = EXTERNAL_INTERRUPP_RISING_FALLING_EDGE;
 8002004:	4b21      	ldr	r3, [pc, #132]	; (800208c <int_Hardware+0x328>)
 8002006:	2202      	movs	r2, #2
 8002008:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion del EXTIx
	extInt_Config(& handler_EXTI_FotoL);
 800200a:	4820      	ldr	r0, [pc, #128]	; (800208c <int_Hardware+0x328>)
 800200c:	f001 faa0 	bl	8003550 <extInt_Config>

	//-------------------Inicio de Configuracion PWM_Channelx----------------------

	//---------------TIM5_Channel_1----------------
	//Definimos el TIMx a usar
	handler_PWM_MotorR.ptrTIMx = TIM5;
 8002010:	4b1f      	ldr	r3, [pc, #124]	; (8002090 <int_Hardware+0x32c>)
 8002012:	4a1a      	ldr	r2, [pc, #104]	; (800207c <int_Hardware+0x318>)
 8002014:	609a      	str	r2, [r3, #8]
	//Definimos la configuracion para el PWM
	handler_PWM_MotorR.config.channel = PWM_CHANNEL_1;     //PWM_CHANNEL_x x->1,2,3,4
 8002016:	4b1e      	ldr	r3, [pc, #120]	; (8002090 <int_Hardware+0x32c>)
 8002018:	2200      	movs	r2, #0
 800201a:	701a      	strb	r2, [r3, #0]
	handler_PWM_MotorR.config.duttyCicle = 10;             //Valor del Dutty como multiplo del periodo del CNT
 800201c:	4b1c      	ldr	r3, [pc, #112]	; (8002090 <int_Hardware+0x32c>)
 800201e:	220a      	movs	r2, #10
 8002020:	805a      	strh	r2, [r3, #2]
 8002022:	e037      	b.n	8002094 <int_Hardware+0x330>
 8002024:	20000220 	.word	0x20000220
 8002028:	40020800 	.word	0x40020800
 800202c:	20000204 	.word	0x20000204
 8002030:	40020000 	.word	0x40020000
 8002034:	2000027c 	.word	0x2000027c
 8002038:	20000288 	.word	0x20000288
 800203c:	200002e0 	.word	0x200002e0
 8002040:	200002ec 	.word	0x200002ec
 8002044:	200002f8 	.word	0x200002f8
 8002048:	20000364 	.word	0x20000364
 800204c:	20000370 	.word	0x20000370
 8002050:	40020c00 	.word	0x40020c00
 8002054:	2000037c 	.word	0x2000037c
 8002058:	20000254 	.word	0x20000254
 800205c:	40020400 	.word	0x40020400
 8002060:	20000260 	.word	0x20000260
 8002064:	20000294 	.word	0x20000294
 8002068:	40011000 	.word	0x40011000
 800206c:	20000210 	.word	0x20000210
 8002070:	200003f8 	.word	0x200003f8
 8002074:	40000400 	.word	0x40000400
 8002078:	200003e8 	.word	0x200003e8
 800207c:	40000c00 	.word	0x40000c00
 8002080:	2000022c 	.word	0x2000022c
 8002084:	20000238 	.word	0x20000238
 8002088:	20000240 	.word	0x20000240
 800208c:	2000024c 	.word	0x2000024c
 8002090:	20000304 	.word	0x20000304
	handler_PWM_MotorR.config.polarity = POLARITY_LOW;    //POLARITY_x x-> HIGH, LOW
 8002094:	4b15      	ldr	r3, [pc, #84]	; (80020ec <int_Hardware+0x388>)
 8002096:	2201      	movs	r2, #1
 8002098:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion
	pwm_Config(&handler_PWM_MotorR);
 800209a:	4814      	ldr	r0, [pc, #80]	; (80020ec <int_Hardware+0x388>)
 800209c:	f002 ffbc 	bl	8005018 <pwm_Config>
	//Activamos el PWM
	statusInOutPWM(&handler_PWM_MotorR, CHANNEL_ENABLE);
 80020a0:	2101      	movs	r1, #1
 80020a2:	4812      	ldr	r0, [pc, #72]	; (80020ec <int_Hardware+0x388>)
 80020a4:	f003 f918 	bl	80052d8 <statusInOutPWM>

	//---------------TIM5_Channel_2----------------
	//Definimos el TIMx a usar
	handler_PWM_MotorL.ptrTIMx = TIM5;
 80020a8:	4b11      	ldr	r3, [pc, #68]	; (80020f0 <int_Hardware+0x38c>)
 80020aa:	4a12      	ldr	r2, [pc, #72]	; (80020f4 <int_Hardware+0x390>)
 80020ac:	609a      	str	r2, [r3, #8]
	//Definimos la configuracion para el PWM
	handler_PWM_MotorL.config.channel = PWM_CHANNEL_2;     //PWM_CHANNEL_x x->1,2,3,4
 80020ae:	4b10      	ldr	r3, [pc, #64]	; (80020f0 <int_Hardware+0x38c>)
 80020b0:	2201      	movs	r2, #1
 80020b2:	701a      	strb	r2, [r3, #0]
	handler_PWM_MotorL.config.duttyCicle = 10;             //Valor del Dutty como multiplo del periodo del CNT
 80020b4:	4b0e      	ldr	r3, [pc, #56]	; (80020f0 <int_Hardware+0x38c>)
 80020b6:	220a      	movs	r2, #10
 80020b8:	805a      	strh	r2, [r3, #2]
	handler_PWM_MotorL.config.polarity = POLARITY_LOW;    //POLARITY_x x-> HIGH, LOW
 80020ba:	4b0d      	ldr	r3, [pc, #52]	; (80020f0 <int_Hardware+0x38c>)
 80020bc:	2201      	movs	r2, #1
 80020be:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion
	pwm_Config(&handler_PWM_MotorL);
 80020c0:	480b      	ldr	r0, [pc, #44]	; (80020f0 <int_Hardware+0x38c>)
 80020c2:	f002 ffa9 	bl	8005018 <pwm_Config>
	//Activamos el PWM
	statusInOutPWM(&handler_PWM_MotorL, CHANNEL_ENABLE);
 80020c6:	2101      	movs	r1, #1
 80020c8:	4809      	ldr	r0, [pc, #36]	; (80020f0 <int_Hardware+0x38c>)
 80020ca:	f003 f905 	bl	80052d8 <statusInOutPWM>

	//-------------------Inicio de Configuracion I2Cx----------------------

	//---------------I2C1----------------
	//Definimos el I2Cx a usar
	handler_I2C_MPU6050.prtI2Cx = I2C1;
 80020ce:	4b0a      	ldr	r3, [pc, #40]	; (80020f8 <int_Hardware+0x394>)
 80020d0:	4a0a      	ldr	r2, [pc, #40]	; (80020fc <int_Hardware+0x398>)
 80020d2:	601a      	str	r2, [r3, #0]
	//Definimos la configuracion para el I2C
	handler_I2C_MPU6050.modeI2C = I2C_MODE_FM;               //I2C_MODE_x  x->SM,FM
 80020d4:	4b08      	ldr	r3, [pc, #32]	; (80020f8 <int_Hardware+0x394>)
 80020d6:	2201      	movs	r2, #1
 80020d8:	715a      	strb	r2, [r3, #5]
	handler_I2C_MPU6050.slaveAddress = ADDRESS_DOWN;         //Direccion del Sclave
 80020da:	4b07      	ldr	r3, [pc, #28]	; (80020f8 <int_Hardware+0x394>)
 80020dc:	2268      	movs	r2, #104	; 0x68
 80020de:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion
	i2c_Config(&handler_I2C_MPU6050);
 80020e0:	4805      	ldr	r0, [pc, #20]	; (80020f8 <int_Hardware+0x394>)
 80020e2:	f002 fc63 	bl	80049ac <i2c_Config>

	//---------------------Fin de Configuracion I2Cx----------------------

}
 80020e6:	bf00      	nop
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	20000304 	.word	0x20000304
 80020f0:	20000388 	.word	0x20000388
 80020f4:	40000c00 	.word	0x40000c00
 80020f8:	2000026c 	.word	0x2000026c
 80020fc:	40005400 	.word	0x40005400

08002100 <int_MCO2>:

//-----------------------------Inicio configuracion MCO1------------------------------------------

//Funcion para la configuracion inicial del MCO1
void int_MCO2(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
	//Configuracion inicial del MCO2
	configMCO2(0);
 8002104:	2000      	movs	r0, #0
 8002106:	f002 ff0b 	bl	8004f20 <configMCO2>
	configMCO2PRE(4);
 800210a:	2004      	movs	r0, #4
 800210c:	f002 ff24 	bl	8004f58 <configMCO2PRE>
}
 8002110:	bf00      	nop
 8002112:	bd80      	pop	{r7, pc}

08002114 <int_MPU>:
//------------------------------Fin configuracion MCO1------------------------------------------

//------------------------------Inicio configuracion del MPU------------------------------------------
void int_MPU(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
	//Definimos la escala de las diferentes magnitudes fisicas
	handler_MPUAccel_MPU6050.fullScaleACCEL = ACCEL_2G;
 8002118:	4b06      	ldr	r3, [pc, #24]	; (8002134 <int_MPU+0x20>)
 800211a:	2200      	movs	r2, #0
 800211c:	701a      	strb	r2, [r3, #0]
	handler_MPUAccel_MPU6050.fullScaleGYRO = GYRO_250;
 800211e:	4b05      	ldr	r3, [pc, #20]	; (8002134 <int_MPU+0x20>)
 8002120:	2200      	movs	r2, #0
 8002122:	705a      	strb	r2, [r3, #1]
	//Definimos el handler correspondiente al I2C
	handler_MPUAccel_MPU6050.ptrI2Chandler = &handler_I2C_MPU6050;
 8002124:	4b03      	ldr	r3, [pc, #12]	; (8002134 <int_MPU+0x20>)
 8002126:	4a04      	ldr	r2, [pc, #16]	; (8002138 <int_MPU+0x24>)
 8002128:	605a      	str	r2, [r3, #4]
	//Cargamos configuracion
	configMPUAccel(&handler_MPUAccel_MPU6050);
 800212a:	4802      	ldr	r0, [pc, #8]	; (8002134 <int_MPU+0x20>)
 800212c:	f7ff f8c2 	bl	80012b4 <configMPUAccel>

}
 8002130:	bf00      	nop
 8002132:	bd80      	pop	{r7, pc}
 8002134:	20000274 	.word	0x20000274
 8002138:	2000026c 	.word	0x2000026c

0800213c <int_Config_Motor>:



//------------------------------Inicio configuracion de lso motores------------------------------------------
void int_Config_Motor(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
	//---------------Motor Derecho----------------
	//Parametro de la señal del dutty
	handler_Motor_R.configMotor.dutty =  20;
 8002142:	4b45      	ldr	r3, [pc, #276]	; (8002258 <int_Config_Motor+0x11c>)
 8002144:	4a45      	ldr	r2, [pc, #276]	; (800225c <int_Config_Motor+0x120>)
 8002146:	641a      	str	r2, [r3, #64]	; 0x40
	handler_Motor_R.configMotor.frecuency = &value_period;
 8002148:	4b43      	ldr	r3, [pc, #268]	; (8002258 <int_Config_Motor+0x11c>)
 800214a:	4a45      	ldr	r2, [pc, #276]	; (8002260 <int_Config_Motor+0x124>)
 800214c:	63da      	str	r2, [r3, #60]	; 0x3c
	handler_Motor_R.configMotor.dir = SET;
 800214e:	4b42      	ldr	r3, [pc, #264]	; (8002258 <int_Config_Motor+0x11c>)
 8002150:	2201      	movs	r2, #1
 8002152:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	//handler de los perifericos
	handler_Motor_R.phandlerGPIOEN = &handler_GPIO_MotorR_EN;
 8002156:	4b40      	ldr	r3, [pc, #256]	; (8002258 <int_Config_Motor+0x11c>)
 8002158:	4a42      	ldr	r2, [pc, #264]	; (8002264 <int_Config_Motor+0x128>)
 800215a:	64da      	str	r2, [r3, #76]	; 0x4c
	handler_Motor_R.phandlerGPIOIN = &handler_GPIO_MotorR_IN;
 800215c:	4b3e      	ldr	r3, [pc, #248]	; (8002258 <int_Config_Motor+0x11c>)
 800215e:	4a42      	ldr	r2, [pc, #264]	; (8002268 <int_Config_Motor+0x12c>)
 8002160:	649a      	str	r2, [r3, #72]	; 0x48
	handler_Motor_R.phandlerPWM = &handler_PWM_MotorR;
 8002162:	4b3d      	ldr	r3, [pc, #244]	; (8002258 <int_Config_Motor+0x11c>)
 8002164:	4a41      	ldr	r2, [pc, #260]	; (800226c <int_Config_Motor+0x130>)
 8002166:	651a      	str	r2, [r3, #80]	; 0x50
	//definicion de parametros
	handler_Motor_R.parametersMotor.parametersPID.e = handler_Motor_R.parametersMotor.parametersPID.e_1 = handler_Motor_R.parametersMotor.parametersPID.e_2 = 0;
 8002168:	4b3b      	ldr	r3, [pc, #236]	; (8002258 <int_Config_Motor+0x11c>)
 800216a:	f04f 0200 	mov.w	r2, #0
 800216e:	611a      	str	r2, [r3, #16]
 8002170:	4b39      	ldr	r3, [pc, #228]	; (8002258 <int_Config_Motor+0x11c>)
 8002172:	691b      	ldr	r3, [r3, #16]
 8002174:	4a38      	ldr	r2, [pc, #224]	; (8002258 <int_Config_Motor+0x11c>)
 8002176:	60d3      	str	r3, [r2, #12]
 8002178:	4b37      	ldr	r3, [pc, #220]	; (8002258 <int_Config_Motor+0x11c>)
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	4a36      	ldr	r2, [pc, #216]	; (8002258 <int_Config_Motor+0x11c>)
 800217e:	6093      	str	r3, [r2, #8]
	handler_Motor_R.parametersMotor.parametersPID.u = handler_Motor_R.parametersMotor.parametersPID.u_1 = 0;
 8002180:	4b35      	ldr	r3, [pc, #212]	; (8002258 <int_Config_Motor+0x11c>)
 8002182:	f04f 0200 	mov.w	r2, #0
 8002186:	605a      	str	r2, [r3, #4]
 8002188:	4b33      	ldr	r3, [pc, #204]	; (8002258 <int_Config_Motor+0x11c>)
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	4a32      	ldr	r2, [pc, #200]	; (8002258 <int_Config_Motor+0x11c>)
 800218e:	6013      	str	r3, [r2, #0]
	//Calculo de Constantes PID
	float theta=2+Ts/2;
 8002190:	4b37      	ldr	r3, [pc, #220]	; (8002270 <int_Config_Motor+0x134>)
 8002192:	ed93 7a00 	vldr	s14, [r3]
 8002196:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800219a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800219e:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80021a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80021a6:	edc7 7a01 	vstr	s15, [r7, #4]
	constains_calculator(&handler_Motor_R.parametersMotor.parametersPID, 2, 150, theta);   //k,tau,theta
 80021aa:	ed97 1a01 	vldr	s2, [r7, #4]
 80021ae:	eddf 0a31 	vldr	s1, [pc, #196]	; 8002274 <int_Config_Motor+0x138>
 80021b2:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80021b6:	4828      	ldr	r0, [pc, #160]	; (8002258 <int_Config_Motor+0x11c>)
 80021b8:	f000 f868 	bl	800228c <constains_calculator>

	//---------------Motor Izquierdo----------------
	//Parametro de la señal del dutty
	handler_Motor_L.configMotor.dutty =  20;
 80021bc:	4b2e      	ldr	r3, [pc, #184]	; (8002278 <int_Config_Motor+0x13c>)
 80021be:	4a27      	ldr	r2, [pc, #156]	; (800225c <int_Config_Motor+0x120>)
 80021c0:	641a      	str	r2, [r3, #64]	; 0x40
	handler_Motor_L.configMotor.frecuency = &value_period;
 80021c2:	4b2d      	ldr	r3, [pc, #180]	; (8002278 <int_Config_Motor+0x13c>)
 80021c4:	4a26      	ldr	r2, [pc, #152]	; (8002260 <int_Config_Motor+0x124>)
 80021c6:	63da      	str	r2, [r3, #60]	; 0x3c
	handler_Motor_L.configMotor.dir = SET;
 80021c8:	4b2b      	ldr	r3, [pc, #172]	; (8002278 <int_Config_Motor+0x13c>)
 80021ca:	2201      	movs	r2, #1
 80021cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	//handler de los perifericos
	handler_Motor_L.phandlerGPIOEN = &handler_GPIO_MotorL_EN;
 80021d0:	4b29      	ldr	r3, [pc, #164]	; (8002278 <int_Config_Motor+0x13c>)
 80021d2:	4a2a      	ldr	r2, [pc, #168]	; (800227c <int_Config_Motor+0x140>)
 80021d4:	64da      	str	r2, [r3, #76]	; 0x4c
	handler_Motor_L.phandlerGPIOIN = &handler_GPIO_MotorL_IN;
 80021d6:	4b28      	ldr	r3, [pc, #160]	; (8002278 <int_Config_Motor+0x13c>)
 80021d8:	4a29      	ldr	r2, [pc, #164]	; (8002280 <int_Config_Motor+0x144>)
 80021da:	649a      	str	r2, [r3, #72]	; 0x48
	handler_Motor_L.phandlerPWM = &handler_PWM_MotorL;
 80021dc:	4b26      	ldr	r3, [pc, #152]	; (8002278 <int_Config_Motor+0x13c>)
 80021de:	4a29      	ldr	r2, [pc, #164]	; (8002284 <int_Config_Motor+0x148>)
 80021e0:	651a      	str	r2, [r3, #80]	; 0x50
	//definicion de parametros
	handler_Motor_L.parametersMotor.parametersPID.e = handler_Motor_L.parametersMotor.parametersPID.e_1 = handler_Motor_L.parametersMotor.parametersPID.e_2 = 0;
 80021e2:	4b25      	ldr	r3, [pc, #148]	; (8002278 <int_Config_Motor+0x13c>)
 80021e4:	f04f 0200 	mov.w	r2, #0
 80021e8:	611a      	str	r2, [r3, #16]
 80021ea:	4b23      	ldr	r3, [pc, #140]	; (8002278 <int_Config_Motor+0x13c>)
 80021ec:	691b      	ldr	r3, [r3, #16]
 80021ee:	4a22      	ldr	r2, [pc, #136]	; (8002278 <int_Config_Motor+0x13c>)
 80021f0:	60d3      	str	r3, [r2, #12]
 80021f2:	4b21      	ldr	r3, [pc, #132]	; (8002278 <int_Config_Motor+0x13c>)
 80021f4:	68db      	ldr	r3, [r3, #12]
 80021f6:	4a20      	ldr	r2, [pc, #128]	; (8002278 <int_Config_Motor+0x13c>)
 80021f8:	6093      	str	r3, [r2, #8]
	handler_Motor_L.parametersMotor.parametersPID.u = handler_Motor_L.parametersMotor.parametersPID.u_1 = 0;
 80021fa:	4b1f      	ldr	r3, [pc, #124]	; (8002278 <int_Config_Motor+0x13c>)
 80021fc:	f04f 0200 	mov.w	r2, #0
 8002200:	605a      	str	r2, [r3, #4]
 8002202:	4b1d      	ldr	r3, [pc, #116]	; (8002278 <int_Config_Motor+0x13c>)
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	4a1c      	ldr	r2, [pc, #112]	; (8002278 <int_Config_Motor+0x13c>)
 8002208:	6013      	str	r3, [r2, #0]
	//Calculo de Constantes PID
	constains_calculator(&handler_Motor_L.parametersMotor.parametersPID, 2, 150, theta);   //k,tau,theta
 800220a:	ed97 1a01 	vldr	s2, [r7, #4]
 800220e:	eddf 0a19 	vldr	s1, [pc, #100]	; 8002274 <int_Config_Motor+0x138>
 8002212:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8002216:	4818      	ldr	r0, [pc, #96]	; (8002278 <int_Config_Motor+0x13c>)
 8002218:	f000 f838 	bl	800228c <constains_calculator>

	//---------------PID del la distancia-----------------
	//definicion de parametros
	parameter_PID_distace.e = parameter_PID_distace.e_prev = 0;
 800221c:	4b1a      	ldr	r3, [pc, #104]	; (8002288 <int_Config_Motor+0x14c>)
 800221e:	f04f 0200 	mov.w	r2, #0
 8002222:	625a      	str	r2, [r3, #36]	; 0x24
 8002224:	4b18      	ldr	r3, [pc, #96]	; (8002288 <int_Config_Motor+0x14c>)
 8002226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002228:	4a17      	ldr	r2, [pc, #92]	; (8002288 <int_Config_Motor+0x14c>)
 800222a:	6093      	str	r3, [r2, #8]
	parameter_PID_distace.u =  parameter_PID_distace.u_intel = 0;
 800222c:	4b16      	ldr	r3, [pc, #88]	; (8002288 <int_Config_Motor+0x14c>)
 800222e:	f04f 0200 	mov.w	r2, #0
 8002232:	621a      	str	r2, [r3, #32]
 8002234:	4b14      	ldr	r3, [pc, #80]	; (8002288 <int_Config_Motor+0x14c>)
 8002236:	6a1b      	ldr	r3, [r3, #32]
 8002238:	4a13      	ldr	r2, [pc, #76]	; (8002288 <int_Config_Motor+0x14c>)
 800223a:	6013      	str	r3, [r2, #0]
	//Calculo de Constantes PID
	parameter_PID_distace.kp = 27;
 800223c:	4b12      	ldr	r3, [pc, #72]	; (8002288 <int_Config_Motor+0x14c>)
 800223e:	221b      	movs	r2, #27
 8002240:	851a      	strh	r2, [r3, #40]	; 0x28
	parameter_PID_distace.ki = 0;
 8002242:	4b11      	ldr	r3, [pc, #68]	; (8002288 <int_Config_Motor+0x14c>)
 8002244:	2200      	movs	r2, #0
 8002246:	855a      	strh	r2, [r3, #42]	; 0x2a
	parameter_PID_distace.kd = 5900;
 8002248:	4b0f      	ldr	r3, [pc, #60]	; (8002288 <int_Config_Motor+0x14c>)
 800224a:	f241 720c 	movw	r2, #5900	; 0x170c
 800224e:	859a      	strh	r2, [r3, #44]	; 0x2c
};
 8002250:	bf00      	nop
 8002252:	3708      	adds	r7, #8
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	20000310 	.word	0x20000310
 800225c:	41a00000 	.word	0x41a00000
 8002260:	20000002 	.word	0x20000002
 8002264:	200002f8 	.word	0x200002f8
 8002268:	200002ec 	.word	0x200002ec
 800226c:	20000304 	.word	0x20000304
 8002270:	20000004 	.word	0x20000004
 8002274:	43160000 	.word	0x43160000
 8002278:	20000394 	.word	0x20000394
 800227c:	2000037c 	.word	0x2000037c
 8002280:	20000370 	.word	0x20000370
 8002284:	20000388 	.word	0x20000388
 8002288:	20000410 	.word	0x20000410

0800228c <constains_calculator>:


void constains_calculator(Parameters_PID_t *ptrPIDHandler,float k, float tau, float theta)   //k,tau,theta
{
 800228c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002290:	b088      	sub	sp, #32
 8002292:	af00      	add	r7, sp, #0
 8002294:	60f8      	str	r0, [r7, #12]
 8002296:	ed87 0a02 	vstr	s0, [r7, #8]
 800229a:	edc7 0a01 	vstr	s1, [r7, #4]
 800229e:	ed87 1a00 	vstr	s2, [r7]
	   //Calculo de constantes de porcentaje, integracion y derivacion por metodo de Ziegler y Nichols
	   float kp=(1.2*tau)/(k*theta);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f7fe f968 	bl	8000578 <__aeabi_f2d>
 80022a8:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 80022ac:	4b6d      	ldr	r3, [pc, #436]	; (8002464 <constains_calculator+0x1d8>)
 80022ae:	f7fe f9bb 	bl	8000628 <__aeabi_dmul>
 80022b2:	4602      	mov	r2, r0
 80022b4:	460b      	mov	r3, r1
 80022b6:	4614      	mov	r4, r2
 80022b8:	461d      	mov	r5, r3
 80022ba:	ed97 7a02 	vldr	s14, [r7, #8]
 80022be:	edd7 7a00 	vldr	s15, [r7]
 80022c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022c6:	ee17 0a90 	vmov	r0, s15
 80022ca:	f7fe f955 	bl	8000578 <__aeabi_f2d>
 80022ce:	4602      	mov	r2, r0
 80022d0:	460b      	mov	r3, r1
 80022d2:	4620      	mov	r0, r4
 80022d4:	4629      	mov	r1, r5
 80022d6:	f7fe fad1 	bl	800087c <__aeabi_ddiv>
 80022da:	4602      	mov	r2, r0
 80022dc:	460b      	mov	r3, r1
 80022de:	4610      	mov	r0, r2
 80022e0:	4619      	mov	r1, r3
 80022e2:	f7fe fc99 	bl	8000c18 <__aeabi_d2f>
 80022e6:	4603      	mov	r3, r0
 80022e8:	61fb      	str	r3, [r7, #28]
	   float ti=2.0*theta;
 80022ea:	edd7 7a00 	vldr	s15, [r7]
 80022ee:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80022f2:	edc7 7a06 	vstr	s15, [r7, #24]
	   float td=0.5*theta;
 80022f6:	edd7 7a00 	vldr	s15, [r7]
 80022fa:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80022fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002302:	edc7 7a05 	vstr	s15, [r7, #20]
	   //Calculo do controle PID digital
	   ptrPIDHandler->q0 = kp*(1+Ts/(2.0*ti)+td/Ts);
 8002306:	69f8      	ldr	r0, [r7, #28]
 8002308:	f7fe f936 	bl	8000578 <__aeabi_f2d>
 800230c:	4604      	mov	r4, r0
 800230e:	460d      	mov	r5, r1
 8002310:	4b55      	ldr	r3, [pc, #340]	; (8002468 <constains_calculator+0x1dc>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4618      	mov	r0, r3
 8002316:	f7fe f92f 	bl	8000578 <__aeabi_f2d>
 800231a:	4680      	mov	r8, r0
 800231c:	4689      	mov	r9, r1
 800231e:	69b8      	ldr	r0, [r7, #24]
 8002320:	f7fe f92a 	bl	8000578 <__aeabi_f2d>
 8002324:	4602      	mov	r2, r0
 8002326:	460b      	mov	r3, r1
 8002328:	f7fd ffc8 	bl	80002bc <__adddf3>
 800232c:	4602      	mov	r2, r0
 800232e:	460b      	mov	r3, r1
 8002330:	4640      	mov	r0, r8
 8002332:	4649      	mov	r1, r9
 8002334:	f7fe faa2 	bl	800087c <__aeabi_ddiv>
 8002338:	4602      	mov	r2, r0
 800233a:	460b      	mov	r3, r1
 800233c:	4610      	mov	r0, r2
 800233e:	4619      	mov	r1, r3
 8002340:	f04f 0200 	mov.w	r2, #0
 8002344:	4b49      	ldr	r3, [pc, #292]	; (800246c <constains_calculator+0x1e0>)
 8002346:	f7fd ffb9 	bl	80002bc <__adddf3>
 800234a:	4602      	mov	r2, r0
 800234c:	460b      	mov	r3, r1
 800234e:	4690      	mov	r8, r2
 8002350:	4699      	mov	r9, r3
 8002352:	4b45      	ldr	r3, [pc, #276]	; (8002468 <constains_calculator+0x1dc>)
 8002354:	edd3 7a00 	vldr	s15, [r3]
 8002358:	ed97 7a05 	vldr	s14, [r7, #20]
 800235c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002360:	ee16 0a90 	vmov	r0, s13
 8002364:	f7fe f908 	bl	8000578 <__aeabi_f2d>
 8002368:	4602      	mov	r2, r0
 800236a:	460b      	mov	r3, r1
 800236c:	4640      	mov	r0, r8
 800236e:	4649      	mov	r1, r9
 8002370:	f7fd ffa4 	bl	80002bc <__adddf3>
 8002374:	4602      	mov	r2, r0
 8002376:	460b      	mov	r3, r1
 8002378:	4620      	mov	r0, r4
 800237a:	4629      	mov	r1, r5
 800237c:	f7fe f954 	bl	8000628 <__aeabi_dmul>
 8002380:	4602      	mov	r2, r0
 8002382:	460b      	mov	r3, r1
 8002384:	4610      	mov	r0, r2
 8002386:	4619      	mov	r1, r3
 8002388:	f7fe fc46 	bl	8000c18 <__aeabi_d2f>
 800238c:	4602      	mov	r2, r0
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	615a      	str	r2, [r3, #20]
	   ptrPIDHandler->q1 = -kp*(1-Ts/(2.0*ti)+(2.0*td)/Ts);
 8002392:	edd7 7a07 	vldr	s15, [r7, #28]
 8002396:	eef1 7a67 	vneg.f32	s15, s15
 800239a:	ee17 3a90 	vmov	r3, s15
 800239e:	4618      	mov	r0, r3
 80023a0:	f7fe f8ea 	bl	8000578 <__aeabi_f2d>
 80023a4:	4604      	mov	r4, r0
 80023a6:	460d      	mov	r5, r1
 80023a8:	4b2f      	ldr	r3, [pc, #188]	; (8002468 <constains_calculator+0x1dc>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7fe f8e3 	bl	8000578 <__aeabi_f2d>
 80023b2:	4680      	mov	r8, r0
 80023b4:	4689      	mov	r9, r1
 80023b6:	69b8      	ldr	r0, [r7, #24]
 80023b8:	f7fe f8de 	bl	8000578 <__aeabi_f2d>
 80023bc:	4602      	mov	r2, r0
 80023be:	460b      	mov	r3, r1
 80023c0:	f7fd ff7c 	bl	80002bc <__adddf3>
 80023c4:	4602      	mov	r2, r0
 80023c6:	460b      	mov	r3, r1
 80023c8:	4640      	mov	r0, r8
 80023ca:	4649      	mov	r1, r9
 80023cc:	f7fe fa56 	bl	800087c <__aeabi_ddiv>
 80023d0:	4602      	mov	r2, r0
 80023d2:	460b      	mov	r3, r1
 80023d4:	f04f 0000 	mov.w	r0, #0
 80023d8:	4924      	ldr	r1, [pc, #144]	; (800246c <constains_calculator+0x1e0>)
 80023da:	f7fd ff6d 	bl	80002b8 <__aeabi_dsub>
 80023de:	4602      	mov	r2, r0
 80023e0:	460b      	mov	r3, r1
 80023e2:	4690      	mov	r8, r2
 80023e4:	4699      	mov	r9, r3
 80023e6:	6978      	ldr	r0, [r7, #20]
 80023e8:	f7fe f8c6 	bl	8000578 <__aeabi_f2d>
 80023ec:	4602      	mov	r2, r0
 80023ee:	460b      	mov	r3, r1
 80023f0:	f7fd ff64 	bl	80002bc <__adddf3>
 80023f4:	4602      	mov	r2, r0
 80023f6:	460b      	mov	r3, r1
 80023f8:	4692      	mov	sl, r2
 80023fa:	469b      	mov	fp, r3
 80023fc:	4b1a      	ldr	r3, [pc, #104]	; (8002468 <constains_calculator+0x1dc>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4618      	mov	r0, r3
 8002402:	f7fe f8b9 	bl	8000578 <__aeabi_f2d>
 8002406:	4602      	mov	r2, r0
 8002408:	460b      	mov	r3, r1
 800240a:	4650      	mov	r0, sl
 800240c:	4659      	mov	r1, fp
 800240e:	f7fe fa35 	bl	800087c <__aeabi_ddiv>
 8002412:	4602      	mov	r2, r0
 8002414:	460b      	mov	r3, r1
 8002416:	4640      	mov	r0, r8
 8002418:	4649      	mov	r1, r9
 800241a:	f7fd ff4f 	bl	80002bc <__adddf3>
 800241e:	4602      	mov	r2, r0
 8002420:	460b      	mov	r3, r1
 8002422:	4620      	mov	r0, r4
 8002424:	4629      	mov	r1, r5
 8002426:	f7fe f8ff 	bl	8000628 <__aeabi_dmul>
 800242a:	4602      	mov	r2, r0
 800242c:	460b      	mov	r3, r1
 800242e:	4610      	mov	r0, r2
 8002430:	4619      	mov	r1, r3
 8002432:	f7fe fbf1 	bl	8000c18 <__aeabi_d2f>
 8002436:	4602      	mov	r2, r0
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	619a      	str	r2, [r3, #24]
	   ptrPIDHandler->q2 = (kp*td)/Ts;
 800243c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002440:	edd7 7a05 	vldr	s15, [r7, #20]
 8002444:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002448:	4b07      	ldr	r3, [pc, #28]	; (8002468 <constains_calculator+0x1dc>)
 800244a:	ed93 7a00 	vldr	s14, [r3]
 800244e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	edc3 7a07 	vstr	s15, [r3, #28]
}
 8002458:	bf00      	nop
 800245a:	3720      	adds	r7, #32
 800245c:	46bd      	mov	sp, r7
 800245e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002462:	bf00      	nop
 8002464:	3ff33333 	.word	0x3ff33333
 8002468:	20000004 	.word	0x20000004
 800246c:	3ff00000 	.word	0x3ff00000

08002470 <BasicTimer2_Callback>:
//----------------------------Inicio de la definicion de las funciones ISR---------------------------------------

//-------------------------BlinkyLed--------------------------------
//Definimos la funcion que se desea ejecutar cuando se genera la interrupcion por el TIM2
void BasicTimer2_Callback(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
	GPIOxTooglePin(&handler_BlinkyPin);
 8002474:	4802      	ldr	r0, [pc, #8]	; (8002480 <BasicTimer2_Callback+0x10>)
 8002476:	f002 fa82 	bl	800497e <GPIOxTooglePin>
}
 800247a:	bf00      	nop
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	20000204 	.word	0x20000204

08002484 <BasicUSART1_Callback>:

//-------------------------USARTRX--------------------------------
//Definimos la funcion que se desea ejecutar cuando se genera la interrupcion por el USART2
void BasicUSART1_Callback(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0
	//Guardamos el caracter recibido
	charRead = getRxData();
 8002488:	f003 fc28 	bl	8005cdc <getRxData>
 800248c:	4603      	mov	r3, r0
 800248e:	461a      	mov	r2, r3
 8002490:	4b02      	ldr	r3, [pc, #8]	; (800249c <BasicUSART1_Callback+0x18>)
 8002492:	701a      	strb	r2, [r3, #0]
	//Funcion que almacena los caracteres del comando recibido
	recepcionCommand();
 8002494:	f000 f938 	bl	8002708 <recepcionCommand>
}
 8002498:	bf00      	nop
 800249a:	bd80      	pop	{r7, pc}
 800249c:	20000000 	.word	0x20000000

080024a0 <BasicTimer3_Callback>:

//-------------------------study--------------------------------
//Definimos la funcion que se desea ejecutar cuando se genera la interrupcion por el TIM2
void BasicTimer3_Callback(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	ed2d 8b02 	vpush	{d8}
 80024a6:	af00      	add	r7, sp, #0
	//----------------Accion a Realizar con el tiempo del TIMER--------------------
	//Calculamos el angulo
	ang_Row = getAngle(&handler_MPUAccel_MPU6050, &sample_Gyro, ang_Row, READ_GYRO_Z, gyro_offset);
 80024a8:	4b75      	ldr	r3, [pc, #468]	; (8002680 <BasicTimer3_Callback+0x1e0>)
 80024aa:	edd3 7a00 	vldr	s15, [r3]
 80024ae:	4b75      	ldr	r3, [pc, #468]	; (8002684 <BasicTimer3_Callback+0x1e4>)
 80024b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024b4:	2205      	movs	r2, #5
 80024b6:	eeb0 0a67 	vmov.f32	s0, s15
 80024ba:	4973      	ldr	r1, [pc, #460]	; (8002688 <BasicTimer3_Callback+0x1e8>)
 80024bc:	4873      	ldr	r0, [pc, #460]	; (800268c <BasicTimer3_Callback+0x1ec>)
 80024be:	f7ff f97f 	bl	80017c0 <getAngle>
 80024c2:	eef0 7a40 	vmov.f32	s15, s0
 80024c6:	4b6e      	ldr	r3, [pc, #440]	; (8002680 <BasicTimer3_Callback+0x1e0>)
 80024c8:	edc3 7a00 	vstr	s15, [r3]
	//Acumulamos los angulos
	sum_ang += ang_Row;
 80024cc:	4b70      	ldr	r3, [pc, #448]	; (8002690 <BasicTimer3_Callback+0x1f0>)
 80024ce:	ed93 7a00 	vldr	s14, [r3]
 80024d2:	4b6b      	ldr	r3, [pc, #428]	; (8002680 <BasicTimer3_Callback+0x1e0>)
 80024d4:	edd3 7a00 	vldr	s15, [r3]
 80024d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024dc:	4b6c      	ldr	r3, [pc, #432]	; (8002690 <BasicTimer3_Callback+0x1f0>)
 80024de:	edc3 7a00 	vstr	s15, [r3]
	//Se acumula el tiempo
	time_accumulated += sample_Gyro.delta_timer;
 80024e2:	4b69      	ldr	r3, [pc, #420]	; (8002688 <BasicTimer3_Callback+0x1e8>)
 80024e4:	891a      	ldrh	r2, [r3, #8]
 80024e6:	4b6b      	ldr	r3, [pc, #428]	; (8002694 <BasicTimer3_Callback+0x1f4>)
 80024e8:	881b      	ldrh	r3, [r3, #0]
 80024ea:	4413      	add	r3, r2
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	4b69      	ldr	r3, [pc, #420]	; (8002694 <BasicTimer3_Callback+0x1f4>)
 80024f0:	801a      	strh	r2, [r3, #0]

	//----------------Accion a realizar con un tiempo especifico--------------------
	if(counting_action>=timeAction_TIMER_Sampling)
 80024f2:	4b69      	ldr	r3, [pc, #420]	; (8002698 <BasicTimer3_Callback+0x1f8>)
 80024f4:	881a      	ldrh	r2, [r3, #0]
 80024f6:	4b69      	ldr	r3, [pc, #420]	; (800269c <BasicTimer3_Callback+0x1fc>)
 80024f8:	881b      	ldrh	r3, [r3, #0]
 80024fa:	429a      	cmp	r2, r3
 80024fc:	f0c0 80b0 	bcc.w	8002660 <BasicTimer3_Callback+0x1c0>
	{
		//Guardamos el tiempo entre acciones especificas
		time_accion = time_accumulated;
 8002500:	4b64      	ldr	r3, [pc, #400]	; (8002694 <BasicTimer3_Callback+0x1f4>)
 8002502:	881b      	ldrh	r3, [r3, #0]
 8002504:	461a      	mov	r2, r3
 8002506:	4b66      	ldr	r3, [pc, #408]	; (80026a0 <BasicTimer3_Callback+0x200>)
 8002508:	601a      	str	r2, [r3, #0]
		//Reiniciamos tiempo
		time_accumulated = 0;
 800250a:	4b62      	ldr	r3, [pc, #392]	; (8002694 <BasicTimer3_Callback+0x1f4>)
 800250c:	2200      	movs	r2, #0
 800250e:	801a      	strh	r2, [r3, #0]
		//Calculamos el angulo promedio y la establecemis como el angulo relativo
		prom_ang = sum_ang/counting_action;
 8002510:	4b5f      	ldr	r3, [pc, #380]	; (8002690 <BasicTimer3_Callback+0x1f0>)
 8002512:	edd3 6a00 	vldr	s13, [r3]
 8002516:	4b60      	ldr	r3, [pc, #384]	; (8002698 <BasicTimer3_Callback+0x1f8>)
 8002518:	881b      	ldrh	r3, [r3, #0]
 800251a:	ee07 3a90 	vmov	s15, r3
 800251e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002522:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002526:	4b5f      	ldr	r3, [pc, #380]	; (80026a4 <BasicTimer3_Callback+0x204>)
 8002528:	edc3 7a00 	vstr	s15, [r3]
		parameter_Posicion_Robot.phi_relativo = (prom_ang*PI)/180;          //[rad]
 800252c:	4b5d      	ldr	r3, [pc, #372]	; (80026a4 <BasicTimer3_Callback+0x204>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4618      	mov	r0, r3
 8002532:	f7fe f821 	bl	8000578 <__aeabi_f2d>
 8002536:	a350      	add	r3, pc, #320	; (adr r3, 8002678 <BasicTimer3_Callback+0x1d8>)
 8002538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800253c:	f7fe f874 	bl	8000628 <__aeabi_dmul>
 8002540:	4602      	mov	r2, r0
 8002542:	460b      	mov	r3, r1
 8002544:	4610      	mov	r0, r2
 8002546:	4619      	mov	r1, r3
 8002548:	f04f 0200 	mov.w	r2, #0
 800254c:	4b56      	ldr	r3, [pc, #344]	; (80026a8 <BasicTimer3_Callback+0x208>)
 800254e:	f7fe f995 	bl	800087c <__aeabi_ddiv>
 8002552:	4602      	mov	r2, r0
 8002554:	460b      	mov	r3, r1
 8002556:	4610      	mov	r0, r2
 8002558:	4619      	mov	r1, r3
 800255a:	f7fe fb5d 	bl	8000c18 <__aeabi_d2f>
 800255e:	4603      	mov	r3, r0
 8002560:	4a52      	ldr	r2, [pc, #328]	; (80026ac <BasicTimer3_Callback+0x20c>)
 8002562:	6013      	str	r3, [r2, #0]
		parameter_Posicion_Robot.phi_relativo = atan2(sin(parameter_Posicion_Robot.phi_relativo),cos(parameter_Posicion_Robot.phi_relativo));
 8002564:	4b51      	ldr	r3, [pc, #324]	; (80026ac <BasicTimer3_Callback+0x20c>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4618      	mov	r0, r3
 800256a:	f7fe f805 	bl	8000578 <__aeabi_f2d>
 800256e:	4602      	mov	r2, r0
 8002570:	460b      	mov	r3, r1
 8002572:	ec43 2b10 	vmov	d0, r2, r3
 8002576:	f008 feab 	bl	800b2d0 <sin>
 800257a:	eeb0 8a40 	vmov.f32	s16, s0
 800257e:	eef0 8a60 	vmov.f32	s17, s1
 8002582:	4b4a      	ldr	r3, [pc, #296]	; (80026ac <BasicTimer3_Callback+0x20c>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4618      	mov	r0, r3
 8002588:	f7fd fff6 	bl	8000578 <__aeabi_f2d>
 800258c:	4602      	mov	r2, r0
 800258e:	460b      	mov	r3, r1
 8002590:	ec43 2b10 	vmov	d0, r2, r3
 8002594:	f008 fe48 	bl	800b228 <cos>
 8002598:	eeb0 7a40 	vmov.f32	s14, s0
 800259c:	eef0 7a60 	vmov.f32	s15, s1
 80025a0:	eeb0 1a47 	vmov.f32	s2, s14
 80025a4:	eef0 1a67 	vmov.f32	s3, s15
 80025a8:	eeb0 0a48 	vmov.f32	s0, s16
 80025ac:	eef0 0a68 	vmov.f32	s1, s17
 80025b0:	f008 fee6 	bl	800b380 <atan2>
 80025b4:	ec53 2b10 	vmov	r2, r3, d0
 80025b8:	4610      	mov	r0, r2
 80025ba:	4619      	mov	r1, r3
 80025bc:	f7fe fb2c 	bl	8000c18 <__aeabi_d2f>
 80025c0:	4603      	mov	r3, r0
 80025c2:	4a3a      	ldr	r2, [pc, #232]	; (80026ac <BasicTimer3_Callback+0x20c>)
 80025c4:	6013      	str	r3, [r2, #0]
		//Reiniciamos variable
		sum_ang = 0;
 80025c6:	4b32      	ldr	r3, [pc, #200]	; (8002690 <BasicTimer3_Callback+0x1f0>)
 80025c8:	f04f 0200 	mov.w	r2, #0
 80025cc:	601a      	str	r2, [r3, #0]
		//Verificamos modo
		if(flag_mode == 1)
 80025ce:	4b38      	ldr	r3, [pc, #224]	; (80026b0 <BasicTimer3_Callback+0x210>)
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d13d      	bne.n	8002652 <BasicTimer3_Callback+0x1b2>
		{
			//Calculamos la velocidad
			handler_Motor_L.parametersMotor.distance = (cm_L*handler_Motor_L.parametersMotor.count);                   //[mm]
 80025d6:	4b37      	ldr	r3, [pc, #220]	; (80026b4 <BasicTimer3_Callback+0x214>)
 80025d8:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80025da:	ee07 3a90 	vmov	s15, r3
 80025de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025e2:	4b35      	ldr	r3, [pc, #212]	; (80026b8 <BasicTimer3_Callback+0x218>)
 80025e4:	edd3 7a00 	vldr	s15, [r3]
 80025e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ec:	4b31      	ldr	r3, [pc, #196]	; (80026b4 <BasicTimer3_Callback+0x214>)
 80025ee:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
			handler_Motor_R.parametersMotor.distance = (cm_R*handler_Motor_R.parametersMotor.count);				   //[mm]
 80025f2:	4b32      	ldr	r3, [pc, #200]	; (80026bc <BasicTimer3_Callback+0x21c>)
 80025f4:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80025f6:	ee07 3a90 	vmov	s15, r3
 80025fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025fe:	4b30      	ldr	r3, [pc, #192]	; (80026c0 <BasicTimer3_Callback+0x220>)
 8002600:	edd3 7a00 	vldr	s15, [r3]
 8002604:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002608:	4b2c      	ldr	r3, [pc, #176]	; (80026bc <BasicTimer3_Callback+0x21c>)
 800260a:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
			handler_Motor_L.parametersMotor.velocity = handler_Motor_L.parametersMotor.distance/time_accion;           //[m/s]
 800260e:	4b29      	ldr	r3, [pc, #164]	; (80026b4 <BasicTimer3_Callback+0x214>)
 8002610:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8002614:	4b22      	ldr	r3, [pc, #136]	; (80026a0 <BasicTimer3_Callback+0x200>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	ee07 3a90 	vmov	s15, r3
 800261c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002620:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002624:	4b23      	ldr	r3, [pc, #140]	; (80026b4 <BasicTimer3_Callback+0x214>)
 8002626:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
			handler_Motor_R.parametersMotor.velocity = handler_Motor_R.parametersMotor.distance/time_accion;          //[m/s]
 800262a:	4b24      	ldr	r3, [pc, #144]	; (80026bc <BasicTimer3_Callback+0x21c>)
 800262c:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8002630:	4b1b      	ldr	r3, [pc, #108]	; (80026a0 <BasicTimer3_Callback+0x200>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	ee07 3a90 	vmov	s15, r3
 8002638:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800263c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002640:	4b1e      	ldr	r3, [pc, #120]	; (80026bc <BasicTimer3_Callback+0x21c>)
 8002642:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
			//Reiniciamos el numero de conteos
			handler_Motor_R.parametersMotor.count = 0;
 8002646:	4b1d      	ldr	r3, [pc, #116]	; (80026bc <BasicTimer3_Callback+0x21c>)
 8002648:	2200      	movs	r2, #0
 800264a:	861a      	strh	r2, [r3, #48]	; 0x30
			handler_Motor_L.parametersMotor.count = 0;
 800264c:	4b19      	ldr	r3, [pc, #100]	; (80026b4 <BasicTimer3_Callback+0x214>)
 800264e:	2200      	movs	r2, #0
 8002650:	861a      	strh	r2, [r3, #48]	; 0x30
		}
		//Reiniciamos el contador de accion
		counting_action = 0;
 8002652:	4b11      	ldr	r3, [pc, #68]	; (8002698 <BasicTimer3_Callback+0x1f8>)
 8002654:	2200      	movs	r2, #0
 8002656:	801a      	strh	r2, [r3, #0]
		//Levantamos bandera
		flag_action = 1;
 8002658:	4b1a      	ldr	r3, [pc, #104]	; (80026c4 <BasicTimer3_Callback+0x224>)
 800265a:	2201      	movs	r2, #1
 800265c:	701a      	strb	r2, [r3, #0]
	}
	else{ counting_action++; }

}
 800265e:	e005      	b.n	800266c <BasicTimer3_Callback+0x1cc>
	else{ counting_action++; }
 8002660:	4b0d      	ldr	r3, [pc, #52]	; (8002698 <BasicTimer3_Callback+0x1f8>)
 8002662:	881b      	ldrh	r3, [r3, #0]
 8002664:	3301      	adds	r3, #1
 8002666:	b29a      	uxth	r2, r3
 8002668:	4b0b      	ldr	r3, [pc, #44]	; (8002698 <BasicTimer3_Callback+0x1f8>)
 800266a:	801a      	strh	r2, [r3, #0]
}
 800266c:	bf00      	nop
 800266e:	46bd      	mov	sp, r7
 8002670:	ecbd 8b02 	vpop	{d8}
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	54442d18 	.word	0x54442d18
 800267c:	400921fb 	.word	0x400921fb
 8002680:	20000408 	.word	0x20000408
 8002684:	2000040c 	.word	0x2000040c
 8002688:	20000460 	.word	0x20000460
 800268c:	20000274 	.word	0x20000274
 8002690:	20000478 	.word	0x20000478
 8002694:	200004b4 	.word	0x200004b4
 8002698:	200004b6 	.word	0x200004b6
 800269c:	20000008 	.word	0x20000008
 80026a0:	200004b0 	.word	0x200004b0
 80026a4:	2000047c 	.word	0x2000047c
 80026a8:	40668000 	.word	0x40668000
 80026ac:	20000440 	.word	0x20000440
 80026b0:	20000499 	.word	0x20000499
 80026b4:	20000394 	.word	0x20000394
 80026b8:	20000488 	.word	0x20000488
 80026bc:	20000310 	.word	0x20000310
 80026c0:	2000048c 	.word	0x2000048c
 80026c4:	20000498 	.word	0x20000498

080026c8 <callback_extInt1>:

//-------------------------Fotocompuerta--------------------------------
//Definimos la funcion que se desea ejecutar cuando se genera la interrupcion por el EXTI13 y EXTI13
void callback_extInt1(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
	//Aumentamos valor en als cuentas
	handler_Motor_R.parametersMotor.count++;
 80026cc:	4b05      	ldr	r3, [pc, #20]	; (80026e4 <callback_extInt1+0x1c>)
 80026ce:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80026d0:	3301      	adds	r3, #1
 80026d2:	b29a      	uxth	r2, r3
 80026d4:	4b03      	ldr	r3, [pc, #12]	; (80026e4 <callback_extInt1+0x1c>)
 80026d6:	861a      	strh	r2, [r3, #48]	; 0x30
}
 80026d8:	bf00      	nop
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	20000310 	.word	0x20000310

080026e8 <callback_extInt3>:
void callback_extInt3(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
	//Aumentamos valor en las cuentas
	handler_Motor_L.parametersMotor.count++;
 80026ec:	4b05      	ldr	r3, [pc, #20]	; (8002704 <callback_extInt3+0x1c>)
 80026ee:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80026f0:	3301      	adds	r3, #1
 80026f2:	b29a      	uxth	r2, r3
 80026f4:	4b03      	ldr	r3, [pc, #12]	; (8002704 <callback_extInt3+0x1c>)
 80026f6:	861a      	strh	r2, [r3, #48]	; 0x30
}
 80026f8:	bf00      	nop
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	20000394 	.word	0x20000394

08002708 <recepcionCommand>:

//----------------------------Inicio de la definicion de las funciones de los comandos----------------------------------------

//Funcion que recibe los caracteres del comando recibido
void recepcionCommand(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
	if(charRead == '@')
 800270c:	4b11      	ldr	r3, [pc, #68]	; (8002754 <recepcionCommand+0x4c>)
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	2b40      	cmp	r3, #64	; 0x40
 8002712:	d10c      	bne.n	800272e <recepcionCommand+0x26>
	{
		//Almacenamos el elemento nulo
		bufferRecepcion[counterRecepcion] = '\0';
 8002714:	4b10      	ldr	r3, [pc, #64]	; (8002758 <recepcionCommand+0x50>)
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	461a      	mov	r2, r3
 800271a:	4b10      	ldr	r3, [pc, #64]	; (800275c <recepcionCommand+0x54>)
 800271c:	2100      	movs	r1, #0
 800271e:	5499      	strb	r1, [r3, r2]
		//Establecemos la bandera como alta
		commandComplete = 1;
 8002720:	4b0f      	ldr	r3, [pc, #60]	; (8002760 <recepcionCommand+0x58>)
 8002722:	2201      	movs	r2, #1
 8002724:	701a      	strb	r2, [r3, #0]
		//Reiniciamos la variable
		counterRecepcion = 0;
 8002726:	4b0c      	ldr	r3, [pc, #48]	; (8002758 <recepcionCommand+0x50>)
 8002728:	2200      	movs	r2, #0
 800272a:	701a      	strb	r2, [r3, #0]
		//Aumentamos en uno la posicion del arreglo
		counterRecepcion++;
		//Reiniciamos la variable
	}

}
 800272c:	e00c      	b.n	8002748 <recepcionCommand+0x40>
		bufferRecepcion[counterRecepcion] = charRead;
 800272e:	4b0a      	ldr	r3, [pc, #40]	; (8002758 <recepcionCommand+0x50>)
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	461a      	mov	r2, r3
 8002734:	4b07      	ldr	r3, [pc, #28]	; (8002754 <recepcionCommand+0x4c>)
 8002736:	7819      	ldrb	r1, [r3, #0]
 8002738:	4b08      	ldr	r3, [pc, #32]	; (800275c <recepcionCommand+0x54>)
 800273a:	5499      	strb	r1, [r3, r2]
		counterRecepcion++;
 800273c:	4b06      	ldr	r3, [pc, #24]	; (8002758 <recepcionCommand+0x50>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	3301      	adds	r3, #1
 8002742:	b2da      	uxtb	r2, r3
 8002744:	4b04      	ldr	r3, [pc, #16]	; (8002758 <recepcionCommand+0x50>)
 8002746:	701a      	strb	r2, [r3, #0]
}
 8002748:	bf00      	nop
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	20000000 	.word	0x20000000
 8002758:	200004b8 	.word	0x200004b8
 800275c:	200004bc 	.word	0x200004bc
 8002760:	2000000c 	.word	0x2000000c

08002764 <runCommand>:

//Funcion que ejecuta el comando ingresando
void runCommand(char *prtcommand)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b09a      	sub	sp, #104	; 0x68
 8002768:	af04      	add	r7, sp, #16
 800276a:	6078      	str	r0, [r7, #4]
	//Variables para almacenar los elmentos que entrega el comando luego de ser divididos por la funcion sscanf
	char cmd[64]= {0};
 800276c:	2300      	movs	r3, #0
 800276e:	61bb      	str	r3, [r7, #24]
 8002770:	f107 031c 	add.w	r3, r7, #28
 8002774:	223c      	movs	r2, #60	; 0x3c
 8002776:	2100      	movs	r1, #0
 8002778:	4618      	mov	r0, r3
 800277a:	f003 fca3 	bl	80060c4 <memset>
	int firtsParameter = 0;
 800277e:	2300      	movs	r3, #0
 8002780:	617b      	str	r3, [r7, #20]
	int secondParameter = 0;
 8002782:	2300      	movs	r3, #0
 8002784:	613b      	str	r3, [r7, #16]
	int thirdParameter = 0;
 8002786:	2300      	movs	r3, #0
 8002788:	60fb      	str	r3, [r7, #12]
	int forthParameter = 0;
 800278a:	2300      	movs	r3, #0
 800278c:	60bb      	str	r3, [r7, #8]
	//char bufferMsg[64]= {0};

	//Funcion que lee la cadena de caracteres y la divide en los elementos definidos
	sscanf(prtcommand, "%s %u %u %u %u", cmd, &firtsParameter, &secondParameter, &thirdParameter, &forthParameter);
 800278e:	f107 0114 	add.w	r1, r7, #20
 8002792:	f107 0218 	add.w	r2, r7, #24
 8002796:	f107 0308 	add.w	r3, r7, #8
 800279a:	9302      	str	r3, [sp, #8]
 800279c:	f107 030c 	add.w	r3, r7, #12
 80027a0:	9301      	str	r3, [sp, #4]
 80027a2:	f107 0310 	add.w	r3, r7, #16
 80027a6:	9300      	str	r3, [sp, #0]
 80027a8:	460b      	mov	r3, r1
 80027aa:	4952      	ldr	r1, [pc, #328]	; (80028f4 <runCommand+0x190>)
 80027ac:	6878      	ldr	r0, [r7, #4]
 80027ae:	f004 fb31 	bl	8006e14 <siscanf>

	//Imprime lista que muestra los comandos que tiene el dispositivo
	if(strcmp(cmd, "help")==0)
 80027b2:	f107 0318 	add.w	r3, r7, #24
 80027b6:	4950      	ldr	r1, [pc, #320]	; (80028f8 <runCommand+0x194>)
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7fd fd11 	bl	80001e0 <strcmp>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d120      	bne.n	8002806 <runCommand+0xa2>
	{
		writeMsgForTXE(&handler_USART_USB, "Help Menu: \n");
 80027c4:	494d      	ldr	r1, [pc, #308]	; (80028fc <runCommand+0x198>)
 80027c6:	484e      	ldr	r0, [pc, #312]	; (8002900 <runCommand+0x19c>)
 80027c8:	f003 fa4a 	bl	8005c60 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "1) help  ---Imprime lista de comandos. \n");
 80027cc:	494d      	ldr	r1, [pc, #308]	; (8002904 <runCommand+0x1a0>)
 80027ce:	484c      	ldr	r0, [pc, #304]	; (8002900 <runCommand+0x19c>)
 80027d0:	f003 fa46 	bl	8005c60 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "2) init --- Reinicia las coordenadas globales \n");
 80027d4:	494c      	ldr	r1, [pc, #304]	; (8002908 <runCommand+0x1a4>)
 80027d6:	484a      	ldr	r0, [pc, #296]	; (8002900 <runCommand+0x19c>)
 80027d8:	f003 fa42 	bl	8005c60 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "3) frequency # --- Cambiar el valor de la frecuenencia de las pruebas, [HZ] \n");
 80027dc:	494b      	ldr	r1, [pc, #300]	; (800290c <runCommand+0x1a8>)
 80027de:	4848      	ldr	r0, [pc, #288]	; (8002900 <runCommand+0x19c>)
 80027e0:	f003 fa3e 	bl	8005c60 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "4) line # # ---Inicia Linea recta, #: dist [mm], #: dutty \n");
 80027e4:	494a      	ldr	r1, [pc, #296]	; (8002910 <runCommand+0x1ac>)
 80027e6:	4846      	ldr	r0, [pc, #280]	; (8002900 <runCommand+0x19c>)
 80027e8:	f003 fa3a 	bl	8005c60 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "5) turn # # # ---Iniciamos el giro del robot #: ang [grados]# :dir #:dutty \n");
 80027ec:	4949      	ldr	r1, [pc, #292]	; (8002914 <runCommand+0x1b0>)
 80027ee:	4844      	ldr	r0, [pc, #272]	; (8002900 <runCommand+0x19c>)
 80027f0:	f003 fa36 	bl	8005c60 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "6) stop --- Para el estudio en medio de la ejecucion \n");
 80027f4:	4948      	ldr	r1, [pc, #288]	; (8002918 <runCommand+0x1b4>)
 80027f6:	4842      	ldr	r0, [pc, #264]	; (8002900 <runCommand+0x19c>)
 80027f8:	f003 fa32 	bl	8005c60 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "0) const # # # ---Constantes del PID #: kp,ti,td \n");
 80027fc:	4947      	ldr	r1, [pc, #284]	; (800291c <runCommand+0x1b8>)
 80027fe:	4840      	ldr	r0, [pc, #256]	; (8002900 <runCommand+0x19c>)
 8002800:	f003 fa2e 	bl	8005c60 <writeMsgForTXE>
		//Se imprime que el comando no fue valido
		writeMsgForTXE(&handler_USART_USB, "Comando no correcto \n");
	}


}
 8002804:	e072      	b.n	80028ec <runCommand+0x188>
	else if (strcmp(cmd, "frequency") == 0)
 8002806:	f107 0318 	add.w	r3, r7, #24
 800280a:	4945      	ldr	r1, [pc, #276]	; (8002920 <runCommand+0x1bc>)
 800280c:	4618      	mov	r0, r3
 800280e:	f7fd fce7 	bl	80001e0 <strcmp>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d107      	bne.n	8002828 <runCommand+0xc4>
		frequency_PWM_Motor = 100000/firtsParameter;
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	4a42      	ldr	r2, [pc, #264]	; (8002924 <runCommand+0x1c0>)
 800281c:	fb92 f3f3 	sdiv	r3, r2, r3
 8002820:	b29a      	uxth	r2, r3
 8002822:	4b41      	ldr	r3, [pc, #260]	; (8002928 <runCommand+0x1c4>)
 8002824:	801a      	strh	r2, [r3, #0]
}
 8002826:	e061      	b.n	80028ec <runCommand+0x188>
	else if (strcmp(cmd, "line") == 0)
 8002828:	f107 0318 	add.w	r3, r7, #24
 800282c:	493f      	ldr	r1, [pc, #252]	; (800292c <runCommand+0x1c8>)
 800282e:	4618      	mov	r0, r3
 8002830:	f7fd fcd6 	bl	80001e0 <strcmp>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d108      	bne.n	800284c <runCommand+0xe8>
		straight_line(firtsParameter,secondParameter);
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	b29b      	uxth	r3, r3
 800283e:	693a      	ldr	r2, [r7, #16]
 8002840:	b2d2      	uxtb	r2, r2
 8002842:	4611      	mov	r1, r2
 8002844:	4618      	mov	r0, r3
 8002846:	f000 f883 	bl	8002950 <straight_line>
}
 800284a:	e04f      	b.n	80028ec <runCommand+0x188>
	else if (strcmp(cmd, "const") == 0)
 800284c:	f107 0318 	add.w	r3, r7, #24
 8002850:	4937      	ldr	r1, [pc, #220]	; (8002930 <runCommand+0x1cc>)
 8002852:	4618      	mov	r0, r3
 8002854:	f7fd fcc4 	bl	80001e0 <strcmp>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d10c      	bne.n	8002878 <runCommand+0x114>
		parameter_PID_distace.kp = firtsParameter;
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	b29a      	uxth	r2, r3
 8002862:	4b34      	ldr	r3, [pc, #208]	; (8002934 <runCommand+0x1d0>)
 8002864:	851a      	strh	r2, [r3, #40]	; 0x28
		parameter_PID_distace.ki = secondParameter;
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	b29a      	uxth	r2, r3
 800286a:	4b32      	ldr	r3, [pc, #200]	; (8002934 <runCommand+0x1d0>)
 800286c:	855a      	strh	r2, [r3, #42]	; 0x2a
		parameter_PID_distace.kd = thirdParameter;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	b29a      	uxth	r2, r3
 8002872:	4b30      	ldr	r3, [pc, #192]	; (8002934 <runCommand+0x1d0>)
 8002874:	859a      	strh	r2, [r3, #44]	; 0x2c
}
 8002876:	e039      	b.n	80028ec <runCommand+0x188>
	else if (strcmp(cmd, "turn") == 0)
 8002878:	f107 0318 	add.w	r3, r7, #24
 800287c:	492e      	ldr	r1, [pc, #184]	; (8002938 <runCommand+0x1d4>)
 800287e:	4618      	mov	r0, r3
 8002880:	f7fd fcae 	bl	80001e0 <strcmp>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d109      	bne.n	800289e <runCommand+0x13a>
		turn_itself(firtsParameter, secondParameter, thirdParameter);   //a = [grados], b = Direccion giro, c = Porcentaje dutty
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	b29b      	uxth	r3, r3
 800288e:	693a      	ldr	r2, [r7, #16]
 8002890:	b2d1      	uxtb	r1, r2
 8002892:	68fa      	ldr	r2, [r7, #12]
 8002894:	b2d2      	uxtb	r2, r2
 8002896:	4618      	mov	r0, r3
 8002898:	f000 f92e 	bl	8002af8 <turn_itself>
}
 800289c:	e026      	b.n	80028ec <runCommand+0x188>
	else if (strcmp(cmd, "stop") == 0)
 800289e:	f107 0318 	add.w	r3, r7, #24
 80028a2:	4926      	ldr	r1, [pc, #152]	; (800293c <runCommand+0x1d8>)
 80028a4:	4618      	mov	r0, r3
 80028a6:	f7fd fc9b 	bl	80001e0 <strcmp>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d107      	bne.n	80028c0 <runCommand+0x15c>
		status_motor(RESET);
 80028b0:	2080      	movs	r0, #128	; 0x80
 80028b2:	f000 faf7 	bl	8002ea4 <status_motor>
		writeMsgForTXE(&handler_USART_USB, "Estudio finalizado \n");
 80028b6:	4922      	ldr	r1, [pc, #136]	; (8002940 <runCommand+0x1dc>)
 80028b8:	4811      	ldr	r0, [pc, #68]	; (8002900 <runCommand+0x19c>)
 80028ba:	f003 f9d1 	bl	8005c60 <writeMsgForTXE>
}
 80028be:	e015      	b.n	80028ec <runCommand+0x188>
	else if (strcmp(cmd, "init") == 0)
 80028c0:	f107 0318 	add.w	r3, r7, #24
 80028c4:	491f      	ldr	r1, [pc, #124]	; (8002944 <runCommand+0x1e0>)
 80028c6:	4618      	mov	r0, r3
 80028c8:	f7fd fc8a 	bl	80001e0 <strcmp>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d108      	bne.n	80028e4 <runCommand+0x180>
		parameter_Posicion_Robot.xg_position_inicial = parameter_Posicion_Robot.yg_position_inicial = 0;
 80028d2:	4b1d      	ldr	r3, [pc, #116]	; (8002948 <runCommand+0x1e4>)
 80028d4:	f04f 0200 	mov.w	r2, #0
 80028d8:	611a      	str	r2, [r3, #16]
 80028da:	4b1b      	ldr	r3, [pc, #108]	; (8002948 <runCommand+0x1e4>)
 80028dc:	691b      	ldr	r3, [r3, #16]
 80028de:	4a1a      	ldr	r2, [pc, #104]	; (8002948 <runCommand+0x1e4>)
 80028e0:	60d3      	str	r3, [r2, #12]
}
 80028e2:	e003      	b.n	80028ec <runCommand+0x188>
		writeMsgForTXE(&handler_USART_USB, "Comando no correcto \n");
 80028e4:	4919      	ldr	r1, [pc, #100]	; (800294c <runCommand+0x1e8>)
 80028e6:	4806      	ldr	r0, [pc, #24]	; (8002900 <runCommand+0x19c>)
 80028e8:	f003 f9ba 	bl	8005c60 <writeMsgForTXE>
}
 80028ec:	bf00      	nop
 80028ee:	3758      	adds	r7, #88	; 0x58
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	0800c878 	.word	0x0800c878
 80028f8:	0800c888 	.word	0x0800c888
 80028fc:	0800c890 	.word	0x0800c890
 8002900:	20000294 	.word	0x20000294
 8002904:	0800c8a0 	.word	0x0800c8a0
 8002908:	0800c8cc 	.word	0x0800c8cc
 800290c:	0800c8fc 	.word	0x0800c8fc
 8002910:	0800c94c 	.word	0x0800c94c
 8002914:	0800c988 	.word	0x0800c988
 8002918:	0800c9d8 	.word	0x0800c9d8
 800291c:	0800ca10 	.word	0x0800ca10
 8002920:	0800ca44 	.word	0x0800ca44
 8002924:	000186a0 	.word	0x000186a0
 8002928:	2000000a 	.word	0x2000000a
 800292c:	0800ca50 	.word	0x0800ca50
 8002930:	0800ca58 	.word	0x0800ca58
 8002934:	20000410 	.word	0x20000410
 8002938:	0800ca60 	.word	0x0800ca60
 800293c:	0800ca68 	.word	0x0800ca68
 8002940:	0800ca70 	.word	0x0800ca70
 8002944:	0800ca88 	.word	0x0800ca88
 8002948:	20000440 	.word	0x20000440
 800294c:	0800ca90 	.word	0x0800ca90

08002950 <straight_line>:


//------------------------------Inicio de la definicion de funciones del modo----------------------------------------
//------linea recta------
void straight_line(uint16_t distance_straight_line, uint8_t value_dutty)   //a = [mm], b = porcentaje
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	4603      	mov	r3, r0
 8002958:	460a      	mov	r2, r1
 800295a:	80fb      	strh	r3, [r7, #6]
 800295c:	4613      	mov	r3, r2
 800295e:	717b      	strb	r3, [r7, #5]
	//---------Configuracion coordenadas---------
	//Coordenadas Globales
	parameter_Posicion_Robot.ang_Giro += ang_finish;
 8002960:	4b57      	ldr	r3, [pc, #348]	; (8002ac0 <straight_line+0x170>)
 8002962:	ed93 7a07 	vldr	s14, [r3, #28]
 8002966:	4b57      	ldr	r3, [pc, #348]	; (8002ac4 <straight_line+0x174>)
 8002968:	edd3 7a00 	vldr	s15, [r3]
 800296c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002970:	4b53      	ldr	r3, [pc, #332]	; (8002ac0 <straight_line+0x170>)
 8002972:	edc3 7a07 	vstr	s15, [r3, #28]
	ang_finish = 0;
 8002976:	4b53      	ldr	r3, [pc, #332]	; (8002ac4 <straight_line+0x174>)
 8002978:	f04f 0200 	mov.w	r2, #0
 800297c:	601a      	str	r2, [r3, #0]
	//Reiniciaos Coordenadas relativas
	parameter_Posicion_Robot.xr_position = parameter_Posicion_Robot.yr_position = 0;
 800297e:	4b50      	ldr	r3, [pc, #320]	; (8002ac0 <straight_line+0x170>)
 8002980:	f04f 0200 	mov.w	r2, #0
 8002984:	609a      	str	r2, [r3, #8]
 8002986:	4b4e      	ldr	r3, [pc, #312]	; (8002ac0 <straight_line+0x170>)
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	4a4d      	ldr	r2, [pc, #308]	; (8002ac0 <straight_line+0x170>)
 800298c:	6053      	str	r3, [r2, #4]
	//Calculos extra
	cos_cal = cos(parameter_Posicion_Robot.ang_Giro);
 800298e:	4b4c      	ldr	r3, [pc, #304]	; (8002ac0 <straight_line+0x170>)
 8002990:	69db      	ldr	r3, [r3, #28]
 8002992:	4618      	mov	r0, r3
 8002994:	f7fd fdf0 	bl	8000578 <__aeabi_f2d>
 8002998:	4602      	mov	r2, r0
 800299a:	460b      	mov	r3, r1
 800299c:	ec43 2b10 	vmov	d0, r2, r3
 80029a0:	f008 fc42 	bl	800b228 <cos>
 80029a4:	ec53 2b10 	vmov	r2, r3, d0
 80029a8:	4610      	mov	r0, r2
 80029aa:	4619      	mov	r1, r3
 80029ac:	f7fe f934 	bl	8000c18 <__aeabi_d2f>
 80029b0:	4603      	mov	r3, r0
 80029b2:	4a45      	ldr	r2, [pc, #276]	; (8002ac8 <straight_line+0x178>)
 80029b4:	6013      	str	r3, [r2, #0]
	sin_cal = sin(parameter_Posicion_Robot.ang_Giro);
 80029b6:	4b42      	ldr	r3, [pc, #264]	; (8002ac0 <straight_line+0x170>)
 80029b8:	69db      	ldr	r3, [r3, #28]
 80029ba:	4618      	mov	r0, r3
 80029bc:	f7fd fddc 	bl	8000578 <__aeabi_f2d>
 80029c0:	4602      	mov	r2, r0
 80029c2:	460b      	mov	r3, r1
 80029c4:	ec43 2b10 	vmov	d0, r2, r3
 80029c8:	f008 fc82 	bl	800b2d0 <sin>
 80029cc:	ec53 2b10 	vmov	r2, r3, d0
 80029d0:	4610      	mov	r0, r2
 80029d2:	4619      	mov	r1, r3
 80029d4:	f7fe f920 	bl	8000c18 <__aeabi_d2f>
 80029d8:	4603      	mov	r3, r0
 80029da:	4a3c      	ldr	r2, [pc, #240]	; (8002acc <straight_line+0x17c>)
 80029dc:	6013      	str	r3, [r2, #0]
	//-----------------PID-------------------------
	//Establecemos valores iniciales
	handler_Motor_L.parametersMotor.parametersPID.u_1 = 50.4;
 80029de:	4b3c      	ldr	r3, [pc, #240]	; (8002ad0 <straight_line+0x180>)
 80029e0:	4a3c      	ldr	r2, [pc, #240]	; (8002ad4 <straight_line+0x184>)
 80029e2:	605a      	str	r2, [r3, #4]
	handler_Motor_R.parametersMotor.parametersPID.u_1 = 37.4;
 80029e4:	4b3c      	ldr	r3, [pc, #240]	; (8002ad8 <straight_line+0x188>)
 80029e6:	4a3d      	ldr	r2, [pc, #244]	; (8002adc <straight_line+0x18c>)
 80029e8:	605a      	str	r2, [r3, #4]
	handler_Motor_L.parametersMotor.parametersPID.e = handler_Motor_L.parametersMotor.parametersPID.e_1 = handler_Motor_L.parametersMotor.parametersPID.e_2 = 0;
 80029ea:	4b39      	ldr	r3, [pc, #228]	; (8002ad0 <straight_line+0x180>)
 80029ec:	f04f 0200 	mov.w	r2, #0
 80029f0:	611a      	str	r2, [r3, #16]
 80029f2:	4b37      	ldr	r3, [pc, #220]	; (8002ad0 <straight_line+0x180>)
 80029f4:	691b      	ldr	r3, [r3, #16]
 80029f6:	4a36      	ldr	r2, [pc, #216]	; (8002ad0 <straight_line+0x180>)
 80029f8:	60d3      	str	r3, [r2, #12]
 80029fa:	4b35      	ldr	r3, [pc, #212]	; (8002ad0 <straight_line+0x180>)
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	4a34      	ldr	r2, [pc, #208]	; (8002ad0 <straight_line+0x180>)
 8002a00:	6093      	str	r3, [r2, #8]
	handler_Motor_R.parametersMotor.parametersPID.e = handler_Motor_R.parametersMotor.parametersPID.e_1 = handler_Motor_R.parametersMotor.parametersPID.e_2 = 0;
 8002a02:	4b35      	ldr	r3, [pc, #212]	; (8002ad8 <straight_line+0x188>)
 8002a04:	f04f 0200 	mov.w	r2, #0
 8002a08:	611a      	str	r2, [r3, #16]
 8002a0a:	4b33      	ldr	r3, [pc, #204]	; (8002ad8 <straight_line+0x188>)
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	4a32      	ldr	r2, [pc, #200]	; (8002ad8 <straight_line+0x188>)
 8002a10:	60d3      	str	r3, [r2, #12]
 8002a12:	4b31      	ldr	r3, [pc, #196]	; (8002ad8 <straight_line+0x188>)
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	4a30      	ldr	r2, [pc, #192]	; (8002ad8 <straight_line+0x188>)
 8002a18:	6093      	str	r3, [r2, #8]
	parameter_PID_distace.e = parameter_PID_distace.e_prev = parameter_PID_distace.u =  parameter_PID_distace.u_intel = 0;
 8002a1a:	4b31      	ldr	r3, [pc, #196]	; (8002ae0 <straight_line+0x190>)
 8002a1c:	f04f 0200 	mov.w	r2, #0
 8002a20:	621a      	str	r2, [r3, #32]
 8002a22:	4b2f      	ldr	r3, [pc, #188]	; (8002ae0 <straight_line+0x190>)
 8002a24:	6a1b      	ldr	r3, [r3, #32]
 8002a26:	4a2e      	ldr	r2, [pc, #184]	; (8002ae0 <straight_line+0x190>)
 8002a28:	6013      	str	r3, [r2, #0]
 8002a2a:	4b2d      	ldr	r3, [pc, #180]	; (8002ae0 <straight_line+0x190>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a2c      	ldr	r2, [pc, #176]	; (8002ae0 <straight_line+0x190>)
 8002a30:	6253      	str	r3, [r2, #36]	; 0x24
 8002a32:	4b2b      	ldr	r3, [pc, #172]	; (8002ae0 <straight_line+0x190>)
 8002a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a36:	4a2a      	ldr	r2, [pc, #168]	; (8002ae0 <straight_line+0x190>)
 8002a38:	6093      	str	r3, [r2, #8]
	//-------------Configruacion Modo-------------
	//Defimos la distancia a recorrer
	distance = distance_straight_line;
 8002a3a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002a3e:	4b29      	ldr	r3, [pc, #164]	; (8002ae4 <straight_line+0x194>)
 8002a40:	801a      	strh	r2, [r3, #0]
	//Definimos el del setpoint
	duttySetPoint = value_dutty;
 8002a42:	797b      	ldrb	r3, [r7, #5]
 8002a44:	ee07 3a90 	vmov	s15, r3
 8002a48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a4c:	4b26      	ldr	r3, [pc, #152]	; (8002ae8 <straight_line+0x198>)
 8002a4e:	edc3 7a00 	vstr	s15, [r3]
	//Cargamos la configuracion
	config_motor(1, (0.9234*duttySetPoint - 3), duttySetPoint, frequency_PWM_Motor); //Tipo de Estudio, por dutty L, por dutty R, fre pwm [hz]
 8002a52:	4b25      	ldr	r3, [pc, #148]	; (8002ae8 <straight_line+0x198>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7fd fd8e 	bl	8000578 <__aeabi_f2d>
 8002a5c:	a316      	add	r3, pc, #88	; (adr r3, 8002ab8 <straight_line+0x168>)
 8002a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a62:	f7fd fde1 	bl	8000628 <__aeabi_dmul>
 8002a66:	4602      	mov	r2, r0
 8002a68:	460b      	mov	r3, r1
 8002a6a:	4610      	mov	r0, r2
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	f04f 0200 	mov.w	r2, #0
 8002a72:	4b1e      	ldr	r3, [pc, #120]	; (8002aec <straight_line+0x19c>)
 8002a74:	f7fd fc20 	bl	80002b8 <__aeabi_dsub>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	460b      	mov	r3, r1
 8002a7c:	4610      	mov	r0, r2
 8002a7e:	4619      	mov	r1, r3
 8002a80:	f7fe f882 	bl	8000b88 <__aeabi_d2iz>
 8002a84:	4603      	mov	r3, r0
 8002a86:	4a18      	ldr	r2, [pc, #96]	; (8002ae8 <straight_line+0x198>)
 8002a88:	edd2 7a00 	vldr	s15, [r2]
 8002a8c:	4a18      	ldr	r2, [pc, #96]	; (8002af0 <straight_line+0x1a0>)
 8002a8e:	8812      	ldrh	r2, [r2, #0]
 8002a90:	ee07 2a10 	vmov	s14, r2
 8002a94:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002a98:	eef0 0a47 	vmov.f32	s1, s14
 8002a9c:	eeb0 0a67 	vmov.f32	s0, s15
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	2001      	movs	r0, #1
 8002aa4:	f000 fa7e 	bl	8002fa4 <config_motor>
	//Cargamos la configuracion del modo e iniciamos el modo
	config_mode();
 8002aa8:	f000 f8a6 	bl	8002bf8 <config_mode>
}
 8002aac:	bf00      	nop
 8002aae:	3708      	adds	r7, #8
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	f3af 8000 	nop.w
 8002ab8:	28240b78 	.word	0x28240b78
 8002abc:	3fed8c7e 	.word	0x3fed8c7e
 8002ac0:	20000440 	.word	0x20000440
 8002ac4:	20000484 	.word	0x20000484
 8002ac8:	20000470 	.word	0x20000470
 8002acc:	20000474 	.word	0x20000474
 8002ad0:	20000394 	.word	0x20000394
 8002ad4:	4249999a 	.word	0x4249999a
 8002ad8:	20000310 	.word	0x20000310
 8002adc:	4215999a 	.word	0x4215999a
 8002ae0:	20000410 	.word	0x20000410
 8002ae4:	2000049a 	.word	0x2000049a
 8002ae8:	200004ac 	.word	0x200004ac
 8002aec:	40080000 	.word	0x40080000
 8002af0:	2000000a 	.word	0x2000000a
 8002af4:	00000000 	.word	0x00000000

08002af8 <turn_itself>:

//---------Giro sobre si mismo---------
void turn_itself(uint16_t turn_grad, uint8_t turn_direction, uint8_t value_dutty)   //a = [grados], b = direccion giro, c = porcentaje
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b082      	sub	sp, #8
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	4603      	mov	r3, r0
 8002b00:	80fb      	strh	r3, [r7, #6]
 8002b02:	460b      	mov	r3, r1
 8002b04:	717b      	strb	r3, [r7, #5]
 8002b06:	4613      	mov	r3, r2
 8002b08:	713b      	strb	r3, [r7, #4]
	//-------------Configruacion Modo--------------
	//Definicion del angulo de giro
	turn = (turn_grad*PI)/180;
 8002b0a:	88fb      	ldrh	r3, [r7, #6]
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7fd fd21 	bl	8000554 <__aeabi_i2d>
 8002b12:	a337      	add	r3, pc, #220	; (adr r3, 8002bf0 <turn_itself+0xf8>)
 8002b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b18:	f7fd fd86 	bl	8000628 <__aeabi_dmul>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	460b      	mov	r3, r1
 8002b20:	4610      	mov	r0, r2
 8002b22:	4619      	mov	r1, r3
 8002b24:	f04f 0200 	mov.w	r2, #0
 8002b28:	4b29      	ldr	r3, [pc, #164]	; (8002bd0 <turn_itself+0xd8>)
 8002b2a:	f7fd fea7 	bl	800087c <__aeabi_ddiv>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	460b      	mov	r3, r1
 8002b32:	4610      	mov	r0, r2
 8002b34:	4619      	mov	r1, r3
 8002b36:	f7fe f86f 	bl	8000c18 <__aeabi_d2f>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	4a25      	ldr	r2, [pc, #148]	; (8002bd4 <turn_itself+0xdc>)
 8002b3e:	6013      	str	r3, [r2, #0]
	//Cambiamso la direccion del motor
	if(turn_direction==1)
 8002b40:	797b      	ldrb	r3, [r7, #5]
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d108      	bne.n	8002b58 <turn_itself+0x60>
	{
		//Seleccionamos el motor derecho
		handler_Motor_Execute = &handler_Motor_R;
 8002b46:	4b24      	ldr	r3, [pc, #144]	; (8002bd8 <turn_itself+0xe0>)
 8002b48:	4a24      	ldr	r2, [pc, #144]	; (8002bdc <turn_itself+0xe4>)
 8002b4a:	601a      	str	r2, [r3, #0]
		//Actualizamos la direccion del motor
		updateDirMotor(handler_Motor_Execute);
 8002b4c:	4b22      	ldr	r3, [pc, #136]	; (8002bd8 <turn_itself+0xe0>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7fe fe92 	bl	800187a <updateDirMotor>
 8002b56:	e007      	b.n	8002b68 <turn_itself+0x70>
	}
	else
	{
		//Seleccionamos el motor izquierdo
		handler_Motor_Execute = &handler_Motor_L;
 8002b58:	4b1f      	ldr	r3, [pc, #124]	; (8002bd8 <turn_itself+0xe0>)
 8002b5a:	4a21      	ldr	r2, [pc, #132]	; (8002be0 <turn_itself+0xe8>)
 8002b5c:	601a      	str	r2, [r3, #0]
		//Actualizamos la direccion del motor
		updateDirMotor(handler_Motor_Execute);
 8002b5e:	4b1e      	ldr	r3, [pc, #120]	; (8002bd8 <turn_itself+0xe0>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4618      	mov	r0, r3
 8002b64:	f7fe fe89 	bl	800187a <updateDirMotor>
	}
	//Cargamos la configuracion
	config_motor(2,(0.9234*value_dutty - 3), duttySetPoint, frequency_PWM_Motor); //Tipo de Estudio, por dutty L, por dutty R, fre pwm [hz]
 8002b68:	793b      	ldrb	r3, [r7, #4]
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f7fd fcf2 	bl	8000554 <__aeabi_i2d>
 8002b70:	a315      	add	r3, pc, #84	; (adr r3, 8002bc8 <turn_itself+0xd0>)
 8002b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b76:	f7fd fd57 	bl	8000628 <__aeabi_dmul>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	460b      	mov	r3, r1
 8002b7e:	4610      	mov	r0, r2
 8002b80:	4619      	mov	r1, r3
 8002b82:	f04f 0200 	mov.w	r2, #0
 8002b86:	4b17      	ldr	r3, [pc, #92]	; (8002be4 <turn_itself+0xec>)
 8002b88:	f7fd fb96 	bl	80002b8 <__aeabi_dsub>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	460b      	mov	r3, r1
 8002b90:	4610      	mov	r0, r2
 8002b92:	4619      	mov	r1, r3
 8002b94:	f7fd fff8 	bl	8000b88 <__aeabi_d2iz>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	4a13      	ldr	r2, [pc, #76]	; (8002be8 <turn_itself+0xf0>)
 8002b9c:	edd2 7a00 	vldr	s15, [r2]
 8002ba0:	4a12      	ldr	r2, [pc, #72]	; (8002bec <turn_itself+0xf4>)
 8002ba2:	8812      	ldrh	r2, [r2, #0]
 8002ba4:	ee07 2a10 	vmov	s14, r2
 8002ba8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002bac:	eef0 0a47 	vmov.f32	s1, s14
 8002bb0:	eeb0 0a67 	vmov.f32	s0, s15
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	2002      	movs	r0, #2
 8002bb8:	f000 f9f4 	bl	8002fa4 <config_motor>
	//Cargamos la configuracion del modo e iniciamos el modo
	config_mode();
 8002bbc:	f000 f81c 	bl	8002bf8 <config_mode>
}
 8002bc0:	bf00      	nop
 8002bc2:	3708      	adds	r7, #8
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	28240b78 	.word	0x28240b78
 8002bcc:	3fed8c7e 	.word	0x3fed8c7e
 8002bd0:	40668000 	.word	0x40668000
 8002bd4:	20000480 	.word	0x20000480
 8002bd8:	20000494 	.word	0x20000494
 8002bdc:	20000310 	.word	0x20000310
 8002be0:	20000394 	.word	0x20000394
 8002be4:	40080000 	.word	0x40080000
 8002be8:	200004ac 	.word	0x200004ac
 8002bec:	2000000a 	.word	0x2000000a
 8002bf0:	54442d18 	.word	0x54442d18
 8002bf4:	400921fb 	.word	0x400921fb

08002bf8 <config_mode>:


void config_mode(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
	//----------------Informacion Angular-----------------
	parameter_Posicion_Robot.phi_relativo = 0;
 8002bfc:	4b13      	ldr	r3, [pc, #76]	; (8002c4c <config_mode+0x54>)
 8002bfe:	f04f 0200 	mov.w	r2, #0
 8002c02:	601a      	str	r2, [r3, #0]
	//------------Ajuste variables para el muestreo---------
	//Restablecemos valores
	ang_Row = sum_ang = time_accumulated = counting_action = flag_action = 0;
 8002c04:	4b12      	ldr	r3, [pc, #72]	; (8002c50 <config_mode+0x58>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	701a      	strb	r2, [r3, #0]
 8002c0a:	4b12      	ldr	r3, [pc, #72]	; (8002c54 <config_mode+0x5c>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	801a      	strh	r2, [r3, #0]
 8002c10:	4b10      	ldr	r3, [pc, #64]	; (8002c54 <config_mode+0x5c>)
 8002c12:	881a      	ldrh	r2, [r3, #0]
 8002c14:	4b10      	ldr	r3, [pc, #64]	; (8002c58 <config_mode+0x60>)
 8002c16:	801a      	strh	r2, [r3, #0]
 8002c18:	4b0f      	ldr	r3, [pc, #60]	; (8002c58 <config_mode+0x60>)
 8002c1a:	881b      	ldrh	r3, [r3, #0]
 8002c1c:	ee07 3a90 	vmov	s15, r3
 8002c20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c24:	4b0d      	ldr	r3, [pc, #52]	; (8002c5c <config_mode+0x64>)
 8002c26:	edc3 7a00 	vstr	s15, [r3]
 8002c2a:	4b0c      	ldr	r3, [pc, #48]	; (8002c5c <config_mode+0x64>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a0c      	ldr	r2, [pc, #48]	; (8002c60 <config_mode+0x68>)
 8002c30:	6013      	str	r3, [r2, #0]
	//-------------Configruacion Modo--------------
	//Iniciamos los motores
	status_motor(SET);
 8002c32:	2001      	movs	r0, #1
 8002c34:	f000 f936 	bl	8002ea4 <status_motor>
	//Medimos el tiempo inicial
	sample_Gyro.timer_prev = getTicksMs();
 8002c38:	f002 fd24 	bl	8005684 <getTicksMs>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	460b      	mov	r3, r1
 8002c40:	4908      	ldr	r1, [pc, #32]	; (8002c64 <config_mode+0x6c>)
 8002c42:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002c46:	bf00      	nop
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	20000440 	.word	0x20000440
 8002c50:	20000498 	.word	0x20000498
 8002c54:	200004b6 	.word	0x200004b6
 8002c58:	200004b4 	.word	0x200004b4
 8002c5c:	20000478 	.word	0x20000478
 8002c60:	20000408 	.word	0x20000408
 8002c64:	20000460 	.word	0x20000460

08002c68 <PID>:
//----------------------------Inicio de la definicion de las funciones-----------------------------------------


//--------------------PID----------------------
void PID(Parameters_PID_t *ptrPIDHandler, float setpoint, float measure)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b089      	sub	sp, #36	; 0x24
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	ed87 0a02 	vstr	s0, [r7, #8]
 8002c74:	edc7 0a01 	vstr	s1, [r7, #4]
	//Calculo del error
	ptrPIDHandler->e = setpoint-measure;
 8002c78:	ed97 7a02 	vldr	s14, [r7, #8]
 8002c7c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	edc3 7a02 	vstr	s15, [r3, #8]
    // Controle PID
	float p0 =  ptrPIDHandler->q0*ptrPIDHandler->e;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	ed93 7a05 	vldr	s14, [r3, #20]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	edd3 7a02 	vldr	s15, [r3, #8]
 8002c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c9a:	edc7 7a07 	vstr	s15, [r7, #28]
	float p1 =  ptrPIDHandler->q1*ptrPIDHandler->e_1;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	ed93 7a06 	vldr	s14, [r3, #24]
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	edd3 7a03 	vldr	s15, [r3, #12]
 8002caa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cae:	edc7 7a06 	vstr	s15, [r7, #24]
	float p2 =  ptrPIDHandler->q2*ptrPIDHandler->e_2;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	ed93 7a07 	vldr	s14, [r3, #28]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	edd3 7a04 	vldr	s15, [r3, #16]
 8002cbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cc2:	edc7 7a05 	vstr	s15, [r7, #20]
	ptrPIDHandler->u = ptrPIDHandler->u_1 + p0 + p1 + p2;        //Ley del controlador PID discreto
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	ed93 7a01 	vldr	s14, [r3, #4]
 8002ccc:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cd0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cd4:	edd7 7a06 	vldr	s15, [r7, #24]
 8002cd8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cdc:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ce0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	edc3 7a00 	vstr	s15, [r3]
     //Retorno a los valores reales
	ptrPIDHandler->e_2 = ptrPIDHandler->e_1;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	68da      	ldr	r2, [r3, #12]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	611a      	str	r2, [r3, #16]
	ptrPIDHandler->e_1 = ptrPIDHandler->e;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	689a      	ldr	r2, [r3, #8]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	60da      	str	r2, [r3, #12]
	ptrPIDHandler->u_1 = ptrPIDHandler->u;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	605a      	str	r2, [r3, #4]
}
 8002d02:	bf00      	nop
 8002d04:	3724      	adds	r7, #36	; 0x24
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr

08002d0e <PID_simple>:

void PID_simple(Parameters_PID_t *ptrPIDHandler, uint32_t timer, float setpoint, float measure)
{
 8002d0e:	b480      	push	{r7}
 8002d10:	b087      	sub	sp, #28
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	60f8      	str	r0, [r7, #12]
 8002d16:	60b9      	str	r1, [r7, #8]
 8002d18:	ed87 0a01 	vstr	s0, [r7, #4]
 8002d1c:	edc7 0a00 	vstr	s1, [r7]
	//Calculo del error
	ptrPIDHandler->e = setpoint-measure;
 8002d20:	ed97 7a01 	vldr	s14, [r7, #4]
 8002d24:	edd7 7a00 	vldr	s15, [r7]
 8002d28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	edc3 7a02 	vstr	s15, [r3, #8]
    // Controle PID
	float pro =  ptrPIDHandler->kp*ptrPIDHandler->e;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d36:	ee07 3a90 	vmov	s15, r3
 8002d3a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	edd3 7a02 	vldr	s15, [r3, #8]
 8002d44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d48:	edc7 7a05 	vstr	s15, [r7, #20]
	ptrPIDHandler->u_intel +=  ptrPIDHandler->ki*ptrPIDHandler->e;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	ed93 7a08 	vldr	s14, [r3, #32]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d56:	ee07 3a90 	vmov	s15, r3
 8002d5a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	edd3 7a02 	vldr	s15, [r3, #8]
 8002d64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	edc3 7a08 	vstr	s15, [r3, #32]
	float deriv =  ptrPIDHandler->kd*(ptrPIDHandler->e - ptrPIDHandler->e_prev)/timer;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002d76:	ee07 3a90 	vmov	s15, r3
 8002d7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	edd3 6a02 	vldr	s13, [r3, #8]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002d8a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002d8e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	ee07 3a90 	vmov	s15, r3
 8002d98:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002da0:	edc7 7a04 	vstr	s15, [r7, #16]
	ptrPIDHandler->u =  pro + ptrPIDHandler->u_intel + deriv;        //Ley del controlador PID discreto
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	ed93 7a08 	vldr	s14, [r3, #32]
 8002daa:	edd7 7a05 	vldr	s15, [r7, #20]
 8002dae:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002db2:	edd7 7a04 	vldr	s15, [r7, #16]
 8002db6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	edc3 7a00 	vstr	s15, [r3]
     //Retorno a los valores reales
	ptrPIDHandler->e_prev = ptrPIDHandler->e;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	689a      	ldr	r2, [r3, #8]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002dc8:	bf00      	nop
 8002dca:	371c      	adds	r7, #28
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr
 8002dd4:	0000      	movs	r0, r0
	...

08002dd8 <correction>:

void correction(Motor_Handler_t *ptrMotorHandler)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
	//Definimos variables auxiliares
	float port_dutty = 0;
 8002de0:	f04f 0300 	mov.w	r3, #0
 8002de4:	60fb      	str	r3, [r7, #12]
	//Conversion ley de control->velocidad->valor dutty
	if(ptrMotorHandler == &handler_Motor_L){ port_dutty = (0.9234*(ptrMotorHandler->parametersMotor.parametersPID.u) - 3) ; }
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a29      	ldr	r2, [pc, #164]	; (8002e90 <correction+0xb8>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d11b      	bne.n	8002e26 <correction+0x4e>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7fd fbc0 	bl	8000578 <__aeabi_f2d>
 8002df8:	a323      	add	r3, pc, #140	; (adr r3, 8002e88 <correction+0xb0>)
 8002dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dfe:	f7fd fc13 	bl	8000628 <__aeabi_dmul>
 8002e02:	4602      	mov	r2, r0
 8002e04:	460b      	mov	r3, r1
 8002e06:	4610      	mov	r0, r2
 8002e08:	4619      	mov	r1, r3
 8002e0a:	f04f 0200 	mov.w	r2, #0
 8002e0e:	4b21      	ldr	r3, [pc, #132]	; (8002e94 <correction+0xbc>)
 8002e10:	f7fd fa52 	bl	80002b8 <__aeabi_dsub>
 8002e14:	4602      	mov	r2, r0
 8002e16:	460b      	mov	r3, r1
 8002e18:	4610      	mov	r0, r2
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	f7fd fefc 	bl	8000c18 <__aeabi_d2f>
 8002e20:	4603      	mov	r3, r0
 8002e22:	60fb      	str	r3, [r7, #12]
 8002e24:	e002      	b.n	8002e2c <correction+0x54>
	else{ port_dutty = ptrMotorHandler->parametersMotor.parametersPID.u ; }
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	60fb      	str	r3, [r7, #12]

    //Saturo el porcentaje de dutty en un tope maximo y minimo
    if (port_dutty >= 60) { port_dutty = 60; }
 8002e2c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e30:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8002e98 <correction+0xc0>
 8002e34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e3c:	db02      	blt.n	8002e44 <correction+0x6c>
 8002e3e:	4b17      	ldr	r3, [pc, #92]	; (8002e9c <correction+0xc4>)
 8002e40:	60fb      	str	r3, [r7, #12]
 8002e42:	e018      	b.n	8002e76 <correction+0x9e>
    else if(port_dutty <= duttySetPoint-5) { port_dutty = duttySetPoint-5; }
 8002e44:	4b16      	ldr	r3, [pc, #88]	; (8002ea0 <correction+0xc8>)
 8002e46:	edd3 7a00 	vldr	s15, [r3]
 8002e4a:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8002e4e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002e52:	ed97 7a03 	vldr	s14, [r7, #12]
 8002e56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e5e:	d809      	bhi.n	8002e74 <correction+0x9c>
 8002e60:	4b0f      	ldr	r3, [pc, #60]	; (8002ea0 <correction+0xc8>)
 8002e62:	edd3 7a00 	vldr	s15, [r3]
 8002e66:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8002e6a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002e6e:	edc7 7a03 	vstr	s15, [r7, #12]
 8002e72:	e000      	b.n	8002e76 <correction+0x9e>
    else{ __NOP();}
 8002e74:	bf00      	nop

    //Actualizamoe el valor del dutty
    updateDuttyMotor(ptrMotorHandler, port_dutty);
 8002e76:	ed97 0a03 	vldr	s0, [r7, #12]
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f7fe fce6 	bl	800184c <updateDuttyMotor>
}
 8002e80:	bf00      	nop
 8002e82:	3710      	adds	r7, #16
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	28240b78 	.word	0x28240b78
 8002e8c:	3fed8c7e 	.word	0x3fed8c7e
 8002e90:	20000394 	.word	0x20000394
 8002e94:	40080000 	.word	0x40080000
 8002e98:	42700000 	.word	0x42700000
 8002e9c:	42700000 	.word	0x42700000
 8002ea0:	200004ac 	.word	0x200004ac

08002ea4 <status_motor>:

//--------------------Operacion Motor----------------------
void status_motor(uint8_t status)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	4603      	mov	r3, r0
 8002eac:	71fb      	strb	r3, [r7, #7]
	if(status == 1)
 8002eae:	79fb      	ldrb	r3, [r7, #7]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d134      	bne.n	8002f1e <status_motor+0x7a>
	{
		//Activamos el motor
		statusInOutPWM(handler_Motor_L.phandlerPWM, CHANNEL_ENABLE);
 8002eb4:	4b37      	ldr	r3, [pc, #220]	; (8002f94 <status_motor+0xf0>)
 8002eb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002eb8:	2101      	movs	r1, #1
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f002 fa0c 	bl	80052d8 <statusInOutPWM>
		statusInOutPWM(handler_Motor_R.phandlerPWM, CHANNEL_ENABLE);
 8002ec0:	4b35      	ldr	r3, [pc, #212]	; (8002f98 <status_motor+0xf4>)
 8002ec2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ec4:	2101      	movs	r1, #1
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f002 fa06 	bl	80052d8 <statusInOutPWM>
		GPIO_writePin(handler_Motor_L.phandlerGPIOIN, (handler_Motor_L.configMotor.dir)&SET);
 8002ecc:	4b31      	ldr	r3, [pc, #196]	; (8002f94 <status_motor+0xf0>)
 8002ece:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002ed0:	4b30      	ldr	r3, [pc, #192]	; (8002f94 <status_motor+0xf0>)
 8002ed2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002ed6:	f003 0301 	and.w	r3, r3, #1
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	4619      	mov	r1, r3
 8002ede:	4610      	mov	r0, r2
 8002ee0:	f001 fd22 	bl	8004928 <GPIO_writePin>
		GPIO_writePin(handler_Motor_R.phandlerGPIOIN, (handler_Motor_R.configMotor.dir)&SET);
 8002ee4:	4b2c      	ldr	r3, [pc, #176]	; (8002f98 <status_motor+0xf4>)
 8002ee6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002ee8:	4b2b      	ldr	r3, [pc, #172]	; (8002f98 <status_motor+0xf4>)
 8002eea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002eee:	f003 0301 	and.w	r3, r3, #1
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	4619      	mov	r1, r3
 8002ef6:	4610      	mov	r0, r2
 8002ef8:	f001 fd16 	bl	8004928 <GPIO_writePin>
		GPIO_writePin(handler_Motor_L.phandlerGPIOEN, RESET);
 8002efc:	4b25      	ldr	r3, [pc, #148]	; (8002f94 <status_motor+0xf0>)
 8002efe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f00:	2180      	movs	r1, #128	; 0x80
 8002f02:	4618      	mov	r0, r3
 8002f04:	f001 fd10 	bl	8004928 <GPIO_writePin>
		GPIO_writePin(handler_Motor_R.phandlerGPIOEN, RESET);
 8002f08:	4b23      	ldr	r3, [pc, #140]	; (8002f98 <status_motor+0xf4>)
 8002f0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f0c:	2180      	movs	r1, #128	; 0x80
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f001 fd0a 	bl	8004928 <GPIO_writePin>
		//Activamos la interrupcion
		statusiInterruptionTimer(&handler_TIMER_Sampling, INTERRUPTION_ENABLE);
 8002f14:	2101      	movs	r1, #1
 8002f16:	4821      	ldr	r0, [pc, #132]	; (8002f9c <status_motor+0xf8>)
 8002f18:	f000 fac4 	bl	80034a4 <statusiInterruptionTimer>
		GPIO_writePin(handler_Motor_L.phandlerGPIOEN, SET);
		GPIO_writePin(handler_Motor_R.phandlerGPIOEN, SET);
		//Reiniciamos Bandera
		flag_mode = 0;
	}
}
 8002f1c:	e036      	b.n	8002f8c <status_motor+0xe8>
		statusiInterruptionTimer(&handler_TIMER_Sampling, INTERRUPTION_DISABLE);
 8002f1e:	2100      	movs	r1, #0
 8002f20:	481e      	ldr	r0, [pc, #120]	; (8002f9c <status_motor+0xf8>)
 8002f22:	f000 fabf 	bl	80034a4 <statusiInterruptionTimer>
		statusInOutPWM(handler_Motor_L.phandlerPWM, CHANNEL_DISABLE);
 8002f26:	4b1b      	ldr	r3, [pc, #108]	; (8002f94 <status_motor+0xf0>)
 8002f28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f2a:	2100      	movs	r1, #0
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f002 f9d3 	bl	80052d8 <statusInOutPWM>
		statusInOutPWM(handler_Motor_R.phandlerPWM, CHANNEL_DISABLE);
 8002f32:	4b19      	ldr	r3, [pc, #100]	; (8002f98 <status_motor+0xf4>)
 8002f34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f36:	2100      	movs	r1, #0
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f002 f9cd 	bl	80052d8 <statusInOutPWM>
		GPIO_writePin(handler_Motor_L.phandlerGPIOIN, (handler_Motor_L.configMotor.dir)&RESET);
 8002f3e:	4b15      	ldr	r3, [pc, #84]	; (8002f94 <status_motor+0xf0>)
 8002f40:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002f42:	4b14      	ldr	r3, [pc, #80]	; (8002f94 <status_motor+0xf0>)
 8002f44:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f48:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	4619      	mov	r1, r3
 8002f50:	4610      	mov	r0, r2
 8002f52:	f001 fce9 	bl	8004928 <GPIO_writePin>
		GPIO_writePin(handler_Motor_R.phandlerGPIOIN, (handler_Motor_R.configMotor.dir)&RESET);
 8002f56:	4b10      	ldr	r3, [pc, #64]	; (8002f98 <status_motor+0xf4>)
 8002f58:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002f5a:	4b0f      	ldr	r3, [pc, #60]	; (8002f98 <status_motor+0xf4>)
 8002f5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f60:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	4619      	mov	r1, r3
 8002f68:	4610      	mov	r0, r2
 8002f6a:	f001 fcdd 	bl	8004928 <GPIO_writePin>
		GPIO_writePin(handler_Motor_L.phandlerGPIOEN, SET);
 8002f6e:	4b09      	ldr	r3, [pc, #36]	; (8002f94 <status_motor+0xf0>)
 8002f70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f72:	2101      	movs	r1, #1
 8002f74:	4618      	mov	r0, r3
 8002f76:	f001 fcd7 	bl	8004928 <GPIO_writePin>
		GPIO_writePin(handler_Motor_R.phandlerGPIOEN, SET);
 8002f7a:	4b07      	ldr	r3, [pc, #28]	; (8002f98 <status_motor+0xf4>)
 8002f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f7e:	2101      	movs	r1, #1
 8002f80:	4618      	mov	r0, r3
 8002f82:	f001 fcd1 	bl	8004928 <GPIO_writePin>
		flag_mode = 0;
 8002f86:	4b06      	ldr	r3, [pc, #24]	; (8002fa0 <status_motor+0xfc>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	701a      	strb	r2, [r3, #0]
}
 8002f8c:	bf00      	nop
 8002f8e:	3708      	adds	r7, #8
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	20000394 	.word	0x20000394
 8002f98:	20000310 	.word	0x20000310
 8002f9c:	200003f8 	.word	0x200003f8
 8002fa0:	20000499 	.word	0x20000499

08002fa4 <config_motor>:

//Funcion para al configuracion de los motores
void config_motor(uint8_t status, int firth, float second, float third)  //Tipo de Estudio, por dutty L, por dutty R, fre pwm [hz]
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	4603      	mov	r3, r0
 8002fac:	60b9      	str	r1, [r7, #8]
 8002fae:	ed87 0a01 	vstr	s0, [r7, #4]
 8002fb2:	edc7 0a00 	vstr	s1, [r7]
 8002fb6:	73fb      	strb	r3, [r7, #15]
	//Establecer valores
	handler_Motor_R.parametersMotor.count = 0;
 8002fb8:	4b17      	ldr	r3, [pc, #92]	; (8003018 <config_motor+0x74>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	861a      	strh	r2, [r3, #48]	; 0x30
	handler_Motor_L.parametersMotor.count = 0;
 8002fbe:	4b17      	ldr	r3, [pc, #92]	; (800301c <config_motor+0x78>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	861a      	strh	r2, [r3, #48]	; 0x30
	//Actualizamos el valor del dutty y frecuencia
	value_period = 100000/third;
 8002fc4:	eddf 6a16 	vldr	s13, [pc, #88]	; 8003020 <config_motor+0x7c>
 8002fc8:	ed97 7a00 	vldr	s14, [r7]
 8002fcc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002fd4:	ee17 3a90 	vmov	r3, s15
 8002fd8:	b29a      	uxth	r2, r3
 8002fda:	4b12      	ldr	r3, [pc, #72]	; (8003024 <config_motor+0x80>)
 8002fdc:	801a      	strh	r2, [r3, #0]
	updateFrequencyTimer(&handler_TIMER_Motor, value_period);
 8002fde:	4b11      	ldr	r3, [pc, #68]	; (8003024 <config_motor+0x80>)
 8002fe0:	881b      	ldrh	r3, [r3, #0]
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	4810      	ldr	r0, [pc, #64]	; (8003028 <config_motor+0x84>)
 8002fe6:	f000 fa7d 	bl	80034e4 <updateFrequencyTimer>
	updateDuttyMotor(&handler_Motor_R, second);
 8002fea:	ed97 0a01 	vldr	s0, [r7, #4]
 8002fee:	480a      	ldr	r0, [pc, #40]	; (8003018 <config_motor+0x74>)
 8002ff0:	f7fe fc2c 	bl	800184c <updateDuttyMotor>
	updateDuttyMotor(&handler_Motor_L, firth);
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	ee07 3a90 	vmov	s15, r3
 8002ffa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ffe:	eeb0 0a67 	vmov.f32	s0, s15
 8003002:	4806      	ldr	r0, [pc, #24]	; (800301c <config_motor+0x78>)
 8003004:	f7fe fc22 	bl	800184c <updateDuttyMotor>
	//Cambio valor bandera
	flag_mode=status;
 8003008:	4a08      	ldr	r2, [pc, #32]	; (800302c <config_motor+0x88>)
 800300a:	7bfb      	ldrb	r3, [r7, #15]
 800300c:	7013      	strb	r3, [r2, #0]
}
 800300e:	bf00      	nop
 8003010:	3710      	adds	r7, #16
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	20000310 	.word	0x20000310
 800301c:	20000394 	.word	0x20000394
 8003020:	47c35000 	.word	0x47c35000
 8003024:	20000002 	.word	0x20000002
 8003028:	200003e8 	.word	0x200003e8
 800302c:	20000499 	.word	0x20000499

08003030 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003030:	480d      	ldr	r0, [pc, #52]	; (8003068 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003032:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003034:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003038:	480c      	ldr	r0, [pc, #48]	; (800306c <LoopForever+0x6>)
  ldr r1, =_edata
 800303a:	490d      	ldr	r1, [pc, #52]	; (8003070 <LoopForever+0xa>)
  ldr r2, =_sidata
 800303c:	4a0d      	ldr	r2, [pc, #52]	; (8003074 <LoopForever+0xe>)
  movs r3, #0
 800303e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003040:	e002      	b.n	8003048 <LoopCopyDataInit>

08003042 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003042:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003044:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003046:	3304      	adds	r3, #4

08003048 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003048:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800304a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800304c:	d3f9      	bcc.n	8003042 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800304e:	4a0a      	ldr	r2, [pc, #40]	; (8003078 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003050:	4c0a      	ldr	r4, [pc, #40]	; (800307c <LoopForever+0x16>)
  movs r3, #0
 8003052:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003054:	e001      	b.n	800305a <LoopFillZerobss>

08003056 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003056:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003058:	3204      	adds	r2, #4

0800305a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800305a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800305c:	d3fb      	bcc.n	8003056 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800305e:	f003 f80d 	bl	800607c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003062:	f7fe fc39 	bl	80018d8 <main>

08003066 <LoopForever>:

LoopForever:
    b LoopForever
 8003066:	e7fe      	b.n	8003066 <LoopForever>
  ldr   r0, =_estack
 8003068:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800306c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003070:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8003074:	0800d1c8 	.word	0x0800d1c8
  ldr r2, =_sbss
 8003078:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 800307c:	20000d88 	.word	0x20000d88

08003080 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003080:	e7fe      	b.n	8003080 <ADC_IRQHandler>

08003082 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003082:	b480      	push	{r7}
 8003084:	af00      	add	r7, sp, #0
	return 1;
 8003086:	2301      	movs	r3, #1
}
 8003088:	4618      	mov	r0, r3
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <_kill>:

int _kill(int pid, int sig)
{
 8003092:	b580      	push	{r7, lr}
 8003094:	b082      	sub	sp, #8
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
 800309a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800309c:	f002 ffe8 	bl	8006070 <__errno>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2216      	movs	r2, #22
 80030a4:	601a      	str	r2, [r3, #0]
	return -1;
 80030a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3708      	adds	r7, #8
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <_exit>:

void _exit (int status)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	b082      	sub	sp, #8
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80030ba:	f04f 31ff 	mov.w	r1, #4294967295
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f7ff ffe7 	bl	8003092 <_kill>
	while (1) {}		/* Make sure we hang here */
 80030c4:	e7fe      	b.n	80030c4 <_exit+0x12>

080030c6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030c6:	b580      	push	{r7, lr}
 80030c8:	b086      	sub	sp, #24
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	60f8      	str	r0, [r7, #12]
 80030ce:	60b9      	str	r1, [r7, #8]
 80030d0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030d2:	2300      	movs	r3, #0
 80030d4:	617b      	str	r3, [r7, #20]
 80030d6:	e00a      	b.n	80030ee <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80030d8:	f3af 8000 	nop.w
 80030dc:	4601      	mov	r1, r0
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	1c5a      	adds	r2, r3, #1
 80030e2:	60ba      	str	r2, [r7, #8]
 80030e4:	b2ca      	uxtb	r2, r1
 80030e6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	3301      	adds	r3, #1
 80030ec:	617b      	str	r3, [r7, #20]
 80030ee:	697a      	ldr	r2, [r7, #20]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	429a      	cmp	r2, r3
 80030f4:	dbf0      	blt.n	80030d8 <_read+0x12>
	}

return len;
 80030f6:	687b      	ldr	r3, [r7, #4]
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3718      	adds	r7, #24
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b086      	sub	sp, #24
 8003104:	af00      	add	r7, sp, #0
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	60b9      	str	r1, [r7, #8]
 800310a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800310c:	2300      	movs	r3, #0
 800310e:	617b      	str	r3, [r7, #20]
 8003110:	e009      	b.n	8003126 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	1c5a      	adds	r2, r3, #1
 8003116:	60ba      	str	r2, [r7, #8]
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	4618      	mov	r0, r3
 800311c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	3301      	adds	r3, #1
 8003124:	617b      	str	r3, [r7, #20]
 8003126:	697a      	ldr	r2, [r7, #20]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	429a      	cmp	r2, r3
 800312c:	dbf1      	blt.n	8003112 <_write+0x12>
	}
	return len;
 800312e:	687b      	ldr	r3, [r7, #4]
}
 8003130:	4618      	mov	r0, r3
 8003132:	3718      	adds	r7, #24
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}

08003138 <_close>:

int _close(int file)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
	return -1;
 8003140:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003144:	4618      	mov	r0, r3
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr

08003150 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003160:	605a      	str	r2, [r3, #4]
	return 0;
 8003162:	2300      	movs	r3, #0
}
 8003164:	4618      	mov	r0, r3
 8003166:	370c      	adds	r7, #12
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr

08003170 <_isatty>:

int _isatty(int file)
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
	return 1;
 8003178:	2301      	movs	r3, #1
}
 800317a:	4618      	mov	r0, r3
 800317c:	370c      	adds	r7, #12
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr

08003186 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003186:	b480      	push	{r7}
 8003188:	b085      	sub	sp, #20
 800318a:	af00      	add	r7, sp, #0
 800318c:	60f8      	str	r0, [r7, #12]
 800318e:	60b9      	str	r1, [r7, #8]
 8003190:	607a      	str	r2, [r7, #4]
	return 0;
 8003192:	2300      	movs	r3, #0
}
 8003194:	4618      	mov	r0, r3
 8003196:	3714      	adds	r7, #20
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr

080031a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031a8:	4a14      	ldr	r2, [pc, #80]	; (80031fc <_sbrk+0x5c>)
 80031aa:	4b15      	ldr	r3, [pc, #84]	; (8003200 <_sbrk+0x60>)
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031b4:	4b13      	ldr	r3, [pc, #76]	; (8003204 <_sbrk+0x64>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d102      	bne.n	80031c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031bc:	4b11      	ldr	r3, [pc, #68]	; (8003204 <_sbrk+0x64>)
 80031be:	4a12      	ldr	r2, [pc, #72]	; (8003208 <_sbrk+0x68>)
 80031c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031c2:	4b10      	ldr	r3, [pc, #64]	; (8003204 <_sbrk+0x64>)
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4413      	add	r3, r2
 80031ca:	693a      	ldr	r2, [r7, #16]
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d207      	bcs.n	80031e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031d0:	f002 ff4e 	bl	8006070 <__errno>
 80031d4:	4603      	mov	r3, r0
 80031d6:	220c      	movs	r2, #12
 80031d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031da:	f04f 33ff 	mov.w	r3, #4294967295
 80031de:	e009      	b.n	80031f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031e0:	4b08      	ldr	r3, [pc, #32]	; (8003204 <_sbrk+0x64>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031e6:	4b07      	ldr	r3, [pc, #28]	; (8003204 <_sbrk+0x64>)
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4413      	add	r3, r2
 80031ee:	4a05      	ldr	r2, [pc, #20]	; (8003204 <_sbrk+0x64>)
 80031f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031f2:	68fb      	ldr	r3, [r7, #12]
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3718      	adds	r7, #24
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}
 80031fc:	20020000 	.word	0x20020000
 8003200:	00000400 	.word	0x00000400
 8003204:	200004fc 	.word	0x200004fc
 8003208:	20000d88 	.word	0x20000d88

0800320c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	4603      	mov	r3, r0
 8003214:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321a:	2b00      	cmp	r3, #0
 800321c:	db0b      	blt.n	8003236 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800321e:	79fb      	ldrb	r3, [r7, #7]
 8003220:	f003 021f 	and.w	r2, r3, #31
 8003224:	4907      	ldr	r1, [pc, #28]	; (8003244 <__NVIC_EnableIRQ+0x38>)
 8003226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322a:	095b      	lsrs	r3, r3, #5
 800322c:	2001      	movs	r0, #1
 800322e:	fa00 f202 	lsl.w	r2, r0, r2
 8003232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003236:	bf00      	nop
 8003238:	370c      	adds	r7, #12
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	e000e100 	.word	0xe000e100

08003248 <BasicTimer_Config>:
TIM_TypeDef *ptrTimer4Used;
TIM_TypeDef *ptrTimer5Used;

//Funcion para cargar la configuracion del Timer
void BasicTimer_Config(BasicTimer_Handler_t *ptrBTimerHandler)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b084      	sub	sp, #16
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]

	//---------------------------------1) Activamos el periferico------------------------------------------
	//Registro: APB1ENR

	//Verificamos para TIM2
	if(ptrBTimerHandler->ptrTIMx==TIM2)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003258:	d10a      	bne.n	8003270 <BasicTimer_Config+0x28>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 800325a:	4b62      	ldr	r3, [pc, #392]	; (80033e4 <BasicTimer_Config+0x19c>)
 800325c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325e:	4a61      	ldr	r2, [pc, #388]	; (80033e4 <BasicTimer_Config+0x19c>)
 8003260:	f043 0301 	orr.w	r3, r3, #1
 8003264:	6413      	str	r3, [r2, #64]	; 0x40

		//Guardamos una referencia al periferico que estamos utilizando
		ptrTimer2Used = ptrBTimerHandler->ptrTIMx;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	4a5f      	ldr	r2, [pc, #380]	; (80033e8 <BasicTimer_Config+0x1a0>)
 800326c:	6013      	str	r3, [r2, #0]
 800326e:	e02e      	b.n	80032ce <BasicTimer_Config+0x86>

	}
	//Verificamos para TIM3
	else if(ptrBTimerHandler->ptrTIMx==TIM3)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	4a5d      	ldr	r2, [pc, #372]	; (80033ec <BasicTimer_Config+0x1a4>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d10a      	bne.n	8003290 <BasicTimer_Config+0x48>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 800327a:	4b5a      	ldr	r3, [pc, #360]	; (80033e4 <BasicTimer_Config+0x19c>)
 800327c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327e:	4a59      	ldr	r2, [pc, #356]	; (80033e4 <BasicTimer_Config+0x19c>)
 8003280:	f043 0302 	orr.w	r3, r3, #2
 8003284:	6413      	str	r3, [r2, #64]	; 0x40

		//Guardamos una referencia al periferico que estamos utilizando
		ptrTimer3Used = ptrBTimerHandler->ptrTIMx;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	4a59      	ldr	r2, [pc, #356]	; (80033f0 <BasicTimer_Config+0x1a8>)
 800328c:	6013      	str	r3, [r2, #0]
 800328e:	e01e      	b.n	80032ce <BasicTimer_Config+0x86>
	}
	//Verificamos para TIM4
	else if(ptrBTimerHandler->ptrTIMx==TIM4)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	4a57      	ldr	r2, [pc, #348]	; (80033f4 <BasicTimer_Config+0x1ac>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d10a      	bne.n	80032b0 <BasicTimer_Config+0x68>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 800329a:	4b52      	ldr	r3, [pc, #328]	; (80033e4 <BasicTimer_Config+0x19c>)
 800329c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329e:	4a51      	ldr	r2, [pc, #324]	; (80033e4 <BasicTimer_Config+0x19c>)
 80032a0:	f043 0304 	orr.w	r3, r3, #4
 80032a4:	6413      	str	r3, [r2, #64]	; 0x40

		//Guardamos una referencia al periferico que estamos utilizando
		ptrTimer4Used = ptrBTimerHandler->ptrTIMx;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	4a53      	ldr	r2, [pc, #332]	; (80033f8 <BasicTimer_Config+0x1b0>)
 80032ac:	6013      	str	r3, [r2, #0]
 80032ae:	e00e      	b.n	80032ce <BasicTimer_Config+0x86>
	}
	//Verificamos para TIM5
	else if(ptrBTimerHandler->ptrTIMx==TIM5)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	4a51      	ldr	r2, [pc, #324]	; (80033fc <BasicTimer_Config+0x1b4>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d109      	bne.n	80032ce <BasicTimer_Config+0x86>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 80032ba:	4b4a      	ldr	r3, [pc, #296]	; (80033e4 <BasicTimer_Config+0x19c>)
 80032bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032be:	4a49      	ldr	r2, [pc, #292]	; (80033e4 <BasicTimer_Config+0x19c>)
 80032c0:	f043 0308 	orr.w	r3, r3, #8
 80032c4:	6413      	str	r3, [r2, #64]	; 0x40

		//Guardamos una referencia al periferico que estamos utilizando
		ptrTimer5Used = ptrBTimerHandler->ptrTIMx;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	4a4d      	ldr	r2, [pc, #308]	; (8003400 <BasicTimer_Config+0x1b8>)
 80032cc:	6013      	str	r3, [r2, #0]
	}
	//------------------------------2) Configurando el pre-escaler-----------------------------------------
	//Registro:TIMx_PSC		//Es un valor de 32 bit

	uint8_t clockSystem = getConfigPLL();          //Guardamos la velocidad de reloj entregada al bus APB1
 80032ce:	f001 fdf3 	bl	8004eb8 <getConfigPLL>
 80032d2:	4603      	mov	r3, r0
 80032d4:	73bb      	strb	r3, [r7, #14]
	uint8_t clock = getClockAPB1();          //Guardamos la velocidad de reloj entregada al bus APB1
 80032d6:	f001 fe0b 	bl	8004ef0 <getClockAPB1>
 80032da:	4603      	mov	r3, r0
 80032dc:	73fb      	strb	r3, [r7, #15]

	//Verificamos si el multiplicador del Timer esta activado por el preescaler
	if(clockSystem>=50)
 80032de:	7bbb      	ldrb	r3, [r7, #14]
 80032e0:	2b31      	cmp	r3, #49	; 0x31
 80032e2:	d903      	bls.n	80032ec <BasicTimer_Config+0xa4>
	{
		clock = clock*2;
 80032e4:	7bfb      	ldrb	r3, [r7, #15]
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	73fb      	strb	r3, [r7, #15]
 80032ea:	e000      	b.n	80032ee <BasicTimer_Config+0xa6>
	}
	else
	{
		__NOP();
 80032ec:	bf00      	nop
	}

	/*La frecuencia de reloj contador CK_CNT es igual a fck_psc/(psc[15:0]+1)
	 * por tanto define la velocidad a la que incrementa el counter*/
	ptrBTimerHandler->ptrTIMx->PSC = (clock)*(ptrBTimerHandler->TIMx_Config.TIMx_periodcnt)-1; //(min:0, max:65536)
 80032ee:	7bfb      	ldrb	r3, [r7, #15]
 80032f0:	687a      	ldr	r2, [r7, #4]
 80032f2:	8852      	ldrh	r2, [r2, #2]
 80032f4:	fb02 f303 	mul.w	r3, r2, r3
 80032f8:	1e5a      	subs	r2, r3, #1
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	629a      	str	r2, [r3, #40]	; 0x28
	//Registro:TIMx_CR1		Es un registro de configuracion del TIMx
	//Registro:TIMx_ARR		Es un valor de 32 bit
	//Registro:TIMx_CNT/	Es un valor de 32 bit

	//verificamos si el timer se configuro como up o dowm
	if(ptrBTimerHandler->TIMx_Config.TIMx_mode==BTIMER_MODE_UP)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d112      	bne.n	800332e <BasicTimer_Config+0xe6>
	{
		//-------a)Definimos la direccion para el conteo-------------
		ptrBTimerHandler->ptrTIMx->CR1 &= ~(0b1<<4);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	f022 0210 	bic.w	r2, r2, #16
 8003316:	601a      	str	r2, [r3, #0]
		//-------b)Configuracion del Auto-Reload---------------------
		ptrBTimerHandler->ptrTIMx->ARR = ptrBTimerHandler->TIMx_Config.TIMX_period+1;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	685a      	ldr	r2, [r3, #4]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	3201      	adds	r2, #1
 8003322:	62da      	str	r2, [r3, #44]	; 0x2c
		//-------c)Reinicio del registro counter----------------------
		ptrBTimerHandler->ptrTIMx->CNT = 0;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	2200      	movs	r2, #0
 800332a:	625a      	str	r2, [r3, #36]	; 0x24
 800332c:	e018      	b.n	8003360 <BasicTimer_Config+0x118>
	}
	else
	{
		//-------a)Definimos la direccion para el conteo-------------
		ptrBTimerHandler->ptrTIMx->CR1 &= ~(0b1<<4); //limpiamos
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	f022 0210 	bic.w	r2, r2, #16
 800333c:	601a      	str	r2, [r3, #0]
		ptrBTimerHandler->ptrTIMx->CR1 |= (0b1<<4);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	f042 0210 	orr.w	r2, r2, #16
 800334c:	601a      	str	r2, [r3, #0]
		//-------b)Configuracion del Auto-Reload---------------------
		ptrBTimerHandler->ptrTIMx->ARR = 0;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	2200      	movs	r2, #0
 8003354:	62da      	str	r2, [r3, #44]	; 0x2c
		//-------c)Reinicio del registro counter----------------------
		ptrBTimerHandler->ptrTIMx->CNT = ptrBTimerHandler->TIMx_Config.TIMX_period;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	6852      	ldr	r2, [r2, #4]
 800335e:	625a      	str	r2, [r3, #36]	; 0x24
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003360:	b672      	cpsid	i
}
 8003362:	bf00      	nop

	//Desactivamos las interrupciones Globales
	__disable_irq();

	//Matriculamos la interrupcion en el NVCI
	if(ptrBTimerHandler->ptrTIMx==TIM2)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800336c:	d103      	bne.n	8003376 <BasicTimer_Config+0x12e>
	{
		//Activamos el NVIC para la interrupcion del TIM2
		NVIC_EnableIRQ(TIM2_IRQn);
 800336e:	201c      	movs	r0, #28
 8003370:	f7ff ff4c 	bl	800320c <__NVIC_EnableIRQ>
 8003374:	e019      	b.n	80033aa <BasicTimer_Config+0x162>
	}
	else if(ptrBTimerHandler->ptrTIMx==TIM3)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	4a1c      	ldr	r2, [pc, #112]	; (80033ec <BasicTimer_Config+0x1a4>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d103      	bne.n	8003388 <BasicTimer_Config+0x140>
	{
		//Activamos el NVIC para la interrupcion del TIM3
		NVIC_EnableIRQ(TIM3_IRQn);
 8003380:	201d      	movs	r0, #29
 8003382:	f7ff ff43 	bl	800320c <__NVIC_EnableIRQ>
 8003386:	e010      	b.n	80033aa <BasicTimer_Config+0x162>
	}
	else if(ptrBTimerHandler->ptrTIMx==TIM4)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	4a19      	ldr	r2, [pc, #100]	; (80033f4 <BasicTimer_Config+0x1ac>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d103      	bne.n	800339a <BasicTimer_Config+0x152>
	{
		//Activamos el NVIC para la interrupcion del TIM4
		NVIC_EnableIRQ(TIM4_IRQn);
 8003392:	201e      	movs	r0, #30
 8003394:	f7ff ff3a 	bl	800320c <__NVIC_EnableIRQ>
 8003398:	e007      	b.n	80033aa <BasicTimer_Config+0x162>
	}
	else if(ptrBTimerHandler->ptrTIMx==TIM5)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	68db      	ldr	r3, [r3, #12]
 800339e:	4a17      	ldr	r2, [pc, #92]	; (80033fc <BasicTimer_Config+0x1b4>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d102      	bne.n	80033aa <BasicTimer_Config+0x162>
	{
		//Activamos el NVIC para la interrupcion del TIM5
		NVIC_EnableIRQ(TIM5_IRQn);
 80033a4:	2032      	movs	r0, #50	; 0x32
 80033a6:	f7ff ff31 	bl	800320c <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 80033aa:	b662      	cpsie	i
}
 80033ac:	bf00      	nop
	//Activo las interrupciones Globales
	__enable_irq();

	//----------------------5)Definimos el estado de la interrupcion---------------------------------

	statusiInterruptionTimer(ptrBTimerHandler, (ptrBTimerHandler->TIMx_Config.TIMx_interruptEnable));
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	7a1b      	ldrb	r3, [r3, #8]
 80033b2:	4619      	mov	r1, r3
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f000 f875 	bl	80034a4 <statusiInterruptionTimer>

	//----------------------6) Activamos el Timer---------------------------------
	//Registro:TIMx_CR1

	ptrBTimerHandler->ptrTIMx->CR1 &= ~TIM_CR1_CEN;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	f022 0201 	bic.w	r2, r2, #1
 80033c8:	601a      	str	r2, [r3, #0]
	ptrBTimerHandler->ptrTIMx->CR1 |= TIM_CR1_CEN;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	68db      	ldr	r3, [r3, #12]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	f042 0201 	orr.w	r2, r2, #1
 80033d8:	601a      	str	r2, [r3, #0]
}
 80033da:	bf00      	nop
 80033dc:	3710      	adds	r7, #16
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	40023800 	.word	0x40023800
 80033e8:	20000500 	.word	0x20000500
 80033ec:	40000400 	.word	0x40000400
 80033f0:	20000504 	.word	0x20000504
 80033f4:	40000800 	.word	0x40000800
 80033f8:	20000508 	.word	0x20000508
 80033fc:	40000c00 	.word	0x40000c00
 8003400:	2000050c 	.word	0x2000050c

08003404 <BasicTimer4_Callback>:
{
	__NOP();
}

__attribute__((weak)) void BasicTimer4_Callback(void)
{
 8003404:	b480      	push	{r7}
 8003406:	af00      	add	r7, sp, #0
	__NOP();
 8003408:	bf00      	nop
}
 800340a:	bf00      	nop
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr

08003414 <BasicTimer5_Callback>:

__attribute__((weak)) void BasicTimer5_Callback(void)
{
 8003414:	b480      	push	{r7}
 8003416:	af00      	add	r7, sp, #0
	__NOP();
 8003418:	bf00      	nop
}
 800341a:	bf00      	nop
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr

08003424 <TIM2_IRQHandler>:

/* Cuando se produce una interrupcion en el NVIC debido a uno de los TIMER apuntara a una de
 * estas funciones en el vector de interrupciones respectivamente
 */
void TIM2_IRQHandler(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
	//Registro:TIMx_SR    Es un registro de almacenamiento del TIMx
	//limpiamos la bandera que indica que la interrupcion se a generado
	ptrTimer2Used->SR &= ~TIM_SR_UIF;
 8003428:	4b05      	ldr	r3, [pc, #20]	; (8003440 <TIM2_IRQHandler+0x1c>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	691a      	ldr	r2, [r3, #16]
 800342e:	4b04      	ldr	r3, [pc, #16]	; (8003440 <TIM2_IRQHandler+0x1c>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f022 0201 	bic.w	r2, r2, #1
 8003436:	611a      	str	r2, [r3, #16]

	//Ejecute la funcion correspondiente a la interupccion
	BasicTimer2_Callback();
 8003438:	f7ff f81a 	bl	8002470 <BasicTimer2_Callback>

}
 800343c:	bf00      	nop
 800343e:	bd80      	pop	{r7, pc}
 8003440:	20000500 	.word	0x20000500

08003444 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	af00      	add	r7, sp, #0
	//Registro:TIMx_SR    Es un registro de almacenamiento del TIMx
	//limpiamos la bandera que indica que la interrupcion se a generado
	ptrTimer3Used->SR &= ~TIM_SR_UIF;
 8003448:	4b05      	ldr	r3, [pc, #20]	; (8003460 <TIM3_IRQHandler+0x1c>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	691a      	ldr	r2, [r3, #16]
 800344e:	4b04      	ldr	r3, [pc, #16]	; (8003460 <TIM3_IRQHandler+0x1c>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f022 0201 	bic.w	r2, r2, #1
 8003456:	611a      	str	r2, [r3, #16]

	//Ejecute la funcion correspondiente a la interupccion
	BasicTimer3_Callback();
 8003458:	f7ff f822 	bl	80024a0 <BasicTimer3_Callback>

}
 800345c:	bf00      	nop
 800345e:	bd80      	pop	{r7, pc}
 8003460:	20000504 	.word	0x20000504

08003464 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	af00      	add	r7, sp, #0
	//Registro:TIMx_SR    Es un registro de almacenamiento del TIMx
	//limpiamos la bandera que indica que la interrupcion se a generado
	ptrTimer4Used->SR &= ~TIM_SR_UIF;
 8003468:	4b05      	ldr	r3, [pc, #20]	; (8003480 <TIM4_IRQHandler+0x1c>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	691a      	ldr	r2, [r3, #16]
 800346e:	4b04      	ldr	r3, [pc, #16]	; (8003480 <TIM4_IRQHandler+0x1c>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f022 0201 	bic.w	r2, r2, #1
 8003476:	611a      	str	r2, [r3, #16]

	//Ejecute la funcion correspondiente a la interupccion
	BasicTimer4_Callback();
 8003478:	f7ff ffc4 	bl	8003404 <BasicTimer4_Callback>

}
 800347c:	bf00      	nop
 800347e:	bd80      	pop	{r7, pc}
 8003480:	20000508 	.word	0x20000508

08003484 <TIM5_IRQHandler>:

void TIM5_IRQHandler(void)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
	//Registro:TIMx_SR    Es un registro de almacenamiento del TIMx
	//limpiamos la bandera que indica que la interrupcion se a generado
	ptrTimer5Used->SR &= ~TIM_SR_UIF;
 8003488:	4b05      	ldr	r3, [pc, #20]	; (80034a0 <TIM5_IRQHandler+0x1c>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	691a      	ldr	r2, [r3, #16]
 800348e:	4b04      	ldr	r3, [pc, #16]	; (80034a0 <TIM5_IRQHandler+0x1c>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f022 0201 	bic.w	r2, r2, #1
 8003496:	611a      	str	r2, [r3, #16]

	//Ejecute la funcion correspondiente a la interupccion
	BasicTimer5_Callback();
 8003498:	f7ff ffbc 	bl	8003414 <BasicTimer5_Callback>

}
 800349c:	bf00      	nop
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	2000050c 	.word	0x2000050c

080034a4 <statusiInterruptionTimer>:


//Definir la interrupcion por el timer
void statusiInterruptionTimer(BasicTimer_Handler_t *ptrBTimerHandler, uint8_t status)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	460b      	mov	r3, r1
 80034ae:	70fb      	strb	r3, [r7, #3]
	//Verificar el estado que se desea con definir
	if(status == INTERRUPTION_ENABLE)
 80034b0:	78fb      	ldrb	r3, [r7, #3]
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d108      	bne.n	80034c8 <statusiInterruptionTimer+0x24>
	{
		//Activamos las interrupciones
		ptrBTimerHandler->ptrTIMx->DIER |=TIM_DIER_UIE;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	68da      	ldr	r2, [r3, #12]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	f042 0201 	orr.w	r2, r2, #1
 80034c4:	60da      	str	r2, [r3, #12]
	else
	{
		//Desactivamos las interrupciones
		ptrBTimerHandler->ptrTIMx->DIER &= ~TIM_DIER_UIE;
	}
}
 80034c6:	e007      	b.n	80034d8 <statusiInterruptionTimer+0x34>
		ptrBTimerHandler->ptrTIMx->DIER &= ~TIM_DIER_UIE;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	68da      	ldr	r2, [r3, #12]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	f022 0201 	bic.w	r2, r2, #1
 80034d6:	60da      	str	r2, [r3, #12]
}
 80034d8:	bf00      	nop
 80034da:	370c      	adds	r7, #12
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr

080034e4 <updateFrequencyTimer>:


//Actualizamos la frecuencia del TIMER
void updateFrequencyTimer(BasicTimer_Handler_t *ptrBTimerHandler, uint16_t newPer)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	460b      	mov	r3, r1
 80034ee:	807b      	strh	r3, [r7, #2]
	//Establecemos el nuevo valor del periodo en la configuracion del PWM
	ptrBTimerHandler->TIMx_Config.TIMX_period = newPer;
 80034f0:	887a      	ldrh	r2, [r7, #2]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	605a      	str	r2, [r3, #4]
	//Reiniamos el contador
	ptrBTimerHandler->ptrTIMx->CNT = 0;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	68db      	ldr	r3, [r3, #12]
 80034fa:	2200      	movs	r2, #0
 80034fc:	625a      	str	r2, [r3, #36]	; 0x24
	/*Cargamos el valor del ARR el cual es e limite de incrementos del TIMER
	 */
	ptrBTimerHandler->ptrTIMx->ARR = ptrBTimerHandler->TIMx_Config.TIMX_period;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	6852      	ldr	r2, [r2, #4]
 8003506:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003508:	bf00      	nop
 800350a:	370c      	adds	r7, #12
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr

08003514 <__NVIC_EnableIRQ>:
{
 8003514:	b480      	push	{r7}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	4603      	mov	r3, r0
 800351c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800351e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003522:	2b00      	cmp	r3, #0
 8003524:	db0b      	blt.n	800353e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003526:	79fb      	ldrb	r3, [r7, #7]
 8003528:	f003 021f 	and.w	r2, r3, #31
 800352c:	4907      	ldr	r1, [pc, #28]	; (800354c <__NVIC_EnableIRQ+0x38>)
 800352e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003532:	095b      	lsrs	r3, r3, #5
 8003534:	2001      	movs	r0, #1
 8003536:	fa00 f202 	lsl.w	r2, r0, r2
 800353a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800353e:	bf00      	nop
 8003540:	370c      	adds	r7, #12
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr
 800354a:	bf00      	nop
 800354c:	e000e100 	.word	0xe000e100

08003550 <extInt_Config>:
#include <ExtiDriver.h>
#include <GPIOxDriver.h>

//Configuracion EXTI
void extInt_Config(EXTI_Config_t *extiConfig) // *extiConfig = &handlerEXTI
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af02      	add	r7, sp, #8
 8003556:	6078      	str	r0, [r7, #4]
	//----------------------1) Configuramos el PINx como entrada ------------------------
	//Definimos la configuracion EXTI para el pin selecionado
	GPIO_PIN_Config(extiConfig->pGPIOHandler, GPIO_MODE_IN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6818      	ldr	r0, [r3, #0]
 800355c:	2300      	movs	r3, #0
 800355e:	9301      	str	r3, [sp, #4]
 8003560:	2300      	movs	r3, #0
 8003562:	9300      	str	r3, [sp, #0]
 8003564:	2301      	movs	r3, #1
 8003566:	2200      	movs	r2, #0
 8003568:	2100      	movs	r1, #0
 800356a:	f001 f891 	bl	8004690 <GPIO_PIN_Config>

	//Cargamos la configuracion del PIN especifico
	GPIO_Config(extiConfig->pGPIOHandler);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4618      	mov	r0, r3
 8003574:	f001 f8ae 	bl	80046d4 <GPIO_Config>
	//-----------2) Configuracion de las lineas de conexion del EXTI-----------------------
	//Registro: APB1ENR  En el pefirefico RCC
	//Registro: EXTICR 	 En el periferico SYSCFG

	//-------a) Activamos la señal de reloj al SYSCFG-------------
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8003578:	4b97      	ldr	r3, [pc, #604]	; (80037d8 <extInt_Config+0x288>)
 800357a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800357c:	4a96      	ldr	r2, [pc, #600]	; (80037d8 <extInt_Config+0x288>)
 800357e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003582:	6453      	str	r3, [r2, #68]	; 0x44

	//-------b)Asignamos el canal del EXTI que corresponde al pin a usa-------------
	//Deacuerdo al PIN_X y GPIO_X, seleccionamos la conexion del EXTIx
	switch(extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	781b      	ldrb	r3, [r3, #0]
 800358a:	2b0f      	cmp	r3, #15
 800358c:	f200 85cf 	bhi.w	800412e <extInt_Config+0xbde>
 8003590:	a201      	add	r2, pc, #4	; (adr r2, 8003598 <extInt_Config+0x48>)
 8003592:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003596:	bf00      	nop
 8003598:	080035d9 	.word	0x080035d9
 800359c:	0800368f 	.word	0x0800368f
 80035a0:	08003745 	.word	0x08003745
 80035a4:	0800381b 	.word	0x0800381b
 80035a8:	080038d1 	.word	0x080038d1
 80035ac:	0800397f 	.word	0x0800397f
 80035b0:	08003a45 	.word	0x08003a45
 80035b4:	08003aed 	.word	0x08003aed
 80035b8:	08003b95 	.word	0x08003b95
 80035bc:	08003c3d 	.word	0x08003c3d
 80035c0:	08003d03 	.word	0x08003d03
 80035c4:	08003dab 	.word	0x08003dab
 80035c8:	08003e53 	.word	0x08003e53
 80035cc:	08003f19 	.word	0x08003f19
 80035d0:	08003fc1 	.word	0x08003fc1
 80035d4:	08004069 	.word	0x08004069
	//----------------Configuracion EXTI0-----------------
	case 0:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_0
		en el EXTICR*/
		SYSCFG->EXTICR[0] &= ~(0xF<<SYSCFG_EXTICR1_EXTI0_Pos);
 80035d8:	4b80      	ldr	r3, [pc, #512]	; (80037dc <extInt_Config+0x28c>)
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	4a7f      	ldr	r2, [pc, #508]	; (80037dc <extInt_Config+0x28c>)
 80035de:	f023 030f 	bic.w	r3, r3, #15
 80035e2:	6093      	str	r3, [r2, #8]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	4a7d      	ldr	r2, [pc, #500]	; (80037e0 <extInt_Config+0x290>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d105      	bne.n	80035fc <extInt_Config+0xac>
		{
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PA);
 80035f0:	4b7a      	ldr	r3, [pc, #488]	; (80037dc <extInt_Config+0x28c>)
 80035f2:	4a7a      	ldr	r2, [pc, #488]	; (80037dc <extInt_Config+0x28c>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	6093      	str	r3, [r2, #8]
		}
		else
		{
			__NOP();
		}
		break;
 80035f8:	f000 bd9b 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	4a78      	ldr	r2, [pc, #480]	; (80037e4 <extInt_Config+0x294>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d107      	bne.n	8003618 <extInt_Config+0xc8>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PB);
 8003608:	4b74      	ldr	r3, [pc, #464]	; (80037dc <extInt_Config+0x28c>)
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	4a73      	ldr	r2, [pc, #460]	; (80037dc <extInt_Config+0x28c>)
 800360e:	f043 0301 	orr.w	r3, r3, #1
 8003612:	6093      	str	r3, [r2, #8]
		break;
 8003614:	f000 bd8d 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	4a72      	ldr	r2, [pc, #456]	; (80037e8 <extInt_Config+0x298>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d107      	bne.n	8003634 <extInt_Config+0xe4>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PC);
 8003624:	4b6d      	ldr	r3, [pc, #436]	; (80037dc <extInt_Config+0x28c>)
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	4a6c      	ldr	r2, [pc, #432]	; (80037dc <extInt_Config+0x28c>)
 800362a:	f043 0302 	orr.w	r3, r3, #2
 800362e:	6093      	str	r3, [r2, #8]
		break;
 8003630:	f000 bd7f 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	4a6c      	ldr	r2, [pc, #432]	; (80037ec <extInt_Config+0x29c>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d107      	bne.n	8003650 <extInt_Config+0x100>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PD);
 8003640:	4b66      	ldr	r3, [pc, #408]	; (80037dc <extInt_Config+0x28c>)
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	4a65      	ldr	r2, [pc, #404]	; (80037dc <extInt_Config+0x28c>)
 8003646:	f043 0303 	orr.w	r3, r3, #3
 800364a:	6093      	str	r3, [r2, #8]
		break;
 800364c:	f000 bd71 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	4a66      	ldr	r2, [pc, #408]	; (80037f0 <extInt_Config+0x2a0>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d107      	bne.n	800366c <extInt_Config+0x11c>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PE);
 800365c:	4b5f      	ldr	r3, [pc, #380]	; (80037dc <extInt_Config+0x28c>)
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	4a5e      	ldr	r2, [pc, #376]	; (80037dc <extInt_Config+0x28c>)
 8003662:	f043 0304 	orr.w	r3, r3, #4
 8003666:	6093      	str	r3, [r2, #8]
		break;
 8003668:	f000 bd63 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	4a60      	ldr	r2, [pc, #384]	; (80037f4 <extInt_Config+0x2a4>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d107      	bne.n	8003688 <extInt_Config+0x138>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PH);
 8003678:	4b58      	ldr	r3, [pc, #352]	; (80037dc <extInt_Config+0x28c>)
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	4a57      	ldr	r2, [pc, #348]	; (80037dc <extInt_Config+0x28c>)
 800367e:	f043 0307 	orr.w	r3, r3, #7
 8003682:	6093      	str	r3, [r2, #8]
		break;
 8003684:	f000 bd55 	b.w	8004132 <extInt_Config+0xbe2>
			__NOP();
 8003688:	bf00      	nop
		break;
 800368a:	f000 bd52 	b.w	8004132 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI1-----------------
	case 1:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_1
		en el EXTICR*/
		SYSCFG->EXTICR[0] &= ~(0xF<<SYSCFG_EXTICR1_EXTI1_Pos);
 800368e:	4b53      	ldr	r3, [pc, #332]	; (80037dc <extInt_Config+0x28c>)
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	4a52      	ldr	r2, [pc, #328]	; (80037dc <extInt_Config+0x28c>)
 8003694:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003698:	6093      	str	r3, [r2, #8]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	4a4f      	ldr	r2, [pc, #316]	; (80037e0 <extInt_Config+0x290>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d105      	bne.n	80036b2 <extInt_Config+0x162>
		{
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PA);
 80036a6:	4b4d      	ldr	r3, [pc, #308]	; (80037dc <extInt_Config+0x28c>)
 80036a8:	4a4c      	ldr	r2, [pc, #304]	; (80037dc <extInt_Config+0x28c>)
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	6093      	str	r3, [r2, #8]
		}
		else
		{
			__NOP();
		}
		break;
 80036ae:	f000 bd40 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	4a4a      	ldr	r2, [pc, #296]	; (80037e4 <extInt_Config+0x294>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d107      	bne.n	80036ce <extInt_Config+0x17e>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PB);
 80036be:	4b47      	ldr	r3, [pc, #284]	; (80037dc <extInt_Config+0x28c>)
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	4a46      	ldr	r2, [pc, #280]	; (80037dc <extInt_Config+0x28c>)
 80036c4:	f043 0310 	orr.w	r3, r3, #16
 80036c8:	6093      	str	r3, [r2, #8]
		break;
 80036ca:	f000 bd32 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	4a44      	ldr	r2, [pc, #272]	; (80037e8 <extInt_Config+0x298>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d107      	bne.n	80036ea <extInt_Config+0x19a>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PC);
 80036da:	4b40      	ldr	r3, [pc, #256]	; (80037dc <extInt_Config+0x28c>)
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	4a3f      	ldr	r2, [pc, #252]	; (80037dc <extInt_Config+0x28c>)
 80036e0:	f043 0320 	orr.w	r3, r3, #32
 80036e4:	6093      	str	r3, [r2, #8]
		break;
 80036e6:	f000 bd24 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	4a3e      	ldr	r2, [pc, #248]	; (80037ec <extInt_Config+0x29c>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d107      	bne.n	8003706 <extInt_Config+0x1b6>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PD);
 80036f6:	4b39      	ldr	r3, [pc, #228]	; (80037dc <extInt_Config+0x28c>)
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	4a38      	ldr	r2, [pc, #224]	; (80037dc <extInt_Config+0x28c>)
 80036fc:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003700:	6093      	str	r3, [r2, #8]
		break;
 8003702:	f000 bd16 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	4a38      	ldr	r2, [pc, #224]	; (80037f0 <extInt_Config+0x2a0>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d107      	bne.n	8003722 <extInt_Config+0x1d2>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PE);
 8003712:	4b32      	ldr	r3, [pc, #200]	; (80037dc <extInt_Config+0x28c>)
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	4a31      	ldr	r2, [pc, #196]	; (80037dc <extInt_Config+0x28c>)
 8003718:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800371c:	6093      	str	r3, [r2, #8]
		break;
 800371e:	f000 bd08 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	4a32      	ldr	r2, [pc, #200]	; (80037f4 <extInt_Config+0x2a4>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d107      	bne.n	800373e <extInt_Config+0x1ee>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PH);
 800372e:	4b2b      	ldr	r3, [pc, #172]	; (80037dc <extInt_Config+0x28c>)
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	4a2a      	ldr	r2, [pc, #168]	; (80037dc <extInt_Config+0x28c>)
 8003734:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003738:	6093      	str	r3, [r2, #8]
		break;
 800373a:	f000 bcfa 	b.w	8004132 <extInt_Config+0xbe2>
			__NOP();
 800373e:	bf00      	nop
		break;
 8003740:	f000 bcf7 	b.w	8004132 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI2-----------------
	case 2:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_2
		en el EXTICR*/
		SYSCFG->EXTICR[0] &= ~(0xF<<SYSCFG_EXTICR1_EXTI2_Pos);
 8003744:	4b25      	ldr	r3, [pc, #148]	; (80037dc <extInt_Config+0x28c>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	4a24      	ldr	r2, [pc, #144]	; (80037dc <extInt_Config+0x28c>)
 800374a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800374e:	6093      	str	r3, [r2, #8]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	4a22      	ldr	r2, [pc, #136]	; (80037e0 <extInt_Config+0x290>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d105      	bne.n	8003768 <extInt_Config+0x218>
		{
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PA);
 800375c:	4b1f      	ldr	r3, [pc, #124]	; (80037dc <extInt_Config+0x28c>)
 800375e:	4a1f      	ldr	r2, [pc, #124]	; (80037dc <extInt_Config+0x28c>)
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	6093      	str	r3, [r2, #8]
		}
		else
		{
			__NOP();
		}
		break;
 8003764:	f000 bce5 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	4a1d      	ldr	r2, [pc, #116]	; (80037e4 <extInt_Config+0x294>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d107      	bne.n	8003784 <extInt_Config+0x234>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PB);
 8003774:	4b19      	ldr	r3, [pc, #100]	; (80037dc <extInt_Config+0x28c>)
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	4a18      	ldr	r2, [pc, #96]	; (80037dc <extInt_Config+0x28c>)
 800377a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800377e:	6093      	str	r3, [r2, #8]
		break;
 8003780:	f000 bcd7 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	4a17      	ldr	r2, [pc, #92]	; (80037e8 <extInt_Config+0x298>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d107      	bne.n	80037a0 <extInt_Config+0x250>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PC);
 8003790:	4b12      	ldr	r3, [pc, #72]	; (80037dc <extInt_Config+0x28c>)
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	4a11      	ldr	r2, [pc, #68]	; (80037dc <extInt_Config+0x28c>)
 8003796:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800379a:	6093      	str	r3, [r2, #8]
		break;
 800379c:	f000 bcc9 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	4a11      	ldr	r2, [pc, #68]	; (80037ec <extInt_Config+0x29c>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d107      	bne.n	80037bc <extInt_Config+0x26c>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PD);
 80037ac:	4b0b      	ldr	r3, [pc, #44]	; (80037dc <extInt_Config+0x28c>)
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	4a0a      	ldr	r2, [pc, #40]	; (80037dc <extInt_Config+0x28c>)
 80037b2:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80037b6:	6093      	str	r3, [r2, #8]
		break;
 80037b8:	f000 bcbb 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	4a0b      	ldr	r2, [pc, #44]	; (80037f0 <extInt_Config+0x2a0>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d117      	bne.n	80037f8 <extInt_Config+0x2a8>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PE);
 80037c8:	4b04      	ldr	r3, [pc, #16]	; (80037dc <extInt_Config+0x28c>)
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	4a03      	ldr	r2, [pc, #12]	; (80037dc <extInt_Config+0x28c>)
 80037ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80037d2:	6093      	str	r3, [r2, #8]
		break;
 80037d4:	f000 bcad 	b.w	8004132 <extInt_Config+0xbe2>
 80037d8:	40023800 	.word	0x40023800
 80037dc:	40013800 	.word	0x40013800
 80037e0:	40020000 	.word	0x40020000
 80037e4:	40020400 	.word	0x40020400
 80037e8:	40020800 	.word	0x40020800
 80037ec:	40020c00 	.word	0x40020c00
 80037f0:	40021000 	.word	0x40021000
 80037f4:	40021c00 	.word	0x40021c00
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	4a8a      	ldr	r2, [pc, #552]	; (8003a28 <extInt_Config+0x4d8>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d107      	bne.n	8003814 <extInt_Config+0x2c4>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PH);
 8003804:	4b89      	ldr	r3, [pc, #548]	; (8003a2c <extInt_Config+0x4dc>)
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	4a88      	ldr	r2, [pc, #544]	; (8003a2c <extInt_Config+0x4dc>)
 800380a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800380e:	6093      	str	r3, [r2, #8]
		break;
 8003810:	f000 bc8f 	b.w	8004132 <extInt_Config+0xbe2>
			__NOP();
 8003814:	bf00      	nop
		break;
 8003816:	f000 bc8c 	b.w	8004132 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI3-----------------
	case 3:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_3
		en el EXTICR*/
		SYSCFG->EXTICR[0] &= ~(0xF<<SYSCFG_EXTICR1_EXTI3_Pos);
 800381a:	4b84      	ldr	r3, [pc, #528]	; (8003a2c <extInt_Config+0x4dc>)
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	4a83      	ldr	r2, [pc, #524]	; (8003a2c <extInt_Config+0x4dc>)
 8003820:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003824:	6093      	str	r3, [r2, #8]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	4a80      	ldr	r2, [pc, #512]	; (8003a30 <extInt_Config+0x4e0>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d105      	bne.n	800383e <extInt_Config+0x2ee>
		{
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PA);
 8003832:	4b7e      	ldr	r3, [pc, #504]	; (8003a2c <extInt_Config+0x4dc>)
 8003834:	4a7d      	ldr	r2, [pc, #500]	; (8003a2c <extInt_Config+0x4dc>)
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	6093      	str	r3, [r2, #8]
		}
		else
		{
			__NOP();
		}
		break;
 800383a:	f000 bc7a 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	4a7b      	ldr	r2, [pc, #492]	; (8003a34 <extInt_Config+0x4e4>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d107      	bne.n	800385a <extInt_Config+0x30a>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PB);
 800384a:	4b78      	ldr	r3, [pc, #480]	; (8003a2c <extInt_Config+0x4dc>)
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	4a77      	ldr	r2, [pc, #476]	; (8003a2c <extInt_Config+0x4dc>)
 8003850:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003854:	6093      	str	r3, [r2, #8]
		break;
 8003856:	f000 bc6c 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	4a75      	ldr	r2, [pc, #468]	; (8003a38 <extInt_Config+0x4e8>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d107      	bne.n	8003876 <extInt_Config+0x326>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PC);
 8003866:	4b71      	ldr	r3, [pc, #452]	; (8003a2c <extInt_Config+0x4dc>)
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	4a70      	ldr	r2, [pc, #448]	; (8003a2c <extInt_Config+0x4dc>)
 800386c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003870:	6093      	str	r3, [r2, #8]
		break;
 8003872:	f000 bc5e 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	4a6f      	ldr	r2, [pc, #444]	; (8003a3c <extInt_Config+0x4ec>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d107      	bne.n	8003892 <extInt_Config+0x342>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PD);
 8003882:	4b6a      	ldr	r3, [pc, #424]	; (8003a2c <extInt_Config+0x4dc>)
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	4a69      	ldr	r2, [pc, #420]	; (8003a2c <extInt_Config+0x4dc>)
 8003888:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800388c:	6093      	str	r3, [r2, #8]
		break;
 800388e:	f000 bc50 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	4a69      	ldr	r2, [pc, #420]	; (8003a40 <extInt_Config+0x4f0>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d107      	bne.n	80038ae <extInt_Config+0x35e>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PE);
 800389e:	4b63      	ldr	r3, [pc, #396]	; (8003a2c <extInt_Config+0x4dc>)
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	4a62      	ldr	r2, [pc, #392]	; (8003a2c <extInt_Config+0x4dc>)
 80038a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038a8:	6093      	str	r3, [r2, #8]
		break;
 80038aa:	f000 bc42 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	4a5c      	ldr	r2, [pc, #368]	; (8003a28 <extInt_Config+0x4d8>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d107      	bne.n	80038ca <extInt_Config+0x37a>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PH);
 80038ba:	4b5c      	ldr	r3, [pc, #368]	; (8003a2c <extInt_Config+0x4dc>)
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	4a5b      	ldr	r2, [pc, #364]	; (8003a2c <extInt_Config+0x4dc>)
 80038c0:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 80038c4:	6093      	str	r3, [r2, #8]
		break;
 80038c6:	f000 bc34 	b.w	8004132 <extInt_Config+0xbe2>
			__NOP();
 80038ca:	bf00      	nop
		break;
 80038cc:	f000 bc31 	b.w	8004132 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI4-----------------
	case 4:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_4
		en el EXTICR*/
		SYSCFG->EXTICR[1] &= ~(0xF<<SYSCFG_EXTICR2_EXTI4_Pos);
 80038d0:	4b56      	ldr	r3, [pc, #344]	; (8003a2c <extInt_Config+0x4dc>)
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	4a55      	ldr	r2, [pc, #340]	; (8003a2c <extInt_Config+0x4dc>)
 80038d6:	f023 030f 	bic.w	r3, r3, #15
 80038da:	60d3      	str	r3, [r2, #12]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	4a53      	ldr	r2, [pc, #332]	; (8003a30 <extInt_Config+0x4e0>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d105      	bne.n	80038f4 <extInt_Config+0x3a4>
		{
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PA);
 80038e8:	4b50      	ldr	r3, [pc, #320]	; (8003a2c <extInt_Config+0x4dc>)
 80038ea:	4a50      	ldr	r2, [pc, #320]	; (8003a2c <extInt_Config+0x4dc>)
 80038ec:	68db      	ldr	r3, [r3, #12]
 80038ee:	60d3      	str	r3, [r2, #12]
		}
		else
		{
			__NOP();
		}
		break;
 80038f0:	f000 bc1f 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	4a4e      	ldr	r2, [pc, #312]	; (8003a34 <extInt_Config+0x4e4>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d107      	bne.n	8003910 <extInt_Config+0x3c0>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PB);
 8003900:	4b4a      	ldr	r3, [pc, #296]	; (8003a2c <extInt_Config+0x4dc>)
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	4a49      	ldr	r2, [pc, #292]	; (8003a2c <extInt_Config+0x4dc>)
 8003906:	f043 0301 	orr.w	r3, r3, #1
 800390a:	60d3      	str	r3, [r2, #12]
		break;
 800390c:	f000 bc11 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	4a48      	ldr	r2, [pc, #288]	; (8003a38 <extInt_Config+0x4e8>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d107      	bne.n	800392c <extInt_Config+0x3dc>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PC);
 800391c:	4b43      	ldr	r3, [pc, #268]	; (8003a2c <extInt_Config+0x4dc>)
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	4a42      	ldr	r2, [pc, #264]	; (8003a2c <extInt_Config+0x4dc>)
 8003922:	f043 0302 	orr.w	r3, r3, #2
 8003926:	60d3      	str	r3, [r2, #12]
		break;
 8003928:	f000 bc03 	b.w	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	4a42      	ldr	r2, [pc, #264]	; (8003a3c <extInt_Config+0x4ec>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d106      	bne.n	8003946 <extInt_Config+0x3f6>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PD);
 8003938:	4b3c      	ldr	r3, [pc, #240]	; (8003a2c <extInt_Config+0x4dc>)
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	4a3b      	ldr	r2, [pc, #236]	; (8003a2c <extInt_Config+0x4dc>)
 800393e:	f043 0303 	orr.w	r3, r3, #3
 8003942:	60d3      	str	r3, [r2, #12]
		break;
 8003944:	e3f5      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	4a3c      	ldr	r2, [pc, #240]	; (8003a40 <extInt_Config+0x4f0>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d106      	bne.n	8003960 <extInt_Config+0x410>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PE);
 8003952:	4b36      	ldr	r3, [pc, #216]	; (8003a2c <extInt_Config+0x4dc>)
 8003954:	68db      	ldr	r3, [r3, #12]
 8003956:	4a35      	ldr	r2, [pc, #212]	; (8003a2c <extInt_Config+0x4dc>)
 8003958:	f043 0304 	orr.w	r3, r3, #4
 800395c:	60d3      	str	r3, [r2, #12]
		break;
 800395e:	e3e8      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	4a30      	ldr	r2, [pc, #192]	; (8003a28 <extInt_Config+0x4d8>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d106      	bne.n	800397a <extInt_Config+0x42a>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PH);
 800396c:	4b2f      	ldr	r3, [pc, #188]	; (8003a2c <extInt_Config+0x4dc>)
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	4a2e      	ldr	r2, [pc, #184]	; (8003a2c <extInt_Config+0x4dc>)
 8003972:	f043 0307 	orr.w	r3, r3, #7
 8003976:	60d3      	str	r3, [r2, #12]
		break;
 8003978:	e3db      	b.n	8004132 <extInt_Config+0xbe2>
			__NOP();
 800397a:	bf00      	nop
		break;
 800397c:	e3d9      	b.n	8004132 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI5-----------------
	case 5:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_5
		en el EXTICR*/
		SYSCFG->EXTICR[1] &= ~(0xF<<SYSCFG_EXTICR2_EXTI5_Pos);
 800397e:	4b2b      	ldr	r3, [pc, #172]	; (8003a2c <extInt_Config+0x4dc>)
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	4a2a      	ldr	r2, [pc, #168]	; (8003a2c <extInt_Config+0x4dc>)
 8003984:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003988:	60d3      	str	r3, [r2, #12]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	4a27      	ldr	r2, [pc, #156]	; (8003a30 <extInt_Config+0x4e0>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d104      	bne.n	80039a0 <extInt_Config+0x450>
		{
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PA);
 8003996:	4b25      	ldr	r3, [pc, #148]	; (8003a2c <extInt_Config+0x4dc>)
 8003998:	4a24      	ldr	r2, [pc, #144]	; (8003a2c <extInt_Config+0x4dc>)
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	60d3      	str	r3, [r2, #12]
		}
		else
		{
			__NOP();
		}
		break;
 800399e:	e3c8      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	4a23      	ldr	r2, [pc, #140]	; (8003a34 <extInt_Config+0x4e4>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d106      	bne.n	80039ba <extInt_Config+0x46a>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PB);
 80039ac:	4b1f      	ldr	r3, [pc, #124]	; (8003a2c <extInt_Config+0x4dc>)
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	4a1e      	ldr	r2, [pc, #120]	; (8003a2c <extInt_Config+0x4dc>)
 80039b2:	f043 0310 	orr.w	r3, r3, #16
 80039b6:	60d3      	str	r3, [r2, #12]
		break;
 80039b8:	e3bb      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	4a1d      	ldr	r2, [pc, #116]	; (8003a38 <extInt_Config+0x4e8>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d106      	bne.n	80039d4 <extInt_Config+0x484>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PC);
 80039c6:	4b19      	ldr	r3, [pc, #100]	; (8003a2c <extInt_Config+0x4dc>)
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	4a18      	ldr	r2, [pc, #96]	; (8003a2c <extInt_Config+0x4dc>)
 80039cc:	f043 0320 	orr.w	r3, r3, #32
 80039d0:	60d3      	str	r3, [r2, #12]
		break;
 80039d2:	e3ae      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	4a18      	ldr	r2, [pc, #96]	; (8003a3c <extInt_Config+0x4ec>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d106      	bne.n	80039ee <extInt_Config+0x49e>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PD);
 80039e0:	4b12      	ldr	r3, [pc, #72]	; (8003a2c <extInt_Config+0x4dc>)
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	4a11      	ldr	r2, [pc, #68]	; (8003a2c <extInt_Config+0x4dc>)
 80039e6:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80039ea:	60d3      	str	r3, [r2, #12]
		break;
 80039ec:	e3a1      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	4a12      	ldr	r2, [pc, #72]	; (8003a40 <extInt_Config+0x4f0>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d106      	bne.n	8003a08 <extInt_Config+0x4b8>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PE);
 80039fa:	4b0c      	ldr	r3, [pc, #48]	; (8003a2c <extInt_Config+0x4dc>)
 80039fc:	68db      	ldr	r3, [r3, #12]
 80039fe:	4a0b      	ldr	r2, [pc, #44]	; (8003a2c <extInt_Config+0x4dc>)
 8003a00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a04:	60d3      	str	r3, [r2, #12]
		break;
 8003a06:	e394      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	4a06      	ldr	r2, [pc, #24]	; (8003a28 <extInt_Config+0x4d8>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d106      	bne.n	8003a22 <extInt_Config+0x4d2>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PH);
 8003a14:	4b05      	ldr	r3, [pc, #20]	; (8003a2c <extInt_Config+0x4dc>)
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	4a04      	ldr	r2, [pc, #16]	; (8003a2c <extInt_Config+0x4dc>)
 8003a1a:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003a1e:	60d3      	str	r3, [r2, #12]
		break;
 8003a20:	e387      	b.n	8004132 <extInt_Config+0xbe2>
			__NOP();
 8003a22:	bf00      	nop
		break;
 8003a24:	e385      	b.n	8004132 <extInt_Config+0xbe2>
 8003a26:	bf00      	nop
 8003a28:	40021c00 	.word	0x40021c00
 8003a2c:	40013800 	.word	0x40013800
 8003a30:	40020000 	.word	0x40020000
 8003a34:	40020400 	.word	0x40020400
 8003a38:	40020800 	.word	0x40020800
 8003a3c:	40020c00 	.word	0x40020c00
 8003a40:	40021000 	.word	0x40021000
	//----------------Configuracion EXTI6-----------------
	case 6:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_6
		en el EXTICR*/
		SYSCFG->EXTICR[1] &= ~(0xF<<SYSCFG_EXTICR2_EXTI6_Pos);
 8003a44:	4b86      	ldr	r3, [pc, #536]	; (8003c60 <extInt_Config+0x710>)
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	4a85      	ldr	r2, [pc, #532]	; (8003c60 <extInt_Config+0x710>)
 8003a4a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003a4e:	60d3      	str	r3, [r2, #12]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	4a83      	ldr	r2, [pc, #524]	; (8003c64 <extInt_Config+0x714>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d104      	bne.n	8003a66 <extInt_Config+0x516>
		{
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PA);
 8003a5c:	4b80      	ldr	r3, [pc, #512]	; (8003c60 <extInt_Config+0x710>)
 8003a5e:	4a80      	ldr	r2, [pc, #512]	; (8003c60 <extInt_Config+0x710>)
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	60d3      	str	r3, [r2, #12]
		}
		else
		{
			__NOP();
		}
		break;
 8003a64:	e365      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	4a7e      	ldr	r2, [pc, #504]	; (8003c68 <extInt_Config+0x718>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d106      	bne.n	8003a80 <extInt_Config+0x530>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PB);
 8003a72:	4b7b      	ldr	r3, [pc, #492]	; (8003c60 <extInt_Config+0x710>)
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	4a7a      	ldr	r2, [pc, #488]	; (8003c60 <extInt_Config+0x710>)
 8003a78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a7c:	60d3      	str	r3, [r2, #12]
		break;
 8003a7e:	e358      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	4a79      	ldr	r2, [pc, #484]	; (8003c6c <extInt_Config+0x71c>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d106      	bne.n	8003a9a <extInt_Config+0x54a>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PC);
 8003a8c:	4b74      	ldr	r3, [pc, #464]	; (8003c60 <extInt_Config+0x710>)
 8003a8e:	68db      	ldr	r3, [r3, #12]
 8003a90:	4a73      	ldr	r2, [pc, #460]	; (8003c60 <extInt_Config+0x710>)
 8003a92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a96:	60d3      	str	r3, [r2, #12]
		break;
 8003a98:	e34b      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	4a73      	ldr	r2, [pc, #460]	; (8003c70 <extInt_Config+0x720>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d106      	bne.n	8003ab4 <extInt_Config+0x564>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PD);
 8003aa6:	4b6e      	ldr	r3, [pc, #440]	; (8003c60 <extInt_Config+0x710>)
 8003aa8:	68db      	ldr	r3, [r3, #12]
 8003aaa:	4a6d      	ldr	r2, [pc, #436]	; (8003c60 <extInt_Config+0x710>)
 8003aac:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003ab0:	60d3      	str	r3, [r2, #12]
		break;
 8003ab2:	e33e      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	4a6e      	ldr	r2, [pc, #440]	; (8003c74 <extInt_Config+0x724>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d106      	bne.n	8003ace <extInt_Config+0x57e>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PE);
 8003ac0:	4b67      	ldr	r3, [pc, #412]	; (8003c60 <extInt_Config+0x710>)
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	4a66      	ldr	r2, [pc, #408]	; (8003c60 <extInt_Config+0x710>)
 8003ac6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003aca:	60d3      	str	r3, [r2, #12]
		break;
 8003acc:	e331      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	4a68      	ldr	r2, [pc, #416]	; (8003c78 <extInt_Config+0x728>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d106      	bne.n	8003ae8 <extInt_Config+0x598>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PH);
 8003ada:	4b61      	ldr	r3, [pc, #388]	; (8003c60 <extInt_Config+0x710>)
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	4a60      	ldr	r2, [pc, #384]	; (8003c60 <extInt_Config+0x710>)
 8003ae0:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003ae4:	60d3      	str	r3, [r2, #12]
		break;
 8003ae6:	e324      	b.n	8004132 <extInt_Config+0xbe2>
			__NOP();
 8003ae8:	bf00      	nop
		break;
 8003aea:	e322      	b.n	8004132 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI7-----------------
	case 7:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_7
		en el EXTICR*/
		SYSCFG->EXTICR[1] &= ~(0xF<<SYSCFG_EXTICR2_EXTI7_Pos);
 8003aec:	4b5c      	ldr	r3, [pc, #368]	; (8003c60 <extInt_Config+0x710>)
 8003aee:	68db      	ldr	r3, [r3, #12]
 8003af0:	4a5b      	ldr	r2, [pc, #364]	; (8003c60 <extInt_Config+0x710>)
 8003af2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003af6:	60d3      	str	r3, [r2, #12]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	4a59      	ldr	r2, [pc, #356]	; (8003c64 <extInt_Config+0x714>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d104      	bne.n	8003b0e <extInt_Config+0x5be>
		{
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PA);
 8003b04:	4b56      	ldr	r3, [pc, #344]	; (8003c60 <extInt_Config+0x710>)
 8003b06:	4a56      	ldr	r2, [pc, #344]	; (8003c60 <extInt_Config+0x710>)
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	60d3      	str	r3, [r2, #12]
		}
		else
		{
			__NOP();
		}
		break;
 8003b0c:	e311      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	4a54      	ldr	r2, [pc, #336]	; (8003c68 <extInt_Config+0x718>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d106      	bne.n	8003b28 <extInt_Config+0x5d8>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PB);
 8003b1a:	4b51      	ldr	r3, [pc, #324]	; (8003c60 <extInt_Config+0x710>)
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	4a50      	ldr	r2, [pc, #320]	; (8003c60 <extInt_Config+0x710>)
 8003b20:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003b24:	60d3      	str	r3, [r2, #12]
		break;
 8003b26:	e304      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	4a4f      	ldr	r2, [pc, #316]	; (8003c6c <extInt_Config+0x71c>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d106      	bne.n	8003b42 <extInt_Config+0x5f2>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PC);
 8003b34:	4b4a      	ldr	r3, [pc, #296]	; (8003c60 <extInt_Config+0x710>)
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	4a49      	ldr	r2, [pc, #292]	; (8003c60 <extInt_Config+0x710>)
 8003b3a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003b3e:	60d3      	str	r3, [r2, #12]
		break;
 8003b40:	e2f7      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	4a49      	ldr	r2, [pc, #292]	; (8003c70 <extInt_Config+0x720>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d106      	bne.n	8003b5c <extInt_Config+0x60c>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PD);
 8003b4e:	4b44      	ldr	r3, [pc, #272]	; (8003c60 <extInt_Config+0x710>)
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	4a43      	ldr	r2, [pc, #268]	; (8003c60 <extInt_Config+0x710>)
 8003b54:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8003b58:	60d3      	str	r3, [r2, #12]
		break;
 8003b5a:	e2ea      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	4a44      	ldr	r2, [pc, #272]	; (8003c74 <extInt_Config+0x724>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d106      	bne.n	8003b76 <extInt_Config+0x626>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PE);
 8003b68:	4b3d      	ldr	r3, [pc, #244]	; (8003c60 <extInt_Config+0x710>)
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	4a3c      	ldr	r2, [pc, #240]	; (8003c60 <extInt_Config+0x710>)
 8003b6e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b72:	60d3      	str	r3, [r2, #12]
		break;
 8003b74:	e2dd      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	4a3e      	ldr	r2, [pc, #248]	; (8003c78 <extInt_Config+0x728>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d106      	bne.n	8003b90 <extInt_Config+0x640>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PH);
 8003b82:	4b37      	ldr	r3, [pc, #220]	; (8003c60 <extInt_Config+0x710>)
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	4a36      	ldr	r2, [pc, #216]	; (8003c60 <extInt_Config+0x710>)
 8003b88:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8003b8c:	60d3      	str	r3, [r2, #12]
		break;
 8003b8e:	e2d0      	b.n	8004132 <extInt_Config+0xbe2>
			__NOP();
 8003b90:	bf00      	nop
		break;
 8003b92:	e2ce      	b.n	8004132 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI8-----------------
	case 8:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_8
		en el EXTICR*/
		SYSCFG->EXTICR[2] &= ~(0xF<<SYSCFG_EXTICR3_EXTI8_Pos);
 8003b94:	4b32      	ldr	r3, [pc, #200]	; (8003c60 <extInt_Config+0x710>)
 8003b96:	691b      	ldr	r3, [r3, #16]
 8003b98:	4a31      	ldr	r2, [pc, #196]	; (8003c60 <extInt_Config+0x710>)
 8003b9a:	f023 030f 	bic.w	r3, r3, #15
 8003b9e:	6113      	str	r3, [r2, #16]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	4a2f      	ldr	r2, [pc, #188]	; (8003c64 <extInt_Config+0x714>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d104      	bne.n	8003bb6 <extInt_Config+0x666>
		{
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PA);
 8003bac:	4b2c      	ldr	r3, [pc, #176]	; (8003c60 <extInt_Config+0x710>)
 8003bae:	4a2c      	ldr	r2, [pc, #176]	; (8003c60 <extInt_Config+0x710>)
 8003bb0:	691b      	ldr	r3, [r3, #16]
 8003bb2:	6113      	str	r3, [r2, #16]
		}
		else
		{
			__NOP();
		}
		break;
 8003bb4:	e2bd      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	4a2a      	ldr	r2, [pc, #168]	; (8003c68 <extInt_Config+0x718>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d106      	bne.n	8003bd0 <extInt_Config+0x680>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PB);
 8003bc2:	4b27      	ldr	r3, [pc, #156]	; (8003c60 <extInt_Config+0x710>)
 8003bc4:	691b      	ldr	r3, [r3, #16]
 8003bc6:	4a26      	ldr	r2, [pc, #152]	; (8003c60 <extInt_Config+0x710>)
 8003bc8:	f043 0301 	orr.w	r3, r3, #1
 8003bcc:	6113      	str	r3, [r2, #16]
		break;
 8003bce:	e2b0      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	4a25      	ldr	r2, [pc, #148]	; (8003c6c <extInt_Config+0x71c>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d106      	bne.n	8003bea <extInt_Config+0x69a>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PC);
 8003bdc:	4b20      	ldr	r3, [pc, #128]	; (8003c60 <extInt_Config+0x710>)
 8003bde:	691b      	ldr	r3, [r3, #16]
 8003be0:	4a1f      	ldr	r2, [pc, #124]	; (8003c60 <extInt_Config+0x710>)
 8003be2:	f043 0302 	orr.w	r3, r3, #2
 8003be6:	6113      	str	r3, [r2, #16]
		break;
 8003be8:	e2a3      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	4a1f      	ldr	r2, [pc, #124]	; (8003c70 <extInt_Config+0x720>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d106      	bne.n	8003c04 <extInt_Config+0x6b4>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PD);
 8003bf6:	4b1a      	ldr	r3, [pc, #104]	; (8003c60 <extInt_Config+0x710>)
 8003bf8:	691b      	ldr	r3, [r3, #16]
 8003bfa:	4a19      	ldr	r2, [pc, #100]	; (8003c60 <extInt_Config+0x710>)
 8003bfc:	f043 0303 	orr.w	r3, r3, #3
 8003c00:	6113      	str	r3, [r2, #16]
		break;
 8003c02:	e296      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	4a1a      	ldr	r2, [pc, #104]	; (8003c74 <extInt_Config+0x724>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d106      	bne.n	8003c1e <extInt_Config+0x6ce>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PE);
 8003c10:	4b13      	ldr	r3, [pc, #76]	; (8003c60 <extInt_Config+0x710>)
 8003c12:	691b      	ldr	r3, [r3, #16]
 8003c14:	4a12      	ldr	r2, [pc, #72]	; (8003c60 <extInt_Config+0x710>)
 8003c16:	f043 0304 	orr.w	r3, r3, #4
 8003c1a:	6113      	str	r3, [r2, #16]
		break;
 8003c1c:	e289      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	4a14      	ldr	r2, [pc, #80]	; (8003c78 <extInt_Config+0x728>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d106      	bne.n	8003c38 <extInt_Config+0x6e8>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PH);
 8003c2a:	4b0d      	ldr	r3, [pc, #52]	; (8003c60 <extInt_Config+0x710>)
 8003c2c:	691b      	ldr	r3, [r3, #16]
 8003c2e:	4a0c      	ldr	r2, [pc, #48]	; (8003c60 <extInt_Config+0x710>)
 8003c30:	f043 0307 	orr.w	r3, r3, #7
 8003c34:	6113      	str	r3, [r2, #16]
		break;
 8003c36:	e27c      	b.n	8004132 <extInt_Config+0xbe2>
			__NOP();
 8003c38:	bf00      	nop
		break;
 8003c3a:	e27a      	b.n	8004132 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI9------------------
	case 9:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_9
		en el EXTICR*/
		SYSCFG->EXTICR[2] &= ~(0xF<<SYSCFG_EXTICR3_EXTI9_Pos);
 8003c3c:	4b08      	ldr	r3, [pc, #32]	; (8003c60 <extInt_Config+0x710>)
 8003c3e:	691b      	ldr	r3, [r3, #16]
 8003c40:	4a07      	ldr	r2, [pc, #28]	; (8003c60 <extInt_Config+0x710>)
 8003c42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c46:	6113      	str	r3, [r2, #16]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	4a05      	ldr	r2, [pc, #20]	; (8003c64 <extInt_Config+0x714>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d113      	bne.n	8003c7c <extInt_Config+0x72c>
		{
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PA);
 8003c54:	4b02      	ldr	r3, [pc, #8]	; (8003c60 <extInt_Config+0x710>)
 8003c56:	4a02      	ldr	r2, [pc, #8]	; (8003c60 <extInt_Config+0x710>)
 8003c58:	691b      	ldr	r3, [r3, #16]
 8003c5a:	6113      	str	r3, [r2, #16]
		}
		else
		{
			__NOP();
		}
		break;
 8003c5c:	e269      	b.n	8004132 <extInt_Config+0xbe2>
 8003c5e:	bf00      	nop
 8003c60:	40013800 	.word	0x40013800
 8003c64:	40020000 	.word	0x40020000
 8003c68:	40020400 	.word	0x40020400
 8003c6c:	40020800 	.word	0x40020800
 8003c70:	40020c00 	.word	0x40020c00
 8003c74:	40021000 	.word	0x40021000
 8003c78:	40021c00 	.word	0x40021c00
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	4a83      	ldr	r2, [pc, #524]	; (8003e90 <extInt_Config+0x940>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d106      	bne.n	8003c96 <extInt_Config+0x746>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PB);
 8003c88:	4b82      	ldr	r3, [pc, #520]	; (8003e94 <extInt_Config+0x944>)
 8003c8a:	691b      	ldr	r3, [r3, #16]
 8003c8c:	4a81      	ldr	r2, [pc, #516]	; (8003e94 <extInt_Config+0x944>)
 8003c8e:	f043 0310 	orr.w	r3, r3, #16
 8003c92:	6113      	str	r3, [r2, #16]
		break;
 8003c94:	e24d      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	4a7e      	ldr	r2, [pc, #504]	; (8003e98 <extInt_Config+0x948>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d106      	bne.n	8003cb0 <extInt_Config+0x760>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PC);
 8003ca2:	4b7c      	ldr	r3, [pc, #496]	; (8003e94 <extInt_Config+0x944>)
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	4a7b      	ldr	r2, [pc, #492]	; (8003e94 <extInt_Config+0x944>)
 8003ca8:	f043 0320 	orr.w	r3, r3, #32
 8003cac:	6113      	str	r3, [r2, #16]
		break;
 8003cae:	e240      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	4a79      	ldr	r2, [pc, #484]	; (8003e9c <extInt_Config+0x94c>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d106      	bne.n	8003cca <extInt_Config+0x77a>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PD);
 8003cbc:	4b75      	ldr	r3, [pc, #468]	; (8003e94 <extInt_Config+0x944>)
 8003cbe:	691b      	ldr	r3, [r3, #16]
 8003cc0:	4a74      	ldr	r2, [pc, #464]	; (8003e94 <extInt_Config+0x944>)
 8003cc2:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003cc6:	6113      	str	r3, [r2, #16]
		break;
 8003cc8:	e233      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	4a73      	ldr	r2, [pc, #460]	; (8003ea0 <extInt_Config+0x950>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d106      	bne.n	8003ce4 <extInt_Config+0x794>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PE);
 8003cd6:	4b6f      	ldr	r3, [pc, #444]	; (8003e94 <extInt_Config+0x944>)
 8003cd8:	691b      	ldr	r3, [r3, #16]
 8003cda:	4a6e      	ldr	r2, [pc, #440]	; (8003e94 <extInt_Config+0x944>)
 8003cdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ce0:	6113      	str	r3, [r2, #16]
		break;
 8003ce2:	e226      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	4a6e      	ldr	r2, [pc, #440]	; (8003ea4 <extInt_Config+0x954>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d106      	bne.n	8003cfe <extInt_Config+0x7ae>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PH);
 8003cf0:	4b68      	ldr	r3, [pc, #416]	; (8003e94 <extInt_Config+0x944>)
 8003cf2:	691b      	ldr	r3, [r3, #16]
 8003cf4:	4a67      	ldr	r2, [pc, #412]	; (8003e94 <extInt_Config+0x944>)
 8003cf6:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003cfa:	6113      	str	r3, [r2, #16]
		break;
 8003cfc:	e219      	b.n	8004132 <extInt_Config+0xbe2>
			__NOP();
 8003cfe:	bf00      	nop
		break;
 8003d00:	e217      	b.n	8004132 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI10-----------------
	case 10:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_10
		en el EXTICR*/
		SYSCFG->EXTICR[2] &= ~(0xF<<SYSCFG_EXTICR3_EXTI10_Pos);
 8003d02:	4b64      	ldr	r3, [pc, #400]	; (8003e94 <extInt_Config+0x944>)
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	4a63      	ldr	r2, [pc, #396]	; (8003e94 <extInt_Config+0x944>)
 8003d08:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003d0c:	6113      	str	r3, [r2, #16]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	4a64      	ldr	r2, [pc, #400]	; (8003ea8 <extInt_Config+0x958>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d104      	bne.n	8003d24 <extInt_Config+0x7d4>
		{
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PA);
 8003d1a:	4b5e      	ldr	r3, [pc, #376]	; (8003e94 <extInt_Config+0x944>)
 8003d1c:	4a5d      	ldr	r2, [pc, #372]	; (8003e94 <extInt_Config+0x944>)
 8003d1e:	691b      	ldr	r3, [r3, #16]
 8003d20:	6113      	str	r3, [r2, #16]
		}
		else
		{
			__NOP();
		}
		break;
 8003d22:	e206      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	4a59      	ldr	r2, [pc, #356]	; (8003e90 <extInt_Config+0x940>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d106      	bne.n	8003d3e <extInt_Config+0x7ee>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PB);
 8003d30:	4b58      	ldr	r3, [pc, #352]	; (8003e94 <extInt_Config+0x944>)
 8003d32:	691b      	ldr	r3, [r3, #16]
 8003d34:	4a57      	ldr	r2, [pc, #348]	; (8003e94 <extInt_Config+0x944>)
 8003d36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d3a:	6113      	str	r3, [r2, #16]
		break;
 8003d3c:	e1f9      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	4a54      	ldr	r2, [pc, #336]	; (8003e98 <extInt_Config+0x948>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d106      	bne.n	8003d58 <extInt_Config+0x808>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PC);
 8003d4a:	4b52      	ldr	r3, [pc, #328]	; (8003e94 <extInt_Config+0x944>)
 8003d4c:	691b      	ldr	r3, [r3, #16]
 8003d4e:	4a51      	ldr	r2, [pc, #324]	; (8003e94 <extInt_Config+0x944>)
 8003d50:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d54:	6113      	str	r3, [r2, #16]
		break;
 8003d56:	e1ec      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	4a4f      	ldr	r2, [pc, #316]	; (8003e9c <extInt_Config+0x94c>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d106      	bne.n	8003d72 <extInt_Config+0x822>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PD);
 8003d64:	4b4b      	ldr	r3, [pc, #300]	; (8003e94 <extInt_Config+0x944>)
 8003d66:	691b      	ldr	r3, [r3, #16]
 8003d68:	4a4a      	ldr	r2, [pc, #296]	; (8003e94 <extInt_Config+0x944>)
 8003d6a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003d6e:	6113      	str	r3, [r2, #16]
		break;
 8003d70:	e1df      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	4a49      	ldr	r2, [pc, #292]	; (8003ea0 <extInt_Config+0x950>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d106      	bne.n	8003d8c <extInt_Config+0x83c>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PE);
 8003d7e:	4b45      	ldr	r3, [pc, #276]	; (8003e94 <extInt_Config+0x944>)
 8003d80:	691b      	ldr	r3, [r3, #16]
 8003d82:	4a44      	ldr	r2, [pc, #272]	; (8003e94 <extInt_Config+0x944>)
 8003d84:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d88:	6113      	str	r3, [r2, #16]
		break;
 8003d8a:	e1d2      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	4a44      	ldr	r2, [pc, #272]	; (8003ea4 <extInt_Config+0x954>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d106      	bne.n	8003da6 <extInt_Config+0x856>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PH);
 8003d98:	4b3e      	ldr	r3, [pc, #248]	; (8003e94 <extInt_Config+0x944>)
 8003d9a:	691b      	ldr	r3, [r3, #16]
 8003d9c:	4a3d      	ldr	r2, [pc, #244]	; (8003e94 <extInt_Config+0x944>)
 8003d9e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003da2:	6113      	str	r3, [r2, #16]
		break;
 8003da4:	e1c5      	b.n	8004132 <extInt_Config+0xbe2>
			__NOP();
 8003da6:	bf00      	nop
		break;
 8003da8:	e1c3      	b.n	8004132 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI11-----------------
	case 11:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_11
		en el EXTICR*/
		SYSCFG->EXTICR[2] &= ~(0xF<<SYSCFG_EXTICR3_EXTI11_Pos);
 8003daa:	4b3a      	ldr	r3, [pc, #232]	; (8003e94 <extInt_Config+0x944>)
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	4a39      	ldr	r2, [pc, #228]	; (8003e94 <extInt_Config+0x944>)
 8003db0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003db4:	6113      	str	r3, [r2, #16]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	4a3a      	ldr	r2, [pc, #232]	; (8003ea8 <extInt_Config+0x958>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d104      	bne.n	8003dcc <extInt_Config+0x87c>
		{
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PA);
 8003dc2:	4b34      	ldr	r3, [pc, #208]	; (8003e94 <extInt_Config+0x944>)
 8003dc4:	4a33      	ldr	r2, [pc, #204]	; (8003e94 <extInt_Config+0x944>)
 8003dc6:	691b      	ldr	r3, [r3, #16]
 8003dc8:	6113      	str	r3, [r2, #16]
		}
		else
		{
			__NOP();
		}
		break;
 8003dca:	e1b2      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	4a2f      	ldr	r2, [pc, #188]	; (8003e90 <extInt_Config+0x940>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d106      	bne.n	8003de6 <extInt_Config+0x896>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PB);
 8003dd8:	4b2e      	ldr	r3, [pc, #184]	; (8003e94 <extInt_Config+0x944>)
 8003dda:	691b      	ldr	r3, [r3, #16]
 8003ddc:	4a2d      	ldr	r2, [pc, #180]	; (8003e94 <extInt_Config+0x944>)
 8003dde:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003de2:	6113      	str	r3, [r2, #16]
		break;
 8003de4:	e1a5      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	4a2a      	ldr	r2, [pc, #168]	; (8003e98 <extInt_Config+0x948>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d106      	bne.n	8003e00 <extInt_Config+0x8b0>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PC);
 8003df2:	4b28      	ldr	r3, [pc, #160]	; (8003e94 <extInt_Config+0x944>)
 8003df4:	691b      	ldr	r3, [r3, #16]
 8003df6:	4a27      	ldr	r2, [pc, #156]	; (8003e94 <extInt_Config+0x944>)
 8003df8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003dfc:	6113      	str	r3, [r2, #16]
		break;
 8003dfe:	e198      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	4a25      	ldr	r2, [pc, #148]	; (8003e9c <extInt_Config+0x94c>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d106      	bne.n	8003e1a <extInt_Config+0x8ca>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PD);
 8003e0c:	4b21      	ldr	r3, [pc, #132]	; (8003e94 <extInt_Config+0x944>)
 8003e0e:	691b      	ldr	r3, [r3, #16]
 8003e10:	4a20      	ldr	r2, [pc, #128]	; (8003e94 <extInt_Config+0x944>)
 8003e12:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8003e16:	6113      	str	r3, [r2, #16]
		break;
 8003e18:	e18b      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	4a1f      	ldr	r2, [pc, #124]	; (8003ea0 <extInt_Config+0x950>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d106      	bne.n	8003e34 <extInt_Config+0x8e4>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PE);
 8003e26:	4b1b      	ldr	r3, [pc, #108]	; (8003e94 <extInt_Config+0x944>)
 8003e28:	691b      	ldr	r3, [r3, #16]
 8003e2a:	4a1a      	ldr	r2, [pc, #104]	; (8003e94 <extInt_Config+0x944>)
 8003e2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e30:	6113      	str	r3, [r2, #16]
		break;
 8003e32:	e17e      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	4a1a      	ldr	r2, [pc, #104]	; (8003ea4 <extInt_Config+0x954>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d106      	bne.n	8003e4e <extInt_Config+0x8fe>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PH);
 8003e40:	4b14      	ldr	r3, [pc, #80]	; (8003e94 <extInt_Config+0x944>)
 8003e42:	691b      	ldr	r3, [r3, #16]
 8003e44:	4a13      	ldr	r2, [pc, #76]	; (8003e94 <extInt_Config+0x944>)
 8003e46:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8003e4a:	6113      	str	r3, [r2, #16]
		break;
 8003e4c:	e171      	b.n	8004132 <extInt_Config+0xbe2>
			__NOP();
 8003e4e:	bf00      	nop
		break;
 8003e50:	e16f      	b.n	8004132 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI12-----------------
	case 12:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_12
		en el EXTICR*/
		SYSCFG->EXTICR[3] &= ~(0xF<<SYSCFG_EXTICR4_EXTI12_Pos);
 8003e52:	4b10      	ldr	r3, [pc, #64]	; (8003e94 <extInt_Config+0x944>)
 8003e54:	695b      	ldr	r3, [r3, #20]
 8003e56:	4a0f      	ldr	r2, [pc, #60]	; (8003e94 <extInt_Config+0x944>)
 8003e58:	f023 030f 	bic.w	r3, r3, #15
 8003e5c:	6153      	str	r3, [r2, #20]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	4a10      	ldr	r2, [pc, #64]	; (8003ea8 <extInt_Config+0x958>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d104      	bne.n	8003e74 <extInt_Config+0x924>
		{
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PA);
 8003e6a:	4b0a      	ldr	r3, [pc, #40]	; (8003e94 <extInt_Config+0x944>)
 8003e6c:	4a09      	ldr	r2, [pc, #36]	; (8003e94 <extInt_Config+0x944>)
 8003e6e:	695b      	ldr	r3, [r3, #20]
 8003e70:	6153      	str	r3, [r2, #20]
		}
		else
		{
			__NOP();
		}
		break;
 8003e72:	e15e      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	4a05      	ldr	r2, [pc, #20]	; (8003e90 <extInt_Config+0x940>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d115      	bne.n	8003eac <extInt_Config+0x95c>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PB);
 8003e80:	4b04      	ldr	r3, [pc, #16]	; (8003e94 <extInt_Config+0x944>)
 8003e82:	695b      	ldr	r3, [r3, #20]
 8003e84:	4a03      	ldr	r2, [pc, #12]	; (8003e94 <extInt_Config+0x944>)
 8003e86:	f043 0301 	orr.w	r3, r3, #1
 8003e8a:	6153      	str	r3, [r2, #20]
		break;
 8003e8c:	e151      	b.n	8004132 <extInt_Config+0xbe2>
 8003e8e:	bf00      	nop
 8003e90:	40020400 	.word	0x40020400
 8003e94:	40013800 	.word	0x40013800
 8003e98:	40020800 	.word	0x40020800
 8003e9c:	40020c00 	.word	0x40020c00
 8003ea0:	40021000 	.word	0x40021000
 8003ea4:	40021c00 	.word	0x40021c00
 8003ea8:	40020000 	.word	0x40020000
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	4a83      	ldr	r2, [pc, #524]	; (80040c0 <extInt_Config+0xb70>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d106      	bne.n	8003ec6 <extInt_Config+0x976>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PC);
 8003eb8:	4b82      	ldr	r3, [pc, #520]	; (80040c4 <extInt_Config+0xb74>)
 8003eba:	695b      	ldr	r3, [r3, #20]
 8003ebc:	4a81      	ldr	r2, [pc, #516]	; (80040c4 <extInt_Config+0xb74>)
 8003ebe:	f043 0302 	orr.w	r3, r3, #2
 8003ec2:	6153      	str	r3, [r2, #20]
		break;
 8003ec4:	e135      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	4a7e      	ldr	r2, [pc, #504]	; (80040c8 <extInt_Config+0xb78>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d106      	bne.n	8003ee0 <extInt_Config+0x990>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PD);
 8003ed2:	4b7c      	ldr	r3, [pc, #496]	; (80040c4 <extInt_Config+0xb74>)
 8003ed4:	695b      	ldr	r3, [r3, #20]
 8003ed6:	4a7b      	ldr	r2, [pc, #492]	; (80040c4 <extInt_Config+0xb74>)
 8003ed8:	f043 0303 	orr.w	r3, r3, #3
 8003edc:	6153      	str	r3, [r2, #20]
		break;
 8003ede:	e128      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	4a79      	ldr	r2, [pc, #484]	; (80040cc <extInt_Config+0xb7c>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d106      	bne.n	8003efa <extInt_Config+0x9aa>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PE);
 8003eec:	4b75      	ldr	r3, [pc, #468]	; (80040c4 <extInt_Config+0xb74>)
 8003eee:	695b      	ldr	r3, [r3, #20]
 8003ef0:	4a74      	ldr	r2, [pc, #464]	; (80040c4 <extInt_Config+0xb74>)
 8003ef2:	f043 0304 	orr.w	r3, r3, #4
 8003ef6:	6153      	str	r3, [r2, #20]
		break;
 8003ef8:	e11b      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	4a73      	ldr	r2, [pc, #460]	; (80040d0 <extInt_Config+0xb80>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d106      	bne.n	8003f14 <extInt_Config+0x9c4>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PH);
 8003f06:	4b6f      	ldr	r3, [pc, #444]	; (80040c4 <extInt_Config+0xb74>)
 8003f08:	695b      	ldr	r3, [r3, #20]
 8003f0a:	4a6e      	ldr	r2, [pc, #440]	; (80040c4 <extInt_Config+0xb74>)
 8003f0c:	f043 0307 	orr.w	r3, r3, #7
 8003f10:	6153      	str	r3, [r2, #20]
		break;
 8003f12:	e10e      	b.n	8004132 <extInt_Config+0xbe2>
			__NOP();
 8003f14:	bf00      	nop
		break;
 8003f16:	e10c      	b.n	8004132 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI13-----------------
	case 13:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_13
		en el EXTICR*/
		SYSCFG->EXTICR[3] &= ~(0xF<<SYSCFG_EXTICR4_EXTI13_Pos);
 8003f18:	4b6a      	ldr	r3, [pc, #424]	; (80040c4 <extInt_Config+0xb74>)
 8003f1a:	695b      	ldr	r3, [r3, #20]
 8003f1c:	4a69      	ldr	r2, [pc, #420]	; (80040c4 <extInt_Config+0xb74>)
 8003f1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f22:	6153      	str	r3, [r2, #20]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	4a6a      	ldr	r2, [pc, #424]	; (80040d4 <extInt_Config+0xb84>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d104      	bne.n	8003f3a <extInt_Config+0x9ea>
		{
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PA);
 8003f30:	4b64      	ldr	r3, [pc, #400]	; (80040c4 <extInt_Config+0xb74>)
 8003f32:	4a64      	ldr	r2, [pc, #400]	; (80040c4 <extInt_Config+0xb74>)
 8003f34:	695b      	ldr	r3, [r3, #20]
 8003f36:	6153      	str	r3, [r2, #20]
		}
		else
		{
			__NOP();
		}
		break;
 8003f38:	e0fb      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	4a65      	ldr	r2, [pc, #404]	; (80040d8 <extInt_Config+0xb88>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d106      	bne.n	8003f54 <extInt_Config+0xa04>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PB);
 8003f46:	4b5f      	ldr	r3, [pc, #380]	; (80040c4 <extInt_Config+0xb74>)
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	4a5e      	ldr	r2, [pc, #376]	; (80040c4 <extInt_Config+0xb74>)
 8003f4c:	f043 0310 	orr.w	r3, r3, #16
 8003f50:	6153      	str	r3, [r2, #20]
		break;
 8003f52:	e0ee      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	4a59      	ldr	r2, [pc, #356]	; (80040c0 <extInt_Config+0xb70>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d106      	bne.n	8003f6e <extInt_Config+0xa1e>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PC);
 8003f60:	4b58      	ldr	r3, [pc, #352]	; (80040c4 <extInt_Config+0xb74>)
 8003f62:	695b      	ldr	r3, [r3, #20]
 8003f64:	4a57      	ldr	r2, [pc, #348]	; (80040c4 <extInt_Config+0xb74>)
 8003f66:	f043 0320 	orr.w	r3, r3, #32
 8003f6a:	6153      	str	r3, [r2, #20]
		break;
 8003f6c:	e0e1      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	4a54      	ldr	r2, [pc, #336]	; (80040c8 <extInt_Config+0xb78>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d106      	bne.n	8003f88 <extInt_Config+0xa38>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PD);
 8003f7a:	4b52      	ldr	r3, [pc, #328]	; (80040c4 <extInt_Config+0xb74>)
 8003f7c:	695b      	ldr	r3, [r3, #20]
 8003f7e:	4a51      	ldr	r2, [pc, #324]	; (80040c4 <extInt_Config+0xb74>)
 8003f80:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003f84:	6153      	str	r3, [r2, #20]
		break;
 8003f86:	e0d4      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	4a4f      	ldr	r2, [pc, #316]	; (80040cc <extInt_Config+0xb7c>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d106      	bne.n	8003fa2 <extInt_Config+0xa52>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PE);
 8003f94:	4b4b      	ldr	r3, [pc, #300]	; (80040c4 <extInt_Config+0xb74>)
 8003f96:	695b      	ldr	r3, [r3, #20]
 8003f98:	4a4a      	ldr	r2, [pc, #296]	; (80040c4 <extInt_Config+0xb74>)
 8003f9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f9e:	6153      	str	r3, [r2, #20]
		break;
 8003fa0:	e0c7      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	4a49      	ldr	r2, [pc, #292]	; (80040d0 <extInt_Config+0xb80>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d106      	bne.n	8003fbc <extInt_Config+0xa6c>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PH);
 8003fae:	4b45      	ldr	r3, [pc, #276]	; (80040c4 <extInt_Config+0xb74>)
 8003fb0:	695b      	ldr	r3, [r3, #20]
 8003fb2:	4a44      	ldr	r2, [pc, #272]	; (80040c4 <extInt_Config+0xb74>)
 8003fb4:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003fb8:	6153      	str	r3, [r2, #20]
		break;
 8003fba:	e0ba      	b.n	8004132 <extInt_Config+0xbe2>
			__NOP();
 8003fbc:	bf00      	nop
		break;
 8003fbe:	e0b8      	b.n	8004132 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI14-----------------
	case 14:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_14
		en el EXTICR*/
		SYSCFG->EXTICR[3] &= ~(0xF<<SYSCFG_EXTICR4_EXTI14_Pos);
 8003fc0:	4b40      	ldr	r3, [pc, #256]	; (80040c4 <extInt_Config+0xb74>)
 8003fc2:	695b      	ldr	r3, [r3, #20]
 8003fc4:	4a3f      	ldr	r2, [pc, #252]	; (80040c4 <extInt_Config+0xb74>)
 8003fc6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003fca:	6153      	str	r3, [r2, #20]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	4a40      	ldr	r2, [pc, #256]	; (80040d4 <extInt_Config+0xb84>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d104      	bne.n	8003fe2 <extInt_Config+0xa92>
		{
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PA);
 8003fd8:	4b3a      	ldr	r3, [pc, #232]	; (80040c4 <extInt_Config+0xb74>)
 8003fda:	4a3a      	ldr	r2, [pc, #232]	; (80040c4 <extInt_Config+0xb74>)
 8003fdc:	695b      	ldr	r3, [r3, #20]
 8003fde:	6153      	str	r3, [r2, #20]
		}
		else
		{
			__NOP();
		}
		break;
 8003fe0:	e0a7      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	4a3b      	ldr	r2, [pc, #236]	; (80040d8 <extInt_Config+0xb88>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d106      	bne.n	8003ffc <extInt_Config+0xaac>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PB);
 8003fee:	4b35      	ldr	r3, [pc, #212]	; (80040c4 <extInt_Config+0xb74>)
 8003ff0:	695b      	ldr	r3, [r3, #20]
 8003ff2:	4a34      	ldr	r2, [pc, #208]	; (80040c4 <extInt_Config+0xb74>)
 8003ff4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ff8:	6153      	str	r3, [r2, #20]
		break;
 8003ffa:	e09a      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	4a2f      	ldr	r2, [pc, #188]	; (80040c0 <extInt_Config+0xb70>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d106      	bne.n	8004016 <extInt_Config+0xac6>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PC);
 8004008:	4b2e      	ldr	r3, [pc, #184]	; (80040c4 <extInt_Config+0xb74>)
 800400a:	695b      	ldr	r3, [r3, #20]
 800400c:	4a2d      	ldr	r2, [pc, #180]	; (80040c4 <extInt_Config+0xb74>)
 800400e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004012:	6153      	str	r3, [r2, #20]
		break;
 8004014:	e08d      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	4a2a      	ldr	r2, [pc, #168]	; (80040c8 <extInt_Config+0xb78>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d106      	bne.n	8004030 <extInt_Config+0xae0>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PD);
 8004022:	4b28      	ldr	r3, [pc, #160]	; (80040c4 <extInt_Config+0xb74>)
 8004024:	695b      	ldr	r3, [r3, #20]
 8004026:	4a27      	ldr	r2, [pc, #156]	; (80040c4 <extInt_Config+0xb74>)
 8004028:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800402c:	6153      	str	r3, [r2, #20]
		break;
 800402e:	e080      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	4a25      	ldr	r2, [pc, #148]	; (80040cc <extInt_Config+0xb7c>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d106      	bne.n	800404a <extInt_Config+0xafa>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PE);
 800403c:	4b21      	ldr	r3, [pc, #132]	; (80040c4 <extInt_Config+0xb74>)
 800403e:	695b      	ldr	r3, [r3, #20]
 8004040:	4a20      	ldr	r2, [pc, #128]	; (80040c4 <extInt_Config+0xb74>)
 8004042:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004046:	6153      	str	r3, [r2, #20]
		break;
 8004048:	e073      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	4a1f      	ldr	r2, [pc, #124]	; (80040d0 <extInt_Config+0xb80>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d106      	bne.n	8004064 <extInt_Config+0xb14>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PH);
 8004056:	4b1b      	ldr	r3, [pc, #108]	; (80040c4 <extInt_Config+0xb74>)
 8004058:	695b      	ldr	r3, [r3, #20]
 800405a:	4a1a      	ldr	r2, [pc, #104]	; (80040c4 <extInt_Config+0xb74>)
 800405c:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004060:	6153      	str	r3, [r2, #20]
		break;
 8004062:	e066      	b.n	8004132 <extInt_Config+0xbe2>
			__NOP();
 8004064:	bf00      	nop
		break;
 8004066:	e064      	b.n	8004132 <extInt_Config+0xbe2>
	//----------------Configuracion EXTI15-----------------
	case 15:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_15
		en el EXTICR*/
		SYSCFG->EXTICR[3] &= ~(0xF<<SYSCFG_EXTICR4_EXTI15_Pos);
 8004068:	4b16      	ldr	r3, [pc, #88]	; (80040c4 <extInt_Config+0xb74>)
 800406a:	695b      	ldr	r3, [r3, #20]
 800406c:	4a15      	ldr	r2, [pc, #84]	; (80040c4 <extInt_Config+0xb74>)
 800406e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004072:	6153      	str	r3, [r2, #20]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	4a16      	ldr	r2, [pc, #88]	; (80040d4 <extInt_Config+0xb84>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d104      	bne.n	800408a <extInt_Config+0xb3a>
		{
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PA);
 8004080:	4b10      	ldr	r3, [pc, #64]	; (80040c4 <extInt_Config+0xb74>)
 8004082:	4a10      	ldr	r2, [pc, #64]	; (80040c4 <extInt_Config+0xb74>)
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	6153      	str	r3, [r2, #20]
		}
		else
		{
			__NOP();
		}
		break;
 8004088:	e053      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	4a11      	ldr	r2, [pc, #68]	; (80040d8 <extInt_Config+0xb88>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d106      	bne.n	80040a4 <extInt_Config+0xb54>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PB);
 8004096:	4b0b      	ldr	r3, [pc, #44]	; (80040c4 <extInt_Config+0xb74>)
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	4a0a      	ldr	r2, [pc, #40]	; (80040c4 <extInt_Config+0xb74>)
 800409c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80040a0:	6153      	str	r3, [r2, #20]
		break;
 80040a2:	e046      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	4a05      	ldr	r2, [pc, #20]	; (80040c0 <extInt_Config+0xb70>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d115      	bne.n	80040dc <extInt_Config+0xb8c>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PC);
 80040b0:	4b04      	ldr	r3, [pc, #16]	; (80040c4 <extInt_Config+0xb74>)
 80040b2:	695b      	ldr	r3, [r3, #20]
 80040b4:	4a03      	ldr	r2, [pc, #12]	; (80040c4 <extInt_Config+0xb74>)
 80040b6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80040ba:	6153      	str	r3, [r2, #20]
		break;
 80040bc:	e039      	b.n	8004132 <extInt_Config+0xbe2>
 80040be:	bf00      	nop
 80040c0:	40020800 	.word	0x40020800
 80040c4:	40013800 	.word	0x40013800
 80040c8:	40020c00 	.word	0x40020c00
 80040cc:	40021000 	.word	0x40021000
 80040d0:	40021c00 	.word	0x40021c00
 80040d4:	40020000 	.word	0x40020000
 80040d8:	40020400 	.word	0x40020400
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	4a9d      	ldr	r2, [pc, #628]	; (8004358 <extInt_Config+0xe08>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d106      	bne.n	80040f6 <extInt_Config+0xba6>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PD);
 80040e8:	4b9c      	ldr	r3, [pc, #624]	; (800435c <extInt_Config+0xe0c>)
 80040ea:	695b      	ldr	r3, [r3, #20]
 80040ec:	4a9b      	ldr	r2, [pc, #620]	; (800435c <extInt_Config+0xe0c>)
 80040ee:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80040f2:	6153      	str	r3, [r2, #20]
		break;
 80040f4:	e01d      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	4a98      	ldr	r2, [pc, #608]	; (8004360 <extInt_Config+0xe10>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d106      	bne.n	8004110 <extInt_Config+0xbc0>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PE);
 8004102:	4b96      	ldr	r3, [pc, #600]	; (800435c <extInt_Config+0xe0c>)
 8004104:	695b      	ldr	r3, [r3, #20]
 8004106:	4a95      	ldr	r2, [pc, #596]	; (800435c <extInt_Config+0xe0c>)
 8004108:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800410c:	6153      	str	r3, [r2, #20]
		break;
 800410e:	e010      	b.n	8004132 <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	4a93      	ldr	r2, [pc, #588]	; (8004364 <extInt_Config+0xe14>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d106      	bne.n	800412a <extInt_Config+0xbda>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PH);
 800411c:	4b8f      	ldr	r3, [pc, #572]	; (800435c <extInt_Config+0xe0c>)
 800411e:	695b      	ldr	r3, [r3, #20]
 8004120:	4a8e      	ldr	r2, [pc, #568]	; (800435c <extInt_Config+0xe0c>)
 8004122:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8004126:	6153      	str	r3, [r2, #20]
		break;
 8004128:	e003      	b.n	8004132 <extInt_Config+0xbe2>
			__NOP();
 800412a:	bf00      	nop
		break;
 800412c:	e001      	b.n	8004132 <extInt_Config+0xbe2>
	}

	default: {
		__NOP();
 800412e:	bf00      	nop
		break;
 8004130:	bf00      	nop
	//Registro: EXTI_RTSR		 Registros donde los primeros 16 bit corresponden a los
	//Registro: EXTI_FTSR        16 EXTIx
	//Registro: EXTI_IMR

	//-------a)Selecionamos el tipo de flanco---------
	if(extiConfig->edgeType == EXTERNAL_INTERRUPP_RISING_EDGE)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	791b      	ldrb	r3, [r3, #4]
 8004136:	2b01      	cmp	r3, #1
 8004138:	d126      	bne.n	8004188 <extInt_Config+0xc38>
	{
		EXTI->FTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800413a:	4b8b      	ldr	r3, [pc, #556]	; (8004368 <extInt_Config+0xe18>)
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	6812      	ldr	r2, [r2, #0]
 8004142:	7812      	ldrb	r2, [r2, #0]
 8004144:	4611      	mov	r1, r2
 8004146:	2201      	movs	r2, #1
 8004148:	408a      	lsls	r2, r1
 800414a:	43d2      	mvns	r2, r2
 800414c:	4611      	mov	r1, r2
 800414e:	4a86      	ldr	r2, [pc, #536]	; (8004368 <extInt_Config+0xe18>)
 8004150:	400b      	ands	r3, r1
 8004152:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004154:	4b84      	ldr	r3, [pc, #528]	; (8004368 <extInt_Config+0xe18>)
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	6812      	ldr	r2, [r2, #0]
 800415c:	7812      	ldrb	r2, [r2, #0]
 800415e:	4611      	mov	r1, r2
 8004160:	2201      	movs	r2, #1
 8004162:	408a      	lsls	r2, r1
 8004164:	43d2      	mvns	r2, r2
 8004166:	4611      	mov	r1, r2
 8004168:	4a7f      	ldr	r2, [pc, #508]	; (8004368 <extInt_Config+0xe18>)
 800416a:	400b      	ands	r3, r1
 800416c:	6093      	str	r3, [r2, #8]
		EXTI->RTSR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800416e:	4b7e      	ldr	r3, [pc, #504]	; (8004368 <extInt_Config+0xe18>)
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	6812      	ldr	r2, [r2, #0]
 8004176:	7812      	ldrb	r2, [r2, #0]
 8004178:	4611      	mov	r1, r2
 800417a:	2201      	movs	r2, #1
 800417c:	408a      	lsls	r2, r1
 800417e:	4611      	mov	r1, r2
 8004180:	4a79      	ldr	r2, [pc, #484]	; (8004368 <extInt_Config+0xe18>)
 8004182:	430b      	orrs	r3, r1
 8004184:	6093      	str	r3, [r2, #8]
 8004186:	e05c      	b.n	8004242 <extInt_Config+0xcf2>
	}
	else if (extiConfig->edgeType == EXTERNAL_INTERRUPP_FALLING_EDGE)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	791b      	ldrb	r3, [r3, #4]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d126      	bne.n	80041de <extInt_Config+0xc8e>
	{
		EXTI->FTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004190:	4b75      	ldr	r3, [pc, #468]	; (8004368 <extInt_Config+0xe18>)
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	687a      	ldr	r2, [r7, #4]
 8004196:	6812      	ldr	r2, [r2, #0]
 8004198:	7812      	ldrb	r2, [r2, #0]
 800419a:	4611      	mov	r1, r2
 800419c:	2201      	movs	r2, #1
 800419e:	408a      	lsls	r2, r1
 80041a0:	43d2      	mvns	r2, r2
 80041a2:	4611      	mov	r1, r2
 80041a4:	4a70      	ldr	r2, [pc, #448]	; (8004368 <extInt_Config+0xe18>)
 80041a6:	400b      	ands	r3, r1
 80041a8:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80041aa:	4b6f      	ldr	r3, [pc, #444]	; (8004368 <extInt_Config+0xe18>)
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	6812      	ldr	r2, [r2, #0]
 80041b2:	7812      	ldrb	r2, [r2, #0]
 80041b4:	4611      	mov	r1, r2
 80041b6:	2201      	movs	r2, #1
 80041b8:	408a      	lsls	r2, r1
 80041ba:	43d2      	mvns	r2, r2
 80041bc:	4611      	mov	r1, r2
 80041be:	4a6a      	ldr	r2, [pc, #424]	; (8004368 <extInt_Config+0xe18>)
 80041c0:	400b      	ands	r3, r1
 80041c2:	6093      	str	r3, [r2, #8]
		EXTI->FTSR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80041c4:	4b68      	ldr	r3, [pc, #416]	; (8004368 <extInt_Config+0xe18>)
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	687a      	ldr	r2, [r7, #4]
 80041ca:	6812      	ldr	r2, [r2, #0]
 80041cc:	7812      	ldrb	r2, [r2, #0]
 80041ce:	4611      	mov	r1, r2
 80041d0:	2201      	movs	r2, #1
 80041d2:	408a      	lsls	r2, r1
 80041d4:	4611      	mov	r1, r2
 80041d6:	4a64      	ldr	r2, [pc, #400]	; (8004368 <extInt_Config+0xe18>)
 80041d8:	430b      	orrs	r3, r1
 80041da:	60d3      	str	r3, [r2, #12]
 80041dc:	e031      	b.n	8004242 <extInt_Config+0xcf2>

	}
	else
	{
		EXTI->FTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80041de:	4b62      	ldr	r3, [pc, #392]	; (8004368 <extInt_Config+0xe18>)
 80041e0:	68db      	ldr	r3, [r3, #12]
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	6812      	ldr	r2, [r2, #0]
 80041e6:	7812      	ldrb	r2, [r2, #0]
 80041e8:	4611      	mov	r1, r2
 80041ea:	2201      	movs	r2, #1
 80041ec:	408a      	lsls	r2, r1
 80041ee:	43d2      	mvns	r2, r2
 80041f0:	4611      	mov	r1, r2
 80041f2:	4a5d      	ldr	r2, [pc, #372]	; (8004368 <extInt_Config+0xe18>)
 80041f4:	400b      	ands	r3, r1
 80041f6:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80041f8:	4b5b      	ldr	r3, [pc, #364]	; (8004368 <extInt_Config+0xe18>)
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	687a      	ldr	r2, [r7, #4]
 80041fe:	6812      	ldr	r2, [r2, #0]
 8004200:	7812      	ldrb	r2, [r2, #0]
 8004202:	4611      	mov	r1, r2
 8004204:	2201      	movs	r2, #1
 8004206:	408a      	lsls	r2, r1
 8004208:	43d2      	mvns	r2, r2
 800420a:	4611      	mov	r1, r2
 800420c:	4a56      	ldr	r2, [pc, #344]	; (8004368 <extInt_Config+0xe18>)
 800420e:	400b      	ands	r3, r1
 8004210:	6093      	str	r3, [r2, #8]
		EXTI->FTSR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004212:	4b55      	ldr	r3, [pc, #340]	; (8004368 <extInt_Config+0xe18>)
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	6812      	ldr	r2, [r2, #0]
 800421a:	7812      	ldrb	r2, [r2, #0]
 800421c:	4611      	mov	r1, r2
 800421e:	2201      	movs	r2, #1
 8004220:	408a      	lsls	r2, r1
 8004222:	4611      	mov	r1, r2
 8004224:	4a50      	ldr	r2, [pc, #320]	; (8004368 <extInt_Config+0xe18>)
 8004226:	430b      	orrs	r3, r1
 8004228:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800422a:	4b4f      	ldr	r3, [pc, #316]	; (8004368 <extInt_Config+0xe18>)
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	687a      	ldr	r2, [r7, #4]
 8004230:	6812      	ldr	r2, [r2, #0]
 8004232:	7812      	ldrb	r2, [r2, #0]
 8004234:	4611      	mov	r1, r2
 8004236:	2201      	movs	r2, #1
 8004238:	408a      	lsls	r2, r1
 800423a:	4611      	mov	r1, r2
 800423c:	4a4a      	ldr	r2, [pc, #296]	; (8004368 <extInt_Config+0xe18>)
 800423e:	430b      	orrs	r3, r1
 8004240:	6093      	str	r3, [r2, #8]
	}
	//-------b)Activamos la interrupcion del EXTIx---------
	EXTI->IMR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004242:	4b49      	ldr	r3, [pc, #292]	; (8004368 <extInt_Config+0xe18>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	6812      	ldr	r2, [r2, #0]
 800424a:	7812      	ldrb	r2, [r2, #0]
 800424c:	4611      	mov	r1, r2
 800424e:	2201      	movs	r2, #1
 8004250:	408a      	lsls	r2, r1
 8004252:	43d2      	mvns	r2, r2
 8004254:	4611      	mov	r1, r2
 8004256:	4a44      	ldr	r2, [pc, #272]	; (8004368 <extInt_Config+0xe18>)
 8004258:	400b      	ands	r3, r1
 800425a:	6013      	str	r3, [r2, #0]
	EXTI->IMR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800425c:	4b42      	ldr	r3, [pc, #264]	; (8004368 <extInt_Config+0xe18>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	687a      	ldr	r2, [r7, #4]
 8004262:	6812      	ldr	r2, [r2, #0]
 8004264:	7812      	ldrb	r2, [r2, #0]
 8004266:	4611      	mov	r1, r2
 8004268:	2201      	movs	r2, #1
 800426a:	408a      	lsls	r2, r1
 800426c:	4611      	mov	r1, r2
 800426e:	4a3e      	ldr	r2, [pc, #248]	; (8004368 <extInt_Config+0xe18>)
 8004270:	430b      	orrs	r3, r1
 8004272:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004274:	b672      	cpsid	i
}
 8004276:	bf00      	nop
	//------------4)Activamos el canal del sistema NVIC para indicar la interrupcion--------------------------

	//4.a Desabilitamos las interrupciones globales
	__disable_irq();
	//4.b Activamos el canal del NVIC para la interrupcion del EXTIx seleccionado
	switch(extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	2b0f      	cmp	r3, #15
 8004280:	d862      	bhi.n	8004348 <extInt_Config+0xdf8>
 8004282:	a201      	add	r2, pc, #4	; (adr r2, 8004288 <extInt_Config+0xd38>)
 8004284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004288:	080042c9 	.word	0x080042c9
 800428c:	080042d1 	.word	0x080042d1
 8004290:	080042d9 	.word	0x080042d9
 8004294:	080042e1 	.word	0x080042e1
 8004298:	080042e9 	.word	0x080042e9
 800429c:	080042f1 	.word	0x080042f1
 80042a0:	080042f9 	.word	0x080042f9
 80042a4:	08004301 	.word	0x08004301
 80042a8:	08004309 	.word	0x08004309
 80042ac:	08004311 	.word	0x08004311
 80042b0:	08004319 	.word	0x08004319
 80042b4:	08004321 	.word	0x08004321
 80042b8:	08004329 	.word	0x08004329
 80042bc:	08004331 	.word	0x08004331
 80042c0:	08004339 	.word	0x08004339
 80042c4:	08004341 	.word	0x08004341
	{

	case 0:
	{
		NVIC_EnableIRQ(EXTI0_IRQn);
 80042c8:	2006      	movs	r0, #6
 80042ca:	f7ff f923 	bl	8003514 <__NVIC_EnableIRQ>
		break;
 80042ce:	e03c      	b.n	800434a <extInt_Config+0xdfa>
	}

	case 1:
	{
		NVIC_EnableIRQ(EXTI1_IRQn);
 80042d0:	2007      	movs	r0, #7
 80042d2:	f7ff f91f 	bl	8003514 <__NVIC_EnableIRQ>
		break;
 80042d6:	e038      	b.n	800434a <extInt_Config+0xdfa>
	}

	case 2:
	{
		NVIC_EnableIRQ(EXTI2_IRQn);
 80042d8:	2008      	movs	r0, #8
 80042da:	f7ff f91b 	bl	8003514 <__NVIC_EnableIRQ>
		break;
 80042de:	e034      	b.n	800434a <extInt_Config+0xdfa>
	}

	case 3:
	{
		NVIC_EnableIRQ(EXTI3_IRQn);
 80042e0:	2009      	movs	r0, #9
 80042e2:	f7ff f917 	bl	8003514 <__NVIC_EnableIRQ>
		break;
 80042e6:	e030      	b.n	800434a <extInt_Config+0xdfa>
	}

	case 4:
	{
		NVIC_EnableIRQ(EXTI4_IRQn);
 80042e8:	200a      	movs	r0, #10
 80042ea:	f7ff f913 	bl	8003514 <__NVIC_EnableIRQ>
		break;
 80042ee:	e02c      	b.n	800434a <extInt_Config+0xdfa>
	}

	case 5:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 80042f0:	2017      	movs	r0, #23
 80042f2:	f7ff f90f 	bl	8003514 <__NVIC_EnableIRQ>
		break;
 80042f6:	e028      	b.n	800434a <extInt_Config+0xdfa>
	}

	case 6:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 80042f8:	2017      	movs	r0, #23
 80042fa:	f7ff f90b 	bl	8003514 <__NVIC_EnableIRQ>
		break;
 80042fe:	e024      	b.n	800434a <extInt_Config+0xdfa>
	}

	case 7:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004300:	2017      	movs	r0, #23
 8004302:	f7ff f907 	bl	8003514 <__NVIC_EnableIRQ>
		break;
 8004306:	e020      	b.n	800434a <extInt_Config+0xdfa>
	}

	case 8:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004308:	2017      	movs	r0, #23
 800430a:	f7ff f903 	bl	8003514 <__NVIC_EnableIRQ>
		break;
 800430e:	e01c      	b.n	800434a <extInt_Config+0xdfa>
	}

	case 9:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004310:	2017      	movs	r0, #23
 8004312:	f7ff f8ff 	bl	8003514 <__NVIC_EnableIRQ>
		break;
 8004316:	e018      	b.n	800434a <extInt_Config+0xdfa>
	}

	case 10:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004318:	2028      	movs	r0, #40	; 0x28
 800431a:	f7ff f8fb 	bl	8003514 <__NVIC_EnableIRQ>
		break;
 800431e:	e014      	b.n	800434a <extInt_Config+0xdfa>
	}

	case 11:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004320:	2028      	movs	r0, #40	; 0x28
 8004322:	f7ff f8f7 	bl	8003514 <__NVIC_EnableIRQ>
		break;
 8004326:	e010      	b.n	800434a <extInt_Config+0xdfa>
	}

	case 12:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004328:	2028      	movs	r0, #40	; 0x28
 800432a:	f7ff f8f3 	bl	8003514 <__NVIC_EnableIRQ>
		break;
 800432e:	e00c      	b.n	800434a <extInt_Config+0xdfa>
	}

	case 13:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004330:	2028      	movs	r0, #40	; 0x28
 8004332:	f7ff f8ef 	bl	8003514 <__NVIC_EnableIRQ>
		break;
 8004336:	e008      	b.n	800434a <extInt_Config+0xdfa>
	}

	case 14:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004338:	2028      	movs	r0, #40	; 0x28
 800433a:	f7ff f8eb 	bl	8003514 <__NVIC_EnableIRQ>
		break;
 800433e:	e004      	b.n	800434a <extInt_Config+0xdfa>
	}

	case 15:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004340:	2028      	movs	r0, #40	; 0x28
 8004342:	f7ff f8e7 	bl	8003514 <__NVIC_EnableIRQ>
		break;
 8004346:	e000      	b.n	800434a <extInt_Config+0xdfa>
	}

	default: {
		break;
 8004348:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 800434a:	b662      	cpsie	i
}
 800434c:	bf00      	nop
	}
	}
	//4.c Activamos las interrupciones globales
	__enable_irq();
}
 800434e:	bf00      	nop
 8004350:	3708      	adds	r7, #8
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	40020c00 	.word	0x40020c00
 800435c:	40013800 	.word	0x40013800
 8004360:	40021000 	.word	0x40021000
 8004364:	40021c00 	.word	0x40021c00
 8004368:	40013c00 	.word	0x40013c00

0800436c <callback_extInt0>:
	__enable_irq();
}


//Definimos las funciones para cuando se genera una interrupcion del EXTIx, 0-15
__attribute__ ((weak)) void callback_extInt0(void){
 800436c:	b480      	push	{r7}
 800436e:	af00      	add	r7, sp, #0
	__NOP();
 8004370:	bf00      	nop
}
 8004372:	bf00      	nop
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr

0800437c <callback_extInt2>:

__attribute__ ((weak)) void callback_extInt1(void){
	__NOP();
}

__attribute__ ((weak)) void callback_extInt2(void){
 800437c:	b480      	push	{r7}
 800437e:	af00      	add	r7, sp, #0
	__NOP();
 8004380:	bf00      	nop
}
 8004382:	bf00      	nop
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr

0800438c <callback_extInt4>:

__attribute__ ((weak)) void callback_extInt3(void){
	__NOP();
}

__attribute__ ((weak)) void callback_extInt4(void){
 800438c:	b480      	push	{r7}
 800438e:	af00      	add	r7, sp, #0
	__NOP();
 8004390:	bf00      	nop
}
 8004392:	bf00      	nop
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr

0800439c <callback_extInt5>:

__attribute__ ((weak)) void callback_extInt5(void){
 800439c:	b480      	push	{r7}
 800439e:	af00      	add	r7, sp, #0
	__NOP();
 80043a0:	bf00      	nop
}
 80043a2:	bf00      	nop
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr

080043ac <callback_extInt6>:

__attribute__ ((weak)) void callback_extInt6(void){
 80043ac:	b480      	push	{r7}
 80043ae:	af00      	add	r7, sp, #0
	__NOP();
 80043b0:	bf00      	nop
}
 80043b2:	bf00      	nop
 80043b4:	46bd      	mov	sp, r7
 80043b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ba:	4770      	bx	lr

080043bc <callback_extInt7>:

__attribute__ ((weak)) void callback_extInt7(void){
 80043bc:	b480      	push	{r7}
 80043be:	af00      	add	r7, sp, #0
	__NOP();
 80043c0:	bf00      	nop
}
 80043c2:	bf00      	nop
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr

080043cc <callback_extInt8>:

__attribute__ ((weak)) void callback_extInt8(void){
 80043cc:	b480      	push	{r7}
 80043ce:	af00      	add	r7, sp, #0
	__NOP();
 80043d0:	bf00      	nop
}
 80043d2:	bf00      	nop
 80043d4:	46bd      	mov	sp, r7
 80043d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043da:	4770      	bx	lr

080043dc <callback_extInt9>:

__attribute__ ((weak)) void callback_extInt9(void){
 80043dc:	b480      	push	{r7}
 80043de:	af00      	add	r7, sp, #0
	__NOP();
 80043e0:	bf00      	nop
}
 80043e2:	bf00      	nop
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr

080043ec <callback_extInt10>:

__attribute__ ((weak)) void callback_extInt10(void){
 80043ec:	b480      	push	{r7}
 80043ee:	af00      	add	r7, sp, #0
	__NOP();
 80043f0:	bf00      	nop
}
 80043f2:	bf00      	nop
 80043f4:	46bd      	mov	sp, r7
 80043f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fa:	4770      	bx	lr

080043fc <callback_extInt11>:

__attribute__ ((weak)) void callback_extInt11(void){
 80043fc:	b480      	push	{r7}
 80043fe:	af00      	add	r7, sp, #0
	__NOP();
 8004400:	bf00      	nop
}
 8004402:	bf00      	nop
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <callback_extInt12>:

__attribute__ ((weak)) void callback_extInt12(void){
 800440c:	b480      	push	{r7}
 800440e:	af00      	add	r7, sp, #0
	__NOP();
 8004410:	bf00      	nop
}
 8004412:	bf00      	nop
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr

0800441c <callback_extInt13>:

__attribute__ ((weak)) void callback_extInt13(void){
 800441c:	b480      	push	{r7}
 800441e:	af00      	add	r7, sp, #0
	__NOP();
 8004420:	bf00      	nop
}
 8004422:	bf00      	nop
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr

0800442c <callback_extInt14>:

__attribute__ ((weak)) void callback_extInt14(void){
 800442c:	b480      	push	{r7}
 800442e:	af00      	add	r7, sp, #0
	__NOP();
 8004430:	bf00      	nop
}
 8004432:	bf00      	nop
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr

0800443c <callback_extInt15>:

__attribute__ ((weak)) void callback_extInt15(void){
 800443c:	b480      	push	{r7}
 800443e:	af00      	add	r7, sp, #0
	__NOP();
 8004440:	bf00      	nop
}
 8004442:	bf00      	nop
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr

0800444c <EXTI0_IRQHandler>:
 */
//Registro: PR    Registro donde los primeros 16 bit corresponden a los 16 EXTIx

//--------------a) EXTI0, EXTI1, EXTI2, EXTI3, EXTI4 --------------
void EXTI0_IRQHandler(void)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI0
	if (EXTI->PR & EXTI_PR_PR0)
 8004450:	4b08      	ldr	r3, [pc, #32]	; (8004474 <EXTI0_IRQHandler+0x28>)
 8004452:	695b      	ldr	r3, [r3, #20]
 8004454:	f003 0301 	and.w	r3, r3, #1
 8004458:	2b00      	cmp	r3, #0
 800445a:	d008      	beq.n	800446e <EXTI0_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR0); //Limpiamos la bandera
 800445c:	4b05      	ldr	r3, [pc, #20]	; (8004474 <EXTI0_IRQHandler+0x28>)
 800445e:	695b      	ldr	r3, [r3, #20]
 8004460:	4a04      	ldr	r2, [pc, #16]	; (8004474 <EXTI0_IRQHandler+0x28>)
 8004462:	f043 0301 	orr.w	r3, r3, #1
 8004466:	6153      	str	r3, [r2, #20]
		callback_extInt0();			//Ejecutamos la ISR
 8004468:	f7ff ff80 	bl	800436c <callback_extInt0>
	}
	else
	{
		__NOP();
	}
}
 800446c:	e000      	b.n	8004470 <EXTI0_IRQHandler+0x24>
		__NOP();
 800446e:	bf00      	nop
}
 8004470:	bf00      	nop
 8004472:	bd80      	pop	{r7, pc}
 8004474:	40013c00 	.word	0x40013c00

08004478 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI1
	if (EXTI->PR & EXTI_PR_PR1)
 800447c:	4b08      	ldr	r3, [pc, #32]	; (80044a0 <EXTI1_IRQHandler+0x28>)
 800447e:	695b      	ldr	r3, [r3, #20]
 8004480:	f003 0302 	and.w	r3, r3, #2
 8004484:	2b00      	cmp	r3, #0
 8004486:	d008      	beq.n	800449a <EXTI1_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR1); //Limpiamos la bandera
 8004488:	4b05      	ldr	r3, [pc, #20]	; (80044a0 <EXTI1_IRQHandler+0x28>)
 800448a:	695b      	ldr	r3, [r3, #20]
 800448c:	4a04      	ldr	r2, [pc, #16]	; (80044a0 <EXTI1_IRQHandler+0x28>)
 800448e:	f043 0302 	orr.w	r3, r3, #2
 8004492:	6153      	str	r3, [r2, #20]
		callback_extInt1();			//Ejecutamos la ISR
 8004494:	f7fe f918 	bl	80026c8 <callback_extInt1>
	}
	else
	{
		__NOP();
	}
}
 8004498:	e000      	b.n	800449c <EXTI1_IRQHandler+0x24>
		__NOP();
 800449a:	bf00      	nop
}
 800449c:	bf00      	nop
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	40013c00 	.word	0x40013c00

080044a4 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI2
	if (EXTI->PR & EXTI_PR_PR2)
 80044a8:	4b08      	ldr	r3, [pc, #32]	; (80044cc <EXTI2_IRQHandler+0x28>)
 80044aa:	695b      	ldr	r3, [r3, #20]
 80044ac:	f003 0304 	and.w	r3, r3, #4
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d008      	beq.n	80044c6 <EXTI2_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR2); //Limpiamos la bandera
 80044b4:	4b05      	ldr	r3, [pc, #20]	; (80044cc <EXTI2_IRQHandler+0x28>)
 80044b6:	695b      	ldr	r3, [r3, #20]
 80044b8:	4a04      	ldr	r2, [pc, #16]	; (80044cc <EXTI2_IRQHandler+0x28>)
 80044ba:	f043 0304 	orr.w	r3, r3, #4
 80044be:	6153      	str	r3, [r2, #20]
		callback_extInt2();			//Ejecutamos la ISR
 80044c0:	f7ff ff5c 	bl	800437c <callback_extInt2>
	}
	else
	{
		__NOP();
	}
}
 80044c4:	e000      	b.n	80044c8 <EXTI2_IRQHandler+0x24>
		__NOP();
 80044c6:	bf00      	nop
}
 80044c8:	bf00      	nop
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	40013c00 	.word	0x40013c00

080044d0 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI3
	if (EXTI->PR & EXTI_PR_PR3)
 80044d4:	4b08      	ldr	r3, [pc, #32]	; (80044f8 <EXTI3_IRQHandler+0x28>)
 80044d6:	695b      	ldr	r3, [r3, #20]
 80044d8:	f003 0308 	and.w	r3, r3, #8
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d008      	beq.n	80044f2 <EXTI3_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR3); //Limpiamos la bandera
 80044e0:	4b05      	ldr	r3, [pc, #20]	; (80044f8 <EXTI3_IRQHandler+0x28>)
 80044e2:	695b      	ldr	r3, [r3, #20]
 80044e4:	4a04      	ldr	r2, [pc, #16]	; (80044f8 <EXTI3_IRQHandler+0x28>)
 80044e6:	f043 0308 	orr.w	r3, r3, #8
 80044ea:	6153      	str	r3, [r2, #20]
		callback_extInt3();			//Ejecutamos la ISR
 80044ec:	f7fe f8fc 	bl	80026e8 <callback_extInt3>
	}
	else
	{
		__NOP();
	}
}
 80044f0:	e000      	b.n	80044f4 <EXTI3_IRQHandler+0x24>
		__NOP();
 80044f2:	bf00      	nop
}
 80044f4:	bf00      	nop
 80044f6:	bd80      	pop	{r7, pc}
 80044f8:	40013c00 	.word	0x40013c00

080044fc <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI4
	if (EXTI->PR & EXTI_PR_PR4)
 8004500:	4b08      	ldr	r3, [pc, #32]	; (8004524 <EXTI4_IRQHandler+0x28>)
 8004502:	695b      	ldr	r3, [r3, #20]
 8004504:	f003 0310 	and.w	r3, r3, #16
 8004508:	2b00      	cmp	r3, #0
 800450a:	d008      	beq.n	800451e <EXTI4_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR4); //Limpiamos la bandera
 800450c:	4b05      	ldr	r3, [pc, #20]	; (8004524 <EXTI4_IRQHandler+0x28>)
 800450e:	695b      	ldr	r3, [r3, #20]
 8004510:	4a04      	ldr	r2, [pc, #16]	; (8004524 <EXTI4_IRQHandler+0x28>)
 8004512:	f043 0310 	orr.w	r3, r3, #16
 8004516:	6153      	str	r3, [r2, #20]
		callback_extInt4();			//Ejecutamos la ISR
 8004518:	f7ff ff38 	bl	800438c <callback_extInt4>
	}
	else
	{
		__NOP();
	}
}
 800451c:	e000      	b.n	8004520 <EXTI4_IRQHandler+0x24>
		__NOP();
 800451e:	bf00      	nop
}
 8004520:	bf00      	nop
 8004522:	bd80      	pop	{r7, pc}
 8004524:	40013c00 	.word	0x40013c00

08004528 <EXTI9_5_IRQHandler>:

//--------------b) EXTI9-5--------------
void EXTI9_5_IRQHandler(void)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI5
	if (EXTI->PR & EXTI_PR_PR5)
 800452c:	4b26      	ldr	r3, [pc, #152]	; (80045c8 <EXTI9_5_IRQHandler+0xa0>)
 800452e:	695b      	ldr	r3, [r3, #20]
 8004530:	f003 0320 	and.w	r3, r3, #32
 8004534:	2b00      	cmp	r3, #0
 8004536:	d008      	beq.n	800454a <EXTI9_5_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR5); //Limpiamos la bandera
 8004538:	4b23      	ldr	r3, [pc, #140]	; (80045c8 <EXTI9_5_IRQHandler+0xa0>)
 800453a:	695b      	ldr	r3, [r3, #20]
 800453c:	4a22      	ldr	r2, [pc, #136]	; (80045c8 <EXTI9_5_IRQHandler+0xa0>)
 800453e:	f043 0320 	orr.w	r3, r3, #32
 8004542:	6153      	str	r3, [r2, #20]
		callback_extInt5();			//Ejecutamos la ISR
 8004544:	f7ff ff2a 	bl	800439c <callback_extInt5>
	}
	else
	{
		__NOP();
	}
}
 8004548:	e03c      	b.n	80045c4 <EXTI9_5_IRQHandler+0x9c>
	else if(EXTI->PR & EXTI_PR_PR6)
 800454a:	4b1f      	ldr	r3, [pc, #124]	; (80045c8 <EXTI9_5_IRQHandler+0xa0>)
 800454c:	695b      	ldr	r3, [r3, #20]
 800454e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004552:	2b00      	cmp	r3, #0
 8004554:	d008      	beq.n	8004568 <EXTI9_5_IRQHandler+0x40>
		EXTI->PR |= (EXTI_PR_PR6); //Limpiamos la bandera
 8004556:	4b1c      	ldr	r3, [pc, #112]	; (80045c8 <EXTI9_5_IRQHandler+0xa0>)
 8004558:	695b      	ldr	r3, [r3, #20]
 800455a:	4a1b      	ldr	r2, [pc, #108]	; (80045c8 <EXTI9_5_IRQHandler+0xa0>)
 800455c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004560:	6153      	str	r3, [r2, #20]
		callback_extInt6();			//Ejecutamos la ISR
 8004562:	f7ff ff23 	bl	80043ac <callback_extInt6>
}
 8004566:	e02d      	b.n	80045c4 <EXTI9_5_IRQHandler+0x9c>
	else if(EXTI->PR & EXTI_PR_PR7)
 8004568:	4b17      	ldr	r3, [pc, #92]	; (80045c8 <EXTI9_5_IRQHandler+0xa0>)
 800456a:	695b      	ldr	r3, [r3, #20]
 800456c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004570:	2b00      	cmp	r3, #0
 8004572:	d008      	beq.n	8004586 <EXTI9_5_IRQHandler+0x5e>
		EXTI->PR |= (EXTI_PR_PR7); //Limpiamos la bandera
 8004574:	4b14      	ldr	r3, [pc, #80]	; (80045c8 <EXTI9_5_IRQHandler+0xa0>)
 8004576:	695b      	ldr	r3, [r3, #20]
 8004578:	4a13      	ldr	r2, [pc, #76]	; (80045c8 <EXTI9_5_IRQHandler+0xa0>)
 800457a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800457e:	6153      	str	r3, [r2, #20]
		callback_extInt7();			//Ejecutamos la ISR
 8004580:	f7ff ff1c 	bl	80043bc <callback_extInt7>
}
 8004584:	e01e      	b.n	80045c4 <EXTI9_5_IRQHandler+0x9c>
	else if(EXTI->PR & EXTI_PR_PR8)
 8004586:	4b10      	ldr	r3, [pc, #64]	; (80045c8 <EXTI9_5_IRQHandler+0xa0>)
 8004588:	695b      	ldr	r3, [r3, #20]
 800458a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800458e:	2b00      	cmp	r3, #0
 8004590:	d008      	beq.n	80045a4 <EXTI9_5_IRQHandler+0x7c>
		EXTI->PR |= (EXTI_PR_PR8); //Limpiamos la bandera
 8004592:	4b0d      	ldr	r3, [pc, #52]	; (80045c8 <EXTI9_5_IRQHandler+0xa0>)
 8004594:	695b      	ldr	r3, [r3, #20]
 8004596:	4a0c      	ldr	r2, [pc, #48]	; (80045c8 <EXTI9_5_IRQHandler+0xa0>)
 8004598:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800459c:	6153      	str	r3, [r2, #20]
		callback_extInt8();			//Ejecutamos la ISR
 800459e:	f7ff ff15 	bl	80043cc <callback_extInt8>
}
 80045a2:	e00f      	b.n	80045c4 <EXTI9_5_IRQHandler+0x9c>
	else if(EXTI->PR & EXTI_PR_PR9)
 80045a4:	4b08      	ldr	r3, [pc, #32]	; (80045c8 <EXTI9_5_IRQHandler+0xa0>)
 80045a6:	695b      	ldr	r3, [r3, #20]
 80045a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d008      	beq.n	80045c2 <EXTI9_5_IRQHandler+0x9a>
		EXTI->PR |= (EXTI_PR_PR9); //Limpiamos la bandera
 80045b0:	4b05      	ldr	r3, [pc, #20]	; (80045c8 <EXTI9_5_IRQHandler+0xa0>)
 80045b2:	695b      	ldr	r3, [r3, #20]
 80045b4:	4a04      	ldr	r2, [pc, #16]	; (80045c8 <EXTI9_5_IRQHandler+0xa0>)
 80045b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80045ba:	6153      	str	r3, [r2, #20]
		callback_extInt9();			//Ejecutamos la ISR
 80045bc:	f7ff ff0e 	bl	80043dc <callback_extInt9>
}
 80045c0:	e000      	b.n	80045c4 <EXTI9_5_IRQHandler+0x9c>
		__NOP();
 80045c2:	bf00      	nop
}
 80045c4:	bf00      	nop
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	40013c00 	.word	0x40013c00

080045cc <EXTI15_10_IRQHandler>:

//--------------b) EXTI15-10--------------
void EXTI15_10_IRQHandler(void)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI10
	if (EXTI->PR & EXTI_PR_PR10)
 80045d0:	4b2e      	ldr	r3, [pc, #184]	; (800468c <EXTI15_10_IRQHandler+0xc0>)
 80045d2:	695b      	ldr	r3, [r3, #20]
 80045d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d008      	beq.n	80045ee <EXTI15_10_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR10); //Limpiamos la bandera
 80045dc:	4b2b      	ldr	r3, [pc, #172]	; (800468c <EXTI15_10_IRQHandler+0xc0>)
 80045de:	695b      	ldr	r3, [r3, #20]
 80045e0:	4a2a      	ldr	r2, [pc, #168]	; (800468c <EXTI15_10_IRQHandler+0xc0>)
 80045e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80045e6:	6153      	str	r3, [r2, #20]
		callback_extInt10();			//Ejecutamos la ISR
 80045e8:	f7ff ff00 	bl	80043ec <callback_extInt10>
	}
	else
	{
		__NOP();
	}
}
 80045ec:	e04b      	b.n	8004686 <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR11)
 80045ee:	4b27      	ldr	r3, [pc, #156]	; (800468c <EXTI15_10_IRQHandler+0xc0>)
 80045f0:	695b      	ldr	r3, [r3, #20]
 80045f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d008      	beq.n	800460c <EXTI15_10_IRQHandler+0x40>
		EXTI->PR |= (EXTI_PR_PR11); //Limpiamos la bandera
 80045fa:	4b24      	ldr	r3, [pc, #144]	; (800468c <EXTI15_10_IRQHandler+0xc0>)
 80045fc:	695b      	ldr	r3, [r3, #20]
 80045fe:	4a23      	ldr	r2, [pc, #140]	; (800468c <EXTI15_10_IRQHandler+0xc0>)
 8004600:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004604:	6153      	str	r3, [r2, #20]
		callback_extInt11();			//Ejecutamos la ISR
 8004606:	f7ff fef9 	bl	80043fc <callback_extInt11>
}
 800460a:	e03c      	b.n	8004686 <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR12)
 800460c:	4b1f      	ldr	r3, [pc, #124]	; (800468c <EXTI15_10_IRQHandler+0xc0>)
 800460e:	695b      	ldr	r3, [r3, #20]
 8004610:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004614:	2b00      	cmp	r3, #0
 8004616:	d008      	beq.n	800462a <EXTI15_10_IRQHandler+0x5e>
		EXTI->PR |= (EXTI_PR_PR12); //Limpiamos la bandera
 8004618:	4b1c      	ldr	r3, [pc, #112]	; (800468c <EXTI15_10_IRQHandler+0xc0>)
 800461a:	695b      	ldr	r3, [r3, #20]
 800461c:	4a1b      	ldr	r2, [pc, #108]	; (800468c <EXTI15_10_IRQHandler+0xc0>)
 800461e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004622:	6153      	str	r3, [r2, #20]
		callback_extInt12();			//Ejecutamos la ISR
 8004624:	f7ff fef2 	bl	800440c <callback_extInt12>
}
 8004628:	e02d      	b.n	8004686 <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR13)
 800462a:	4b18      	ldr	r3, [pc, #96]	; (800468c <EXTI15_10_IRQHandler+0xc0>)
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004632:	2b00      	cmp	r3, #0
 8004634:	d008      	beq.n	8004648 <EXTI15_10_IRQHandler+0x7c>
		EXTI->PR |= (EXTI_PR_PR13); //Limpiamos la bandera
 8004636:	4b15      	ldr	r3, [pc, #84]	; (800468c <EXTI15_10_IRQHandler+0xc0>)
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	4a14      	ldr	r2, [pc, #80]	; (800468c <EXTI15_10_IRQHandler+0xc0>)
 800463c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004640:	6153      	str	r3, [r2, #20]
		callback_extInt13();			//Ejecutamos la ISR
 8004642:	f7ff feeb 	bl	800441c <callback_extInt13>
}
 8004646:	e01e      	b.n	8004686 <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR14)
 8004648:	4b10      	ldr	r3, [pc, #64]	; (800468c <EXTI15_10_IRQHandler+0xc0>)
 800464a:	695b      	ldr	r3, [r3, #20]
 800464c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004650:	2b00      	cmp	r3, #0
 8004652:	d008      	beq.n	8004666 <EXTI15_10_IRQHandler+0x9a>
		EXTI->PR |= (EXTI_PR_PR14); //Limpiamos la bandera
 8004654:	4b0d      	ldr	r3, [pc, #52]	; (800468c <EXTI15_10_IRQHandler+0xc0>)
 8004656:	695b      	ldr	r3, [r3, #20]
 8004658:	4a0c      	ldr	r2, [pc, #48]	; (800468c <EXTI15_10_IRQHandler+0xc0>)
 800465a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800465e:	6153      	str	r3, [r2, #20]
		callback_extInt14();			//Ejecutamos la ISR
 8004660:	f7ff fee4 	bl	800442c <callback_extInt14>
}
 8004664:	e00f      	b.n	8004686 <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR15)
 8004666:	4b09      	ldr	r3, [pc, #36]	; (800468c <EXTI15_10_IRQHandler+0xc0>)
 8004668:	695b      	ldr	r3, [r3, #20]
 800466a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800466e:	2b00      	cmp	r3, #0
 8004670:	d008      	beq.n	8004684 <EXTI15_10_IRQHandler+0xb8>
		EXTI->PR |= (EXTI_PR_PR15); //Limpiamos la bandera
 8004672:	4b06      	ldr	r3, [pc, #24]	; (800468c <EXTI15_10_IRQHandler+0xc0>)
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	4a05      	ldr	r2, [pc, #20]	; (800468c <EXTI15_10_IRQHandler+0xc0>)
 8004678:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800467c:	6153      	str	r3, [r2, #20]
		callback_extInt15();			//Ejecutamos la ISR
 800467e:	f7ff fedd 	bl	800443c <callback_extInt15>
}
 8004682:	e000      	b.n	8004686 <EXTI15_10_IRQHandler+0xba>
		__NOP();
 8004684:	bf00      	nop
}
 8004686:	bf00      	nop
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	40013c00 	.word	0x40013c00

08004690 <GPIO_PIN_Config>:

#include <GPIOxDriver.h>

//Configuracion de los registros para un pin
void GPIO_PIN_Config(GPIO_Handler_t *configuracion, uint8_t mode, uint8_t otyper, uint8_t ospeedr,uint8_t pupdr,uint8_t af)
{
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	4608      	mov	r0, r1
 800469a:	4611      	mov	r1, r2
 800469c:	461a      	mov	r2, r3
 800469e:	4603      	mov	r3, r0
 80046a0:	70fb      	strb	r3, [r7, #3]
 80046a2:	460b      	mov	r3, r1
 80046a4:	70bb      	strb	r3, [r7, #2]
 80046a6:	4613      	mov	r3, r2
 80046a8:	707b      	strb	r3, [r7, #1]
	configuracion->GPIO_PinConfig.GPIO_PinModer       = mode; 		// = GPIO_MODE_x->IN-0, OUT-2, ALTFN-3, ANALOG-4
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	78fa      	ldrb	r2, [r7, #3]
 80046ae:	705a      	strb	r2, [r3, #1]
	configuracion->GPIO_PinConfig.GPIO_PinOTPype	  = otyper;		// = GPIO_OTYPER_x-> PUSHPULL-0, OPENDRAIN-1
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	78ba      	ldrb	r2, [r7, #2]
 80046b4:	709a      	strb	r2, [r3, #2]
	configuracion->GPIO_PinConfig.GPIO_PinSpeed	      = ospeedr;	// = GPIO_OSPEEDR_x-> LOW-0, MEDIUM-1, FAST-2, HIGH-3
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	787a      	ldrb	r2, [r7, #1]
 80046ba:	70da      	strb	r2, [r3, #3]
	configuracion->GPIO_PinConfig.GPIO_PinPUPdControl = pupdr; 		// = GPIO_PUPDR_x -> NOTHING-0, PULLUP-1, PULLDOWN-2, RESERVED-3
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	7c3a      	ldrb	r2, [r7, #16]
 80046c0:	711a      	strb	r2, [r3, #4]
	configuracion->GPIO_PinConfig.GPIO_PinAltFunMode  = af;			// = AFx, 0-15
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	7d3a      	ldrb	r2, [r7, #20]
 80046c6:	715a      	strb	r2, [r3, #5]
}
 80046c8:	bf00      	nop
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr

080046d4 <GPIO_Config>:

//Activacion de la señal de reloj de un elemento en especifico

void GPIO_Config (GPIO_Handler_t *pGPIOHandler)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b085      	sub	sp, #20
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
	//variables para hacer todo paso a paso
	uint32_t auxConfig = 0;
 80046dc:	2300      	movs	r3, #0
 80046de:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 0;
 80046e0:	2300      	movs	r3, #0
 80046e2:	60bb      	str	r3, [r7, #8]

	//----------------------1) Activamos el periferico-----------------------------

	//Verificamos para GIOPA
	if (pGPIOHandler->pGPIOx == GPIOA)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	4a88      	ldr	r2, [pc, #544]	; (800490c <GPIO_Config+0x238>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d106      	bne.n	80046fc <GPIO_Config+0x28>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOA
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);  //(SET << RCC_AHB1ENR_GPIOA_EN);
 80046ee:	4b88      	ldr	r3, [pc, #544]	; (8004910 <GPIO_Config+0x23c>)
 80046f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f2:	4a87      	ldr	r2, [pc, #540]	; (8004910 <GPIO_Config+0x23c>)
 80046f4:	f043 0301 	orr.w	r3, r3, #1
 80046f8:	6313      	str	r3, [r2, #48]	; 0x30
 80046fa:	e03a      	b.n	8004772 <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPB
	else if (pGPIOHandler->pGPIOx == GPIOB)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	4a84      	ldr	r2, [pc, #528]	; (8004914 <GPIO_Config+0x240>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d106      	bne.n	8004714 <GPIO_Config+0x40>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOBEN);  //(SET << RCC_AHB1ENR_GPIOB_EN);
 8004706:	4b82      	ldr	r3, [pc, #520]	; (8004910 <GPIO_Config+0x23c>)
 8004708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800470a:	4a81      	ldr	r2, [pc, #516]	; (8004910 <GPIO_Config+0x23c>)
 800470c:	f043 0302 	orr.w	r3, r3, #2
 8004710:	6313      	str	r3, [r2, #48]	; 0x30
 8004712:	e02e      	b.n	8004772 <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPC
	else if (pGPIOHandler->pGPIOx == GPIOC)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	4a7f      	ldr	r2, [pc, #508]	; (8004918 <GPIO_Config+0x244>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d106      	bne.n	800472c <GPIO_Config+0x58>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOC
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOCEN);  //(SET << RCC_AHB1ENR_GPIOC_EN);
 800471e:	4b7c      	ldr	r3, [pc, #496]	; (8004910 <GPIO_Config+0x23c>)
 8004720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004722:	4a7b      	ldr	r2, [pc, #492]	; (8004910 <GPIO_Config+0x23c>)
 8004724:	f043 0304 	orr.w	r3, r3, #4
 8004728:	6313      	str	r3, [r2, #48]	; 0x30
 800472a:	e022      	b.n	8004772 <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPD
	else if (pGPIOHandler->pGPIOx == GPIOD)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	4a7a      	ldr	r2, [pc, #488]	; (800491c <GPIO_Config+0x248>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d106      	bne.n	8004744 <GPIO_Config+0x70>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOD
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIODEN);  //(SET << RCC_AHB1ENR_GPIOD_EN);
 8004736:	4b76      	ldr	r3, [pc, #472]	; (8004910 <GPIO_Config+0x23c>)
 8004738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800473a:	4a75      	ldr	r2, [pc, #468]	; (8004910 <GPIO_Config+0x23c>)
 800473c:	f043 0308 	orr.w	r3, r3, #8
 8004740:	6313      	str	r3, [r2, #48]	; 0x30
 8004742:	e016      	b.n	8004772 <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPE
	else if (pGPIOHandler->pGPIOx == GPIOE)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	4a75      	ldr	r2, [pc, #468]	; (8004920 <GPIO_Config+0x24c>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d106      	bne.n	800475c <GPIO_Config+0x88>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOE
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOEEN);  //(SET << RCC_AHB1ENR_GPIOE_EN);
 800474e:	4b70      	ldr	r3, [pc, #448]	; (8004910 <GPIO_Config+0x23c>)
 8004750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004752:	4a6f      	ldr	r2, [pc, #444]	; (8004910 <GPIO_Config+0x23c>)
 8004754:	f043 0310 	orr.w	r3, r3, #16
 8004758:	6313      	str	r3, [r2, #48]	; 0x30
 800475a:	e00a      	b.n	8004772 <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPH
	else if (pGPIOHandler->pGPIOx == GPIOH)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	4a70      	ldr	r2, [pc, #448]	; (8004924 <GPIO_Config+0x250>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d105      	bne.n	8004772 <GPIO_Config+0x9e>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOH
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOHEN);  //(SET << RCC_AHB1ENR_GPIOH_EN);
 8004766:	4b6a      	ldr	r3, [pc, #424]	; (8004910 <GPIO_Config+0x23c>)
 8004768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800476a:	4a69      	ldr	r2, [pc, #420]	; (8004910 <GPIO_Config+0x23c>)
 800476c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004770:	6313      	str	r3, [r2, #48]	; 0x30

	//----------------2) Configurando el registro GPIOx_MODER----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces  el pinModer
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinModer << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	785b      	ldrb	r3, [r3, #1]
 8004776:	461a      	mov	r2, r3
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	781b      	ldrb	r3, [r3, #0]
 800477c:	005b      	lsls	r3, r3, #1
 800477e:	fa02 f303 	lsl.w	r3, r2, r3
 8004782:	60fb      	str	r3, [r7, #12]

	//Cargamos auxConfig en el registro MODER
	pGPIOHandler->pGPIOx->MODER &= ~(0b11 << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	781b      	ldrb	r3, [r3, #0]
 800478e:	005b      	lsls	r3, r3, #1
 8004790:	2103      	movs	r1, #3
 8004792:	fa01 f303 	lsl.w	r3, r1, r3
 8004796:	43db      	mvns	r3, r3
 8004798:	4619      	mov	r1, r3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	400a      	ands	r2, r1
 80047a0:	601a      	str	r2, [r3, #0]
	pGPIOHandler->pGPIOx->MODER |= auxConfig;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	6819      	ldr	r1, [r3, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	68fa      	ldr	r2, [r7, #12]
 80047ae:	430a      	orrs	r2, r1
 80047b0:	601a      	str	r2, [r3, #0]

	//----------------3) Configurando el registro GPIOx_OTYPER----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces el pinOTPype
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinOTPype << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	789b      	ldrb	r3, [r3, #2]
 80047b6:	461a      	mov	r2, r3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	fa02 f303 	lsl.w	r3, r2, r3
 80047c0:	60fb      	str	r3, [r7, #12]

	//Cargamos  auxConfig en el registro OTYPER
	pGPIOHandler->pGPIOx->OTYPER &= ~(SET << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	685a      	ldr	r2, [r3, #4]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	4619      	mov	r1, r3
 80047ce:	2301      	movs	r3, #1
 80047d0:	408b      	lsls	r3, r1
 80047d2:	43db      	mvns	r3, r3
 80047d4:	4619      	mov	r1, r3
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	400a      	ands	r2, r1
 80047dc:	605a      	str	r2, [r3, #4]
	pGPIOHandler->pGPIOx->OTYPER |= auxConfig;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	6859      	ldr	r1, [r3, #4]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	68fa      	ldr	r2, [r7, #12]
 80047ea:	430a      	orrs	r2, r1
 80047ec:	605a      	str	r2, [r3, #4]

	//----------------4) Configurando el registro GPIOx_OSPEEDR----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces el pinSpeed
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinSpeed << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	78db      	ldrb	r3, [r3, #3]
 80047f2:	461a      	mov	r2, r3
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	781b      	ldrb	r3, [r3, #0]
 80047f8:	005b      	lsls	r3, r3, #1
 80047fa:	fa02 f303 	lsl.w	r3, r2, r3
 80047fe:	60fb      	str	r3, [r7, #12]

	//Cargamos  auxConfig en el registro OSPEEDR
	pGPIOHandler->pGPIOx->OSPEEDR &= ~(0b11 << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	689a      	ldr	r2, [r3, #8]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	781b      	ldrb	r3, [r3, #0]
 800480a:	005b      	lsls	r3, r3, #1
 800480c:	2103      	movs	r1, #3
 800480e:	fa01 f303 	lsl.w	r3, r1, r3
 8004812:	43db      	mvns	r3, r3
 8004814:	4619      	mov	r1, r3
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	400a      	ands	r2, r1
 800481c:	609a      	str	r2, [r3, #8]
	pGPIOHandler->pGPIOx->OSPEEDR |= auxConfig;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	6899      	ldr	r1, [r3, #8]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	68fa      	ldr	r2, [r7, #12]
 800482a:	430a      	orrs	r2, r1
 800482c:	609a      	str	r2, [r3, #8]

	//----------------5) Configurando el registro GPIOx_PUPDR----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces el pinSpeed
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinPUPdControl << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	791b      	ldrb	r3, [r3, #4]
 8004832:	461a      	mov	r2, r3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	781b      	ldrb	r3, [r3, #0]
 8004838:	005b      	lsls	r3, r3, #1
 800483a:	fa02 f303 	lsl.w	r3, r2, r3
 800483e:	60fb      	str	r3, [r7, #12]

	//Cargamos  auxConfig en el registro PUPDR
	pGPIOHandler->pGPIOx->PUPDR &= ~(0b11 << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	68da      	ldr	r2, [r3, #12]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	781b      	ldrb	r3, [r3, #0]
 800484a:	005b      	lsls	r3, r3, #1
 800484c:	2103      	movs	r1, #3
 800484e:	fa01 f303 	lsl.w	r3, r1, r3
 8004852:	43db      	mvns	r3, r3
 8004854:	4619      	mov	r1, r3
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	400a      	ands	r2, r1
 800485c:	60da      	str	r2, [r3, #12]
	pGPIOHandler->pGPIOx->PUPDR|= auxConfig;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	68d9      	ldr	r1, [r3, #12]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	68fa      	ldr	r2, [r7, #12]
 800486a:	430a      	orrs	r2, r1
 800486c:	60da      	str	r2, [r3, #12]

	//---------------- MODER: Configurando funciones alternativas----------------------

	//si el Modo de configuracion escogido es GPIO_MODE_ALTFN, entonces activamos el AF
	if(pGPIOHandler->GPIO_PinConfig.GPIO_PinModer == GPIO_MODE_ALTFN)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	785b      	ldrb	r3, [r3, #1]
 8004872:	2b02      	cmp	r3, #2
 8004874:	d143      	bne.n	80048fe <GPIO_Config+0x22a>
	{
		//Para los pines 0 a 8 escogemos el AFRL
		if (pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber < 8)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	781b      	ldrb	r3, [r3, #0]
 800487a:	2b07      	cmp	r3, #7
 800487c:	d81f      	bhi.n	80048be <GPIO_Config+0x1ea>
		{
			auxPosition = 4*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	781b      	ldrb	r3, [r3, #0]
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	60bb      	str	r3, [r7, #8]

			//Cargamos auxPosition en el registro AFRL
			pGPIOHandler->pGPIOx->AFR[0] &= ~(0b1111 << auxPosition);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	6a1a      	ldr	r2, [r3, #32]
 800488c:	210f      	movs	r1, #15
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	fa01 f303 	lsl.w	r3, r1, r3
 8004894:	43db      	mvns	r3, r3
 8004896:	4619      	mov	r1, r3
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	400a      	ands	r2, r1
 800489e:	621a      	str	r2, [r3, #32]
			pGPIOHandler->pGPIOx->AFR[0] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	6a1a      	ldr	r2, [r3, #32]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	795b      	ldrb	r3, [r3, #5]
 80048aa:	4619      	mov	r1, r3
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	fa01 f303 	lsl.w	r3, r1, r3
 80048b2:	4619      	mov	r1, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	430a      	orrs	r2, r1
 80048ba:	621a      	str	r2, [r3, #32]
			//Cargamos auxPosition en el registro AFRL
			pGPIOHandler->pGPIOx->AFR[1] &= ~(0b1111 << auxPosition);
			pGPIOHandler->pGPIOx->AFR[1] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
		}
	}
}
 80048bc:	e01f      	b.n	80048fe <GPIO_Config+0x22a>
			auxPosition = 4*(pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber-8);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	781b      	ldrb	r3, [r3, #0]
 80048c2:	3b08      	subs	r3, #8
 80048c4:	009b      	lsls	r3, r3, #2
 80048c6:	60bb      	str	r3, [r7, #8]
			pGPIOHandler->pGPIOx->AFR[1] &= ~(0b1111 << auxPosition);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048ce:	210f      	movs	r1, #15
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	fa01 f303 	lsl.w	r3, r1, r3
 80048d6:	43db      	mvns	r3, r3
 80048d8:	4619      	mov	r1, r3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	400a      	ands	r2, r1
 80048e0:	625a      	str	r2, [r3, #36]	; 0x24
			pGPIOHandler->pGPIOx->AFR[1] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	795b      	ldrb	r3, [r3, #5]
 80048ec:	4619      	mov	r1, r3
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	fa01 f303 	lsl.w	r3, r1, r3
 80048f4:	4619      	mov	r1, r3
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	430a      	orrs	r2, r1
 80048fc:	625a      	str	r2, [r3, #36]	; 0x24
}
 80048fe:	bf00      	nop
 8004900:	3714      	adds	r7, #20
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
 800490a:	bf00      	nop
 800490c:	40020000 	.word	0x40020000
 8004910:	40023800 	.word	0x40023800
 8004914:	40020400 	.word	0x40020400
 8004918:	40020800 	.word	0x40020800
 800491c:	40020c00 	.word	0x40020c00
 8004920:	40021000 	.word	0x40021000
 8004924:	40021c00 	.word	0x40021c00

08004928 <GPIO_writePin>:

//---------------- MODER: Configurando Output: Registro BSRR----------------------

void GPIO_writePin (GPIO_Handler_t *pPinHandler, uint8_t newState)
{
 8004928:	b480      	push	{r7}
 800492a:	b083      	sub	sp, #12
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	460b      	mov	r3, r1
 8004932:	70fb      	strb	r3, [r7, #3]
	//Limpiamos la posicion que deseamos
	//pPinHandler->pGPIOx->ODR &= ~(SET << pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
	if (newState == SET)
 8004934:	78fb      	ldrb	r3, [r7, #3]
 8004936:	2b01      	cmp	r3, #1
 8004938:	d10d      	bne.n	8004956 <GPIO_writePin+0x2e>
	{
		//Trabajamos con la parte baja del registro
		pPinHandler->pGPIOx->BSRR |= (SET<<pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	699a      	ldr	r2, [r3, #24]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	781b      	ldrb	r3, [r3, #0]
 8004944:	4619      	mov	r1, r3
 8004946:	2301      	movs	r3, #1
 8004948:	408b      	lsls	r3, r1
 800494a:	4619      	mov	r1, r3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	430a      	orrs	r2, r1
 8004952:	619a      	str	r2, [r3, #24]
	else
	{
		//Trabajamos con la parte alta del registro
		pPinHandler->pGPIOx->BSRR |= (SET<<(pPinHandler->GPIO_PinConfig.GPIO_PinNumber+16));
	}
}
 8004954:	e00d      	b.n	8004972 <GPIO_writePin+0x4a>
		pPinHandler->pGPIOx->BSRR |= (SET<<(pPinHandler->GPIO_PinConfig.GPIO_PinNumber+16));
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	699a      	ldr	r2, [r3, #24]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	3310      	adds	r3, #16
 8004962:	2101      	movs	r1, #1
 8004964:	fa01 f303 	lsl.w	r3, r1, r3
 8004968:	4619      	mov	r1, r3
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	430a      	orrs	r2, r1
 8004970:	619a      	str	r2, [r3, #24]
}
 8004972:	bf00      	nop
 8004974:	370c      	adds	r7, #12
 8004976:	46bd      	mov	sp, r7
 8004978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497c:	4770      	bx	lr

0800497e <GPIOxTooglePin>:
}


//---------------- Toogle ---------------------
void GPIOxTooglePin(GPIO_Handler_t *pPinHandler)
{
 800497e:	b480      	push	{r7}
 8004980:	b083      	sub	sp, #12
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
	pPinHandler->pGPIOx->ODR  ^= (SET << pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	695a      	ldr	r2, [r3, #20]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	781b      	ldrb	r3, [r3, #0]
 8004990:	4619      	mov	r1, r3
 8004992:	2301      	movs	r3, #1
 8004994:	408b      	lsls	r3, r1
 8004996:	4619      	mov	r1, r3
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	404a      	eors	r2, r1
 800499e:	615a      	str	r2, [r3, #20]
}
 80049a0:	bf00      	nop
 80049a2:	370c      	adds	r7, #12
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr

080049ac <i2c_Config>:
 * Recordar de configurar los pines GPIOx por medio de las funciones alternativas,
 * Ademas de configurar dichos pines como open_drain
 */

void i2c_Config(I2C_Handler_t *ptrHandlerI2C)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
	uint8_t clockAPB1 = getClockAPB1();     //Variable que guarda la velocidad de reloj entregada al bus APB1
 80049b4:	f000 fa9c 	bl	8004ef0 <getClockAPB1>
 80049b8:	4603      	mov	r3, r0
 80049ba:	73fb      	strb	r3, [r7, #15]

	//---------------------------------1) Activamos el periferico------------------------------------------
	//Registro: APB1ENR

	if(ptrHandlerI2C->prtI2Cx == I2C1)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a60      	ldr	r2, [pc, #384]	; (8004b44 <i2c_Config+0x198>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d106      	bne.n	80049d4 <i2c_Config+0x28>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 80049c6:	4b60      	ldr	r3, [pc, #384]	; (8004b48 <i2c_Config+0x19c>)
 80049c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ca:	4a5f      	ldr	r2, [pc, #380]	; (8004b48 <i2c_Config+0x19c>)
 80049cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80049d0:	6413      	str	r3, [r2, #64]	; 0x40
 80049d2:	e016      	b.n	8004a02 <i2c_Config+0x56>
	}
	else if(ptrHandlerI2C->prtI2Cx == I2C2)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a5c      	ldr	r2, [pc, #368]	; (8004b4c <i2c_Config+0x1a0>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d106      	bne.n	80049ec <i2c_Config+0x40>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;
 80049de:	4b5a      	ldr	r3, [pc, #360]	; (8004b48 <i2c_Config+0x19c>)
 80049e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e2:	4a59      	ldr	r2, [pc, #356]	; (8004b48 <i2c_Config+0x19c>)
 80049e4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80049e8:	6413      	str	r3, [r2, #64]	; 0x40
 80049ea:	e00a      	b.n	8004a02 <i2c_Config+0x56>
	}
	else if(ptrHandlerI2C->prtI2Cx == I2C3)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a57      	ldr	r2, [pc, #348]	; (8004b50 <i2c_Config+0x1a4>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d105      	bne.n	8004a02 <i2c_Config+0x56>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_I2C3EN;
 80049f6:	4b54      	ldr	r3, [pc, #336]	; (8004b48 <i2c_Config+0x19c>)
 80049f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049fa:	4a53      	ldr	r2, [pc, #332]	; (8004b48 <i2c_Config+0x19c>)
 80049fc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004a00:	6413      	str	r3, [r2, #64]	; 0x40
	}

	//---------------------------------2) Reiniciamos el periferico------------------------------------------
	//Registro: CR1

	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_SWRST;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a10:	601a      	str	r2, [r3, #0]
	__NOP();
 8004a12:	bf00      	nop
	ptrHandlerI2C->prtI2Cx->CR1 &= ~I2C_CR1_SWRST;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004a22:	601a      	str	r2, [r3, #0]

	//-----------------------------------3) Valor del reloj principal------------------------------------------
	//Registro: CR2

	ptrHandlerI2C->prtI2Cx->CR2 &= ~(0b111111<<I2C_CR2_FREQ_Pos);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	685a      	ldr	r2, [r3, #4]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8004a32:	605a      	str	r2, [r3, #4]
	ptrHandlerI2C->prtI2Cx->CR2 |= (clockAPB1<<I2C_CR2_FREQ_Pos);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	6859      	ldr	r1, [r3, #4]
 8004a3a:	7bfa      	ldrb	r2, [r7, #15]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	430a      	orrs	r2, r1
 8004a42:	605a      	str	r2, [r3, #4]
	//-------------------------------------4) Configuracion del I2C------------------------------------------
	//Registro: CCR
	//Registro: TRISE

	//Variables que almacenan el respectivo valor a cargar en los registros CRR y Trise
	uint16_t valueCRR = 0;
 8004a44:	2300      	movs	r3, #0
 8004a46:	81bb      	strh	r3, [r7, #12]
	uint8_t valueTrise = 0;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	72fb      	strb	r3, [r7, #11]

	//definimos inicialmente los registro en 0
	ptrHandlerI2C->prtI2Cx->CCR = 0;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	2200      	movs	r2, #0
 8004a52:	61da      	str	r2, [r3, #28]
	ptrHandlerI2C->prtI2Cx->TRISE = 0;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	621a      	str	r2, [r3, #32]

	//Configuramos el I2C deacuerdo al modo selsecionado
	if(ptrHandlerI2C->modeI2C == I2C_MODE_SM)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	795b      	ldrb	r3, [r3, #5]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d121      	bne.n	8004aa8 <i2c_Config+0xfc>
	{
		//Seleccionamos el modo estandar
		ptrHandlerI2C->prtI2Cx->CCR &= ~I2C_CCR_FS;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	69da      	ldr	r2, [r3, #28]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004a72:	61da      	str	r2, [r3, #28]

		//Definimos la señal de reloj
		valueCRR = (5000*clockAPB1)/1000;
 8004a74:	7bfb      	ldrb	r3, [r7, #15]
 8004a76:	b29b      	uxth	r3, r3
 8004a78:	461a      	mov	r2, r3
 8004a7a:	0092      	lsls	r2, r2, #2
 8004a7c:	4413      	add	r3, r2
 8004a7e:	81bb      	strh	r3, [r7, #12]
		ptrHandlerI2C->prtI2Cx->CCR |= (valueCRR<<I2C_CCR_CCR_Pos);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	69d9      	ldr	r1, [r3, #28]
 8004a86:	89ba      	ldrh	r2, [r7, #12]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	430a      	orrs	r2, r1
 8004a8e:	61da      	str	r2, [r3, #28]

		//Definimos el tiempo maximo en el T-RIse
		valueTrise = ((1000*clockAPB1)/1000)+1;
 8004a90:	7bfb      	ldrb	r3, [r7, #15]
 8004a92:	3301      	adds	r3, #1
 8004a94:	72fb      	strb	r3, [r7, #11]
		ptrHandlerI2C->prtI2Cx->TRISE |= valueTrise;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	6a19      	ldr	r1, [r3, #32]
 8004a9c:	7afa      	ldrb	r2, [r7, #11]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	430a      	orrs	r2, r1
 8004aa4:	621a      	str	r2, [r3, #32]
 8004aa6:	e039      	b.n	8004b1c <i2c_Config+0x170>
	}
	else
	{
		//Seleccionamos el modo Fast
		ptrHandlerI2C->prtI2Cx->CCR &= ~I2C_CCR_FS;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	69da      	ldr	r2, [r3, #28]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004ab6:	61da      	str	r2, [r3, #28]
		ptrHandlerI2C->prtI2Cx->CCR |= I2C_CCR_FS;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	69da      	ldr	r2, [r3, #28]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ac6:	61da      	str	r2, [r3, #28]

		//Definimos la señal de reloj
		valueCRR = (2500*clockAPB1)/3000;
 8004ac8:	7bfb      	ldrb	r3, [r7, #15]
 8004aca:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8004ace:	fb02 f303 	mul.w	r3, r2, r3
 8004ad2:	4a20      	ldr	r2, [pc, #128]	; (8004b54 <i2c_Config+0x1a8>)
 8004ad4:	fb82 1203 	smull	r1, r2, r2, r3
 8004ad8:	1192      	asrs	r2, r2, #6
 8004ada:	17db      	asrs	r3, r3, #31
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	81bb      	strh	r3, [r7, #12]
		ptrHandlerI2C->prtI2Cx->CCR |= (valueCRR<<I2C_CCR_CCR_Pos);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	69d9      	ldr	r1, [r3, #28]
 8004ae6:	89ba      	ldrh	r2, [r7, #12]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	430a      	orrs	r2, r1
 8004aee:	61da      	str	r2, [r3, #28]

		//Definimos el tiempo maximo en el T-RIse
		valueTrise = ((300*clockAPB1)/1000)+1;
 8004af0:	7bfb      	ldrb	r3, [r7, #15]
 8004af2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004af6:	fb02 f303 	mul.w	r3, r2, r3
 8004afa:	4a17      	ldr	r2, [pc, #92]	; (8004b58 <i2c_Config+0x1ac>)
 8004afc:	fb82 1203 	smull	r1, r2, r2, r3
 8004b00:	1192      	asrs	r2, r2, #6
 8004b02:	17db      	asrs	r3, r3, #31
 8004b04:	1ad3      	subs	r3, r2, r3
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	3301      	adds	r3, #1
 8004b0a:	72fb      	strb	r3, [r7, #11]
		ptrHandlerI2C->prtI2Cx->TRISE |= valueTrise;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	6a19      	ldr	r1, [r3, #32]
 8004b12:	7afa      	ldrb	r2, [r7, #11]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	430a      	orrs	r2, r1
 8004b1a:	621a      	str	r2, [r3, #32]
	}

	//-----------------------------------5) Activamos el modulo I2C------------------------------------------
	//Registro: CR1

	ptrHandlerI2C->prtI2Cx->CR1 &= ~I2C_CR1_PE;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f022 0201 	bic.w	r2, r2, #1
 8004b2a:	601a      	str	r2, [r3, #0]
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_PE;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f042 0201 	orr.w	r2, r2, #1
 8004b3a:	601a      	str	r2, [r3, #0]
}
 8004b3c:	bf00      	nop
 8004b3e:	3710      	adds	r7, #16
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd80      	pop	{r7, pc}
 8004b44:	40005400 	.word	0x40005400
 8004b48:	40023800 	.word	0x40023800
 8004b4c:	40005800 	.word	0x40005800
 8004b50:	40005c00 	.word	0x40005c00
 8004b54:	057619f1 	.word	0x057619f1
 8004b58:	10624dd3 	.word	0x10624dd3

08004b5c <i2c_StartTrasaction>:

//----------------------------------------Funciones para la Transaccion----------------------------------------
//Funcion para empezar la Transaccion
void i2c_StartTrasaction(I2C_Handler_t *ptrHandlerI2C)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b083      	sub	sp, #12
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
	/*verificamos que la linea no esta ocupada
	 * bit "busy" en I2C
	 */
	while (ptrHandlerI2C->prtI2Cx->SR2 & I2C_SR2_BUSY)
 8004b64:	e000      	b.n	8004b68 <i2c_StartTrasaction+0xc>
	{
		__NOP();
 8004b66:	bf00      	nop
	while (ptrHandlerI2C->prtI2Cx->SR2 & I2C_SR2_BUSY)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	699b      	ldr	r3, [r3, #24]
 8004b6e:	f003 0302 	and.w	r3, r3, #2
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d1f7      	bne.n	8004b66 <i2c_StartTrasaction+0xa>
	}
	//Generamos un Start bit
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_START;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b84:	601a      	str	r2, [r3, #0]
	//Esperamos a que la bandera "SB" del evento "Start" se levante
	//Se limpia la bandera "SB" leyendo SR1->escribiendo en DR
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_SB))
 8004b86:	e000      	b.n	8004b8a <i2c_StartTrasaction+0x2e>
	{
		__NOP();
 8004b88:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_SB))
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	695b      	ldr	r3, [r3, #20]
 8004b90:	f003 0301 	and.w	r3, r3, #1
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d0f7      	beq.n	8004b88 <i2c_StartTrasaction+0x2c>
	}
}
 8004b98:	bf00      	nop
 8004b9a:	bf00      	nop
 8004b9c:	370c      	adds	r7, #12
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr

08004ba6 <i2c_ReStartTrasaction>:

//Generar de nuevo una señal para empazar la Transaccion
void i2c_ReStartTrasaction(I2C_Handler_t *ptrHandlerI2C)
{
 8004ba6:	b480      	push	{r7}
 8004ba8:	b083      	sub	sp, #12
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	6078      	str	r0, [r7, #4]
	//Generamos un Start bit
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_START;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bbc:	601a      	str	r2, [r3, #0]
	//Esperamos a que la bandera "SB" del evento "Start" se levante
	//Se limpia la bandera "SB" leyendo SR1->escribiendo en DR
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_SB))
 8004bbe:	e000      	b.n	8004bc2 <i2c_ReStartTrasaction+0x1c>
	{
		__NOP();
 8004bc0:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_SB))
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	695b      	ldr	r3, [r3, #20]
 8004bc8:	f003 0301 	and.w	r3, r3, #1
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d0f7      	beq.n	8004bc0 <i2c_ReStartTrasaction+0x1a>
	}
}
 8004bd0:	bf00      	nop
 8004bd2:	bf00      	nop
 8004bd4:	370c      	adds	r7, #12
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr

08004bde <i2c_SendSlaveAddressRW>:

//Funcion para enviar la direcion de Slave ademas de definir la lectura o escritura del Sclave
void i2c_SendSlaveAddressRW(I2C_Handler_t *ptrHandlerI2C, uint8_t slaveAddress, uint8_t readOrWrite)
{
 8004bde:	b480      	push	{r7}
 8004be0:	b085      	sub	sp, #20
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
 8004be6:	460b      	mov	r3, r1
 8004be8:	70fb      	strb	r3, [r7, #3]
 8004bea:	4613      	mov	r3, r2
 8004bec:	70bb      	strb	r3, [r7, #2]
	//Definimos una variable auxiliar
	uint8_t auxByte = 0;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	73fb      	strb	r3, [r7, #15]
	(void) auxByte;

	//Cargamos la direccion del Sclave, ademas cargamos el bit de lectura o escritura
	ptrHandlerI2C->prtI2Cx->DR = (slaveAddress<<1) | readOrWrite;
 8004bf2:	78fb      	ldrb	r3, [r7, #3]
 8004bf4:	005a      	lsls	r2, r3, #1
 8004bf6:	78bb      	ldrb	r3, [r7, #2]
 8004bf8:	431a      	orrs	r2, r3
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	611a      	str	r2, [r3, #16]
	//Esperamos a que la bandera "ADDR" del evento "Address" se levante
	//Se limpia la bandera "ADDR" leyendo SR1->leyendo en SR2
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_ADDR))
 8004c00:	e000      	b.n	8004c04 <i2c_SendSlaveAddressRW+0x26>
	{
		__NOP();
 8004c02:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_ADDR))
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	f003 0302 	and.w	r3, r3, #2
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d0f7      	beq.n	8004c02 <i2c_SendSlaveAddressRW+0x24>
	}
	//Se limpia la bandera "ADDR"
	auxByte = ptrHandlerI2C->prtI2Cx->SR1;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	695b      	ldr	r3, [r3, #20]
 8004c18:	73fb      	strb	r3, [r7, #15]
	auxByte = ptrHandlerI2C->prtI2Cx->SR2;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	699b      	ldr	r3, [r3, #24]
 8004c20:	73fb      	strb	r3, [r7, #15]
}
 8004c22:	bf00      	nop
 8004c24:	3714      	adds	r7, #20
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr

08004c2e <i2c_SendMemoryAddress>:

//Enviamos la direccion de memoria que deseamos leer o escribir
void i2c_SendMemoryAddress(I2C_Handler_t *ptrHandlerI2C, uint8_t memAddr)
{
 8004c2e:	b480      	push	{r7}
 8004c30:	b083      	sub	sp, #12
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	6078      	str	r0, [r7, #4]
 8004c36:	460b      	mov	r3, r1
 8004c38:	70fb      	strb	r3, [r7, #3]
	//Enviamos la direccion de memoria que desamos leer
	ptrHandlerI2C->prtI2Cx->DR = memAddr;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	78fa      	ldrb	r2, [r7, #3]
 8004c40:	611a      	str	r2, [r3, #16]
	//Esperamos a que la bandera "TXE" del evento "Data1" se levante
	//Se limpia la bandera "TxE" y "BTF" con la condicion Stop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_TXE))
 8004c42:	e000      	b.n	8004c46 <i2c_SendMemoryAddress+0x18>
	{
		__NOP();
 8004c44:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_TXE))
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	695b      	ldr	r3, [r3, #20]
 8004c4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d0f7      	beq.n	8004c44 <i2c_SendMemoryAddress+0x16>
	}
}
 8004c54:	bf00      	nop
 8004c56:	bf00      	nop
 8004c58:	370c      	adds	r7, #12
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c60:	4770      	bx	lr

08004c62 <i2c_SendDataByte>:

//Escritura de datos
void i2c_SendDataByte(I2C_Handler_t *ptrHandlerI2C, uint8_t dataToWrite)
{
 8004c62:	b480      	push	{r7}
 8004c64:	b083      	sub	sp, #12
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	6078      	str	r0, [r7, #4]
 8004c6a:	460b      	mov	r3, r1
 8004c6c:	70fb      	strb	r3, [r7, #3]
	//Cargamos el valor que desasmos escribir
	ptrHandlerI2C->prtI2Cx->DR = dataToWrite;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	78fa      	ldrb	r2, [r7, #3]
 8004c74:	611a      	str	r2, [r3, #16]
	//Esperamos a que la bandera "BTF" del evento "Transmision" se levante
	//Se limpia la bandera "TxE" y "BTF" con la condicion Stop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_BTF))
 8004c76:	e000      	b.n	8004c7a <i2c_SendDataByte+0x18>
	{
		__NOP();
 8004c78:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_BTF))
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	695b      	ldr	r3, [r3, #20]
 8004c80:	f003 0304 	and.w	r3, r3, #4
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d0f7      	beq.n	8004c78 <i2c_SendDataByte+0x16>
	}
}
 8004c88:	bf00      	nop
 8004c8a:	bf00      	nop
 8004c8c:	370c      	adds	r7, #12
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr

08004c96 <i2c_ReadDataByte>:

//Lectura de datos
uint8_t i2c_ReadDataByte(I2C_Handler_t *ptrHandlerI2C)
{
 8004c96:	b480      	push	{r7}
 8004c98:	b083      	sub	sp, #12
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	6078      	str	r0, [r7, #4]
	//Esperamos a que la bandera "RxNE" del evento "Recepcion" se levante
	//Se limpia la bandera "RxNE" leyendo el registro DR
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_RXNE))
 8004c9e:	e000      	b.n	8004ca2 <i2c_ReadDataByte+0xc>
	{
		__NOP();
 8004ca0:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_RXNE))
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	695b      	ldr	r3, [r3, #20]
 8004ca8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d0f7      	beq.n	8004ca0 <i2c_ReadDataByte+0xa>
	}
	//guardamos los datos recibimos
	ptrHandlerI2C->dataI2C = ptrHandlerI2C->prtI2Cx->DR;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	691b      	ldr	r3, [r3, #16]
 8004cb6:	b2da      	uxtb	r2, r3
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	719a      	strb	r2, [r3, #6]
	return ptrHandlerI2C->dataI2C ;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	799b      	ldrb	r3, [r3, #6]
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	370c      	adds	r7, #12
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr

08004ccc <i2c_SendNoAck>:

//Funcion para activar la indicaicon de NoACK(indicacion para el Sclave de terminar la transmision de datos)
void i2c_SendNoAck(I2C_Handler_t *ptrHandlerI2C)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
	//Esribimos cero en el bit Ack del registro CR1
	ptrHandlerI2C->prtI2Cx->CR1 &= ~I2C_CR1_ACK;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ce2:	601a      	str	r2, [r3, #0]

}
 8004ce4:	bf00      	nop
 8004ce6:	370c      	adds	r7, #12
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr

08004cf0 <i2c_StopTrasaction>:
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_ACK;
}

//Funcion para generar el Stop bit
void i2c_StopTrasaction(I2C_Handler_t *ptrHandlerI2C)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b083      	sub	sp, #12
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_STOP;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d06:	601a      	str	r2, [r3, #0]
}
 8004d08:	bf00      	nop
 8004d0a:	370c      	adds	r7, #12
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d12:	4770      	bx	lr

08004d14 <i2c_ReadSingleRegister>:

//------------------------------------Funciones para la comunicacion por I2C----------------------------------------

uint8_t i2c_ReadSingleRegister(I2C_Handler_t *ptrHandlerI2C, uint8_t regToRead)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
 8004d1c:	460b      	mov	r3, r1
 8004d1e:	70fb      	strb	r3, [r7, #3]
	//0. Creacion de una variable auxiliara para recibir el dato leido
	uint8_t auxRead = 0;
 8004d20:	2300      	movs	r3, #0
 8004d22:	73fb      	strb	r3, [r7, #15]
	//1. Generacion de Start bit
	i2c_StartTrasaction(ptrHandlerI2C);
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f7ff ff19 	bl	8004b5c <i2c_StartTrasaction>
	//2. Enviamos la direccion del Sclavo e indicamos que se desea escribir el Sclave
	i2c_SendSlaveAddressRW(ptrHandlerI2C, ptrHandlerI2C->slaveAddress, I2C_WRITE_DATA);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	791b      	ldrb	r3, [r3, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	4619      	mov	r1, r3
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f7ff ff53 	bl	8004bde <i2c_SendSlaveAddressRW>
	//3. Enviamos la direccion de memoria que deseamos leer
	i2c_SendMemoryAddress(ptrHandlerI2C, regToRead);
 8004d38:	78fb      	ldrb	r3, [r7, #3]
 8004d3a:	4619      	mov	r1, r3
 8004d3c:	6878      	ldr	r0, [r7, #4]
 8004d3e:	f7ff ff76 	bl	8004c2e <i2c_SendMemoryAddress>
	//4. Creamos una condicion de re start
	i2c_ReStartTrasaction(ptrHandlerI2C);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f7ff ff2f 	bl	8004ba6 <i2c_ReStartTrasaction>
	//5. Enviamos la direccion del Sclavo e indicamos que se desea leer el Sclave
	i2c_SendSlaveAddressRW(ptrHandlerI2C, ptrHandlerI2C->slaveAddress, I2C_READ_DATA);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	791b      	ldrb	r3, [r3, #4]
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	4619      	mov	r1, r3
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f7ff ff44 	bl	8004bde <i2c_SendSlaveAddressRW>
	//6. Leemos el dato que envia el Sclavo
	auxRead = i2c_ReadDataByte(ptrHandlerI2C);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f7ff ff9d 	bl	8004c96 <i2c_ReadDataByte>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	73fb      	strb	r3, [r7, #15]
	//7. Generamso la condicio de NoAck
	i2c_SendNoAck(ptrHandlerI2C);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f7ff ffb3 	bl	8004ccc <i2c_SendNoAck>
	//8. Generamos la condicion de Stop
	i2c_StopTrasaction(ptrHandlerI2C);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f7ff ffc2 	bl	8004cf0 <i2c_StopTrasaction>

	return auxRead;
 8004d6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3710      	adds	r7, #16
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}

08004d76 <i2c_WriteSingleRegister>:

void i2c_WriteSingleRegister(I2C_Handler_t *ptrHandlerI2C, uint8_t regToRead, uint8_t newValue)
{
 8004d76:	b580      	push	{r7, lr}
 8004d78:	b082      	sub	sp, #8
 8004d7a:	af00      	add	r7, sp, #0
 8004d7c:	6078      	str	r0, [r7, #4]
 8004d7e:	460b      	mov	r3, r1
 8004d80:	70fb      	strb	r3, [r7, #3]
 8004d82:	4613      	mov	r3, r2
 8004d84:	70bb      	strb	r3, [r7, #2]
	//1. Generacion de Start bit
	i2c_StartTrasaction(ptrHandlerI2C);
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f7ff fee8 	bl	8004b5c <i2c_StartTrasaction>
	//2. Enviamos la direccion del Sclavo e indicamos que se desea escribir el Sclave
	i2c_SendSlaveAddressRW(ptrHandlerI2C, ptrHandlerI2C->slaveAddress, I2C_WRITE_DATA);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	791b      	ldrb	r3, [r3, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	4619      	mov	r1, r3
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	f7ff ff22 	bl	8004bde <i2c_SendSlaveAddressRW>
	//3. Enviamos la direccion de memoria que deseamos escribir
	i2c_SendMemoryAddress(ptrHandlerI2C, regToRead);
 8004d9a:	78fb      	ldrb	r3, [r7, #3]
 8004d9c:	4619      	mov	r1, r3
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f7ff ff45 	bl	8004c2e <i2c_SendMemoryAddress>
	//4. Enviamos el dato que se desea escribir en el Sclave
	i2c_SendDataByte(ptrHandlerI2C, newValue);
 8004da4:	78bb      	ldrb	r3, [r7, #2]
 8004da6:	4619      	mov	r1, r3
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	f7ff ff5a 	bl	8004c62 <i2c_SendDataByte>
	//5. Generamos la condicion de Stop
	i2c_StopTrasaction(ptrHandlerI2C);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f7ff ff9e 	bl	8004cf0 <i2c_StopTrasaction>
}
 8004db4:	bf00      	nop
 8004db6:	3708      	adds	r7, #8
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}

08004dbc <configPLL>:
#include <PLLDriver.h>

uint8_t auxValue = 0;

void configPLL(uint8_t clockSpeed)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b083      	sub	sp, #12
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	71fb      	strb	r3, [r7, #7]
	//Guardamos en una variable auxiliar la velocidad del reloj
	auxValue = clockSpeed;
 8004dc6:	4a39      	ldr	r2, [pc, #228]	; (8004eac <configPLL+0xf0>)
 8004dc8:	79fb      	ldrb	r3, [r7, #7]
 8004dca:	7013      	strb	r3, [r2, #0]
	//Registro: CFGR

	/*El limite de la fuente de reloj para el bus APB1 es 50 Mhz, por tanto si la velocidad de reloj
	 * especificada es mayor a dicho se activa un preescaler de 4 para dicho bus
	*/
	if(clockSpeed<50)
 8004dcc:	79fb      	ldrb	r3, [r7, #7]
 8004dce:	2b31      	cmp	r3, #49	; 0x31
 8004dd0:	d804      	bhi.n	8004ddc <configPLL+0x20>
	{
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;
 8004dd2:	4b37      	ldr	r3, [pc, #220]	; (8004eb0 <configPLL+0xf4>)
 8004dd4:	4a36      	ldr	r2, [pc, #216]	; (8004eb0 <configPLL+0xf4>)
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	6093      	str	r3, [r2, #8]
 8004dda:	e005      	b.n	8004de8 <configPLL+0x2c>
	}
	else
	{
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8004ddc:	4b34      	ldr	r3, [pc, #208]	; (8004eb0 <configPLL+0xf4>)
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	4a33      	ldr	r2, [pc, #204]	; (8004eb0 <configPLL+0xf4>)
 8004de2:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8004de6:	6093      	str	r3, [r2, #8]

	//adjustHSI();

	//-------------2) Seleccion del HSI como la fuente de reloj para el PLL---------------
	//Registro: PLLCFGR
	RCC->PLLCFGR &= ~(0b1<<RCC_PLLCFGR_PLLSRC_Pos);
 8004de8:	4b31      	ldr	r3, [pc, #196]	; (8004eb0 <configPLL+0xf4>)
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	4a30      	ldr	r2, [pc, #192]	; (8004eb0 <configPLL+0xf4>)
 8004dee:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8004df2:	6053      	str	r3, [r2, #4]

	//----a) Modificacion del factor divisor M---------
	     //Señal de entrada al VCO entre 1 MHz y 2 MHz
	//De acuerdo al Manual de usuario se especifica un valor de 8 para que la señal de entrada al VCO sea de 2 Mhz; pero funciona bien con 1Mhz
	//Para el caso de 100Mhz, eston valores cambian para tener la presicion que se requiere
	RCC->PLLCFGR |= (18<<RCC_PLLCFGR_PLLM_Pos);  //16
 8004df4:	4b2e      	ldr	r3, [pc, #184]	; (8004eb0 <configPLL+0xf4>)
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	4a2d      	ldr	r2, [pc, #180]	; (8004eb0 <configPLL+0xf4>)
 8004dfa:	f043 0312 	orr.w	r3, r3, #18
 8004dfe:	6053      	str	r3, [r2, #4]
         //Señal de salida al VCO entre 100 MHz y 438 MHz
		 //El valor de N sera entre de 50 y 100   ------> M=8
		 //El valor de N sera entre de 100 y 400  ------> M=16
	//De acuerdo al Manual de usuario y los calculos realizados el valor de N sera entre 100 y 400, para un valor de P de 4.
	//Para el caso de 100Mhz, eston valores cambian para tener la presicion que se requiere
	RCC->PLLCFGR |= ((clockSpeed*4-14)<<RCC_PLLCFGR_PLLN_Pos); //-14
 8004e00:	4b2b      	ldr	r3, [pc, #172]	; (8004eb0 <configPLL+0xf4>)
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	79fa      	ldrb	r2, [r7, #7]
 8004e06:	0092      	lsls	r2, r2, #2
 8004e08:	3a0e      	subs	r2, #14
 8004e0a:	0192      	lsls	r2, r2, #6
 8004e0c:	4611      	mov	r1, r2
 8004e0e:	4a28      	ldr	r2, [pc, #160]	; (8004eb0 <configPLL+0xf4>)
 8004e10:	430b      	orrs	r3, r1
 8004e12:	6053      	str	r3, [r2, #4]

	//----c) Modificacion del factor divisor P-----
	     //Señal de salida del PLL entre 25 MHz y 100 MHz
	RCC->PLLCFGR |= (0b01<<RCC_PLLCFGR_PLLP_Pos);   //El valor establecido es 4
 8004e14:	4b26      	ldr	r3, [pc, #152]	; (8004eb0 <configPLL+0xf4>)
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	4a25      	ldr	r2, [pc, #148]	; (8004eb0 <configPLL+0xf4>)
 8004e1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e1e:	6053      	str	r3, [r2, #4]

	//---------------------------3) Activacion PLL----------------------------------
	//Registro: CR

	RCC->CR |= RCC_CR_PLLON;  //Escribimos un valor alto en el bit PLLON para su habilitacion
 8004e20:	4b23      	ldr	r3, [pc, #140]	; (8004eb0 <configPLL+0xf4>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a22      	ldr	r2, [pc, #136]	; (8004eb0 <configPLL+0xf4>)
 8004e26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e2a:	6013      	str	r3, [r2, #0]

	//Espera de la activacion del PLL
	while(!(RCC->CR & RCC_CR_PLLRDY))
 8004e2c:	e000      	b.n	8004e30 <configPLL+0x74>
	{
		__NOP();
 8004e2e:	bf00      	nop
	while(!(RCC->CR & RCC_CR_PLLRDY))
 8004e30:	4b1f      	ldr	r3, [pc, #124]	; (8004eb0 <configPLL+0xf4>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d0f8      	beq.n	8004e2e <configPLL+0x72>

	//---------------------------4) Valor de Latencia----------------------------------
	//Registro: ACR

	//Se define el valor de la latencia de acuerdo a la velocidad de reloj establecida
	if (90<clockSpeed && clockSpeed<=100)
 8004e3c:	79fb      	ldrb	r3, [r7, #7]
 8004e3e:	2b5a      	cmp	r3, #90	; 0x5a
 8004e40:	d909      	bls.n	8004e56 <configPLL+0x9a>
 8004e42:	79fb      	ldrb	r3, [r7, #7]
 8004e44:	2b64      	cmp	r3, #100	; 0x64
 8004e46:	d806      	bhi.n	8004e56 <configPLL+0x9a>
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_3WS;
 8004e48:	4b1a      	ldr	r3, [pc, #104]	; (8004eb4 <configPLL+0xf8>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a19      	ldr	r2, [pc, #100]	; (8004eb4 <configPLL+0xf8>)
 8004e4e:	f043 0303 	orr.w	r3, r3, #3
 8004e52:	6013      	str	r3, [r2, #0]
 8004e54:	e01d      	b.n	8004e92 <configPLL+0xd6>
	}
	else if (64<clockSpeed && clockSpeed<=90)
 8004e56:	79fb      	ldrb	r3, [r7, #7]
 8004e58:	2b40      	cmp	r3, #64	; 0x40
 8004e5a:	d909      	bls.n	8004e70 <configPLL+0xb4>
 8004e5c:	79fb      	ldrb	r3, [r7, #7]
 8004e5e:	2b5a      	cmp	r3, #90	; 0x5a
 8004e60:	d806      	bhi.n	8004e70 <configPLL+0xb4>
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_2WS;
 8004e62:	4b14      	ldr	r3, [pc, #80]	; (8004eb4 <configPLL+0xf8>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a13      	ldr	r2, [pc, #76]	; (8004eb4 <configPLL+0xf8>)
 8004e68:	f043 0302 	orr.w	r3, r3, #2
 8004e6c:	6013      	str	r3, [r2, #0]
 8004e6e:	e010      	b.n	8004e92 <configPLL+0xd6>
	}
	else if (30<clockSpeed && clockSpeed<=64)
 8004e70:	79fb      	ldrb	r3, [r7, #7]
 8004e72:	2b1e      	cmp	r3, #30
 8004e74:	d909      	bls.n	8004e8a <configPLL+0xce>
 8004e76:	79fb      	ldrb	r3, [r7, #7]
 8004e78:	2b40      	cmp	r3, #64	; 0x40
 8004e7a:	d806      	bhi.n	8004e8a <configPLL+0xce>
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_1WS;
 8004e7c:	4b0d      	ldr	r3, [pc, #52]	; (8004eb4 <configPLL+0xf8>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a0c      	ldr	r2, [pc, #48]	; (8004eb4 <configPLL+0xf8>)
 8004e82:	f043 0301 	orr.w	r3, r3, #1
 8004e86:	6013      	str	r3, [r2, #0]
 8004e88:	e003      	b.n	8004e92 <configPLL+0xd6>
	}
	else
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_0WS;
 8004e8a:	4b0a      	ldr	r3, [pc, #40]	; (8004eb4 <configPLL+0xf8>)
 8004e8c:	4a09      	ldr	r2, [pc, #36]	; (8004eb4 <configPLL+0xf8>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	6013      	str	r3, [r2, #0]
	}

	//------------------5) Seleccion del PLL como la fuente de reloj del sistema----------------------------
	//Registro: CFGR

	RCC->CFGR |= (0b10<<RCC_CFGR_SW_Pos);
 8004e92:	4b07      	ldr	r3, [pc, #28]	; (8004eb0 <configPLL+0xf4>)
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	4a06      	ldr	r2, [pc, #24]	; (8004eb0 <configPLL+0xf4>)
 8004e98:	f043 0302 	orr.w	r3, r3, #2
 8004e9c:	6093      	str	r3, [r2, #8]

}
 8004e9e:	bf00      	nop
 8004ea0:	370c      	adds	r7, #12
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop
 8004eac:	20000510 	.word	0x20000510
 8004eb0:	40023800 	.word	0x40023800
 8004eb4:	40023c00 	.word	0x40023c00

08004eb8 <getConfigPLL>:
	RCC->CR |= hsiTrimValue<<RCC_CR_HSITRIM_Pos;            //Cargamos la calibracion
}

//Funcion que retorna la velocidad de reloj entregado por el PLL o por el HSI en MHz
uint8_t getConfigPLL(void)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b083      	sub	sp, #12
 8004ebc:	af00      	add	r7, sp, #0
	uint8_t clockSpeed = 0;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	71fb      	strb	r3, [r7, #7]
	//Verifica si el PLL esta activo
	if((RCC->CFGR & 0b11) == 0b10)
 8004ec2:	4b09      	ldr	r3, [pc, #36]	; (8004ee8 <getConfigPLL+0x30>)
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	f003 0303 	and.w	r3, r3, #3
 8004eca:	2b02      	cmp	r3, #2
 8004ecc:	d103      	bne.n	8004ed6 <getConfigPLL+0x1e>
	{
		clockSpeed = auxValue;
 8004ece:	4b07      	ldr	r3, [pc, #28]	; (8004eec <getConfigPLL+0x34>)
 8004ed0:	781b      	ldrb	r3, [r3, #0]
 8004ed2:	71fb      	strb	r3, [r7, #7]
 8004ed4:	e001      	b.n	8004eda <getConfigPLL+0x22>
	}
	else
	{
		clockSpeed = CLOCK_SPEED_16MHZ;
 8004ed6:	2310      	movs	r3, #16
 8004ed8:	71fb      	strb	r3, [r7, #7]
	}
	return clockSpeed;
 8004eda:	79fb      	ldrb	r3, [r7, #7]
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	370c      	adds	r7, #12
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee6:	4770      	bx	lr
 8004ee8:	40023800 	.word	0x40023800
 8004eec:	20000510 	.word	0x20000510

08004ef0 <getClockAPB1>:

//Funcion que retorna la velocidad de reloj entregada al bus APB1
uint8_t getClockAPB1(void)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b082      	sub	sp, #8
 8004ef4:	af00      	add	r7, sp, #0
	uint8_t clock = getConfigPLL();  	     //Obtenemos la velocidad de reloj del sistema
 8004ef6:	f7ff ffdf 	bl	8004eb8 <getConfigPLL>
 8004efa:	4603      	mov	r3, r0
 8004efc:	71bb      	strb	r3, [r7, #6]
	uint8_t clockAPB1 = 0;                   //Variable que guarda la velocidad de reloj entrante al bus APB1
 8004efe:	2300      	movs	r3, #0
 8004f00:	71fb      	strb	r3, [r7, #7]

	//verificamos si el preescaler de 4 estara activado deacuerdo a la frecuencia max del bus
	if(clock<50)
 8004f02:	79bb      	ldrb	r3, [r7, #6]
 8004f04:	2b31      	cmp	r3, #49	; 0x31
 8004f06:	d802      	bhi.n	8004f0e <getClockAPB1+0x1e>
	{
		clockAPB1 = clock;
 8004f08:	79bb      	ldrb	r3, [r7, #6]
 8004f0a:	71fb      	strb	r3, [r7, #7]
 8004f0c:	e002      	b.n	8004f14 <getClockAPB1+0x24>
	}
	else
	{
		clockAPB1 = clock/4;
 8004f0e:	79bb      	ldrb	r3, [r7, #6]
 8004f10:	089b      	lsrs	r3, r3, #2
 8004f12:	71fb      	strb	r3, [r7, #7]
	}
	return clockAPB1;
 8004f14:	79fb      	ldrb	r3, [r7, #7]
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3708      	adds	r7, #8
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
	...

08004f20 <configMCO2>:

//Funcion que selecciona la señal de reloj saliente del pin MCO1
void configMCO2(uint8_t value)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b083      	sub	sp, #12
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	4603      	mov	r3, r0
 8004f28:	71fb      	strb	r3, [r7, #7]
	RCC->CFGR &= ~(0b11<<RCC_CFGR_MCO2_Pos);
 8004f2a:	4b0a      	ldr	r3, [pc, #40]	; (8004f54 <configMCO2+0x34>)
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	4a09      	ldr	r2, [pc, #36]	; (8004f54 <configMCO2+0x34>)
 8004f30:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004f34:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= (value<<RCC_CFGR_MCO2_Pos);
 8004f36:	4b07      	ldr	r3, [pc, #28]	; (8004f54 <configMCO2+0x34>)
 8004f38:	689b      	ldr	r3, [r3, #8]
 8004f3a:	79fa      	ldrb	r2, [r7, #7]
 8004f3c:	0792      	lsls	r2, r2, #30
 8004f3e:	4611      	mov	r1, r2
 8004f40:	4a04      	ldr	r2, [pc, #16]	; (8004f54 <configMCO2+0x34>)
 8004f42:	430b      	orrs	r3, r1
 8004f44:	6093      	str	r3, [r2, #8]
}
 8004f46:	bf00      	nop
 8004f48:	370c      	adds	r7, #12
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop
 8004f54:	40023800 	.word	0x40023800

08004f58 <configMCO2PRE>:

//Funcion que selecciona la señal de reloj saliente del pin MCO1
void configMCO2PRE(uint8_t value)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	4603      	mov	r3, r0
 8004f60:	71fb      	strb	r3, [r7, #7]
	//Selecionamos el prescaler de acuerdo al valor definido
	switch (value){
 8004f62:	79fb      	ldrb	r3, [r7, #7]
 8004f64:	3b01      	subs	r3, #1
 8004f66:	2b04      	cmp	r3, #4
 8004f68:	d84b      	bhi.n	8005002 <configMCO2PRE+0xaa>
 8004f6a:	a201      	add	r2, pc, #4	; (adr r2, 8004f70 <configMCO2PRE+0x18>)
 8004f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f70:	08004f85 	.word	0x08004f85
 8004f74:	08004f9b 	.word	0x08004f9b
 8004f78:	08004fb5 	.word	0x08004fb5
 8004f7c:	08004fcf 	.word	0x08004fcf
 8004f80:	08004fe9 	.word	0x08004fe9
		case 1:
		{
			RCC->CFGR &= ~(0b111<<RCC_CFGR_MCO2PRE_Pos);
 8004f84:	4b23      	ldr	r3, [pc, #140]	; (8005014 <configMCO2PRE+0xbc>)
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	4a22      	ldr	r2, [pc, #136]	; (8005014 <configMCO2PRE+0xbc>)
 8004f8a:	f023 5360 	bic.w	r3, r3, #939524096	; 0x38000000
 8004f8e:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b000<<RCC_CFGR_MCO2PRE_Pos);
 8004f90:	4b20      	ldr	r3, [pc, #128]	; (8005014 <configMCO2PRE+0xbc>)
 8004f92:	4a20      	ldr	r2, [pc, #128]	; (8005014 <configMCO2PRE+0xbc>)
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	6093      	str	r3, [r2, #8]
			break;
 8004f98:	e035      	b.n	8005006 <configMCO2PRE+0xae>
		}
		case 2:
		{
			RCC->CFGR &= ~(0b111<<RCC_CFGR_MCO2PRE_Pos);
 8004f9a:	4b1e      	ldr	r3, [pc, #120]	; (8005014 <configMCO2PRE+0xbc>)
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	4a1d      	ldr	r2, [pc, #116]	; (8005014 <configMCO2PRE+0xbc>)
 8004fa0:	f023 5360 	bic.w	r3, r3, #939524096	; 0x38000000
 8004fa4:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100<<RCC_CFGR_MCO2PRE_Pos);
 8004fa6:	4b1b      	ldr	r3, [pc, #108]	; (8005014 <configMCO2PRE+0xbc>)
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	4a1a      	ldr	r2, [pc, #104]	; (8005014 <configMCO2PRE+0xbc>)
 8004fac:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004fb0:	6093      	str	r3, [r2, #8]
			break;
 8004fb2:	e028      	b.n	8005006 <configMCO2PRE+0xae>
		}
		case 3:
		{
			RCC->CFGR &= ~(0b111<<RCC_CFGR_MCO2PRE_Pos);
 8004fb4:	4b17      	ldr	r3, [pc, #92]	; (8005014 <configMCO2PRE+0xbc>)
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	4a16      	ldr	r2, [pc, #88]	; (8005014 <configMCO2PRE+0xbc>)
 8004fba:	f023 5360 	bic.w	r3, r3, #939524096	; 0x38000000
 8004fbe:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b101<<RCC_CFGR_MCO2PRE_Pos);
 8004fc0:	4b14      	ldr	r3, [pc, #80]	; (8005014 <configMCO2PRE+0xbc>)
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	4a13      	ldr	r2, [pc, #76]	; (8005014 <configMCO2PRE+0xbc>)
 8004fc6:	f043 5320 	orr.w	r3, r3, #671088640	; 0x28000000
 8004fca:	6093      	str	r3, [r2, #8]
			break;
 8004fcc:	e01b      	b.n	8005006 <configMCO2PRE+0xae>
		}
		case 4:
		{
			RCC->CFGR &= ~(0b111<<RCC_CFGR_MCO2PRE_Pos);
 8004fce:	4b11      	ldr	r3, [pc, #68]	; (8005014 <configMCO2PRE+0xbc>)
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	4a10      	ldr	r2, [pc, #64]	; (8005014 <configMCO2PRE+0xbc>)
 8004fd4:	f023 5360 	bic.w	r3, r3, #939524096	; 0x38000000
 8004fd8:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b110<<RCC_CFGR_MCO2PRE_Pos);
 8004fda:	4b0e      	ldr	r3, [pc, #56]	; (8005014 <configMCO2PRE+0xbc>)
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	4a0d      	ldr	r2, [pc, #52]	; (8005014 <configMCO2PRE+0xbc>)
 8004fe0:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 8004fe4:	6093      	str	r3, [r2, #8]
			break;
 8004fe6:	e00e      	b.n	8005006 <configMCO2PRE+0xae>
		}
		case 5:
		{
			RCC->CFGR &= ~(0b111<<RCC_CFGR_MCO2PRE_Pos);
 8004fe8:	4b0a      	ldr	r3, [pc, #40]	; (8005014 <configMCO2PRE+0xbc>)
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	4a09      	ldr	r2, [pc, #36]	; (8005014 <configMCO2PRE+0xbc>)
 8004fee:	f023 5360 	bic.w	r3, r3, #939524096	; 0x38000000
 8004ff2:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b111<<RCC_CFGR_MCO2PRE_Pos);
 8004ff4:	4b07      	ldr	r3, [pc, #28]	; (8005014 <configMCO2PRE+0xbc>)
 8004ff6:	689b      	ldr	r3, [r3, #8]
 8004ff8:	4a06      	ldr	r2, [pc, #24]	; (8005014 <configMCO2PRE+0xbc>)
 8004ffa:	f043 5360 	orr.w	r3, r3, #939524096	; 0x38000000
 8004ffe:	6093      	str	r3, [r2, #8]
			break;
 8005000:	e001      	b.n	8005006 <configMCO2PRE+0xae>
		}
		default:
		{
			__NOP();
 8005002:	bf00      	nop
			break;
 8005004:	bf00      	nop
		}
	}

}
 8005006:	bf00      	nop
 8005008:	370c      	adds	r7, #12
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr
 8005012:	bf00      	nop
 8005014:	40023800 	.word	0x40023800

08005018 <pwm_Config>:

#include <PwmDriver.h>
#include <PLLDriver.h>

void pwm_Config(PWM_Handler_t *prtPwmHandler)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b082      	sub	sp, #8
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
	//---------------------------1) Activamos la señal de reloj al periferico----------------------------------
	//Registro: APB1ENR

	//Verificamos para TIM2
	if(prtPwmHandler->ptrTIMx==TIM2)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005028:	d106      	bne.n	8005038 <pwm_Config+0x20>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		* del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 800502a:	4b81      	ldr	r3, [pc, #516]	; (8005230 <pwm_Config+0x218>)
 800502c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800502e:	4a80      	ldr	r2, [pc, #512]	; (8005230 <pwm_Config+0x218>)
 8005030:	f043 0301 	orr.w	r3, r3, #1
 8005034:	6413      	str	r3, [r2, #64]	; 0x40
 8005036:	e024      	b.n	8005082 <pwm_Config+0x6a>

	}
	//Verificamos para TIM3
	else if(prtPwmHandler->ptrTIMx==TIM3)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	4a7d      	ldr	r2, [pc, #500]	; (8005234 <pwm_Config+0x21c>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d106      	bne.n	8005050 <pwm_Config+0x38>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8005042:	4b7b      	ldr	r3, [pc, #492]	; (8005230 <pwm_Config+0x218>)
 8005044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005046:	4a7a      	ldr	r2, [pc, #488]	; (8005230 <pwm_Config+0x218>)
 8005048:	f043 0302 	orr.w	r3, r3, #2
 800504c:	6413      	str	r3, [r2, #64]	; 0x40
 800504e:	e018      	b.n	8005082 <pwm_Config+0x6a>

	}
	//Verificamos para TIM4
	else if(prtPwmHandler->ptrTIMx==TIM4)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	4a78      	ldr	r2, [pc, #480]	; (8005238 <pwm_Config+0x220>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d106      	bne.n	8005068 <pwm_Config+0x50>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 800505a:	4b75      	ldr	r3, [pc, #468]	; (8005230 <pwm_Config+0x218>)
 800505c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505e:	4a74      	ldr	r2, [pc, #464]	; (8005230 <pwm_Config+0x218>)
 8005060:	f043 0304 	orr.w	r3, r3, #4
 8005064:	6413      	str	r3, [r2, #64]	; 0x40
 8005066:	e00c      	b.n	8005082 <pwm_Config+0x6a>

	}
	//Verificamos para TIM5
	else if(prtPwmHandler->ptrTIMx==TIM5)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	4a73      	ldr	r2, [pc, #460]	; (800523c <pwm_Config+0x224>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d106      	bne.n	8005080 <pwm_Config+0x68>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8005072:	4b6f      	ldr	r3, [pc, #444]	; (8005230 <pwm_Config+0x218>)
 8005074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005076:	4a6e      	ldr	r2, [pc, #440]	; (8005230 <pwm_Config+0x218>)
 8005078:	f043 0308 	orr.w	r3, r3, #8
 800507c:	6413      	str	r3, [r2, #64]	; 0x40
 800507e:	e000      	b.n	8005082 <pwm_Config+0x6a>

	}
	else
	{
		__NOP();
 8005080:	bf00      	nop
	}

	//---------------------------2) Cargamos el valor del dutty------------------------------------
	//Registro: CCRx

	setDuttyCycle(prtPwmHandler);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 fa4c 	bl	8005520 <setDuttyCycle>

	//---------------------------3) Configuracion del CCMRx------------------------------------------
	//Registro: CCMRx

	switch(prtPwmHandler->config.channel)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	781b      	ldrb	r3, [r3, #0]
 800508c:	2b03      	cmp	r3, #3
 800508e:	f200 8118 	bhi.w	80052c2 <pwm_Config+0x2aa>
 8005092:	a201      	add	r2, pc, #4	; (adr r2, 8005098 <pwm_Config+0x80>)
 8005094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005098:	080050a9 	.word	0x080050a9
 800509c:	0800512b 	.word	0x0800512b
 80050a0:	080051ad 	.word	0x080051ad
 80050a4:	08005241 	.word	0x08005241
	{
	//Configuracion del CCMR1_Channel 1
	case PWM_CHANNEL_1:
	{
		//Selecionamos el canal como salida
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_CC1S;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	699a      	ldr	r2, [r3, #24]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	f022 0203 	bic.w	r2, r2, #3
 80050b6:	619a      	str	r2, [r3, #24]
		//configuramos el canal como PWM
		prtPwmHandler->ptrTIMx->CCMR1 &= ~(0b111<<TIM_CCMR1_OC1M_Pos);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	699a      	ldr	r2, [r3, #24]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80050c6:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= (0b110<<TIM_CCMR1_OC1M_Pos);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	699a      	ldr	r2, [r3, #24]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80050d6:	619a      	str	r2, [r3, #24]
		//Activamos la funcionalidad de pre-load
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC1PE;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	699a      	ldr	r2, [r3, #24]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	f022 0208 	bic.w	r2, r2, #8
 80050e6:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC1PE;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	689b      	ldr	r3, [r3, #8]
 80050ec:	699a      	ldr	r2, [r3, #24]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	f042 0208 	orr.w	r2, r2, #8
 80050f6:	619a      	str	r2, [r3, #24]
		//Configuracion adicional
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	699a      	ldr	r2, [r3, #24]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	f022 0204 	bic.w	r2, r2, #4
 8005106:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC1FE;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	699a      	ldr	r2, [r3, #24]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	f042 0204 	orr.w	r2, r2, #4
 8005116:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC1CE;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	699a      	ldr	r2, [r3, #24]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005126:	619a      	str	r2, [r3, #24]

		break;
 8005128:	e0cc      	b.n	80052c4 <pwm_Config+0x2ac>
	}
	//Configuracion del CCMR1_Channel 2
	case PWM_CHANNEL_2:
	{
		//Selecionamos el canal como salida
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_CC1S;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	699a      	ldr	r2, [r3, #24]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	f022 0203 	bic.w	r2, r2, #3
 8005138:	619a      	str	r2, [r3, #24]
		//configuramos el canal como PWM
		prtPwmHandler->ptrTIMx->CCMR1 &= ~(0b111<<TIM_CCMR1_OC2M_Pos);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	699a      	ldr	r2, [r3, #24]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8005148:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= (0b110<<TIM_CCMR1_OC2M_Pos);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	699a      	ldr	r2, [r3, #24]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8005158:	619a      	str	r2, [r3, #24]
		//Activamos la funcionalidad de pre-load
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC2PE;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	699a      	ldr	r2, [r3, #24]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005168:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC2PE;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	699a      	ldr	r2, [r3, #24]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005178:	619a      	str	r2, [r3, #24]
		//Configuracion adicional
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	699a      	ldr	r2, [r3, #24]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005188:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC2FE;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	699a      	ldr	r2, [r3, #24]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005198:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC2CE;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	699a      	ldr	r2, [r3, #24]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	689b      	ldr	r3, [r3, #8]
 80051a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80051a8:	619a      	str	r2, [r3, #24]

		break;
 80051aa:	e08b      	b.n	80052c4 <pwm_Config+0x2ac>
	}
	//Configuracion del CCMR2_Channel 3
	case PWM_CHANNEL_3:
	{
		//Selecionamos el canal como salida
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_CC3S;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	69da      	ldr	r2, [r3, #28]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	f022 0203 	bic.w	r2, r2, #3
 80051ba:	61da      	str	r2, [r3, #28]
		//configuramos el canal como PWM
		prtPwmHandler->ptrTIMx->CCMR2 &= ~(0b111<<TIM_CCMR2_OC3M_Pos);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	69da      	ldr	r2, [r3, #28]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80051ca:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= (0b110<<TIM_CCMR2_OC3M_Pos);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	69da      	ldr	r2, [r3, #28]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80051da:	61da      	str	r2, [r3, #28]
		//Activamos la funcionalidad de pre-load
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC3PE;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	69da      	ldr	r2, [r3, #28]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	f022 0208 	bic.w	r2, r2, #8
 80051ea:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC3PE;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	69da      	ldr	r2, [r3, #28]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	f042 0208 	orr.w	r2, r2, #8
 80051fa:	61da      	str	r2, [r3, #28]
		//Configuracion adicional
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	69da      	ldr	r2, [r3, #28]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	f022 0204 	bic.w	r2, r2, #4
 800520a:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC3FE;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	69da      	ldr	r2, [r3, #28]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	f042 0204 	orr.w	r2, r2, #4
 800521a:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC3CE;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	69da      	ldr	r2, [r3, #28]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800522a:	61da      	str	r2, [r3, #28]

		break;
 800522c:	e04a      	b.n	80052c4 <pwm_Config+0x2ac>
 800522e:	bf00      	nop
 8005230:	40023800 	.word	0x40023800
 8005234:	40000400 	.word	0x40000400
 8005238:	40000800 	.word	0x40000800
 800523c:	40000c00 	.word	0x40000c00
	}
	//Configuracion del CCMR2_Channel 4
	case PWM_CHANNEL_4:
	{
		//Selecionamos el canal como salida
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_CC4S;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	69da      	ldr	r2, [r3, #28]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800524e:	61da      	str	r2, [r3, #28]
		//configuramos el canal como PWM
		prtPwmHandler->ptrTIMx->CCMR2 &= ~(0b111<<TIM_CCMR2_OC4M_Pos);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	69da      	ldr	r2, [r3, #28]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800525e:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= (0b110<<TIM_CCMR2_OC4M_Pos);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	69da      	ldr	r2, [r3, #28]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 800526e:	61da      	str	r2, [r3, #28]
		//Activamos la funcionalidad de pre-load
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC4PE;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	69da      	ldr	r2, [r3, #28]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800527e:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC4PE;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	69da      	ldr	r2, [r3, #28]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800528e:	61da      	str	r2, [r3, #28]
		//Configuracion adicional
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	69da      	ldr	r2, [r3, #28]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800529e:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC4FE;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	69da      	ldr	r2, [r3, #28]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80052ae:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC4CE;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	69da      	ldr	r2, [r3, #28]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80052be:	61da      	str	r2, [r3, #28]

		break;
 80052c0:	e000      	b.n	80052c4 <pwm_Config+0x2ac>
	}
	default:
	{
		break;
 80052c2:	bf00      	nop
	}

	//---------------------------4) Definicion de la polaridad------------------------------------------
	//Registro: CCER

	statusPolarityPWM(prtPwmHandler, prtPwmHandler->config.polarity);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	791b      	ldrb	r3, [r3, #4]
 80052c8:	4619      	mov	r1, r3
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f000 f896 	bl	80053fc <statusPolarityPWM>

}
 80052d0:	bf00      	nop
 80052d2:	3708      	adds	r7, #8
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}

080052d8 <statusInOutPWM>:

//Activamos o desactivamos la señal PWM
void statusInOutPWM(PWM_Handler_t *prtPwmHandler, uint8_t status)
{
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
 80052e0:	460b      	mov	r3, r1
 80052e2:	70fb      	strb	r3, [r7, #3]
	switch(prtPwmHandler->config.channel)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	781b      	ldrb	r3, [r3, #0]
 80052e8:	2b03      	cmp	r3, #3
 80052ea:	d87f      	bhi.n	80053ec <statusInOutPWM+0x114>
 80052ec:	a201      	add	r2, pc, #4	; (adr r2, 80052f4 <statusInOutPWM+0x1c>)
 80052ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052f2:	bf00      	nop
 80052f4:	08005305 	.word	0x08005305
 80052f8:	0800533f 	.word	0x0800533f
 80052fc:	08005379 	.word	0x08005379
 8005300:	080053b3 	.word	0x080053b3
	{
	//Activamos el Canal 1
	case PWM_CHANNEL_1:
	{
		if (status==CHANNEL_ENABLE)
 8005304:	78fb      	ldrb	r3, [r7, #3]
 8005306:	2b01      	cmp	r3, #1
 8005308:	d110      	bne.n	800532c <statusInOutPWM+0x54>
		{
			//Activamos el canal 1
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1E;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	6a1a      	ldr	r2, [r3, #32]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	f022 0201 	bic.w	r2, r2, #1
 8005318:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC1E;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	6a1a      	ldr	r2, [r3, #32]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	f042 0201 	orr.w	r2, r2, #1
 8005328:	621a      	str	r2, [r3, #32]
		else
		{
			//Desactivamos el canal 1
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1E;
		}
		break;
 800532a:	e060      	b.n	80053ee <statusInOutPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1E;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	6a1a      	ldr	r2, [r3, #32]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	f022 0201 	bic.w	r2, r2, #1
 800533a:	621a      	str	r2, [r3, #32]
		break;
 800533c:	e057      	b.n	80053ee <statusInOutPWM+0x116>
	}
	//Activamos el Canal 2
	case PWM_CHANNEL_2:
	{
		if (status==CHANNEL_ENABLE)
 800533e:	78fb      	ldrb	r3, [r7, #3]
 8005340:	2b01      	cmp	r3, #1
 8005342:	d110      	bne.n	8005366 <statusInOutPWM+0x8e>
		{
			//Activamos el canal 2
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2E;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	6a1a      	ldr	r2, [r3, #32]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	f022 0210 	bic.w	r2, r2, #16
 8005352:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC2E;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	6a1a      	ldr	r2, [r3, #32]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	689b      	ldr	r3, [r3, #8]
 800535e:	f042 0210 	orr.w	r2, r2, #16
 8005362:	621a      	str	r2, [r3, #32]
		else
		{
			//Desactivamos el canal 2
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2E;
		}
		break;
 8005364:	e043      	b.n	80053ee <statusInOutPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2E;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	6a1a      	ldr	r2, [r3, #32]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	f022 0210 	bic.w	r2, r2, #16
 8005374:	621a      	str	r2, [r3, #32]
		break;
 8005376:	e03a      	b.n	80053ee <statusInOutPWM+0x116>
	}
	//Activamos el Canal 3
	case PWM_CHANNEL_3:
	{
		if (status==CHANNEL_ENABLE)
 8005378:	78fb      	ldrb	r3, [r7, #3]
 800537a:	2b01      	cmp	r3, #1
 800537c:	d110      	bne.n	80053a0 <statusInOutPWM+0xc8>
		{
			//Activamos el canal 3
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3E;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	6a1a      	ldr	r2, [r3, #32]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800538c:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC3E;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	6a1a      	ldr	r2, [r3, #32]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800539c:	621a      	str	r2, [r3, #32]
		else
		{
			//Desactivamos el canal 3
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3E;
		}
		break;
 800539e:	e026      	b.n	80053ee <statusInOutPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3E;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	6a1a      	ldr	r2, [r3, #32]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80053ae:	621a      	str	r2, [r3, #32]
		break;
 80053b0:	e01d      	b.n	80053ee <statusInOutPWM+0x116>
	}
	//Activamos el Canal 4
	case PWM_CHANNEL_4:
	{
		if (status==CHANNEL_ENABLE)
 80053b2:	78fb      	ldrb	r3, [r7, #3]
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d110      	bne.n	80053da <statusInOutPWM+0x102>
		{
			//Activamos el canal 4
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4E;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	6a1a      	ldr	r2, [r3, #32]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80053c6:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC4E;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	6a1a      	ldr	r2, [r3, #32]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80053d6:	621a      	str	r2, [r3, #32]
		else
		{
			//Desactivamos el canal 4
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4E;
		}
		break;
 80053d8:	e009      	b.n	80053ee <statusInOutPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4E;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	6a1a      	ldr	r2, [r3, #32]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80053e8:	621a      	str	r2, [r3, #32]
		break;
 80053ea:	e000      	b.n	80053ee <statusInOutPWM+0x116>
	}
	default:
	{
		break;
 80053ec:	bf00      	nop
	}
	}
}
 80053ee:	bf00      	nop
 80053f0:	370c      	adds	r7, #12
 80053f2:	46bd      	mov	sp, r7
 80053f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f8:	4770      	bx	lr
 80053fa:	bf00      	nop

080053fc <statusPolarityPWM>:


void statusPolarityPWM(PWM_Handler_t *prtPwmHandler, uint8_t status)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b083      	sub	sp, #12
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	460b      	mov	r3, r1
 8005406:	70fb      	strb	r3, [r7, #3]
	switch(prtPwmHandler->config.channel)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	781b      	ldrb	r3, [r3, #0]
 800540c:	2b03      	cmp	r3, #3
 800540e:	d87f      	bhi.n	8005510 <statusPolarityPWM+0x114>
 8005410:	a201      	add	r2, pc, #4	; (adr r2, 8005418 <statusPolarityPWM+0x1c>)
 8005412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005416:	bf00      	nop
 8005418:	08005429 	.word	0x08005429
 800541c:	08005463 	.word	0x08005463
 8005420:	0800549d 	.word	0x0800549d
 8005424:	080054d7 	.word	0x080054d7
	{
	//Definimos la polaridad del Canal 1
	case PWM_CHANNEL_1:
	{
		if (status==POLARITY_LOW)
 8005428:	78fb      	ldrb	r3, [r7, #3]
 800542a:	2b01      	cmp	r3, #1
 800542c:	d110      	bne.n	8005450 <statusPolarityPWM+0x54>
		{
			//Polaridad low del canal 1
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1P;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	6a1a      	ldr	r2, [r3, #32]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	f022 0202 	bic.w	r2, r2, #2
 800543c:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC1P;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	6a1a      	ldr	r2, [r3, #32]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	f042 0202 	orr.w	r2, r2, #2
 800544c:	621a      	str	r2, [r3, #32]
		else
		{
			//Polaridad high del canal 1
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1P;
		}
		break;
 800544e:	e060      	b.n	8005512 <statusPolarityPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1P;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	6a1a      	ldr	r2, [r3, #32]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	f022 0202 	bic.w	r2, r2, #2
 800545e:	621a      	str	r2, [r3, #32]
		break;
 8005460:	e057      	b.n	8005512 <statusPolarityPWM+0x116>
	}
	//Definimos la polaridad del Canal 2
	case PWM_CHANNEL_2:
	{
		if (status==POLARITY_LOW)
 8005462:	78fb      	ldrb	r3, [r7, #3]
 8005464:	2b01      	cmp	r3, #1
 8005466:	d110      	bne.n	800548a <statusPolarityPWM+0x8e>
		{
			//Polaridad low del canal 2
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2P;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	6a1a      	ldr	r2, [r3, #32]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	f022 0220 	bic.w	r2, r2, #32
 8005476:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC2P;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	689b      	ldr	r3, [r3, #8]
 800547c:	6a1a      	ldr	r2, [r3, #32]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	f042 0220 	orr.w	r2, r2, #32
 8005486:	621a      	str	r2, [r3, #32]
		else
		{
			//Polaridad high del canal 2
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2P;
		}
		break;
 8005488:	e043      	b.n	8005512 <statusPolarityPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2P;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	6a1a      	ldr	r2, [r3, #32]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	f022 0220 	bic.w	r2, r2, #32
 8005498:	621a      	str	r2, [r3, #32]
		break;
 800549a:	e03a      	b.n	8005512 <statusPolarityPWM+0x116>
	}
	//Definimos la polaridad del Canal 3
	case PWM_CHANNEL_3:
	{
		if (status==POLARITY_LOW)
 800549c:	78fb      	ldrb	r3, [r7, #3]
 800549e:	2b01      	cmp	r3, #1
 80054a0:	d110      	bne.n	80054c4 <statusPolarityPWM+0xc8>
		{
			//Polaridad low del canal 3
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3P;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	6a1a      	ldr	r2, [r3, #32]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80054b0:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC3P;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	6a1a      	ldr	r2, [r3, #32]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054c0:	621a      	str	r2, [r3, #32]
		else
		{
			//Polaridad high del canal 3
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3P;
		}
		break;
 80054c2:	e026      	b.n	8005512 <statusPolarityPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3P;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	6a1a      	ldr	r2, [r3, #32]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80054d2:	621a      	str	r2, [r3, #32]
		break;
 80054d4:	e01d      	b.n	8005512 <statusPolarityPWM+0x116>
	}
	//Definimos la polaridad del Canal 4
	case PWM_CHANNEL_4:
	{
		if (status==POLARITY_LOW)
 80054d6:	78fb      	ldrb	r3, [r7, #3]
 80054d8:	2b01      	cmp	r3, #1
 80054da:	d110      	bne.n	80054fe <statusPolarityPWM+0x102>
		{
			//Polaridad low del canal 4
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4P;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	6a1a      	ldr	r2, [r3, #32]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80054ea:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC4P;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	6a1a      	ldr	r2, [r3, #32]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80054fa:	621a      	str	r2, [r3, #32]
		else
		{
			//Polaridad high del canal 4
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4P;
		}
		break;
 80054fc:	e009      	b.n	8005512 <statusPolarityPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4P;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	6a1a      	ldr	r2, [r3, #32]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800550c:	621a      	str	r2, [r3, #32]
		break;
 800550e:	e000      	b.n	8005512 <statusPolarityPWM+0x116>
	}
	default:
	{
		break;
 8005510:	bf00      	nop
	}
	}

}
 8005512:	bf00      	nop
 8005514:	370c      	adds	r7, #12
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr
 800551e:	bf00      	nop

08005520 <setDuttyCycle>:

//Configuracion del DuttyCicle
void setDuttyCycle(PWM_Handler_t *prtPwmHandler)
{
 8005520:	b480      	push	{r7}
 8005522:	b083      	sub	sp, #12
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
	//Selecionamos el canal para configurar el dutty
	switch(prtPwmHandler->config.channel)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	781b      	ldrb	r3, [r3, #0]
 800552c:	2b03      	cmp	r3, #3
 800552e:	d823      	bhi.n	8005578 <setDuttyCycle+0x58>
 8005530:	a201      	add	r2, pc, #4	; (adr r2, 8005538 <setDuttyCycle+0x18>)
 8005532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005536:	bf00      	nop
 8005538:	08005549 	.word	0x08005549
 800553c:	08005555 	.word	0x08005555
 8005540:	08005561 	.word	0x08005561
 8005544:	0800556d 	.word	0x0800556d
	{

	case PWM_CHANNEL_1:
	{
		prtPwmHandler->ptrTIMx->CCR1 = prtPwmHandler->config.duttyCicle;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	885a      	ldrh	r2, [r3, #2]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8005552:	e012      	b.n	800557a <setDuttyCycle+0x5a>
	}
	case PWM_CHANNEL_2:
	{
		prtPwmHandler->ptrTIMx->CCR2 = prtPwmHandler->config.duttyCicle;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	885a      	ldrh	r2, [r3, #2]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 800555e:	e00c      	b.n	800557a <setDuttyCycle+0x5a>
	}
	case PWM_CHANNEL_3:
	{
		prtPwmHandler->ptrTIMx->CCR3 = prtPwmHandler->config.duttyCicle;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	885a      	ldrh	r2, [r3, #2]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
 800556a:	e006      	b.n	800557a <setDuttyCycle+0x5a>
	}
	case PWM_CHANNEL_4:
	{
		prtPwmHandler->ptrTIMx->CCR4 = prtPwmHandler->config.duttyCicle;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	885a      	ldrh	r2, [r3, #2]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 8005576:	e000      	b.n	800557a <setDuttyCycle+0x5a>
	}
	default:
	{
		break;
 8005578:	bf00      	nop
	}
	}

}
 800557a:	bf00      	nop
 800557c:	370c      	adds	r7, #12
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr
 8005586:	bf00      	nop

08005588 <updateDuttyCyclePercentageFloat>:
	setDuttyCycle(prtPwmHandler);
}

//Actualizacion del Dutty con porcentaje decimal
void updateDuttyCyclePercentageFloat(PWM_Handler_t *prtPwmHandler, float newDuttyPercentage)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b082      	sub	sp, #8
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
 8005590:	ed87 0a00 	vstr	s0, [r7]
	//Establecemos el nuevo valor del duttycicle en la configuracion del PWM
	prtPwmHandler->config.duttyCicle = (uint16_t) ((prtPwmHandler->ptrTIMx->ARR)/100)*(newDuttyPercentage);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800559a:	4a0d      	ldr	r2, [pc, #52]	; (80055d0 <updateDuttyCyclePercentageFloat+0x48>)
 800559c:	fba2 2303 	umull	r2, r3, r2, r3
 80055a0:	095b      	lsrs	r3, r3, #5
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	ee07 3a90 	vmov	s15, r3
 80055a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80055ac:	edd7 7a00 	vldr	s15, [r7]
 80055b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055b8:	ee17 3a90 	vmov	r3, s15
 80055bc:	b29a      	uxth	r2, r3
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	805a      	strh	r2, [r3, #2]
	//Cargamos la nueva configuracion
	setDuttyCycle(prtPwmHandler);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f7ff ffac 	bl	8005520 <setDuttyCycle>
}
 80055c8:	bf00      	nop
 80055ca:	3708      	adds	r7, #8
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd80      	pop	{r7, pc}
 80055d0:	51eb851f 	.word	0x51eb851f

080055d4 <__NVIC_EnableIRQ>:
{
 80055d4:	b480      	push	{r7}
 80055d6:	b083      	sub	sp, #12
 80055d8:	af00      	add	r7, sp, #0
 80055da:	4603      	mov	r3, r0
 80055dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	db0b      	blt.n	80055fe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80055e6:	79fb      	ldrb	r3, [r7, #7]
 80055e8:	f003 021f 	and.w	r2, r3, #31
 80055ec:	4907      	ldr	r1, [pc, #28]	; (800560c <__NVIC_EnableIRQ+0x38>)
 80055ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055f2:	095b      	lsrs	r3, r3, #5
 80055f4:	2001      	movs	r0, #1
 80055f6:	fa00 f202 	lsl.w	r2, r0, r2
 80055fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80055fe:	bf00      	nop
 8005600:	370c      	adds	r7, #12
 8005602:	46bd      	mov	sp, r7
 8005604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005608:	4770      	bx	lr
 800560a:	bf00      	nop
 800560c:	e000e100 	.word	0xe000e100

08005610 <config_SysTick_ms>:
uint64_t ticks_start = 0;
uint64_t ticks_counting = 0;

//Funcion para la configurar del Systick
void config_SysTick_ms(void)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b082      	sub	sp, #8
 8005614:	af00      	add	r7, sp, #0
	//Reiniciamos el valor de la variable que cuenta el tiempo
	ticks = 0;
 8005616:	4919      	ldr	r1, [pc, #100]	; (800567c <config_SysTick_ms+0x6c>)
 8005618:	f04f 0200 	mov.w	r2, #0
 800561c:	f04f 0300 	mov.w	r3, #0
 8005620:	e9c1 2300 	strd	r2, r3, [r1]

	/*Cargamos el valor del limite de incrementos que representa 1ms
	 * Depende de la señal de reloj interno del MCU
	 */

	uint8_t clock = getConfigPLL();  	     //Obtenemos la velocidad de reloj del sistema
 8005624:	f7ff fc48 	bl	8004eb8 <getConfigPLL>
 8005628:	4603      	mov	r3, r0
 800562a:	71fb      	strb	r3, [r7, #7]
	SysTick->LOAD = clock*1000;              //Cargamos el valor correspondiente a 1 ms
 800562c:	79fb      	ldrb	r3, [r7, #7]
 800562e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005632:	fb03 f202 	mul.w	r2, r3, r2
 8005636:	4b12      	ldr	r3, [pc, #72]	; (8005680 <config_SysTick_ms+0x70>)
 8005638:	605a      	str	r2, [r3, #4]
//		break;
//	}
//	}

	//Limpiamos el valor actual del Systick
	SysTick->VAL = 0;
 800563a:	4b11      	ldr	r3, [pc, #68]	; (8005680 <config_SysTick_ms+0x70>)
 800563c:	2200      	movs	r2, #0
 800563e:	609a      	str	r2, [r3, #8]

	//Configuramos el relog interno como el reloj para el timer
	SysTick->CTRL |= SysTick_CTRL_CLKSOURCE_Msk;
 8005640:	4b0f      	ldr	r3, [pc, #60]	; (8005680 <config_SysTick_ms+0x70>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a0e      	ldr	r2, [pc, #56]	; (8005680 <config_SysTick_ms+0x70>)
 8005646:	f043 0304 	orr.w	r3, r3, #4
 800564a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800564c:	b672      	cpsid	i
}
 800564e:	bf00      	nop
	//Desactivamos las interrupciones globales

	__disable_irq();

	//Matriculamos la interrupcion en el NVIC
	NVIC_EnableIRQ(SysTick_IRQn);
 8005650:	f04f 30ff 	mov.w	r0, #4294967295
 8005654:	f7ff ffbe 	bl	80055d4 <__NVIC_EnableIRQ>
	//Activamos la interrupcion debido al conteo a cero del SysTick
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;
 8005658:	4b09      	ldr	r3, [pc, #36]	; (8005680 <config_SysTick_ms+0x70>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a08      	ldr	r2, [pc, #32]	; (8005680 <config_SysTick_ms+0x70>)
 800565e:	f043 0302 	orr.w	r3, r3, #2
 8005662:	6013      	str	r3, [r2, #0]
	//Actimos el timer
	SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
 8005664:	4b06      	ldr	r3, [pc, #24]	; (8005680 <config_SysTick_ms+0x70>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a05      	ldr	r2, [pc, #20]	; (8005680 <config_SysTick_ms+0x70>)
 800566a:	f043 0301 	orr.w	r3, r3, #1
 800566e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005670:	b662      	cpsie	i
}
 8005672:	bf00      	nop
	//Activamos las interrupciones globales
	__enable_irq();

}
 8005674:	bf00      	nop
 8005676:	3708      	adds	r7, #8
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}
 800567c:	20000518 	.word	0x20000518
 8005680:	e000e010 	.word	0xe000e010

08005684 <getTicksMs>:

//Funcion que retorna el tiempo en ms transcurrido desde que que inicio el SysTick
uint64_t getTicksMs(void)
{
 8005684:	b480      	push	{r7}
 8005686:	af00      	add	r7, sp, #0
	return ticks;
 8005688:	4b04      	ldr	r3, [pc, #16]	; (800569c <getTicksMs+0x18>)
 800568a:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 800568e:	4610      	mov	r0, r2
 8005690:	4619      	mov	r1, r3
 8005692:	46bd      	mov	sp, r7
 8005694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005698:	4770      	bx	lr
 800569a:	bf00      	nop
 800569c:	20000518 	.word	0x20000518

080056a0 <delay_ms>:

//Funcion que genera un delay de ms
void delay_ms(uint32_t wait_time_ms)
{
 80056a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80056a4:	b082      	sub	sp, #8
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
	//Guardamos el valor de ticks transcurridos hasta el momento
	ticks_start = getTicksMs();
 80056aa:	f7ff ffeb 	bl	8005684 <getTicksMs>
 80056ae:	4602      	mov	r2, r0
 80056b0:	460b      	mov	r3, r1
 80056b2:	4914      	ldr	r1, [pc, #80]	; (8005704 <delay_ms+0x64>)
 80056b4:	e9c1 2300 	strd	r2, r3, [r1]
	//Guardamos tambien el valor de ticks transcurridos hasta el momento en una nueva variable
	ticks_counting = getTicksMs();
 80056b8:	f7ff ffe4 	bl	8005684 <getTicksMs>
 80056bc:	4602      	mov	r2, r0
 80056be:	460b      	mov	r3, r1
 80056c0:	4911      	ldr	r1, [pc, #68]	; (8005708 <delay_ms+0x68>)
 80056c2:	e9c1 2300 	strd	r2, r3, [r1]

	//Realizamos un while que espera que se cumpla el tiempo asignado
	while(ticks_counting<(ticks_start+(uint64_t)wait_time_ms))
 80056c6:	e006      	b.n	80056d6 <delay_ms+0x36>
	{
		//Actualizamos el valor
		ticks_counting = getTicksMs();
 80056c8:	f7ff ffdc 	bl	8005684 <getTicksMs>
 80056cc:	4602      	mov	r2, r0
 80056ce:	460b      	mov	r3, r1
 80056d0:	490d      	ldr	r1, [pc, #52]	; (8005708 <delay_ms+0x68>)
 80056d2:	e9c1 2300 	strd	r2, r3, [r1]
	while(ticks_counting<(ticks_start+(uint64_t)wait_time_ms))
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	4698      	mov	r8, r3
 80056dc:	4691      	mov	r9, r2
 80056de:	4b09      	ldr	r3, [pc, #36]	; (8005704 <delay_ms+0x64>)
 80056e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e4:	eb18 0402 	adds.w	r4, r8, r2
 80056e8:	eb49 0503 	adc.w	r5, r9, r3
 80056ec:	4b06      	ldr	r3, [pc, #24]	; (8005708 <delay_ms+0x68>)
 80056ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f2:	42a2      	cmp	r2, r4
 80056f4:	41ab      	sbcs	r3, r5
 80056f6:	d3e7      	bcc.n	80056c8 <delay_ms+0x28>
	}
}
 80056f8:	bf00      	nop
 80056fa:	bf00      	nop
 80056fc:	3708      	adds	r7, #8
 80056fe:	46bd      	mov	sp, r7
 8005700:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005704:	20000520 	.word	0x20000520
 8005708:	20000528 	.word	0x20000528

0800570c <SysTick_Handler>:

/* Cuando se produce una interrupcion en el NVIC debido SysTick, apuntara a esta
 * funcion en el vector de interrupciones
 */
void SysTick_Handler(void)
{
 800570c:	b480      	push	{r7}
 800570e:	af00      	add	r7, sp, #0
	//Verificamos que la interrupcion se lance
	if(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)
 8005710:	4b0c      	ldr	r3, [pc, #48]	; (8005744 <SysTick_Handler+0x38>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005718:	2b00      	cmp	r3, #0
 800571a:	d00e      	beq.n	800573a <SysTick_Handler+0x2e>
	{
		//Limpiamos la bandera
		SysTick->CTRL &= ~ SysTick_CTRL_COUNTFLAG_Msk;
 800571c:	4b09      	ldr	r3, [pc, #36]	; (8005744 <SysTick_Handler+0x38>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a08      	ldr	r2, [pc, #32]	; (8005744 <SysTick_Handler+0x38>)
 8005722:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005726:	6013      	str	r3, [r2, #0]

		//Incrementamos en 1 el contador
		ticks++;
 8005728:	4b07      	ldr	r3, [pc, #28]	; (8005748 <SysTick_Handler+0x3c>)
 800572a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800572e:	1c50      	adds	r0, r2, #1
 8005730:	f143 0100 	adc.w	r1, r3, #0
 8005734:	4b04      	ldr	r3, [pc, #16]	; (8005748 <SysTick_Handler+0x3c>)
 8005736:	e9c3 0100 	strd	r0, r1, [r3]
	}
}
 800573a:	bf00      	nop
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr
 8005744:	e000e010 	.word	0xe000e010
 8005748:	20000518 	.word	0x20000518

0800574c <__NVIC_EnableIRQ>:
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	4603      	mov	r3, r0
 8005754:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800575a:	2b00      	cmp	r3, #0
 800575c:	db0b      	blt.n	8005776 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800575e:	79fb      	ldrb	r3, [r7, #7]
 8005760:	f003 021f 	and.w	r2, r3, #31
 8005764:	4907      	ldr	r1, [pc, #28]	; (8005784 <__NVIC_EnableIRQ+0x38>)
 8005766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800576a:	095b      	lsrs	r3, r3, #5
 800576c:	2001      	movs	r0, #1
 800576e:	fa00 f202 	lsl.w	r2, r0, r2
 8005772:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005776:	bf00      	nop
 8005778:	370c      	adds	r7, #12
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr
 8005782:	bf00      	nop
 8005784:	e000e100 	.word	0xe000e100

08005788 <USART_Config>:
uint8_t posChar = 0;                                 //Variable para recorrer el String
uint8_t typeWriteTXE = 0;                            //Variable que selecciona el tipo entre string y caracter

//Funcion para cargar la configuracion del periferico USART
void USART_Config(USART_Handler_t *ptrUsartHandler)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b084      	sub	sp, #16
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
	//---------------------------------1) Activamos el periferico------------------------------------------
	//Registro: APB1ENR
	//Registro: APB2ENR

	if(ptrUsartHandler->ptrUSARTx == USART1)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	4a8f      	ldr	r2, [pc, #572]	; (80059d4 <USART_Config+0x24c>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d107      	bne.n	80057aa <USART_Config+0x22>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB2ENR = RCC_APB2ENR_USART1EN;
 800579a:	4b8f      	ldr	r3, [pc, #572]	; (80059d8 <USART_Config+0x250>)
 800579c:	2210      	movs	r2, #16
 800579e:	645a      	str	r2, [r3, #68]	; 0x44
		//Guardamos una referencia al periferico que estamos utilizando
		ptrUSART1Used = ptrUsartHandler->ptrUSARTx;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	4a8d      	ldr	r2, [pc, #564]	; (80059dc <USART_Config+0x254>)
 80057a6:	6013      	str	r3, [r2, #0]
 80057a8:	e019      	b.n	80057de <USART_Config+0x56>
	}

	else if(ptrUsartHandler->ptrUSARTx == USART2)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	4a8c      	ldr	r2, [pc, #560]	; (80059e0 <USART_Config+0x258>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d108      	bne.n	80057c6 <USART_Config+0x3e>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR = RCC_APB1ENR_USART2EN;
 80057b4:	4b88      	ldr	r3, [pc, #544]	; (80059d8 <USART_Config+0x250>)
 80057b6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80057ba:	641a      	str	r2, [r3, #64]	; 0x40
		//Guardamos una referencia al periferico que estamos utilizando
		ptrUSART2Used = ptrUsartHandler->ptrUSARTx;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	4a88      	ldr	r2, [pc, #544]	; (80059e4 <USART_Config+0x25c>)
 80057c2:	6013      	str	r3, [r2, #0]
 80057c4:	e00b      	b.n	80057de <USART_Config+0x56>
	}

	else if(ptrUsartHandler->ptrUSARTx == USART6)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	689b      	ldr	r3, [r3, #8]
 80057ca:	4a87      	ldr	r2, [pc, #540]	; (80059e8 <USART_Config+0x260>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d106      	bne.n	80057de <USART_Config+0x56>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB2ENR = RCC_APB2ENR_USART6EN;
 80057d0:	4b81      	ldr	r3, [pc, #516]	; (80059d8 <USART_Config+0x250>)
 80057d2:	2220      	movs	r2, #32
 80057d4:	645a      	str	r2, [r3, #68]	; 0x44
		//Guardamos una referencia al periferico que estamos utilizando
		ptrUSART6Used = ptrUsartHandler->ptrUSARTx;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	4a84      	ldr	r2, [pc, #528]	; (80059ec <USART_Config+0x264>)
 80057dc:	6013      	str	r3, [r2, #0]

	//-------------------------------2) Limpieza de registros ------------------------------------------
	//Registro: CR1
	//Registro: CR2

	ptrUsartHandler->ptrUSARTx->CR1 = 0;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	2200      	movs	r2, #0
 80057e4:	60da      	str	r2, [r3, #12]
	ptrUsartHandler->ptrUSARTx->CR2 = 0;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	2200      	movs	r2, #0
 80057ec:	611a      	str	r2, [r3, #16]

	//-------------------------3) Configuracion del parity y tamaño de dato ------------------------------
	//Registro: CR1

	//Verificamos si la paridad esta activada
	if(ptrUsartHandler->USART_Config.USART_parity != USART_PARITY_NONE)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	789b      	ldrb	r3, [r3, #2]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d03d      	beq.n	8005872 <USART_Config+0xea>
	{
		//Activamos Parity control Enable PCE
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PCE;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	68da      	ldr	r2, [r3, #12]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005804:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PCE;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	68da      	ldr	r2, [r3, #12]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005814:	60da      	str	r2, [r3, #12]

		//Definimos un tamaño de datos de 9 bits M = 1
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_M;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	689b      	ldr	r3, [r3, #8]
 800581a:	68da      	ldr	r2, [r3, #12]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005824:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_M;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	68da      	ldr	r2, [r3, #12]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005834:	60da      	str	r2, [r3, #12]

		//Verificamos si se selecciona ODD o EVEN
		if(ptrUsartHandler->USART_Config.USART_parity == USART_PARITY_ODD)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	789b      	ldrb	r3, [r3, #2]
 800583a:	2b01      	cmp	r3, #1
 800583c:	d110      	bne.n	8005860 <USART_Config+0xd8>
		{
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PS;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	68da      	ldr	r2, [r3, #12]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800584c:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PS;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	68da      	ldr	r2, [r3, #12]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800585c:	60da      	str	r2, [r3, #12]
 800585e:	e018      	b.n	8005892 <USART_Config+0x10a>
		}
		else
		{
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PS;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	68da      	ldr	r2, [r3, #12]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800586e:	60da      	str	r2, [r3, #12]
 8005870:	e00f      	b.n	8005892 <USART_Config+0x10a>

	}
	else
	{
		//Desactivamos la Parity control Enable PCE
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PCE;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	68da      	ldr	r2, [r3, #12]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005880:	60da      	str	r2, [r3, #12]
		//Definimos un tamaño de datos de 8 bits M = 0
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_M;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	68da      	ldr	r2, [r3, #12]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005890:	60da      	str	r2, [r3, #12]

	//--------------------------------4) Configuracion del Stop bits--------------------------------------
	//Registro: CR2

	//Se verifica que stop bits se selecciono
	switch(ptrUsartHandler->USART_Config.USART_stopbits)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	78db      	ldrb	r3, [r3, #3]
 8005896:	2b03      	cmp	r3, #3
 8005898:	d84c      	bhi.n	8005934 <USART_Config+0x1ac>
 800589a:	a201      	add	r2, pc, #4	; (adr r2, 80058a0 <USART_Config+0x118>)
 800589c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058a0:	080058b1 	.word	0x080058b1
 80058a4:	080058cf 	.word	0x080058cf
 80058a8:	080058f1 	.word	0x080058f1
 80058ac:	08005913 	.word	0x08005913
	{
	//Para el 1 Stop bit se escribe 00
	case USART_STOPBIT_1:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	691a      	ldr	r2, [r3, #16]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80058be:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b00<<USART_CR2_STOP_Pos);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	689a      	ldr	r2, [r3, #8]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	6912      	ldr	r2, [r2, #16]
 80058ca:	611a      	str	r2, [r3, #16]
		break;
 80058cc:	e041      	b.n	8005952 <USART_Config+0x1ca>
	}
	//Para el 0.5 Stop bit se escribe 01
	case USART_STOPBIT_0_5:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	691a      	ldr	r2, [r3, #16]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80058dc:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b01<<USART_CR2_STOP_Pos);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	691a      	ldr	r2, [r3, #16]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80058ec:	611a      	str	r2, [r3, #16]
		break;
 80058ee:	e030      	b.n	8005952 <USART_Config+0x1ca>
	}
	//Para el 2 Stop bit se escribe 10
	case USART_STOPBIT_2:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	689b      	ldr	r3, [r3, #8]
 80058f4:	691a      	ldr	r2, [r3, #16]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80058fe:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b10<<USART_CR2_STOP_Pos);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	691a      	ldr	r2, [r3, #16]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800590e:	611a      	str	r2, [r3, #16]
		break;
 8005910:	e01f      	b.n	8005952 <USART_Config+0x1ca>
	}
	//Para el 1.5 Stop bit se escribe 11
	case USART_STOPBIT_1_5:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	691a      	ldr	r2, [r3, #16]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005920:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b11<<USART_CR2_STOP_Pos);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	691a      	ldr	r2, [r3, #16]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	689b      	ldr	r3, [r3, #8]
 800592c:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8005930:	611a      	str	r2, [r3, #16]
		break;
 8005932:	e00e      	b.n	8005952 <USART_Config+0x1ca>
	}
	//En caso por defecto selsccionamos un bit de paraba
	default:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	691a      	ldr	r2, [r3, #16]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	689b      	ldr	r3, [r3, #8]
 800593e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005942:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b00<<USART_CR2_STOP_Pos);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	689a      	ldr	r2, [r3, #8]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	6912      	ldr	r2, [r2, #16]
 800594e:	611a      	str	r2, [r3, #16]
		break;
 8005950:	bf00      	nop
	}

	//-------------------5) Configuracion del Baudrate(Velocidad de Trans o Rec)-------------------------
	//Registro: BRR       //Numero de 32 bits

	uint8_t clock = 0;
 8005952:	2300      	movs	r3, #0
 8005954:	73fb      	strb	r3, [r7, #15]

	if(ptrUsartHandler->ptrUSARTx == USART2)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	4a21      	ldr	r2, [pc, #132]	; (80059e0 <USART_Config+0x258>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d104      	bne.n	800596a <USART_Config+0x1e2>
	{
		clock = getClockAPB1();          //Guardamos la velocidad de reloj entregada al bus APB1
 8005960:	f7ff fac6 	bl	8004ef0 <getClockAPB1>
 8005964:	4603      	mov	r3, r0
 8005966:	73fb      	strb	r3, [r7, #15]
 8005968:	e003      	b.n	8005972 <USART_Config+0x1ea>
	}
	else
	{
		clock = getConfigPLL();	         //Guardamos la velocidad de reloj del sistema
 800596a:	f7ff faa5 	bl	8004eb8 <getConfigPLL>
 800596e:	4603      	mov	r3, r0
 8005970:	73fb      	strb	r3, [r7, #15]
	}

	//Verificamos el Baud Rate selecionado
	if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_9600)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	785b      	ldrb	r3, [r3, #1]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d10b      	bne.n	8005992 <USART_Config+0x20a>
	{
		//Se carga el valor de la velocidad en el registro
		ptrUsartHandler->ptrUSARTx->BRR = getValueBaudRate(clock, 9600);
 800597a:	7bfb      	ldrb	r3, [r7, #15]
 800597c:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 8005980:	4618      	mov	r0, r3
 8005982:	f000 f91f 	bl	8005bc4 <getValueBaudRate>
 8005986:	4603      	mov	r3, r0
 8005988:	461a      	mov	r2, r3
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	609a      	str	r2, [r3, #8]
 8005990:	e02f      	b.n	80059f2 <USART_Config+0x26a>
	}
	else if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_19200)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	785b      	ldrb	r3, [r3, #1]
 8005996:	2b01      	cmp	r3, #1
 8005998:	d10b      	bne.n	80059b2 <USART_Config+0x22a>
	{
		//Se carga el valor de la velocidad en el registro
		ptrUsartHandler->ptrUSARTx->BRR = getValueBaudRate(clock, 19200);
 800599a:	7bfb      	ldrb	r3, [r7, #15]
 800599c:	f44f 4196 	mov.w	r1, #19200	; 0x4b00
 80059a0:	4618      	mov	r0, r3
 80059a2:	f000 f90f 	bl	8005bc4 <getValueBaudRate>
 80059a6:	4603      	mov	r3, r0
 80059a8:	461a      	mov	r2, r3
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	609a      	str	r2, [r3, #8]
 80059b0:	e01f      	b.n	80059f2 <USART_Config+0x26a>
	}
	else if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_115200)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	785b      	ldrb	r3, [r3, #1]
 80059b6:	2b02      	cmp	r3, #2
 80059b8:	d11a      	bne.n	80059f0 <USART_Config+0x268>
		{
		//Se carga el valor de la velocidad en el registro
		ptrUsartHandler->ptrUSARTx->BRR = getValueBaudRate(clock, 115200);
 80059ba:	7bfb      	ldrb	r3, [r7, #15]
 80059bc:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80059c0:	4618      	mov	r0, r3
 80059c2:	f000 f8ff 	bl	8005bc4 <getValueBaudRate>
 80059c6:	4603      	mov	r3, r0
 80059c8:	461a      	mov	r2, r3
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	609a      	str	r2, [r3, #8]
 80059d0:	e00f      	b.n	80059f2 <USART_Config+0x26a>
 80059d2:	bf00      	nop
 80059d4:	40011000 	.word	0x40011000
 80059d8:	40023800 	.word	0x40023800
 80059dc:	20000530 	.word	0x20000530
 80059e0:	40004400 	.word	0x40004400
 80059e4:	20000534 	.word	0x20000534
 80059e8:	40011400 	.word	0x40011400
 80059ec:	20000538 	.word	0x20000538
	}
	else
	{
		__NOP();
 80059f0:	bf00      	nop
	//-------------------6) Configuramos el MODO-------------------------
	//Registro: CR1

	//MODOS: TX only, RX only, RXTX, disable

	switch(ptrUsartHandler->USART_Config.USART_mode)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	781b      	ldrb	r3, [r3, #0]
 80059f6:	2b03      	cmp	r3, #3
 80059f8:	d866      	bhi.n	8005ac8 <USART_Config+0x340>
 80059fa:	a201      	add	r2, pc, #4	; (adr r2, 8005a00 <USART_Config+0x278>)
 80059fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a00:	08005a11 	.word	0x08005a11
 8005a04:	08005a33 	.word	0x08005a33
 8005a08:	08005a55 	.word	0x08005a55
 8005a0c:	08005a97 	.word	0x08005a97
	{
	//Activamos la parte del sistema encargada de enviar
	case USART_MODE_TX :
	{
		//Activamos el Baud rate clock para la transmision
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	68da      	ldr	r2, [r3, #12]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	f022 0208 	bic.w	r2, r2, #8
 8005a1e:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TE;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	68da      	ldr	r2, [r3, #12]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	f042 0208 	orr.w	r2, r2, #8
 8005a2e:	60da      	str	r2, [r3, #12]

		break;
 8005a30:	e063      	b.n	8005afa <USART_Config+0x372>
	}
	//Activamos la parte del sistema encargada de recibir
	case USART_MODE_RX:
	{
		//Activamos el Baud rate clock para la recepcion
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	68da      	ldr	r2, [r3, #12]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	f022 0204 	bic.w	r2, r2, #4
 8005a40:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RE;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	68da      	ldr	r2, [r3, #12]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	f042 0204 	orr.w	r2, r2, #4
 8005a50:	60da      	str	r2, [r3, #12]

		break;
 8005a52:	e052      	b.n	8005afa <USART_Config+0x372>
	}
	//Activamos ambas  parte del sistema encargadas de enviar y recibir
	case USART_MODE_RXTX:
	{
		//Activamos el Baud rate clock para la transmision
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	68da      	ldr	r2, [r3, #12]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	689b      	ldr	r3, [r3, #8]
 8005a5e:	f022 0208 	bic.w	r2, r2, #8
 8005a62:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TE;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	68da      	ldr	r2, [r3, #12]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	f042 0208 	orr.w	r2, r2, #8
 8005a72:	60da      	str	r2, [r3, #12]
		//Activamos el Baud rate clock para la recepcion
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	68da      	ldr	r2, [r3, #12]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	f022 0204 	bic.w	r2, r2, #4
 8005a82:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RE;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	68da      	ldr	r2, [r3, #12]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	f042 0204 	orr.w	r2, r2, #4
 8005a92:	60da      	str	r2, [r3, #12]


		break;
 8005a94:	e031      	b.n	8005afa <USART_Config+0x372>
	}
	//Desativamos ambos canales
	case USART_MODE_DISABLE:
	{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	68da      	ldr	r2, [r3, #12]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005aa4:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	68da      	ldr	r2, [r3, #12]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	f022 0208 	bic.w	r2, r2, #8
 8005ab4:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	68da      	ldr	r2, [r3, #12]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	f022 0204 	bic.w	r2, r2, #4
 8005ac4:	60da      	str	r2, [r3, #12]
		break;
 8005ac6:	e018      	b.n	8005afa <USART_Config+0x372>
	}
	default:
	{
		//Actuando por defecto, desactivamos ambos canales
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	68da      	ldr	r2, [r3, #12]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ad6:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	68da      	ldr	r2, [r3, #12]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	f022 0208 	bic.w	r2, r2, #8
 8005ae6:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	68da      	ldr	r2, [r3, #12]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	f022 0204 	bic.w	r2, r2, #4
 8005af6:	60da      	str	r2, [r3, #12]
		break;
 8005af8:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 8005afa:	b672      	cpsid	i
}
 8005afc:	bf00      	nop

	//Desactivamos las interupciones globales
	__disable_irq();

	//Se selecciono la interrupcion para RX
	if(ptrUsartHandler->USART_Config.USART_enableIntRX ==  USART_RX_INTERRUP_ENABLE)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	791b      	ldrb	r3, [r3, #4]
 8005b02:	2b01      	cmp	r3, #1
 8005b04:	d110      	bne.n	8005b28 <USART_Config+0x3a0>
	{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RXNEIE;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	68da      	ldr	r2, [r3, #12]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	f022 0220 	bic.w	r2, r2, #32
 8005b14:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RXNEIE;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	68da      	ldr	r2, [r3, #12]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	f042 0220 	orr.w	r2, r2, #32
 8005b24:	60da      	str	r2, [r3, #12]
 8005b26:	e007      	b.n	8005b38 <USART_Config+0x3b0>
	}
	else
	{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RXNEIE;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	689b      	ldr	r3, [r3, #8]
 8005b2c:	68da      	ldr	r2, [r3, #12]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	f022 0220 	bic.w	r2, r2, #32
 8005b36:	60da      	str	r2, [r3, #12]
	}

	//Verificamos si se selecciono alguna interrupcion
	if(ptrUsartHandler->USART_Config.USART_enableIntRX ==  USART_RX_INTERRUP_ENABLE || ptrUsartHandler->USART_Config.USART_enableIntTX ==  USART_TX_INTERRUP_ENABLE)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	791b      	ldrb	r3, [r3, #4]
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	d003      	beq.n	8005b48 <USART_Config+0x3c0>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	795b      	ldrb	r3, [r3, #5]
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d11a      	bne.n	8005b7e <USART_Config+0x3f6>
	{
		//Matriculamos la interrupcion en el NVIC
		if(ptrUsartHandler->ptrUSARTx == USART1)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	4a1a      	ldr	r2, [pc, #104]	; (8005bb8 <USART_Config+0x430>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d103      	bne.n	8005b5a <USART_Config+0x3d2>
		{
			NVIC_EnableIRQ(USART1_IRQn);
 8005b52:	2025      	movs	r0, #37	; 0x25
 8005b54:	f7ff fdfa 	bl	800574c <__NVIC_EnableIRQ>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 8005b58:	e013      	b.n	8005b82 <USART_Config+0x3fa>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART2)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	689b      	ldr	r3, [r3, #8]
 8005b5e:	4a17      	ldr	r2, [pc, #92]	; (8005bbc <USART_Config+0x434>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d103      	bne.n	8005b6c <USART_Config+0x3e4>
		{
			NVIC_EnableIRQ(USART2_IRQn);
 8005b64:	2026      	movs	r0, #38	; 0x26
 8005b66:	f7ff fdf1 	bl	800574c <__NVIC_EnableIRQ>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 8005b6a:	e00a      	b.n	8005b82 <USART_Config+0x3fa>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART6)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	4a13      	ldr	r2, [pc, #76]	; (8005bc0 <USART_Config+0x438>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d105      	bne.n	8005b82 <USART_Config+0x3fa>
		{
			NVIC_EnableIRQ(USART6_IRQn);
 8005b76:	2047      	movs	r0, #71	; 0x47
 8005b78:	f7ff fde8 	bl	800574c <__NVIC_EnableIRQ>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 8005b7c:	e001      	b.n	8005b82 <USART_Config+0x3fa>
		}
	}
	else
	{
		__NOP();
 8005b7e:	bf00      	nop
 8005b80:	e000      	b.n	8005b84 <USART_Config+0x3fc>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 8005b82:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8005b84:	b662      	cpsie	i
}
 8005b86:	bf00      	nop
	__enable_irq();

	//-------------------7) Activacion del modulo Serial------------------------
	//Registro: CR1

	if(ptrUsartHandler->USART_Config.USART_mode != USART_MODE_DISABLE)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	781b      	ldrb	r3, [r3, #0]
 8005b8c:	2b03      	cmp	r3, #3
 8005b8e:	d00f      	beq.n	8005bb0 <USART_Config+0x428>
	{
		//Activamos el modulo Serial
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	68da      	ldr	r2, [r3, #12]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b9e:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_UE;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	68da      	ldr	r2, [r3, #12]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005bae:	60da      	str	r2, [r3, #12]
	}
}
 8005bb0:	bf00      	nop
 8005bb2:	3710      	adds	r7, #16
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}
 8005bb8:	40011000 	.word	0x40011000
 8005bbc:	40004400 	.word	0x40004400
 8005bc0:	40011400 	.word	0x40011400

08005bc4 <getValueBaudRate>:
		__enable_irq();
}

//---------------Funcion para calcular el valor correspondiente a ingresar en el BRR----------
uint16_t getValueBaudRate(uint8_t fck, uint32_t baudRate)
{
 8005bc4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005bc8:	b086      	sub	sp, #24
 8005bca:	af00      	add	r7, sp, #0
 8005bcc:	6039      	str	r1, [r7, #0]
 8005bce:	4601      	mov	r1, r0
 8005bd0:	71f9      	strb	r1, [r7, #7]
    uint32_t usartDiv = (fck*10000000000)/(16*baudRate);
 8005bd2:	79f9      	ldrb	r1, [r7, #7]
 8005bd4:	2000      	movs	r0, #0
 8005bd6:	460a      	mov	r2, r1
 8005bd8:	4603      	mov	r3, r0
 8005bda:	491f      	ldr	r1, [pc, #124]	; (8005c58 <getValueBaudRate+0x94>)
 8005bdc:	fb01 f003 	mul.w	r0, r1, r3
 8005be0:	2102      	movs	r1, #2
 8005be2:	fb02 f101 	mul.w	r1, r2, r1
 8005be6:	4401      	add	r1, r0
 8005be8:	481b      	ldr	r0, [pc, #108]	; (8005c58 <getValueBaudRate+0x94>)
 8005bea:	fba2 4500 	umull	r4, r5, r2, r0
 8005bee:	194b      	adds	r3, r1, r5
 8005bf0:	461d      	mov	r5, r3
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	011b      	lsls	r3, r3, #4
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	4698      	mov	r8, r3
 8005bfa:	4691      	mov	r9, r2
 8005bfc:	4642      	mov	r2, r8
 8005bfe:	464b      	mov	r3, r9
 8005c00:	4620      	mov	r0, r4
 8005c02:	4629      	mov	r1, r5
 8005c04:	f7fb f966 	bl	8000ed4 <__aeabi_ldivmod>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	460b      	mov	r3, r1
 8005c0c:	4613      	mov	r3, r2
 8005c0e:	617b      	str	r3, [r7, #20]
    uint32_t mantiza = usartDiv/10000;
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	4a12      	ldr	r2, [pc, #72]	; (8005c5c <getValueBaudRate+0x98>)
 8005c14:	fba2 2303 	umull	r2, r3, r2, r3
 8005c18:	0b5b      	lsrs	r3, r3, #13
 8005c1a:	613b      	str	r3, [r7, #16]
    uint32_t decimal = usartDiv-mantiza*10000;
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	f242 7210 	movw	r2, #10000	; 0x2710
 8005c22:	fb02 f303 	mul.w	r3, r2, r3
 8005c26:	697a      	ldr	r2, [r7, #20]
 8005c28:	1ad3      	subs	r3, r2, r3
 8005c2a:	60fb      	str	r3, [r7, #12]
    uint8_t div_Fraction = (decimal-1000)/625;  //1000
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8005c32:	4a0a      	ldr	r2, [pc, #40]	; (8005c5c <getValueBaudRate+0x98>)
 8005c34:	fba2 2303 	umull	r2, r3, r2, r3
 8005c38:	0a5b      	lsrs	r3, r3, #9
 8005c3a:	72fb      	strb	r3, [r7, #11]
    uint16_t value  = mantiza<<USART_BRR_DIV_Mantissa_Pos | div_Fraction;
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	b29b      	uxth	r3, r3
 8005c40:	011b      	lsls	r3, r3, #4
 8005c42:	b29a      	uxth	r2, r3
 8005c44:	7afb      	ldrb	r3, [r7, #11]
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	813b      	strh	r3, [r7, #8]

    return value;
 8005c4c:	893b      	ldrh	r3, [r7, #8]
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3718      	adds	r7, #24
 8005c52:	46bd      	mov	sp, r7
 8005c54:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005c58:	540be400 	.word	0x540be400
 8005c5c:	d1b71759 	.word	0xd1b71759

08005c60 <writeMsgForTXE>:
	}
}

//Funcion para escribir un string
void writeMsgForTXE(USART_Handler_t *ptrUsartHandlerString, char *MsgtoSend)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b082      	sub	sp, #8
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	6039      	str	r1, [r7, #0]
	if (posChar == 0 && inLineTxe == 0)
 8005c6a:	4b16      	ldr	r3, [pc, #88]	; (8005cc4 <writeMsgForTXE+0x64>)
 8005c6c:	781b      	ldrb	r3, [r3, #0]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d111      	bne.n	8005c96 <writeMsgForTXE+0x36>
 8005c72:	4b15      	ldr	r3, [pc, #84]	; (8005cc8 <writeMsgForTXE+0x68>)
 8005c74:	781b      	ldrb	r3, [r3, #0]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d10d      	bne.n	8005c96 <writeMsgForTXE+0x36>
	{
		//Guardamos el string que se desea enviar en un arreglo
		sprintf(bufferMsgForTXE, MsgtoSend);
 8005c7a:	6839      	ldr	r1, [r7, #0]
 8005c7c:	4813      	ldr	r0, [pc, #76]	; (8005ccc <writeMsgForTXE+0x6c>)
 8005c7e:	f001 f8a9 	bl	8006dd4 <siprintf>
		//cambiamos el tipo
		typeWriteTXE = 1;
 8005c82:	4b13      	ldr	r3, [pc, #76]	; (8005cd0 <writeMsgForTXE+0x70>)
 8005c84:	2201      	movs	r2, #1
 8005c86:	701a      	strb	r2, [r3, #0]
		//Activo la interrupcion
		interruptionTX(ptrUsartHandlerString->ptrUSARTx, USART_TX_INTERRUP_ENABLE);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	2101      	movs	r1, #1
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f000 f830 	bl	8005cf4 <interruptionTX>
 8005c94:	e012      	b.n	8005cbc <writeMsgForTXE+0x5c>
	}
	else
	{
		sprintf(bufferMsgForTXE_inLine[inLine], MsgtoSend);
 8005c96:	4b0f      	ldr	r3, [pc, #60]	; (8005cd4 <writeMsgForTXE+0x74>)
 8005c98:	781b      	ldrb	r3, [r3, #0]
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	2364      	movs	r3, #100	; 0x64
 8005c9e:	fb02 f303 	mul.w	r3, r2, r3
 8005ca2:	4a0d      	ldr	r2, [pc, #52]	; (8005cd8 <writeMsgForTXE+0x78>)
 8005ca4:	4413      	add	r3, r2
 8005ca6:	6839      	ldr	r1, [r7, #0]
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f001 f893 	bl	8006dd4 <siprintf>
		inLine++;
 8005cae:	4b09      	ldr	r3, [pc, #36]	; (8005cd4 <writeMsgForTXE+0x74>)
 8005cb0:	781b      	ldrb	r3, [r3, #0]
 8005cb2:	3301      	adds	r3, #1
 8005cb4:	b2da      	uxtb	r2, r3
 8005cb6:	4b07      	ldr	r3, [pc, #28]	; (8005cd4 <writeMsgForTXE+0x74>)
 8005cb8:	701a      	strb	r2, [r3, #0]
	}
}
 8005cba:	bf00      	nop
 8005cbc:	bf00      	nop
 8005cbe:	3708      	adds	r7, #8
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}
 8005cc4:	20000d76 	.word	0x20000d76
 8005cc8:	20000d75 	.word	0x20000d75
 8005ccc:	20000540 	.word	0x20000540
 8005cd0:	20000d77 	.word	0x20000d77
 8005cd4:	20000d74 	.word	0x20000d74
 8005cd8:	200005a4 	.word	0x200005a4

08005cdc <getRxData>:

//Funcion para leer un char
uint8_t getRxData(void)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	af00      	add	r7, sp, #0
	return auxRxData;
 8005ce0:	4b03      	ldr	r3, [pc, #12]	; (8005cf0 <getRxData+0x14>)
 8005ce2:	781b      	ldrb	r3, [r3, #0]
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr
 8005cee:	bf00      	nop
 8005cf0:	2000053c 	.word	0x2000053c

08005cf4 <interruptionTX>:

//Funcion para desactivar o activar las interrupciones por  TX
void interruptionTX(USART_TypeDef *ptrUSARTxUsed, uint8_t interrupEnable)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b083      	sub	sp, #12
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
 8005cfc:	460b      	mov	r3, r1
 8005cfe:	70fb      	strb	r3, [r7, #3]
	//Se selecciono la interrupcion para TX
	if(interrupEnable ==  USART_TX_INTERRUP_ENABLE)
 8005d00:	78fb      	ldrb	r3, [r7, #3]
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d10c      	bne.n	8005d20 <interruptionTX+0x2c>
	{
		ptrUSARTxUsed->CR1 &= ~USART_CR1_TXEIE;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	68db      	ldr	r3, [r3, #12]
 8005d0a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	60da      	str	r2, [r3, #12]
		ptrUSARTxUsed->CR1 |= USART_CR1_TXEIE;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	68db      	ldr	r3, [r3, #12]
 8005d16:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	60da      	str	r2, [r3, #12]
	}
	else
	{
		ptrUSARTxUsed->CR1  &= ~USART_CR1_TXEIE;
	}
}
 8005d1e:	e005      	b.n	8005d2c <interruptionTX+0x38>
		ptrUSARTxUsed->CR1  &= ~USART_CR1_TXEIE;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	68db      	ldr	r3, [r3, #12]
 8005d24:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	60da      	str	r2, [r3, #12]
}
 8005d2c:	bf00      	nop
 8005d2e:	370c      	adds	r7, #12
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr

08005d38 <BasicUSART2_Callback>:
	__NOP();
}


__attribute__((weak)) void BasicUSART2_Callback()
{
 8005d38:	b480      	push	{r7}
 8005d3a:	af00      	add	r7, sp, #0
	__NOP();
 8005d3c:	bf00      	nop
}
 8005d3e:	bf00      	nop
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr

08005d48 <BasicUSART6_Callback>:


__attribute__((weak)) void BasicUSART6_Callback()
{
 8005d48:	b480      	push	{r7}
 8005d4a:	af00      	add	r7, sp, #0
	__NOP();
 8005d4c:	bf00      	nop
}
 8005d4e:	bf00      	nop
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr

08005d58 <USART1_IRQHandler>:
 * estas funciones en el vector de interrupciones respectivamente.
 * Con ello Guardamos el elemento char recibido
 */

void USART1_IRQHandler(void)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	af00      	add	r7, sp, #0
	//Confirmamos que el registro RXNE esta activo
	if(ptrUSART1Used->SR & USART_SR_RXNE)
 8005d5c:	4b37      	ldr	r3, [pc, #220]	; (8005e3c <USART1_IRQHandler+0xe4>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 0320 	and.w	r3, r3, #32
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d008      	beq.n	8005d7c <USART1_IRQHandler+0x24>
	{
		//Leemos el registro DR del respectivo USART
		auxRxData = (uint8_t) ptrUSART1Used->DR;
 8005d6a:	4b34      	ldr	r3, [pc, #208]	; (8005e3c <USART1_IRQHandler+0xe4>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	b2da      	uxtb	r2, r3
 8005d72:	4b33      	ldr	r3, [pc, #204]	; (8005e40 <USART1_IRQHandler+0xe8>)
 8005d74:	701a      	strb	r2, [r3, #0]
		//Llamanos a la funcion de interrupcion
		BasicUSART1_Callback();
 8005d76:	f7fc fb85 	bl	8002484 <BasicUSART1_Callback>
	}
	else
	{
		__NOP();
	}
}
 8005d7a:	e05d      	b.n	8005e38 <USART1_IRQHandler+0xe0>
	else if (ptrUSART1Used->SR & USART_SR_TXE)
 8005d7c:	4b2f      	ldr	r3, [pc, #188]	; (8005e3c <USART1_IRQHandler+0xe4>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d055      	beq.n	8005e36 <USART1_IRQHandler+0xde>
		if(typeWriteTXE == 0)
 8005d8a:	4b2e      	ldr	r3, [pc, #184]	; (8005e44 <USART1_IRQHandler+0xec>)
 8005d8c:	781b      	ldrb	r3, [r3, #0]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d10b      	bne.n	8005daa <USART1_IRQHandler+0x52>
			ptrUSART1Used->DR = datatoSendForTXE;
 8005d92:	4b2d      	ldr	r3, [pc, #180]	; (8005e48 <USART1_IRQHandler+0xf0>)
 8005d94:	781a      	ldrb	r2, [r3, #0]
 8005d96:	4b29      	ldr	r3, [pc, #164]	; (8005e3c <USART1_IRQHandler+0xe4>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	605a      	str	r2, [r3, #4]
			interruptionTX(ptrUSART1Used, USART_TX_INTERRUP_DISABLE);
 8005d9c:	4b27      	ldr	r3, [pc, #156]	; (8005e3c <USART1_IRQHandler+0xe4>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	2100      	movs	r1, #0
 8005da2:	4618      	mov	r0, r3
 8005da4:	f7ff ffa6 	bl	8005cf4 <interruptionTX>
}
 8005da8:	e046      	b.n	8005e38 <USART1_IRQHandler+0xe0>
		else if(typeWriteTXE == 1)
 8005daa:	4b26      	ldr	r3, [pc, #152]	; (8005e44 <USART1_IRQHandler+0xec>)
 8005dac:	781b      	ldrb	r3, [r3, #0]
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d142      	bne.n	8005e38 <USART1_IRQHandler+0xe0>
			if (bufferMsgForTXE[posChar] != '\0')
 8005db2:	4b26      	ldr	r3, [pc, #152]	; (8005e4c <USART1_IRQHandler+0xf4>)
 8005db4:	781b      	ldrb	r3, [r3, #0]
 8005db6:	461a      	mov	r2, r3
 8005db8:	4b25      	ldr	r3, [pc, #148]	; (8005e50 <USART1_IRQHandler+0xf8>)
 8005dba:	5c9b      	ldrb	r3, [r3, r2]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d00e      	beq.n	8005dde <USART1_IRQHandler+0x86>
				ptrUSART1Used->DR = bufferMsgForTXE[posChar];
 8005dc0:	4b22      	ldr	r3, [pc, #136]	; (8005e4c <USART1_IRQHandler+0xf4>)
 8005dc2:	781b      	ldrb	r3, [r3, #0]
 8005dc4:	461a      	mov	r2, r3
 8005dc6:	4b22      	ldr	r3, [pc, #136]	; (8005e50 <USART1_IRQHandler+0xf8>)
 8005dc8:	5c9a      	ldrb	r2, [r3, r2]
 8005dca:	4b1c      	ldr	r3, [pc, #112]	; (8005e3c <USART1_IRQHandler+0xe4>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	605a      	str	r2, [r3, #4]
				posChar++;
 8005dd0:	4b1e      	ldr	r3, [pc, #120]	; (8005e4c <USART1_IRQHandler+0xf4>)
 8005dd2:	781b      	ldrb	r3, [r3, #0]
 8005dd4:	3301      	adds	r3, #1
 8005dd6:	b2da      	uxtb	r2, r3
 8005dd8:	4b1c      	ldr	r3, [pc, #112]	; (8005e4c <USART1_IRQHandler+0xf4>)
 8005dda:	701a      	strb	r2, [r3, #0]
}
 8005ddc:	e02c      	b.n	8005e38 <USART1_IRQHandler+0xe0>
				if (inLineTxe<inLine)
 8005dde:	4b1d      	ldr	r3, [pc, #116]	; (8005e54 <USART1_IRQHandler+0xfc>)
 8005de0:	781a      	ldrb	r2, [r3, #0]
 8005de2:	4b1d      	ldr	r3, [pc, #116]	; (8005e58 <USART1_IRQHandler+0x100>)
 8005de4:	781b      	ldrb	r3, [r3, #0]
 8005de6:	429a      	cmp	r2, r3
 8005de8:	d215      	bcs.n	8005e16 <USART1_IRQHandler+0xbe>
					sprintf(bufferMsgForTXE, bufferMsgForTXE_inLine[inLineTxe]);
 8005dea:	4b1a      	ldr	r3, [pc, #104]	; (8005e54 <USART1_IRQHandler+0xfc>)
 8005dec:	781b      	ldrb	r3, [r3, #0]
 8005dee:	461a      	mov	r2, r3
 8005df0:	2364      	movs	r3, #100	; 0x64
 8005df2:	fb02 f303 	mul.w	r3, r2, r3
 8005df6:	4a19      	ldr	r2, [pc, #100]	; (8005e5c <USART1_IRQHandler+0x104>)
 8005df8:	4413      	add	r3, r2
 8005dfa:	4619      	mov	r1, r3
 8005dfc:	4814      	ldr	r0, [pc, #80]	; (8005e50 <USART1_IRQHandler+0xf8>)
 8005dfe:	f000 ffe9 	bl	8006dd4 <siprintf>
					posChar = 0;
 8005e02:	4b12      	ldr	r3, [pc, #72]	; (8005e4c <USART1_IRQHandler+0xf4>)
 8005e04:	2200      	movs	r2, #0
 8005e06:	701a      	strb	r2, [r3, #0]
					inLineTxe++;
 8005e08:	4b12      	ldr	r3, [pc, #72]	; (8005e54 <USART1_IRQHandler+0xfc>)
 8005e0a:	781b      	ldrb	r3, [r3, #0]
 8005e0c:	3301      	adds	r3, #1
 8005e0e:	b2da      	uxtb	r2, r3
 8005e10:	4b10      	ldr	r3, [pc, #64]	; (8005e54 <USART1_IRQHandler+0xfc>)
 8005e12:	701a      	strb	r2, [r3, #0]
}
 8005e14:	e010      	b.n	8005e38 <USART1_IRQHandler+0xe0>
					interruptionTX(ptrUSART1Used, USART_TX_INTERRUP_DISABLE);
 8005e16:	4b09      	ldr	r3, [pc, #36]	; (8005e3c <USART1_IRQHandler+0xe4>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	2100      	movs	r1, #0
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f7ff ff69 	bl	8005cf4 <interruptionTX>
					posChar = 0;
 8005e22:	4b0a      	ldr	r3, [pc, #40]	; (8005e4c <USART1_IRQHandler+0xf4>)
 8005e24:	2200      	movs	r2, #0
 8005e26:	701a      	strb	r2, [r3, #0]
					inLineTxe = 0;
 8005e28:	4b0a      	ldr	r3, [pc, #40]	; (8005e54 <USART1_IRQHandler+0xfc>)
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	701a      	strb	r2, [r3, #0]
					inLine = 0;
 8005e2e:	4b0a      	ldr	r3, [pc, #40]	; (8005e58 <USART1_IRQHandler+0x100>)
 8005e30:	2200      	movs	r2, #0
 8005e32:	701a      	strb	r2, [r3, #0]
}
 8005e34:	e000      	b.n	8005e38 <USART1_IRQHandler+0xe0>
		__NOP();
 8005e36:	bf00      	nop
}
 8005e38:	bf00      	nop
 8005e3a:	bd80      	pop	{r7, pc}
 8005e3c:	20000530 	.word	0x20000530
 8005e40:	2000053c 	.word	0x2000053c
 8005e44:	20000d77 	.word	0x20000d77
 8005e48:	2000053d 	.word	0x2000053d
 8005e4c:	20000d76 	.word	0x20000d76
 8005e50:	20000540 	.word	0x20000540
 8005e54:	20000d75 	.word	0x20000d75
 8005e58:	20000d74 	.word	0x20000d74
 8005e5c:	200005a4 	.word	0x200005a4

08005e60 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	af00      	add	r7, sp, #0
	//Confirmamos que el registro RXNE esta activo
	if(ptrUSART2Used->SR & USART_SR_RXNE)
 8005e64:	4b37      	ldr	r3, [pc, #220]	; (8005f44 <USART2_IRQHandler+0xe4>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f003 0320 	and.w	r3, r3, #32
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d008      	beq.n	8005e84 <USART2_IRQHandler+0x24>
	{
		//Leemos el registro DR del respectivo USART
		auxRxData = (uint8_t) ptrUSART2Used->DR;
 8005e72:	4b34      	ldr	r3, [pc, #208]	; (8005f44 <USART2_IRQHandler+0xe4>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	b2da      	uxtb	r2, r3
 8005e7a:	4b33      	ldr	r3, [pc, #204]	; (8005f48 <USART2_IRQHandler+0xe8>)
 8005e7c:	701a      	strb	r2, [r3, #0]
		//Llamanos a la funcion de interrupcion
		BasicUSART2_Callback();
 8005e7e:	f7ff ff5b 	bl	8005d38 <BasicUSART2_Callback>
	}
	else
	{
		__NOP();
	}
}
 8005e82:	e05d      	b.n	8005f40 <USART2_IRQHandler+0xe0>
	else if (ptrUSART2Used->SR & USART_SR_TXE)
 8005e84:	4b2f      	ldr	r3, [pc, #188]	; (8005f44 <USART2_IRQHandler+0xe4>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d055      	beq.n	8005f3e <USART2_IRQHandler+0xde>
		if(typeWriteTXE == 0)
 8005e92:	4b2e      	ldr	r3, [pc, #184]	; (8005f4c <USART2_IRQHandler+0xec>)
 8005e94:	781b      	ldrb	r3, [r3, #0]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d10b      	bne.n	8005eb2 <USART2_IRQHandler+0x52>
			ptrUSART2Used->DR = datatoSendForTXE;
 8005e9a:	4b2d      	ldr	r3, [pc, #180]	; (8005f50 <USART2_IRQHandler+0xf0>)
 8005e9c:	781a      	ldrb	r2, [r3, #0]
 8005e9e:	4b29      	ldr	r3, [pc, #164]	; (8005f44 <USART2_IRQHandler+0xe4>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	605a      	str	r2, [r3, #4]
			interruptionTX(ptrUSART2Used, USART_TX_INTERRUP_DISABLE);
 8005ea4:	4b27      	ldr	r3, [pc, #156]	; (8005f44 <USART2_IRQHandler+0xe4>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	2100      	movs	r1, #0
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f7ff ff22 	bl	8005cf4 <interruptionTX>
}
 8005eb0:	e046      	b.n	8005f40 <USART2_IRQHandler+0xe0>
		else if(typeWriteTXE == 1)
 8005eb2:	4b26      	ldr	r3, [pc, #152]	; (8005f4c <USART2_IRQHandler+0xec>)
 8005eb4:	781b      	ldrb	r3, [r3, #0]
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d142      	bne.n	8005f40 <USART2_IRQHandler+0xe0>
			if (bufferMsgForTXE[posChar] != '\0')
 8005eba:	4b26      	ldr	r3, [pc, #152]	; (8005f54 <USART2_IRQHandler+0xf4>)
 8005ebc:	781b      	ldrb	r3, [r3, #0]
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	4b25      	ldr	r3, [pc, #148]	; (8005f58 <USART2_IRQHandler+0xf8>)
 8005ec2:	5c9b      	ldrb	r3, [r3, r2]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d00e      	beq.n	8005ee6 <USART2_IRQHandler+0x86>
				ptrUSART2Used->DR = bufferMsgForTXE[posChar];
 8005ec8:	4b22      	ldr	r3, [pc, #136]	; (8005f54 <USART2_IRQHandler+0xf4>)
 8005eca:	781b      	ldrb	r3, [r3, #0]
 8005ecc:	461a      	mov	r2, r3
 8005ece:	4b22      	ldr	r3, [pc, #136]	; (8005f58 <USART2_IRQHandler+0xf8>)
 8005ed0:	5c9a      	ldrb	r2, [r3, r2]
 8005ed2:	4b1c      	ldr	r3, [pc, #112]	; (8005f44 <USART2_IRQHandler+0xe4>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	605a      	str	r2, [r3, #4]
				posChar++;
 8005ed8:	4b1e      	ldr	r3, [pc, #120]	; (8005f54 <USART2_IRQHandler+0xf4>)
 8005eda:	781b      	ldrb	r3, [r3, #0]
 8005edc:	3301      	adds	r3, #1
 8005ede:	b2da      	uxtb	r2, r3
 8005ee0:	4b1c      	ldr	r3, [pc, #112]	; (8005f54 <USART2_IRQHandler+0xf4>)
 8005ee2:	701a      	strb	r2, [r3, #0]
}
 8005ee4:	e02c      	b.n	8005f40 <USART2_IRQHandler+0xe0>
				if (inLineTxe<inLine)
 8005ee6:	4b1d      	ldr	r3, [pc, #116]	; (8005f5c <USART2_IRQHandler+0xfc>)
 8005ee8:	781a      	ldrb	r2, [r3, #0]
 8005eea:	4b1d      	ldr	r3, [pc, #116]	; (8005f60 <USART2_IRQHandler+0x100>)
 8005eec:	781b      	ldrb	r3, [r3, #0]
 8005eee:	429a      	cmp	r2, r3
 8005ef0:	d215      	bcs.n	8005f1e <USART2_IRQHandler+0xbe>
					sprintf(bufferMsgForTXE, bufferMsgForTXE_inLine[inLineTxe]);
 8005ef2:	4b1a      	ldr	r3, [pc, #104]	; (8005f5c <USART2_IRQHandler+0xfc>)
 8005ef4:	781b      	ldrb	r3, [r3, #0]
 8005ef6:	461a      	mov	r2, r3
 8005ef8:	2364      	movs	r3, #100	; 0x64
 8005efa:	fb02 f303 	mul.w	r3, r2, r3
 8005efe:	4a19      	ldr	r2, [pc, #100]	; (8005f64 <USART2_IRQHandler+0x104>)
 8005f00:	4413      	add	r3, r2
 8005f02:	4619      	mov	r1, r3
 8005f04:	4814      	ldr	r0, [pc, #80]	; (8005f58 <USART2_IRQHandler+0xf8>)
 8005f06:	f000 ff65 	bl	8006dd4 <siprintf>
					posChar = 0;
 8005f0a:	4b12      	ldr	r3, [pc, #72]	; (8005f54 <USART2_IRQHandler+0xf4>)
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	701a      	strb	r2, [r3, #0]
					inLineTxe++;
 8005f10:	4b12      	ldr	r3, [pc, #72]	; (8005f5c <USART2_IRQHandler+0xfc>)
 8005f12:	781b      	ldrb	r3, [r3, #0]
 8005f14:	3301      	adds	r3, #1
 8005f16:	b2da      	uxtb	r2, r3
 8005f18:	4b10      	ldr	r3, [pc, #64]	; (8005f5c <USART2_IRQHandler+0xfc>)
 8005f1a:	701a      	strb	r2, [r3, #0]
}
 8005f1c:	e010      	b.n	8005f40 <USART2_IRQHandler+0xe0>
					interruptionTX(ptrUSART2Used, USART_TX_INTERRUP_DISABLE);
 8005f1e:	4b09      	ldr	r3, [pc, #36]	; (8005f44 <USART2_IRQHandler+0xe4>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	2100      	movs	r1, #0
 8005f24:	4618      	mov	r0, r3
 8005f26:	f7ff fee5 	bl	8005cf4 <interruptionTX>
					posChar = 0;
 8005f2a:	4b0a      	ldr	r3, [pc, #40]	; (8005f54 <USART2_IRQHandler+0xf4>)
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	701a      	strb	r2, [r3, #0]
					inLineTxe = 0;
 8005f30:	4b0a      	ldr	r3, [pc, #40]	; (8005f5c <USART2_IRQHandler+0xfc>)
 8005f32:	2200      	movs	r2, #0
 8005f34:	701a      	strb	r2, [r3, #0]
					inLine = 0;
 8005f36:	4b0a      	ldr	r3, [pc, #40]	; (8005f60 <USART2_IRQHandler+0x100>)
 8005f38:	2200      	movs	r2, #0
 8005f3a:	701a      	strb	r2, [r3, #0]
}
 8005f3c:	e000      	b.n	8005f40 <USART2_IRQHandler+0xe0>
		__NOP();
 8005f3e:	bf00      	nop
}
 8005f40:	bf00      	nop
 8005f42:	bd80      	pop	{r7, pc}
 8005f44:	20000534 	.word	0x20000534
 8005f48:	2000053c 	.word	0x2000053c
 8005f4c:	20000d77 	.word	0x20000d77
 8005f50:	2000053d 	.word	0x2000053d
 8005f54:	20000d76 	.word	0x20000d76
 8005f58:	20000540 	.word	0x20000540
 8005f5c:	20000d75 	.word	0x20000d75
 8005f60:	20000d74 	.word	0x20000d74
 8005f64:	200005a4 	.word	0x200005a4

08005f68 <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	af00      	add	r7, sp, #0
	//Confirmamos que el registro RXNE esta activo
	if(ptrUSART6Used->SR & USART_SR_RXNE)
 8005f6c:	4b37      	ldr	r3, [pc, #220]	; (800604c <USART6_IRQHandler+0xe4>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f003 0320 	and.w	r3, r3, #32
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d008      	beq.n	8005f8c <USART6_IRQHandler+0x24>
	{
		//Leemos el registro DR del respectivo USART
		auxRxData = (uint8_t) ptrUSART6Used->DR;
 8005f7a:	4b34      	ldr	r3, [pc, #208]	; (800604c <USART6_IRQHandler+0xe4>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	b2da      	uxtb	r2, r3
 8005f82:	4b33      	ldr	r3, [pc, #204]	; (8006050 <USART6_IRQHandler+0xe8>)
 8005f84:	701a      	strb	r2, [r3, #0]
		//Llamanos a la funcion de interrupcion
		BasicUSART6_Callback();
 8005f86:	f7ff fedf 	bl	8005d48 <BasicUSART6_Callback>
	}
	else
	{
		__NOP();
	}
}
 8005f8a:	e05d      	b.n	8006048 <USART6_IRQHandler+0xe0>
	else if (ptrUSART6Used->SR & USART_SR_TXE)
 8005f8c:	4b2f      	ldr	r3, [pc, #188]	; (800604c <USART6_IRQHandler+0xe4>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d055      	beq.n	8006046 <USART6_IRQHandler+0xde>
		if(typeWriteTXE == 0)
 8005f9a:	4b2e      	ldr	r3, [pc, #184]	; (8006054 <USART6_IRQHandler+0xec>)
 8005f9c:	781b      	ldrb	r3, [r3, #0]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d10b      	bne.n	8005fba <USART6_IRQHandler+0x52>
			ptrUSART6Used->DR = datatoSendForTXE;
 8005fa2:	4b2d      	ldr	r3, [pc, #180]	; (8006058 <USART6_IRQHandler+0xf0>)
 8005fa4:	781a      	ldrb	r2, [r3, #0]
 8005fa6:	4b29      	ldr	r3, [pc, #164]	; (800604c <USART6_IRQHandler+0xe4>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	605a      	str	r2, [r3, #4]
			interruptionTX(ptrUSART6Used, USART_TX_INTERRUP_DISABLE);
 8005fac:	4b27      	ldr	r3, [pc, #156]	; (800604c <USART6_IRQHandler+0xe4>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	2100      	movs	r1, #0
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f7ff fe9e 	bl	8005cf4 <interruptionTX>
}
 8005fb8:	e046      	b.n	8006048 <USART6_IRQHandler+0xe0>
		else if(typeWriteTXE == 1)
 8005fba:	4b26      	ldr	r3, [pc, #152]	; (8006054 <USART6_IRQHandler+0xec>)
 8005fbc:	781b      	ldrb	r3, [r3, #0]
 8005fbe:	2b01      	cmp	r3, #1
 8005fc0:	d142      	bne.n	8006048 <USART6_IRQHandler+0xe0>
			if (bufferMsgForTXE[posChar] != '\0')
 8005fc2:	4b26      	ldr	r3, [pc, #152]	; (800605c <USART6_IRQHandler+0xf4>)
 8005fc4:	781b      	ldrb	r3, [r3, #0]
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	4b25      	ldr	r3, [pc, #148]	; (8006060 <USART6_IRQHandler+0xf8>)
 8005fca:	5c9b      	ldrb	r3, [r3, r2]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d00e      	beq.n	8005fee <USART6_IRQHandler+0x86>
				ptrUSART6Used->DR = bufferMsgForTXE[posChar];
 8005fd0:	4b22      	ldr	r3, [pc, #136]	; (800605c <USART6_IRQHandler+0xf4>)
 8005fd2:	781b      	ldrb	r3, [r3, #0]
 8005fd4:	461a      	mov	r2, r3
 8005fd6:	4b22      	ldr	r3, [pc, #136]	; (8006060 <USART6_IRQHandler+0xf8>)
 8005fd8:	5c9a      	ldrb	r2, [r3, r2]
 8005fda:	4b1c      	ldr	r3, [pc, #112]	; (800604c <USART6_IRQHandler+0xe4>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	605a      	str	r2, [r3, #4]
				posChar++;
 8005fe0:	4b1e      	ldr	r3, [pc, #120]	; (800605c <USART6_IRQHandler+0xf4>)
 8005fe2:	781b      	ldrb	r3, [r3, #0]
 8005fe4:	3301      	adds	r3, #1
 8005fe6:	b2da      	uxtb	r2, r3
 8005fe8:	4b1c      	ldr	r3, [pc, #112]	; (800605c <USART6_IRQHandler+0xf4>)
 8005fea:	701a      	strb	r2, [r3, #0]
}
 8005fec:	e02c      	b.n	8006048 <USART6_IRQHandler+0xe0>
				if (inLineTxe<inLine)
 8005fee:	4b1d      	ldr	r3, [pc, #116]	; (8006064 <USART6_IRQHandler+0xfc>)
 8005ff0:	781a      	ldrb	r2, [r3, #0]
 8005ff2:	4b1d      	ldr	r3, [pc, #116]	; (8006068 <USART6_IRQHandler+0x100>)
 8005ff4:	781b      	ldrb	r3, [r3, #0]
 8005ff6:	429a      	cmp	r2, r3
 8005ff8:	d215      	bcs.n	8006026 <USART6_IRQHandler+0xbe>
					sprintf(bufferMsgForTXE, bufferMsgForTXE_inLine[inLineTxe]);
 8005ffa:	4b1a      	ldr	r3, [pc, #104]	; (8006064 <USART6_IRQHandler+0xfc>)
 8005ffc:	781b      	ldrb	r3, [r3, #0]
 8005ffe:	461a      	mov	r2, r3
 8006000:	2364      	movs	r3, #100	; 0x64
 8006002:	fb02 f303 	mul.w	r3, r2, r3
 8006006:	4a19      	ldr	r2, [pc, #100]	; (800606c <USART6_IRQHandler+0x104>)
 8006008:	4413      	add	r3, r2
 800600a:	4619      	mov	r1, r3
 800600c:	4814      	ldr	r0, [pc, #80]	; (8006060 <USART6_IRQHandler+0xf8>)
 800600e:	f000 fee1 	bl	8006dd4 <siprintf>
					posChar = 0;
 8006012:	4b12      	ldr	r3, [pc, #72]	; (800605c <USART6_IRQHandler+0xf4>)
 8006014:	2200      	movs	r2, #0
 8006016:	701a      	strb	r2, [r3, #0]
					inLineTxe++;
 8006018:	4b12      	ldr	r3, [pc, #72]	; (8006064 <USART6_IRQHandler+0xfc>)
 800601a:	781b      	ldrb	r3, [r3, #0]
 800601c:	3301      	adds	r3, #1
 800601e:	b2da      	uxtb	r2, r3
 8006020:	4b10      	ldr	r3, [pc, #64]	; (8006064 <USART6_IRQHandler+0xfc>)
 8006022:	701a      	strb	r2, [r3, #0]
}
 8006024:	e010      	b.n	8006048 <USART6_IRQHandler+0xe0>
					interruptionTX(ptrUSART6Used, USART_TX_INTERRUP_DISABLE);
 8006026:	4b09      	ldr	r3, [pc, #36]	; (800604c <USART6_IRQHandler+0xe4>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	2100      	movs	r1, #0
 800602c:	4618      	mov	r0, r3
 800602e:	f7ff fe61 	bl	8005cf4 <interruptionTX>
					posChar = 0;
 8006032:	4b0a      	ldr	r3, [pc, #40]	; (800605c <USART6_IRQHandler+0xf4>)
 8006034:	2200      	movs	r2, #0
 8006036:	701a      	strb	r2, [r3, #0]
					inLineTxe = 0;
 8006038:	4b0a      	ldr	r3, [pc, #40]	; (8006064 <USART6_IRQHandler+0xfc>)
 800603a:	2200      	movs	r2, #0
 800603c:	701a      	strb	r2, [r3, #0]
					inLine = 0;
 800603e:	4b0a      	ldr	r3, [pc, #40]	; (8006068 <USART6_IRQHandler+0x100>)
 8006040:	2200      	movs	r2, #0
 8006042:	701a      	strb	r2, [r3, #0]
}
 8006044:	e000      	b.n	8006048 <USART6_IRQHandler+0xe0>
		__NOP();
 8006046:	bf00      	nop
}
 8006048:	bf00      	nop
 800604a:	bd80      	pop	{r7, pc}
 800604c:	20000538 	.word	0x20000538
 8006050:	2000053c 	.word	0x2000053c
 8006054:	20000d77 	.word	0x20000d77
 8006058:	2000053d 	.word	0x2000053d
 800605c:	20000d76 	.word	0x20000d76
 8006060:	20000540 	.word	0x20000540
 8006064:	20000d75 	.word	0x20000d75
 8006068:	20000d74 	.word	0x20000d74
 800606c:	200005a4 	.word	0x200005a4

08006070 <__errno>:
 8006070:	4b01      	ldr	r3, [pc, #4]	; (8006078 <__errno+0x8>)
 8006072:	6818      	ldr	r0, [r3, #0]
 8006074:	4770      	bx	lr
 8006076:	bf00      	nop
 8006078:	20000010 	.word	0x20000010

0800607c <__libc_init_array>:
 800607c:	b570      	push	{r4, r5, r6, lr}
 800607e:	4d0d      	ldr	r5, [pc, #52]	; (80060b4 <__libc_init_array+0x38>)
 8006080:	4c0d      	ldr	r4, [pc, #52]	; (80060b8 <__libc_init_array+0x3c>)
 8006082:	1b64      	subs	r4, r4, r5
 8006084:	10a4      	asrs	r4, r4, #2
 8006086:	2600      	movs	r6, #0
 8006088:	42a6      	cmp	r6, r4
 800608a:	d109      	bne.n	80060a0 <__libc_init_array+0x24>
 800608c:	4d0b      	ldr	r5, [pc, #44]	; (80060bc <__libc_init_array+0x40>)
 800608e:	4c0c      	ldr	r4, [pc, #48]	; (80060c0 <__libc_init_array+0x44>)
 8006090:	f006 fbdc 	bl	800c84c <_init>
 8006094:	1b64      	subs	r4, r4, r5
 8006096:	10a4      	asrs	r4, r4, #2
 8006098:	2600      	movs	r6, #0
 800609a:	42a6      	cmp	r6, r4
 800609c:	d105      	bne.n	80060aa <__libc_init_array+0x2e>
 800609e:	bd70      	pop	{r4, r5, r6, pc}
 80060a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80060a4:	4798      	blx	r3
 80060a6:	3601      	adds	r6, #1
 80060a8:	e7ee      	b.n	8006088 <__libc_init_array+0xc>
 80060aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80060ae:	4798      	blx	r3
 80060b0:	3601      	adds	r6, #1
 80060b2:	e7f2      	b.n	800609a <__libc_init_array+0x1e>
 80060b4:	0800d1c0 	.word	0x0800d1c0
 80060b8:	0800d1c0 	.word	0x0800d1c0
 80060bc:	0800d1c0 	.word	0x0800d1c0
 80060c0:	0800d1c4 	.word	0x0800d1c4

080060c4 <memset>:
 80060c4:	4402      	add	r2, r0
 80060c6:	4603      	mov	r3, r0
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d100      	bne.n	80060ce <memset+0xa>
 80060cc:	4770      	bx	lr
 80060ce:	f803 1b01 	strb.w	r1, [r3], #1
 80060d2:	e7f9      	b.n	80060c8 <memset+0x4>

080060d4 <__cvt>:
 80060d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060d8:	ec55 4b10 	vmov	r4, r5, d0
 80060dc:	2d00      	cmp	r5, #0
 80060de:	460e      	mov	r6, r1
 80060e0:	4619      	mov	r1, r3
 80060e2:	462b      	mov	r3, r5
 80060e4:	bfbb      	ittet	lt
 80060e6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80060ea:	461d      	movlt	r5, r3
 80060ec:	2300      	movge	r3, #0
 80060ee:	232d      	movlt	r3, #45	; 0x2d
 80060f0:	700b      	strb	r3, [r1, #0]
 80060f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80060f4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80060f8:	4691      	mov	r9, r2
 80060fa:	f023 0820 	bic.w	r8, r3, #32
 80060fe:	bfbc      	itt	lt
 8006100:	4622      	movlt	r2, r4
 8006102:	4614      	movlt	r4, r2
 8006104:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006108:	d005      	beq.n	8006116 <__cvt+0x42>
 800610a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800610e:	d100      	bne.n	8006112 <__cvt+0x3e>
 8006110:	3601      	adds	r6, #1
 8006112:	2102      	movs	r1, #2
 8006114:	e000      	b.n	8006118 <__cvt+0x44>
 8006116:	2103      	movs	r1, #3
 8006118:	ab03      	add	r3, sp, #12
 800611a:	9301      	str	r3, [sp, #4]
 800611c:	ab02      	add	r3, sp, #8
 800611e:	9300      	str	r3, [sp, #0]
 8006120:	ec45 4b10 	vmov	d0, r4, r5
 8006124:	4653      	mov	r3, sl
 8006126:	4632      	mov	r2, r6
 8006128:	f001 fe42 	bl	8007db0 <_dtoa_r>
 800612c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006130:	4607      	mov	r7, r0
 8006132:	d102      	bne.n	800613a <__cvt+0x66>
 8006134:	f019 0f01 	tst.w	r9, #1
 8006138:	d022      	beq.n	8006180 <__cvt+0xac>
 800613a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800613e:	eb07 0906 	add.w	r9, r7, r6
 8006142:	d110      	bne.n	8006166 <__cvt+0x92>
 8006144:	783b      	ldrb	r3, [r7, #0]
 8006146:	2b30      	cmp	r3, #48	; 0x30
 8006148:	d10a      	bne.n	8006160 <__cvt+0x8c>
 800614a:	2200      	movs	r2, #0
 800614c:	2300      	movs	r3, #0
 800614e:	4620      	mov	r0, r4
 8006150:	4629      	mov	r1, r5
 8006152:	f7fa fcd1 	bl	8000af8 <__aeabi_dcmpeq>
 8006156:	b918      	cbnz	r0, 8006160 <__cvt+0x8c>
 8006158:	f1c6 0601 	rsb	r6, r6, #1
 800615c:	f8ca 6000 	str.w	r6, [sl]
 8006160:	f8da 3000 	ldr.w	r3, [sl]
 8006164:	4499      	add	r9, r3
 8006166:	2200      	movs	r2, #0
 8006168:	2300      	movs	r3, #0
 800616a:	4620      	mov	r0, r4
 800616c:	4629      	mov	r1, r5
 800616e:	f7fa fcc3 	bl	8000af8 <__aeabi_dcmpeq>
 8006172:	b108      	cbz	r0, 8006178 <__cvt+0xa4>
 8006174:	f8cd 900c 	str.w	r9, [sp, #12]
 8006178:	2230      	movs	r2, #48	; 0x30
 800617a:	9b03      	ldr	r3, [sp, #12]
 800617c:	454b      	cmp	r3, r9
 800617e:	d307      	bcc.n	8006190 <__cvt+0xbc>
 8006180:	9b03      	ldr	r3, [sp, #12]
 8006182:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006184:	1bdb      	subs	r3, r3, r7
 8006186:	4638      	mov	r0, r7
 8006188:	6013      	str	r3, [r2, #0]
 800618a:	b004      	add	sp, #16
 800618c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006190:	1c59      	adds	r1, r3, #1
 8006192:	9103      	str	r1, [sp, #12]
 8006194:	701a      	strb	r2, [r3, #0]
 8006196:	e7f0      	b.n	800617a <__cvt+0xa6>

08006198 <__exponent>:
 8006198:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800619a:	4603      	mov	r3, r0
 800619c:	2900      	cmp	r1, #0
 800619e:	bfb8      	it	lt
 80061a0:	4249      	neglt	r1, r1
 80061a2:	f803 2b02 	strb.w	r2, [r3], #2
 80061a6:	bfb4      	ite	lt
 80061a8:	222d      	movlt	r2, #45	; 0x2d
 80061aa:	222b      	movge	r2, #43	; 0x2b
 80061ac:	2909      	cmp	r1, #9
 80061ae:	7042      	strb	r2, [r0, #1]
 80061b0:	dd2a      	ble.n	8006208 <__exponent+0x70>
 80061b2:	f10d 0407 	add.w	r4, sp, #7
 80061b6:	46a4      	mov	ip, r4
 80061b8:	270a      	movs	r7, #10
 80061ba:	46a6      	mov	lr, r4
 80061bc:	460a      	mov	r2, r1
 80061be:	fb91 f6f7 	sdiv	r6, r1, r7
 80061c2:	fb07 1516 	mls	r5, r7, r6, r1
 80061c6:	3530      	adds	r5, #48	; 0x30
 80061c8:	2a63      	cmp	r2, #99	; 0x63
 80061ca:	f104 34ff 	add.w	r4, r4, #4294967295
 80061ce:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80061d2:	4631      	mov	r1, r6
 80061d4:	dcf1      	bgt.n	80061ba <__exponent+0x22>
 80061d6:	3130      	adds	r1, #48	; 0x30
 80061d8:	f1ae 0502 	sub.w	r5, lr, #2
 80061dc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80061e0:	1c44      	adds	r4, r0, #1
 80061e2:	4629      	mov	r1, r5
 80061e4:	4561      	cmp	r1, ip
 80061e6:	d30a      	bcc.n	80061fe <__exponent+0x66>
 80061e8:	f10d 0209 	add.w	r2, sp, #9
 80061ec:	eba2 020e 	sub.w	r2, r2, lr
 80061f0:	4565      	cmp	r5, ip
 80061f2:	bf88      	it	hi
 80061f4:	2200      	movhi	r2, #0
 80061f6:	4413      	add	r3, r2
 80061f8:	1a18      	subs	r0, r3, r0
 80061fa:	b003      	add	sp, #12
 80061fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006202:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006206:	e7ed      	b.n	80061e4 <__exponent+0x4c>
 8006208:	2330      	movs	r3, #48	; 0x30
 800620a:	3130      	adds	r1, #48	; 0x30
 800620c:	7083      	strb	r3, [r0, #2]
 800620e:	70c1      	strb	r1, [r0, #3]
 8006210:	1d03      	adds	r3, r0, #4
 8006212:	e7f1      	b.n	80061f8 <__exponent+0x60>

08006214 <_printf_float>:
 8006214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006218:	ed2d 8b02 	vpush	{d8}
 800621c:	b08d      	sub	sp, #52	; 0x34
 800621e:	460c      	mov	r4, r1
 8006220:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006224:	4616      	mov	r6, r2
 8006226:	461f      	mov	r7, r3
 8006228:	4605      	mov	r5, r0
 800622a:	f002 ff1f 	bl	800906c <_localeconv_r>
 800622e:	f8d0 a000 	ldr.w	sl, [r0]
 8006232:	4650      	mov	r0, sl
 8006234:	f7f9 ffde 	bl	80001f4 <strlen>
 8006238:	2300      	movs	r3, #0
 800623a:	930a      	str	r3, [sp, #40]	; 0x28
 800623c:	6823      	ldr	r3, [r4, #0]
 800623e:	9305      	str	r3, [sp, #20]
 8006240:	f8d8 3000 	ldr.w	r3, [r8]
 8006244:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006248:	3307      	adds	r3, #7
 800624a:	f023 0307 	bic.w	r3, r3, #7
 800624e:	f103 0208 	add.w	r2, r3, #8
 8006252:	f8c8 2000 	str.w	r2, [r8]
 8006256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800625a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800625e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006262:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006266:	9307      	str	r3, [sp, #28]
 8006268:	f8cd 8018 	str.w	r8, [sp, #24]
 800626c:	ee08 0a10 	vmov	s16, r0
 8006270:	4b9f      	ldr	r3, [pc, #636]	; (80064f0 <_printf_float+0x2dc>)
 8006272:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006276:	f04f 32ff 	mov.w	r2, #4294967295
 800627a:	f7fa fc6f 	bl	8000b5c <__aeabi_dcmpun>
 800627e:	bb88      	cbnz	r0, 80062e4 <_printf_float+0xd0>
 8006280:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006284:	4b9a      	ldr	r3, [pc, #616]	; (80064f0 <_printf_float+0x2dc>)
 8006286:	f04f 32ff 	mov.w	r2, #4294967295
 800628a:	f7fa fc49 	bl	8000b20 <__aeabi_dcmple>
 800628e:	bb48      	cbnz	r0, 80062e4 <_printf_float+0xd0>
 8006290:	2200      	movs	r2, #0
 8006292:	2300      	movs	r3, #0
 8006294:	4640      	mov	r0, r8
 8006296:	4649      	mov	r1, r9
 8006298:	f7fa fc38 	bl	8000b0c <__aeabi_dcmplt>
 800629c:	b110      	cbz	r0, 80062a4 <_printf_float+0x90>
 800629e:	232d      	movs	r3, #45	; 0x2d
 80062a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062a4:	4b93      	ldr	r3, [pc, #588]	; (80064f4 <_printf_float+0x2e0>)
 80062a6:	4894      	ldr	r0, [pc, #592]	; (80064f8 <_printf_float+0x2e4>)
 80062a8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80062ac:	bf94      	ite	ls
 80062ae:	4698      	movls	r8, r3
 80062b0:	4680      	movhi	r8, r0
 80062b2:	2303      	movs	r3, #3
 80062b4:	6123      	str	r3, [r4, #16]
 80062b6:	9b05      	ldr	r3, [sp, #20]
 80062b8:	f023 0204 	bic.w	r2, r3, #4
 80062bc:	6022      	str	r2, [r4, #0]
 80062be:	f04f 0900 	mov.w	r9, #0
 80062c2:	9700      	str	r7, [sp, #0]
 80062c4:	4633      	mov	r3, r6
 80062c6:	aa0b      	add	r2, sp, #44	; 0x2c
 80062c8:	4621      	mov	r1, r4
 80062ca:	4628      	mov	r0, r5
 80062cc:	f000 f9d8 	bl	8006680 <_printf_common>
 80062d0:	3001      	adds	r0, #1
 80062d2:	f040 8090 	bne.w	80063f6 <_printf_float+0x1e2>
 80062d6:	f04f 30ff 	mov.w	r0, #4294967295
 80062da:	b00d      	add	sp, #52	; 0x34
 80062dc:	ecbd 8b02 	vpop	{d8}
 80062e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062e4:	4642      	mov	r2, r8
 80062e6:	464b      	mov	r3, r9
 80062e8:	4640      	mov	r0, r8
 80062ea:	4649      	mov	r1, r9
 80062ec:	f7fa fc36 	bl	8000b5c <__aeabi_dcmpun>
 80062f0:	b140      	cbz	r0, 8006304 <_printf_float+0xf0>
 80062f2:	464b      	mov	r3, r9
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	bfbc      	itt	lt
 80062f8:	232d      	movlt	r3, #45	; 0x2d
 80062fa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80062fe:	487f      	ldr	r0, [pc, #508]	; (80064fc <_printf_float+0x2e8>)
 8006300:	4b7f      	ldr	r3, [pc, #508]	; (8006500 <_printf_float+0x2ec>)
 8006302:	e7d1      	b.n	80062a8 <_printf_float+0x94>
 8006304:	6863      	ldr	r3, [r4, #4]
 8006306:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800630a:	9206      	str	r2, [sp, #24]
 800630c:	1c5a      	adds	r2, r3, #1
 800630e:	d13f      	bne.n	8006390 <_printf_float+0x17c>
 8006310:	2306      	movs	r3, #6
 8006312:	6063      	str	r3, [r4, #4]
 8006314:	9b05      	ldr	r3, [sp, #20]
 8006316:	6861      	ldr	r1, [r4, #4]
 8006318:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800631c:	2300      	movs	r3, #0
 800631e:	9303      	str	r3, [sp, #12]
 8006320:	ab0a      	add	r3, sp, #40	; 0x28
 8006322:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006326:	ab09      	add	r3, sp, #36	; 0x24
 8006328:	ec49 8b10 	vmov	d0, r8, r9
 800632c:	9300      	str	r3, [sp, #0]
 800632e:	6022      	str	r2, [r4, #0]
 8006330:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006334:	4628      	mov	r0, r5
 8006336:	f7ff fecd 	bl	80060d4 <__cvt>
 800633a:	9b06      	ldr	r3, [sp, #24]
 800633c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800633e:	2b47      	cmp	r3, #71	; 0x47
 8006340:	4680      	mov	r8, r0
 8006342:	d108      	bne.n	8006356 <_printf_float+0x142>
 8006344:	1cc8      	adds	r0, r1, #3
 8006346:	db02      	blt.n	800634e <_printf_float+0x13a>
 8006348:	6863      	ldr	r3, [r4, #4]
 800634a:	4299      	cmp	r1, r3
 800634c:	dd41      	ble.n	80063d2 <_printf_float+0x1be>
 800634e:	f1ab 0b02 	sub.w	fp, fp, #2
 8006352:	fa5f fb8b 	uxtb.w	fp, fp
 8006356:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800635a:	d820      	bhi.n	800639e <_printf_float+0x18a>
 800635c:	3901      	subs	r1, #1
 800635e:	465a      	mov	r2, fp
 8006360:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006364:	9109      	str	r1, [sp, #36]	; 0x24
 8006366:	f7ff ff17 	bl	8006198 <__exponent>
 800636a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800636c:	1813      	adds	r3, r2, r0
 800636e:	2a01      	cmp	r2, #1
 8006370:	4681      	mov	r9, r0
 8006372:	6123      	str	r3, [r4, #16]
 8006374:	dc02      	bgt.n	800637c <_printf_float+0x168>
 8006376:	6822      	ldr	r2, [r4, #0]
 8006378:	07d2      	lsls	r2, r2, #31
 800637a:	d501      	bpl.n	8006380 <_printf_float+0x16c>
 800637c:	3301      	adds	r3, #1
 800637e:	6123      	str	r3, [r4, #16]
 8006380:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006384:	2b00      	cmp	r3, #0
 8006386:	d09c      	beq.n	80062c2 <_printf_float+0xae>
 8006388:	232d      	movs	r3, #45	; 0x2d
 800638a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800638e:	e798      	b.n	80062c2 <_printf_float+0xae>
 8006390:	9a06      	ldr	r2, [sp, #24]
 8006392:	2a47      	cmp	r2, #71	; 0x47
 8006394:	d1be      	bne.n	8006314 <_printf_float+0x100>
 8006396:	2b00      	cmp	r3, #0
 8006398:	d1bc      	bne.n	8006314 <_printf_float+0x100>
 800639a:	2301      	movs	r3, #1
 800639c:	e7b9      	b.n	8006312 <_printf_float+0xfe>
 800639e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80063a2:	d118      	bne.n	80063d6 <_printf_float+0x1c2>
 80063a4:	2900      	cmp	r1, #0
 80063a6:	6863      	ldr	r3, [r4, #4]
 80063a8:	dd0b      	ble.n	80063c2 <_printf_float+0x1ae>
 80063aa:	6121      	str	r1, [r4, #16]
 80063ac:	b913      	cbnz	r3, 80063b4 <_printf_float+0x1a0>
 80063ae:	6822      	ldr	r2, [r4, #0]
 80063b0:	07d0      	lsls	r0, r2, #31
 80063b2:	d502      	bpl.n	80063ba <_printf_float+0x1a6>
 80063b4:	3301      	adds	r3, #1
 80063b6:	440b      	add	r3, r1
 80063b8:	6123      	str	r3, [r4, #16]
 80063ba:	65a1      	str	r1, [r4, #88]	; 0x58
 80063bc:	f04f 0900 	mov.w	r9, #0
 80063c0:	e7de      	b.n	8006380 <_printf_float+0x16c>
 80063c2:	b913      	cbnz	r3, 80063ca <_printf_float+0x1b6>
 80063c4:	6822      	ldr	r2, [r4, #0]
 80063c6:	07d2      	lsls	r2, r2, #31
 80063c8:	d501      	bpl.n	80063ce <_printf_float+0x1ba>
 80063ca:	3302      	adds	r3, #2
 80063cc:	e7f4      	b.n	80063b8 <_printf_float+0x1a4>
 80063ce:	2301      	movs	r3, #1
 80063d0:	e7f2      	b.n	80063b8 <_printf_float+0x1a4>
 80063d2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80063d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063d8:	4299      	cmp	r1, r3
 80063da:	db05      	blt.n	80063e8 <_printf_float+0x1d4>
 80063dc:	6823      	ldr	r3, [r4, #0]
 80063de:	6121      	str	r1, [r4, #16]
 80063e0:	07d8      	lsls	r0, r3, #31
 80063e2:	d5ea      	bpl.n	80063ba <_printf_float+0x1a6>
 80063e4:	1c4b      	adds	r3, r1, #1
 80063e6:	e7e7      	b.n	80063b8 <_printf_float+0x1a4>
 80063e8:	2900      	cmp	r1, #0
 80063ea:	bfd4      	ite	le
 80063ec:	f1c1 0202 	rsble	r2, r1, #2
 80063f0:	2201      	movgt	r2, #1
 80063f2:	4413      	add	r3, r2
 80063f4:	e7e0      	b.n	80063b8 <_printf_float+0x1a4>
 80063f6:	6823      	ldr	r3, [r4, #0]
 80063f8:	055a      	lsls	r2, r3, #21
 80063fa:	d407      	bmi.n	800640c <_printf_float+0x1f8>
 80063fc:	6923      	ldr	r3, [r4, #16]
 80063fe:	4642      	mov	r2, r8
 8006400:	4631      	mov	r1, r6
 8006402:	4628      	mov	r0, r5
 8006404:	47b8      	blx	r7
 8006406:	3001      	adds	r0, #1
 8006408:	d12c      	bne.n	8006464 <_printf_float+0x250>
 800640a:	e764      	b.n	80062d6 <_printf_float+0xc2>
 800640c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006410:	f240 80e0 	bls.w	80065d4 <_printf_float+0x3c0>
 8006414:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006418:	2200      	movs	r2, #0
 800641a:	2300      	movs	r3, #0
 800641c:	f7fa fb6c 	bl	8000af8 <__aeabi_dcmpeq>
 8006420:	2800      	cmp	r0, #0
 8006422:	d034      	beq.n	800648e <_printf_float+0x27a>
 8006424:	4a37      	ldr	r2, [pc, #220]	; (8006504 <_printf_float+0x2f0>)
 8006426:	2301      	movs	r3, #1
 8006428:	4631      	mov	r1, r6
 800642a:	4628      	mov	r0, r5
 800642c:	47b8      	blx	r7
 800642e:	3001      	adds	r0, #1
 8006430:	f43f af51 	beq.w	80062d6 <_printf_float+0xc2>
 8006434:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006438:	429a      	cmp	r2, r3
 800643a:	db02      	blt.n	8006442 <_printf_float+0x22e>
 800643c:	6823      	ldr	r3, [r4, #0]
 800643e:	07d8      	lsls	r0, r3, #31
 8006440:	d510      	bpl.n	8006464 <_printf_float+0x250>
 8006442:	ee18 3a10 	vmov	r3, s16
 8006446:	4652      	mov	r2, sl
 8006448:	4631      	mov	r1, r6
 800644a:	4628      	mov	r0, r5
 800644c:	47b8      	blx	r7
 800644e:	3001      	adds	r0, #1
 8006450:	f43f af41 	beq.w	80062d6 <_printf_float+0xc2>
 8006454:	f04f 0800 	mov.w	r8, #0
 8006458:	f104 091a 	add.w	r9, r4, #26
 800645c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800645e:	3b01      	subs	r3, #1
 8006460:	4543      	cmp	r3, r8
 8006462:	dc09      	bgt.n	8006478 <_printf_float+0x264>
 8006464:	6823      	ldr	r3, [r4, #0]
 8006466:	079b      	lsls	r3, r3, #30
 8006468:	f100 8105 	bmi.w	8006676 <_printf_float+0x462>
 800646c:	68e0      	ldr	r0, [r4, #12]
 800646e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006470:	4298      	cmp	r0, r3
 8006472:	bfb8      	it	lt
 8006474:	4618      	movlt	r0, r3
 8006476:	e730      	b.n	80062da <_printf_float+0xc6>
 8006478:	2301      	movs	r3, #1
 800647a:	464a      	mov	r2, r9
 800647c:	4631      	mov	r1, r6
 800647e:	4628      	mov	r0, r5
 8006480:	47b8      	blx	r7
 8006482:	3001      	adds	r0, #1
 8006484:	f43f af27 	beq.w	80062d6 <_printf_float+0xc2>
 8006488:	f108 0801 	add.w	r8, r8, #1
 800648c:	e7e6      	b.n	800645c <_printf_float+0x248>
 800648e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006490:	2b00      	cmp	r3, #0
 8006492:	dc39      	bgt.n	8006508 <_printf_float+0x2f4>
 8006494:	4a1b      	ldr	r2, [pc, #108]	; (8006504 <_printf_float+0x2f0>)
 8006496:	2301      	movs	r3, #1
 8006498:	4631      	mov	r1, r6
 800649a:	4628      	mov	r0, r5
 800649c:	47b8      	blx	r7
 800649e:	3001      	adds	r0, #1
 80064a0:	f43f af19 	beq.w	80062d6 <_printf_float+0xc2>
 80064a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064a8:	4313      	orrs	r3, r2
 80064aa:	d102      	bne.n	80064b2 <_printf_float+0x29e>
 80064ac:	6823      	ldr	r3, [r4, #0]
 80064ae:	07d9      	lsls	r1, r3, #31
 80064b0:	d5d8      	bpl.n	8006464 <_printf_float+0x250>
 80064b2:	ee18 3a10 	vmov	r3, s16
 80064b6:	4652      	mov	r2, sl
 80064b8:	4631      	mov	r1, r6
 80064ba:	4628      	mov	r0, r5
 80064bc:	47b8      	blx	r7
 80064be:	3001      	adds	r0, #1
 80064c0:	f43f af09 	beq.w	80062d6 <_printf_float+0xc2>
 80064c4:	f04f 0900 	mov.w	r9, #0
 80064c8:	f104 0a1a 	add.w	sl, r4, #26
 80064cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064ce:	425b      	negs	r3, r3
 80064d0:	454b      	cmp	r3, r9
 80064d2:	dc01      	bgt.n	80064d8 <_printf_float+0x2c4>
 80064d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064d6:	e792      	b.n	80063fe <_printf_float+0x1ea>
 80064d8:	2301      	movs	r3, #1
 80064da:	4652      	mov	r2, sl
 80064dc:	4631      	mov	r1, r6
 80064de:	4628      	mov	r0, r5
 80064e0:	47b8      	blx	r7
 80064e2:	3001      	adds	r0, #1
 80064e4:	f43f aef7 	beq.w	80062d6 <_printf_float+0xc2>
 80064e8:	f109 0901 	add.w	r9, r9, #1
 80064ec:	e7ee      	b.n	80064cc <_printf_float+0x2b8>
 80064ee:	bf00      	nop
 80064f0:	7fefffff 	.word	0x7fefffff
 80064f4:	0800cab8 	.word	0x0800cab8
 80064f8:	0800cabc 	.word	0x0800cabc
 80064fc:	0800cac4 	.word	0x0800cac4
 8006500:	0800cac0 	.word	0x0800cac0
 8006504:	0800ceb9 	.word	0x0800ceb9
 8006508:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800650a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800650c:	429a      	cmp	r2, r3
 800650e:	bfa8      	it	ge
 8006510:	461a      	movge	r2, r3
 8006512:	2a00      	cmp	r2, #0
 8006514:	4691      	mov	r9, r2
 8006516:	dc37      	bgt.n	8006588 <_printf_float+0x374>
 8006518:	f04f 0b00 	mov.w	fp, #0
 800651c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006520:	f104 021a 	add.w	r2, r4, #26
 8006524:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006526:	9305      	str	r3, [sp, #20]
 8006528:	eba3 0309 	sub.w	r3, r3, r9
 800652c:	455b      	cmp	r3, fp
 800652e:	dc33      	bgt.n	8006598 <_printf_float+0x384>
 8006530:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006534:	429a      	cmp	r2, r3
 8006536:	db3b      	blt.n	80065b0 <_printf_float+0x39c>
 8006538:	6823      	ldr	r3, [r4, #0]
 800653a:	07da      	lsls	r2, r3, #31
 800653c:	d438      	bmi.n	80065b0 <_printf_float+0x39c>
 800653e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006540:	9a05      	ldr	r2, [sp, #20]
 8006542:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006544:	1a9a      	subs	r2, r3, r2
 8006546:	eba3 0901 	sub.w	r9, r3, r1
 800654a:	4591      	cmp	r9, r2
 800654c:	bfa8      	it	ge
 800654e:	4691      	movge	r9, r2
 8006550:	f1b9 0f00 	cmp.w	r9, #0
 8006554:	dc35      	bgt.n	80065c2 <_printf_float+0x3ae>
 8006556:	f04f 0800 	mov.w	r8, #0
 800655a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800655e:	f104 0a1a 	add.w	sl, r4, #26
 8006562:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006566:	1a9b      	subs	r3, r3, r2
 8006568:	eba3 0309 	sub.w	r3, r3, r9
 800656c:	4543      	cmp	r3, r8
 800656e:	f77f af79 	ble.w	8006464 <_printf_float+0x250>
 8006572:	2301      	movs	r3, #1
 8006574:	4652      	mov	r2, sl
 8006576:	4631      	mov	r1, r6
 8006578:	4628      	mov	r0, r5
 800657a:	47b8      	blx	r7
 800657c:	3001      	adds	r0, #1
 800657e:	f43f aeaa 	beq.w	80062d6 <_printf_float+0xc2>
 8006582:	f108 0801 	add.w	r8, r8, #1
 8006586:	e7ec      	b.n	8006562 <_printf_float+0x34e>
 8006588:	4613      	mov	r3, r2
 800658a:	4631      	mov	r1, r6
 800658c:	4642      	mov	r2, r8
 800658e:	4628      	mov	r0, r5
 8006590:	47b8      	blx	r7
 8006592:	3001      	adds	r0, #1
 8006594:	d1c0      	bne.n	8006518 <_printf_float+0x304>
 8006596:	e69e      	b.n	80062d6 <_printf_float+0xc2>
 8006598:	2301      	movs	r3, #1
 800659a:	4631      	mov	r1, r6
 800659c:	4628      	mov	r0, r5
 800659e:	9205      	str	r2, [sp, #20]
 80065a0:	47b8      	blx	r7
 80065a2:	3001      	adds	r0, #1
 80065a4:	f43f ae97 	beq.w	80062d6 <_printf_float+0xc2>
 80065a8:	9a05      	ldr	r2, [sp, #20]
 80065aa:	f10b 0b01 	add.w	fp, fp, #1
 80065ae:	e7b9      	b.n	8006524 <_printf_float+0x310>
 80065b0:	ee18 3a10 	vmov	r3, s16
 80065b4:	4652      	mov	r2, sl
 80065b6:	4631      	mov	r1, r6
 80065b8:	4628      	mov	r0, r5
 80065ba:	47b8      	blx	r7
 80065bc:	3001      	adds	r0, #1
 80065be:	d1be      	bne.n	800653e <_printf_float+0x32a>
 80065c0:	e689      	b.n	80062d6 <_printf_float+0xc2>
 80065c2:	9a05      	ldr	r2, [sp, #20]
 80065c4:	464b      	mov	r3, r9
 80065c6:	4442      	add	r2, r8
 80065c8:	4631      	mov	r1, r6
 80065ca:	4628      	mov	r0, r5
 80065cc:	47b8      	blx	r7
 80065ce:	3001      	adds	r0, #1
 80065d0:	d1c1      	bne.n	8006556 <_printf_float+0x342>
 80065d2:	e680      	b.n	80062d6 <_printf_float+0xc2>
 80065d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065d6:	2a01      	cmp	r2, #1
 80065d8:	dc01      	bgt.n	80065de <_printf_float+0x3ca>
 80065da:	07db      	lsls	r3, r3, #31
 80065dc:	d538      	bpl.n	8006650 <_printf_float+0x43c>
 80065de:	2301      	movs	r3, #1
 80065e0:	4642      	mov	r2, r8
 80065e2:	4631      	mov	r1, r6
 80065e4:	4628      	mov	r0, r5
 80065e6:	47b8      	blx	r7
 80065e8:	3001      	adds	r0, #1
 80065ea:	f43f ae74 	beq.w	80062d6 <_printf_float+0xc2>
 80065ee:	ee18 3a10 	vmov	r3, s16
 80065f2:	4652      	mov	r2, sl
 80065f4:	4631      	mov	r1, r6
 80065f6:	4628      	mov	r0, r5
 80065f8:	47b8      	blx	r7
 80065fa:	3001      	adds	r0, #1
 80065fc:	f43f ae6b 	beq.w	80062d6 <_printf_float+0xc2>
 8006600:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006604:	2200      	movs	r2, #0
 8006606:	2300      	movs	r3, #0
 8006608:	f7fa fa76 	bl	8000af8 <__aeabi_dcmpeq>
 800660c:	b9d8      	cbnz	r0, 8006646 <_printf_float+0x432>
 800660e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006610:	f108 0201 	add.w	r2, r8, #1
 8006614:	3b01      	subs	r3, #1
 8006616:	4631      	mov	r1, r6
 8006618:	4628      	mov	r0, r5
 800661a:	47b8      	blx	r7
 800661c:	3001      	adds	r0, #1
 800661e:	d10e      	bne.n	800663e <_printf_float+0x42a>
 8006620:	e659      	b.n	80062d6 <_printf_float+0xc2>
 8006622:	2301      	movs	r3, #1
 8006624:	4652      	mov	r2, sl
 8006626:	4631      	mov	r1, r6
 8006628:	4628      	mov	r0, r5
 800662a:	47b8      	blx	r7
 800662c:	3001      	adds	r0, #1
 800662e:	f43f ae52 	beq.w	80062d6 <_printf_float+0xc2>
 8006632:	f108 0801 	add.w	r8, r8, #1
 8006636:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006638:	3b01      	subs	r3, #1
 800663a:	4543      	cmp	r3, r8
 800663c:	dcf1      	bgt.n	8006622 <_printf_float+0x40e>
 800663e:	464b      	mov	r3, r9
 8006640:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006644:	e6dc      	b.n	8006400 <_printf_float+0x1ec>
 8006646:	f04f 0800 	mov.w	r8, #0
 800664a:	f104 0a1a 	add.w	sl, r4, #26
 800664e:	e7f2      	b.n	8006636 <_printf_float+0x422>
 8006650:	2301      	movs	r3, #1
 8006652:	4642      	mov	r2, r8
 8006654:	e7df      	b.n	8006616 <_printf_float+0x402>
 8006656:	2301      	movs	r3, #1
 8006658:	464a      	mov	r2, r9
 800665a:	4631      	mov	r1, r6
 800665c:	4628      	mov	r0, r5
 800665e:	47b8      	blx	r7
 8006660:	3001      	adds	r0, #1
 8006662:	f43f ae38 	beq.w	80062d6 <_printf_float+0xc2>
 8006666:	f108 0801 	add.w	r8, r8, #1
 800666a:	68e3      	ldr	r3, [r4, #12]
 800666c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800666e:	1a5b      	subs	r3, r3, r1
 8006670:	4543      	cmp	r3, r8
 8006672:	dcf0      	bgt.n	8006656 <_printf_float+0x442>
 8006674:	e6fa      	b.n	800646c <_printf_float+0x258>
 8006676:	f04f 0800 	mov.w	r8, #0
 800667a:	f104 0919 	add.w	r9, r4, #25
 800667e:	e7f4      	b.n	800666a <_printf_float+0x456>

08006680 <_printf_common>:
 8006680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006684:	4616      	mov	r6, r2
 8006686:	4699      	mov	r9, r3
 8006688:	688a      	ldr	r2, [r1, #8]
 800668a:	690b      	ldr	r3, [r1, #16]
 800668c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006690:	4293      	cmp	r3, r2
 8006692:	bfb8      	it	lt
 8006694:	4613      	movlt	r3, r2
 8006696:	6033      	str	r3, [r6, #0]
 8006698:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800669c:	4607      	mov	r7, r0
 800669e:	460c      	mov	r4, r1
 80066a0:	b10a      	cbz	r2, 80066a6 <_printf_common+0x26>
 80066a2:	3301      	adds	r3, #1
 80066a4:	6033      	str	r3, [r6, #0]
 80066a6:	6823      	ldr	r3, [r4, #0]
 80066a8:	0699      	lsls	r1, r3, #26
 80066aa:	bf42      	ittt	mi
 80066ac:	6833      	ldrmi	r3, [r6, #0]
 80066ae:	3302      	addmi	r3, #2
 80066b0:	6033      	strmi	r3, [r6, #0]
 80066b2:	6825      	ldr	r5, [r4, #0]
 80066b4:	f015 0506 	ands.w	r5, r5, #6
 80066b8:	d106      	bne.n	80066c8 <_printf_common+0x48>
 80066ba:	f104 0a19 	add.w	sl, r4, #25
 80066be:	68e3      	ldr	r3, [r4, #12]
 80066c0:	6832      	ldr	r2, [r6, #0]
 80066c2:	1a9b      	subs	r3, r3, r2
 80066c4:	42ab      	cmp	r3, r5
 80066c6:	dc26      	bgt.n	8006716 <_printf_common+0x96>
 80066c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80066cc:	1e13      	subs	r3, r2, #0
 80066ce:	6822      	ldr	r2, [r4, #0]
 80066d0:	bf18      	it	ne
 80066d2:	2301      	movne	r3, #1
 80066d4:	0692      	lsls	r2, r2, #26
 80066d6:	d42b      	bmi.n	8006730 <_printf_common+0xb0>
 80066d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80066dc:	4649      	mov	r1, r9
 80066de:	4638      	mov	r0, r7
 80066e0:	47c0      	blx	r8
 80066e2:	3001      	adds	r0, #1
 80066e4:	d01e      	beq.n	8006724 <_printf_common+0xa4>
 80066e6:	6823      	ldr	r3, [r4, #0]
 80066e8:	68e5      	ldr	r5, [r4, #12]
 80066ea:	6832      	ldr	r2, [r6, #0]
 80066ec:	f003 0306 	and.w	r3, r3, #6
 80066f0:	2b04      	cmp	r3, #4
 80066f2:	bf08      	it	eq
 80066f4:	1aad      	subeq	r5, r5, r2
 80066f6:	68a3      	ldr	r3, [r4, #8]
 80066f8:	6922      	ldr	r2, [r4, #16]
 80066fa:	bf0c      	ite	eq
 80066fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006700:	2500      	movne	r5, #0
 8006702:	4293      	cmp	r3, r2
 8006704:	bfc4      	itt	gt
 8006706:	1a9b      	subgt	r3, r3, r2
 8006708:	18ed      	addgt	r5, r5, r3
 800670a:	2600      	movs	r6, #0
 800670c:	341a      	adds	r4, #26
 800670e:	42b5      	cmp	r5, r6
 8006710:	d11a      	bne.n	8006748 <_printf_common+0xc8>
 8006712:	2000      	movs	r0, #0
 8006714:	e008      	b.n	8006728 <_printf_common+0xa8>
 8006716:	2301      	movs	r3, #1
 8006718:	4652      	mov	r2, sl
 800671a:	4649      	mov	r1, r9
 800671c:	4638      	mov	r0, r7
 800671e:	47c0      	blx	r8
 8006720:	3001      	adds	r0, #1
 8006722:	d103      	bne.n	800672c <_printf_common+0xac>
 8006724:	f04f 30ff 	mov.w	r0, #4294967295
 8006728:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800672c:	3501      	adds	r5, #1
 800672e:	e7c6      	b.n	80066be <_printf_common+0x3e>
 8006730:	18e1      	adds	r1, r4, r3
 8006732:	1c5a      	adds	r2, r3, #1
 8006734:	2030      	movs	r0, #48	; 0x30
 8006736:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800673a:	4422      	add	r2, r4
 800673c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006740:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006744:	3302      	adds	r3, #2
 8006746:	e7c7      	b.n	80066d8 <_printf_common+0x58>
 8006748:	2301      	movs	r3, #1
 800674a:	4622      	mov	r2, r4
 800674c:	4649      	mov	r1, r9
 800674e:	4638      	mov	r0, r7
 8006750:	47c0      	blx	r8
 8006752:	3001      	adds	r0, #1
 8006754:	d0e6      	beq.n	8006724 <_printf_common+0xa4>
 8006756:	3601      	adds	r6, #1
 8006758:	e7d9      	b.n	800670e <_printf_common+0x8e>
	...

0800675c <_printf_i>:
 800675c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006760:	7e0f      	ldrb	r7, [r1, #24]
 8006762:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006764:	2f78      	cmp	r7, #120	; 0x78
 8006766:	4691      	mov	r9, r2
 8006768:	4680      	mov	r8, r0
 800676a:	460c      	mov	r4, r1
 800676c:	469a      	mov	sl, r3
 800676e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006772:	d807      	bhi.n	8006784 <_printf_i+0x28>
 8006774:	2f62      	cmp	r7, #98	; 0x62
 8006776:	d80a      	bhi.n	800678e <_printf_i+0x32>
 8006778:	2f00      	cmp	r7, #0
 800677a:	f000 80d8 	beq.w	800692e <_printf_i+0x1d2>
 800677e:	2f58      	cmp	r7, #88	; 0x58
 8006780:	f000 80a3 	beq.w	80068ca <_printf_i+0x16e>
 8006784:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006788:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800678c:	e03a      	b.n	8006804 <_printf_i+0xa8>
 800678e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006792:	2b15      	cmp	r3, #21
 8006794:	d8f6      	bhi.n	8006784 <_printf_i+0x28>
 8006796:	a101      	add	r1, pc, #4	; (adr r1, 800679c <_printf_i+0x40>)
 8006798:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800679c:	080067f5 	.word	0x080067f5
 80067a0:	08006809 	.word	0x08006809
 80067a4:	08006785 	.word	0x08006785
 80067a8:	08006785 	.word	0x08006785
 80067ac:	08006785 	.word	0x08006785
 80067b0:	08006785 	.word	0x08006785
 80067b4:	08006809 	.word	0x08006809
 80067b8:	08006785 	.word	0x08006785
 80067bc:	08006785 	.word	0x08006785
 80067c0:	08006785 	.word	0x08006785
 80067c4:	08006785 	.word	0x08006785
 80067c8:	08006915 	.word	0x08006915
 80067cc:	08006839 	.word	0x08006839
 80067d0:	080068f7 	.word	0x080068f7
 80067d4:	08006785 	.word	0x08006785
 80067d8:	08006785 	.word	0x08006785
 80067dc:	08006937 	.word	0x08006937
 80067e0:	08006785 	.word	0x08006785
 80067e4:	08006839 	.word	0x08006839
 80067e8:	08006785 	.word	0x08006785
 80067ec:	08006785 	.word	0x08006785
 80067f0:	080068ff 	.word	0x080068ff
 80067f4:	682b      	ldr	r3, [r5, #0]
 80067f6:	1d1a      	adds	r2, r3, #4
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	602a      	str	r2, [r5, #0]
 80067fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006800:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006804:	2301      	movs	r3, #1
 8006806:	e0a3      	b.n	8006950 <_printf_i+0x1f4>
 8006808:	6820      	ldr	r0, [r4, #0]
 800680a:	6829      	ldr	r1, [r5, #0]
 800680c:	0606      	lsls	r6, r0, #24
 800680e:	f101 0304 	add.w	r3, r1, #4
 8006812:	d50a      	bpl.n	800682a <_printf_i+0xce>
 8006814:	680e      	ldr	r6, [r1, #0]
 8006816:	602b      	str	r3, [r5, #0]
 8006818:	2e00      	cmp	r6, #0
 800681a:	da03      	bge.n	8006824 <_printf_i+0xc8>
 800681c:	232d      	movs	r3, #45	; 0x2d
 800681e:	4276      	negs	r6, r6
 8006820:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006824:	485e      	ldr	r0, [pc, #376]	; (80069a0 <_printf_i+0x244>)
 8006826:	230a      	movs	r3, #10
 8006828:	e019      	b.n	800685e <_printf_i+0x102>
 800682a:	680e      	ldr	r6, [r1, #0]
 800682c:	602b      	str	r3, [r5, #0]
 800682e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006832:	bf18      	it	ne
 8006834:	b236      	sxthne	r6, r6
 8006836:	e7ef      	b.n	8006818 <_printf_i+0xbc>
 8006838:	682b      	ldr	r3, [r5, #0]
 800683a:	6820      	ldr	r0, [r4, #0]
 800683c:	1d19      	adds	r1, r3, #4
 800683e:	6029      	str	r1, [r5, #0]
 8006840:	0601      	lsls	r1, r0, #24
 8006842:	d501      	bpl.n	8006848 <_printf_i+0xec>
 8006844:	681e      	ldr	r6, [r3, #0]
 8006846:	e002      	b.n	800684e <_printf_i+0xf2>
 8006848:	0646      	lsls	r6, r0, #25
 800684a:	d5fb      	bpl.n	8006844 <_printf_i+0xe8>
 800684c:	881e      	ldrh	r6, [r3, #0]
 800684e:	4854      	ldr	r0, [pc, #336]	; (80069a0 <_printf_i+0x244>)
 8006850:	2f6f      	cmp	r7, #111	; 0x6f
 8006852:	bf0c      	ite	eq
 8006854:	2308      	moveq	r3, #8
 8006856:	230a      	movne	r3, #10
 8006858:	2100      	movs	r1, #0
 800685a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800685e:	6865      	ldr	r5, [r4, #4]
 8006860:	60a5      	str	r5, [r4, #8]
 8006862:	2d00      	cmp	r5, #0
 8006864:	bfa2      	ittt	ge
 8006866:	6821      	ldrge	r1, [r4, #0]
 8006868:	f021 0104 	bicge.w	r1, r1, #4
 800686c:	6021      	strge	r1, [r4, #0]
 800686e:	b90e      	cbnz	r6, 8006874 <_printf_i+0x118>
 8006870:	2d00      	cmp	r5, #0
 8006872:	d04d      	beq.n	8006910 <_printf_i+0x1b4>
 8006874:	4615      	mov	r5, r2
 8006876:	fbb6 f1f3 	udiv	r1, r6, r3
 800687a:	fb03 6711 	mls	r7, r3, r1, r6
 800687e:	5dc7      	ldrb	r7, [r0, r7]
 8006880:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006884:	4637      	mov	r7, r6
 8006886:	42bb      	cmp	r3, r7
 8006888:	460e      	mov	r6, r1
 800688a:	d9f4      	bls.n	8006876 <_printf_i+0x11a>
 800688c:	2b08      	cmp	r3, #8
 800688e:	d10b      	bne.n	80068a8 <_printf_i+0x14c>
 8006890:	6823      	ldr	r3, [r4, #0]
 8006892:	07de      	lsls	r6, r3, #31
 8006894:	d508      	bpl.n	80068a8 <_printf_i+0x14c>
 8006896:	6923      	ldr	r3, [r4, #16]
 8006898:	6861      	ldr	r1, [r4, #4]
 800689a:	4299      	cmp	r1, r3
 800689c:	bfde      	ittt	le
 800689e:	2330      	movle	r3, #48	; 0x30
 80068a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80068a4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80068a8:	1b52      	subs	r2, r2, r5
 80068aa:	6122      	str	r2, [r4, #16]
 80068ac:	f8cd a000 	str.w	sl, [sp]
 80068b0:	464b      	mov	r3, r9
 80068b2:	aa03      	add	r2, sp, #12
 80068b4:	4621      	mov	r1, r4
 80068b6:	4640      	mov	r0, r8
 80068b8:	f7ff fee2 	bl	8006680 <_printf_common>
 80068bc:	3001      	adds	r0, #1
 80068be:	d14c      	bne.n	800695a <_printf_i+0x1fe>
 80068c0:	f04f 30ff 	mov.w	r0, #4294967295
 80068c4:	b004      	add	sp, #16
 80068c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068ca:	4835      	ldr	r0, [pc, #212]	; (80069a0 <_printf_i+0x244>)
 80068cc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80068d0:	6829      	ldr	r1, [r5, #0]
 80068d2:	6823      	ldr	r3, [r4, #0]
 80068d4:	f851 6b04 	ldr.w	r6, [r1], #4
 80068d8:	6029      	str	r1, [r5, #0]
 80068da:	061d      	lsls	r5, r3, #24
 80068dc:	d514      	bpl.n	8006908 <_printf_i+0x1ac>
 80068de:	07df      	lsls	r7, r3, #31
 80068e0:	bf44      	itt	mi
 80068e2:	f043 0320 	orrmi.w	r3, r3, #32
 80068e6:	6023      	strmi	r3, [r4, #0]
 80068e8:	b91e      	cbnz	r6, 80068f2 <_printf_i+0x196>
 80068ea:	6823      	ldr	r3, [r4, #0]
 80068ec:	f023 0320 	bic.w	r3, r3, #32
 80068f0:	6023      	str	r3, [r4, #0]
 80068f2:	2310      	movs	r3, #16
 80068f4:	e7b0      	b.n	8006858 <_printf_i+0xfc>
 80068f6:	6823      	ldr	r3, [r4, #0]
 80068f8:	f043 0320 	orr.w	r3, r3, #32
 80068fc:	6023      	str	r3, [r4, #0]
 80068fe:	2378      	movs	r3, #120	; 0x78
 8006900:	4828      	ldr	r0, [pc, #160]	; (80069a4 <_printf_i+0x248>)
 8006902:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006906:	e7e3      	b.n	80068d0 <_printf_i+0x174>
 8006908:	0659      	lsls	r1, r3, #25
 800690a:	bf48      	it	mi
 800690c:	b2b6      	uxthmi	r6, r6
 800690e:	e7e6      	b.n	80068de <_printf_i+0x182>
 8006910:	4615      	mov	r5, r2
 8006912:	e7bb      	b.n	800688c <_printf_i+0x130>
 8006914:	682b      	ldr	r3, [r5, #0]
 8006916:	6826      	ldr	r6, [r4, #0]
 8006918:	6961      	ldr	r1, [r4, #20]
 800691a:	1d18      	adds	r0, r3, #4
 800691c:	6028      	str	r0, [r5, #0]
 800691e:	0635      	lsls	r5, r6, #24
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	d501      	bpl.n	8006928 <_printf_i+0x1cc>
 8006924:	6019      	str	r1, [r3, #0]
 8006926:	e002      	b.n	800692e <_printf_i+0x1d2>
 8006928:	0670      	lsls	r0, r6, #25
 800692a:	d5fb      	bpl.n	8006924 <_printf_i+0x1c8>
 800692c:	8019      	strh	r1, [r3, #0]
 800692e:	2300      	movs	r3, #0
 8006930:	6123      	str	r3, [r4, #16]
 8006932:	4615      	mov	r5, r2
 8006934:	e7ba      	b.n	80068ac <_printf_i+0x150>
 8006936:	682b      	ldr	r3, [r5, #0]
 8006938:	1d1a      	adds	r2, r3, #4
 800693a:	602a      	str	r2, [r5, #0]
 800693c:	681d      	ldr	r5, [r3, #0]
 800693e:	6862      	ldr	r2, [r4, #4]
 8006940:	2100      	movs	r1, #0
 8006942:	4628      	mov	r0, r5
 8006944:	f7f9 fc64 	bl	8000210 <memchr>
 8006948:	b108      	cbz	r0, 800694e <_printf_i+0x1f2>
 800694a:	1b40      	subs	r0, r0, r5
 800694c:	6060      	str	r0, [r4, #4]
 800694e:	6863      	ldr	r3, [r4, #4]
 8006950:	6123      	str	r3, [r4, #16]
 8006952:	2300      	movs	r3, #0
 8006954:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006958:	e7a8      	b.n	80068ac <_printf_i+0x150>
 800695a:	6923      	ldr	r3, [r4, #16]
 800695c:	462a      	mov	r2, r5
 800695e:	4649      	mov	r1, r9
 8006960:	4640      	mov	r0, r8
 8006962:	47d0      	blx	sl
 8006964:	3001      	adds	r0, #1
 8006966:	d0ab      	beq.n	80068c0 <_printf_i+0x164>
 8006968:	6823      	ldr	r3, [r4, #0]
 800696a:	079b      	lsls	r3, r3, #30
 800696c:	d413      	bmi.n	8006996 <_printf_i+0x23a>
 800696e:	68e0      	ldr	r0, [r4, #12]
 8006970:	9b03      	ldr	r3, [sp, #12]
 8006972:	4298      	cmp	r0, r3
 8006974:	bfb8      	it	lt
 8006976:	4618      	movlt	r0, r3
 8006978:	e7a4      	b.n	80068c4 <_printf_i+0x168>
 800697a:	2301      	movs	r3, #1
 800697c:	4632      	mov	r2, r6
 800697e:	4649      	mov	r1, r9
 8006980:	4640      	mov	r0, r8
 8006982:	47d0      	blx	sl
 8006984:	3001      	adds	r0, #1
 8006986:	d09b      	beq.n	80068c0 <_printf_i+0x164>
 8006988:	3501      	adds	r5, #1
 800698a:	68e3      	ldr	r3, [r4, #12]
 800698c:	9903      	ldr	r1, [sp, #12]
 800698e:	1a5b      	subs	r3, r3, r1
 8006990:	42ab      	cmp	r3, r5
 8006992:	dcf2      	bgt.n	800697a <_printf_i+0x21e>
 8006994:	e7eb      	b.n	800696e <_printf_i+0x212>
 8006996:	2500      	movs	r5, #0
 8006998:	f104 0619 	add.w	r6, r4, #25
 800699c:	e7f5      	b.n	800698a <_printf_i+0x22e>
 800699e:	bf00      	nop
 80069a0:	0800cac8 	.word	0x0800cac8
 80069a4:	0800cad9 	.word	0x0800cad9

080069a8 <_scanf_float>:
 80069a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069ac:	b087      	sub	sp, #28
 80069ae:	4617      	mov	r7, r2
 80069b0:	9303      	str	r3, [sp, #12]
 80069b2:	688b      	ldr	r3, [r1, #8]
 80069b4:	1e5a      	subs	r2, r3, #1
 80069b6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80069ba:	bf83      	ittte	hi
 80069bc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80069c0:	195b      	addhi	r3, r3, r5
 80069c2:	9302      	strhi	r3, [sp, #8]
 80069c4:	2300      	movls	r3, #0
 80069c6:	bf86      	itte	hi
 80069c8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80069cc:	608b      	strhi	r3, [r1, #8]
 80069ce:	9302      	strls	r3, [sp, #8]
 80069d0:	680b      	ldr	r3, [r1, #0]
 80069d2:	468b      	mov	fp, r1
 80069d4:	2500      	movs	r5, #0
 80069d6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80069da:	f84b 3b1c 	str.w	r3, [fp], #28
 80069de:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80069e2:	4680      	mov	r8, r0
 80069e4:	460c      	mov	r4, r1
 80069e6:	465e      	mov	r6, fp
 80069e8:	46aa      	mov	sl, r5
 80069ea:	46a9      	mov	r9, r5
 80069ec:	9501      	str	r5, [sp, #4]
 80069ee:	68a2      	ldr	r2, [r4, #8]
 80069f0:	b152      	cbz	r2, 8006a08 <_scanf_float+0x60>
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	781b      	ldrb	r3, [r3, #0]
 80069f6:	2b4e      	cmp	r3, #78	; 0x4e
 80069f8:	d864      	bhi.n	8006ac4 <_scanf_float+0x11c>
 80069fa:	2b40      	cmp	r3, #64	; 0x40
 80069fc:	d83c      	bhi.n	8006a78 <_scanf_float+0xd0>
 80069fe:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006a02:	b2c8      	uxtb	r0, r1
 8006a04:	280e      	cmp	r0, #14
 8006a06:	d93a      	bls.n	8006a7e <_scanf_float+0xd6>
 8006a08:	f1b9 0f00 	cmp.w	r9, #0
 8006a0c:	d003      	beq.n	8006a16 <_scanf_float+0x6e>
 8006a0e:	6823      	ldr	r3, [r4, #0]
 8006a10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a14:	6023      	str	r3, [r4, #0]
 8006a16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a1a:	f1ba 0f01 	cmp.w	sl, #1
 8006a1e:	f200 8113 	bhi.w	8006c48 <_scanf_float+0x2a0>
 8006a22:	455e      	cmp	r6, fp
 8006a24:	f200 8105 	bhi.w	8006c32 <_scanf_float+0x28a>
 8006a28:	2501      	movs	r5, #1
 8006a2a:	4628      	mov	r0, r5
 8006a2c:	b007      	add	sp, #28
 8006a2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a32:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006a36:	2a0d      	cmp	r2, #13
 8006a38:	d8e6      	bhi.n	8006a08 <_scanf_float+0x60>
 8006a3a:	a101      	add	r1, pc, #4	; (adr r1, 8006a40 <_scanf_float+0x98>)
 8006a3c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006a40:	08006b7f 	.word	0x08006b7f
 8006a44:	08006a09 	.word	0x08006a09
 8006a48:	08006a09 	.word	0x08006a09
 8006a4c:	08006a09 	.word	0x08006a09
 8006a50:	08006bdf 	.word	0x08006bdf
 8006a54:	08006bb7 	.word	0x08006bb7
 8006a58:	08006a09 	.word	0x08006a09
 8006a5c:	08006a09 	.word	0x08006a09
 8006a60:	08006b8d 	.word	0x08006b8d
 8006a64:	08006a09 	.word	0x08006a09
 8006a68:	08006a09 	.word	0x08006a09
 8006a6c:	08006a09 	.word	0x08006a09
 8006a70:	08006a09 	.word	0x08006a09
 8006a74:	08006b45 	.word	0x08006b45
 8006a78:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006a7c:	e7db      	b.n	8006a36 <_scanf_float+0x8e>
 8006a7e:	290e      	cmp	r1, #14
 8006a80:	d8c2      	bhi.n	8006a08 <_scanf_float+0x60>
 8006a82:	a001      	add	r0, pc, #4	; (adr r0, 8006a88 <_scanf_float+0xe0>)
 8006a84:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006a88:	08006b37 	.word	0x08006b37
 8006a8c:	08006a09 	.word	0x08006a09
 8006a90:	08006b37 	.word	0x08006b37
 8006a94:	08006bcb 	.word	0x08006bcb
 8006a98:	08006a09 	.word	0x08006a09
 8006a9c:	08006ae5 	.word	0x08006ae5
 8006aa0:	08006b21 	.word	0x08006b21
 8006aa4:	08006b21 	.word	0x08006b21
 8006aa8:	08006b21 	.word	0x08006b21
 8006aac:	08006b21 	.word	0x08006b21
 8006ab0:	08006b21 	.word	0x08006b21
 8006ab4:	08006b21 	.word	0x08006b21
 8006ab8:	08006b21 	.word	0x08006b21
 8006abc:	08006b21 	.word	0x08006b21
 8006ac0:	08006b21 	.word	0x08006b21
 8006ac4:	2b6e      	cmp	r3, #110	; 0x6e
 8006ac6:	d809      	bhi.n	8006adc <_scanf_float+0x134>
 8006ac8:	2b60      	cmp	r3, #96	; 0x60
 8006aca:	d8b2      	bhi.n	8006a32 <_scanf_float+0x8a>
 8006acc:	2b54      	cmp	r3, #84	; 0x54
 8006ace:	d077      	beq.n	8006bc0 <_scanf_float+0x218>
 8006ad0:	2b59      	cmp	r3, #89	; 0x59
 8006ad2:	d199      	bne.n	8006a08 <_scanf_float+0x60>
 8006ad4:	2d07      	cmp	r5, #7
 8006ad6:	d197      	bne.n	8006a08 <_scanf_float+0x60>
 8006ad8:	2508      	movs	r5, #8
 8006ada:	e029      	b.n	8006b30 <_scanf_float+0x188>
 8006adc:	2b74      	cmp	r3, #116	; 0x74
 8006ade:	d06f      	beq.n	8006bc0 <_scanf_float+0x218>
 8006ae0:	2b79      	cmp	r3, #121	; 0x79
 8006ae2:	e7f6      	b.n	8006ad2 <_scanf_float+0x12a>
 8006ae4:	6821      	ldr	r1, [r4, #0]
 8006ae6:	05c8      	lsls	r0, r1, #23
 8006ae8:	d51a      	bpl.n	8006b20 <_scanf_float+0x178>
 8006aea:	9b02      	ldr	r3, [sp, #8]
 8006aec:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006af0:	6021      	str	r1, [r4, #0]
 8006af2:	f109 0901 	add.w	r9, r9, #1
 8006af6:	b11b      	cbz	r3, 8006b00 <_scanf_float+0x158>
 8006af8:	3b01      	subs	r3, #1
 8006afa:	3201      	adds	r2, #1
 8006afc:	9302      	str	r3, [sp, #8]
 8006afe:	60a2      	str	r2, [r4, #8]
 8006b00:	68a3      	ldr	r3, [r4, #8]
 8006b02:	3b01      	subs	r3, #1
 8006b04:	60a3      	str	r3, [r4, #8]
 8006b06:	6923      	ldr	r3, [r4, #16]
 8006b08:	3301      	adds	r3, #1
 8006b0a:	6123      	str	r3, [r4, #16]
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	3b01      	subs	r3, #1
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	607b      	str	r3, [r7, #4]
 8006b14:	f340 8084 	ble.w	8006c20 <_scanf_float+0x278>
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	3301      	adds	r3, #1
 8006b1c:	603b      	str	r3, [r7, #0]
 8006b1e:	e766      	b.n	80069ee <_scanf_float+0x46>
 8006b20:	eb1a 0f05 	cmn.w	sl, r5
 8006b24:	f47f af70 	bne.w	8006a08 <_scanf_float+0x60>
 8006b28:	6822      	ldr	r2, [r4, #0]
 8006b2a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006b2e:	6022      	str	r2, [r4, #0]
 8006b30:	f806 3b01 	strb.w	r3, [r6], #1
 8006b34:	e7e4      	b.n	8006b00 <_scanf_float+0x158>
 8006b36:	6822      	ldr	r2, [r4, #0]
 8006b38:	0610      	lsls	r0, r2, #24
 8006b3a:	f57f af65 	bpl.w	8006a08 <_scanf_float+0x60>
 8006b3e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006b42:	e7f4      	b.n	8006b2e <_scanf_float+0x186>
 8006b44:	f1ba 0f00 	cmp.w	sl, #0
 8006b48:	d10e      	bne.n	8006b68 <_scanf_float+0x1c0>
 8006b4a:	f1b9 0f00 	cmp.w	r9, #0
 8006b4e:	d10e      	bne.n	8006b6e <_scanf_float+0x1c6>
 8006b50:	6822      	ldr	r2, [r4, #0]
 8006b52:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006b56:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006b5a:	d108      	bne.n	8006b6e <_scanf_float+0x1c6>
 8006b5c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006b60:	6022      	str	r2, [r4, #0]
 8006b62:	f04f 0a01 	mov.w	sl, #1
 8006b66:	e7e3      	b.n	8006b30 <_scanf_float+0x188>
 8006b68:	f1ba 0f02 	cmp.w	sl, #2
 8006b6c:	d055      	beq.n	8006c1a <_scanf_float+0x272>
 8006b6e:	2d01      	cmp	r5, #1
 8006b70:	d002      	beq.n	8006b78 <_scanf_float+0x1d0>
 8006b72:	2d04      	cmp	r5, #4
 8006b74:	f47f af48 	bne.w	8006a08 <_scanf_float+0x60>
 8006b78:	3501      	adds	r5, #1
 8006b7a:	b2ed      	uxtb	r5, r5
 8006b7c:	e7d8      	b.n	8006b30 <_scanf_float+0x188>
 8006b7e:	f1ba 0f01 	cmp.w	sl, #1
 8006b82:	f47f af41 	bne.w	8006a08 <_scanf_float+0x60>
 8006b86:	f04f 0a02 	mov.w	sl, #2
 8006b8a:	e7d1      	b.n	8006b30 <_scanf_float+0x188>
 8006b8c:	b97d      	cbnz	r5, 8006bae <_scanf_float+0x206>
 8006b8e:	f1b9 0f00 	cmp.w	r9, #0
 8006b92:	f47f af3c 	bne.w	8006a0e <_scanf_float+0x66>
 8006b96:	6822      	ldr	r2, [r4, #0]
 8006b98:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006b9c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006ba0:	f47f af39 	bne.w	8006a16 <_scanf_float+0x6e>
 8006ba4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006ba8:	6022      	str	r2, [r4, #0]
 8006baa:	2501      	movs	r5, #1
 8006bac:	e7c0      	b.n	8006b30 <_scanf_float+0x188>
 8006bae:	2d03      	cmp	r5, #3
 8006bb0:	d0e2      	beq.n	8006b78 <_scanf_float+0x1d0>
 8006bb2:	2d05      	cmp	r5, #5
 8006bb4:	e7de      	b.n	8006b74 <_scanf_float+0x1cc>
 8006bb6:	2d02      	cmp	r5, #2
 8006bb8:	f47f af26 	bne.w	8006a08 <_scanf_float+0x60>
 8006bbc:	2503      	movs	r5, #3
 8006bbe:	e7b7      	b.n	8006b30 <_scanf_float+0x188>
 8006bc0:	2d06      	cmp	r5, #6
 8006bc2:	f47f af21 	bne.w	8006a08 <_scanf_float+0x60>
 8006bc6:	2507      	movs	r5, #7
 8006bc8:	e7b2      	b.n	8006b30 <_scanf_float+0x188>
 8006bca:	6822      	ldr	r2, [r4, #0]
 8006bcc:	0591      	lsls	r1, r2, #22
 8006bce:	f57f af1b 	bpl.w	8006a08 <_scanf_float+0x60>
 8006bd2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006bd6:	6022      	str	r2, [r4, #0]
 8006bd8:	f8cd 9004 	str.w	r9, [sp, #4]
 8006bdc:	e7a8      	b.n	8006b30 <_scanf_float+0x188>
 8006bde:	6822      	ldr	r2, [r4, #0]
 8006be0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006be4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006be8:	d006      	beq.n	8006bf8 <_scanf_float+0x250>
 8006bea:	0550      	lsls	r0, r2, #21
 8006bec:	f57f af0c 	bpl.w	8006a08 <_scanf_float+0x60>
 8006bf0:	f1b9 0f00 	cmp.w	r9, #0
 8006bf4:	f43f af0f 	beq.w	8006a16 <_scanf_float+0x6e>
 8006bf8:	0591      	lsls	r1, r2, #22
 8006bfa:	bf58      	it	pl
 8006bfc:	9901      	ldrpl	r1, [sp, #4]
 8006bfe:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006c02:	bf58      	it	pl
 8006c04:	eba9 0101 	subpl.w	r1, r9, r1
 8006c08:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006c0c:	bf58      	it	pl
 8006c0e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006c12:	6022      	str	r2, [r4, #0]
 8006c14:	f04f 0900 	mov.w	r9, #0
 8006c18:	e78a      	b.n	8006b30 <_scanf_float+0x188>
 8006c1a:	f04f 0a03 	mov.w	sl, #3
 8006c1e:	e787      	b.n	8006b30 <_scanf_float+0x188>
 8006c20:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006c24:	4639      	mov	r1, r7
 8006c26:	4640      	mov	r0, r8
 8006c28:	4798      	blx	r3
 8006c2a:	2800      	cmp	r0, #0
 8006c2c:	f43f aedf 	beq.w	80069ee <_scanf_float+0x46>
 8006c30:	e6ea      	b.n	8006a08 <_scanf_float+0x60>
 8006c32:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c36:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006c3a:	463a      	mov	r2, r7
 8006c3c:	4640      	mov	r0, r8
 8006c3e:	4798      	blx	r3
 8006c40:	6923      	ldr	r3, [r4, #16]
 8006c42:	3b01      	subs	r3, #1
 8006c44:	6123      	str	r3, [r4, #16]
 8006c46:	e6ec      	b.n	8006a22 <_scanf_float+0x7a>
 8006c48:	1e6b      	subs	r3, r5, #1
 8006c4a:	2b06      	cmp	r3, #6
 8006c4c:	d825      	bhi.n	8006c9a <_scanf_float+0x2f2>
 8006c4e:	2d02      	cmp	r5, #2
 8006c50:	d836      	bhi.n	8006cc0 <_scanf_float+0x318>
 8006c52:	455e      	cmp	r6, fp
 8006c54:	f67f aee8 	bls.w	8006a28 <_scanf_float+0x80>
 8006c58:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c5c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006c60:	463a      	mov	r2, r7
 8006c62:	4640      	mov	r0, r8
 8006c64:	4798      	blx	r3
 8006c66:	6923      	ldr	r3, [r4, #16]
 8006c68:	3b01      	subs	r3, #1
 8006c6a:	6123      	str	r3, [r4, #16]
 8006c6c:	e7f1      	b.n	8006c52 <_scanf_float+0x2aa>
 8006c6e:	9802      	ldr	r0, [sp, #8]
 8006c70:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c74:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006c78:	9002      	str	r0, [sp, #8]
 8006c7a:	463a      	mov	r2, r7
 8006c7c:	4640      	mov	r0, r8
 8006c7e:	4798      	blx	r3
 8006c80:	6923      	ldr	r3, [r4, #16]
 8006c82:	3b01      	subs	r3, #1
 8006c84:	6123      	str	r3, [r4, #16]
 8006c86:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c8a:	fa5f fa8a 	uxtb.w	sl, sl
 8006c8e:	f1ba 0f02 	cmp.w	sl, #2
 8006c92:	d1ec      	bne.n	8006c6e <_scanf_float+0x2c6>
 8006c94:	3d03      	subs	r5, #3
 8006c96:	b2ed      	uxtb	r5, r5
 8006c98:	1b76      	subs	r6, r6, r5
 8006c9a:	6823      	ldr	r3, [r4, #0]
 8006c9c:	05da      	lsls	r2, r3, #23
 8006c9e:	d52f      	bpl.n	8006d00 <_scanf_float+0x358>
 8006ca0:	055b      	lsls	r3, r3, #21
 8006ca2:	d510      	bpl.n	8006cc6 <_scanf_float+0x31e>
 8006ca4:	455e      	cmp	r6, fp
 8006ca6:	f67f aebf 	bls.w	8006a28 <_scanf_float+0x80>
 8006caa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006cae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006cb2:	463a      	mov	r2, r7
 8006cb4:	4640      	mov	r0, r8
 8006cb6:	4798      	blx	r3
 8006cb8:	6923      	ldr	r3, [r4, #16]
 8006cba:	3b01      	subs	r3, #1
 8006cbc:	6123      	str	r3, [r4, #16]
 8006cbe:	e7f1      	b.n	8006ca4 <_scanf_float+0x2fc>
 8006cc0:	46aa      	mov	sl, r5
 8006cc2:	9602      	str	r6, [sp, #8]
 8006cc4:	e7df      	b.n	8006c86 <_scanf_float+0x2de>
 8006cc6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006cca:	6923      	ldr	r3, [r4, #16]
 8006ccc:	2965      	cmp	r1, #101	; 0x65
 8006cce:	f103 33ff 	add.w	r3, r3, #4294967295
 8006cd2:	f106 35ff 	add.w	r5, r6, #4294967295
 8006cd6:	6123      	str	r3, [r4, #16]
 8006cd8:	d00c      	beq.n	8006cf4 <_scanf_float+0x34c>
 8006cda:	2945      	cmp	r1, #69	; 0x45
 8006cdc:	d00a      	beq.n	8006cf4 <_scanf_float+0x34c>
 8006cde:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ce2:	463a      	mov	r2, r7
 8006ce4:	4640      	mov	r0, r8
 8006ce6:	4798      	blx	r3
 8006ce8:	6923      	ldr	r3, [r4, #16]
 8006cea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006cee:	3b01      	subs	r3, #1
 8006cf0:	1eb5      	subs	r5, r6, #2
 8006cf2:	6123      	str	r3, [r4, #16]
 8006cf4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006cf8:	463a      	mov	r2, r7
 8006cfa:	4640      	mov	r0, r8
 8006cfc:	4798      	blx	r3
 8006cfe:	462e      	mov	r6, r5
 8006d00:	6825      	ldr	r5, [r4, #0]
 8006d02:	f015 0510 	ands.w	r5, r5, #16
 8006d06:	d159      	bne.n	8006dbc <_scanf_float+0x414>
 8006d08:	7035      	strb	r5, [r6, #0]
 8006d0a:	6823      	ldr	r3, [r4, #0]
 8006d0c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006d10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d14:	d11b      	bne.n	8006d4e <_scanf_float+0x3a6>
 8006d16:	9b01      	ldr	r3, [sp, #4]
 8006d18:	454b      	cmp	r3, r9
 8006d1a:	eba3 0209 	sub.w	r2, r3, r9
 8006d1e:	d123      	bne.n	8006d68 <_scanf_float+0x3c0>
 8006d20:	2200      	movs	r2, #0
 8006d22:	4659      	mov	r1, fp
 8006d24:	4640      	mov	r0, r8
 8006d26:	f000 ff09 	bl	8007b3c <_strtod_r>
 8006d2a:	6822      	ldr	r2, [r4, #0]
 8006d2c:	9b03      	ldr	r3, [sp, #12]
 8006d2e:	f012 0f02 	tst.w	r2, #2
 8006d32:	ec57 6b10 	vmov	r6, r7, d0
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	d021      	beq.n	8006d7e <_scanf_float+0x3d6>
 8006d3a:	9903      	ldr	r1, [sp, #12]
 8006d3c:	1d1a      	adds	r2, r3, #4
 8006d3e:	600a      	str	r2, [r1, #0]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	e9c3 6700 	strd	r6, r7, [r3]
 8006d46:	68e3      	ldr	r3, [r4, #12]
 8006d48:	3301      	adds	r3, #1
 8006d4a:	60e3      	str	r3, [r4, #12]
 8006d4c:	e66d      	b.n	8006a2a <_scanf_float+0x82>
 8006d4e:	9b04      	ldr	r3, [sp, #16]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d0e5      	beq.n	8006d20 <_scanf_float+0x378>
 8006d54:	9905      	ldr	r1, [sp, #20]
 8006d56:	230a      	movs	r3, #10
 8006d58:	462a      	mov	r2, r5
 8006d5a:	3101      	adds	r1, #1
 8006d5c:	4640      	mov	r0, r8
 8006d5e:	f000 ff75 	bl	8007c4c <_strtol_r>
 8006d62:	9b04      	ldr	r3, [sp, #16]
 8006d64:	9e05      	ldr	r6, [sp, #20]
 8006d66:	1ac2      	subs	r2, r0, r3
 8006d68:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006d6c:	429e      	cmp	r6, r3
 8006d6e:	bf28      	it	cs
 8006d70:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006d74:	4912      	ldr	r1, [pc, #72]	; (8006dc0 <_scanf_float+0x418>)
 8006d76:	4630      	mov	r0, r6
 8006d78:	f000 f82c 	bl	8006dd4 <siprintf>
 8006d7c:	e7d0      	b.n	8006d20 <_scanf_float+0x378>
 8006d7e:	9903      	ldr	r1, [sp, #12]
 8006d80:	f012 0f04 	tst.w	r2, #4
 8006d84:	f103 0204 	add.w	r2, r3, #4
 8006d88:	600a      	str	r2, [r1, #0]
 8006d8a:	d1d9      	bne.n	8006d40 <_scanf_float+0x398>
 8006d8c:	f8d3 8000 	ldr.w	r8, [r3]
 8006d90:	ee10 2a10 	vmov	r2, s0
 8006d94:	ee10 0a10 	vmov	r0, s0
 8006d98:	463b      	mov	r3, r7
 8006d9a:	4639      	mov	r1, r7
 8006d9c:	f7f9 fede 	bl	8000b5c <__aeabi_dcmpun>
 8006da0:	b128      	cbz	r0, 8006dae <_scanf_float+0x406>
 8006da2:	4808      	ldr	r0, [pc, #32]	; (8006dc4 <_scanf_float+0x41c>)
 8006da4:	f000 f810 	bl	8006dc8 <nanf>
 8006da8:	ed88 0a00 	vstr	s0, [r8]
 8006dac:	e7cb      	b.n	8006d46 <_scanf_float+0x39e>
 8006dae:	4630      	mov	r0, r6
 8006db0:	4639      	mov	r1, r7
 8006db2:	f7f9 ff31 	bl	8000c18 <__aeabi_d2f>
 8006db6:	f8c8 0000 	str.w	r0, [r8]
 8006dba:	e7c4      	b.n	8006d46 <_scanf_float+0x39e>
 8006dbc:	2500      	movs	r5, #0
 8006dbe:	e634      	b.n	8006a2a <_scanf_float+0x82>
 8006dc0:	0800caea 	.word	0x0800caea
 8006dc4:	0800cf0b 	.word	0x0800cf0b

08006dc8 <nanf>:
 8006dc8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006dd0 <nanf+0x8>
 8006dcc:	4770      	bx	lr
 8006dce:	bf00      	nop
 8006dd0:	7fc00000 	.word	0x7fc00000

08006dd4 <siprintf>:
 8006dd4:	b40e      	push	{r1, r2, r3}
 8006dd6:	b500      	push	{lr}
 8006dd8:	b09c      	sub	sp, #112	; 0x70
 8006dda:	ab1d      	add	r3, sp, #116	; 0x74
 8006ddc:	9002      	str	r0, [sp, #8]
 8006dde:	9006      	str	r0, [sp, #24]
 8006de0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006de4:	4809      	ldr	r0, [pc, #36]	; (8006e0c <siprintf+0x38>)
 8006de6:	9107      	str	r1, [sp, #28]
 8006de8:	9104      	str	r1, [sp, #16]
 8006dea:	4909      	ldr	r1, [pc, #36]	; (8006e10 <siprintf+0x3c>)
 8006dec:	f853 2b04 	ldr.w	r2, [r3], #4
 8006df0:	9105      	str	r1, [sp, #20]
 8006df2:	6800      	ldr	r0, [r0, #0]
 8006df4:	9301      	str	r3, [sp, #4]
 8006df6:	a902      	add	r1, sp, #8
 8006df8:	f002 ff8a 	bl	8009d10 <_svfiprintf_r>
 8006dfc:	9b02      	ldr	r3, [sp, #8]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	701a      	strb	r2, [r3, #0]
 8006e02:	b01c      	add	sp, #112	; 0x70
 8006e04:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e08:	b003      	add	sp, #12
 8006e0a:	4770      	bx	lr
 8006e0c:	20000010 	.word	0x20000010
 8006e10:	ffff0208 	.word	0xffff0208

08006e14 <siscanf>:
 8006e14:	b40e      	push	{r1, r2, r3}
 8006e16:	b510      	push	{r4, lr}
 8006e18:	b09f      	sub	sp, #124	; 0x7c
 8006e1a:	ac21      	add	r4, sp, #132	; 0x84
 8006e1c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8006e20:	f854 2b04 	ldr.w	r2, [r4], #4
 8006e24:	9201      	str	r2, [sp, #4]
 8006e26:	f8ad 101c 	strh.w	r1, [sp, #28]
 8006e2a:	9004      	str	r0, [sp, #16]
 8006e2c:	9008      	str	r0, [sp, #32]
 8006e2e:	f7f9 f9e1 	bl	80001f4 <strlen>
 8006e32:	4b0c      	ldr	r3, [pc, #48]	; (8006e64 <siscanf+0x50>)
 8006e34:	9005      	str	r0, [sp, #20]
 8006e36:	9009      	str	r0, [sp, #36]	; 0x24
 8006e38:	930d      	str	r3, [sp, #52]	; 0x34
 8006e3a:	480b      	ldr	r0, [pc, #44]	; (8006e68 <siscanf+0x54>)
 8006e3c:	9a01      	ldr	r2, [sp, #4]
 8006e3e:	6800      	ldr	r0, [r0, #0]
 8006e40:	9403      	str	r4, [sp, #12]
 8006e42:	2300      	movs	r3, #0
 8006e44:	9311      	str	r3, [sp, #68]	; 0x44
 8006e46:	9316      	str	r3, [sp, #88]	; 0x58
 8006e48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006e4c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8006e50:	a904      	add	r1, sp, #16
 8006e52:	4623      	mov	r3, r4
 8006e54:	f003 f8b6 	bl	8009fc4 <__ssvfiscanf_r>
 8006e58:	b01f      	add	sp, #124	; 0x7c
 8006e5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e5e:	b003      	add	sp, #12
 8006e60:	4770      	bx	lr
 8006e62:	bf00      	nop
 8006e64:	08006e8f 	.word	0x08006e8f
 8006e68:	20000010 	.word	0x20000010

08006e6c <__sread>:
 8006e6c:	b510      	push	{r4, lr}
 8006e6e:	460c      	mov	r4, r1
 8006e70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e74:	f003 fb70 	bl	800a558 <_read_r>
 8006e78:	2800      	cmp	r0, #0
 8006e7a:	bfab      	itete	ge
 8006e7c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006e7e:	89a3      	ldrhlt	r3, [r4, #12]
 8006e80:	181b      	addge	r3, r3, r0
 8006e82:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006e86:	bfac      	ite	ge
 8006e88:	6563      	strge	r3, [r4, #84]	; 0x54
 8006e8a:	81a3      	strhlt	r3, [r4, #12]
 8006e8c:	bd10      	pop	{r4, pc}

08006e8e <__seofread>:
 8006e8e:	2000      	movs	r0, #0
 8006e90:	4770      	bx	lr

08006e92 <__swrite>:
 8006e92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e96:	461f      	mov	r7, r3
 8006e98:	898b      	ldrh	r3, [r1, #12]
 8006e9a:	05db      	lsls	r3, r3, #23
 8006e9c:	4605      	mov	r5, r0
 8006e9e:	460c      	mov	r4, r1
 8006ea0:	4616      	mov	r6, r2
 8006ea2:	d505      	bpl.n	8006eb0 <__swrite+0x1e>
 8006ea4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ea8:	2302      	movs	r3, #2
 8006eaa:	2200      	movs	r2, #0
 8006eac:	f002 f8e2 	bl	8009074 <_lseek_r>
 8006eb0:	89a3      	ldrh	r3, [r4, #12]
 8006eb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006eb6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006eba:	81a3      	strh	r3, [r4, #12]
 8006ebc:	4632      	mov	r2, r6
 8006ebe:	463b      	mov	r3, r7
 8006ec0:	4628      	mov	r0, r5
 8006ec2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ec6:	f000 bec3 	b.w	8007c50 <_write_r>

08006eca <__sseek>:
 8006eca:	b510      	push	{r4, lr}
 8006ecc:	460c      	mov	r4, r1
 8006ece:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ed2:	f002 f8cf 	bl	8009074 <_lseek_r>
 8006ed6:	1c43      	adds	r3, r0, #1
 8006ed8:	89a3      	ldrh	r3, [r4, #12]
 8006eda:	bf15      	itete	ne
 8006edc:	6560      	strne	r0, [r4, #84]	; 0x54
 8006ede:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006ee2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006ee6:	81a3      	strheq	r3, [r4, #12]
 8006ee8:	bf18      	it	ne
 8006eea:	81a3      	strhne	r3, [r4, #12]
 8006eec:	bd10      	pop	{r4, pc}

08006eee <__sclose>:
 8006eee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ef2:	f000 bebf 	b.w	8007c74 <_close_r>

08006ef6 <sulp>:
 8006ef6:	b570      	push	{r4, r5, r6, lr}
 8006ef8:	4604      	mov	r4, r0
 8006efa:	460d      	mov	r5, r1
 8006efc:	ec45 4b10 	vmov	d0, r4, r5
 8006f00:	4616      	mov	r6, r2
 8006f02:	f002 fc63 	bl	80097cc <__ulp>
 8006f06:	ec51 0b10 	vmov	r0, r1, d0
 8006f0a:	b17e      	cbz	r6, 8006f2c <sulp+0x36>
 8006f0c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006f10:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	dd09      	ble.n	8006f2c <sulp+0x36>
 8006f18:	051b      	lsls	r3, r3, #20
 8006f1a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006f1e:	2400      	movs	r4, #0
 8006f20:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006f24:	4622      	mov	r2, r4
 8006f26:	462b      	mov	r3, r5
 8006f28:	f7f9 fb7e 	bl	8000628 <__aeabi_dmul>
 8006f2c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006f30 <_strtod_l>:
 8006f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f34:	ed2d 8b02 	vpush	{d8}
 8006f38:	b09d      	sub	sp, #116	; 0x74
 8006f3a:	461f      	mov	r7, r3
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	9318      	str	r3, [sp, #96]	; 0x60
 8006f40:	4ba2      	ldr	r3, [pc, #648]	; (80071cc <_strtod_l+0x29c>)
 8006f42:	9213      	str	r2, [sp, #76]	; 0x4c
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	9305      	str	r3, [sp, #20]
 8006f48:	4604      	mov	r4, r0
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	4688      	mov	r8, r1
 8006f4e:	f7f9 f951 	bl	80001f4 <strlen>
 8006f52:	f04f 0a00 	mov.w	sl, #0
 8006f56:	4605      	mov	r5, r0
 8006f58:	f04f 0b00 	mov.w	fp, #0
 8006f5c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006f60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f62:	781a      	ldrb	r2, [r3, #0]
 8006f64:	2a2b      	cmp	r2, #43	; 0x2b
 8006f66:	d04e      	beq.n	8007006 <_strtod_l+0xd6>
 8006f68:	d83b      	bhi.n	8006fe2 <_strtod_l+0xb2>
 8006f6a:	2a0d      	cmp	r2, #13
 8006f6c:	d834      	bhi.n	8006fd8 <_strtod_l+0xa8>
 8006f6e:	2a08      	cmp	r2, #8
 8006f70:	d834      	bhi.n	8006fdc <_strtod_l+0xac>
 8006f72:	2a00      	cmp	r2, #0
 8006f74:	d03e      	beq.n	8006ff4 <_strtod_l+0xc4>
 8006f76:	2300      	movs	r3, #0
 8006f78:	930a      	str	r3, [sp, #40]	; 0x28
 8006f7a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006f7c:	7833      	ldrb	r3, [r6, #0]
 8006f7e:	2b30      	cmp	r3, #48	; 0x30
 8006f80:	f040 80b0 	bne.w	80070e4 <_strtod_l+0x1b4>
 8006f84:	7873      	ldrb	r3, [r6, #1]
 8006f86:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006f8a:	2b58      	cmp	r3, #88	; 0x58
 8006f8c:	d168      	bne.n	8007060 <_strtod_l+0x130>
 8006f8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f90:	9301      	str	r3, [sp, #4]
 8006f92:	ab18      	add	r3, sp, #96	; 0x60
 8006f94:	9702      	str	r7, [sp, #8]
 8006f96:	9300      	str	r3, [sp, #0]
 8006f98:	4a8d      	ldr	r2, [pc, #564]	; (80071d0 <_strtod_l+0x2a0>)
 8006f9a:	ab19      	add	r3, sp, #100	; 0x64
 8006f9c:	a917      	add	r1, sp, #92	; 0x5c
 8006f9e:	4620      	mov	r0, r4
 8006fa0:	f001 fd5c 	bl	8008a5c <__gethex>
 8006fa4:	f010 0707 	ands.w	r7, r0, #7
 8006fa8:	4605      	mov	r5, r0
 8006faa:	d005      	beq.n	8006fb8 <_strtod_l+0x88>
 8006fac:	2f06      	cmp	r7, #6
 8006fae:	d12c      	bne.n	800700a <_strtod_l+0xda>
 8006fb0:	3601      	adds	r6, #1
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	9617      	str	r6, [sp, #92]	; 0x5c
 8006fb6:	930a      	str	r3, [sp, #40]	; 0x28
 8006fb8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	f040 8590 	bne.w	8007ae0 <_strtod_l+0xbb0>
 8006fc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fc2:	b1eb      	cbz	r3, 8007000 <_strtod_l+0xd0>
 8006fc4:	4652      	mov	r2, sl
 8006fc6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006fca:	ec43 2b10 	vmov	d0, r2, r3
 8006fce:	b01d      	add	sp, #116	; 0x74
 8006fd0:	ecbd 8b02 	vpop	{d8}
 8006fd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fd8:	2a20      	cmp	r2, #32
 8006fda:	d1cc      	bne.n	8006f76 <_strtod_l+0x46>
 8006fdc:	3301      	adds	r3, #1
 8006fde:	9317      	str	r3, [sp, #92]	; 0x5c
 8006fe0:	e7be      	b.n	8006f60 <_strtod_l+0x30>
 8006fe2:	2a2d      	cmp	r2, #45	; 0x2d
 8006fe4:	d1c7      	bne.n	8006f76 <_strtod_l+0x46>
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	920a      	str	r2, [sp, #40]	; 0x28
 8006fea:	1c5a      	adds	r2, r3, #1
 8006fec:	9217      	str	r2, [sp, #92]	; 0x5c
 8006fee:	785b      	ldrb	r3, [r3, #1]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d1c2      	bne.n	8006f7a <_strtod_l+0x4a>
 8006ff4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006ff6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	f040 856e 	bne.w	8007adc <_strtod_l+0xbac>
 8007000:	4652      	mov	r2, sl
 8007002:	465b      	mov	r3, fp
 8007004:	e7e1      	b.n	8006fca <_strtod_l+0x9a>
 8007006:	2200      	movs	r2, #0
 8007008:	e7ee      	b.n	8006fe8 <_strtod_l+0xb8>
 800700a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800700c:	b13a      	cbz	r2, 800701e <_strtod_l+0xee>
 800700e:	2135      	movs	r1, #53	; 0x35
 8007010:	a81a      	add	r0, sp, #104	; 0x68
 8007012:	f002 fce6 	bl	80099e2 <__copybits>
 8007016:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007018:	4620      	mov	r0, r4
 800701a:	f002 f8a5 	bl	8009168 <_Bfree>
 800701e:	3f01      	subs	r7, #1
 8007020:	2f04      	cmp	r7, #4
 8007022:	d806      	bhi.n	8007032 <_strtod_l+0x102>
 8007024:	e8df f007 	tbb	[pc, r7]
 8007028:	1714030a 	.word	0x1714030a
 800702c:	0a          	.byte	0x0a
 800702d:	00          	.byte	0x00
 800702e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8007032:	0728      	lsls	r0, r5, #28
 8007034:	d5c0      	bpl.n	8006fb8 <_strtod_l+0x88>
 8007036:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800703a:	e7bd      	b.n	8006fb8 <_strtod_l+0x88>
 800703c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007040:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007042:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007046:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800704a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800704e:	e7f0      	b.n	8007032 <_strtod_l+0x102>
 8007050:	f8df b180 	ldr.w	fp, [pc, #384]	; 80071d4 <_strtod_l+0x2a4>
 8007054:	e7ed      	b.n	8007032 <_strtod_l+0x102>
 8007056:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800705a:	f04f 3aff 	mov.w	sl, #4294967295
 800705e:	e7e8      	b.n	8007032 <_strtod_l+0x102>
 8007060:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007062:	1c5a      	adds	r2, r3, #1
 8007064:	9217      	str	r2, [sp, #92]	; 0x5c
 8007066:	785b      	ldrb	r3, [r3, #1]
 8007068:	2b30      	cmp	r3, #48	; 0x30
 800706a:	d0f9      	beq.n	8007060 <_strtod_l+0x130>
 800706c:	2b00      	cmp	r3, #0
 800706e:	d0a3      	beq.n	8006fb8 <_strtod_l+0x88>
 8007070:	2301      	movs	r3, #1
 8007072:	f04f 0900 	mov.w	r9, #0
 8007076:	9304      	str	r3, [sp, #16]
 8007078:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800707a:	9308      	str	r3, [sp, #32]
 800707c:	f8cd 901c 	str.w	r9, [sp, #28]
 8007080:	464f      	mov	r7, r9
 8007082:	220a      	movs	r2, #10
 8007084:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007086:	7806      	ldrb	r6, [r0, #0]
 8007088:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800708c:	b2d9      	uxtb	r1, r3
 800708e:	2909      	cmp	r1, #9
 8007090:	d92a      	bls.n	80070e8 <_strtod_l+0x1b8>
 8007092:	9905      	ldr	r1, [sp, #20]
 8007094:	462a      	mov	r2, r5
 8007096:	f003 fac3 	bl	800a620 <strncmp>
 800709a:	b398      	cbz	r0, 8007104 <_strtod_l+0x1d4>
 800709c:	2000      	movs	r0, #0
 800709e:	4632      	mov	r2, r6
 80070a0:	463d      	mov	r5, r7
 80070a2:	9005      	str	r0, [sp, #20]
 80070a4:	4603      	mov	r3, r0
 80070a6:	2a65      	cmp	r2, #101	; 0x65
 80070a8:	d001      	beq.n	80070ae <_strtod_l+0x17e>
 80070aa:	2a45      	cmp	r2, #69	; 0x45
 80070ac:	d118      	bne.n	80070e0 <_strtod_l+0x1b0>
 80070ae:	b91d      	cbnz	r5, 80070b8 <_strtod_l+0x188>
 80070b0:	9a04      	ldr	r2, [sp, #16]
 80070b2:	4302      	orrs	r2, r0
 80070b4:	d09e      	beq.n	8006ff4 <_strtod_l+0xc4>
 80070b6:	2500      	movs	r5, #0
 80070b8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80070bc:	f108 0201 	add.w	r2, r8, #1
 80070c0:	9217      	str	r2, [sp, #92]	; 0x5c
 80070c2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80070c6:	2a2b      	cmp	r2, #43	; 0x2b
 80070c8:	d075      	beq.n	80071b6 <_strtod_l+0x286>
 80070ca:	2a2d      	cmp	r2, #45	; 0x2d
 80070cc:	d07b      	beq.n	80071c6 <_strtod_l+0x296>
 80070ce:	f04f 0c00 	mov.w	ip, #0
 80070d2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80070d6:	2909      	cmp	r1, #9
 80070d8:	f240 8082 	bls.w	80071e0 <_strtod_l+0x2b0>
 80070dc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80070e0:	2600      	movs	r6, #0
 80070e2:	e09d      	b.n	8007220 <_strtod_l+0x2f0>
 80070e4:	2300      	movs	r3, #0
 80070e6:	e7c4      	b.n	8007072 <_strtod_l+0x142>
 80070e8:	2f08      	cmp	r7, #8
 80070ea:	bfd8      	it	le
 80070ec:	9907      	ldrle	r1, [sp, #28]
 80070ee:	f100 0001 	add.w	r0, r0, #1
 80070f2:	bfda      	itte	le
 80070f4:	fb02 3301 	mlale	r3, r2, r1, r3
 80070f8:	9307      	strle	r3, [sp, #28]
 80070fa:	fb02 3909 	mlagt	r9, r2, r9, r3
 80070fe:	3701      	adds	r7, #1
 8007100:	9017      	str	r0, [sp, #92]	; 0x5c
 8007102:	e7bf      	b.n	8007084 <_strtod_l+0x154>
 8007104:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007106:	195a      	adds	r2, r3, r5
 8007108:	9217      	str	r2, [sp, #92]	; 0x5c
 800710a:	5d5a      	ldrb	r2, [r3, r5]
 800710c:	2f00      	cmp	r7, #0
 800710e:	d037      	beq.n	8007180 <_strtod_l+0x250>
 8007110:	9005      	str	r0, [sp, #20]
 8007112:	463d      	mov	r5, r7
 8007114:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007118:	2b09      	cmp	r3, #9
 800711a:	d912      	bls.n	8007142 <_strtod_l+0x212>
 800711c:	2301      	movs	r3, #1
 800711e:	e7c2      	b.n	80070a6 <_strtod_l+0x176>
 8007120:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007122:	1c5a      	adds	r2, r3, #1
 8007124:	9217      	str	r2, [sp, #92]	; 0x5c
 8007126:	785a      	ldrb	r2, [r3, #1]
 8007128:	3001      	adds	r0, #1
 800712a:	2a30      	cmp	r2, #48	; 0x30
 800712c:	d0f8      	beq.n	8007120 <_strtod_l+0x1f0>
 800712e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007132:	2b08      	cmp	r3, #8
 8007134:	f200 84d9 	bhi.w	8007aea <_strtod_l+0xbba>
 8007138:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800713a:	9005      	str	r0, [sp, #20]
 800713c:	2000      	movs	r0, #0
 800713e:	9308      	str	r3, [sp, #32]
 8007140:	4605      	mov	r5, r0
 8007142:	3a30      	subs	r2, #48	; 0x30
 8007144:	f100 0301 	add.w	r3, r0, #1
 8007148:	d014      	beq.n	8007174 <_strtod_l+0x244>
 800714a:	9905      	ldr	r1, [sp, #20]
 800714c:	4419      	add	r1, r3
 800714e:	9105      	str	r1, [sp, #20]
 8007150:	462b      	mov	r3, r5
 8007152:	eb00 0e05 	add.w	lr, r0, r5
 8007156:	210a      	movs	r1, #10
 8007158:	4573      	cmp	r3, lr
 800715a:	d113      	bne.n	8007184 <_strtod_l+0x254>
 800715c:	182b      	adds	r3, r5, r0
 800715e:	2b08      	cmp	r3, #8
 8007160:	f105 0501 	add.w	r5, r5, #1
 8007164:	4405      	add	r5, r0
 8007166:	dc1c      	bgt.n	80071a2 <_strtod_l+0x272>
 8007168:	9907      	ldr	r1, [sp, #28]
 800716a:	230a      	movs	r3, #10
 800716c:	fb03 2301 	mla	r3, r3, r1, r2
 8007170:	9307      	str	r3, [sp, #28]
 8007172:	2300      	movs	r3, #0
 8007174:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007176:	1c51      	adds	r1, r2, #1
 8007178:	9117      	str	r1, [sp, #92]	; 0x5c
 800717a:	7852      	ldrb	r2, [r2, #1]
 800717c:	4618      	mov	r0, r3
 800717e:	e7c9      	b.n	8007114 <_strtod_l+0x1e4>
 8007180:	4638      	mov	r0, r7
 8007182:	e7d2      	b.n	800712a <_strtod_l+0x1fa>
 8007184:	2b08      	cmp	r3, #8
 8007186:	dc04      	bgt.n	8007192 <_strtod_l+0x262>
 8007188:	9e07      	ldr	r6, [sp, #28]
 800718a:	434e      	muls	r6, r1
 800718c:	9607      	str	r6, [sp, #28]
 800718e:	3301      	adds	r3, #1
 8007190:	e7e2      	b.n	8007158 <_strtod_l+0x228>
 8007192:	f103 0c01 	add.w	ip, r3, #1
 8007196:	f1bc 0f10 	cmp.w	ip, #16
 800719a:	bfd8      	it	le
 800719c:	fb01 f909 	mulle.w	r9, r1, r9
 80071a0:	e7f5      	b.n	800718e <_strtod_l+0x25e>
 80071a2:	2d10      	cmp	r5, #16
 80071a4:	bfdc      	itt	le
 80071a6:	230a      	movle	r3, #10
 80071a8:	fb03 2909 	mlale	r9, r3, r9, r2
 80071ac:	e7e1      	b.n	8007172 <_strtod_l+0x242>
 80071ae:	2300      	movs	r3, #0
 80071b0:	9305      	str	r3, [sp, #20]
 80071b2:	2301      	movs	r3, #1
 80071b4:	e77c      	b.n	80070b0 <_strtod_l+0x180>
 80071b6:	f04f 0c00 	mov.w	ip, #0
 80071ba:	f108 0202 	add.w	r2, r8, #2
 80071be:	9217      	str	r2, [sp, #92]	; 0x5c
 80071c0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80071c4:	e785      	b.n	80070d2 <_strtod_l+0x1a2>
 80071c6:	f04f 0c01 	mov.w	ip, #1
 80071ca:	e7f6      	b.n	80071ba <_strtod_l+0x28a>
 80071cc:	0800cd38 	.word	0x0800cd38
 80071d0:	0800caf0 	.word	0x0800caf0
 80071d4:	7ff00000 	.word	0x7ff00000
 80071d8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80071da:	1c51      	adds	r1, r2, #1
 80071dc:	9117      	str	r1, [sp, #92]	; 0x5c
 80071de:	7852      	ldrb	r2, [r2, #1]
 80071e0:	2a30      	cmp	r2, #48	; 0x30
 80071e2:	d0f9      	beq.n	80071d8 <_strtod_l+0x2a8>
 80071e4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80071e8:	2908      	cmp	r1, #8
 80071ea:	f63f af79 	bhi.w	80070e0 <_strtod_l+0x1b0>
 80071ee:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80071f2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80071f4:	9206      	str	r2, [sp, #24]
 80071f6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80071f8:	1c51      	adds	r1, r2, #1
 80071fa:	9117      	str	r1, [sp, #92]	; 0x5c
 80071fc:	7852      	ldrb	r2, [r2, #1]
 80071fe:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8007202:	2e09      	cmp	r6, #9
 8007204:	d937      	bls.n	8007276 <_strtod_l+0x346>
 8007206:	9e06      	ldr	r6, [sp, #24]
 8007208:	1b89      	subs	r1, r1, r6
 800720a:	2908      	cmp	r1, #8
 800720c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007210:	dc02      	bgt.n	8007218 <_strtod_l+0x2e8>
 8007212:	4576      	cmp	r6, lr
 8007214:	bfa8      	it	ge
 8007216:	4676      	movge	r6, lr
 8007218:	f1bc 0f00 	cmp.w	ip, #0
 800721c:	d000      	beq.n	8007220 <_strtod_l+0x2f0>
 800721e:	4276      	negs	r6, r6
 8007220:	2d00      	cmp	r5, #0
 8007222:	d14d      	bne.n	80072c0 <_strtod_l+0x390>
 8007224:	9904      	ldr	r1, [sp, #16]
 8007226:	4301      	orrs	r1, r0
 8007228:	f47f aec6 	bne.w	8006fb8 <_strtod_l+0x88>
 800722c:	2b00      	cmp	r3, #0
 800722e:	f47f aee1 	bne.w	8006ff4 <_strtod_l+0xc4>
 8007232:	2a69      	cmp	r2, #105	; 0x69
 8007234:	d027      	beq.n	8007286 <_strtod_l+0x356>
 8007236:	dc24      	bgt.n	8007282 <_strtod_l+0x352>
 8007238:	2a49      	cmp	r2, #73	; 0x49
 800723a:	d024      	beq.n	8007286 <_strtod_l+0x356>
 800723c:	2a4e      	cmp	r2, #78	; 0x4e
 800723e:	f47f aed9 	bne.w	8006ff4 <_strtod_l+0xc4>
 8007242:	499f      	ldr	r1, [pc, #636]	; (80074c0 <_strtod_l+0x590>)
 8007244:	a817      	add	r0, sp, #92	; 0x5c
 8007246:	f001 fe61 	bl	8008f0c <__match>
 800724a:	2800      	cmp	r0, #0
 800724c:	f43f aed2 	beq.w	8006ff4 <_strtod_l+0xc4>
 8007250:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007252:	781b      	ldrb	r3, [r3, #0]
 8007254:	2b28      	cmp	r3, #40	; 0x28
 8007256:	d12d      	bne.n	80072b4 <_strtod_l+0x384>
 8007258:	499a      	ldr	r1, [pc, #616]	; (80074c4 <_strtod_l+0x594>)
 800725a:	aa1a      	add	r2, sp, #104	; 0x68
 800725c:	a817      	add	r0, sp, #92	; 0x5c
 800725e:	f001 fe69 	bl	8008f34 <__hexnan>
 8007262:	2805      	cmp	r0, #5
 8007264:	d126      	bne.n	80072b4 <_strtod_l+0x384>
 8007266:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007268:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800726c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007270:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007274:	e6a0      	b.n	8006fb8 <_strtod_l+0x88>
 8007276:	210a      	movs	r1, #10
 8007278:	fb01 2e0e 	mla	lr, r1, lr, r2
 800727c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007280:	e7b9      	b.n	80071f6 <_strtod_l+0x2c6>
 8007282:	2a6e      	cmp	r2, #110	; 0x6e
 8007284:	e7db      	b.n	800723e <_strtod_l+0x30e>
 8007286:	4990      	ldr	r1, [pc, #576]	; (80074c8 <_strtod_l+0x598>)
 8007288:	a817      	add	r0, sp, #92	; 0x5c
 800728a:	f001 fe3f 	bl	8008f0c <__match>
 800728e:	2800      	cmp	r0, #0
 8007290:	f43f aeb0 	beq.w	8006ff4 <_strtod_l+0xc4>
 8007294:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007296:	498d      	ldr	r1, [pc, #564]	; (80074cc <_strtod_l+0x59c>)
 8007298:	3b01      	subs	r3, #1
 800729a:	a817      	add	r0, sp, #92	; 0x5c
 800729c:	9317      	str	r3, [sp, #92]	; 0x5c
 800729e:	f001 fe35 	bl	8008f0c <__match>
 80072a2:	b910      	cbnz	r0, 80072aa <_strtod_l+0x37a>
 80072a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80072a6:	3301      	adds	r3, #1
 80072a8:	9317      	str	r3, [sp, #92]	; 0x5c
 80072aa:	f8df b230 	ldr.w	fp, [pc, #560]	; 80074dc <_strtod_l+0x5ac>
 80072ae:	f04f 0a00 	mov.w	sl, #0
 80072b2:	e681      	b.n	8006fb8 <_strtod_l+0x88>
 80072b4:	4886      	ldr	r0, [pc, #536]	; (80074d0 <_strtod_l+0x5a0>)
 80072b6:	f003 f963 	bl	800a580 <nan>
 80072ba:	ec5b ab10 	vmov	sl, fp, d0
 80072be:	e67b      	b.n	8006fb8 <_strtod_l+0x88>
 80072c0:	9b05      	ldr	r3, [sp, #20]
 80072c2:	9807      	ldr	r0, [sp, #28]
 80072c4:	1af3      	subs	r3, r6, r3
 80072c6:	2f00      	cmp	r7, #0
 80072c8:	bf08      	it	eq
 80072ca:	462f      	moveq	r7, r5
 80072cc:	2d10      	cmp	r5, #16
 80072ce:	9306      	str	r3, [sp, #24]
 80072d0:	46a8      	mov	r8, r5
 80072d2:	bfa8      	it	ge
 80072d4:	f04f 0810 	movge.w	r8, #16
 80072d8:	f7f9 f92c 	bl	8000534 <__aeabi_ui2d>
 80072dc:	2d09      	cmp	r5, #9
 80072de:	4682      	mov	sl, r0
 80072e0:	468b      	mov	fp, r1
 80072e2:	dd13      	ble.n	800730c <_strtod_l+0x3dc>
 80072e4:	4b7b      	ldr	r3, [pc, #492]	; (80074d4 <_strtod_l+0x5a4>)
 80072e6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80072ea:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80072ee:	f7f9 f99b 	bl	8000628 <__aeabi_dmul>
 80072f2:	4682      	mov	sl, r0
 80072f4:	4648      	mov	r0, r9
 80072f6:	468b      	mov	fp, r1
 80072f8:	f7f9 f91c 	bl	8000534 <__aeabi_ui2d>
 80072fc:	4602      	mov	r2, r0
 80072fe:	460b      	mov	r3, r1
 8007300:	4650      	mov	r0, sl
 8007302:	4659      	mov	r1, fp
 8007304:	f7f8 ffda 	bl	80002bc <__adddf3>
 8007308:	4682      	mov	sl, r0
 800730a:	468b      	mov	fp, r1
 800730c:	2d0f      	cmp	r5, #15
 800730e:	dc38      	bgt.n	8007382 <_strtod_l+0x452>
 8007310:	9b06      	ldr	r3, [sp, #24]
 8007312:	2b00      	cmp	r3, #0
 8007314:	f43f ae50 	beq.w	8006fb8 <_strtod_l+0x88>
 8007318:	dd24      	ble.n	8007364 <_strtod_l+0x434>
 800731a:	2b16      	cmp	r3, #22
 800731c:	dc0b      	bgt.n	8007336 <_strtod_l+0x406>
 800731e:	496d      	ldr	r1, [pc, #436]	; (80074d4 <_strtod_l+0x5a4>)
 8007320:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007324:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007328:	4652      	mov	r2, sl
 800732a:	465b      	mov	r3, fp
 800732c:	f7f9 f97c 	bl	8000628 <__aeabi_dmul>
 8007330:	4682      	mov	sl, r0
 8007332:	468b      	mov	fp, r1
 8007334:	e640      	b.n	8006fb8 <_strtod_l+0x88>
 8007336:	9a06      	ldr	r2, [sp, #24]
 8007338:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800733c:	4293      	cmp	r3, r2
 800733e:	db20      	blt.n	8007382 <_strtod_l+0x452>
 8007340:	4c64      	ldr	r4, [pc, #400]	; (80074d4 <_strtod_l+0x5a4>)
 8007342:	f1c5 050f 	rsb	r5, r5, #15
 8007346:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800734a:	4652      	mov	r2, sl
 800734c:	465b      	mov	r3, fp
 800734e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007352:	f7f9 f969 	bl	8000628 <__aeabi_dmul>
 8007356:	9b06      	ldr	r3, [sp, #24]
 8007358:	1b5d      	subs	r5, r3, r5
 800735a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800735e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007362:	e7e3      	b.n	800732c <_strtod_l+0x3fc>
 8007364:	9b06      	ldr	r3, [sp, #24]
 8007366:	3316      	adds	r3, #22
 8007368:	db0b      	blt.n	8007382 <_strtod_l+0x452>
 800736a:	9b05      	ldr	r3, [sp, #20]
 800736c:	1b9e      	subs	r6, r3, r6
 800736e:	4b59      	ldr	r3, [pc, #356]	; (80074d4 <_strtod_l+0x5a4>)
 8007370:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8007374:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007378:	4650      	mov	r0, sl
 800737a:	4659      	mov	r1, fp
 800737c:	f7f9 fa7e 	bl	800087c <__aeabi_ddiv>
 8007380:	e7d6      	b.n	8007330 <_strtod_l+0x400>
 8007382:	9b06      	ldr	r3, [sp, #24]
 8007384:	eba5 0808 	sub.w	r8, r5, r8
 8007388:	4498      	add	r8, r3
 800738a:	f1b8 0f00 	cmp.w	r8, #0
 800738e:	dd74      	ble.n	800747a <_strtod_l+0x54a>
 8007390:	f018 030f 	ands.w	r3, r8, #15
 8007394:	d00a      	beq.n	80073ac <_strtod_l+0x47c>
 8007396:	494f      	ldr	r1, [pc, #316]	; (80074d4 <_strtod_l+0x5a4>)
 8007398:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800739c:	4652      	mov	r2, sl
 800739e:	465b      	mov	r3, fp
 80073a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80073a4:	f7f9 f940 	bl	8000628 <__aeabi_dmul>
 80073a8:	4682      	mov	sl, r0
 80073aa:	468b      	mov	fp, r1
 80073ac:	f038 080f 	bics.w	r8, r8, #15
 80073b0:	d04f      	beq.n	8007452 <_strtod_l+0x522>
 80073b2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80073b6:	dd22      	ble.n	80073fe <_strtod_l+0x4ce>
 80073b8:	2500      	movs	r5, #0
 80073ba:	462e      	mov	r6, r5
 80073bc:	9507      	str	r5, [sp, #28]
 80073be:	9505      	str	r5, [sp, #20]
 80073c0:	2322      	movs	r3, #34	; 0x22
 80073c2:	f8df b118 	ldr.w	fp, [pc, #280]	; 80074dc <_strtod_l+0x5ac>
 80073c6:	6023      	str	r3, [r4, #0]
 80073c8:	f04f 0a00 	mov.w	sl, #0
 80073cc:	9b07      	ldr	r3, [sp, #28]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	f43f adf2 	beq.w	8006fb8 <_strtod_l+0x88>
 80073d4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80073d6:	4620      	mov	r0, r4
 80073d8:	f001 fec6 	bl	8009168 <_Bfree>
 80073dc:	9905      	ldr	r1, [sp, #20]
 80073de:	4620      	mov	r0, r4
 80073e0:	f001 fec2 	bl	8009168 <_Bfree>
 80073e4:	4631      	mov	r1, r6
 80073e6:	4620      	mov	r0, r4
 80073e8:	f001 febe 	bl	8009168 <_Bfree>
 80073ec:	9907      	ldr	r1, [sp, #28]
 80073ee:	4620      	mov	r0, r4
 80073f0:	f001 feba 	bl	8009168 <_Bfree>
 80073f4:	4629      	mov	r1, r5
 80073f6:	4620      	mov	r0, r4
 80073f8:	f001 feb6 	bl	8009168 <_Bfree>
 80073fc:	e5dc      	b.n	8006fb8 <_strtod_l+0x88>
 80073fe:	4b36      	ldr	r3, [pc, #216]	; (80074d8 <_strtod_l+0x5a8>)
 8007400:	9304      	str	r3, [sp, #16]
 8007402:	2300      	movs	r3, #0
 8007404:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007408:	4650      	mov	r0, sl
 800740a:	4659      	mov	r1, fp
 800740c:	4699      	mov	r9, r3
 800740e:	f1b8 0f01 	cmp.w	r8, #1
 8007412:	dc21      	bgt.n	8007458 <_strtod_l+0x528>
 8007414:	b10b      	cbz	r3, 800741a <_strtod_l+0x4ea>
 8007416:	4682      	mov	sl, r0
 8007418:	468b      	mov	fp, r1
 800741a:	4b2f      	ldr	r3, [pc, #188]	; (80074d8 <_strtod_l+0x5a8>)
 800741c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007420:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007424:	4652      	mov	r2, sl
 8007426:	465b      	mov	r3, fp
 8007428:	e9d9 0100 	ldrd	r0, r1, [r9]
 800742c:	f7f9 f8fc 	bl	8000628 <__aeabi_dmul>
 8007430:	4b2a      	ldr	r3, [pc, #168]	; (80074dc <_strtod_l+0x5ac>)
 8007432:	460a      	mov	r2, r1
 8007434:	400b      	ands	r3, r1
 8007436:	492a      	ldr	r1, [pc, #168]	; (80074e0 <_strtod_l+0x5b0>)
 8007438:	428b      	cmp	r3, r1
 800743a:	4682      	mov	sl, r0
 800743c:	d8bc      	bhi.n	80073b8 <_strtod_l+0x488>
 800743e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007442:	428b      	cmp	r3, r1
 8007444:	bf86      	itte	hi
 8007446:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80074e4 <_strtod_l+0x5b4>
 800744a:	f04f 3aff 	movhi.w	sl, #4294967295
 800744e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007452:	2300      	movs	r3, #0
 8007454:	9304      	str	r3, [sp, #16]
 8007456:	e084      	b.n	8007562 <_strtod_l+0x632>
 8007458:	f018 0f01 	tst.w	r8, #1
 800745c:	d005      	beq.n	800746a <_strtod_l+0x53a>
 800745e:	9b04      	ldr	r3, [sp, #16]
 8007460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007464:	f7f9 f8e0 	bl	8000628 <__aeabi_dmul>
 8007468:	2301      	movs	r3, #1
 800746a:	9a04      	ldr	r2, [sp, #16]
 800746c:	3208      	adds	r2, #8
 800746e:	f109 0901 	add.w	r9, r9, #1
 8007472:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007476:	9204      	str	r2, [sp, #16]
 8007478:	e7c9      	b.n	800740e <_strtod_l+0x4de>
 800747a:	d0ea      	beq.n	8007452 <_strtod_l+0x522>
 800747c:	f1c8 0800 	rsb	r8, r8, #0
 8007480:	f018 020f 	ands.w	r2, r8, #15
 8007484:	d00a      	beq.n	800749c <_strtod_l+0x56c>
 8007486:	4b13      	ldr	r3, [pc, #76]	; (80074d4 <_strtod_l+0x5a4>)
 8007488:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800748c:	4650      	mov	r0, sl
 800748e:	4659      	mov	r1, fp
 8007490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007494:	f7f9 f9f2 	bl	800087c <__aeabi_ddiv>
 8007498:	4682      	mov	sl, r0
 800749a:	468b      	mov	fp, r1
 800749c:	ea5f 1828 	movs.w	r8, r8, asr #4
 80074a0:	d0d7      	beq.n	8007452 <_strtod_l+0x522>
 80074a2:	f1b8 0f1f 	cmp.w	r8, #31
 80074a6:	dd1f      	ble.n	80074e8 <_strtod_l+0x5b8>
 80074a8:	2500      	movs	r5, #0
 80074aa:	462e      	mov	r6, r5
 80074ac:	9507      	str	r5, [sp, #28]
 80074ae:	9505      	str	r5, [sp, #20]
 80074b0:	2322      	movs	r3, #34	; 0x22
 80074b2:	f04f 0a00 	mov.w	sl, #0
 80074b6:	f04f 0b00 	mov.w	fp, #0
 80074ba:	6023      	str	r3, [r4, #0]
 80074bc:	e786      	b.n	80073cc <_strtod_l+0x49c>
 80074be:	bf00      	nop
 80074c0:	0800cac5 	.word	0x0800cac5
 80074c4:	0800cb04 	.word	0x0800cb04
 80074c8:	0800cabd 	.word	0x0800cabd
 80074cc:	0800cc44 	.word	0x0800cc44
 80074d0:	0800cf0b 	.word	0x0800cf0b
 80074d4:	0800cdd0 	.word	0x0800cdd0
 80074d8:	0800cda8 	.word	0x0800cda8
 80074dc:	7ff00000 	.word	0x7ff00000
 80074e0:	7ca00000 	.word	0x7ca00000
 80074e4:	7fefffff 	.word	0x7fefffff
 80074e8:	f018 0310 	ands.w	r3, r8, #16
 80074ec:	bf18      	it	ne
 80074ee:	236a      	movne	r3, #106	; 0x6a
 80074f0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80078a0 <_strtod_l+0x970>
 80074f4:	9304      	str	r3, [sp, #16]
 80074f6:	4650      	mov	r0, sl
 80074f8:	4659      	mov	r1, fp
 80074fa:	2300      	movs	r3, #0
 80074fc:	f018 0f01 	tst.w	r8, #1
 8007500:	d004      	beq.n	800750c <_strtod_l+0x5dc>
 8007502:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007506:	f7f9 f88f 	bl	8000628 <__aeabi_dmul>
 800750a:	2301      	movs	r3, #1
 800750c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007510:	f109 0908 	add.w	r9, r9, #8
 8007514:	d1f2      	bne.n	80074fc <_strtod_l+0x5cc>
 8007516:	b10b      	cbz	r3, 800751c <_strtod_l+0x5ec>
 8007518:	4682      	mov	sl, r0
 800751a:	468b      	mov	fp, r1
 800751c:	9b04      	ldr	r3, [sp, #16]
 800751e:	b1c3      	cbz	r3, 8007552 <_strtod_l+0x622>
 8007520:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007524:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007528:	2b00      	cmp	r3, #0
 800752a:	4659      	mov	r1, fp
 800752c:	dd11      	ble.n	8007552 <_strtod_l+0x622>
 800752e:	2b1f      	cmp	r3, #31
 8007530:	f340 8124 	ble.w	800777c <_strtod_l+0x84c>
 8007534:	2b34      	cmp	r3, #52	; 0x34
 8007536:	bfde      	ittt	le
 8007538:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800753c:	f04f 33ff 	movle.w	r3, #4294967295
 8007540:	fa03 f202 	lslle.w	r2, r3, r2
 8007544:	f04f 0a00 	mov.w	sl, #0
 8007548:	bfcc      	ite	gt
 800754a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800754e:	ea02 0b01 	andle.w	fp, r2, r1
 8007552:	2200      	movs	r2, #0
 8007554:	2300      	movs	r3, #0
 8007556:	4650      	mov	r0, sl
 8007558:	4659      	mov	r1, fp
 800755a:	f7f9 facd 	bl	8000af8 <__aeabi_dcmpeq>
 800755e:	2800      	cmp	r0, #0
 8007560:	d1a2      	bne.n	80074a8 <_strtod_l+0x578>
 8007562:	9b07      	ldr	r3, [sp, #28]
 8007564:	9300      	str	r3, [sp, #0]
 8007566:	9908      	ldr	r1, [sp, #32]
 8007568:	462b      	mov	r3, r5
 800756a:	463a      	mov	r2, r7
 800756c:	4620      	mov	r0, r4
 800756e:	f001 fe63 	bl	8009238 <__s2b>
 8007572:	9007      	str	r0, [sp, #28]
 8007574:	2800      	cmp	r0, #0
 8007576:	f43f af1f 	beq.w	80073b8 <_strtod_l+0x488>
 800757a:	9b05      	ldr	r3, [sp, #20]
 800757c:	1b9e      	subs	r6, r3, r6
 800757e:	9b06      	ldr	r3, [sp, #24]
 8007580:	2b00      	cmp	r3, #0
 8007582:	bfb4      	ite	lt
 8007584:	4633      	movlt	r3, r6
 8007586:	2300      	movge	r3, #0
 8007588:	930c      	str	r3, [sp, #48]	; 0x30
 800758a:	9b06      	ldr	r3, [sp, #24]
 800758c:	2500      	movs	r5, #0
 800758e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007592:	9312      	str	r3, [sp, #72]	; 0x48
 8007594:	462e      	mov	r6, r5
 8007596:	9b07      	ldr	r3, [sp, #28]
 8007598:	4620      	mov	r0, r4
 800759a:	6859      	ldr	r1, [r3, #4]
 800759c:	f001 fda4 	bl	80090e8 <_Balloc>
 80075a0:	9005      	str	r0, [sp, #20]
 80075a2:	2800      	cmp	r0, #0
 80075a4:	f43f af0c 	beq.w	80073c0 <_strtod_l+0x490>
 80075a8:	9b07      	ldr	r3, [sp, #28]
 80075aa:	691a      	ldr	r2, [r3, #16]
 80075ac:	3202      	adds	r2, #2
 80075ae:	f103 010c 	add.w	r1, r3, #12
 80075b2:	0092      	lsls	r2, r2, #2
 80075b4:	300c      	adds	r0, #12
 80075b6:	f001 fd89 	bl	80090cc <memcpy>
 80075ba:	ec4b ab10 	vmov	d0, sl, fp
 80075be:	aa1a      	add	r2, sp, #104	; 0x68
 80075c0:	a919      	add	r1, sp, #100	; 0x64
 80075c2:	4620      	mov	r0, r4
 80075c4:	f002 f97e 	bl	80098c4 <__d2b>
 80075c8:	ec4b ab18 	vmov	d8, sl, fp
 80075cc:	9018      	str	r0, [sp, #96]	; 0x60
 80075ce:	2800      	cmp	r0, #0
 80075d0:	f43f aef6 	beq.w	80073c0 <_strtod_l+0x490>
 80075d4:	2101      	movs	r1, #1
 80075d6:	4620      	mov	r0, r4
 80075d8:	f001 fec8 	bl	800936c <__i2b>
 80075dc:	4606      	mov	r6, r0
 80075de:	2800      	cmp	r0, #0
 80075e0:	f43f aeee 	beq.w	80073c0 <_strtod_l+0x490>
 80075e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80075e6:	9904      	ldr	r1, [sp, #16]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	bfab      	itete	ge
 80075ec:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80075ee:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80075f0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80075f2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80075f6:	bfac      	ite	ge
 80075f8:	eb03 0902 	addge.w	r9, r3, r2
 80075fc:	1ad7      	sublt	r7, r2, r3
 80075fe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007600:	eba3 0801 	sub.w	r8, r3, r1
 8007604:	4490      	add	r8, r2
 8007606:	4ba1      	ldr	r3, [pc, #644]	; (800788c <_strtod_l+0x95c>)
 8007608:	f108 38ff 	add.w	r8, r8, #4294967295
 800760c:	4598      	cmp	r8, r3
 800760e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007612:	f280 80c7 	bge.w	80077a4 <_strtod_l+0x874>
 8007616:	eba3 0308 	sub.w	r3, r3, r8
 800761a:	2b1f      	cmp	r3, #31
 800761c:	eba2 0203 	sub.w	r2, r2, r3
 8007620:	f04f 0101 	mov.w	r1, #1
 8007624:	f300 80b1 	bgt.w	800778a <_strtod_l+0x85a>
 8007628:	fa01 f303 	lsl.w	r3, r1, r3
 800762c:	930d      	str	r3, [sp, #52]	; 0x34
 800762e:	2300      	movs	r3, #0
 8007630:	9308      	str	r3, [sp, #32]
 8007632:	eb09 0802 	add.w	r8, r9, r2
 8007636:	9b04      	ldr	r3, [sp, #16]
 8007638:	45c1      	cmp	r9, r8
 800763a:	4417      	add	r7, r2
 800763c:	441f      	add	r7, r3
 800763e:	464b      	mov	r3, r9
 8007640:	bfa8      	it	ge
 8007642:	4643      	movge	r3, r8
 8007644:	42bb      	cmp	r3, r7
 8007646:	bfa8      	it	ge
 8007648:	463b      	movge	r3, r7
 800764a:	2b00      	cmp	r3, #0
 800764c:	bfc2      	ittt	gt
 800764e:	eba8 0803 	subgt.w	r8, r8, r3
 8007652:	1aff      	subgt	r7, r7, r3
 8007654:	eba9 0903 	subgt.w	r9, r9, r3
 8007658:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800765a:	2b00      	cmp	r3, #0
 800765c:	dd17      	ble.n	800768e <_strtod_l+0x75e>
 800765e:	4631      	mov	r1, r6
 8007660:	461a      	mov	r2, r3
 8007662:	4620      	mov	r0, r4
 8007664:	f001 ff42 	bl	80094ec <__pow5mult>
 8007668:	4606      	mov	r6, r0
 800766a:	2800      	cmp	r0, #0
 800766c:	f43f aea8 	beq.w	80073c0 <_strtod_l+0x490>
 8007670:	4601      	mov	r1, r0
 8007672:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007674:	4620      	mov	r0, r4
 8007676:	f001 fe8f 	bl	8009398 <__multiply>
 800767a:	900b      	str	r0, [sp, #44]	; 0x2c
 800767c:	2800      	cmp	r0, #0
 800767e:	f43f ae9f 	beq.w	80073c0 <_strtod_l+0x490>
 8007682:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007684:	4620      	mov	r0, r4
 8007686:	f001 fd6f 	bl	8009168 <_Bfree>
 800768a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800768c:	9318      	str	r3, [sp, #96]	; 0x60
 800768e:	f1b8 0f00 	cmp.w	r8, #0
 8007692:	f300 808c 	bgt.w	80077ae <_strtod_l+0x87e>
 8007696:	9b06      	ldr	r3, [sp, #24]
 8007698:	2b00      	cmp	r3, #0
 800769a:	dd08      	ble.n	80076ae <_strtod_l+0x77e>
 800769c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800769e:	9905      	ldr	r1, [sp, #20]
 80076a0:	4620      	mov	r0, r4
 80076a2:	f001 ff23 	bl	80094ec <__pow5mult>
 80076a6:	9005      	str	r0, [sp, #20]
 80076a8:	2800      	cmp	r0, #0
 80076aa:	f43f ae89 	beq.w	80073c0 <_strtod_l+0x490>
 80076ae:	2f00      	cmp	r7, #0
 80076b0:	dd08      	ble.n	80076c4 <_strtod_l+0x794>
 80076b2:	9905      	ldr	r1, [sp, #20]
 80076b4:	463a      	mov	r2, r7
 80076b6:	4620      	mov	r0, r4
 80076b8:	f001 ff72 	bl	80095a0 <__lshift>
 80076bc:	9005      	str	r0, [sp, #20]
 80076be:	2800      	cmp	r0, #0
 80076c0:	f43f ae7e 	beq.w	80073c0 <_strtod_l+0x490>
 80076c4:	f1b9 0f00 	cmp.w	r9, #0
 80076c8:	dd08      	ble.n	80076dc <_strtod_l+0x7ac>
 80076ca:	4631      	mov	r1, r6
 80076cc:	464a      	mov	r2, r9
 80076ce:	4620      	mov	r0, r4
 80076d0:	f001 ff66 	bl	80095a0 <__lshift>
 80076d4:	4606      	mov	r6, r0
 80076d6:	2800      	cmp	r0, #0
 80076d8:	f43f ae72 	beq.w	80073c0 <_strtod_l+0x490>
 80076dc:	9a05      	ldr	r2, [sp, #20]
 80076de:	9918      	ldr	r1, [sp, #96]	; 0x60
 80076e0:	4620      	mov	r0, r4
 80076e2:	f001 ffe9 	bl	80096b8 <__mdiff>
 80076e6:	4605      	mov	r5, r0
 80076e8:	2800      	cmp	r0, #0
 80076ea:	f43f ae69 	beq.w	80073c0 <_strtod_l+0x490>
 80076ee:	68c3      	ldr	r3, [r0, #12]
 80076f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80076f2:	2300      	movs	r3, #0
 80076f4:	60c3      	str	r3, [r0, #12]
 80076f6:	4631      	mov	r1, r6
 80076f8:	f001 ffc2 	bl	8009680 <__mcmp>
 80076fc:	2800      	cmp	r0, #0
 80076fe:	da60      	bge.n	80077c2 <_strtod_l+0x892>
 8007700:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007702:	ea53 030a 	orrs.w	r3, r3, sl
 8007706:	f040 8082 	bne.w	800780e <_strtod_l+0x8de>
 800770a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800770e:	2b00      	cmp	r3, #0
 8007710:	d17d      	bne.n	800780e <_strtod_l+0x8de>
 8007712:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007716:	0d1b      	lsrs	r3, r3, #20
 8007718:	051b      	lsls	r3, r3, #20
 800771a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800771e:	d976      	bls.n	800780e <_strtod_l+0x8de>
 8007720:	696b      	ldr	r3, [r5, #20]
 8007722:	b913      	cbnz	r3, 800772a <_strtod_l+0x7fa>
 8007724:	692b      	ldr	r3, [r5, #16]
 8007726:	2b01      	cmp	r3, #1
 8007728:	dd71      	ble.n	800780e <_strtod_l+0x8de>
 800772a:	4629      	mov	r1, r5
 800772c:	2201      	movs	r2, #1
 800772e:	4620      	mov	r0, r4
 8007730:	f001 ff36 	bl	80095a0 <__lshift>
 8007734:	4631      	mov	r1, r6
 8007736:	4605      	mov	r5, r0
 8007738:	f001 ffa2 	bl	8009680 <__mcmp>
 800773c:	2800      	cmp	r0, #0
 800773e:	dd66      	ble.n	800780e <_strtod_l+0x8de>
 8007740:	9904      	ldr	r1, [sp, #16]
 8007742:	4a53      	ldr	r2, [pc, #332]	; (8007890 <_strtod_l+0x960>)
 8007744:	465b      	mov	r3, fp
 8007746:	2900      	cmp	r1, #0
 8007748:	f000 8081 	beq.w	800784e <_strtod_l+0x91e>
 800774c:	ea02 010b 	and.w	r1, r2, fp
 8007750:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007754:	dc7b      	bgt.n	800784e <_strtod_l+0x91e>
 8007756:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800775a:	f77f aea9 	ble.w	80074b0 <_strtod_l+0x580>
 800775e:	4b4d      	ldr	r3, [pc, #308]	; (8007894 <_strtod_l+0x964>)
 8007760:	4650      	mov	r0, sl
 8007762:	4659      	mov	r1, fp
 8007764:	2200      	movs	r2, #0
 8007766:	f7f8 ff5f 	bl	8000628 <__aeabi_dmul>
 800776a:	460b      	mov	r3, r1
 800776c:	4303      	orrs	r3, r0
 800776e:	bf08      	it	eq
 8007770:	2322      	moveq	r3, #34	; 0x22
 8007772:	4682      	mov	sl, r0
 8007774:	468b      	mov	fp, r1
 8007776:	bf08      	it	eq
 8007778:	6023      	streq	r3, [r4, #0]
 800777a:	e62b      	b.n	80073d4 <_strtod_l+0x4a4>
 800777c:	f04f 32ff 	mov.w	r2, #4294967295
 8007780:	fa02 f303 	lsl.w	r3, r2, r3
 8007784:	ea03 0a0a 	and.w	sl, r3, sl
 8007788:	e6e3      	b.n	8007552 <_strtod_l+0x622>
 800778a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800778e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007792:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007796:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800779a:	fa01 f308 	lsl.w	r3, r1, r8
 800779e:	9308      	str	r3, [sp, #32]
 80077a0:	910d      	str	r1, [sp, #52]	; 0x34
 80077a2:	e746      	b.n	8007632 <_strtod_l+0x702>
 80077a4:	2300      	movs	r3, #0
 80077a6:	9308      	str	r3, [sp, #32]
 80077a8:	2301      	movs	r3, #1
 80077aa:	930d      	str	r3, [sp, #52]	; 0x34
 80077ac:	e741      	b.n	8007632 <_strtod_l+0x702>
 80077ae:	9918      	ldr	r1, [sp, #96]	; 0x60
 80077b0:	4642      	mov	r2, r8
 80077b2:	4620      	mov	r0, r4
 80077b4:	f001 fef4 	bl	80095a0 <__lshift>
 80077b8:	9018      	str	r0, [sp, #96]	; 0x60
 80077ba:	2800      	cmp	r0, #0
 80077bc:	f47f af6b 	bne.w	8007696 <_strtod_l+0x766>
 80077c0:	e5fe      	b.n	80073c0 <_strtod_l+0x490>
 80077c2:	465f      	mov	r7, fp
 80077c4:	d16e      	bne.n	80078a4 <_strtod_l+0x974>
 80077c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80077c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80077cc:	b342      	cbz	r2, 8007820 <_strtod_l+0x8f0>
 80077ce:	4a32      	ldr	r2, [pc, #200]	; (8007898 <_strtod_l+0x968>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d128      	bne.n	8007826 <_strtod_l+0x8f6>
 80077d4:	9b04      	ldr	r3, [sp, #16]
 80077d6:	4651      	mov	r1, sl
 80077d8:	b1eb      	cbz	r3, 8007816 <_strtod_l+0x8e6>
 80077da:	4b2d      	ldr	r3, [pc, #180]	; (8007890 <_strtod_l+0x960>)
 80077dc:	403b      	ands	r3, r7
 80077de:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80077e2:	f04f 32ff 	mov.w	r2, #4294967295
 80077e6:	d819      	bhi.n	800781c <_strtod_l+0x8ec>
 80077e8:	0d1b      	lsrs	r3, r3, #20
 80077ea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80077ee:	fa02 f303 	lsl.w	r3, r2, r3
 80077f2:	4299      	cmp	r1, r3
 80077f4:	d117      	bne.n	8007826 <_strtod_l+0x8f6>
 80077f6:	4b29      	ldr	r3, [pc, #164]	; (800789c <_strtod_l+0x96c>)
 80077f8:	429f      	cmp	r7, r3
 80077fa:	d102      	bne.n	8007802 <_strtod_l+0x8d2>
 80077fc:	3101      	adds	r1, #1
 80077fe:	f43f addf 	beq.w	80073c0 <_strtod_l+0x490>
 8007802:	4b23      	ldr	r3, [pc, #140]	; (8007890 <_strtod_l+0x960>)
 8007804:	403b      	ands	r3, r7
 8007806:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800780a:	f04f 0a00 	mov.w	sl, #0
 800780e:	9b04      	ldr	r3, [sp, #16]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d1a4      	bne.n	800775e <_strtod_l+0x82e>
 8007814:	e5de      	b.n	80073d4 <_strtod_l+0x4a4>
 8007816:	f04f 33ff 	mov.w	r3, #4294967295
 800781a:	e7ea      	b.n	80077f2 <_strtod_l+0x8c2>
 800781c:	4613      	mov	r3, r2
 800781e:	e7e8      	b.n	80077f2 <_strtod_l+0x8c2>
 8007820:	ea53 030a 	orrs.w	r3, r3, sl
 8007824:	d08c      	beq.n	8007740 <_strtod_l+0x810>
 8007826:	9b08      	ldr	r3, [sp, #32]
 8007828:	b1db      	cbz	r3, 8007862 <_strtod_l+0x932>
 800782a:	423b      	tst	r3, r7
 800782c:	d0ef      	beq.n	800780e <_strtod_l+0x8de>
 800782e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007830:	9a04      	ldr	r2, [sp, #16]
 8007832:	4650      	mov	r0, sl
 8007834:	4659      	mov	r1, fp
 8007836:	b1c3      	cbz	r3, 800786a <_strtod_l+0x93a>
 8007838:	f7ff fb5d 	bl	8006ef6 <sulp>
 800783c:	4602      	mov	r2, r0
 800783e:	460b      	mov	r3, r1
 8007840:	ec51 0b18 	vmov	r0, r1, d8
 8007844:	f7f8 fd3a 	bl	80002bc <__adddf3>
 8007848:	4682      	mov	sl, r0
 800784a:	468b      	mov	fp, r1
 800784c:	e7df      	b.n	800780e <_strtod_l+0x8de>
 800784e:	4013      	ands	r3, r2
 8007850:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007854:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007858:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800785c:	f04f 3aff 	mov.w	sl, #4294967295
 8007860:	e7d5      	b.n	800780e <_strtod_l+0x8de>
 8007862:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007864:	ea13 0f0a 	tst.w	r3, sl
 8007868:	e7e0      	b.n	800782c <_strtod_l+0x8fc>
 800786a:	f7ff fb44 	bl	8006ef6 <sulp>
 800786e:	4602      	mov	r2, r0
 8007870:	460b      	mov	r3, r1
 8007872:	ec51 0b18 	vmov	r0, r1, d8
 8007876:	f7f8 fd1f 	bl	80002b8 <__aeabi_dsub>
 800787a:	2200      	movs	r2, #0
 800787c:	2300      	movs	r3, #0
 800787e:	4682      	mov	sl, r0
 8007880:	468b      	mov	fp, r1
 8007882:	f7f9 f939 	bl	8000af8 <__aeabi_dcmpeq>
 8007886:	2800      	cmp	r0, #0
 8007888:	d0c1      	beq.n	800780e <_strtod_l+0x8de>
 800788a:	e611      	b.n	80074b0 <_strtod_l+0x580>
 800788c:	fffffc02 	.word	0xfffffc02
 8007890:	7ff00000 	.word	0x7ff00000
 8007894:	39500000 	.word	0x39500000
 8007898:	000fffff 	.word	0x000fffff
 800789c:	7fefffff 	.word	0x7fefffff
 80078a0:	0800cb18 	.word	0x0800cb18
 80078a4:	4631      	mov	r1, r6
 80078a6:	4628      	mov	r0, r5
 80078a8:	f002 f868 	bl	800997c <__ratio>
 80078ac:	ec59 8b10 	vmov	r8, r9, d0
 80078b0:	ee10 0a10 	vmov	r0, s0
 80078b4:	2200      	movs	r2, #0
 80078b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80078ba:	4649      	mov	r1, r9
 80078bc:	f7f9 f930 	bl	8000b20 <__aeabi_dcmple>
 80078c0:	2800      	cmp	r0, #0
 80078c2:	d07a      	beq.n	80079ba <_strtod_l+0xa8a>
 80078c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d04a      	beq.n	8007960 <_strtod_l+0xa30>
 80078ca:	4b95      	ldr	r3, [pc, #596]	; (8007b20 <_strtod_l+0xbf0>)
 80078cc:	2200      	movs	r2, #0
 80078ce:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80078d2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007b20 <_strtod_l+0xbf0>
 80078d6:	f04f 0800 	mov.w	r8, #0
 80078da:	4b92      	ldr	r3, [pc, #584]	; (8007b24 <_strtod_l+0xbf4>)
 80078dc:	403b      	ands	r3, r7
 80078de:	930d      	str	r3, [sp, #52]	; 0x34
 80078e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80078e2:	4b91      	ldr	r3, [pc, #580]	; (8007b28 <_strtod_l+0xbf8>)
 80078e4:	429a      	cmp	r2, r3
 80078e6:	f040 80b0 	bne.w	8007a4a <_strtod_l+0xb1a>
 80078ea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80078ee:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80078f2:	ec4b ab10 	vmov	d0, sl, fp
 80078f6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80078fa:	f001 ff67 	bl	80097cc <__ulp>
 80078fe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007902:	ec53 2b10 	vmov	r2, r3, d0
 8007906:	f7f8 fe8f 	bl	8000628 <__aeabi_dmul>
 800790a:	4652      	mov	r2, sl
 800790c:	465b      	mov	r3, fp
 800790e:	f7f8 fcd5 	bl	80002bc <__adddf3>
 8007912:	460b      	mov	r3, r1
 8007914:	4983      	ldr	r1, [pc, #524]	; (8007b24 <_strtod_l+0xbf4>)
 8007916:	4a85      	ldr	r2, [pc, #532]	; (8007b2c <_strtod_l+0xbfc>)
 8007918:	4019      	ands	r1, r3
 800791a:	4291      	cmp	r1, r2
 800791c:	4682      	mov	sl, r0
 800791e:	d960      	bls.n	80079e2 <_strtod_l+0xab2>
 8007920:	ee18 3a90 	vmov	r3, s17
 8007924:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007928:	4293      	cmp	r3, r2
 800792a:	d104      	bne.n	8007936 <_strtod_l+0xa06>
 800792c:	ee18 3a10 	vmov	r3, s16
 8007930:	3301      	adds	r3, #1
 8007932:	f43f ad45 	beq.w	80073c0 <_strtod_l+0x490>
 8007936:	f8df b200 	ldr.w	fp, [pc, #512]	; 8007b38 <_strtod_l+0xc08>
 800793a:	f04f 3aff 	mov.w	sl, #4294967295
 800793e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007940:	4620      	mov	r0, r4
 8007942:	f001 fc11 	bl	8009168 <_Bfree>
 8007946:	9905      	ldr	r1, [sp, #20]
 8007948:	4620      	mov	r0, r4
 800794a:	f001 fc0d 	bl	8009168 <_Bfree>
 800794e:	4631      	mov	r1, r6
 8007950:	4620      	mov	r0, r4
 8007952:	f001 fc09 	bl	8009168 <_Bfree>
 8007956:	4629      	mov	r1, r5
 8007958:	4620      	mov	r0, r4
 800795a:	f001 fc05 	bl	8009168 <_Bfree>
 800795e:	e61a      	b.n	8007596 <_strtod_l+0x666>
 8007960:	f1ba 0f00 	cmp.w	sl, #0
 8007964:	d11b      	bne.n	800799e <_strtod_l+0xa6e>
 8007966:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800796a:	b9f3      	cbnz	r3, 80079aa <_strtod_l+0xa7a>
 800796c:	4b6c      	ldr	r3, [pc, #432]	; (8007b20 <_strtod_l+0xbf0>)
 800796e:	2200      	movs	r2, #0
 8007970:	4640      	mov	r0, r8
 8007972:	4649      	mov	r1, r9
 8007974:	f7f9 f8ca 	bl	8000b0c <__aeabi_dcmplt>
 8007978:	b9d0      	cbnz	r0, 80079b0 <_strtod_l+0xa80>
 800797a:	4640      	mov	r0, r8
 800797c:	4649      	mov	r1, r9
 800797e:	4b6c      	ldr	r3, [pc, #432]	; (8007b30 <_strtod_l+0xc00>)
 8007980:	2200      	movs	r2, #0
 8007982:	f7f8 fe51 	bl	8000628 <__aeabi_dmul>
 8007986:	4680      	mov	r8, r0
 8007988:	4689      	mov	r9, r1
 800798a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800798e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8007992:	9315      	str	r3, [sp, #84]	; 0x54
 8007994:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007998:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800799c:	e79d      	b.n	80078da <_strtod_l+0x9aa>
 800799e:	f1ba 0f01 	cmp.w	sl, #1
 80079a2:	d102      	bne.n	80079aa <_strtod_l+0xa7a>
 80079a4:	2f00      	cmp	r7, #0
 80079a6:	f43f ad83 	beq.w	80074b0 <_strtod_l+0x580>
 80079aa:	4b62      	ldr	r3, [pc, #392]	; (8007b34 <_strtod_l+0xc04>)
 80079ac:	2200      	movs	r2, #0
 80079ae:	e78e      	b.n	80078ce <_strtod_l+0x99e>
 80079b0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8007b30 <_strtod_l+0xc00>
 80079b4:	f04f 0800 	mov.w	r8, #0
 80079b8:	e7e7      	b.n	800798a <_strtod_l+0xa5a>
 80079ba:	4b5d      	ldr	r3, [pc, #372]	; (8007b30 <_strtod_l+0xc00>)
 80079bc:	4640      	mov	r0, r8
 80079be:	4649      	mov	r1, r9
 80079c0:	2200      	movs	r2, #0
 80079c2:	f7f8 fe31 	bl	8000628 <__aeabi_dmul>
 80079c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079c8:	4680      	mov	r8, r0
 80079ca:	4689      	mov	r9, r1
 80079cc:	b933      	cbnz	r3, 80079dc <_strtod_l+0xaac>
 80079ce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80079d2:	900e      	str	r0, [sp, #56]	; 0x38
 80079d4:	930f      	str	r3, [sp, #60]	; 0x3c
 80079d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80079da:	e7dd      	b.n	8007998 <_strtod_l+0xa68>
 80079dc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80079e0:	e7f9      	b.n	80079d6 <_strtod_l+0xaa6>
 80079e2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80079e6:	9b04      	ldr	r3, [sp, #16]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d1a8      	bne.n	800793e <_strtod_l+0xa0e>
 80079ec:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80079f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80079f2:	0d1b      	lsrs	r3, r3, #20
 80079f4:	051b      	lsls	r3, r3, #20
 80079f6:	429a      	cmp	r2, r3
 80079f8:	d1a1      	bne.n	800793e <_strtod_l+0xa0e>
 80079fa:	4640      	mov	r0, r8
 80079fc:	4649      	mov	r1, r9
 80079fe:	f7f9 fab9 	bl	8000f74 <__aeabi_d2lz>
 8007a02:	f7f8 fde3 	bl	80005cc <__aeabi_l2d>
 8007a06:	4602      	mov	r2, r0
 8007a08:	460b      	mov	r3, r1
 8007a0a:	4640      	mov	r0, r8
 8007a0c:	4649      	mov	r1, r9
 8007a0e:	f7f8 fc53 	bl	80002b8 <__aeabi_dsub>
 8007a12:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007a14:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007a18:	ea43 030a 	orr.w	r3, r3, sl
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	4680      	mov	r8, r0
 8007a20:	4689      	mov	r9, r1
 8007a22:	d055      	beq.n	8007ad0 <_strtod_l+0xba0>
 8007a24:	a336      	add	r3, pc, #216	; (adr r3, 8007b00 <_strtod_l+0xbd0>)
 8007a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a2a:	f7f9 f86f 	bl	8000b0c <__aeabi_dcmplt>
 8007a2e:	2800      	cmp	r0, #0
 8007a30:	f47f acd0 	bne.w	80073d4 <_strtod_l+0x4a4>
 8007a34:	a334      	add	r3, pc, #208	; (adr r3, 8007b08 <_strtod_l+0xbd8>)
 8007a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a3a:	4640      	mov	r0, r8
 8007a3c:	4649      	mov	r1, r9
 8007a3e:	f7f9 f883 	bl	8000b48 <__aeabi_dcmpgt>
 8007a42:	2800      	cmp	r0, #0
 8007a44:	f43f af7b 	beq.w	800793e <_strtod_l+0xa0e>
 8007a48:	e4c4      	b.n	80073d4 <_strtod_l+0x4a4>
 8007a4a:	9b04      	ldr	r3, [sp, #16]
 8007a4c:	b333      	cbz	r3, 8007a9c <_strtod_l+0xb6c>
 8007a4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a50:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007a54:	d822      	bhi.n	8007a9c <_strtod_l+0xb6c>
 8007a56:	a32e      	add	r3, pc, #184	; (adr r3, 8007b10 <_strtod_l+0xbe0>)
 8007a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a5c:	4640      	mov	r0, r8
 8007a5e:	4649      	mov	r1, r9
 8007a60:	f7f9 f85e 	bl	8000b20 <__aeabi_dcmple>
 8007a64:	b1a0      	cbz	r0, 8007a90 <_strtod_l+0xb60>
 8007a66:	4649      	mov	r1, r9
 8007a68:	4640      	mov	r0, r8
 8007a6a:	f7f9 f8b5 	bl	8000bd8 <__aeabi_d2uiz>
 8007a6e:	2801      	cmp	r0, #1
 8007a70:	bf38      	it	cc
 8007a72:	2001      	movcc	r0, #1
 8007a74:	f7f8 fd5e 	bl	8000534 <__aeabi_ui2d>
 8007a78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a7a:	4680      	mov	r8, r0
 8007a7c:	4689      	mov	r9, r1
 8007a7e:	bb23      	cbnz	r3, 8007aca <_strtod_l+0xb9a>
 8007a80:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a84:	9010      	str	r0, [sp, #64]	; 0x40
 8007a86:	9311      	str	r3, [sp, #68]	; 0x44
 8007a88:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007a8c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007a90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a92:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007a94:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007a98:	1a9b      	subs	r3, r3, r2
 8007a9a:	9309      	str	r3, [sp, #36]	; 0x24
 8007a9c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007aa0:	eeb0 0a48 	vmov.f32	s0, s16
 8007aa4:	eef0 0a68 	vmov.f32	s1, s17
 8007aa8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007aac:	f001 fe8e 	bl	80097cc <__ulp>
 8007ab0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007ab4:	ec53 2b10 	vmov	r2, r3, d0
 8007ab8:	f7f8 fdb6 	bl	8000628 <__aeabi_dmul>
 8007abc:	ec53 2b18 	vmov	r2, r3, d8
 8007ac0:	f7f8 fbfc 	bl	80002bc <__adddf3>
 8007ac4:	4682      	mov	sl, r0
 8007ac6:	468b      	mov	fp, r1
 8007ac8:	e78d      	b.n	80079e6 <_strtod_l+0xab6>
 8007aca:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8007ace:	e7db      	b.n	8007a88 <_strtod_l+0xb58>
 8007ad0:	a311      	add	r3, pc, #68	; (adr r3, 8007b18 <_strtod_l+0xbe8>)
 8007ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ad6:	f7f9 f819 	bl	8000b0c <__aeabi_dcmplt>
 8007ada:	e7b2      	b.n	8007a42 <_strtod_l+0xb12>
 8007adc:	2300      	movs	r3, #0
 8007ade:	930a      	str	r3, [sp, #40]	; 0x28
 8007ae0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007ae2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007ae4:	6013      	str	r3, [r2, #0]
 8007ae6:	f7ff ba6b 	b.w	8006fc0 <_strtod_l+0x90>
 8007aea:	2a65      	cmp	r2, #101	; 0x65
 8007aec:	f43f ab5f 	beq.w	80071ae <_strtod_l+0x27e>
 8007af0:	2a45      	cmp	r2, #69	; 0x45
 8007af2:	f43f ab5c 	beq.w	80071ae <_strtod_l+0x27e>
 8007af6:	2301      	movs	r3, #1
 8007af8:	f7ff bb94 	b.w	8007224 <_strtod_l+0x2f4>
 8007afc:	f3af 8000 	nop.w
 8007b00:	94a03595 	.word	0x94a03595
 8007b04:	3fdfffff 	.word	0x3fdfffff
 8007b08:	35afe535 	.word	0x35afe535
 8007b0c:	3fe00000 	.word	0x3fe00000
 8007b10:	ffc00000 	.word	0xffc00000
 8007b14:	41dfffff 	.word	0x41dfffff
 8007b18:	94a03595 	.word	0x94a03595
 8007b1c:	3fcfffff 	.word	0x3fcfffff
 8007b20:	3ff00000 	.word	0x3ff00000
 8007b24:	7ff00000 	.word	0x7ff00000
 8007b28:	7fe00000 	.word	0x7fe00000
 8007b2c:	7c9fffff 	.word	0x7c9fffff
 8007b30:	3fe00000 	.word	0x3fe00000
 8007b34:	bff00000 	.word	0xbff00000
 8007b38:	7fefffff 	.word	0x7fefffff

08007b3c <_strtod_r>:
 8007b3c:	4b01      	ldr	r3, [pc, #4]	; (8007b44 <_strtod_r+0x8>)
 8007b3e:	f7ff b9f7 	b.w	8006f30 <_strtod_l>
 8007b42:	bf00      	nop
 8007b44:	20000078 	.word	0x20000078

08007b48 <_strtol_l.constprop.0>:
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b4e:	d001      	beq.n	8007b54 <_strtol_l.constprop.0+0xc>
 8007b50:	2b24      	cmp	r3, #36	; 0x24
 8007b52:	d906      	bls.n	8007b62 <_strtol_l.constprop.0+0x1a>
 8007b54:	f7fe fa8c 	bl	8006070 <__errno>
 8007b58:	2316      	movs	r3, #22
 8007b5a:	6003      	str	r3, [r0, #0]
 8007b5c:	2000      	movs	r0, #0
 8007b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b62:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007c48 <_strtol_l.constprop.0+0x100>
 8007b66:	460d      	mov	r5, r1
 8007b68:	462e      	mov	r6, r5
 8007b6a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b6e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007b72:	f017 0708 	ands.w	r7, r7, #8
 8007b76:	d1f7      	bne.n	8007b68 <_strtol_l.constprop.0+0x20>
 8007b78:	2c2d      	cmp	r4, #45	; 0x2d
 8007b7a:	d132      	bne.n	8007be2 <_strtol_l.constprop.0+0x9a>
 8007b7c:	782c      	ldrb	r4, [r5, #0]
 8007b7e:	2701      	movs	r7, #1
 8007b80:	1cb5      	adds	r5, r6, #2
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d05b      	beq.n	8007c3e <_strtol_l.constprop.0+0xf6>
 8007b86:	2b10      	cmp	r3, #16
 8007b88:	d109      	bne.n	8007b9e <_strtol_l.constprop.0+0x56>
 8007b8a:	2c30      	cmp	r4, #48	; 0x30
 8007b8c:	d107      	bne.n	8007b9e <_strtol_l.constprop.0+0x56>
 8007b8e:	782c      	ldrb	r4, [r5, #0]
 8007b90:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007b94:	2c58      	cmp	r4, #88	; 0x58
 8007b96:	d14d      	bne.n	8007c34 <_strtol_l.constprop.0+0xec>
 8007b98:	786c      	ldrb	r4, [r5, #1]
 8007b9a:	2310      	movs	r3, #16
 8007b9c:	3502      	adds	r5, #2
 8007b9e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007ba2:	f108 38ff 	add.w	r8, r8, #4294967295
 8007ba6:	f04f 0c00 	mov.w	ip, #0
 8007baa:	fbb8 f9f3 	udiv	r9, r8, r3
 8007bae:	4666      	mov	r6, ip
 8007bb0:	fb03 8a19 	mls	sl, r3, r9, r8
 8007bb4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007bb8:	f1be 0f09 	cmp.w	lr, #9
 8007bbc:	d816      	bhi.n	8007bec <_strtol_l.constprop.0+0xa4>
 8007bbe:	4674      	mov	r4, lr
 8007bc0:	42a3      	cmp	r3, r4
 8007bc2:	dd24      	ble.n	8007c0e <_strtol_l.constprop.0+0xc6>
 8007bc4:	f1bc 0f00 	cmp.w	ip, #0
 8007bc8:	db1e      	blt.n	8007c08 <_strtol_l.constprop.0+0xc0>
 8007bca:	45b1      	cmp	r9, r6
 8007bcc:	d31c      	bcc.n	8007c08 <_strtol_l.constprop.0+0xc0>
 8007bce:	d101      	bne.n	8007bd4 <_strtol_l.constprop.0+0x8c>
 8007bd0:	45a2      	cmp	sl, r4
 8007bd2:	db19      	blt.n	8007c08 <_strtol_l.constprop.0+0xc0>
 8007bd4:	fb06 4603 	mla	r6, r6, r3, r4
 8007bd8:	f04f 0c01 	mov.w	ip, #1
 8007bdc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007be0:	e7e8      	b.n	8007bb4 <_strtol_l.constprop.0+0x6c>
 8007be2:	2c2b      	cmp	r4, #43	; 0x2b
 8007be4:	bf04      	itt	eq
 8007be6:	782c      	ldrbeq	r4, [r5, #0]
 8007be8:	1cb5      	addeq	r5, r6, #2
 8007bea:	e7ca      	b.n	8007b82 <_strtol_l.constprop.0+0x3a>
 8007bec:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007bf0:	f1be 0f19 	cmp.w	lr, #25
 8007bf4:	d801      	bhi.n	8007bfa <_strtol_l.constprop.0+0xb2>
 8007bf6:	3c37      	subs	r4, #55	; 0x37
 8007bf8:	e7e2      	b.n	8007bc0 <_strtol_l.constprop.0+0x78>
 8007bfa:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007bfe:	f1be 0f19 	cmp.w	lr, #25
 8007c02:	d804      	bhi.n	8007c0e <_strtol_l.constprop.0+0xc6>
 8007c04:	3c57      	subs	r4, #87	; 0x57
 8007c06:	e7db      	b.n	8007bc0 <_strtol_l.constprop.0+0x78>
 8007c08:	f04f 3cff 	mov.w	ip, #4294967295
 8007c0c:	e7e6      	b.n	8007bdc <_strtol_l.constprop.0+0x94>
 8007c0e:	f1bc 0f00 	cmp.w	ip, #0
 8007c12:	da05      	bge.n	8007c20 <_strtol_l.constprop.0+0xd8>
 8007c14:	2322      	movs	r3, #34	; 0x22
 8007c16:	6003      	str	r3, [r0, #0]
 8007c18:	4646      	mov	r6, r8
 8007c1a:	b942      	cbnz	r2, 8007c2e <_strtol_l.constprop.0+0xe6>
 8007c1c:	4630      	mov	r0, r6
 8007c1e:	e79e      	b.n	8007b5e <_strtol_l.constprop.0+0x16>
 8007c20:	b107      	cbz	r7, 8007c24 <_strtol_l.constprop.0+0xdc>
 8007c22:	4276      	negs	r6, r6
 8007c24:	2a00      	cmp	r2, #0
 8007c26:	d0f9      	beq.n	8007c1c <_strtol_l.constprop.0+0xd4>
 8007c28:	f1bc 0f00 	cmp.w	ip, #0
 8007c2c:	d000      	beq.n	8007c30 <_strtol_l.constprop.0+0xe8>
 8007c2e:	1e69      	subs	r1, r5, #1
 8007c30:	6011      	str	r1, [r2, #0]
 8007c32:	e7f3      	b.n	8007c1c <_strtol_l.constprop.0+0xd4>
 8007c34:	2430      	movs	r4, #48	; 0x30
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d1b1      	bne.n	8007b9e <_strtol_l.constprop.0+0x56>
 8007c3a:	2308      	movs	r3, #8
 8007c3c:	e7af      	b.n	8007b9e <_strtol_l.constprop.0+0x56>
 8007c3e:	2c30      	cmp	r4, #48	; 0x30
 8007c40:	d0a5      	beq.n	8007b8e <_strtol_l.constprop.0+0x46>
 8007c42:	230a      	movs	r3, #10
 8007c44:	e7ab      	b.n	8007b9e <_strtol_l.constprop.0+0x56>
 8007c46:	bf00      	nop
 8007c48:	0800cb41 	.word	0x0800cb41

08007c4c <_strtol_r>:
 8007c4c:	f7ff bf7c 	b.w	8007b48 <_strtol_l.constprop.0>

08007c50 <_write_r>:
 8007c50:	b538      	push	{r3, r4, r5, lr}
 8007c52:	4d07      	ldr	r5, [pc, #28]	; (8007c70 <_write_r+0x20>)
 8007c54:	4604      	mov	r4, r0
 8007c56:	4608      	mov	r0, r1
 8007c58:	4611      	mov	r1, r2
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	602a      	str	r2, [r5, #0]
 8007c5e:	461a      	mov	r2, r3
 8007c60:	f7fb fa4e 	bl	8003100 <_write>
 8007c64:	1c43      	adds	r3, r0, #1
 8007c66:	d102      	bne.n	8007c6e <_write_r+0x1e>
 8007c68:	682b      	ldr	r3, [r5, #0]
 8007c6a:	b103      	cbz	r3, 8007c6e <_write_r+0x1e>
 8007c6c:	6023      	str	r3, [r4, #0]
 8007c6e:	bd38      	pop	{r3, r4, r5, pc}
 8007c70:	20000d80 	.word	0x20000d80

08007c74 <_close_r>:
 8007c74:	b538      	push	{r3, r4, r5, lr}
 8007c76:	4d06      	ldr	r5, [pc, #24]	; (8007c90 <_close_r+0x1c>)
 8007c78:	2300      	movs	r3, #0
 8007c7a:	4604      	mov	r4, r0
 8007c7c:	4608      	mov	r0, r1
 8007c7e:	602b      	str	r3, [r5, #0]
 8007c80:	f7fb fa5a 	bl	8003138 <_close>
 8007c84:	1c43      	adds	r3, r0, #1
 8007c86:	d102      	bne.n	8007c8e <_close_r+0x1a>
 8007c88:	682b      	ldr	r3, [r5, #0]
 8007c8a:	b103      	cbz	r3, 8007c8e <_close_r+0x1a>
 8007c8c:	6023      	str	r3, [r4, #0]
 8007c8e:	bd38      	pop	{r3, r4, r5, pc}
 8007c90:	20000d80 	.word	0x20000d80

08007c94 <quorem>:
 8007c94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c98:	6903      	ldr	r3, [r0, #16]
 8007c9a:	690c      	ldr	r4, [r1, #16]
 8007c9c:	42a3      	cmp	r3, r4
 8007c9e:	4607      	mov	r7, r0
 8007ca0:	f2c0 8081 	blt.w	8007da6 <quorem+0x112>
 8007ca4:	3c01      	subs	r4, #1
 8007ca6:	f101 0814 	add.w	r8, r1, #20
 8007caa:	f100 0514 	add.w	r5, r0, #20
 8007cae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007cb2:	9301      	str	r3, [sp, #4]
 8007cb4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007cb8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007cbc:	3301      	adds	r3, #1
 8007cbe:	429a      	cmp	r2, r3
 8007cc0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007cc4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007cc8:	fbb2 f6f3 	udiv	r6, r2, r3
 8007ccc:	d331      	bcc.n	8007d32 <quorem+0x9e>
 8007cce:	f04f 0e00 	mov.w	lr, #0
 8007cd2:	4640      	mov	r0, r8
 8007cd4:	46ac      	mov	ip, r5
 8007cd6:	46f2      	mov	sl, lr
 8007cd8:	f850 2b04 	ldr.w	r2, [r0], #4
 8007cdc:	b293      	uxth	r3, r2
 8007cde:	fb06 e303 	mla	r3, r6, r3, lr
 8007ce2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007ce6:	b29b      	uxth	r3, r3
 8007ce8:	ebaa 0303 	sub.w	r3, sl, r3
 8007cec:	f8dc a000 	ldr.w	sl, [ip]
 8007cf0:	0c12      	lsrs	r2, r2, #16
 8007cf2:	fa13 f38a 	uxtah	r3, r3, sl
 8007cf6:	fb06 e202 	mla	r2, r6, r2, lr
 8007cfa:	9300      	str	r3, [sp, #0]
 8007cfc:	9b00      	ldr	r3, [sp, #0]
 8007cfe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007d02:	b292      	uxth	r2, r2
 8007d04:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007d08:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007d0c:	f8bd 3000 	ldrh.w	r3, [sp]
 8007d10:	4581      	cmp	r9, r0
 8007d12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d16:	f84c 3b04 	str.w	r3, [ip], #4
 8007d1a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007d1e:	d2db      	bcs.n	8007cd8 <quorem+0x44>
 8007d20:	f855 300b 	ldr.w	r3, [r5, fp]
 8007d24:	b92b      	cbnz	r3, 8007d32 <quorem+0x9e>
 8007d26:	9b01      	ldr	r3, [sp, #4]
 8007d28:	3b04      	subs	r3, #4
 8007d2a:	429d      	cmp	r5, r3
 8007d2c:	461a      	mov	r2, r3
 8007d2e:	d32e      	bcc.n	8007d8e <quorem+0xfa>
 8007d30:	613c      	str	r4, [r7, #16]
 8007d32:	4638      	mov	r0, r7
 8007d34:	f001 fca4 	bl	8009680 <__mcmp>
 8007d38:	2800      	cmp	r0, #0
 8007d3a:	db24      	blt.n	8007d86 <quorem+0xf2>
 8007d3c:	3601      	adds	r6, #1
 8007d3e:	4628      	mov	r0, r5
 8007d40:	f04f 0c00 	mov.w	ip, #0
 8007d44:	f858 2b04 	ldr.w	r2, [r8], #4
 8007d48:	f8d0 e000 	ldr.w	lr, [r0]
 8007d4c:	b293      	uxth	r3, r2
 8007d4e:	ebac 0303 	sub.w	r3, ip, r3
 8007d52:	0c12      	lsrs	r2, r2, #16
 8007d54:	fa13 f38e 	uxtah	r3, r3, lr
 8007d58:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007d5c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007d60:	b29b      	uxth	r3, r3
 8007d62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d66:	45c1      	cmp	r9, r8
 8007d68:	f840 3b04 	str.w	r3, [r0], #4
 8007d6c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007d70:	d2e8      	bcs.n	8007d44 <quorem+0xb0>
 8007d72:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d76:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d7a:	b922      	cbnz	r2, 8007d86 <quorem+0xf2>
 8007d7c:	3b04      	subs	r3, #4
 8007d7e:	429d      	cmp	r5, r3
 8007d80:	461a      	mov	r2, r3
 8007d82:	d30a      	bcc.n	8007d9a <quorem+0x106>
 8007d84:	613c      	str	r4, [r7, #16]
 8007d86:	4630      	mov	r0, r6
 8007d88:	b003      	add	sp, #12
 8007d8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d8e:	6812      	ldr	r2, [r2, #0]
 8007d90:	3b04      	subs	r3, #4
 8007d92:	2a00      	cmp	r2, #0
 8007d94:	d1cc      	bne.n	8007d30 <quorem+0x9c>
 8007d96:	3c01      	subs	r4, #1
 8007d98:	e7c7      	b.n	8007d2a <quorem+0x96>
 8007d9a:	6812      	ldr	r2, [r2, #0]
 8007d9c:	3b04      	subs	r3, #4
 8007d9e:	2a00      	cmp	r2, #0
 8007da0:	d1f0      	bne.n	8007d84 <quorem+0xf0>
 8007da2:	3c01      	subs	r4, #1
 8007da4:	e7eb      	b.n	8007d7e <quorem+0xea>
 8007da6:	2000      	movs	r0, #0
 8007da8:	e7ee      	b.n	8007d88 <quorem+0xf4>
 8007daa:	0000      	movs	r0, r0
 8007dac:	0000      	movs	r0, r0
	...

08007db0 <_dtoa_r>:
 8007db0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007db4:	ed2d 8b04 	vpush	{d8-d9}
 8007db8:	ec57 6b10 	vmov	r6, r7, d0
 8007dbc:	b093      	sub	sp, #76	; 0x4c
 8007dbe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007dc0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007dc4:	9106      	str	r1, [sp, #24]
 8007dc6:	ee10 aa10 	vmov	sl, s0
 8007dca:	4604      	mov	r4, r0
 8007dcc:	9209      	str	r2, [sp, #36]	; 0x24
 8007dce:	930c      	str	r3, [sp, #48]	; 0x30
 8007dd0:	46bb      	mov	fp, r7
 8007dd2:	b975      	cbnz	r5, 8007df2 <_dtoa_r+0x42>
 8007dd4:	2010      	movs	r0, #16
 8007dd6:	f001 f95f 	bl	8009098 <malloc>
 8007dda:	4602      	mov	r2, r0
 8007ddc:	6260      	str	r0, [r4, #36]	; 0x24
 8007dde:	b920      	cbnz	r0, 8007dea <_dtoa_r+0x3a>
 8007de0:	4ba7      	ldr	r3, [pc, #668]	; (8008080 <_dtoa_r+0x2d0>)
 8007de2:	21ea      	movs	r1, #234	; 0xea
 8007de4:	48a7      	ldr	r0, [pc, #668]	; (8008084 <_dtoa_r+0x2d4>)
 8007de6:	f002 fceb 	bl	800a7c0 <__assert_func>
 8007dea:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007dee:	6005      	str	r5, [r0, #0]
 8007df0:	60c5      	str	r5, [r0, #12]
 8007df2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007df4:	6819      	ldr	r1, [r3, #0]
 8007df6:	b151      	cbz	r1, 8007e0e <_dtoa_r+0x5e>
 8007df8:	685a      	ldr	r2, [r3, #4]
 8007dfa:	604a      	str	r2, [r1, #4]
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	4093      	lsls	r3, r2
 8007e00:	608b      	str	r3, [r1, #8]
 8007e02:	4620      	mov	r0, r4
 8007e04:	f001 f9b0 	bl	8009168 <_Bfree>
 8007e08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	601a      	str	r2, [r3, #0]
 8007e0e:	1e3b      	subs	r3, r7, #0
 8007e10:	bfaa      	itet	ge
 8007e12:	2300      	movge	r3, #0
 8007e14:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007e18:	f8c8 3000 	strge.w	r3, [r8]
 8007e1c:	4b9a      	ldr	r3, [pc, #616]	; (8008088 <_dtoa_r+0x2d8>)
 8007e1e:	bfbc      	itt	lt
 8007e20:	2201      	movlt	r2, #1
 8007e22:	f8c8 2000 	strlt.w	r2, [r8]
 8007e26:	ea33 030b 	bics.w	r3, r3, fp
 8007e2a:	d11b      	bne.n	8007e64 <_dtoa_r+0xb4>
 8007e2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e2e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007e32:	6013      	str	r3, [r2, #0]
 8007e34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e38:	4333      	orrs	r3, r6
 8007e3a:	f000 8592 	beq.w	8008962 <_dtoa_r+0xbb2>
 8007e3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e40:	b963      	cbnz	r3, 8007e5c <_dtoa_r+0xac>
 8007e42:	4b92      	ldr	r3, [pc, #584]	; (800808c <_dtoa_r+0x2dc>)
 8007e44:	e022      	b.n	8007e8c <_dtoa_r+0xdc>
 8007e46:	4b92      	ldr	r3, [pc, #584]	; (8008090 <_dtoa_r+0x2e0>)
 8007e48:	9301      	str	r3, [sp, #4]
 8007e4a:	3308      	adds	r3, #8
 8007e4c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007e4e:	6013      	str	r3, [r2, #0]
 8007e50:	9801      	ldr	r0, [sp, #4]
 8007e52:	b013      	add	sp, #76	; 0x4c
 8007e54:	ecbd 8b04 	vpop	{d8-d9}
 8007e58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e5c:	4b8b      	ldr	r3, [pc, #556]	; (800808c <_dtoa_r+0x2dc>)
 8007e5e:	9301      	str	r3, [sp, #4]
 8007e60:	3303      	adds	r3, #3
 8007e62:	e7f3      	b.n	8007e4c <_dtoa_r+0x9c>
 8007e64:	2200      	movs	r2, #0
 8007e66:	2300      	movs	r3, #0
 8007e68:	4650      	mov	r0, sl
 8007e6a:	4659      	mov	r1, fp
 8007e6c:	f7f8 fe44 	bl	8000af8 <__aeabi_dcmpeq>
 8007e70:	ec4b ab19 	vmov	d9, sl, fp
 8007e74:	4680      	mov	r8, r0
 8007e76:	b158      	cbz	r0, 8007e90 <_dtoa_r+0xe0>
 8007e78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	6013      	str	r3, [r2, #0]
 8007e7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	f000 856b 	beq.w	800895c <_dtoa_r+0xbac>
 8007e86:	4883      	ldr	r0, [pc, #524]	; (8008094 <_dtoa_r+0x2e4>)
 8007e88:	6018      	str	r0, [r3, #0]
 8007e8a:	1e43      	subs	r3, r0, #1
 8007e8c:	9301      	str	r3, [sp, #4]
 8007e8e:	e7df      	b.n	8007e50 <_dtoa_r+0xa0>
 8007e90:	ec4b ab10 	vmov	d0, sl, fp
 8007e94:	aa10      	add	r2, sp, #64	; 0x40
 8007e96:	a911      	add	r1, sp, #68	; 0x44
 8007e98:	4620      	mov	r0, r4
 8007e9a:	f001 fd13 	bl	80098c4 <__d2b>
 8007e9e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007ea2:	ee08 0a10 	vmov	s16, r0
 8007ea6:	2d00      	cmp	r5, #0
 8007ea8:	f000 8084 	beq.w	8007fb4 <_dtoa_r+0x204>
 8007eac:	ee19 3a90 	vmov	r3, s19
 8007eb0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007eb4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007eb8:	4656      	mov	r6, sl
 8007eba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007ebe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007ec2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007ec6:	4b74      	ldr	r3, [pc, #464]	; (8008098 <_dtoa_r+0x2e8>)
 8007ec8:	2200      	movs	r2, #0
 8007eca:	4630      	mov	r0, r6
 8007ecc:	4639      	mov	r1, r7
 8007ece:	f7f8 f9f3 	bl	80002b8 <__aeabi_dsub>
 8007ed2:	a365      	add	r3, pc, #404	; (adr r3, 8008068 <_dtoa_r+0x2b8>)
 8007ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed8:	f7f8 fba6 	bl	8000628 <__aeabi_dmul>
 8007edc:	a364      	add	r3, pc, #400	; (adr r3, 8008070 <_dtoa_r+0x2c0>)
 8007ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ee2:	f7f8 f9eb 	bl	80002bc <__adddf3>
 8007ee6:	4606      	mov	r6, r0
 8007ee8:	4628      	mov	r0, r5
 8007eea:	460f      	mov	r7, r1
 8007eec:	f7f8 fb32 	bl	8000554 <__aeabi_i2d>
 8007ef0:	a361      	add	r3, pc, #388	; (adr r3, 8008078 <_dtoa_r+0x2c8>)
 8007ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef6:	f7f8 fb97 	bl	8000628 <__aeabi_dmul>
 8007efa:	4602      	mov	r2, r0
 8007efc:	460b      	mov	r3, r1
 8007efe:	4630      	mov	r0, r6
 8007f00:	4639      	mov	r1, r7
 8007f02:	f7f8 f9db 	bl	80002bc <__adddf3>
 8007f06:	4606      	mov	r6, r0
 8007f08:	460f      	mov	r7, r1
 8007f0a:	f7f8 fe3d 	bl	8000b88 <__aeabi_d2iz>
 8007f0e:	2200      	movs	r2, #0
 8007f10:	9000      	str	r0, [sp, #0]
 8007f12:	2300      	movs	r3, #0
 8007f14:	4630      	mov	r0, r6
 8007f16:	4639      	mov	r1, r7
 8007f18:	f7f8 fdf8 	bl	8000b0c <__aeabi_dcmplt>
 8007f1c:	b150      	cbz	r0, 8007f34 <_dtoa_r+0x184>
 8007f1e:	9800      	ldr	r0, [sp, #0]
 8007f20:	f7f8 fb18 	bl	8000554 <__aeabi_i2d>
 8007f24:	4632      	mov	r2, r6
 8007f26:	463b      	mov	r3, r7
 8007f28:	f7f8 fde6 	bl	8000af8 <__aeabi_dcmpeq>
 8007f2c:	b910      	cbnz	r0, 8007f34 <_dtoa_r+0x184>
 8007f2e:	9b00      	ldr	r3, [sp, #0]
 8007f30:	3b01      	subs	r3, #1
 8007f32:	9300      	str	r3, [sp, #0]
 8007f34:	9b00      	ldr	r3, [sp, #0]
 8007f36:	2b16      	cmp	r3, #22
 8007f38:	d85a      	bhi.n	8007ff0 <_dtoa_r+0x240>
 8007f3a:	9a00      	ldr	r2, [sp, #0]
 8007f3c:	4b57      	ldr	r3, [pc, #348]	; (800809c <_dtoa_r+0x2ec>)
 8007f3e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f46:	ec51 0b19 	vmov	r0, r1, d9
 8007f4a:	f7f8 fddf 	bl	8000b0c <__aeabi_dcmplt>
 8007f4e:	2800      	cmp	r0, #0
 8007f50:	d050      	beq.n	8007ff4 <_dtoa_r+0x244>
 8007f52:	9b00      	ldr	r3, [sp, #0]
 8007f54:	3b01      	subs	r3, #1
 8007f56:	9300      	str	r3, [sp, #0]
 8007f58:	2300      	movs	r3, #0
 8007f5a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007f5e:	1b5d      	subs	r5, r3, r5
 8007f60:	1e6b      	subs	r3, r5, #1
 8007f62:	9305      	str	r3, [sp, #20]
 8007f64:	bf45      	ittet	mi
 8007f66:	f1c5 0301 	rsbmi	r3, r5, #1
 8007f6a:	9304      	strmi	r3, [sp, #16]
 8007f6c:	2300      	movpl	r3, #0
 8007f6e:	2300      	movmi	r3, #0
 8007f70:	bf4c      	ite	mi
 8007f72:	9305      	strmi	r3, [sp, #20]
 8007f74:	9304      	strpl	r3, [sp, #16]
 8007f76:	9b00      	ldr	r3, [sp, #0]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	db3d      	blt.n	8007ff8 <_dtoa_r+0x248>
 8007f7c:	9b05      	ldr	r3, [sp, #20]
 8007f7e:	9a00      	ldr	r2, [sp, #0]
 8007f80:	920a      	str	r2, [sp, #40]	; 0x28
 8007f82:	4413      	add	r3, r2
 8007f84:	9305      	str	r3, [sp, #20]
 8007f86:	2300      	movs	r3, #0
 8007f88:	9307      	str	r3, [sp, #28]
 8007f8a:	9b06      	ldr	r3, [sp, #24]
 8007f8c:	2b09      	cmp	r3, #9
 8007f8e:	f200 8089 	bhi.w	80080a4 <_dtoa_r+0x2f4>
 8007f92:	2b05      	cmp	r3, #5
 8007f94:	bfc4      	itt	gt
 8007f96:	3b04      	subgt	r3, #4
 8007f98:	9306      	strgt	r3, [sp, #24]
 8007f9a:	9b06      	ldr	r3, [sp, #24]
 8007f9c:	f1a3 0302 	sub.w	r3, r3, #2
 8007fa0:	bfcc      	ite	gt
 8007fa2:	2500      	movgt	r5, #0
 8007fa4:	2501      	movle	r5, #1
 8007fa6:	2b03      	cmp	r3, #3
 8007fa8:	f200 8087 	bhi.w	80080ba <_dtoa_r+0x30a>
 8007fac:	e8df f003 	tbb	[pc, r3]
 8007fb0:	59383a2d 	.word	0x59383a2d
 8007fb4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007fb8:	441d      	add	r5, r3
 8007fba:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007fbe:	2b20      	cmp	r3, #32
 8007fc0:	bfc1      	itttt	gt
 8007fc2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007fc6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007fca:	fa0b f303 	lslgt.w	r3, fp, r3
 8007fce:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007fd2:	bfda      	itte	le
 8007fd4:	f1c3 0320 	rsble	r3, r3, #32
 8007fd8:	fa06 f003 	lslle.w	r0, r6, r3
 8007fdc:	4318      	orrgt	r0, r3
 8007fde:	f7f8 faa9 	bl	8000534 <__aeabi_ui2d>
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	4606      	mov	r6, r0
 8007fe6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007fea:	3d01      	subs	r5, #1
 8007fec:	930e      	str	r3, [sp, #56]	; 0x38
 8007fee:	e76a      	b.n	8007ec6 <_dtoa_r+0x116>
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	e7b2      	b.n	8007f5a <_dtoa_r+0x1aa>
 8007ff4:	900b      	str	r0, [sp, #44]	; 0x2c
 8007ff6:	e7b1      	b.n	8007f5c <_dtoa_r+0x1ac>
 8007ff8:	9b04      	ldr	r3, [sp, #16]
 8007ffa:	9a00      	ldr	r2, [sp, #0]
 8007ffc:	1a9b      	subs	r3, r3, r2
 8007ffe:	9304      	str	r3, [sp, #16]
 8008000:	4253      	negs	r3, r2
 8008002:	9307      	str	r3, [sp, #28]
 8008004:	2300      	movs	r3, #0
 8008006:	930a      	str	r3, [sp, #40]	; 0x28
 8008008:	e7bf      	b.n	8007f8a <_dtoa_r+0x1da>
 800800a:	2300      	movs	r3, #0
 800800c:	9308      	str	r3, [sp, #32]
 800800e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008010:	2b00      	cmp	r3, #0
 8008012:	dc55      	bgt.n	80080c0 <_dtoa_r+0x310>
 8008014:	2301      	movs	r3, #1
 8008016:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800801a:	461a      	mov	r2, r3
 800801c:	9209      	str	r2, [sp, #36]	; 0x24
 800801e:	e00c      	b.n	800803a <_dtoa_r+0x28a>
 8008020:	2301      	movs	r3, #1
 8008022:	e7f3      	b.n	800800c <_dtoa_r+0x25c>
 8008024:	2300      	movs	r3, #0
 8008026:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008028:	9308      	str	r3, [sp, #32]
 800802a:	9b00      	ldr	r3, [sp, #0]
 800802c:	4413      	add	r3, r2
 800802e:	9302      	str	r3, [sp, #8]
 8008030:	3301      	adds	r3, #1
 8008032:	2b01      	cmp	r3, #1
 8008034:	9303      	str	r3, [sp, #12]
 8008036:	bfb8      	it	lt
 8008038:	2301      	movlt	r3, #1
 800803a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800803c:	2200      	movs	r2, #0
 800803e:	6042      	str	r2, [r0, #4]
 8008040:	2204      	movs	r2, #4
 8008042:	f102 0614 	add.w	r6, r2, #20
 8008046:	429e      	cmp	r6, r3
 8008048:	6841      	ldr	r1, [r0, #4]
 800804a:	d93d      	bls.n	80080c8 <_dtoa_r+0x318>
 800804c:	4620      	mov	r0, r4
 800804e:	f001 f84b 	bl	80090e8 <_Balloc>
 8008052:	9001      	str	r0, [sp, #4]
 8008054:	2800      	cmp	r0, #0
 8008056:	d13b      	bne.n	80080d0 <_dtoa_r+0x320>
 8008058:	4b11      	ldr	r3, [pc, #68]	; (80080a0 <_dtoa_r+0x2f0>)
 800805a:	4602      	mov	r2, r0
 800805c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008060:	e6c0      	b.n	8007de4 <_dtoa_r+0x34>
 8008062:	2301      	movs	r3, #1
 8008064:	e7df      	b.n	8008026 <_dtoa_r+0x276>
 8008066:	bf00      	nop
 8008068:	636f4361 	.word	0x636f4361
 800806c:	3fd287a7 	.word	0x3fd287a7
 8008070:	8b60c8b3 	.word	0x8b60c8b3
 8008074:	3fc68a28 	.word	0x3fc68a28
 8008078:	509f79fb 	.word	0x509f79fb
 800807c:	3fd34413 	.word	0x3fd34413
 8008080:	0800cc4e 	.word	0x0800cc4e
 8008084:	0800cc65 	.word	0x0800cc65
 8008088:	7ff00000 	.word	0x7ff00000
 800808c:	0800cc4a 	.word	0x0800cc4a
 8008090:	0800cc41 	.word	0x0800cc41
 8008094:	0800ceba 	.word	0x0800ceba
 8008098:	3ff80000 	.word	0x3ff80000
 800809c:	0800cdd0 	.word	0x0800cdd0
 80080a0:	0800ccc0 	.word	0x0800ccc0
 80080a4:	2501      	movs	r5, #1
 80080a6:	2300      	movs	r3, #0
 80080a8:	9306      	str	r3, [sp, #24]
 80080aa:	9508      	str	r5, [sp, #32]
 80080ac:	f04f 33ff 	mov.w	r3, #4294967295
 80080b0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80080b4:	2200      	movs	r2, #0
 80080b6:	2312      	movs	r3, #18
 80080b8:	e7b0      	b.n	800801c <_dtoa_r+0x26c>
 80080ba:	2301      	movs	r3, #1
 80080bc:	9308      	str	r3, [sp, #32]
 80080be:	e7f5      	b.n	80080ac <_dtoa_r+0x2fc>
 80080c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080c2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80080c6:	e7b8      	b.n	800803a <_dtoa_r+0x28a>
 80080c8:	3101      	adds	r1, #1
 80080ca:	6041      	str	r1, [r0, #4]
 80080cc:	0052      	lsls	r2, r2, #1
 80080ce:	e7b8      	b.n	8008042 <_dtoa_r+0x292>
 80080d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080d2:	9a01      	ldr	r2, [sp, #4]
 80080d4:	601a      	str	r2, [r3, #0]
 80080d6:	9b03      	ldr	r3, [sp, #12]
 80080d8:	2b0e      	cmp	r3, #14
 80080da:	f200 809d 	bhi.w	8008218 <_dtoa_r+0x468>
 80080de:	2d00      	cmp	r5, #0
 80080e0:	f000 809a 	beq.w	8008218 <_dtoa_r+0x468>
 80080e4:	9b00      	ldr	r3, [sp, #0]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	dd32      	ble.n	8008150 <_dtoa_r+0x3a0>
 80080ea:	4ab7      	ldr	r2, [pc, #732]	; (80083c8 <_dtoa_r+0x618>)
 80080ec:	f003 030f 	and.w	r3, r3, #15
 80080f0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80080f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80080f8:	9b00      	ldr	r3, [sp, #0]
 80080fa:	05d8      	lsls	r0, r3, #23
 80080fc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008100:	d516      	bpl.n	8008130 <_dtoa_r+0x380>
 8008102:	4bb2      	ldr	r3, [pc, #712]	; (80083cc <_dtoa_r+0x61c>)
 8008104:	ec51 0b19 	vmov	r0, r1, d9
 8008108:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800810c:	f7f8 fbb6 	bl	800087c <__aeabi_ddiv>
 8008110:	f007 070f 	and.w	r7, r7, #15
 8008114:	4682      	mov	sl, r0
 8008116:	468b      	mov	fp, r1
 8008118:	2503      	movs	r5, #3
 800811a:	4eac      	ldr	r6, [pc, #688]	; (80083cc <_dtoa_r+0x61c>)
 800811c:	b957      	cbnz	r7, 8008134 <_dtoa_r+0x384>
 800811e:	4642      	mov	r2, r8
 8008120:	464b      	mov	r3, r9
 8008122:	4650      	mov	r0, sl
 8008124:	4659      	mov	r1, fp
 8008126:	f7f8 fba9 	bl	800087c <__aeabi_ddiv>
 800812a:	4682      	mov	sl, r0
 800812c:	468b      	mov	fp, r1
 800812e:	e028      	b.n	8008182 <_dtoa_r+0x3d2>
 8008130:	2502      	movs	r5, #2
 8008132:	e7f2      	b.n	800811a <_dtoa_r+0x36a>
 8008134:	07f9      	lsls	r1, r7, #31
 8008136:	d508      	bpl.n	800814a <_dtoa_r+0x39a>
 8008138:	4640      	mov	r0, r8
 800813a:	4649      	mov	r1, r9
 800813c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008140:	f7f8 fa72 	bl	8000628 <__aeabi_dmul>
 8008144:	3501      	adds	r5, #1
 8008146:	4680      	mov	r8, r0
 8008148:	4689      	mov	r9, r1
 800814a:	107f      	asrs	r7, r7, #1
 800814c:	3608      	adds	r6, #8
 800814e:	e7e5      	b.n	800811c <_dtoa_r+0x36c>
 8008150:	f000 809b 	beq.w	800828a <_dtoa_r+0x4da>
 8008154:	9b00      	ldr	r3, [sp, #0]
 8008156:	4f9d      	ldr	r7, [pc, #628]	; (80083cc <_dtoa_r+0x61c>)
 8008158:	425e      	negs	r6, r3
 800815a:	4b9b      	ldr	r3, [pc, #620]	; (80083c8 <_dtoa_r+0x618>)
 800815c:	f006 020f 	and.w	r2, r6, #15
 8008160:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008168:	ec51 0b19 	vmov	r0, r1, d9
 800816c:	f7f8 fa5c 	bl	8000628 <__aeabi_dmul>
 8008170:	1136      	asrs	r6, r6, #4
 8008172:	4682      	mov	sl, r0
 8008174:	468b      	mov	fp, r1
 8008176:	2300      	movs	r3, #0
 8008178:	2502      	movs	r5, #2
 800817a:	2e00      	cmp	r6, #0
 800817c:	d17a      	bne.n	8008274 <_dtoa_r+0x4c4>
 800817e:	2b00      	cmp	r3, #0
 8008180:	d1d3      	bne.n	800812a <_dtoa_r+0x37a>
 8008182:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008184:	2b00      	cmp	r3, #0
 8008186:	f000 8082 	beq.w	800828e <_dtoa_r+0x4de>
 800818a:	4b91      	ldr	r3, [pc, #580]	; (80083d0 <_dtoa_r+0x620>)
 800818c:	2200      	movs	r2, #0
 800818e:	4650      	mov	r0, sl
 8008190:	4659      	mov	r1, fp
 8008192:	f7f8 fcbb 	bl	8000b0c <__aeabi_dcmplt>
 8008196:	2800      	cmp	r0, #0
 8008198:	d079      	beq.n	800828e <_dtoa_r+0x4de>
 800819a:	9b03      	ldr	r3, [sp, #12]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d076      	beq.n	800828e <_dtoa_r+0x4de>
 80081a0:	9b02      	ldr	r3, [sp, #8]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	dd36      	ble.n	8008214 <_dtoa_r+0x464>
 80081a6:	9b00      	ldr	r3, [sp, #0]
 80081a8:	4650      	mov	r0, sl
 80081aa:	4659      	mov	r1, fp
 80081ac:	1e5f      	subs	r7, r3, #1
 80081ae:	2200      	movs	r2, #0
 80081b0:	4b88      	ldr	r3, [pc, #544]	; (80083d4 <_dtoa_r+0x624>)
 80081b2:	f7f8 fa39 	bl	8000628 <__aeabi_dmul>
 80081b6:	9e02      	ldr	r6, [sp, #8]
 80081b8:	4682      	mov	sl, r0
 80081ba:	468b      	mov	fp, r1
 80081bc:	3501      	adds	r5, #1
 80081be:	4628      	mov	r0, r5
 80081c0:	f7f8 f9c8 	bl	8000554 <__aeabi_i2d>
 80081c4:	4652      	mov	r2, sl
 80081c6:	465b      	mov	r3, fp
 80081c8:	f7f8 fa2e 	bl	8000628 <__aeabi_dmul>
 80081cc:	4b82      	ldr	r3, [pc, #520]	; (80083d8 <_dtoa_r+0x628>)
 80081ce:	2200      	movs	r2, #0
 80081d0:	f7f8 f874 	bl	80002bc <__adddf3>
 80081d4:	46d0      	mov	r8, sl
 80081d6:	46d9      	mov	r9, fp
 80081d8:	4682      	mov	sl, r0
 80081da:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80081de:	2e00      	cmp	r6, #0
 80081e0:	d158      	bne.n	8008294 <_dtoa_r+0x4e4>
 80081e2:	4b7e      	ldr	r3, [pc, #504]	; (80083dc <_dtoa_r+0x62c>)
 80081e4:	2200      	movs	r2, #0
 80081e6:	4640      	mov	r0, r8
 80081e8:	4649      	mov	r1, r9
 80081ea:	f7f8 f865 	bl	80002b8 <__aeabi_dsub>
 80081ee:	4652      	mov	r2, sl
 80081f0:	465b      	mov	r3, fp
 80081f2:	4680      	mov	r8, r0
 80081f4:	4689      	mov	r9, r1
 80081f6:	f7f8 fca7 	bl	8000b48 <__aeabi_dcmpgt>
 80081fa:	2800      	cmp	r0, #0
 80081fc:	f040 8295 	bne.w	800872a <_dtoa_r+0x97a>
 8008200:	4652      	mov	r2, sl
 8008202:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008206:	4640      	mov	r0, r8
 8008208:	4649      	mov	r1, r9
 800820a:	f7f8 fc7f 	bl	8000b0c <__aeabi_dcmplt>
 800820e:	2800      	cmp	r0, #0
 8008210:	f040 8289 	bne.w	8008726 <_dtoa_r+0x976>
 8008214:	ec5b ab19 	vmov	sl, fp, d9
 8008218:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800821a:	2b00      	cmp	r3, #0
 800821c:	f2c0 8148 	blt.w	80084b0 <_dtoa_r+0x700>
 8008220:	9a00      	ldr	r2, [sp, #0]
 8008222:	2a0e      	cmp	r2, #14
 8008224:	f300 8144 	bgt.w	80084b0 <_dtoa_r+0x700>
 8008228:	4b67      	ldr	r3, [pc, #412]	; (80083c8 <_dtoa_r+0x618>)
 800822a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800822e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008232:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008234:	2b00      	cmp	r3, #0
 8008236:	f280 80d5 	bge.w	80083e4 <_dtoa_r+0x634>
 800823a:	9b03      	ldr	r3, [sp, #12]
 800823c:	2b00      	cmp	r3, #0
 800823e:	f300 80d1 	bgt.w	80083e4 <_dtoa_r+0x634>
 8008242:	f040 826f 	bne.w	8008724 <_dtoa_r+0x974>
 8008246:	4b65      	ldr	r3, [pc, #404]	; (80083dc <_dtoa_r+0x62c>)
 8008248:	2200      	movs	r2, #0
 800824a:	4640      	mov	r0, r8
 800824c:	4649      	mov	r1, r9
 800824e:	f7f8 f9eb 	bl	8000628 <__aeabi_dmul>
 8008252:	4652      	mov	r2, sl
 8008254:	465b      	mov	r3, fp
 8008256:	f7f8 fc6d 	bl	8000b34 <__aeabi_dcmpge>
 800825a:	9e03      	ldr	r6, [sp, #12]
 800825c:	4637      	mov	r7, r6
 800825e:	2800      	cmp	r0, #0
 8008260:	f040 8245 	bne.w	80086ee <_dtoa_r+0x93e>
 8008264:	9d01      	ldr	r5, [sp, #4]
 8008266:	2331      	movs	r3, #49	; 0x31
 8008268:	f805 3b01 	strb.w	r3, [r5], #1
 800826c:	9b00      	ldr	r3, [sp, #0]
 800826e:	3301      	adds	r3, #1
 8008270:	9300      	str	r3, [sp, #0]
 8008272:	e240      	b.n	80086f6 <_dtoa_r+0x946>
 8008274:	07f2      	lsls	r2, r6, #31
 8008276:	d505      	bpl.n	8008284 <_dtoa_r+0x4d4>
 8008278:	e9d7 2300 	ldrd	r2, r3, [r7]
 800827c:	f7f8 f9d4 	bl	8000628 <__aeabi_dmul>
 8008280:	3501      	adds	r5, #1
 8008282:	2301      	movs	r3, #1
 8008284:	1076      	asrs	r6, r6, #1
 8008286:	3708      	adds	r7, #8
 8008288:	e777      	b.n	800817a <_dtoa_r+0x3ca>
 800828a:	2502      	movs	r5, #2
 800828c:	e779      	b.n	8008182 <_dtoa_r+0x3d2>
 800828e:	9f00      	ldr	r7, [sp, #0]
 8008290:	9e03      	ldr	r6, [sp, #12]
 8008292:	e794      	b.n	80081be <_dtoa_r+0x40e>
 8008294:	9901      	ldr	r1, [sp, #4]
 8008296:	4b4c      	ldr	r3, [pc, #304]	; (80083c8 <_dtoa_r+0x618>)
 8008298:	4431      	add	r1, r6
 800829a:	910d      	str	r1, [sp, #52]	; 0x34
 800829c:	9908      	ldr	r1, [sp, #32]
 800829e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80082a2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80082a6:	2900      	cmp	r1, #0
 80082a8:	d043      	beq.n	8008332 <_dtoa_r+0x582>
 80082aa:	494d      	ldr	r1, [pc, #308]	; (80083e0 <_dtoa_r+0x630>)
 80082ac:	2000      	movs	r0, #0
 80082ae:	f7f8 fae5 	bl	800087c <__aeabi_ddiv>
 80082b2:	4652      	mov	r2, sl
 80082b4:	465b      	mov	r3, fp
 80082b6:	f7f7 ffff 	bl	80002b8 <__aeabi_dsub>
 80082ba:	9d01      	ldr	r5, [sp, #4]
 80082bc:	4682      	mov	sl, r0
 80082be:	468b      	mov	fp, r1
 80082c0:	4649      	mov	r1, r9
 80082c2:	4640      	mov	r0, r8
 80082c4:	f7f8 fc60 	bl	8000b88 <__aeabi_d2iz>
 80082c8:	4606      	mov	r6, r0
 80082ca:	f7f8 f943 	bl	8000554 <__aeabi_i2d>
 80082ce:	4602      	mov	r2, r0
 80082d0:	460b      	mov	r3, r1
 80082d2:	4640      	mov	r0, r8
 80082d4:	4649      	mov	r1, r9
 80082d6:	f7f7 ffef 	bl	80002b8 <__aeabi_dsub>
 80082da:	3630      	adds	r6, #48	; 0x30
 80082dc:	f805 6b01 	strb.w	r6, [r5], #1
 80082e0:	4652      	mov	r2, sl
 80082e2:	465b      	mov	r3, fp
 80082e4:	4680      	mov	r8, r0
 80082e6:	4689      	mov	r9, r1
 80082e8:	f7f8 fc10 	bl	8000b0c <__aeabi_dcmplt>
 80082ec:	2800      	cmp	r0, #0
 80082ee:	d163      	bne.n	80083b8 <_dtoa_r+0x608>
 80082f0:	4642      	mov	r2, r8
 80082f2:	464b      	mov	r3, r9
 80082f4:	4936      	ldr	r1, [pc, #216]	; (80083d0 <_dtoa_r+0x620>)
 80082f6:	2000      	movs	r0, #0
 80082f8:	f7f7 ffde 	bl	80002b8 <__aeabi_dsub>
 80082fc:	4652      	mov	r2, sl
 80082fe:	465b      	mov	r3, fp
 8008300:	f7f8 fc04 	bl	8000b0c <__aeabi_dcmplt>
 8008304:	2800      	cmp	r0, #0
 8008306:	f040 80b5 	bne.w	8008474 <_dtoa_r+0x6c4>
 800830a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800830c:	429d      	cmp	r5, r3
 800830e:	d081      	beq.n	8008214 <_dtoa_r+0x464>
 8008310:	4b30      	ldr	r3, [pc, #192]	; (80083d4 <_dtoa_r+0x624>)
 8008312:	2200      	movs	r2, #0
 8008314:	4650      	mov	r0, sl
 8008316:	4659      	mov	r1, fp
 8008318:	f7f8 f986 	bl	8000628 <__aeabi_dmul>
 800831c:	4b2d      	ldr	r3, [pc, #180]	; (80083d4 <_dtoa_r+0x624>)
 800831e:	4682      	mov	sl, r0
 8008320:	468b      	mov	fp, r1
 8008322:	4640      	mov	r0, r8
 8008324:	4649      	mov	r1, r9
 8008326:	2200      	movs	r2, #0
 8008328:	f7f8 f97e 	bl	8000628 <__aeabi_dmul>
 800832c:	4680      	mov	r8, r0
 800832e:	4689      	mov	r9, r1
 8008330:	e7c6      	b.n	80082c0 <_dtoa_r+0x510>
 8008332:	4650      	mov	r0, sl
 8008334:	4659      	mov	r1, fp
 8008336:	f7f8 f977 	bl	8000628 <__aeabi_dmul>
 800833a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800833c:	9d01      	ldr	r5, [sp, #4]
 800833e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008340:	4682      	mov	sl, r0
 8008342:	468b      	mov	fp, r1
 8008344:	4649      	mov	r1, r9
 8008346:	4640      	mov	r0, r8
 8008348:	f7f8 fc1e 	bl	8000b88 <__aeabi_d2iz>
 800834c:	4606      	mov	r6, r0
 800834e:	f7f8 f901 	bl	8000554 <__aeabi_i2d>
 8008352:	3630      	adds	r6, #48	; 0x30
 8008354:	4602      	mov	r2, r0
 8008356:	460b      	mov	r3, r1
 8008358:	4640      	mov	r0, r8
 800835a:	4649      	mov	r1, r9
 800835c:	f7f7 ffac 	bl	80002b8 <__aeabi_dsub>
 8008360:	f805 6b01 	strb.w	r6, [r5], #1
 8008364:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008366:	429d      	cmp	r5, r3
 8008368:	4680      	mov	r8, r0
 800836a:	4689      	mov	r9, r1
 800836c:	f04f 0200 	mov.w	r2, #0
 8008370:	d124      	bne.n	80083bc <_dtoa_r+0x60c>
 8008372:	4b1b      	ldr	r3, [pc, #108]	; (80083e0 <_dtoa_r+0x630>)
 8008374:	4650      	mov	r0, sl
 8008376:	4659      	mov	r1, fp
 8008378:	f7f7 ffa0 	bl	80002bc <__adddf3>
 800837c:	4602      	mov	r2, r0
 800837e:	460b      	mov	r3, r1
 8008380:	4640      	mov	r0, r8
 8008382:	4649      	mov	r1, r9
 8008384:	f7f8 fbe0 	bl	8000b48 <__aeabi_dcmpgt>
 8008388:	2800      	cmp	r0, #0
 800838a:	d173      	bne.n	8008474 <_dtoa_r+0x6c4>
 800838c:	4652      	mov	r2, sl
 800838e:	465b      	mov	r3, fp
 8008390:	4913      	ldr	r1, [pc, #76]	; (80083e0 <_dtoa_r+0x630>)
 8008392:	2000      	movs	r0, #0
 8008394:	f7f7 ff90 	bl	80002b8 <__aeabi_dsub>
 8008398:	4602      	mov	r2, r0
 800839a:	460b      	mov	r3, r1
 800839c:	4640      	mov	r0, r8
 800839e:	4649      	mov	r1, r9
 80083a0:	f7f8 fbb4 	bl	8000b0c <__aeabi_dcmplt>
 80083a4:	2800      	cmp	r0, #0
 80083a6:	f43f af35 	beq.w	8008214 <_dtoa_r+0x464>
 80083aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80083ac:	1e6b      	subs	r3, r5, #1
 80083ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80083b0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80083b4:	2b30      	cmp	r3, #48	; 0x30
 80083b6:	d0f8      	beq.n	80083aa <_dtoa_r+0x5fa>
 80083b8:	9700      	str	r7, [sp, #0]
 80083ba:	e049      	b.n	8008450 <_dtoa_r+0x6a0>
 80083bc:	4b05      	ldr	r3, [pc, #20]	; (80083d4 <_dtoa_r+0x624>)
 80083be:	f7f8 f933 	bl	8000628 <__aeabi_dmul>
 80083c2:	4680      	mov	r8, r0
 80083c4:	4689      	mov	r9, r1
 80083c6:	e7bd      	b.n	8008344 <_dtoa_r+0x594>
 80083c8:	0800cdd0 	.word	0x0800cdd0
 80083cc:	0800cda8 	.word	0x0800cda8
 80083d0:	3ff00000 	.word	0x3ff00000
 80083d4:	40240000 	.word	0x40240000
 80083d8:	401c0000 	.word	0x401c0000
 80083dc:	40140000 	.word	0x40140000
 80083e0:	3fe00000 	.word	0x3fe00000
 80083e4:	9d01      	ldr	r5, [sp, #4]
 80083e6:	4656      	mov	r6, sl
 80083e8:	465f      	mov	r7, fp
 80083ea:	4642      	mov	r2, r8
 80083ec:	464b      	mov	r3, r9
 80083ee:	4630      	mov	r0, r6
 80083f0:	4639      	mov	r1, r7
 80083f2:	f7f8 fa43 	bl	800087c <__aeabi_ddiv>
 80083f6:	f7f8 fbc7 	bl	8000b88 <__aeabi_d2iz>
 80083fa:	4682      	mov	sl, r0
 80083fc:	f7f8 f8aa 	bl	8000554 <__aeabi_i2d>
 8008400:	4642      	mov	r2, r8
 8008402:	464b      	mov	r3, r9
 8008404:	f7f8 f910 	bl	8000628 <__aeabi_dmul>
 8008408:	4602      	mov	r2, r0
 800840a:	460b      	mov	r3, r1
 800840c:	4630      	mov	r0, r6
 800840e:	4639      	mov	r1, r7
 8008410:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008414:	f7f7 ff50 	bl	80002b8 <__aeabi_dsub>
 8008418:	f805 6b01 	strb.w	r6, [r5], #1
 800841c:	9e01      	ldr	r6, [sp, #4]
 800841e:	9f03      	ldr	r7, [sp, #12]
 8008420:	1bae      	subs	r6, r5, r6
 8008422:	42b7      	cmp	r7, r6
 8008424:	4602      	mov	r2, r0
 8008426:	460b      	mov	r3, r1
 8008428:	d135      	bne.n	8008496 <_dtoa_r+0x6e6>
 800842a:	f7f7 ff47 	bl	80002bc <__adddf3>
 800842e:	4642      	mov	r2, r8
 8008430:	464b      	mov	r3, r9
 8008432:	4606      	mov	r6, r0
 8008434:	460f      	mov	r7, r1
 8008436:	f7f8 fb87 	bl	8000b48 <__aeabi_dcmpgt>
 800843a:	b9d0      	cbnz	r0, 8008472 <_dtoa_r+0x6c2>
 800843c:	4642      	mov	r2, r8
 800843e:	464b      	mov	r3, r9
 8008440:	4630      	mov	r0, r6
 8008442:	4639      	mov	r1, r7
 8008444:	f7f8 fb58 	bl	8000af8 <__aeabi_dcmpeq>
 8008448:	b110      	cbz	r0, 8008450 <_dtoa_r+0x6a0>
 800844a:	f01a 0f01 	tst.w	sl, #1
 800844e:	d110      	bne.n	8008472 <_dtoa_r+0x6c2>
 8008450:	4620      	mov	r0, r4
 8008452:	ee18 1a10 	vmov	r1, s16
 8008456:	f000 fe87 	bl	8009168 <_Bfree>
 800845a:	2300      	movs	r3, #0
 800845c:	9800      	ldr	r0, [sp, #0]
 800845e:	702b      	strb	r3, [r5, #0]
 8008460:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008462:	3001      	adds	r0, #1
 8008464:	6018      	str	r0, [r3, #0]
 8008466:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008468:	2b00      	cmp	r3, #0
 800846a:	f43f acf1 	beq.w	8007e50 <_dtoa_r+0xa0>
 800846e:	601d      	str	r5, [r3, #0]
 8008470:	e4ee      	b.n	8007e50 <_dtoa_r+0xa0>
 8008472:	9f00      	ldr	r7, [sp, #0]
 8008474:	462b      	mov	r3, r5
 8008476:	461d      	mov	r5, r3
 8008478:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800847c:	2a39      	cmp	r2, #57	; 0x39
 800847e:	d106      	bne.n	800848e <_dtoa_r+0x6de>
 8008480:	9a01      	ldr	r2, [sp, #4]
 8008482:	429a      	cmp	r2, r3
 8008484:	d1f7      	bne.n	8008476 <_dtoa_r+0x6c6>
 8008486:	9901      	ldr	r1, [sp, #4]
 8008488:	2230      	movs	r2, #48	; 0x30
 800848a:	3701      	adds	r7, #1
 800848c:	700a      	strb	r2, [r1, #0]
 800848e:	781a      	ldrb	r2, [r3, #0]
 8008490:	3201      	adds	r2, #1
 8008492:	701a      	strb	r2, [r3, #0]
 8008494:	e790      	b.n	80083b8 <_dtoa_r+0x608>
 8008496:	4ba6      	ldr	r3, [pc, #664]	; (8008730 <_dtoa_r+0x980>)
 8008498:	2200      	movs	r2, #0
 800849a:	f7f8 f8c5 	bl	8000628 <__aeabi_dmul>
 800849e:	2200      	movs	r2, #0
 80084a0:	2300      	movs	r3, #0
 80084a2:	4606      	mov	r6, r0
 80084a4:	460f      	mov	r7, r1
 80084a6:	f7f8 fb27 	bl	8000af8 <__aeabi_dcmpeq>
 80084aa:	2800      	cmp	r0, #0
 80084ac:	d09d      	beq.n	80083ea <_dtoa_r+0x63a>
 80084ae:	e7cf      	b.n	8008450 <_dtoa_r+0x6a0>
 80084b0:	9a08      	ldr	r2, [sp, #32]
 80084b2:	2a00      	cmp	r2, #0
 80084b4:	f000 80d7 	beq.w	8008666 <_dtoa_r+0x8b6>
 80084b8:	9a06      	ldr	r2, [sp, #24]
 80084ba:	2a01      	cmp	r2, #1
 80084bc:	f300 80ba 	bgt.w	8008634 <_dtoa_r+0x884>
 80084c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80084c2:	2a00      	cmp	r2, #0
 80084c4:	f000 80b2 	beq.w	800862c <_dtoa_r+0x87c>
 80084c8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80084cc:	9e07      	ldr	r6, [sp, #28]
 80084ce:	9d04      	ldr	r5, [sp, #16]
 80084d0:	9a04      	ldr	r2, [sp, #16]
 80084d2:	441a      	add	r2, r3
 80084d4:	9204      	str	r2, [sp, #16]
 80084d6:	9a05      	ldr	r2, [sp, #20]
 80084d8:	2101      	movs	r1, #1
 80084da:	441a      	add	r2, r3
 80084dc:	4620      	mov	r0, r4
 80084de:	9205      	str	r2, [sp, #20]
 80084e0:	f000 ff44 	bl	800936c <__i2b>
 80084e4:	4607      	mov	r7, r0
 80084e6:	2d00      	cmp	r5, #0
 80084e8:	dd0c      	ble.n	8008504 <_dtoa_r+0x754>
 80084ea:	9b05      	ldr	r3, [sp, #20]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	dd09      	ble.n	8008504 <_dtoa_r+0x754>
 80084f0:	42ab      	cmp	r3, r5
 80084f2:	9a04      	ldr	r2, [sp, #16]
 80084f4:	bfa8      	it	ge
 80084f6:	462b      	movge	r3, r5
 80084f8:	1ad2      	subs	r2, r2, r3
 80084fa:	9204      	str	r2, [sp, #16]
 80084fc:	9a05      	ldr	r2, [sp, #20]
 80084fe:	1aed      	subs	r5, r5, r3
 8008500:	1ad3      	subs	r3, r2, r3
 8008502:	9305      	str	r3, [sp, #20]
 8008504:	9b07      	ldr	r3, [sp, #28]
 8008506:	b31b      	cbz	r3, 8008550 <_dtoa_r+0x7a0>
 8008508:	9b08      	ldr	r3, [sp, #32]
 800850a:	2b00      	cmp	r3, #0
 800850c:	f000 80af 	beq.w	800866e <_dtoa_r+0x8be>
 8008510:	2e00      	cmp	r6, #0
 8008512:	dd13      	ble.n	800853c <_dtoa_r+0x78c>
 8008514:	4639      	mov	r1, r7
 8008516:	4632      	mov	r2, r6
 8008518:	4620      	mov	r0, r4
 800851a:	f000 ffe7 	bl	80094ec <__pow5mult>
 800851e:	ee18 2a10 	vmov	r2, s16
 8008522:	4601      	mov	r1, r0
 8008524:	4607      	mov	r7, r0
 8008526:	4620      	mov	r0, r4
 8008528:	f000 ff36 	bl	8009398 <__multiply>
 800852c:	ee18 1a10 	vmov	r1, s16
 8008530:	4680      	mov	r8, r0
 8008532:	4620      	mov	r0, r4
 8008534:	f000 fe18 	bl	8009168 <_Bfree>
 8008538:	ee08 8a10 	vmov	s16, r8
 800853c:	9b07      	ldr	r3, [sp, #28]
 800853e:	1b9a      	subs	r2, r3, r6
 8008540:	d006      	beq.n	8008550 <_dtoa_r+0x7a0>
 8008542:	ee18 1a10 	vmov	r1, s16
 8008546:	4620      	mov	r0, r4
 8008548:	f000 ffd0 	bl	80094ec <__pow5mult>
 800854c:	ee08 0a10 	vmov	s16, r0
 8008550:	2101      	movs	r1, #1
 8008552:	4620      	mov	r0, r4
 8008554:	f000 ff0a 	bl	800936c <__i2b>
 8008558:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800855a:	2b00      	cmp	r3, #0
 800855c:	4606      	mov	r6, r0
 800855e:	f340 8088 	ble.w	8008672 <_dtoa_r+0x8c2>
 8008562:	461a      	mov	r2, r3
 8008564:	4601      	mov	r1, r0
 8008566:	4620      	mov	r0, r4
 8008568:	f000 ffc0 	bl	80094ec <__pow5mult>
 800856c:	9b06      	ldr	r3, [sp, #24]
 800856e:	2b01      	cmp	r3, #1
 8008570:	4606      	mov	r6, r0
 8008572:	f340 8081 	ble.w	8008678 <_dtoa_r+0x8c8>
 8008576:	f04f 0800 	mov.w	r8, #0
 800857a:	6933      	ldr	r3, [r6, #16]
 800857c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008580:	6918      	ldr	r0, [r3, #16]
 8008582:	f000 fea3 	bl	80092cc <__hi0bits>
 8008586:	f1c0 0020 	rsb	r0, r0, #32
 800858a:	9b05      	ldr	r3, [sp, #20]
 800858c:	4418      	add	r0, r3
 800858e:	f010 001f 	ands.w	r0, r0, #31
 8008592:	f000 8092 	beq.w	80086ba <_dtoa_r+0x90a>
 8008596:	f1c0 0320 	rsb	r3, r0, #32
 800859a:	2b04      	cmp	r3, #4
 800859c:	f340 808a 	ble.w	80086b4 <_dtoa_r+0x904>
 80085a0:	f1c0 001c 	rsb	r0, r0, #28
 80085a4:	9b04      	ldr	r3, [sp, #16]
 80085a6:	4403      	add	r3, r0
 80085a8:	9304      	str	r3, [sp, #16]
 80085aa:	9b05      	ldr	r3, [sp, #20]
 80085ac:	4403      	add	r3, r0
 80085ae:	4405      	add	r5, r0
 80085b0:	9305      	str	r3, [sp, #20]
 80085b2:	9b04      	ldr	r3, [sp, #16]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	dd07      	ble.n	80085c8 <_dtoa_r+0x818>
 80085b8:	ee18 1a10 	vmov	r1, s16
 80085bc:	461a      	mov	r2, r3
 80085be:	4620      	mov	r0, r4
 80085c0:	f000 ffee 	bl	80095a0 <__lshift>
 80085c4:	ee08 0a10 	vmov	s16, r0
 80085c8:	9b05      	ldr	r3, [sp, #20]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	dd05      	ble.n	80085da <_dtoa_r+0x82a>
 80085ce:	4631      	mov	r1, r6
 80085d0:	461a      	mov	r2, r3
 80085d2:	4620      	mov	r0, r4
 80085d4:	f000 ffe4 	bl	80095a0 <__lshift>
 80085d8:	4606      	mov	r6, r0
 80085da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d06e      	beq.n	80086be <_dtoa_r+0x90e>
 80085e0:	ee18 0a10 	vmov	r0, s16
 80085e4:	4631      	mov	r1, r6
 80085e6:	f001 f84b 	bl	8009680 <__mcmp>
 80085ea:	2800      	cmp	r0, #0
 80085ec:	da67      	bge.n	80086be <_dtoa_r+0x90e>
 80085ee:	9b00      	ldr	r3, [sp, #0]
 80085f0:	3b01      	subs	r3, #1
 80085f2:	ee18 1a10 	vmov	r1, s16
 80085f6:	9300      	str	r3, [sp, #0]
 80085f8:	220a      	movs	r2, #10
 80085fa:	2300      	movs	r3, #0
 80085fc:	4620      	mov	r0, r4
 80085fe:	f000 fdd5 	bl	80091ac <__multadd>
 8008602:	9b08      	ldr	r3, [sp, #32]
 8008604:	ee08 0a10 	vmov	s16, r0
 8008608:	2b00      	cmp	r3, #0
 800860a:	f000 81b1 	beq.w	8008970 <_dtoa_r+0xbc0>
 800860e:	2300      	movs	r3, #0
 8008610:	4639      	mov	r1, r7
 8008612:	220a      	movs	r2, #10
 8008614:	4620      	mov	r0, r4
 8008616:	f000 fdc9 	bl	80091ac <__multadd>
 800861a:	9b02      	ldr	r3, [sp, #8]
 800861c:	2b00      	cmp	r3, #0
 800861e:	4607      	mov	r7, r0
 8008620:	f300 808e 	bgt.w	8008740 <_dtoa_r+0x990>
 8008624:	9b06      	ldr	r3, [sp, #24]
 8008626:	2b02      	cmp	r3, #2
 8008628:	dc51      	bgt.n	80086ce <_dtoa_r+0x91e>
 800862a:	e089      	b.n	8008740 <_dtoa_r+0x990>
 800862c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800862e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008632:	e74b      	b.n	80084cc <_dtoa_r+0x71c>
 8008634:	9b03      	ldr	r3, [sp, #12]
 8008636:	1e5e      	subs	r6, r3, #1
 8008638:	9b07      	ldr	r3, [sp, #28]
 800863a:	42b3      	cmp	r3, r6
 800863c:	bfbf      	itttt	lt
 800863e:	9b07      	ldrlt	r3, [sp, #28]
 8008640:	9607      	strlt	r6, [sp, #28]
 8008642:	1af2      	sublt	r2, r6, r3
 8008644:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008646:	bfb6      	itet	lt
 8008648:	189b      	addlt	r3, r3, r2
 800864a:	1b9e      	subge	r6, r3, r6
 800864c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800864e:	9b03      	ldr	r3, [sp, #12]
 8008650:	bfb8      	it	lt
 8008652:	2600      	movlt	r6, #0
 8008654:	2b00      	cmp	r3, #0
 8008656:	bfb7      	itett	lt
 8008658:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800865c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008660:	1a9d      	sublt	r5, r3, r2
 8008662:	2300      	movlt	r3, #0
 8008664:	e734      	b.n	80084d0 <_dtoa_r+0x720>
 8008666:	9e07      	ldr	r6, [sp, #28]
 8008668:	9d04      	ldr	r5, [sp, #16]
 800866a:	9f08      	ldr	r7, [sp, #32]
 800866c:	e73b      	b.n	80084e6 <_dtoa_r+0x736>
 800866e:	9a07      	ldr	r2, [sp, #28]
 8008670:	e767      	b.n	8008542 <_dtoa_r+0x792>
 8008672:	9b06      	ldr	r3, [sp, #24]
 8008674:	2b01      	cmp	r3, #1
 8008676:	dc18      	bgt.n	80086aa <_dtoa_r+0x8fa>
 8008678:	f1ba 0f00 	cmp.w	sl, #0
 800867c:	d115      	bne.n	80086aa <_dtoa_r+0x8fa>
 800867e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008682:	b993      	cbnz	r3, 80086aa <_dtoa_r+0x8fa>
 8008684:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008688:	0d1b      	lsrs	r3, r3, #20
 800868a:	051b      	lsls	r3, r3, #20
 800868c:	b183      	cbz	r3, 80086b0 <_dtoa_r+0x900>
 800868e:	9b04      	ldr	r3, [sp, #16]
 8008690:	3301      	adds	r3, #1
 8008692:	9304      	str	r3, [sp, #16]
 8008694:	9b05      	ldr	r3, [sp, #20]
 8008696:	3301      	adds	r3, #1
 8008698:	9305      	str	r3, [sp, #20]
 800869a:	f04f 0801 	mov.w	r8, #1
 800869e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	f47f af6a 	bne.w	800857a <_dtoa_r+0x7ca>
 80086a6:	2001      	movs	r0, #1
 80086a8:	e76f      	b.n	800858a <_dtoa_r+0x7da>
 80086aa:	f04f 0800 	mov.w	r8, #0
 80086ae:	e7f6      	b.n	800869e <_dtoa_r+0x8ee>
 80086b0:	4698      	mov	r8, r3
 80086b2:	e7f4      	b.n	800869e <_dtoa_r+0x8ee>
 80086b4:	f43f af7d 	beq.w	80085b2 <_dtoa_r+0x802>
 80086b8:	4618      	mov	r0, r3
 80086ba:	301c      	adds	r0, #28
 80086bc:	e772      	b.n	80085a4 <_dtoa_r+0x7f4>
 80086be:	9b03      	ldr	r3, [sp, #12]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	dc37      	bgt.n	8008734 <_dtoa_r+0x984>
 80086c4:	9b06      	ldr	r3, [sp, #24]
 80086c6:	2b02      	cmp	r3, #2
 80086c8:	dd34      	ble.n	8008734 <_dtoa_r+0x984>
 80086ca:	9b03      	ldr	r3, [sp, #12]
 80086cc:	9302      	str	r3, [sp, #8]
 80086ce:	9b02      	ldr	r3, [sp, #8]
 80086d0:	b96b      	cbnz	r3, 80086ee <_dtoa_r+0x93e>
 80086d2:	4631      	mov	r1, r6
 80086d4:	2205      	movs	r2, #5
 80086d6:	4620      	mov	r0, r4
 80086d8:	f000 fd68 	bl	80091ac <__multadd>
 80086dc:	4601      	mov	r1, r0
 80086de:	4606      	mov	r6, r0
 80086e0:	ee18 0a10 	vmov	r0, s16
 80086e4:	f000 ffcc 	bl	8009680 <__mcmp>
 80086e8:	2800      	cmp	r0, #0
 80086ea:	f73f adbb 	bgt.w	8008264 <_dtoa_r+0x4b4>
 80086ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086f0:	9d01      	ldr	r5, [sp, #4]
 80086f2:	43db      	mvns	r3, r3
 80086f4:	9300      	str	r3, [sp, #0]
 80086f6:	f04f 0800 	mov.w	r8, #0
 80086fa:	4631      	mov	r1, r6
 80086fc:	4620      	mov	r0, r4
 80086fe:	f000 fd33 	bl	8009168 <_Bfree>
 8008702:	2f00      	cmp	r7, #0
 8008704:	f43f aea4 	beq.w	8008450 <_dtoa_r+0x6a0>
 8008708:	f1b8 0f00 	cmp.w	r8, #0
 800870c:	d005      	beq.n	800871a <_dtoa_r+0x96a>
 800870e:	45b8      	cmp	r8, r7
 8008710:	d003      	beq.n	800871a <_dtoa_r+0x96a>
 8008712:	4641      	mov	r1, r8
 8008714:	4620      	mov	r0, r4
 8008716:	f000 fd27 	bl	8009168 <_Bfree>
 800871a:	4639      	mov	r1, r7
 800871c:	4620      	mov	r0, r4
 800871e:	f000 fd23 	bl	8009168 <_Bfree>
 8008722:	e695      	b.n	8008450 <_dtoa_r+0x6a0>
 8008724:	2600      	movs	r6, #0
 8008726:	4637      	mov	r7, r6
 8008728:	e7e1      	b.n	80086ee <_dtoa_r+0x93e>
 800872a:	9700      	str	r7, [sp, #0]
 800872c:	4637      	mov	r7, r6
 800872e:	e599      	b.n	8008264 <_dtoa_r+0x4b4>
 8008730:	40240000 	.word	0x40240000
 8008734:	9b08      	ldr	r3, [sp, #32]
 8008736:	2b00      	cmp	r3, #0
 8008738:	f000 80ca 	beq.w	80088d0 <_dtoa_r+0xb20>
 800873c:	9b03      	ldr	r3, [sp, #12]
 800873e:	9302      	str	r3, [sp, #8]
 8008740:	2d00      	cmp	r5, #0
 8008742:	dd05      	ble.n	8008750 <_dtoa_r+0x9a0>
 8008744:	4639      	mov	r1, r7
 8008746:	462a      	mov	r2, r5
 8008748:	4620      	mov	r0, r4
 800874a:	f000 ff29 	bl	80095a0 <__lshift>
 800874e:	4607      	mov	r7, r0
 8008750:	f1b8 0f00 	cmp.w	r8, #0
 8008754:	d05b      	beq.n	800880e <_dtoa_r+0xa5e>
 8008756:	6879      	ldr	r1, [r7, #4]
 8008758:	4620      	mov	r0, r4
 800875a:	f000 fcc5 	bl	80090e8 <_Balloc>
 800875e:	4605      	mov	r5, r0
 8008760:	b928      	cbnz	r0, 800876e <_dtoa_r+0x9be>
 8008762:	4b87      	ldr	r3, [pc, #540]	; (8008980 <_dtoa_r+0xbd0>)
 8008764:	4602      	mov	r2, r0
 8008766:	f240 21ea 	movw	r1, #746	; 0x2ea
 800876a:	f7ff bb3b 	b.w	8007de4 <_dtoa_r+0x34>
 800876e:	693a      	ldr	r2, [r7, #16]
 8008770:	3202      	adds	r2, #2
 8008772:	0092      	lsls	r2, r2, #2
 8008774:	f107 010c 	add.w	r1, r7, #12
 8008778:	300c      	adds	r0, #12
 800877a:	f000 fca7 	bl	80090cc <memcpy>
 800877e:	2201      	movs	r2, #1
 8008780:	4629      	mov	r1, r5
 8008782:	4620      	mov	r0, r4
 8008784:	f000 ff0c 	bl	80095a0 <__lshift>
 8008788:	9b01      	ldr	r3, [sp, #4]
 800878a:	f103 0901 	add.w	r9, r3, #1
 800878e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008792:	4413      	add	r3, r2
 8008794:	9305      	str	r3, [sp, #20]
 8008796:	f00a 0301 	and.w	r3, sl, #1
 800879a:	46b8      	mov	r8, r7
 800879c:	9304      	str	r3, [sp, #16]
 800879e:	4607      	mov	r7, r0
 80087a0:	4631      	mov	r1, r6
 80087a2:	ee18 0a10 	vmov	r0, s16
 80087a6:	f7ff fa75 	bl	8007c94 <quorem>
 80087aa:	4641      	mov	r1, r8
 80087ac:	9002      	str	r0, [sp, #8]
 80087ae:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80087b2:	ee18 0a10 	vmov	r0, s16
 80087b6:	f000 ff63 	bl	8009680 <__mcmp>
 80087ba:	463a      	mov	r2, r7
 80087bc:	9003      	str	r0, [sp, #12]
 80087be:	4631      	mov	r1, r6
 80087c0:	4620      	mov	r0, r4
 80087c2:	f000 ff79 	bl	80096b8 <__mdiff>
 80087c6:	68c2      	ldr	r2, [r0, #12]
 80087c8:	f109 3bff 	add.w	fp, r9, #4294967295
 80087cc:	4605      	mov	r5, r0
 80087ce:	bb02      	cbnz	r2, 8008812 <_dtoa_r+0xa62>
 80087d0:	4601      	mov	r1, r0
 80087d2:	ee18 0a10 	vmov	r0, s16
 80087d6:	f000 ff53 	bl	8009680 <__mcmp>
 80087da:	4602      	mov	r2, r0
 80087dc:	4629      	mov	r1, r5
 80087de:	4620      	mov	r0, r4
 80087e0:	9207      	str	r2, [sp, #28]
 80087e2:	f000 fcc1 	bl	8009168 <_Bfree>
 80087e6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80087ea:	ea43 0102 	orr.w	r1, r3, r2
 80087ee:	9b04      	ldr	r3, [sp, #16]
 80087f0:	430b      	orrs	r3, r1
 80087f2:	464d      	mov	r5, r9
 80087f4:	d10f      	bne.n	8008816 <_dtoa_r+0xa66>
 80087f6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80087fa:	d02a      	beq.n	8008852 <_dtoa_r+0xaa2>
 80087fc:	9b03      	ldr	r3, [sp, #12]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	dd02      	ble.n	8008808 <_dtoa_r+0xa58>
 8008802:	9b02      	ldr	r3, [sp, #8]
 8008804:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008808:	f88b a000 	strb.w	sl, [fp]
 800880c:	e775      	b.n	80086fa <_dtoa_r+0x94a>
 800880e:	4638      	mov	r0, r7
 8008810:	e7ba      	b.n	8008788 <_dtoa_r+0x9d8>
 8008812:	2201      	movs	r2, #1
 8008814:	e7e2      	b.n	80087dc <_dtoa_r+0xa2c>
 8008816:	9b03      	ldr	r3, [sp, #12]
 8008818:	2b00      	cmp	r3, #0
 800881a:	db04      	blt.n	8008826 <_dtoa_r+0xa76>
 800881c:	9906      	ldr	r1, [sp, #24]
 800881e:	430b      	orrs	r3, r1
 8008820:	9904      	ldr	r1, [sp, #16]
 8008822:	430b      	orrs	r3, r1
 8008824:	d122      	bne.n	800886c <_dtoa_r+0xabc>
 8008826:	2a00      	cmp	r2, #0
 8008828:	ddee      	ble.n	8008808 <_dtoa_r+0xa58>
 800882a:	ee18 1a10 	vmov	r1, s16
 800882e:	2201      	movs	r2, #1
 8008830:	4620      	mov	r0, r4
 8008832:	f000 feb5 	bl	80095a0 <__lshift>
 8008836:	4631      	mov	r1, r6
 8008838:	ee08 0a10 	vmov	s16, r0
 800883c:	f000 ff20 	bl	8009680 <__mcmp>
 8008840:	2800      	cmp	r0, #0
 8008842:	dc03      	bgt.n	800884c <_dtoa_r+0xa9c>
 8008844:	d1e0      	bne.n	8008808 <_dtoa_r+0xa58>
 8008846:	f01a 0f01 	tst.w	sl, #1
 800884a:	d0dd      	beq.n	8008808 <_dtoa_r+0xa58>
 800884c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008850:	d1d7      	bne.n	8008802 <_dtoa_r+0xa52>
 8008852:	2339      	movs	r3, #57	; 0x39
 8008854:	f88b 3000 	strb.w	r3, [fp]
 8008858:	462b      	mov	r3, r5
 800885a:	461d      	mov	r5, r3
 800885c:	3b01      	subs	r3, #1
 800885e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008862:	2a39      	cmp	r2, #57	; 0x39
 8008864:	d071      	beq.n	800894a <_dtoa_r+0xb9a>
 8008866:	3201      	adds	r2, #1
 8008868:	701a      	strb	r2, [r3, #0]
 800886a:	e746      	b.n	80086fa <_dtoa_r+0x94a>
 800886c:	2a00      	cmp	r2, #0
 800886e:	dd07      	ble.n	8008880 <_dtoa_r+0xad0>
 8008870:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008874:	d0ed      	beq.n	8008852 <_dtoa_r+0xaa2>
 8008876:	f10a 0301 	add.w	r3, sl, #1
 800887a:	f88b 3000 	strb.w	r3, [fp]
 800887e:	e73c      	b.n	80086fa <_dtoa_r+0x94a>
 8008880:	9b05      	ldr	r3, [sp, #20]
 8008882:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008886:	4599      	cmp	r9, r3
 8008888:	d047      	beq.n	800891a <_dtoa_r+0xb6a>
 800888a:	ee18 1a10 	vmov	r1, s16
 800888e:	2300      	movs	r3, #0
 8008890:	220a      	movs	r2, #10
 8008892:	4620      	mov	r0, r4
 8008894:	f000 fc8a 	bl	80091ac <__multadd>
 8008898:	45b8      	cmp	r8, r7
 800889a:	ee08 0a10 	vmov	s16, r0
 800889e:	f04f 0300 	mov.w	r3, #0
 80088a2:	f04f 020a 	mov.w	r2, #10
 80088a6:	4641      	mov	r1, r8
 80088a8:	4620      	mov	r0, r4
 80088aa:	d106      	bne.n	80088ba <_dtoa_r+0xb0a>
 80088ac:	f000 fc7e 	bl	80091ac <__multadd>
 80088b0:	4680      	mov	r8, r0
 80088b2:	4607      	mov	r7, r0
 80088b4:	f109 0901 	add.w	r9, r9, #1
 80088b8:	e772      	b.n	80087a0 <_dtoa_r+0x9f0>
 80088ba:	f000 fc77 	bl	80091ac <__multadd>
 80088be:	4639      	mov	r1, r7
 80088c0:	4680      	mov	r8, r0
 80088c2:	2300      	movs	r3, #0
 80088c4:	220a      	movs	r2, #10
 80088c6:	4620      	mov	r0, r4
 80088c8:	f000 fc70 	bl	80091ac <__multadd>
 80088cc:	4607      	mov	r7, r0
 80088ce:	e7f1      	b.n	80088b4 <_dtoa_r+0xb04>
 80088d0:	9b03      	ldr	r3, [sp, #12]
 80088d2:	9302      	str	r3, [sp, #8]
 80088d4:	9d01      	ldr	r5, [sp, #4]
 80088d6:	ee18 0a10 	vmov	r0, s16
 80088da:	4631      	mov	r1, r6
 80088dc:	f7ff f9da 	bl	8007c94 <quorem>
 80088e0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80088e4:	9b01      	ldr	r3, [sp, #4]
 80088e6:	f805 ab01 	strb.w	sl, [r5], #1
 80088ea:	1aea      	subs	r2, r5, r3
 80088ec:	9b02      	ldr	r3, [sp, #8]
 80088ee:	4293      	cmp	r3, r2
 80088f0:	dd09      	ble.n	8008906 <_dtoa_r+0xb56>
 80088f2:	ee18 1a10 	vmov	r1, s16
 80088f6:	2300      	movs	r3, #0
 80088f8:	220a      	movs	r2, #10
 80088fa:	4620      	mov	r0, r4
 80088fc:	f000 fc56 	bl	80091ac <__multadd>
 8008900:	ee08 0a10 	vmov	s16, r0
 8008904:	e7e7      	b.n	80088d6 <_dtoa_r+0xb26>
 8008906:	9b02      	ldr	r3, [sp, #8]
 8008908:	2b00      	cmp	r3, #0
 800890a:	bfc8      	it	gt
 800890c:	461d      	movgt	r5, r3
 800890e:	9b01      	ldr	r3, [sp, #4]
 8008910:	bfd8      	it	le
 8008912:	2501      	movle	r5, #1
 8008914:	441d      	add	r5, r3
 8008916:	f04f 0800 	mov.w	r8, #0
 800891a:	ee18 1a10 	vmov	r1, s16
 800891e:	2201      	movs	r2, #1
 8008920:	4620      	mov	r0, r4
 8008922:	f000 fe3d 	bl	80095a0 <__lshift>
 8008926:	4631      	mov	r1, r6
 8008928:	ee08 0a10 	vmov	s16, r0
 800892c:	f000 fea8 	bl	8009680 <__mcmp>
 8008930:	2800      	cmp	r0, #0
 8008932:	dc91      	bgt.n	8008858 <_dtoa_r+0xaa8>
 8008934:	d102      	bne.n	800893c <_dtoa_r+0xb8c>
 8008936:	f01a 0f01 	tst.w	sl, #1
 800893a:	d18d      	bne.n	8008858 <_dtoa_r+0xaa8>
 800893c:	462b      	mov	r3, r5
 800893e:	461d      	mov	r5, r3
 8008940:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008944:	2a30      	cmp	r2, #48	; 0x30
 8008946:	d0fa      	beq.n	800893e <_dtoa_r+0xb8e>
 8008948:	e6d7      	b.n	80086fa <_dtoa_r+0x94a>
 800894a:	9a01      	ldr	r2, [sp, #4]
 800894c:	429a      	cmp	r2, r3
 800894e:	d184      	bne.n	800885a <_dtoa_r+0xaaa>
 8008950:	9b00      	ldr	r3, [sp, #0]
 8008952:	3301      	adds	r3, #1
 8008954:	9300      	str	r3, [sp, #0]
 8008956:	2331      	movs	r3, #49	; 0x31
 8008958:	7013      	strb	r3, [r2, #0]
 800895a:	e6ce      	b.n	80086fa <_dtoa_r+0x94a>
 800895c:	4b09      	ldr	r3, [pc, #36]	; (8008984 <_dtoa_r+0xbd4>)
 800895e:	f7ff ba95 	b.w	8007e8c <_dtoa_r+0xdc>
 8008962:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008964:	2b00      	cmp	r3, #0
 8008966:	f47f aa6e 	bne.w	8007e46 <_dtoa_r+0x96>
 800896a:	4b07      	ldr	r3, [pc, #28]	; (8008988 <_dtoa_r+0xbd8>)
 800896c:	f7ff ba8e 	b.w	8007e8c <_dtoa_r+0xdc>
 8008970:	9b02      	ldr	r3, [sp, #8]
 8008972:	2b00      	cmp	r3, #0
 8008974:	dcae      	bgt.n	80088d4 <_dtoa_r+0xb24>
 8008976:	9b06      	ldr	r3, [sp, #24]
 8008978:	2b02      	cmp	r3, #2
 800897a:	f73f aea8 	bgt.w	80086ce <_dtoa_r+0x91e>
 800897e:	e7a9      	b.n	80088d4 <_dtoa_r+0xb24>
 8008980:	0800ccc0 	.word	0x0800ccc0
 8008984:	0800ceb9 	.word	0x0800ceb9
 8008988:	0800cc41 	.word	0x0800cc41

0800898c <rshift>:
 800898c:	6903      	ldr	r3, [r0, #16]
 800898e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008992:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008996:	ea4f 1261 	mov.w	r2, r1, asr #5
 800899a:	f100 0414 	add.w	r4, r0, #20
 800899e:	dd45      	ble.n	8008a2c <rshift+0xa0>
 80089a0:	f011 011f 	ands.w	r1, r1, #31
 80089a4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80089a8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80089ac:	d10c      	bne.n	80089c8 <rshift+0x3c>
 80089ae:	f100 0710 	add.w	r7, r0, #16
 80089b2:	4629      	mov	r1, r5
 80089b4:	42b1      	cmp	r1, r6
 80089b6:	d334      	bcc.n	8008a22 <rshift+0x96>
 80089b8:	1a9b      	subs	r3, r3, r2
 80089ba:	009b      	lsls	r3, r3, #2
 80089bc:	1eea      	subs	r2, r5, #3
 80089be:	4296      	cmp	r6, r2
 80089c0:	bf38      	it	cc
 80089c2:	2300      	movcc	r3, #0
 80089c4:	4423      	add	r3, r4
 80089c6:	e015      	b.n	80089f4 <rshift+0x68>
 80089c8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80089cc:	f1c1 0820 	rsb	r8, r1, #32
 80089d0:	40cf      	lsrs	r7, r1
 80089d2:	f105 0e04 	add.w	lr, r5, #4
 80089d6:	46a1      	mov	r9, r4
 80089d8:	4576      	cmp	r6, lr
 80089da:	46f4      	mov	ip, lr
 80089dc:	d815      	bhi.n	8008a0a <rshift+0x7e>
 80089de:	1a9a      	subs	r2, r3, r2
 80089e0:	0092      	lsls	r2, r2, #2
 80089e2:	3a04      	subs	r2, #4
 80089e4:	3501      	adds	r5, #1
 80089e6:	42ae      	cmp	r6, r5
 80089e8:	bf38      	it	cc
 80089ea:	2200      	movcc	r2, #0
 80089ec:	18a3      	adds	r3, r4, r2
 80089ee:	50a7      	str	r7, [r4, r2]
 80089f0:	b107      	cbz	r7, 80089f4 <rshift+0x68>
 80089f2:	3304      	adds	r3, #4
 80089f4:	1b1a      	subs	r2, r3, r4
 80089f6:	42a3      	cmp	r3, r4
 80089f8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80089fc:	bf08      	it	eq
 80089fe:	2300      	moveq	r3, #0
 8008a00:	6102      	str	r2, [r0, #16]
 8008a02:	bf08      	it	eq
 8008a04:	6143      	streq	r3, [r0, #20]
 8008a06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a0a:	f8dc c000 	ldr.w	ip, [ip]
 8008a0e:	fa0c fc08 	lsl.w	ip, ip, r8
 8008a12:	ea4c 0707 	orr.w	r7, ip, r7
 8008a16:	f849 7b04 	str.w	r7, [r9], #4
 8008a1a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008a1e:	40cf      	lsrs	r7, r1
 8008a20:	e7da      	b.n	80089d8 <rshift+0x4c>
 8008a22:	f851 cb04 	ldr.w	ip, [r1], #4
 8008a26:	f847 cf04 	str.w	ip, [r7, #4]!
 8008a2a:	e7c3      	b.n	80089b4 <rshift+0x28>
 8008a2c:	4623      	mov	r3, r4
 8008a2e:	e7e1      	b.n	80089f4 <rshift+0x68>

08008a30 <__hexdig_fun>:
 8008a30:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008a34:	2b09      	cmp	r3, #9
 8008a36:	d802      	bhi.n	8008a3e <__hexdig_fun+0xe>
 8008a38:	3820      	subs	r0, #32
 8008a3a:	b2c0      	uxtb	r0, r0
 8008a3c:	4770      	bx	lr
 8008a3e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008a42:	2b05      	cmp	r3, #5
 8008a44:	d801      	bhi.n	8008a4a <__hexdig_fun+0x1a>
 8008a46:	3847      	subs	r0, #71	; 0x47
 8008a48:	e7f7      	b.n	8008a3a <__hexdig_fun+0xa>
 8008a4a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008a4e:	2b05      	cmp	r3, #5
 8008a50:	d801      	bhi.n	8008a56 <__hexdig_fun+0x26>
 8008a52:	3827      	subs	r0, #39	; 0x27
 8008a54:	e7f1      	b.n	8008a3a <__hexdig_fun+0xa>
 8008a56:	2000      	movs	r0, #0
 8008a58:	4770      	bx	lr
	...

08008a5c <__gethex>:
 8008a5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a60:	ed2d 8b02 	vpush	{d8}
 8008a64:	b089      	sub	sp, #36	; 0x24
 8008a66:	ee08 0a10 	vmov	s16, r0
 8008a6a:	9304      	str	r3, [sp, #16]
 8008a6c:	4bb4      	ldr	r3, [pc, #720]	; (8008d40 <__gethex+0x2e4>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	9301      	str	r3, [sp, #4]
 8008a72:	4618      	mov	r0, r3
 8008a74:	468b      	mov	fp, r1
 8008a76:	4690      	mov	r8, r2
 8008a78:	f7f7 fbbc 	bl	80001f4 <strlen>
 8008a7c:	9b01      	ldr	r3, [sp, #4]
 8008a7e:	f8db 2000 	ldr.w	r2, [fp]
 8008a82:	4403      	add	r3, r0
 8008a84:	4682      	mov	sl, r0
 8008a86:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008a8a:	9305      	str	r3, [sp, #20]
 8008a8c:	1c93      	adds	r3, r2, #2
 8008a8e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008a92:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008a96:	32fe      	adds	r2, #254	; 0xfe
 8008a98:	18d1      	adds	r1, r2, r3
 8008a9a:	461f      	mov	r7, r3
 8008a9c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008aa0:	9100      	str	r1, [sp, #0]
 8008aa2:	2830      	cmp	r0, #48	; 0x30
 8008aa4:	d0f8      	beq.n	8008a98 <__gethex+0x3c>
 8008aa6:	f7ff ffc3 	bl	8008a30 <__hexdig_fun>
 8008aaa:	4604      	mov	r4, r0
 8008aac:	2800      	cmp	r0, #0
 8008aae:	d13a      	bne.n	8008b26 <__gethex+0xca>
 8008ab0:	9901      	ldr	r1, [sp, #4]
 8008ab2:	4652      	mov	r2, sl
 8008ab4:	4638      	mov	r0, r7
 8008ab6:	f001 fdb3 	bl	800a620 <strncmp>
 8008aba:	4605      	mov	r5, r0
 8008abc:	2800      	cmp	r0, #0
 8008abe:	d168      	bne.n	8008b92 <__gethex+0x136>
 8008ac0:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008ac4:	eb07 060a 	add.w	r6, r7, sl
 8008ac8:	f7ff ffb2 	bl	8008a30 <__hexdig_fun>
 8008acc:	2800      	cmp	r0, #0
 8008ace:	d062      	beq.n	8008b96 <__gethex+0x13a>
 8008ad0:	4633      	mov	r3, r6
 8008ad2:	7818      	ldrb	r0, [r3, #0]
 8008ad4:	2830      	cmp	r0, #48	; 0x30
 8008ad6:	461f      	mov	r7, r3
 8008ad8:	f103 0301 	add.w	r3, r3, #1
 8008adc:	d0f9      	beq.n	8008ad2 <__gethex+0x76>
 8008ade:	f7ff ffa7 	bl	8008a30 <__hexdig_fun>
 8008ae2:	2301      	movs	r3, #1
 8008ae4:	fab0 f480 	clz	r4, r0
 8008ae8:	0964      	lsrs	r4, r4, #5
 8008aea:	4635      	mov	r5, r6
 8008aec:	9300      	str	r3, [sp, #0]
 8008aee:	463a      	mov	r2, r7
 8008af0:	4616      	mov	r6, r2
 8008af2:	3201      	adds	r2, #1
 8008af4:	7830      	ldrb	r0, [r6, #0]
 8008af6:	f7ff ff9b 	bl	8008a30 <__hexdig_fun>
 8008afa:	2800      	cmp	r0, #0
 8008afc:	d1f8      	bne.n	8008af0 <__gethex+0x94>
 8008afe:	9901      	ldr	r1, [sp, #4]
 8008b00:	4652      	mov	r2, sl
 8008b02:	4630      	mov	r0, r6
 8008b04:	f001 fd8c 	bl	800a620 <strncmp>
 8008b08:	b980      	cbnz	r0, 8008b2c <__gethex+0xd0>
 8008b0a:	b94d      	cbnz	r5, 8008b20 <__gethex+0xc4>
 8008b0c:	eb06 050a 	add.w	r5, r6, sl
 8008b10:	462a      	mov	r2, r5
 8008b12:	4616      	mov	r6, r2
 8008b14:	3201      	adds	r2, #1
 8008b16:	7830      	ldrb	r0, [r6, #0]
 8008b18:	f7ff ff8a 	bl	8008a30 <__hexdig_fun>
 8008b1c:	2800      	cmp	r0, #0
 8008b1e:	d1f8      	bne.n	8008b12 <__gethex+0xb6>
 8008b20:	1bad      	subs	r5, r5, r6
 8008b22:	00ad      	lsls	r5, r5, #2
 8008b24:	e004      	b.n	8008b30 <__gethex+0xd4>
 8008b26:	2400      	movs	r4, #0
 8008b28:	4625      	mov	r5, r4
 8008b2a:	e7e0      	b.n	8008aee <__gethex+0x92>
 8008b2c:	2d00      	cmp	r5, #0
 8008b2e:	d1f7      	bne.n	8008b20 <__gethex+0xc4>
 8008b30:	7833      	ldrb	r3, [r6, #0]
 8008b32:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008b36:	2b50      	cmp	r3, #80	; 0x50
 8008b38:	d13b      	bne.n	8008bb2 <__gethex+0x156>
 8008b3a:	7873      	ldrb	r3, [r6, #1]
 8008b3c:	2b2b      	cmp	r3, #43	; 0x2b
 8008b3e:	d02c      	beq.n	8008b9a <__gethex+0x13e>
 8008b40:	2b2d      	cmp	r3, #45	; 0x2d
 8008b42:	d02e      	beq.n	8008ba2 <__gethex+0x146>
 8008b44:	1c71      	adds	r1, r6, #1
 8008b46:	f04f 0900 	mov.w	r9, #0
 8008b4a:	7808      	ldrb	r0, [r1, #0]
 8008b4c:	f7ff ff70 	bl	8008a30 <__hexdig_fun>
 8008b50:	1e43      	subs	r3, r0, #1
 8008b52:	b2db      	uxtb	r3, r3
 8008b54:	2b18      	cmp	r3, #24
 8008b56:	d82c      	bhi.n	8008bb2 <__gethex+0x156>
 8008b58:	f1a0 0210 	sub.w	r2, r0, #16
 8008b5c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008b60:	f7ff ff66 	bl	8008a30 <__hexdig_fun>
 8008b64:	1e43      	subs	r3, r0, #1
 8008b66:	b2db      	uxtb	r3, r3
 8008b68:	2b18      	cmp	r3, #24
 8008b6a:	d91d      	bls.n	8008ba8 <__gethex+0x14c>
 8008b6c:	f1b9 0f00 	cmp.w	r9, #0
 8008b70:	d000      	beq.n	8008b74 <__gethex+0x118>
 8008b72:	4252      	negs	r2, r2
 8008b74:	4415      	add	r5, r2
 8008b76:	f8cb 1000 	str.w	r1, [fp]
 8008b7a:	b1e4      	cbz	r4, 8008bb6 <__gethex+0x15a>
 8008b7c:	9b00      	ldr	r3, [sp, #0]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	bf14      	ite	ne
 8008b82:	2700      	movne	r7, #0
 8008b84:	2706      	moveq	r7, #6
 8008b86:	4638      	mov	r0, r7
 8008b88:	b009      	add	sp, #36	; 0x24
 8008b8a:	ecbd 8b02 	vpop	{d8}
 8008b8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b92:	463e      	mov	r6, r7
 8008b94:	4625      	mov	r5, r4
 8008b96:	2401      	movs	r4, #1
 8008b98:	e7ca      	b.n	8008b30 <__gethex+0xd4>
 8008b9a:	f04f 0900 	mov.w	r9, #0
 8008b9e:	1cb1      	adds	r1, r6, #2
 8008ba0:	e7d3      	b.n	8008b4a <__gethex+0xee>
 8008ba2:	f04f 0901 	mov.w	r9, #1
 8008ba6:	e7fa      	b.n	8008b9e <__gethex+0x142>
 8008ba8:	230a      	movs	r3, #10
 8008baa:	fb03 0202 	mla	r2, r3, r2, r0
 8008bae:	3a10      	subs	r2, #16
 8008bb0:	e7d4      	b.n	8008b5c <__gethex+0x100>
 8008bb2:	4631      	mov	r1, r6
 8008bb4:	e7df      	b.n	8008b76 <__gethex+0x11a>
 8008bb6:	1bf3      	subs	r3, r6, r7
 8008bb8:	3b01      	subs	r3, #1
 8008bba:	4621      	mov	r1, r4
 8008bbc:	2b07      	cmp	r3, #7
 8008bbe:	dc0b      	bgt.n	8008bd8 <__gethex+0x17c>
 8008bc0:	ee18 0a10 	vmov	r0, s16
 8008bc4:	f000 fa90 	bl	80090e8 <_Balloc>
 8008bc8:	4604      	mov	r4, r0
 8008bca:	b940      	cbnz	r0, 8008bde <__gethex+0x182>
 8008bcc:	4b5d      	ldr	r3, [pc, #372]	; (8008d44 <__gethex+0x2e8>)
 8008bce:	4602      	mov	r2, r0
 8008bd0:	21de      	movs	r1, #222	; 0xde
 8008bd2:	485d      	ldr	r0, [pc, #372]	; (8008d48 <__gethex+0x2ec>)
 8008bd4:	f001 fdf4 	bl	800a7c0 <__assert_func>
 8008bd8:	3101      	adds	r1, #1
 8008bda:	105b      	asrs	r3, r3, #1
 8008bdc:	e7ee      	b.n	8008bbc <__gethex+0x160>
 8008bde:	f100 0914 	add.w	r9, r0, #20
 8008be2:	f04f 0b00 	mov.w	fp, #0
 8008be6:	f1ca 0301 	rsb	r3, sl, #1
 8008bea:	f8cd 9008 	str.w	r9, [sp, #8]
 8008bee:	f8cd b000 	str.w	fp, [sp]
 8008bf2:	9306      	str	r3, [sp, #24]
 8008bf4:	42b7      	cmp	r7, r6
 8008bf6:	d340      	bcc.n	8008c7a <__gethex+0x21e>
 8008bf8:	9802      	ldr	r0, [sp, #8]
 8008bfa:	9b00      	ldr	r3, [sp, #0]
 8008bfc:	f840 3b04 	str.w	r3, [r0], #4
 8008c00:	eba0 0009 	sub.w	r0, r0, r9
 8008c04:	1080      	asrs	r0, r0, #2
 8008c06:	0146      	lsls	r6, r0, #5
 8008c08:	6120      	str	r0, [r4, #16]
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	f000 fb5e 	bl	80092cc <__hi0bits>
 8008c10:	1a30      	subs	r0, r6, r0
 8008c12:	f8d8 6000 	ldr.w	r6, [r8]
 8008c16:	42b0      	cmp	r0, r6
 8008c18:	dd63      	ble.n	8008ce2 <__gethex+0x286>
 8008c1a:	1b87      	subs	r7, r0, r6
 8008c1c:	4639      	mov	r1, r7
 8008c1e:	4620      	mov	r0, r4
 8008c20:	f000 ff02 	bl	8009a28 <__any_on>
 8008c24:	4682      	mov	sl, r0
 8008c26:	b1a8      	cbz	r0, 8008c54 <__gethex+0x1f8>
 8008c28:	1e7b      	subs	r3, r7, #1
 8008c2a:	1159      	asrs	r1, r3, #5
 8008c2c:	f003 021f 	and.w	r2, r3, #31
 8008c30:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008c34:	f04f 0a01 	mov.w	sl, #1
 8008c38:	fa0a f202 	lsl.w	r2, sl, r2
 8008c3c:	420a      	tst	r2, r1
 8008c3e:	d009      	beq.n	8008c54 <__gethex+0x1f8>
 8008c40:	4553      	cmp	r3, sl
 8008c42:	dd05      	ble.n	8008c50 <__gethex+0x1f4>
 8008c44:	1eb9      	subs	r1, r7, #2
 8008c46:	4620      	mov	r0, r4
 8008c48:	f000 feee 	bl	8009a28 <__any_on>
 8008c4c:	2800      	cmp	r0, #0
 8008c4e:	d145      	bne.n	8008cdc <__gethex+0x280>
 8008c50:	f04f 0a02 	mov.w	sl, #2
 8008c54:	4639      	mov	r1, r7
 8008c56:	4620      	mov	r0, r4
 8008c58:	f7ff fe98 	bl	800898c <rshift>
 8008c5c:	443d      	add	r5, r7
 8008c5e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008c62:	42ab      	cmp	r3, r5
 8008c64:	da4c      	bge.n	8008d00 <__gethex+0x2a4>
 8008c66:	ee18 0a10 	vmov	r0, s16
 8008c6a:	4621      	mov	r1, r4
 8008c6c:	f000 fa7c 	bl	8009168 <_Bfree>
 8008c70:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008c72:	2300      	movs	r3, #0
 8008c74:	6013      	str	r3, [r2, #0]
 8008c76:	27a3      	movs	r7, #163	; 0xa3
 8008c78:	e785      	b.n	8008b86 <__gethex+0x12a>
 8008c7a:	1e73      	subs	r3, r6, #1
 8008c7c:	9a05      	ldr	r2, [sp, #20]
 8008c7e:	9303      	str	r3, [sp, #12]
 8008c80:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008c84:	4293      	cmp	r3, r2
 8008c86:	d019      	beq.n	8008cbc <__gethex+0x260>
 8008c88:	f1bb 0f20 	cmp.w	fp, #32
 8008c8c:	d107      	bne.n	8008c9e <__gethex+0x242>
 8008c8e:	9b02      	ldr	r3, [sp, #8]
 8008c90:	9a00      	ldr	r2, [sp, #0]
 8008c92:	f843 2b04 	str.w	r2, [r3], #4
 8008c96:	9302      	str	r3, [sp, #8]
 8008c98:	2300      	movs	r3, #0
 8008c9a:	9300      	str	r3, [sp, #0]
 8008c9c:	469b      	mov	fp, r3
 8008c9e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008ca2:	f7ff fec5 	bl	8008a30 <__hexdig_fun>
 8008ca6:	9b00      	ldr	r3, [sp, #0]
 8008ca8:	f000 000f 	and.w	r0, r0, #15
 8008cac:	fa00 f00b 	lsl.w	r0, r0, fp
 8008cb0:	4303      	orrs	r3, r0
 8008cb2:	9300      	str	r3, [sp, #0]
 8008cb4:	f10b 0b04 	add.w	fp, fp, #4
 8008cb8:	9b03      	ldr	r3, [sp, #12]
 8008cba:	e00d      	b.n	8008cd8 <__gethex+0x27c>
 8008cbc:	9b03      	ldr	r3, [sp, #12]
 8008cbe:	9a06      	ldr	r2, [sp, #24]
 8008cc0:	4413      	add	r3, r2
 8008cc2:	42bb      	cmp	r3, r7
 8008cc4:	d3e0      	bcc.n	8008c88 <__gethex+0x22c>
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	9901      	ldr	r1, [sp, #4]
 8008cca:	9307      	str	r3, [sp, #28]
 8008ccc:	4652      	mov	r2, sl
 8008cce:	f001 fca7 	bl	800a620 <strncmp>
 8008cd2:	9b07      	ldr	r3, [sp, #28]
 8008cd4:	2800      	cmp	r0, #0
 8008cd6:	d1d7      	bne.n	8008c88 <__gethex+0x22c>
 8008cd8:	461e      	mov	r6, r3
 8008cda:	e78b      	b.n	8008bf4 <__gethex+0x198>
 8008cdc:	f04f 0a03 	mov.w	sl, #3
 8008ce0:	e7b8      	b.n	8008c54 <__gethex+0x1f8>
 8008ce2:	da0a      	bge.n	8008cfa <__gethex+0x29e>
 8008ce4:	1a37      	subs	r7, r6, r0
 8008ce6:	4621      	mov	r1, r4
 8008ce8:	ee18 0a10 	vmov	r0, s16
 8008cec:	463a      	mov	r2, r7
 8008cee:	f000 fc57 	bl	80095a0 <__lshift>
 8008cf2:	1bed      	subs	r5, r5, r7
 8008cf4:	4604      	mov	r4, r0
 8008cf6:	f100 0914 	add.w	r9, r0, #20
 8008cfa:	f04f 0a00 	mov.w	sl, #0
 8008cfe:	e7ae      	b.n	8008c5e <__gethex+0x202>
 8008d00:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008d04:	42a8      	cmp	r0, r5
 8008d06:	dd72      	ble.n	8008dee <__gethex+0x392>
 8008d08:	1b45      	subs	r5, r0, r5
 8008d0a:	42ae      	cmp	r6, r5
 8008d0c:	dc36      	bgt.n	8008d7c <__gethex+0x320>
 8008d0e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008d12:	2b02      	cmp	r3, #2
 8008d14:	d02a      	beq.n	8008d6c <__gethex+0x310>
 8008d16:	2b03      	cmp	r3, #3
 8008d18:	d02c      	beq.n	8008d74 <__gethex+0x318>
 8008d1a:	2b01      	cmp	r3, #1
 8008d1c:	d11c      	bne.n	8008d58 <__gethex+0x2fc>
 8008d1e:	42ae      	cmp	r6, r5
 8008d20:	d11a      	bne.n	8008d58 <__gethex+0x2fc>
 8008d22:	2e01      	cmp	r6, #1
 8008d24:	d112      	bne.n	8008d4c <__gethex+0x2f0>
 8008d26:	9a04      	ldr	r2, [sp, #16]
 8008d28:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008d2c:	6013      	str	r3, [r2, #0]
 8008d2e:	2301      	movs	r3, #1
 8008d30:	6123      	str	r3, [r4, #16]
 8008d32:	f8c9 3000 	str.w	r3, [r9]
 8008d36:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008d38:	2762      	movs	r7, #98	; 0x62
 8008d3a:	601c      	str	r4, [r3, #0]
 8008d3c:	e723      	b.n	8008b86 <__gethex+0x12a>
 8008d3e:	bf00      	nop
 8008d40:	0800cd38 	.word	0x0800cd38
 8008d44:	0800ccc0 	.word	0x0800ccc0
 8008d48:	0800ccd1 	.word	0x0800ccd1
 8008d4c:	1e71      	subs	r1, r6, #1
 8008d4e:	4620      	mov	r0, r4
 8008d50:	f000 fe6a 	bl	8009a28 <__any_on>
 8008d54:	2800      	cmp	r0, #0
 8008d56:	d1e6      	bne.n	8008d26 <__gethex+0x2ca>
 8008d58:	ee18 0a10 	vmov	r0, s16
 8008d5c:	4621      	mov	r1, r4
 8008d5e:	f000 fa03 	bl	8009168 <_Bfree>
 8008d62:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008d64:	2300      	movs	r3, #0
 8008d66:	6013      	str	r3, [r2, #0]
 8008d68:	2750      	movs	r7, #80	; 0x50
 8008d6a:	e70c      	b.n	8008b86 <__gethex+0x12a>
 8008d6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d1f2      	bne.n	8008d58 <__gethex+0x2fc>
 8008d72:	e7d8      	b.n	8008d26 <__gethex+0x2ca>
 8008d74:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d1d5      	bne.n	8008d26 <__gethex+0x2ca>
 8008d7a:	e7ed      	b.n	8008d58 <__gethex+0x2fc>
 8008d7c:	1e6f      	subs	r7, r5, #1
 8008d7e:	f1ba 0f00 	cmp.w	sl, #0
 8008d82:	d131      	bne.n	8008de8 <__gethex+0x38c>
 8008d84:	b127      	cbz	r7, 8008d90 <__gethex+0x334>
 8008d86:	4639      	mov	r1, r7
 8008d88:	4620      	mov	r0, r4
 8008d8a:	f000 fe4d 	bl	8009a28 <__any_on>
 8008d8e:	4682      	mov	sl, r0
 8008d90:	117b      	asrs	r3, r7, #5
 8008d92:	2101      	movs	r1, #1
 8008d94:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008d98:	f007 071f 	and.w	r7, r7, #31
 8008d9c:	fa01 f707 	lsl.w	r7, r1, r7
 8008da0:	421f      	tst	r7, r3
 8008da2:	4629      	mov	r1, r5
 8008da4:	4620      	mov	r0, r4
 8008da6:	bf18      	it	ne
 8008da8:	f04a 0a02 	orrne.w	sl, sl, #2
 8008dac:	1b76      	subs	r6, r6, r5
 8008dae:	f7ff fded 	bl	800898c <rshift>
 8008db2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008db6:	2702      	movs	r7, #2
 8008db8:	f1ba 0f00 	cmp.w	sl, #0
 8008dbc:	d048      	beq.n	8008e50 <__gethex+0x3f4>
 8008dbe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008dc2:	2b02      	cmp	r3, #2
 8008dc4:	d015      	beq.n	8008df2 <__gethex+0x396>
 8008dc6:	2b03      	cmp	r3, #3
 8008dc8:	d017      	beq.n	8008dfa <__gethex+0x39e>
 8008dca:	2b01      	cmp	r3, #1
 8008dcc:	d109      	bne.n	8008de2 <__gethex+0x386>
 8008dce:	f01a 0f02 	tst.w	sl, #2
 8008dd2:	d006      	beq.n	8008de2 <__gethex+0x386>
 8008dd4:	f8d9 0000 	ldr.w	r0, [r9]
 8008dd8:	ea4a 0a00 	orr.w	sl, sl, r0
 8008ddc:	f01a 0f01 	tst.w	sl, #1
 8008de0:	d10e      	bne.n	8008e00 <__gethex+0x3a4>
 8008de2:	f047 0710 	orr.w	r7, r7, #16
 8008de6:	e033      	b.n	8008e50 <__gethex+0x3f4>
 8008de8:	f04f 0a01 	mov.w	sl, #1
 8008dec:	e7d0      	b.n	8008d90 <__gethex+0x334>
 8008dee:	2701      	movs	r7, #1
 8008df0:	e7e2      	b.n	8008db8 <__gethex+0x35c>
 8008df2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008df4:	f1c3 0301 	rsb	r3, r3, #1
 8008df8:	9315      	str	r3, [sp, #84]	; 0x54
 8008dfa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d0f0      	beq.n	8008de2 <__gethex+0x386>
 8008e00:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008e04:	f104 0314 	add.w	r3, r4, #20
 8008e08:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008e0c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008e10:	f04f 0c00 	mov.w	ip, #0
 8008e14:	4618      	mov	r0, r3
 8008e16:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e1a:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008e1e:	d01c      	beq.n	8008e5a <__gethex+0x3fe>
 8008e20:	3201      	adds	r2, #1
 8008e22:	6002      	str	r2, [r0, #0]
 8008e24:	2f02      	cmp	r7, #2
 8008e26:	f104 0314 	add.w	r3, r4, #20
 8008e2a:	d13f      	bne.n	8008eac <__gethex+0x450>
 8008e2c:	f8d8 2000 	ldr.w	r2, [r8]
 8008e30:	3a01      	subs	r2, #1
 8008e32:	42b2      	cmp	r2, r6
 8008e34:	d10a      	bne.n	8008e4c <__gethex+0x3f0>
 8008e36:	1171      	asrs	r1, r6, #5
 8008e38:	2201      	movs	r2, #1
 8008e3a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008e3e:	f006 061f 	and.w	r6, r6, #31
 8008e42:	fa02 f606 	lsl.w	r6, r2, r6
 8008e46:	421e      	tst	r6, r3
 8008e48:	bf18      	it	ne
 8008e4a:	4617      	movne	r7, r2
 8008e4c:	f047 0720 	orr.w	r7, r7, #32
 8008e50:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008e52:	601c      	str	r4, [r3, #0]
 8008e54:	9b04      	ldr	r3, [sp, #16]
 8008e56:	601d      	str	r5, [r3, #0]
 8008e58:	e695      	b.n	8008b86 <__gethex+0x12a>
 8008e5a:	4299      	cmp	r1, r3
 8008e5c:	f843 cc04 	str.w	ip, [r3, #-4]
 8008e60:	d8d8      	bhi.n	8008e14 <__gethex+0x3b8>
 8008e62:	68a3      	ldr	r3, [r4, #8]
 8008e64:	459b      	cmp	fp, r3
 8008e66:	db19      	blt.n	8008e9c <__gethex+0x440>
 8008e68:	6861      	ldr	r1, [r4, #4]
 8008e6a:	ee18 0a10 	vmov	r0, s16
 8008e6e:	3101      	adds	r1, #1
 8008e70:	f000 f93a 	bl	80090e8 <_Balloc>
 8008e74:	4681      	mov	r9, r0
 8008e76:	b918      	cbnz	r0, 8008e80 <__gethex+0x424>
 8008e78:	4b1a      	ldr	r3, [pc, #104]	; (8008ee4 <__gethex+0x488>)
 8008e7a:	4602      	mov	r2, r0
 8008e7c:	2184      	movs	r1, #132	; 0x84
 8008e7e:	e6a8      	b.n	8008bd2 <__gethex+0x176>
 8008e80:	6922      	ldr	r2, [r4, #16]
 8008e82:	3202      	adds	r2, #2
 8008e84:	f104 010c 	add.w	r1, r4, #12
 8008e88:	0092      	lsls	r2, r2, #2
 8008e8a:	300c      	adds	r0, #12
 8008e8c:	f000 f91e 	bl	80090cc <memcpy>
 8008e90:	4621      	mov	r1, r4
 8008e92:	ee18 0a10 	vmov	r0, s16
 8008e96:	f000 f967 	bl	8009168 <_Bfree>
 8008e9a:	464c      	mov	r4, r9
 8008e9c:	6923      	ldr	r3, [r4, #16]
 8008e9e:	1c5a      	adds	r2, r3, #1
 8008ea0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008ea4:	6122      	str	r2, [r4, #16]
 8008ea6:	2201      	movs	r2, #1
 8008ea8:	615a      	str	r2, [r3, #20]
 8008eaa:	e7bb      	b.n	8008e24 <__gethex+0x3c8>
 8008eac:	6922      	ldr	r2, [r4, #16]
 8008eae:	455a      	cmp	r2, fp
 8008eb0:	dd0b      	ble.n	8008eca <__gethex+0x46e>
 8008eb2:	2101      	movs	r1, #1
 8008eb4:	4620      	mov	r0, r4
 8008eb6:	f7ff fd69 	bl	800898c <rshift>
 8008eba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008ebe:	3501      	adds	r5, #1
 8008ec0:	42ab      	cmp	r3, r5
 8008ec2:	f6ff aed0 	blt.w	8008c66 <__gethex+0x20a>
 8008ec6:	2701      	movs	r7, #1
 8008ec8:	e7c0      	b.n	8008e4c <__gethex+0x3f0>
 8008eca:	f016 061f 	ands.w	r6, r6, #31
 8008ece:	d0fa      	beq.n	8008ec6 <__gethex+0x46a>
 8008ed0:	4453      	add	r3, sl
 8008ed2:	f1c6 0620 	rsb	r6, r6, #32
 8008ed6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008eda:	f000 f9f7 	bl	80092cc <__hi0bits>
 8008ede:	42b0      	cmp	r0, r6
 8008ee0:	dbe7      	blt.n	8008eb2 <__gethex+0x456>
 8008ee2:	e7f0      	b.n	8008ec6 <__gethex+0x46a>
 8008ee4:	0800ccc0 	.word	0x0800ccc0

08008ee8 <L_shift>:
 8008ee8:	f1c2 0208 	rsb	r2, r2, #8
 8008eec:	0092      	lsls	r2, r2, #2
 8008eee:	b570      	push	{r4, r5, r6, lr}
 8008ef0:	f1c2 0620 	rsb	r6, r2, #32
 8008ef4:	6843      	ldr	r3, [r0, #4]
 8008ef6:	6804      	ldr	r4, [r0, #0]
 8008ef8:	fa03 f506 	lsl.w	r5, r3, r6
 8008efc:	432c      	orrs	r4, r5
 8008efe:	40d3      	lsrs	r3, r2
 8008f00:	6004      	str	r4, [r0, #0]
 8008f02:	f840 3f04 	str.w	r3, [r0, #4]!
 8008f06:	4288      	cmp	r0, r1
 8008f08:	d3f4      	bcc.n	8008ef4 <L_shift+0xc>
 8008f0a:	bd70      	pop	{r4, r5, r6, pc}

08008f0c <__match>:
 8008f0c:	b530      	push	{r4, r5, lr}
 8008f0e:	6803      	ldr	r3, [r0, #0]
 8008f10:	3301      	adds	r3, #1
 8008f12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f16:	b914      	cbnz	r4, 8008f1e <__match+0x12>
 8008f18:	6003      	str	r3, [r0, #0]
 8008f1a:	2001      	movs	r0, #1
 8008f1c:	bd30      	pop	{r4, r5, pc}
 8008f1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f22:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008f26:	2d19      	cmp	r5, #25
 8008f28:	bf98      	it	ls
 8008f2a:	3220      	addls	r2, #32
 8008f2c:	42a2      	cmp	r2, r4
 8008f2e:	d0f0      	beq.n	8008f12 <__match+0x6>
 8008f30:	2000      	movs	r0, #0
 8008f32:	e7f3      	b.n	8008f1c <__match+0x10>

08008f34 <__hexnan>:
 8008f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f38:	680b      	ldr	r3, [r1, #0]
 8008f3a:	115e      	asrs	r6, r3, #5
 8008f3c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008f40:	f013 031f 	ands.w	r3, r3, #31
 8008f44:	b087      	sub	sp, #28
 8008f46:	bf18      	it	ne
 8008f48:	3604      	addne	r6, #4
 8008f4a:	2500      	movs	r5, #0
 8008f4c:	1f37      	subs	r7, r6, #4
 8008f4e:	4690      	mov	r8, r2
 8008f50:	6802      	ldr	r2, [r0, #0]
 8008f52:	9301      	str	r3, [sp, #4]
 8008f54:	4682      	mov	sl, r0
 8008f56:	f846 5c04 	str.w	r5, [r6, #-4]
 8008f5a:	46b9      	mov	r9, r7
 8008f5c:	463c      	mov	r4, r7
 8008f5e:	9502      	str	r5, [sp, #8]
 8008f60:	46ab      	mov	fp, r5
 8008f62:	7851      	ldrb	r1, [r2, #1]
 8008f64:	1c53      	adds	r3, r2, #1
 8008f66:	9303      	str	r3, [sp, #12]
 8008f68:	b341      	cbz	r1, 8008fbc <__hexnan+0x88>
 8008f6a:	4608      	mov	r0, r1
 8008f6c:	9205      	str	r2, [sp, #20]
 8008f6e:	9104      	str	r1, [sp, #16]
 8008f70:	f7ff fd5e 	bl	8008a30 <__hexdig_fun>
 8008f74:	2800      	cmp	r0, #0
 8008f76:	d14f      	bne.n	8009018 <__hexnan+0xe4>
 8008f78:	9904      	ldr	r1, [sp, #16]
 8008f7a:	9a05      	ldr	r2, [sp, #20]
 8008f7c:	2920      	cmp	r1, #32
 8008f7e:	d818      	bhi.n	8008fb2 <__hexnan+0x7e>
 8008f80:	9b02      	ldr	r3, [sp, #8]
 8008f82:	459b      	cmp	fp, r3
 8008f84:	dd13      	ble.n	8008fae <__hexnan+0x7a>
 8008f86:	454c      	cmp	r4, r9
 8008f88:	d206      	bcs.n	8008f98 <__hexnan+0x64>
 8008f8a:	2d07      	cmp	r5, #7
 8008f8c:	dc04      	bgt.n	8008f98 <__hexnan+0x64>
 8008f8e:	462a      	mov	r2, r5
 8008f90:	4649      	mov	r1, r9
 8008f92:	4620      	mov	r0, r4
 8008f94:	f7ff ffa8 	bl	8008ee8 <L_shift>
 8008f98:	4544      	cmp	r4, r8
 8008f9a:	d950      	bls.n	800903e <__hexnan+0x10a>
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	f1a4 0904 	sub.w	r9, r4, #4
 8008fa2:	f844 3c04 	str.w	r3, [r4, #-4]
 8008fa6:	f8cd b008 	str.w	fp, [sp, #8]
 8008faa:	464c      	mov	r4, r9
 8008fac:	461d      	mov	r5, r3
 8008fae:	9a03      	ldr	r2, [sp, #12]
 8008fb0:	e7d7      	b.n	8008f62 <__hexnan+0x2e>
 8008fb2:	2929      	cmp	r1, #41	; 0x29
 8008fb4:	d156      	bne.n	8009064 <__hexnan+0x130>
 8008fb6:	3202      	adds	r2, #2
 8008fb8:	f8ca 2000 	str.w	r2, [sl]
 8008fbc:	f1bb 0f00 	cmp.w	fp, #0
 8008fc0:	d050      	beq.n	8009064 <__hexnan+0x130>
 8008fc2:	454c      	cmp	r4, r9
 8008fc4:	d206      	bcs.n	8008fd4 <__hexnan+0xa0>
 8008fc6:	2d07      	cmp	r5, #7
 8008fc8:	dc04      	bgt.n	8008fd4 <__hexnan+0xa0>
 8008fca:	462a      	mov	r2, r5
 8008fcc:	4649      	mov	r1, r9
 8008fce:	4620      	mov	r0, r4
 8008fd0:	f7ff ff8a 	bl	8008ee8 <L_shift>
 8008fd4:	4544      	cmp	r4, r8
 8008fd6:	d934      	bls.n	8009042 <__hexnan+0x10e>
 8008fd8:	f1a8 0204 	sub.w	r2, r8, #4
 8008fdc:	4623      	mov	r3, r4
 8008fde:	f853 1b04 	ldr.w	r1, [r3], #4
 8008fe2:	f842 1f04 	str.w	r1, [r2, #4]!
 8008fe6:	429f      	cmp	r7, r3
 8008fe8:	d2f9      	bcs.n	8008fde <__hexnan+0xaa>
 8008fea:	1b3b      	subs	r3, r7, r4
 8008fec:	f023 0303 	bic.w	r3, r3, #3
 8008ff0:	3304      	adds	r3, #4
 8008ff2:	3401      	adds	r4, #1
 8008ff4:	3e03      	subs	r6, #3
 8008ff6:	42b4      	cmp	r4, r6
 8008ff8:	bf88      	it	hi
 8008ffa:	2304      	movhi	r3, #4
 8008ffc:	4443      	add	r3, r8
 8008ffe:	2200      	movs	r2, #0
 8009000:	f843 2b04 	str.w	r2, [r3], #4
 8009004:	429f      	cmp	r7, r3
 8009006:	d2fb      	bcs.n	8009000 <__hexnan+0xcc>
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	b91b      	cbnz	r3, 8009014 <__hexnan+0xe0>
 800900c:	4547      	cmp	r7, r8
 800900e:	d127      	bne.n	8009060 <__hexnan+0x12c>
 8009010:	2301      	movs	r3, #1
 8009012:	603b      	str	r3, [r7, #0]
 8009014:	2005      	movs	r0, #5
 8009016:	e026      	b.n	8009066 <__hexnan+0x132>
 8009018:	3501      	adds	r5, #1
 800901a:	2d08      	cmp	r5, #8
 800901c:	f10b 0b01 	add.w	fp, fp, #1
 8009020:	dd06      	ble.n	8009030 <__hexnan+0xfc>
 8009022:	4544      	cmp	r4, r8
 8009024:	d9c3      	bls.n	8008fae <__hexnan+0x7a>
 8009026:	2300      	movs	r3, #0
 8009028:	f844 3c04 	str.w	r3, [r4, #-4]
 800902c:	2501      	movs	r5, #1
 800902e:	3c04      	subs	r4, #4
 8009030:	6822      	ldr	r2, [r4, #0]
 8009032:	f000 000f 	and.w	r0, r0, #15
 8009036:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800903a:	6022      	str	r2, [r4, #0]
 800903c:	e7b7      	b.n	8008fae <__hexnan+0x7a>
 800903e:	2508      	movs	r5, #8
 8009040:	e7b5      	b.n	8008fae <__hexnan+0x7a>
 8009042:	9b01      	ldr	r3, [sp, #4]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d0df      	beq.n	8009008 <__hexnan+0xd4>
 8009048:	f04f 32ff 	mov.w	r2, #4294967295
 800904c:	f1c3 0320 	rsb	r3, r3, #32
 8009050:	fa22 f303 	lsr.w	r3, r2, r3
 8009054:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009058:	401a      	ands	r2, r3
 800905a:	f846 2c04 	str.w	r2, [r6, #-4]
 800905e:	e7d3      	b.n	8009008 <__hexnan+0xd4>
 8009060:	3f04      	subs	r7, #4
 8009062:	e7d1      	b.n	8009008 <__hexnan+0xd4>
 8009064:	2004      	movs	r0, #4
 8009066:	b007      	add	sp, #28
 8009068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800906c <_localeconv_r>:
 800906c:	4800      	ldr	r0, [pc, #0]	; (8009070 <_localeconv_r+0x4>)
 800906e:	4770      	bx	lr
 8009070:	20000168 	.word	0x20000168

08009074 <_lseek_r>:
 8009074:	b538      	push	{r3, r4, r5, lr}
 8009076:	4d07      	ldr	r5, [pc, #28]	; (8009094 <_lseek_r+0x20>)
 8009078:	4604      	mov	r4, r0
 800907a:	4608      	mov	r0, r1
 800907c:	4611      	mov	r1, r2
 800907e:	2200      	movs	r2, #0
 8009080:	602a      	str	r2, [r5, #0]
 8009082:	461a      	mov	r2, r3
 8009084:	f7fa f87f 	bl	8003186 <_lseek>
 8009088:	1c43      	adds	r3, r0, #1
 800908a:	d102      	bne.n	8009092 <_lseek_r+0x1e>
 800908c:	682b      	ldr	r3, [r5, #0]
 800908e:	b103      	cbz	r3, 8009092 <_lseek_r+0x1e>
 8009090:	6023      	str	r3, [r4, #0]
 8009092:	bd38      	pop	{r3, r4, r5, pc}
 8009094:	20000d80 	.word	0x20000d80

08009098 <malloc>:
 8009098:	4b02      	ldr	r3, [pc, #8]	; (80090a4 <malloc+0xc>)
 800909a:	4601      	mov	r1, r0
 800909c:	6818      	ldr	r0, [r3, #0]
 800909e:	f000 bd67 	b.w	8009b70 <_malloc_r>
 80090a2:	bf00      	nop
 80090a4:	20000010 	.word	0x20000010

080090a8 <__ascii_mbtowc>:
 80090a8:	b082      	sub	sp, #8
 80090aa:	b901      	cbnz	r1, 80090ae <__ascii_mbtowc+0x6>
 80090ac:	a901      	add	r1, sp, #4
 80090ae:	b142      	cbz	r2, 80090c2 <__ascii_mbtowc+0x1a>
 80090b0:	b14b      	cbz	r3, 80090c6 <__ascii_mbtowc+0x1e>
 80090b2:	7813      	ldrb	r3, [r2, #0]
 80090b4:	600b      	str	r3, [r1, #0]
 80090b6:	7812      	ldrb	r2, [r2, #0]
 80090b8:	1e10      	subs	r0, r2, #0
 80090ba:	bf18      	it	ne
 80090bc:	2001      	movne	r0, #1
 80090be:	b002      	add	sp, #8
 80090c0:	4770      	bx	lr
 80090c2:	4610      	mov	r0, r2
 80090c4:	e7fb      	b.n	80090be <__ascii_mbtowc+0x16>
 80090c6:	f06f 0001 	mvn.w	r0, #1
 80090ca:	e7f8      	b.n	80090be <__ascii_mbtowc+0x16>

080090cc <memcpy>:
 80090cc:	440a      	add	r2, r1
 80090ce:	4291      	cmp	r1, r2
 80090d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80090d4:	d100      	bne.n	80090d8 <memcpy+0xc>
 80090d6:	4770      	bx	lr
 80090d8:	b510      	push	{r4, lr}
 80090da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80090e2:	4291      	cmp	r1, r2
 80090e4:	d1f9      	bne.n	80090da <memcpy+0xe>
 80090e6:	bd10      	pop	{r4, pc}

080090e8 <_Balloc>:
 80090e8:	b570      	push	{r4, r5, r6, lr}
 80090ea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80090ec:	4604      	mov	r4, r0
 80090ee:	460d      	mov	r5, r1
 80090f0:	b976      	cbnz	r6, 8009110 <_Balloc+0x28>
 80090f2:	2010      	movs	r0, #16
 80090f4:	f7ff ffd0 	bl	8009098 <malloc>
 80090f8:	4602      	mov	r2, r0
 80090fa:	6260      	str	r0, [r4, #36]	; 0x24
 80090fc:	b920      	cbnz	r0, 8009108 <_Balloc+0x20>
 80090fe:	4b18      	ldr	r3, [pc, #96]	; (8009160 <_Balloc+0x78>)
 8009100:	4818      	ldr	r0, [pc, #96]	; (8009164 <_Balloc+0x7c>)
 8009102:	2166      	movs	r1, #102	; 0x66
 8009104:	f001 fb5c 	bl	800a7c0 <__assert_func>
 8009108:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800910c:	6006      	str	r6, [r0, #0]
 800910e:	60c6      	str	r6, [r0, #12]
 8009110:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009112:	68f3      	ldr	r3, [r6, #12]
 8009114:	b183      	cbz	r3, 8009138 <_Balloc+0x50>
 8009116:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009118:	68db      	ldr	r3, [r3, #12]
 800911a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800911e:	b9b8      	cbnz	r0, 8009150 <_Balloc+0x68>
 8009120:	2101      	movs	r1, #1
 8009122:	fa01 f605 	lsl.w	r6, r1, r5
 8009126:	1d72      	adds	r2, r6, #5
 8009128:	0092      	lsls	r2, r2, #2
 800912a:	4620      	mov	r0, r4
 800912c:	f000 fc9d 	bl	8009a6a <_calloc_r>
 8009130:	b160      	cbz	r0, 800914c <_Balloc+0x64>
 8009132:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009136:	e00e      	b.n	8009156 <_Balloc+0x6e>
 8009138:	2221      	movs	r2, #33	; 0x21
 800913a:	2104      	movs	r1, #4
 800913c:	4620      	mov	r0, r4
 800913e:	f000 fc94 	bl	8009a6a <_calloc_r>
 8009142:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009144:	60f0      	str	r0, [r6, #12]
 8009146:	68db      	ldr	r3, [r3, #12]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d1e4      	bne.n	8009116 <_Balloc+0x2e>
 800914c:	2000      	movs	r0, #0
 800914e:	bd70      	pop	{r4, r5, r6, pc}
 8009150:	6802      	ldr	r2, [r0, #0]
 8009152:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009156:	2300      	movs	r3, #0
 8009158:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800915c:	e7f7      	b.n	800914e <_Balloc+0x66>
 800915e:	bf00      	nop
 8009160:	0800cc4e 	.word	0x0800cc4e
 8009164:	0800cd4c 	.word	0x0800cd4c

08009168 <_Bfree>:
 8009168:	b570      	push	{r4, r5, r6, lr}
 800916a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800916c:	4605      	mov	r5, r0
 800916e:	460c      	mov	r4, r1
 8009170:	b976      	cbnz	r6, 8009190 <_Bfree+0x28>
 8009172:	2010      	movs	r0, #16
 8009174:	f7ff ff90 	bl	8009098 <malloc>
 8009178:	4602      	mov	r2, r0
 800917a:	6268      	str	r0, [r5, #36]	; 0x24
 800917c:	b920      	cbnz	r0, 8009188 <_Bfree+0x20>
 800917e:	4b09      	ldr	r3, [pc, #36]	; (80091a4 <_Bfree+0x3c>)
 8009180:	4809      	ldr	r0, [pc, #36]	; (80091a8 <_Bfree+0x40>)
 8009182:	218a      	movs	r1, #138	; 0x8a
 8009184:	f001 fb1c 	bl	800a7c0 <__assert_func>
 8009188:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800918c:	6006      	str	r6, [r0, #0]
 800918e:	60c6      	str	r6, [r0, #12]
 8009190:	b13c      	cbz	r4, 80091a2 <_Bfree+0x3a>
 8009192:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009194:	6862      	ldr	r2, [r4, #4]
 8009196:	68db      	ldr	r3, [r3, #12]
 8009198:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800919c:	6021      	str	r1, [r4, #0]
 800919e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80091a2:	bd70      	pop	{r4, r5, r6, pc}
 80091a4:	0800cc4e 	.word	0x0800cc4e
 80091a8:	0800cd4c 	.word	0x0800cd4c

080091ac <__multadd>:
 80091ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091b0:	690d      	ldr	r5, [r1, #16]
 80091b2:	4607      	mov	r7, r0
 80091b4:	460c      	mov	r4, r1
 80091b6:	461e      	mov	r6, r3
 80091b8:	f101 0c14 	add.w	ip, r1, #20
 80091bc:	2000      	movs	r0, #0
 80091be:	f8dc 3000 	ldr.w	r3, [ip]
 80091c2:	b299      	uxth	r1, r3
 80091c4:	fb02 6101 	mla	r1, r2, r1, r6
 80091c8:	0c1e      	lsrs	r6, r3, #16
 80091ca:	0c0b      	lsrs	r3, r1, #16
 80091cc:	fb02 3306 	mla	r3, r2, r6, r3
 80091d0:	b289      	uxth	r1, r1
 80091d2:	3001      	adds	r0, #1
 80091d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80091d8:	4285      	cmp	r5, r0
 80091da:	f84c 1b04 	str.w	r1, [ip], #4
 80091de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80091e2:	dcec      	bgt.n	80091be <__multadd+0x12>
 80091e4:	b30e      	cbz	r6, 800922a <__multadd+0x7e>
 80091e6:	68a3      	ldr	r3, [r4, #8]
 80091e8:	42ab      	cmp	r3, r5
 80091ea:	dc19      	bgt.n	8009220 <__multadd+0x74>
 80091ec:	6861      	ldr	r1, [r4, #4]
 80091ee:	4638      	mov	r0, r7
 80091f0:	3101      	adds	r1, #1
 80091f2:	f7ff ff79 	bl	80090e8 <_Balloc>
 80091f6:	4680      	mov	r8, r0
 80091f8:	b928      	cbnz	r0, 8009206 <__multadd+0x5a>
 80091fa:	4602      	mov	r2, r0
 80091fc:	4b0c      	ldr	r3, [pc, #48]	; (8009230 <__multadd+0x84>)
 80091fe:	480d      	ldr	r0, [pc, #52]	; (8009234 <__multadd+0x88>)
 8009200:	21b5      	movs	r1, #181	; 0xb5
 8009202:	f001 fadd 	bl	800a7c0 <__assert_func>
 8009206:	6922      	ldr	r2, [r4, #16]
 8009208:	3202      	adds	r2, #2
 800920a:	f104 010c 	add.w	r1, r4, #12
 800920e:	0092      	lsls	r2, r2, #2
 8009210:	300c      	adds	r0, #12
 8009212:	f7ff ff5b 	bl	80090cc <memcpy>
 8009216:	4621      	mov	r1, r4
 8009218:	4638      	mov	r0, r7
 800921a:	f7ff ffa5 	bl	8009168 <_Bfree>
 800921e:	4644      	mov	r4, r8
 8009220:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009224:	3501      	adds	r5, #1
 8009226:	615e      	str	r6, [r3, #20]
 8009228:	6125      	str	r5, [r4, #16]
 800922a:	4620      	mov	r0, r4
 800922c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009230:	0800ccc0 	.word	0x0800ccc0
 8009234:	0800cd4c 	.word	0x0800cd4c

08009238 <__s2b>:
 8009238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800923c:	460c      	mov	r4, r1
 800923e:	4615      	mov	r5, r2
 8009240:	461f      	mov	r7, r3
 8009242:	2209      	movs	r2, #9
 8009244:	3308      	adds	r3, #8
 8009246:	4606      	mov	r6, r0
 8009248:	fb93 f3f2 	sdiv	r3, r3, r2
 800924c:	2100      	movs	r1, #0
 800924e:	2201      	movs	r2, #1
 8009250:	429a      	cmp	r2, r3
 8009252:	db09      	blt.n	8009268 <__s2b+0x30>
 8009254:	4630      	mov	r0, r6
 8009256:	f7ff ff47 	bl	80090e8 <_Balloc>
 800925a:	b940      	cbnz	r0, 800926e <__s2b+0x36>
 800925c:	4602      	mov	r2, r0
 800925e:	4b19      	ldr	r3, [pc, #100]	; (80092c4 <__s2b+0x8c>)
 8009260:	4819      	ldr	r0, [pc, #100]	; (80092c8 <__s2b+0x90>)
 8009262:	21ce      	movs	r1, #206	; 0xce
 8009264:	f001 faac 	bl	800a7c0 <__assert_func>
 8009268:	0052      	lsls	r2, r2, #1
 800926a:	3101      	adds	r1, #1
 800926c:	e7f0      	b.n	8009250 <__s2b+0x18>
 800926e:	9b08      	ldr	r3, [sp, #32]
 8009270:	6143      	str	r3, [r0, #20]
 8009272:	2d09      	cmp	r5, #9
 8009274:	f04f 0301 	mov.w	r3, #1
 8009278:	6103      	str	r3, [r0, #16]
 800927a:	dd16      	ble.n	80092aa <__s2b+0x72>
 800927c:	f104 0909 	add.w	r9, r4, #9
 8009280:	46c8      	mov	r8, r9
 8009282:	442c      	add	r4, r5
 8009284:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009288:	4601      	mov	r1, r0
 800928a:	3b30      	subs	r3, #48	; 0x30
 800928c:	220a      	movs	r2, #10
 800928e:	4630      	mov	r0, r6
 8009290:	f7ff ff8c 	bl	80091ac <__multadd>
 8009294:	45a0      	cmp	r8, r4
 8009296:	d1f5      	bne.n	8009284 <__s2b+0x4c>
 8009298:	f1a5 0408 	sub.w	r4, r5, #8
 800929c:	444c      	add	r4, r9
 800929e:	1b2d      	subs	r5, r5, r4
 80092a0:	1963      	adds	r3, r4, r5
 80092a2:	42bb      	cmp	r3, r7
 80092a4:	db04      	blt.n	80092b0 <__s2b+0x78>
 80092a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092aa:	340a      	adds	r4, #10
 80092ac:	2509      	movs	r5, #9
 80092ae:	e7f6      	b.n	800929e <__s2b+0x66>
 80092b0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80092b4:	4601      	mov	r1, r0
 80092b6:	3b30      	subs	r3, #48	; 0x30
 80092b8:	220a      	movs	r2, #10
 80092ba:	4630      	mov	r0, r6
 80092bc:	f7ff ff76 	bl	80091ac <__multadd>
 80092c0:	e7ee      	b.n	80092a0 <__s2b+0x68>
 80092c2:	bf00      	nop
 80092c4:	0800ccc0 	.word	0x0800ccc0
 80092c8:	0800cd4c 	.word	0x0800cd4c

080092cc <__hi0bits>:
 80092cc:	0c03      	lsrs	r3, r0, #16
 80092ce:	041b      	lsls	r3, r3, #16
 80092d0:	b9d3      	cbnz	r3, 8009308 <__hi0bits+0x3c>
 80092d2:	0400      	lsls	r0, r0, #16
 80092d4:	2310      	movs	r3, #16
 80092d6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80092da:	bf04      	itt	eq
 80092dc:	0200      	lsleq	r0, r0, #8
 80092de:	3308      	addeq	r3, #8
 80092e0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80092e4:	bf04      	itt	eq
 80092e6:	0100      	lsleq	r0, r0, #4
 80092e8:	3304      	addeq	r3, #4
 80092ea:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80092ee:	bf04      	itt	eq
 80092f0:	0080      	lsleq	r0, r0, #2
 80092f2:	3302      	addeq	r3, #2
 80092f4:	2800      	cmp	r0, #0
 80092f6:	db05      	blt.n	8009304 <__hi0bits+0x38>
 80092f8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80092fc:	f103 0301 	add.w	r3, r3, #1
 8009300:	bf08      	it	eq
 8009302:	2320      	moveq	r3, #32
 8009304:	4618      	mov	r0, r3
 8009306:	4770      	bx	lr
 8009308:	2300      	movs	r3, #0
 800930a:	e7e4      	b.n	80092d6 <__hi0bits+0xa>

0800930c <__lo0bits>:
 800930c:	6803      	ldr	r3, [r0, #0]
 800930e:	f013 0207 	ands.w	r2, r3, #7
 8009312:	4601      	mov	r1, r0
 8009314:	d00b      	beq.n	800932e <__lo0bits+0x22>
 8009316:	07da      	lsls	r2, r3, #31
 8009318:	d423      	bmi.n	8009362 <__lo0bits+0x56>
 800931a:	0798      	lsls	r0, r3, #30
 800931c:	bf49      	itett	mi
 800931e:	085b      	lsrmi	r3, r3, #1
 8009320:	089b      	lsrpl	r3, r3, #2
 8009322:	2001      	movmi	r0, #1
 8009324:	600b      	strmi	r3, [r1, #0]
 8009326:	bf5c      	itt	pl
 8009328:	600b      	strpl	r3, [r1, #0]
 800932a:	2002      	movpl	r0, #2
 800932c:	4770      	bx	lr
 800932e:	b298      	uxth	r0, r3
 8009330:	b9a8      	cbnz	r0, 800935e <__lo0bits+0x52>
 8009332:	0c1b      	lsrs	r3, r3, #16
 8009334:	2010      	movs	r0, #16
 8009336:	b2da      	uxtb	r2, r3
 8009338:	b90a      	cbnz	r2, 800933e <__lo0bits+0x32>
 800933a:	3008      	adds	r0, #8
 800933c:	0a1b      	lsrs	r3, r3, #8
 800933e:	071a      	lsls	r2, r3, #28
 8009340:	bf04      	itt	eq
 8009342:	091b      	lsreq	r3, r3, #4
 8009344:	3004      	addeq	r0, #4
 8009346:	079a      	lsls	r2, r3, #30
 8009348:	bf04      	itt	eq
 800934a:	089b      	lsreq	r3, r3, #2
 800934c:	3002      	addeq	r0, #2
 800934e:	07da      	lsls	r2, r3, #31
 8009350:	d403      	bmi.n	800935a <__lo0bits+0x4e>
 8009352:	085b      	lsrs	r3, r3, #1
 8009354:	f100 0001 	add.w	r0, r0, #1
 8009358:	d005      	beq.n	8009366 <__lo0bits+0x5a>
 800935a:	600b      	str	r3, [r1, #0]
 800935c:	4770      	bx	lr
 800935e:	4610      	mov	r0, r2
 8009360:	e7e9      	b.n	8009336 <__lo0bits+0x2a>
 8009362:	2000      	movs	r0, #0
 8009364:	4770      	bx	lr
 8009366:	2020      	movs	r0, #32
 8009368:	4770      	bx	lr
	...

0800936c <__i2b>:
 800936c:	b510      	push	{r4, lr}
 800936e:	460c      	mov	r4, r1
 8009370:	2101      	movs	r1, #1
 8009372:	f7ff feb9 	bl	80090e8 <_Balloc>
 8009376:	4602      	mov	r2, r0
 8009378:	b928      	cbnz	r0, 8009386 <__i2b+0x1a>
 800937a:	4b05      	ldr	r3, [pc, #20]	; (8009390 <__i2b+0x24>)
 800937c:	4805      	ldr	r0, [pc, #20]	; (8009394 <__i2b+0x28>)
 800937e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009382:	f001 fa1d 	bl	800a7c0 <__assert_func>
 8009386:	2301      	movs	r3, #1
 8009388:	6144      	str	r4, [r0, #20]
 800938a:	6103      	str	r3, [r0, #16]
 800938c:	bd10      	pop	{r4, pc}
 800938e:	bf00      	nop
 8009390:	0800ccc0 	.word	0x0800ccc0
 8009394:	0800cd4c 	.word	0x0800cd4c

08009398 <__multiply>:
 8009398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800939c:	4691      	mov	r9, r2
 800939e:	690a      	ldr	r2, [r1, #16]
 80093a0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80093a4:	429a      	cmp	r2, r3
 80093a6:	bfb8      	it	lt
 80093a8:	460b      	movlt	r3, r1
 80093aa:	460c      	mov	r4, r1
 80093ac:	bfbc      	itt	lt
 80093ae:	464c      	movlt	r4, r9
 80093b0:	4699      	movlt	r9, r3
 80093b2:	6927      	ldr	r7, [r4, #16]
 80093b4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80093b8:	68a3      	ldr	r3, [r4, #8]
 80093ba:	6861      	ldr	r1, [r4, #4]
 80093bc:	eb07 060a 	add.w	r6, r7, sl
 80093c0:	42b3      	cmp	r3, r6
 80093c2:	b085      	sub	sp, #20
 80093c4:	bfb8      	it	lt
 80093c6:	3101      	addlt	r1, #1
 80093c8:	f7ff fe8e 	bl	80090e8 <_Balloc>
 80093cc:	b930      	cbnz	r0, 80093dc <__multiply+0x44>
 80093ce:	4602      	mov	r2, r0
 80093d0:	4b44      	ldr	r3, [pc, #272]	; (80094e4 <__multiply+0x14c>)
 80093d2:	4845      	ldr	r0, [pc, #276]	; (80094e8 <__multiply+0x150>)
 80093d4:	f240 115d 	movw	r1, #349	; 0x15d
 80093d8:	f001 f9f2 	bl	800a7c0 <__assert_func>
 80093dc:	f100 0514 	add.w	r5, r0, #20
 80093e0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80093e4:	462b      	mov	r3, r5
 80093e6:	2200      	movs	r2, #0
 80093e8:	4543      	cmp	r3, r8
 80093ea:	d321      	bcc.n	8009430 <__multiply+0x98>
 80093ec:	f104 0314 	add.w	r3, r4, #20
 80093f0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80093f4:	f109 0314 	add.w	r3, r9, #20
 80093f8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80093fc:	9202      	str	r2, [sp, #8]
 80093fe:	1b3a      	subs	r2, r7, r4
 8009400:	3a15      	subs	r2, #21
 8009402:	f022 0203 	bic.w	r2, r2, #3
 8009406:	3204      	adds	r2, #4
 8009408:	f104 0115 	add.w	r1, r4, #21
 800940c:	428f      	cmp	r7, r1
 800940e:	bf38      	it	cc
 8009410:	2204      	movcc	r2, #4
 8009412:	9201      	str	r2, [sp, #4]
 8009414:	9a02      	ldr	r2, [sp, #8]
 8009416:	9303      	str	r3, [sp, #12]
 8009418:	429a      	cmp	r2, r3
 800941a:	d80c      	bhi.n	8009436 <__multiply+0x9e>
 800941c:	2e00      	cmp	r6, #0
 800941e:	dd03      	ble.n	8009428 <__multiply+0x90>
 8009420:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009424:	2b00      	cmp	r3, #0
 8009426:	d05a      	beq.n	80094de <__multiply+0x146>
 8009428:	6106      	str	r6, [r0, #16]
 800942a:	b005      	add	sp, #20
 800942c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009430:	f843 2b04 	str.w	r2, [r3], #4
 8009434:	e7d8      	b.n	80093e8 <__multiply+0x50>
 8009436:	f8b3 a000 	ldrh.w	sl, [r3]
 800943a:	f1ba 0f00 	cmp.w	sl, #0
 800943e:	d024      	beq.n	800948a <__multiply+0xf2>
 8009440:	f104 0e14 	add.w	lr, r4, #20
 8009444:	46a9      	mov	r9, r5
 8009446:	f04f 0c00 	mov.w	ip, #0
 800944a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800944e:	f8d9 1000 	ldr.w	r1, [r9]
 8009452:	fa1f fb82 	uxth.w	fp, r2
 8009456:	b289      	uxth	r1, r1
 8009458:	fb0a 110b 	mla	r1, sl, fp, r1
 800945c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009460:	f8d9 2000 	ldr.w	r2, [r9]
 8009464:	4461      	add	r1, ip
 8009466:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800946a:	fb0a c20b 	mla	r2, sl, fp, ip
 800946e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009472:	b289      	uxth	r1, r1
 8009474:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009478:	4577      	cmp	r7, lr
 800947a:	f849 1b04 	str.w	r1, [r9], #4
 800947e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009482:	d8e2      	bhi.n	800944a <__multiply+0xb2>
 8009484:	9a01      	ldr	r2, [sp, #4]
 8009486:	f845 c002 	str.w	ip, [r5, r2]
 800948a:	9a03      	ldr	r2, [sp, #12]
 800948c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009490:	3304      	adds	r3, #4
 8009492:	f1b9 0f00 	cmp.w	r9, #0
 8009496:	d020      	beq.n	80094da <__multiply+0x142>
 8009498:	6829      	ldr	r1, [r5, #0]
 800949a:	f104 0c14 	add.w	ip, r4, #20
 800949e:	46ae      	mov	lr, r5
 80094a0:	f04f 0a00 	mov.w	sl, #0
 80094a4:	f8bc b000 	ldrh.w	fp, [ip]
 80094a8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80094ac:	fb09 220b 	mla	r2, r9, fp, r2
 80094b0:	4492      	add	sl, r2
 80094b2:	b289      	uxth	r1, r1
 80094b4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80094b8:	f84e 1b04 	str.w	r1, [lr], #4
 80094bc:	f85c 2b04 	ldr.w	r2, [ip], #4
 80094c0:	f8be 1000 	ldrh.w	r1, [lr]
 80094c4:	0c12      	lsrs	r2, r2, #16
 80094c6:	fb09 1102 	mla	r1, r9, r2, r1
 80094ca:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80094ce:	4567      	cmp	r7, ip
 80094d0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80094d4:	d8e6      	bhi.n	80094a4 <__multiply+0x10c>
 80094d6:	9a01      	ldr	r2, [sp, #4]
 80094d8:	50a9      	str	r1, [r5, r2]
 80094da:	3504      	adds	r5, #4
 80094dc:	e79a      	b.n	8009414 <__multiply+0x7c>
 80094de:	3e01      	subs	r6, #1
 80094e0:	e79c      	b.n	800941c <__multiply+0x84>
 80094e2:	bf00      	nop
 80094e4:	0800ccc0 	.word	0x0800ccc0
 80094e8:	0800cd4c 	.word	0x0800cd4c

080094ec <__pow5mult>:
 80094ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094f0:	4615      	mov	r5, r2
 80094f2:	f012 0203 	ands.w	r2, r2, #3
 80094f6:	4606      	mov	r6, r0
 80094f8:	460f      	mov	r7, r1
 80094fa:	d007      	beq.n	800950c <__pow5mult+0x20>
 80094fc:	4c25      	ldr	r4, [pc, #148]	; (8009594 <__pow5mult+0xa8>)
 80094fe:	3a01      	subs	r2, #1
 8009500:	2300      	movs	r3, #0
 8009502:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009506:	f7ff fe51 	bl	80091ac <__multadd>
 800950a:	4607      	mov	r7, r0
 800950c:	10ad      	asrs	r5, r5, #2
 800950e:	d03d      	beq.n	800958c <__pow5mult+0xa0>
 8009510:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009512:	b97c      	cbnz	r4, 8009534 <__pow5mult+0x48>
 8009514:	2010      	movs	r0, #16
 8009516:	f7ff fdbf 	bl	8009098 <malloc>
 800951a:	4602      	mov	r2, r0
 800951c:	6270      	str	r0, [r6, #36]	; 0x24
 800951e:	b928      	cbnz	r0, 800952c <__pow5mult+0x40>
 8009520:	4b1d      	ldr	r3, [pc, #116]	; (8009598 <__pow5mult+0xac>)
 8009522:	481e      	ldr	r0, [pc, #120]	; (800959c <__pow5mult+0xb0>)
 8009524:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009528:	f001 f94a 	bl	800a7c0 <__assert_func>
 800952c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009530:	6004      	str	r4, [r0, #0]
 8009532:	60c4      	str	r4, [r0, #12]
 8009534:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009538:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800953c:	b94c      	cbnz	r4, 8009552 <__pow5mult+0x66>
 800953e:	f240 2171 	movw	r1, #625	; 0x271
 8009542:	4630      	mov	r0, r6
 8009544:	f7ff ff12 	bl	800936c <__i2b>
 8009548:	2300      	movs	r3, #0
 800954a:	f8c8 0008 	str.w	r0, [r8, #8]
 800954e:	4604      	mov	r4, r0
 8009550:	6003      	str	r3, [r0, #0]
 8009552:	f04f 0900 	mov.w	r9, #0
 8009556:	07eb      	lsls	r3, r5, #31
 8009558:	d50a      	bpl.n	8009570 <__pow5mult+0x84>
 800955a:	4639      	mov	r1, r7
 800955c:	4622      	mov	r2, r4
 800955e:	4630      	mov	r0, r6
 8009560:	f7ff ff1a 	bl	8009398 <__multiply>
 8009564:	4639      	mov	r1, r7
 8009566:	4680      	mov	r8, r0
 8009568:	4630      	mov	r0, r6
 800956a:	f7ff fdfd 	bl	8009168 <_Bfree>
 800956e:	4647      	mov	r7, r8
 8009570:	106d      	asrs	r5, r5, #1
 8009572:	d00b      	beq.n	800958c <__pow5mult+0xa0>
 8009574:	6820      	ldr	r0, [r4, #0]
 8009576:	b938      	cbnz	r0, 8009588 <__pow5mult+0x9c>
 8009578:	4622      	mov	r2, r4
 800957a:	4621      	mov	r1, r4
 800957c:	4630      	mov	r0, r6
 800957e:	f7ff ff0b 	bl	8009398 <__multiply>
 8009582:	6020      	str	r0, [r4, #0]
 8009584:	f8c0 9000 	str.w	r9, [r0]
 8009588:	4604      	mov	r4, r0
 800958a:	e7e4      	b.n	8009556 <__pow5mult+0x6a>
 800958c:	4638      	mov	r0, r7
 800958e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009592:	bf00      	nop
 8009594:	0800ce98 	.word	0x0800ce98
 8009598:	0800cc4e 	.word	0x0800cc4e
 800959c:	0800cd4c 	.word	0x0800cd4c

080095a0 <__lshift>:
 80095a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095a4:	460c      	mov	r4, r1
 80095a6:	6849      	ldr	r1, [r1, #4]
 80095a8:	6923      	ldr	r3, [r4, #16]
 80095aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80095ae:	68a3      	ldr	r3, [r4, #8]
 80095b0:	4607      	mov	r7, r0
 80095b2:	4691      	mov	r9, r2
 80095b4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80095b8:	f108 0601 	add.w	r6, r8, #1
 80095bc:	42b3      	cmp	r3, r6
 80095be:	db0b      	blt.n	80095d8 <__lshift+0x38>
 80095c0:	4638      	mov	r0, r7
 80095c2:	f7ff fd91 	bl	80090e8 <_Balloc>
 80095c6:	4605      	mov	r5, r0
 80095c8:	b948      	cbnz	r0, 80095de <__lshift+0x3e>
 80095ca:	4602      	mov	r2, r0
 80095cc:	4b2a      	ldr	r3, [pc, #168]	; (8009678 <__lshift+0xd8>)
 80095ce:	482b      	ldr	r0, [pc, #172]	; (800967c <__lshift+0xdc>)
 80095d0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80095d4:	f001 f8f4 	bl	800a7c0 <__assert_func>
 80095d8:	3101      	adds	r1, #1
 80095da:	005b      	lsls	r3, r3, #1
 80095dc:	e7ee      	b.n	80095bc <__lshift+0x1c>
 80095de:	2300      	movs	r3, #0
 80095e0:	f100 0114 	add.w	r1, r0, #20
 80095e4:	f100 0210 	add.w	r2, r0, #16
 80095e8:	4618      	mov	r0, r3
 80095ea:	4553      	cmp	r3, sl
 80095ec:	db37      	blt.n	800965e <__lshift+0xbe>
 80095ee:	6920      	ldr	r0, [r4, #16]
 80095f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80095f4:	f104 0314 	add.w	r3, r4, #20
 80095f8:	f019 091f 	ands.w	r9, r9, #31
 80095fc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009600:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009604:	d02f      	beq.n	8009666 <__lshift+0xc6>
 8009606:	f1c9 0e20 	rsb	lr, r9, #32
 800960a:	468a      	mov	sl, r1
 800960c:	f04f 0c00 	mov.w	ip, #0
 8009610:	681a      	ldr	r2, [r3, #0]
 8009612:	fa02 f209 	lsl.w	r2, r2, r9
 8009616:	ea42 020c 	orr.w	r2, r2, ip
 800961a:	f84a 2b04 	str.w	r2, [sl], #4
 800961e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009622:	4298      	cmp	r0, r3
 8009624:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009628:	d8f2      	bhi.n	8009610 <__lshift+0x70>
 800962a:	1b03      	subs	r3, r0, r4
 800962c:	3b15      	subs	r3, #21
 800962e:	f023 0303 	bic.w	r3, r3, #3
 8009632:	3304      	adds	r3, #4
 8009634:	f104 0215 	add.w	r2, r4, #21
 8009638:	4290      	cmp	r0, r2
 800963a:	bf38      	it	cc
 800963c:	2304      	movcc	r3, #4
 800963e:	f841 c003 	str.w	ip, [r1, r3]
 8009642:	f1bc 0f00 	cmp.w	ip, #0
 8009646:	d001      	beq.n	800964c <__lshift+0xac>
 8009648:	f108 0602 	add.w	r6, r8, #2
 800964c:	3e01      	subs	r6, #1
 800964e:	4638      	mov	r0, r7
 8009650:	612e      	str	r6, [r5, #16]
 8009652:	4621      	mov	r1, r4
 8009654:	f7ff fd88 	bl	8009168 <_Bfree>
 8009658:	4628      	mov	r0, r5
 800965a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800965e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009662:	3301      	adds	r3, #1
 8009664:	e7c1      	b.n	80095ea <__lshift+0x4a>
 8009666:	3904      	subs	r1, #4
 8009668:	f853 2b04 	ldr.w	r2, [r3], #4
 800966c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009670:	4298      	cmp	r0, r3
 8009672:	d8f9      	bhi.n	8009668 <__lshift+0xc8>
 8009674:	e7ea      	b.n	800964c <__lshift+0xac>
 8009676:	bf00      	nop
 8009678:	0800ccc0 	.word	0x0800ccc0
 800967c:	0800cd4c 	.word	0x0800cd4c

08009680 <__mcmp>:
 8009680:	b530      	push	{r4, r5, lr}
 8009682:	6902      	ldr	r2, [r0, #16]
 8009684:	690c      	ldr	r4, [r1, #16]
 8009686:	1b12      	subs	r2, r2, r4
 8009688:	d10e      	bne.n	80096a8 <__mcmp+0x28>
 800968a:	f100 0314 	add.w	r3, r0, #20
 800968e:	3114      	adds	r1, #20
 8009690:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009694:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009698:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800969c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80096a0:	42a5      	cmp	r5, r4
 80096a2:	d003      	beq.n	80096ac <__mcmp+0x2c>
 80096a4:	d305      	bcc.n	80096b2 <__mcmp+0x32>
 80096a6:	2201      	movs	r2, #1
 80096a8:	4610      	mov	r0, r2
 80096aa:	bd30      	pop	{r4, r5, pc}
 80096ac:	4283      	cmp	r3, r0
 80096ae:	d3f3      	bcc.n	8009698 <__mcmp+0x18>
 80096b0:	e7fa      	b.n	80096a8 <__mcmp+0x28>
 80096b2:	f04f 32ff 	mov.w	r2, #4294967295
 80096b6:	e7f7      	b.n	80096a8 <__mcmp+0x28>

080096b8 <__mdiff>:
 80096b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096bc:	460c      	mov	r4, r1
 80096be:	4606      	mov	r6, r0
 80096c0:	4611      	mov	r1, r2
 80096c2:	4620      	mov	r0, r4
 80096c4:	4690      	mov	r8, r2
 80096c6:	f7ff ffdb 	bl	8009680 <__mcmp>
 80096ca:	1e05      	subs	r5, r0, #0
 80096cc:	d110      	bne.n	80096f0 <__mdiff+0x38>
 80096ce:	4629      	mov	r1, r5
 80096d0:	4630      	mov	r0, r6
 80096d2:	f7ff fd09 	bl	80090e8 <_Balloc>
 80096d6:	b930      	cbnz	r0, 80096e6 <__mdiff+0x2e>
 80096d8:	4b3a      	ldr	r3, [pc, #232]	; (80097c4 <__mdiff+0x10c>)
 80096da:	4602      	mov	r2, r0
 80096dc:	f240 2132 	movw	r1, #562	; 0x232
 80096e0:	4839      	ldr	r0, [pc, #228]	; (80097c8 <__mdiff+0x110>)
 80096e2:	f001 f86d 	bl	800a7c0 <__assert_func>
 80096e6:	2301      	movs	r3, #1
 80096e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80096ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096f0:	bfa4      	itt	ge
 80096f2:	4643      	movge	r3, r8
 80096f4:	46a0      	movge	r8, r4
 80096f6:	4630      	mov	r0, r6
 80096f8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80096fc:	bfa6      	itte	ge
 80096fe:	461c      	movge	r4, r3
 8009700:	2500      	movge	r5, #0
 8009702:	2501      	movlt	r5, #1
 8009704:	f7ff fcf0 	bl	80090e8 <_Balloc>
 8009708:	b920      	cbnz	r0, 8009714 <__mdiff+0x5c>
 800970a:	4b2e      	ldr	r3, [pc, #184]	; (80097c4 <__mdiff+0x10c>)
 800970c:	4602      	mov	r2, r0
 800970e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009712:	e7e5      	b.n	80096e0 <__mdiff+0x28>
 8009714:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009718:	6926      	ldr	r6, [r4, #16]
 800971a:	60c5      	str	r5, [r0, #12]
 800971c:	f104 0914 	add.w	r9, r4, #20
 8009720:	f108 0514 	add.w	r5, r8, #20
 8009724:	f100 0e14 	add.w	lr, r0, #20
 8009728:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800972c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009730:	f108 0210 	add.w	r2, r8, #16
 8009734:	46f2      	mov	sl, lr
 8009736:	2100      	movs	r1, #0
 8009738:	f859 3b04 	ldr.w	r3, [r9], #4
 800973c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009740:	fa1f f883 	uxth.w	r8, r3
 8009744:	fa11 f18b 	uxtah	r1, r1, fp
 8009748:	0c1b      	lsrs	r3, r3, #16
 800974a:	eba1 0808 	sub.w	r8, r1, r8
 800974e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009752:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009756:	fa1f f888 	uxth.w	r8, r8
 800975a:	1419      	asrs	r1, r3, #16
 800975c:	454e      	cmp	r6, r9
 800975e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009762:	f84a 3b04 	str.w	r3, [sl], #4
 8009766:	d8e7      	bhi.n	8009738 <__mdiff+0x80>
 8009768:	1b33      	subs	r3, r6, r4
 800976a:	3b15      	subs	r3, #21
 800976c:	f023 0303 	bic.w	r3, r3, #3
 8009770:	3304      	adds	r3, #4
 8009772:	3415      	adds	r4, #21
 8009774:	42a6      	cmp	r6, r4
 8009776:	bf38      	it	cc
 8009778:	2304      	movcc	r3, #4
 800977a:	441d      	add	r5, r3
 800977c:	4473      	add	r3, lr
 800977e:	469e      	mov	lr, r3
 8009780:	462e      	mov	r6, r5
 8009782:	4566      	cmp	r6, ip
 8009784:	d30e      	bcc.n	80097a4 <__mdiff+0xec>
 8009786:	f10c 0203 	add.w	r2, ip, #3
 800978a:	1b52      	subs	r2, r2, r5
 800978c:	f022 0203 	bic.w	r2, r2, #3
 8009790:	3d03      	subs	r5, #3
 8009792:	45ac      	cmp	ip, r5
 8009794:	bf38      	it	cc
 8009796:	2200      	movcc	r2, #0
 8009798:	441a      	add	r2, r3
 800979a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800979e:	b17b      	cbz	r3, 80097c0 <__mdiff+0x108>
 80097a0:	6107      	str	r7, [r0, #16]
 80097a2:	e7a3      	b.n	80096ec <__mdiff+0x34>
 80097a4:	f856 8b04 	ldr.w	r8, [r6], #4
 80097a8:	fa11 f288 	uxtah	r2, r1, r8
 80097ac:	1414      	asrs	r4, r2, #16
 80097ae:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80097b2:	b292      	uxth	r2, r2
 80097b4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80097b8:	f84e 2b04 	str.w	r2, [lr], #4
 80097bc:	1421      	asrs	r1, r4, #16
 80097be:	e7e0      	b.n	8009782 <__mdiff+0xca>
 80097c0:	3f01      	subs	r7, #1
 80097c2:	e7ea      	b.n	800979a <__mdiff+0xe2>
 80097c4:	0800ccc0 	.word	0x0800ccc0
 80097c8:	0800cd4c 	.word	0x0800cd4c

080097cc <__ulp>:
 80097cc:	b082      	sub	sp, #8
 80097ce:	ed8d 0b00 	vstr	d0, [sp]
 80097d2:	9b01      	ldr	r3, [sp, #4]
 80097d4:	4912      	ldr	r1, [pc, #72]	; (8009820 <__ulp+0x54>)
 80097d6:	4019      	ands	r1, r3
 80097d8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80097dc:	2900      	cmp	r1, #0
 80097de:	dd05      	ble.n	80097ec <__ulp+0x20>
 80097e0:	2200      	movs	r2, #0
 80097e2:	460b      	mov	r3, r1
 80097e4:	ec43 2b10 	vmov	d0, r2, r3
 80097e8:	b002      	add	sp, #8
 80097ea:	4770      	bx	lr
 80097ec:	4249      	negs	r1, r1
 80097ee:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80097f2:	ea4f 5021 	mov.w	r0, r1, asr #20
 80097f6:	f04f 0200 	mov.w	r2, #0
 80097fa:	f04f 0300 	mov.w	r3, #0
 80097fe:	da04      	bge.n	800980a <__ulp+0x3e>
 8009800:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009804:	fa41 f300 	asr.w	r3, r1, r0
 8009808:	e7ec      	b.n	80097e4 <__ulp+0x18>
 800980a:	f1a0 0114 	sub.w	r1, r0, #20
 800980e:	291e      	cmp	r1, #30
 8009810:	bfda      	itte	le
 8009812:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009816:	fa20 f101 	lsrle.w	r1, r0, r1
 800981a:	2101      	movgt	r1, #1
 800981c:	460a      	mov	r2, r1
 800981e:	e7e1      	b.n	80097e4 <__ulp+0x18>
 8009820:	7ff00000 	.word	0x7ff00000

08009824 <__b2d>:
 8009824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009826:	6905      	ldr	r5, [r0, #16]
 8009828:	f100 0714 	add.w	r7, r0, #20
 800982c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009830:	1f2e      	subs	r6, r5, #4
 8009832:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009836:	4620      	mov	r0, r4
 8009838:	f7ff fd48 	bl	80092cc <__hi0bits>
 800983c:	f1c0 0320 	rsb	r3, r0, #32
 8009840:	280a      	cmp	r0, #10
 8009842:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80098c0 <__b2d+0x9c>
 8009846:	600b      	str	r3, [r1, #0]
 8009848:	dc14      	bgt.n	8009874 <__b2d+0x50>
 800984a:	f1c0 0e0b 	rsb	lr, r0, #11
 800984e:	fa24 f10e 	lsr.w	r1, r4, lr
 8009852:	42b7      	cmp	r7, r6
 8009854:	ea41 030c 	orr.w	r3, r1, ip
 8009858:	bf34      	ite	cc
 800985a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800985e:	2100      	movcs	r1, #0
 8009860:	3015      	adds	r0, #21
 8009862:	fa04 f000 	lsl.w	r0, r4, r0
 8009866:	fa21 f10e 	lsr.w	r1, r1, lr
 800986a:	ea40 0201 	orr.w	r2, r0, r1
 800986e:	ec43 2b10 	vmov	d0, r2, r3
 8009872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009874:	42b7      	cmp	r7, r6
 8009876:	bf3a      	itte	cc
 8009878:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800987c:	f1a5 0608 	subcc.w	r6, r5, #8
 8009880:	2100      	movcs	r1, #0
 8009882:	380b      	subs	r0, #11
 8009884:	d017      	beq.n	80098b6 <__b2d+0x92>
 8009886:	f1c0 0c20 	rsb	ip, r0, #32
 800988a:	fa04 f500 	lsl.w	r5, r4, r0
 800988e:	42be      	cmp	r6, r7
 8009890:	fa21 f40c 	lsr.w	r4, r1, ip
 8009894:	ea45 0504 	orr.w	r5, r5, r4
 8009898:	bf8c      	ite	hi
 800989a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800989e:	2400      	movls	r4, #0
 80098a0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80098a4:	fa01 f000 	lsl.w	r0, r1, r0
 80098a8:	fa24 f40c 	lsr.w	r4, r4, ip
 80098ac:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80098b0:	ea40 0204 	orr.w	r2, r0, r4
 80098b4:	e7db      	b.n	800986e <__b2d+0x4a>
 80098b6:	ea44 030c 	orr.w	r3, r4, ip
 80098ba:	460a      	mov	r2, r1
 80098bc:	e7d7      	b.n	800986e <__b2d+0x4a>
 80098be:	bf00      	nop
 80098c0:	3ff00000 	.word	0x3ff00000

080098c4 <__d2b>:
 80098c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80098c8:	4689      	mov	r9, r1
 80098ca:	2101      	movs	r1, #1
 80098cc:	ec57 6b10 	vmov	r6, r7, d0
 80098d0:	4690      	mov	r8, r2
 80098d2:	f7ff fc09 	bl	80090e8 <_Balloc>
 80098d6:	4604      	mov	r4, r0
 80098d8:	b930      	cbnz	r0, 80098e8 <__d2b+0x24>
 80098da:	4602      	mov	r2, r0
 80098dc:	4b25      	ldr	r3, [pc, #148]	; (8009974 <__d2b+0xb0>)
 80098de:	4826      	ldr	r0, [pc, #152]	; (8009978 <__d2b+0xb4>)
 80098e0:	f240 310a 	movw	r1, #778	; 0x30a
 80098e4:	f000 ff6c 	bl	800a7c0 <__assert_func>
 80098e8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80098ec:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80098f0:	bb35      	cbnz	r5, 8009940 <__d2b+0x7c>
 80098f2:	2e00      	cmp	r6, #0
 80098f4:	9301      	str	r3, [sp, #4]
 80098f6:	d028      	beq.n	800994a <__d2b+0x86>
 80098f8:	4668      	mov	r0, sp
 80098fa:	9600      	str	r6, [sp, #0]
 80098fc:	f7ff fd06 	bl	800930c <__lo0bits>
 8009900:	9900      	ldr	r1, [sp, #0]
 8009902:	b300      	cbz	r0, 8009946 <__d2b+0x82>
 8009904:	9a01      	ldr	r2, [sp, #4]
 8009906:	f1c0 0320 	rsb	r3, r0, #32
 800990a:	fa02 f303 	lsl.w	r3, r2, r3
 800990e:	430b      	orrs	r3, r1
 8009910:	40c2      	lsrs	r2, r0
 8009912:	6163      	str	r3, [r4, #20]
 8009914:	9201      	str	r2, [sp, #4]
 8009916:	9b01      	ldr	r3, [sp, #4]
 8009918:	61a3      	str	r3, [r4, #24]
 800991a:	2b00      	cmp	r3, #0
 800991c:	bf14      	ite	ne
 800991e:	2202      	movne	r2, #2
 8009920:	2201      	moveq	r2, #1
 8009922:	6122      	str	r2, [r4, #16]
 8009924:	b1d5      	cbz	r5, 800995c <__d2b+0x98>
 8009926:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800992a:	4405      	add	r5, r0
 800992c:	f8c9 5000 	str.w	r5, [r9]
 8009930:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009934:	f8c8 0000 	str.w	r0, [r8]
 8009938:	4620      	mov	r0, r4
 800993a:	b003      	add	sp, #12
 800993c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009940:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009944:	e7d5      	b.n	80098f2 <__d2b+0x2e>
 8009946:	6161      	str	r1, [r4, #20]
 8009948:	e7e5      	b.n	8009916 <__d2b+0x52>
 800994a:	a801      	add	r0, sp, #4
 800994c:	f7ff fcde 	bl	800930c <__lo0bits>
 8009950:	9b01      	ldr	r3, [sp, #4]
 8009952:	6163      	str	r3, [r4, #20]
 8009954:	2201      	movs	r2, #1
 8009956:	6122      	str	r2, [r4, #16]
 8009958:	3020      	adds	r0, #32
 800995a:	e7e3      	b.n	8009924 <__d2b+0x60>
 800995c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009960:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009964:	f8c9 0000 	str.w	r0, [r9]
 8009968:	6918      	ldr	r0, [r3, #16]
 800996a:	f7ff fcaf 	bl	80092cc <__hi0bits>
 800996e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009972:	e7df      	b.n	8009934 <__d2b+0x70>
 8009974:	0800ccc0 	.word	0x0800ccc0
 8009978:	0800cd4c 	.word	0x0800cd4c

0800997c <__ratio>:
 800997c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009980:	4688      	mov	r8, r1
 8009982:	4669      	mov	r1, sp
 8009984:	4681      	mov	r9, r0
 8009986:	f7ff ff4d 	bl	8009824 <__b2d>
 800998a:	a901      	add	r1, sp, #4
 800998c:	4640      	mov	r0, r8
 800998e:	ec55 4b10 	vmov	r4, r5, d0
 8009992:	f7ff ff47 	bl	8009824 <__b2d>
 8009996:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800999a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800999e:	eba3 0c02 	sub.w	ip, r3, r2
 80099a2:	e9dd 3200 	ldrd	r3, r2, [sp]
 80099a6:	1a9b      	subs	r3, r3, r2
 80099a8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80099ac:	ec51 0b10 	vmov	r0, r1, d0
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	bfd6      	itet	le
 80099b4:	460a      	movle	r2, r1
 80099b6:	462a      	movgt	r2, r5
 80099b8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80099bc:	468b      	mov	fp, r1
 80099be:	462f      	mov	r7, r5
 80099c0:	bfd4      	ite	le
 80099c2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80099c6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80099ca:	4620      	mov	r0, r4
 80099cc:	ee10 2a10 	vmov	r2, s0
 80099d0:	465b      	mov	r3, fp
 80099d2:	4639      	mov	r1, r7
 80099d4:	f7f6 ff52 	bl	800087c <__aeabi_ddiv>
 80099d8:	ec41 0b10 	vmov	d0, r0, r1
 80099dc:	b003      	add	sp, #12
 80099de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080099e2 <__copybits>:
 80099e2:	3901      	subs	r1, #1
 80099e4:	b570      	push	{r4, r5, r6, lr}
 80099e6:	1149      	asrs	r1, r1, #5
 80099e8:	6914      	ldr	r4, [r2, #16]
 80099ea:	3101      	adds	r1, #1
 80099ec:	f102 0314 	add.w	r3, r2, #20
 80099f0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80099f4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80099f8:	1f05      	subs	r5, r0, #4
 80099fa:	42a3      	cmp	r3, r4
 80099fc:	d30c      	bcc.n	8009a18 <__copybits+0x36>
 80099fe:	1aa3      	subs	r3, r4, r2
 8009a00:	3b11      	subs	r3, #17
 8009a02:	f023 0303 	bic.w	r3, r3, #3
 8009a06:	3211      	adds	r2, #17
 8009a08:	42a2      	cmp	r2, r4
 8009a0a:	bf88      	it	hi
 8009a0c:	2300      	movhi	r3, #0
 8009a0e:	4418      	add	r0, r3
 8009a10:	2300      	movs	r3, #0
 8009a12:	4288      	cmp	r0, r1
 8009a14:	d305      	bcc.n	8009a22 <__copybits+0x40>
 8009a16:	bd70      	pop	{r4, r5, r6, pc}
 8009a18:	f853 6b04 	ldr.w	r6, [r3], #4
 8009a1c:	f845 6f04 	str.w	r6, [r5, #4]!
 8009a20:	e7eb      	b.n	80099fa <__copybits+0x18>
 8009a22:	f840 3b04 	str.w	r3, [r0], #4
 8009a26:	e7f4      	b.n	8009a12 <__copybits+0x30>

08009a28 <__any_on>:
 8009a28:	f100 0214 	add.w	r2, r0, #20
 8009a2c:	6900      	ldr	r0, [r0, #16]
 8009a2e:	114b      	asrs	r3, r1, #5
 8009a30:	4298      	cmp	r0, r3
 8009a32:	b510      	push	{r4, lr}
 8009a34:	db11      	blt.n	8009a5a <__any_on+0x32>
 8009a36:	dd0a      	ble.n	8009a4e <__any_on+0x26>
 8009a38:	f011 011f 	ands.w	r1, r1, #31
 8009a3c:	d007      	beq.n	8009a4e <__any_on+0x26>
 8009a3e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009a42:	fa24 f001 	lsr.w	r0, r4, r1
 8009a46:	fa00 f101 	lsl.w	r1, r0, r1
 8009a4a:	428c      	cmp	r4, r1
 8009a4c:	d10b      	bne.n	8009a66 <__any_on+0x3e>
 8009a4e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009a52:	4293      	cmp	r3, r2
 8009a54:	d803      	bhi.n	8009a5e <__any_on+0x36>
 8009a56:	2000      	movs	r0, #0
 8009a58:	bd10      	pop	{r4, pc}
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	e7f7      	b.n	8009a4e <__any_on+0x26>
 8009a5e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009a62:	2900      	cmp	r1, #0
 8009a64:	d0f5      	beq.n	8009a52 <__any_on+0x2a>
 8009a66:	2001      	movs	r0, #1
 8009a68:	e7f6      	b.n	8009a58 <__any_on+0x30>

08009a6a <_calloc_r>:
 8009a6a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009a6c:	fba1 2402 	umull	r2, r4, r1, r2
 8009a70:	b94c      	cbnz	r4, 8009a86 <_calloc_r+0x1c>
 8009a72:	4611      	mov	r1, r2
 8009a74:	9201      	str	r2, [sp, #4]
 8009a76:	f000 f87b 	bl	8009b70 <_malloc_r>
 8009a7a:	9a01      	ldr	r2, [sp, #4]
 8009a7c:	4605      	mov	r5, r0
 8009a7e:	b930      	cbnz	r0, 8009a8e <_calloc_r+0x24>
 8009a80:	4628      	mov	r0, r5
 8009a82:	b003      	add	sp, #12
 8009a84:	bd30      	pop	{r4, r5, pc}
 8009a86:	220c      	movs	r2, #12
 8009a88:	6002      	str	r2, [r0, #0]
 8009a8a:	2500      	movs	r5, #0
 8009a8c:	e7f8      	b.n	8009a80 <_calloc_r+0x16>
 8009a8e:	4621      	mov	r1, r4
 8009a90:	f7fc fb18 	bl	80060c4 <memset>
 8009a94:	e7f4      	b.n	8009a80 <_calloc_r+0x16>
	...

08009a98 <_free_r>:
 8009a98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009a9a:	2900      	cmp	r1, #0
 8009a9c:	d044      	beq.n	8009b28 <_free_r+0x90>
 8009a9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009aa2:	9001      	str	r0, [sp, #4]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	f1a1 0404 	sub.w	r4, r1, #4
 8009aaa:	bfb8      	it	lt
 8009aac:	18e4      	addlt	r4, r4, r3
 8009aae:	f001 f88b 	bl	800abc8 <__malloc_lock>
 8009ab2:	4a1e      	ldr	r2, [pc, #120]	; (8009b2c <_free_r+0x94>)
 8009ab4:	9801      	ldr	r0, [sp, #4]
 8009ab6:	6813      	ldr	r3, [r2, #0]
 8009ab8:	b933      	cbnz	r3, 8009ac8 <_free_r+0x30>
 8009aba:	6063      	str	r3, [r4, #4]
 8009abc:	6014      	str	r4, [r2, #0]
 8009abe:	b003      	add	sp, #12
 8009ac0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009ac4:	f001 b886 	b.w	800abd4 <__malloc_unlock>
 8009ac8:	42a3      	cmp	r3, r4
 8009aca:	d908      	bls.n	8009ade <_free_r+0x46>
 8009acc:	6825      	ldr	r5, [r4, #0]
 8009ace:	1961      	adds	r1, r4, r5
 8009ad0:	428b      	cmp	r3, r1
 8009ad2:	bf01      	itttt	eq
 8009ad4:	6819      	ldreq	r1, [r3, #0]
 8009ad6:	685b      	ldreq	r3, [r3, #4]
 8009ad8:	1949      	addeq	r1, r1, r5
 8009ada:	6021      	streq	r1, [r4, #0]
 8009adc:	e7ed      	b.n	8009aba <_free_r+0x22>
 8009ade:	461a      	mov	r2, r3
 8009ae0:	685b      	ldr	r3, [r3, #4]
 8009ae2:	b10b      	cbz	r3, 8009ae8 <_free_r+0x50>
 8009ae4:	42a3      	cmp	r3, r4
 8009ae6:	d9fa      	bls.n	8009ade <_free_r+0x46>
 8009ae8:	6811      	ldr	r1, [r2, #0]
 8009aea:	1855      	adds	r5, r2, r1
 8009aec:	42a5      	cmp	r5, r4
 8009aee:	d10b      	bne.n	8009b08 <_free_r+0x70>
 8009af0:	6824      	ldr	r4, [r4, #0]
 8009af2:	4421      	add	r1, r4
 8009af4:	1854      	adds	r4, r2, r1
 8009af6:	42a3      	cmp	r3, r4
 8009af8:	6011      	str	r1, [r2, #0]
 8009afa:	d1e0      	bne.n	8009abe <_free_r+0x26>
 8009afc:	681c      	ldr	r4, [r3, #0]
 8009afe:	685b      	ldr	r3, [r3, #4]
 8009b00:	6053      	str	r3, [r2, #4]
 8009b02:	4421      	add	r1, r4
 8009b04:	6011      	str	r1, [r2, #0]
 8009b06:	e7da      	b.n	8009abe <_free_r+0x26>
 8009b08:	d902      	bls.n	8009b10 <_free_r+0x78>
 8009b0a:	230c      	movs	r3, #12
 8009b0c:	6003      	str	r3, [r0, #0]
 8009b0e:	e7d6      	b.n	8009abe <_free_r+0x26>
 8009b10:	6825      	ldr	r5, [r4, #0]
 8009b12:	1961      	adds	r1, r4, r5
 8009b14:	428b      	cmp	r3, r1
 8009b16:	bf04      	itt	eq
 8009b18:	6819      	ldreq	r1, [r3, #0]
 8009b1a:	685b      	ldreq	r3, [r3, #4]
 8009b1c:	6063      	str	r3, [r4, #4]
 8009b1e:	bf04      	itt	eq
 8009b20:	1949      	addeq	r1, r1, r5
 8009b22:	6021      	streq	r1, [r4, #0]
 8009b24:	6054      	str	r4, [r2, #4]
 8009b26:	e7ca      	b.n	8009abe <_free_r+0x26>
 8009b28:	b003      	add	sp, #12
 8009b2a:	bd30      	pop	{r4, r5, pc}
 8009b2c:	20000d78 	.word	0x20000d78

08009b30 <sbrk_aligned>:
 8009b30:	b570      	push	{r4, r5, r6, lr}
 8009b32:	4e0e      	ldr	r6, [pc, #56]	; (8009b6c <sbrk_aligned+0x3c>)
 8009b34:	460c      	mov	r4, r1
 8009b36:	6831      	ldr	r1, [r6, #0]
 8009b38:	4605      	mov	r5, r0
 8009b3a:	b911      	cbnz	r1, 8009b42 <sbrk_aligned+0x12>
 8009b3c:	f000 fd28 	bl	800a590 <_sbrk_r>
 8009b40:	6030      	str	r0, [r6, #0]
 8009b42:	4621      	mov	r1, r4
 8009b44:	4628      	mov	r0, r5
 8009b46:	f000 fd23 	bl	800a590 <_sbrk_r>
 8009b4a:	1c43      	adds	r3, r0, #1
 8009b4c:	d00a      	beq.n	8009b64 <sbrk_aligned+0x34>
 8009b4e:	1cc4      	adds	r4, r0, #3
 8009b50:	f024 0403 	bic.w	r4, r4, #3
 8009b54:	42a0      	cmp	r0, r4
 8009b56:	d007      	beq.n	8009b68 <sbrk_aligned+0x38>
 8009b58:	1a21      	subs	r1, r4, r0
 8009b5a:	4628      	mov	r0, r5
 8009b5c:	f000 fd18 	bl	800a590 <_sbrk_r>
 8009b60:	3001      	adds	r0, #1
 8009b62:	d101      	bne.n	8009b68 <sbrk_aligned+0x38>
 8009b64:	f04f 34ff 	mov.w	r4, #4294967295
 8009b68:	4620      	mov	r0, r4
 8009b6a:	bd70      	pop	{r4, r5, r6, pc}
 8009b6c:	20000d7c 	.word	0x20000d7c

08009b70 <_malloc_r>:
 8009b70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b74:	1ccd      	adds	r5, r1, #3
 8009b76:	f025 0503 	bic.w	r5, r5, #3
 8009b7a:	3508      	adds	r5, #8
 8009b7c:	2d0c      	cmp	r5, #12
 8009b7e:	bf38      	it	cc
 8009b80:	250c      	movcc	r5, #12
 8009b82:	2d00      	cmp	r5, #0
 8009b84:	4607      	mov	r7, r0
 8009b86:	db01      	blt.n	8009b8c <_malloc_r+0x1c>
 8009b88:	42a9      	cmp	r1, r5
 8009b8a:	d905      	bls.n	8009b98 <_malloc_r+0x28>
 8009b8c:	230c      	movs	r3, #12
 8009b8e:	603b      	str	r3, [r7, #0]
 8009b90:	2600      	movs	r6, #0
 8009b92:	4630      	mov	r0, r6
 8009b94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b98:	4e2e      	ldr	r6, [pc, #184]	; (8009c54 <_malloc_r+0xe4>)
 8009b9a:	f001 f815 	bl	800abc8 <__malloc_lock>
 8009b9e:	6833      	ldr	r3, [r6, #0]
 8009ba0:	461c      	mov	r4, r3
 8009ba2:	bb34      	cbnz	r4, 8009bf2 <_malloc_r+0x82>
 8009ba4:	4629      	mov	r1, r5
 8009ba6:	4638      	mov	r0, r7
 8009ba8:	f7ff ffc2 	bl	8009b30 <sbrk_aligned>
 8009bac:	1c43      	adds	r3, r0, #1
 8009bae:	4604      	mov	r4, r0
 8009bb0:	d14d      	bne.n	8009c4e <_malloc_r+0xde>
 8009bb2:	6834      	ldr	r4, [r6, #0]
 8009bb4:	4626      	mov	r6, r4
 8009bb6:	2e00      	cmp	r6, #0
 8009bb8:	d140      	bne.n	8009c3c <_malloc_r+0xcc>
 8009bba:	6823      	ldr	r3, [r4, #0]
 8009bbc:	4631      	mov	r1, r6
 8009bbe:	4638      	mov	r0, r7
 8009bc0:	eb04 0803 	add.w	r8, r4, r3
 8009bc4:	f000 fce4 	bl	800a590 <_sbrk_r>
 8009bc8:	4580      	cmp	r8, r0
 8009bca:	d13a      	bne.n	8009c42 <_malloc_r+0xd2>
 8009bcc:	6821      	ldr	r1, [r4, #0]
 8009bce:	3503      	adds	r5, #3
 8009bd0:	1a6d      	subs	r5, r5, r1
 8009bd2:	f025 0503 	bic.w	r5, r5, #3
 8009bd6:	3508      	adds	r5, #8
 8009bd8:	2d0c      	cmp	r5, #12
 8009bda:	bf38      	it	cc
 8009bdc:	250c      	movcc	r5, #12
 8009bde:	4629      	mov	r1, r5
 8009be0:	4638      	mov	r0, r7
 8009be2:	f7ff ffa5 	bl	8009b30 <sbrk_aligned>
 8009be6:	3001      	adds	r0, #1
 8009be8:	d02b      	beq.n	8009c42 <_malloc_r+0xd2>
 8009bea:	6823      	ldr	r3, [r4, #0]
 8009bec:	442b      	add	r3, r5
 8009bee:	6023      	str	r3, [r4, #0]
 8009bf0:	e00e      	b.n	8009c10 <_malloc_r+0xa0>
 8009bf2:	6822      	ldr	r2, [r4, #0]
 8009bf4:	1b52      	subs	r2, r2, r5
 8009bf6:	d41e      	bmi.n	8009c36 <_malloc_r+0xc6>
 8009bf8:	2a0b      	cmp	r2, #11
 8009bfa:	d916      	bls.n	8009c2a <_malloc_r+0xba>
 8009bfc:	1961      	adds	r1, r4, r5
 8009bfe:	42a3      	cmp	r3, r4
 8009c00:	6025      	str	r5, [r4, #0]
 8009c02:	bf18      	it	ne
 8009c04:	6059      	strne	r1, [r3, #4]
 8009c06:	6863      	ldr	r3, [r4, #4]
 8009c08:	bf08      	it	eq
 8009c0a:	6031      	streq	r1, [r6, #0]
 8009c0c:	5162      	str	r2, [r4, r5]
 8009c0e:	604b      	str	r3, [r1, #4]
 8009c10:	4638      	mov	r0, r7
 8009c12:	f104 060b 	add.w	r6, r4, #11
 8009c16:	f000 ffdd 	bl	800abd4 <__malloc_unlock>
 8009c1a:	f026 0607 	bic.w	r6, r6, #7
 8009c1e:	1d23      	adds	r3, r4, #4
 8009c20:	1af2      	subs	r2, r6, r3
 8009c22:	d0b6      	beq.n	8009b92 <_malloc_r+0x22>
 8009c24:	1b9b      	subs	r3, r3, r6
 8009c26:	50a3      	str	r3, [r4, r2]
 8009c28:	e7b3      	b.n	8009b92 <_malloc_r+0x22>
 8009c2a:	6862      	ldr	r2, [r4, #4]
 8009c2c:	42a3      	cmp	r3, r4
 8009c2e:	bf0c      	ite	eq
 8009c30:	6032      	streq	r2, [r6, #0]
 8009c32:	605a      	strne	r2, [r3, #4]
 8009c34:	e7ec      	b.n	8009c10 <_malloc_r+0xa0>
 8009c36:	4623      	mov	r3, r4
 8009c38:	6864      	ldr	r4, [r4, #4]
 8009c3a:	e7b2      	b.n	8009ba2 <_malloc_r+0x32>
 8009c3c:	4634      	mov	r4, r6
 8009c3e:	6876      	ldr	r6, [r6, #4]
 8009c40:	e7b9      	b.n	8009bb6 <_malloc_r+0x46>
 8009c42:	230c      	movs	r3, #12
 8009c44:	603b      	str	r3, [r7, #0]
 8009c46:	4638      	mov	r0, r7
 8009c48:	f000 ffc4 	bl	800abd4 <__malloc_unlock>
 8009c4c:	e7a1      	b.n	8009b92 <_malloc_r+0x22>
 8009c4e:	6025      	str	r5, [r4, #0]
 8009c50:	e7de      	b.n	8009c10 <_malloc_r+0xa0>
 8009c52:	bf00      	nop
 8009c54:	20000d78 	.word	0x20000d78

08009c58 <__ssputs_r>:
 8009c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c5c:	688e      	ldr	r6, [r1, #8]
 8009c5e:	429e      	cmp	r6, r3
 8009c60:	4682      	mov	sl, r0
 8009c62:	460c      	mov	r4, r1
 8009c64:	4690      	mov	r8, r2
 8009c66:	461f      	mov	r7, r3
 8009c68:	d838      	bhi.n	8009cdc <__ssputs_r+0x84>
 8009c6a:	898a      	ldrh	r2, [r1, #12]
 8009c6c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009c70:	d032      	beq.n	8009cd8 <__ssputs_r+0x80>
 8009c72:	6825      	ldr	r5, [r4, #0]
 8009c74:	6909      	ldr	r1, [r1, #16]
 8009c76:	eba5 0901 	sub.w	r9, r5, r1
 8009c7a:	6965      	ldr	r5, [r4, #20]
 8009c7c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c80:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c84:	3301      	adds	r3, #1
 8009c86:	444b      	add	r3, r9
 8009c88:	106d      	asrs	r5, r5, #1
 8009c8a:	429d      	cmp	r5, r3
 8009c8c:	bf38      	it	cc
 8009c8e:	461d      	movcc	r5, r3
 8009c90:	0553      	lsls	r3, r2, #21
 8009c92:	d531      	bpl.n	8009cf8 <__ssputs_r+0xa0>
 8009c94:	4629      	mov	r1, r5
 8009c96:	f7ff ff6b 	bl	8009b70 <_malloc_r>
 8009c9a:	4606      	mov	r6, r0
 8009c9c:	b950      	cbnz	r0, 8009cb4 <__ssputs_r+0x5c>
 8009c9e:	230c      	movs	r3, #12
 8009ca0:	f8ca 3000 	str.w	r3, [sl]
 8009ca4:	89a3      	ldrh	r3, [r4, #12]
 8009ca6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009caa:	81a3      	strh	r3, [r4, #12]
 8009cac:	f04f 30ff 	mov.w	r0, #4294967295
 8009cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cb4:	6921      	ldr	r1, [r4, #16]
 8009cb6:	464a      	mov	r2, r9
 8009cb8:	f7ff fa08 	bl	80090cc <memcpy>
 8009cbc:	89a3      	ldrh	r3, [r4, #12]
 8009cbe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009cc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009cc6:	81a3      	strh	r3, [r4, #12]
 8009cc8:	6126      	str	r6, [r4, #16]
 8009cca:	6165      	str	r5, [r4, #20]
 8009ccc:	444e      	add	r6, r9
 8009cce:	eba5 0509 	sub.w	r5, r5, r9
 8009cd2:	6026      	str	r6, [r4, #0]
 8009cd4:	60a5      	str	r5, [r4, #8]
 8009cd6:	463e      	mov	r6, r7
 8009cd8:	42be      	cmp	r6, r7
 8009cda:	d900      	bls.n	8009cde <__ssputs_r+0x86>
 8009cdc:	463e      	mov	r6, r7
 8009cde:	6820      	ldr	r0, [r4, #0]
 8009ce0:	4632      	mov	r2, r6
 8009ce2:	4641      	mov	r1, r8
 8009ce4:	f000 ff56 	bl	800ab94 <memmove>
 8009ce8:	68a3      	ldr	r3, [r4, #8]
 8009cea:	1b9b      	subs	r3, r3, r6
 8009cec:	60a3      	str	r3, [r4, #8]
 8009cee:	6823      	ldr	r3, [r4, #0]
 8009cf0:	4433      	add	r3, r6
 8009cf2:	6023      	str	r3, [r4, #0]
 8009cf4:	2000      	movs	r0, #0
 8009cf6:	e7db      	b.n	8009cb0 <__ssputs_r+0x58>
 8009cf8:	462a      	mov	r2, r5
 8009cfa:	f000 ff71 	bl	800abe0 <_realloc_r>
 8009cfe:	4606      	mov	r6, r0
 8009d00:	2800      	cmp	r0, #0
 8009d02:	d1e1      	bne.n	8009cc8 <__ssputs_r+0x70>
 8009d04:	6921      	ldr	r1, [r4, #16]
 8009d06:	4650      	mov	r0, sl
 8009d08:	f7ff fec6 	bl	8009a98 <_free_r>
 8009d0c:	e7c7      	b.n	8009c9e <__ssputs_r+0x46>
	...

08009d10 <_svfiprintf_r>:
 8009d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d14:	4698      	mov	r8, r3
 8009d16:	898b      	ldrh	r3, [r1, #12]
 8009d18:	061b      	lsls	r3, r3, #24
 8009d1a:	b09d      	sub	sp, #116	; 0x74
 8009d1c:	4607      	mov	r7, r0
 8009d1e:	460d      	mov	r5, r1
 8009d20:	4614      	mov	r4, r2
 8009d22:	d50e      	bpl.n	8009d42 <_svfiprintf_r+0x32>
 8009d24:	690b      	ldr	r3, [r1, #16]
 8009d26:	b963      	cbnz	r3, 8009d42 <_svfiprintf_r+0x32>
 8009d28:	2140      	movs	r1, #64	; 0x40
 8009d2a:	f7ff ff21 	bl	8009b70 <_malloc_r>
 8009d2e:	6028      	str	r0, [r5, #0]
 8009d30:	6128      	str	r0, [r5, #16]
 8009d32:	b920      	cbnz	r0, 8009d3e <_svfiprintf_r+0x2e>
 8009d34:	230c      	movs	r3, #12
 8009d36:	603b      	str	r3, [r7, #0]
 8009d38:	f04f 30ff 	mov.w	r0, #4294967295
 8009d3c:	e0d1      	b.n	8009ee2 <_svfiprintf_r+0x1d2>
 8009d3e:	2340      	movs	r3, #64	; 0x40
 8009d40:	616b      	str	r3, [r5, #20]
 8009d42:	2300      	movs	r3, #0
 8009d44:	9309      	str	r3, [sp, #36]	; 0x24
 8009d46:	2320      	movs	r3, #32
 8009d48:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d50:	2330      	movs	r3, #48	; 0x30
 8009d52:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009efc <_svfiprintf_r+0x1ec>
 8009d56:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d5a:	f04f 0901 	mov.w	r9, #1
 8009d5e:	4623      	mov	r3, r4
 8009d60:	469a      	mov	sl, r3
 8009d62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d66:	b10a      	cbz	r2, 8009d6c <_svfiprintf_r+0x5c>
 8009d68:	2a25      	cmp	r2, #37	; 0x25
 8009d6a:	d1f9      	bne.n	8009d60 <_svfiprintf_r+0x50>
 8009d6c:	ebba 0b04 	subs.w	fp, sl, r4
 8009d70:	d00b      	beq.n	8009d8a <_svfiprintf_r+0x7a>
 8009d72:	465b      	mov	r3, fp
 8009d74:	4622      	mov	r2, r4
 8009d76:	4629      	mov	r1, r5
 8009d78:	4638      	mov	r0, r7
 8009d7a:	f7ff ff6d 	bl	8009c58 <__ssputs_r>
 8009d7e:	3001      	adds	r0, #1
 8009d80:	f000 80aa 	beq.w	8009ed8 <_svfiprintf_r+0x1c8>
 8009d84:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d86:	445a      	add	r2, fp
 8009d88:	9209      	str	r2, [sp, #36]	; 0x24
 8009d8a:	f89a 3000 	ldrb.w	r3, [sl]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	f000 80a2 	beq.w	8009ed8 <_svfiprintf_r+0x1c8>
 8009d94:	2300      	movs	r3, #0
 8009d96:	f04f 32ff 	mov.w	r2, #4294967295
 8009d9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d9e:	f10a 0a01 	add.w	sl, sl, #1
 8009da2:	9304      	str	r3, [sp, #16]
 8009da4:	9307      	str	r3, [sp, #28]
 8009da6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009daa:	931a      	str	r3, [sp, #104]	; 0x68
 8009dac:	4654      	mov	r4, sl
 8009dae:	2205      	movs	r2, #5
 8009db0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009db4:	4851      	ldr	r0, [pc, #324]	; (8009efc <_svfiprintf_r+0x1ec>)
 8009db6:	f7f6 fa2b 	bl	8000210 <memchr>
 8009dba:	9a04      	ldr	r2, [sp, #16]
 8009dbc:	b9d8      	cbnz	r0, 8009df6 <_svfiprintf_r+0xe6>
 8009dbe:	06d0      	lsls	r0, r2, #27
 8009dc0:	bf44      	itt	mi
 8009dc2:	2320      	movmi	r3, #32
 8009dc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009dc8:	0711      	lsls	r1, r2, #28
 8009dca:	bf44      	itt	mi
 8009dcc:	232b      	movmi	r3, #43	; 0x2b
 8009dce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009dd2:	f89a 3000 	ldrb.w	r3, [sl]
 8009dd6:	2b2a      	cmp	r3, #42	; 0x2a
 8009dd8:	d015      	beq.n	8009e06 <_svfiprintf_r+0xf6>
 8009dda:	9a07      	ldr	r2, [sp, #28]
 8009ddc:	4654      	mov	r4, sl
 8009dde:	2000      	movs	r0, #0
 8009de0:	f04f 0c0a 	mov.w	ip, #10
 8009de4:	4621      	mov	r1, r4
 8009de6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009dea:	3b30      	subs	r3, #48	; 0x30
 8009dec:	2b09      	cmp	r3, #9
 8009dee:	d94e      	bls.n	8009e8e <_svfiprintf_r+0x17e>
 8009df0:	b1b0      	cbz	r0, 8009e20 <_svfiprintf_r+0x110>
 8009df2:	9207      	str	r2, [sp, #28]
 8009df4:	e014      	b.n	8009e20 <_svfiprintf_r+0x110>
 8009df6:	eba0 0308 	sub.w	r3, r0, r8
 8009dfa:	fa09 f303 	lsl.w	r3, r9, r3
 8009dfe:	4313      	orrs	r3, r2
 8009e00:	9304      	str	r3, [sp, #16]
 8009e02:	46a2      	mov	sl, r4
 8009e04:	e7d2      	b.n	8009dac <_svfiprintf_r+0x9c>
 8009e06:	9b03      	ldr	r3, [sp, #12]
 8009e08:	1d19      	adds	r1, r3, #4
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	9103      	str	r1, [sp, #12]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	bfbb      	ittet	lt
 8009e12:	425b      	neglt	r3, r3
 8009e14:	f042 0202 	orrlt.w	r2, r2, #2
 8009e18:	9307      	strge	r3, [sp, #28]
 8009e1a:	9307      	strlt	r3, [sp, #28]
 8009e1c:	bfb8      	it	lt
 8009e1e:	9204      	strlt	r2, [sp, #16]
 8009e20:	7823      	ldrb	r3, [r4, #0]
 8009e22:	2b2e      	cmp	r3, #46	; 0x2e
 8009e24:	d10c      	bne.n	8009e40 <_svfiprintf_r+0x130>
 8009e26:	7863      	ldrb	r3, [r4, #1]
 8009e28:	2b2a      	cmp	r3, #42	; 0x2a
 8009e2a:	d135      	bne.n	8009e98 <_svfiprintf_r+0x188>
 8009e2c:	9b03      	ldr	r3, [sp, #12]
 8009e2e:	1d1a      	adds	r2, r3, #4
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	9203      	str	r2, [sp, #12]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	bfb8      	it	lt
 8009e38:	f04f 33ff 	movlt.w	r3, #4294967295
 8009e3c:	3402      	adds	r4, #2
 8009e3e:	9305      	str	r3, [sp, #20]
 8009e40:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009f0c <_svfiprintf_r+0x1fc>
 8009e44:	7821      	ldrb	r1, [r4, #0]
 8009e46:	2203      	movs	r2, #3
 8009e48:	4650      	mov	r0, sl
 8009e4a:	f7f6 f9e1 	bl	8000210 <memchr>
 8009e4e:	b140      	cbz	r0, 8009e62 <_svfiprintf_r+0x152>
 8009e50:	2340      	movs	r3, #64	; 0x40
 8009e52:	eba0 000a 	sub.w	r0, r0, sl
 8009e56:	fa03 f000 	lsl.w	r0, r3, r0
 8009e5a:	9b04      	ldr	r3, [sp, #16]
 8009e5c:	4303      	orrs	r3, r0
 8009e5e:	3401      	adds	r4, #1
 8009e60:	9304      	str	r3, [sp, #16]
 8009e62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e66:	4826      	ldr	r0, [pc, #152]	; (8009f00 <_svfiprintf_r+0x1f0>)
 8009e68:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e6c:	2206      	movs	r2, #6
 8009e6e:	f7f6 f9cf 	bl	8000210 <memchr>
 8009e72:	2800      	cmp	r0, #0
 8009e74:	d038      	beq.n	8009ee8 <_svfiprintf_r+0x1d8>
 8009e76:	4b23      	ldr	r3, [pc, #140]	; (8009f04 <_svfiprintf_r+0x1f4>)
 8009e78:	bb1b      	cbnz	r3, 8009ec2 <_svfiprintf_r+0x1b2>
 8009e7a:	9b03      	ldr	r3, [sp, #12]
 8009e7c:	3307      	adds	r3, #7
 8009e7e:	f023 0307 	bic.w	r3, r3, #7
 8009e82:	3308      	adds	r3, #8
 8009e84:	9303      	str	r3, [sp, #12]
 8009e86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e88:	4433      	add	r3, r6
 8009e8a:	9309      	str	r3, [sp, #36]	; 0x24
 8009e8c:	e767      	b.n	8009d5e <_svfiprintf_r+0x4e>
 8009e8e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e92:	460c      	mov	r4, r1
 8009e94:	2001      	movs	r0, #1
 8009e96:	e7a5      	b.n	8009de4 <_svfiprintf_r+0xd4>
 8009e98:	2300      	movs	r3, #0
 8009e9a:	3401      	adds	r4, #1
 8009e9c:	9305      	str	r3, [sp, #20]
 8009e9e:	4619      	mov	r1, r3
 8009ea0:	f04f 0c0a 	mov.w	ip, #10
 8009ea4:	4620      	mov	r0, r4
 8009ea6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009eaa:	3a30      	subs	r2, #48	; 0x30
 8009eac:	2a09      	cmp	r2, #9
 8009eae:	d903      	bls.n	8009eb8 <_svfiprintf_r+0x1a8>
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d0c5      	beq.n	8009e40 <_svfiprintf_r+0x130>
 8009eb4:	9105      	str	r1, [sp, #20]
 8009eb6:	e7c3      	b.n	8009e40 <_svfiprintf_r+0x130>
 8009eb8:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ebc:	4604      	mov	r4, r0
 8009ebe:	2301      	movs	r3, #1
 8009ec0:	e7f0      	b.n	8009ea4 <_svfiprintf_r+0x194>
 8009ec2:	ab03      	add	r3, sp, #12
 8009ec4:	9300      	str	r3, [sp, #0]
 8009ec6:	462a      	mov	r2, r5
 8009ec8:	4b0f      	ldr	r3, [pc, #60]	; (8009f08 <_svfiprintf_r+0x1f8>)
 8009eca:	a904      	add	r1, sp, #16
 8009ecc:	4638      	mov	r0, r7
 8009ece:	f7fc f9a1 	bl	8006214 <_printf_float>
 8009ed2:	1c42      	adds	r2, r0, #1
 8009ed4:	4606      	mov	r6, r0
 8009ed6:	d1d6      	bne.n	8009e86 <_svfiprintf_r+0x176>
 8009ed8:	89ab      	ldrh	r3, [r5, #12]
 8009eda:	065b      	lsls	r3, r3, #25
 8009edc:	f53f af2c 	bmi.w	8009d38 <_svfiprintf_r+0x28>
 8009ee0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009ee2:	b01d      	add	sp, #116	; 0x74
 8009ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ee8:	ab03      	add	r3, sp, #12
 8009eea:	9300      	str	r3, [sp, #0]
 8009eec:	462a      	mov	r2, r5
 8009eee:	4b06      	ldr	r3, [pc, #24]	; (8009f08 <_svfiprintf_r+0x1f8>)
 8009ef0:	a904      	add	r1, sp, #16
 8009ef2:	4638      	mov	r0, r7
 8009ef4:	f7fc fc32 	bl	800675c <_printf_i>
 8009ef8:	e7eb      	b.n	8009ed2 <_svfiprintf_r+0x1c2>
 8009efa:	bf00      	nop
 8009efc:	0800cea4 	.word	0x0800cea4
 8009f00:	0800ceae 	.word	0x0800ceae
 8009f04:	08006215 	.word	0x08006215
 8009f08:	08009c59 	.word	0x08009c59
 8009f0c:	0800ceaa 	.word	0x0800ceaa

08009f10 <_sungetc_r>:
 8009f10:	b538      	push	{r3, r4, r5, lr}
 8009f12:	1c4b      	adds	r3, r1, #1
 8009f14:	4614      	mov	r4, r2
 8009f16:	d103      	bne.n	8009f20 <_sungetc_r+0x10>
 8009f18:	f04f 35ff 	mov.w	r5, #4294967295
 8009f1c:	4628      	mov	r0, r5
 8009f1e:	bd38      	pop	{r3, r4, r5, pc}
 8009f20:	8993      	ldrh	r3, [r2, #12]
 8009f22:	f023 0320 	bic.w	r3, r3, #32
 8009f26:	8193      	strh	r3, [r2, #12]
 8009f28:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009f2a:	6852      	ldr	r2, [r2, #4]
 8009f2c:	b2cd      	uxtb	r5, r1
 8009f2e:	b18b      	cbz	r3, 8009f54 <_sungetc_r+0x44>
 8009f30:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009f32:	4293      	cmp	r3, r2
 8009f34:	dd08      	ble.n	8009f48 <_sungetc_r+0x38>
 8009f36:	6823      	ldr	r3, [r4, #0]
 8009f38:	1e5a      	subs	r2, r3, #1
 8009f3a:	6022      	str	r2, [r4, #0]
 8009f3c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009f40:	6863      	ldr	r3, [r4, #4]
 8009f42:	3301      	adds	r3, #1
 8009f44:	6063      	str	r3, [r4, #4]
 8009f46:	e7e9      	b.n	8009f1c <_sungetc_r+0xc>
 8009f48:	4621      	mov	r1, r4
 8009f4a:	f000 fbf1 	bl	800a730 <__submore>
 8009f4e:	2800      	cmp	r0, #0
 8009f50:	d0f1      	beq.n	8009f36 <_sungetc_r+0x26>
 8009f52:	e7e1      	b.n	8009f18 <_sungetc_r+0x8>
 8009f54:	6921      	ldr	r1, [r4, #16]
 8009f56:	6823      	ldr	r3, [r4, #0]
 8009f58:	b151      	cbz	r1, 8009f70 <_sungetc_r+0x60>
 8009f5a:	4299      	cmp	r1, r3
 8009f5c:	d208      	bcs.n	8009f70 <_sungetc_r+0x60>
 8009f5e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8009f62:	42a9      	cmp	r1, r5
 8009f64:	d104      	bne.n	8009f70 <_sungetc_r+0x60>
 8009f66:	3b01      	subs	r3, #1
 8009f68:	3201      	adds	r2, #1
 8009f6a:	6023      	str	r3, [r4, #0]
 8009f6c:	6062      	str	r2, [r4, #4]
 8009f6e:	e7d5      	b.n	8009f1c <_sungetc_r+0xc>
 8009f70:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8009f74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f78:	6363      	str	r3, [r4, #52]	; 0x34
 8009f7a:	2303      	movs	r3, #3
 8009f7c:	63a3      	str	r3, [r4, #56]	; 0x38
 8009f7e:	4623      	mov	r3, r4
 8009f80:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009f84:	6023      	str	r3, [r4, #0]
 8009f86:	2301      	movs	r3, #1
 8009f88:	e7dc      	b.n	8009f44 <_sungetc_r+0x34>

08009f8a <__ssrefill_r>:
 8009f8a:	b510      	push	{r4, lr}
 8009f8c:	460c      	mov	r4, r1
 8009f8e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009f90:	b169      	cbz	r1, 8009fae <__ssrefill_r+0x24>
 8009f92:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f96:	4299      	cmp	r1, r3
 8009f98:	d001      	beq.n	8009f9e <__ssrefill_r+0x14>
 8009f9a:	f7ff fd7d 	bl	8009a98 <_free_r>
 8009f9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009fa0:	6063      	str	r3, [r4, #4]
 8009fa2:	2000      	movs	r0, #0
 8009fa4:	6360      	str	r0, [r4, #52]	; 0x34
 8009fa6:	b113      	cbz	r3, 8009fae <__ssrefill_r+0x24>
 8009fa8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009faa:	6023      	str	r3, [r4, #0]
 8009fac:	bd10      	pop	{r4, pc}
 8009fae:	6923      	ldr	r3, [r4, #16]
 8009fb0:	6023      	str	r3, [r4, #0]
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	6063      	str	r3, [r4, #4]
 8009fb6:	89a3      	ldrh	r3, [r4, #12]
 8009fb8:	f043 0320 	orr.w	r3, r3, #32
 8009fbc:	81a3      	strh	r3, [r4, #12]
 8009fbe:	f04f 30ff 	mov.w	r0, #4294967295
 8009fc2:	e7f3      	b.n	8009fac <__ssrefill_r+0x22>

08009fc4 <__ssvfiscanf_r>:
 8009fc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fc8:	460c      	mov	r4, r1
 8009fca:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8009fce:	2100      	movs	r1, #0
 8009fd0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8009fd4:	49a6      	ldr	r1, [pc, #664]	; (800a270 <__ssvfiscanf_r+0x2ac>)
 8009fd6:	91a0      	str	r1, [sp, #640]	; 0x280
 8009fd8:	f10d 0804 	add.w	r8, sp, #4
 8009fdc:	49a5      	ldr	r1, [pc, #660]	; (800a274 <__ssvfiscanf_r+0x2b0>)
 8009fde:	4fa6      	ldr	r7, [pc, #664]	; (800a278 <__ssvfiscanf_r+0x2b4>)
 8009fe0:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800a27c <__ssvfiscanf_r+0x2b8>
 8009fe4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8009fe8:	4606      	mov	r6, r0
 8009fea:	91a1      	str	r1, [sp, #644]	; 0x284
 8009fec:	9300      	str	r3, [sp, #0]
 8009fee:	7813      	ldrb	r3, [r2, #0]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	f000 815a 	beq.w	800a2aa <__ssvfiscanf_r+0x2e6>
 8009ff6:	5dd9      	ldrb	r1, [r3, r7]
 8009ff8:	f011 0108 	ands.w	r1, r1, #8
 8009ffc:	f102 0501 	add.w	r5, r2, #1
 800a000:	d019      	beq.n	800a036 <__ssvfiscanf_r+0x72>
 800a002:	6863      	ldr	r3, [r4, #4]
 800a004:	2b00      	cmp	r3, #0
 800a006:	dd0f      	ble.n	800a028 <__ssvfiscanf_r+0x64>
 800a008:	6823      	ldr	r3, [r4, #0]
 800a00a:	781a      	ldrb	r2, [r3, #0]
 800a00c:	5cba      	ldrb	r2, [r7, r2]
 800a00e:	0712      	lsls	r2, r2, #28
 800a010:	d401      	bmi.n	800a016 <__ssvfiscanf_r+0x52>
 800a012:	462a      	mov	r2, r5
 800a014:	e7eb      	b.n	8009fee <__ssvfiscanf_r+0x2a>
 800a016:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a018:	3201      	adds	r2, #1
 800a01a:	9245      	str	r2, [sp, #276]	; 0x114
 800a01c:	6862      	ldr	r2, [r4, #4]
 800a01e:	3301      	adds	r3, #1
 800a020:	3a01      	subs	r2, #1
 800a022:	6062      	str	r2, [r4, #4]
 800a024:	6023      	str	r3, [r4, #0]
 800a026:	e7ec      	b.n	800a002 <__ssvfiscanf_r+0x3e>
 800a028:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a02a:	4621      	mov	r1, r4
 800a02c:	4630      	mov	r0, r6
 800a02e:	4798      	blx	r3
 800a030:	2800      	cmp	r0, #0
 800a032:	d0e9      	beq.n	800a008 <__ssvfiscanf_r+0x44>
 800a034:	e7ed      	b.n	800a012 <__ssvfiscanf_r+0x4e>
 800a036:	2b25      	cmp	r3, #37	; 0x25
 800a038:	d012      	beq.n	800a060 <__ssvfiscanf_r+0x9c>
 800a03a:	469a      	mov	sl, r3
 800a03c:	6863      	ldr	r3, [r4, #4]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	f340 8091 	ble.w	800a166 <__ssvfiscanf_r+0x1a2>
 800a044:	6822      	ldr	r2, [r4, #0]
 800a046:	7813      	ldrb	r3, [r2, #0]
 800a048:	4553      	cmp	r3, sl
 800a04a:	f040 812e 	bne.w	800a2aa <__ssvfiscanf_r+0x2e6>
 800a04e:	6863      	ldr	r3, [r4, #4]
 800a050:	3b01      	subs	r3, #1
 800a052:	6063      	str	r3, [r4, #4]
 800a054:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a056:	3201      	adds	r2, #1
 800a058:	3301      	adds	r3, #1
 800a05a:	6022      	str	r2, [r4, #0]
 800a05c:	9345      	str	r3, [sp, #276]	; 0x114
 800a05e:	e7d8      	b.n	800a012 <__ssvfiscanf_r+0x4e>
 800a060:	9141      	str	r1, [sp, #260]	; 0x104
 800a062:	9143      	str	r1, [sp, #268]	; 0x10c
 800a064:	7853      	ldrb	r3, [r2, #1]
 800a066:	2b2a      	cmp	r3, #42	; 0x2a
 800a068:	bf02      	ittt	eq
 800a06a:	2310      	moveq	r3, #16
 800a06c:	1c95      	addeq	r5, r2, #2
 800a06e:	9341      	streq	r3, [sp, #260]	; 0x104
 800a070:	220a      	movs	r2, #10
 800a072:	46aa      	mov	sl, r5
 800a074:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800a078:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800a07c:	2b09      	cmp	r3, #9
 800a07e:	d91d      	bls.n	800a0bc <__ssvfiscanf_r+0xf8>
 800a080:	487e      	ldr	r0, [pc, #504]	; (800a27c <__ssvfiscanf_r+0x2b8>)
 800a082:	2203      	movs	r2, #3
 800a084:	f7f6 f8c4 	bl	8000210 <memchr>
 800a088:	b140      	cbz	r0, 800a09c <__ssvfiscanf_r+0xd8>
 800a08a:	2301      	movs	r3, #1
 800a08c:	eba0 0009 	sub.w	r0, r0, r9
 800a090:	fa03 f000 	lsl.w	r0, r3, r0
 800a094:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a096:	4318      	orrs	r0, r3
 800a098:	9041      	str	r0, [sp, #260]	; 0x104
 800a09a:	4655      	mov	r5, sl
 800a09c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a0a0:	2b78      	cmp	r3, #120	; 0x78
 800a0a2:	d806      	bhi.n	800a0b2 <__ssvfiscanf_r+0xee>
 800a0a4:	2b57      	cmp	r3, #87	; 0x57
 800a0a6:	d810      	bhi.n	800a0ca <__ssvfiscanf_r+0x106>
 800a0a8:	2b25      	cmp	r3, #37	; 0x25
 800a0aa:	d0c6      	beq.n	800a03a <__ssvfiscanf_r+0x76>
 800a0ac:	d856      	bhi.n	800a15c <__ssvfiscanf_r+0x198>
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d064      	beq.n	800a17c <__ssvfiscanf_r+0x1b8>
 800a0b2:	2303      	movs	r3, #3
 800a0b4:	9347      	str	r3, [sp, #284]	; 0x11c
 800a0b6:	230a      	movs	r3, #10
 800a0b8:	9342      	str	r3, [sp, #264]	; 0x108
 800a0ba:	e071      	b.n	800a1a0 <__ssvfiscanf_r+0x1dc>
 800a0bc:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a0be:	fb02 1103 	mla	r1, r2, r3, r1
 800a0c2:	3930      	subs	r1, #48	; 0x30
 800a0c4:	9143      	str	r1, [sp, #268]	; 0x10c
 800a0c6:	4655      	mov	r5, sl
 800a0c8:	e7d3      	b.n	800a072 <__ssvfiscanf_r+0xae>
 800a0ca:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800a0ce:	2a20      	cmp	r2, #32
 800a0d0:	d8ef      	bhi.n	800a0b2 <__ssvfiscanf_r+0xee>
 800a0d2:	a101      	add	r1, pc, #4	; (adr r1, 800a0d8 <__ssvfiscanf_r+0x114>)
 800a0d4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a0d8:	0800a18b 	.word	0x0800a18b
 800a0dc:	0800a0b3 	.word	0x0800a0b3
 800a0e0:	0800a0b3 	.word	0x0800a0b3
 800a0e4:	0800a1e9 	.word	0x0800a1e9
 800a0e8:	0800a0b3 	.word	0x0800a0b3
 800a0ec:	0800a0b3 	.word	0x0800a0b3
 800a0f0:	0800a0b3 	.word	0x0800a0b3
 800a0f4:	0800a0b3 	.word	0x0800a0b3
 800a0f8:	0800a0b3 	.word	0x0800a0b3
 800a0fc:	0800a0b3 	.word	0x0800a0b3
 800a100:	0800a0b3 	.word	0x0800a0b3
 800a104:	0800a1ff 	.word	0x0800a1ff
 800a108:	0800a1d5 	.word	0x0800a1d5
 800a10c:	0800a163 	.word	0x0800a163
 800a110:	0800a163 	.word	0x0800a163
 800a114:	0800a163 	.word	0x0800a163
 800a118:	0800a0b3 	.word	0x0800a0b3
 800a11c:	0800a1d9 	.word	0x0800a1d9
 800a120:	0800a0b3 	.word	0x0800a0b3
 800a124:	0800a0b3 	.word	0x0800a0b3
 800a128:	0800a0b3 	.word	0x0800a0b3
 800a12c:	0800a0b3 	.word	0x0800a0b3
 800a130:	0800a20f 	.word	0x0800a20f
 800a134:	0800a1e1 	.word	0x0800a1e1
 800a138:	0800a183 	.word	0x0800a183
 800a13c:	0800a0b3 	.word	0x0800a0b3
 800a140:	0800a0b3 	.word	0x0800a0b3
 800a144:	0800a20b 	.word	0x0800a20b
 800a148:	0800a0b3 	.word	0x0800a0b3
 800a14c:	0800a1d5 	.word	0x0800a1d5
 800a150:	0800a0b3 	.word	0x0800a0b3
 800a154:	0800a0b3 	.word	0x0800a0b3
 800a158:	0800a18b 	.word	0x0800a18b
 800a15c:	3b45      	subs	r3, #69	; 0x45
 800a15e:	2b02      	cmp	r3, #2
 800a160:	d8a7      	bhi.n	800a0b2 <__ssvfiscanf_r+0xee>
 800a162:	2305      	movs	r3, #5
 800a164:	e01b      	b.n	800a19e <__ssvfiscanf_r+0x1da>
 800a166:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a168:	4621      	mov	r1, r4
 800a16a:	4630      	mov	r0, r6
 800a16c:	4798      	blx	r3
 800a16e:	2800      	cmp	r0, #0
 800a170:	f43f af68 	beq.w	800a044 <__ssvfiscanf_r+0x80>
 800a174:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a176:	2800      	cmp	r0, #0
 800a178:	f040 808d 	bne.w	800a296 <__ssvfiscanf_r+0x2d2>
 800a17c:	f04f 30ff 	mov.w	r0, #4294967295
 800a180:	e08f      	b.n	800a2a2 <__ssvfiscanf_r+0x2de>
 800a182:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a184:	f042 0220 	orr.w	r2, r2, #32
 800a188:	9241      	str	r2, [sp, #260]	; 0x104
 800a18a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a18c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a190:	9241      	str	r2, [sp, #260]	; 0x104
 800a192:	2210      	movs	r2, #16
 800a194:	2b6f      	cmp	r3, #111	; 0x6f
 800a196:	9242      	str	r2, [sp, #264]	; 0x108
 800a198:	bf34      	ite	cc
 800a19a:	2303      	movcc	r3, #3
 800a19c:	2304      	movcs	r3, #4
 800a19e:	9347      	str	r3, [sp, #284]	; 0x11c
 800a1a0:	6863      	ldr	r3, [r4, #4]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	dd42      	ble.n	800a22c <__ssvfiscanf_r+0x268>
 800a1a6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a1a8:	0659      	lsls	r1, r3, #25
 800a1aa:	d404      	bmi.n	800a1b6 <__ssvfiscanf_r+0x1f2>
 800a1ac:	6823      	ldr	r3, [r4, #0]
 800a1ae:	781a      	ldrb	r2, [r3, #0]
 800a1b0:	5cba      	ldrb	r2, [r7, r2]
 800a1b2:	0712      	lsls	r2, r2, #28
 800a1b4:	d441      	bmi.n	800a23a <__ssvfiscanf_r+0x276>
 800a1b6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a1b8:	2b02      	cmp	r3, #2
 800a1ba:	dc50      	bgt.n	800a25e <__ssvfiscanf_r+0x29a>
 800a1bc:	466b      	mov	r3, sp
 800a1be:	4622      	mov	r2, r4
 800a1c0:	a941      	add	r1, sp, #260	; 0x104
 800a1c2:	4630      	mov	r0, r6
 800a1c4:	f000 f876 	bl	800a2b4 <_scanf_chars>
 800a1c8:	2801      	cmp	r0, #1
 800a1ca:	d06e      	beq.n	800a2aa <__ssvfiscanf_r+0x2e6>
 800a1cc:	2802      	cmp	r0, #2
 800a1ce:	f47f af20 	bne.w	800a012 <__ssvfiscanf_r+0x4e>
 800a1d2:	e7cf      	b.n	800a174 <__ssvfiscanf_r+0x1b0>
 800a1d4:	220a      	movs	r2, #10
 800a1d6:	e7dd      	b.n	800a194 <__ssvfiscanf_r+0x1d0>
 800a1d8:	2300      	movs	r3, #0
 800a1da:	9342      	str	r3, [sp, #264]	; 0x108
 800a1dc:	2303      	movs	r3, #3
 800a1de:	e7de      	b.n	800a19e <__ssvfiscanf_r+0x1da>
 800a1e0:	2308      	movs	r3, #8
 800a1e2:	9342      	str	r3, [sp, #264]	; 0x108
 800a1e4:	2304      	movs	r3, #4
 800a1e6:	e7da      	b.n	800a19e <__ssvfiscanf_r+0x1da>
 800a1e8:	4629      	mov	r1, r5
 800a1ea:	4640      	mov	r0, r8
 800a1ec:	f000 f9e0 	bl	800a5b0 <__sccl>
 800a1f0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a1f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1f6:	9341      	str	r3, [sp, #260]	; 0x104
 800a1f8:	4605      	mov	r5, r0
 800a1fa:	2301      	movs	r3, #1
 800a1fc:	e7cf      	b.n	800a19e <__ssvfiscanf_r+0x1da>
 800a1fe:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a200:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a204:	9341      	str	r3, [sp, #260]	; 0x104
 800a206:	2300      	movs	r3, #0
 800a208:	e7c9      	b.n	800a19e <__ssvfiscanf_r+0x1da>
 800a20a:	2302      	movs	r3, #2
 800a20c:	e7c7      	b.n	800a19e <__ssvfiscanf_r+0x1da>
 800a20e:	9841      	ldr	r0, [sp, #260]	; 0x104
 800a210:	06c3      	lsls	r3, r0, #27
 800a212:	f53f aefe 	bmi.w	800a012 <__ssvfiscanf_r+0x4e>
 800a216:	9b00      	ldr	r3, [sp, #0]
 800a218:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a21a:	1d19      	adds	r1, r3, #4
 800a21c:	9100      	str	r1, [sp, #0]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f010 0f01 	tst.w	r0, #1
 800a224:	bf14      	ite	ne
 800a226:	801a      	strhne	r2, [r3, #0]
 800a228:	601a      	streq	r2, [r3, #0]
 800a22a:	e6f2      	b.n	800a012 <__ssvfiscanf_r+0x4e>
 800a22c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a22e:	4621      	mov	r1, r4
 800a230:	4630      	mov	r0, r6
 800a232:	4798      	blx	r3
 800a234:	2800      	cmp	r0, #0
 800a236:	d0b6      	beq.n	800a1a6 <__ssvfiscanf_r+0x1e2>
 800a238:	e79c      	b.n	800a174 <__ssvfiscanf_r+0x1b0>
 800a23a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a23c:	3201      	adds	r2, #1
 800a23e:	9245      	str	r2, [sp, #276]	; 0x114
 800a240:	6862      	ldr	r2, [r4, #4]
 800a242:	3a01      	subs	r2, #1
 800a244:	2a00      	cmp	r2, #0
 800a246:	6062      	str	r2, [r4, #4]
 800a248:	dd02      	ble.n	800a250 <__ssvfiscanf_r+0x28c>
 800a24a:	3301      	adds	r3, #1
 800a24c:	6023      	str	r3, [r4, #0]
 800a24e:	e7ad      	b.n	800a1ac <__ssvfiscanf_r+0x1e8>
 800a250:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a252:	4621      	mov	r1, r4
 800a254:	4630      	mov	r0, r6
 800a256:	4798      	blx	r3
 800a258:	2800      	cmp	r0, #0
 800a25a:	d0a7      	beq.n	800a1ac <__ssvfiscanf_r+0x1e8>
 800a25c:	e78a      	b.n	800a174 <__ssvfiscanf_r+0x1b0>
 800a25e:	2b04      	cmp	r3, #4
 800a260:	dc0e      	bgt.n	800a280 <__ssvfiscanf_r+0x2bc>
 800a262:	466b      	mov	r3, sp
 800a264:	4622      	mov	r2, r4
 800a266:	a941      	add	r1, sp, #260	; 0x104
 800a268:	4630      	mov	r0, r6
 800a26a:	f000 f87d 	bl	800a368 <_scanf_i>
 800a26e:	e7ab      	b.n	800a1c8 <__ssvfiscanf_r+0x204>
 800a270:	08009f11 	.word	0x08009f11
 800a274:	08009f8b 	.word	0x08009f8b
 800a278:	0800cb41 	.word	0x0800cb41
 800a27c:	0800ceaa 	.word	0x0800ceaa
 800a280:	4b0b      	ldr	r3, [pc, #44]	; (800a2b0 <__ssvfiscanf_r+0x2ec>)
 800a282:	2b00      	cmp	r3, #0
 800a284:	f43f aec5 	beq.w	800a012 <__ssvfiscanf_r+0x4e>
 800a288:	466b      	mov	r3, sp
 800a28a:	4622      	mov	r2, r4
 800a28c:	a941      	add	r1, sp, #260	; 0x104
 800a28e:	4630      	mov	r0, r6
 800a290:	f7fc fb8a 	bl	80069a8 <_scanf_float>
 800a294:	e798      	b.n	800a1c8 <__ssvfiscanf_r+0x204>
 800a296:	89a3      	ldrh	r3, [r4, #12]
 800a298:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a29c:	bf18      	it	ne
 800a29e:	f04f 30ff 	movne.w	r0, #4294967295
 800a2a2:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800a2a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2aa:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a2ac:	e7f9      	b.n	800a2a2 <__ssvfiscanf_r+0x2de>
 800a2ae:	bf00      	nop
 800a2b0:	080069a9 	.word	0x080069a9

0800a2b4 <_scanf_chars>:
 800a2b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2b8:	4615      	mov	r5, r2
 800a2ba:	688a      	ldr	r2, [r1, #8]
 800a2bc:	4680      	mov	r8, r0
 800a2be:	460c      	mov	r4, r1
 800a2c0:	b932      	cbnz	r2, 800a2d0 <_scanf_chars+0x1c>
 800a2c2:	698a      	ldr	r2, [r1, #24]
 800a2c4:	2a00      	cmp	r2, #0
 800a2c6:	bf0c      	ite	eq
 800a2c8:	2201      	moveq	r2, #1
 800a2ca:	f04f 32ff 	movne.w	r2, #4294967295
 800a2ce:	608a      	str	r2, [r1, #8]
 800a2d0:	6822      	ldr	r2, [r4, #0]
 800a2d2:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800a364 <_scanf_chars+0xb0>
 800a2d6:	06d1      	lsls	r1, r2, #27
 800a2d8:	bf5f      	itttt	pl
 800a2da:	681a      	ldrpl	r2, [r3, #0]
 800a2dc:	1d11      	addpl	r1, r2, #4
 800a2de:	6019      	strpl	r1, [r3, #0]
 800a2e0:	6816      	ldrpl	r6, [r2, #0]
 800a2e2:	2700      	movs	r7, #0
 800a2e4:	69a0      	ldr	r0, [r4, #24]
 800a2e6:	b188      	cbz	r0, 800a30c <_scanf_chars+0x58>
 800a2e8:	2801      	cmp	r0, #1
 800a2ea:	d107      	bne.n	800a2fc <_scanf_chars+0x48>
 800a2ec:	682a      	ldr	r2, [r5, #0]
 800a2ee:	7811      	ldrb	r1, [r2, #0]
 800a2f0:	6962      	ldr	r2, [r4, #20]
 800a2f2:	5c52      	ldrb	r2, [r2, r1]
 800a2f4:	b952      	cbnz	r2, 800a30c <_scanf_chars+0x58>
 800a2f6:	2f00      	cmp	r7, #0
 800a2f8:	d031      	beq.n	800a35e <_scanf_chars+0xaa>
 800a2fa:	e022      	b.n	800a342 <_scanf_chars+0x8e>
 800a2fc:	2802      	cmp	r0, #2
 800a2fe:	d120      	bne.n	800a342 <_scanf_chars+0x8e>
 800a300:	682b      	ldr	r3, [r5, #0]
 800a302:	781b      	ldrb	r3, [r3, #0]
 800a304:	f813 3009 	ldrb.w	r3, [r3, r9]
 800a308:	071b      	lsls	r3, r3, #28
 800a30a:	d41a      	bmi.n	800a342 <_scanf_chars+0x8e>
 800a30c:	6823      	ldr	r3, [r4, #0]
 800a30e:	06da      	lsls	r2, r3, #27
 800a310:	bf5e      	ittt	pl
 800a312:	682b      	ldrpl	r3, [r5, #0]
 800a314:	781b      	ldrbpl	r3, [r3, #0]
 800a316:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a31a:	682a      	ldr	r2, [r5, #0]
 800a31c:	686b      	ldr	r3, [r5, #4]
 800a31e:	3201      	adds	r2, #1
 800a320:	602a      	str	r2, [r5, #0]
 800a322:	68a2      	ldr	r2, [r4, #8]
 800a324:	3b01      	subs	r3, #1
 800a326:	3a01      	subs	r2, #1
 800a328:	606b      	str	r3, [r5, #4]
 800a32a:	3701      	adds	r7, #1
 800a32c:	60a2      	str	r2, [r4, #8]
 800a32e:	b142      	cbz	r2, 800a342 <_scanf_chars+0x8e>
 800a330:	2b00      	cmp	r3, #0
 800a332:	dcd7      	bgt.n	800a2e4 <_scanf_chars+0x30>
 800a334:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a338:	4629      	mov	r1, r5
 800a33a:	4640      	mov	r0, r8
 800a33c:	4798      	blx	r3
 800a33e:	2800      	cmp	r0, #0
 800a340:	d0d0      	beq.n	800a2e4 <_scanf_chars+0x30>
 800a342:	6823      	ldr	r3, [r4, #0]
 800a344:	f013 0310 	ands.w	r3, r3, #16
 800a348:	d105      	bne.n	800a356 <_scanf_chars+0xa2>
 800a34a:	68e2      	ldr	r2, [r4, #12]
 800a34c:	3201      	adds	r2, #1
 800a34e:	60e2      	str	r2, [r4, #12]
 800a350:	69a2      	ldr	r2, [r4, #24]
 800a352:	b102      	cbz	r2, 800a356 <_scanf_chars+0xa2>
 800a354:	7033      	strb	r3, [r6, #0]
 800a356:	6923      	ldr	r3, [r4, #16]
 800a358:	443b      	add	r3, r7
 800a35a:	6123      	str	r3, [r4, #16]
 800a35c:	2000      	movs	r0, #0
 800a35e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a362:	bf00      	nop
 800a364:	0800cb41 	.word	0x0800cb41

0800a368 <_scanf_i>:
 800a368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a36c:	4698      	mov	r8, r3
 800a36e:	4b76      	ldr	r3, [pc, #472]	; (800a548 <_scanf_i+0x1e0>)
 800a370:	460c      	mov	r4, r1
 800a372:	4682      	mov	sl, r0
 800a374:	4616      	mov	r6, r2
 800a376:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a37a:	b087      	sub	sp, #28
 800a37c:	ab03      	add	r3, sp, #12
 800a37e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a382:	4b72      	ldr	r3, [pc, #456]	; (800a54c <_scanf_i+0x1e4>)
 800a384:	69a1      	ldr	r1, [r4, #24]
 800a386:	4a72      	ldr	r2, [pc, #456]	; (800a550 <_scanf_i+0x1e8>)
 800a388:	2903      	cmp	r1, #3
 800a38a:	bf18      	it	ne
 800a38c:	461a      	movne	r2, r3
 800a38e:	68a3      	ldr	r3, [r4, #8]
 800a390:	9201      	str	r2, [sp, #4]
 800a392:	1e5a      	subs	r2, r3, #1
 800a394:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a398:	bf88      	it	hi
 800a39a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a39e:	4627      	mov	r7, r4
 800a3a0:	bf82      	ittt	hi
 800a3a2:	eb03 0905 	addhi.w	r9, r3, r5
 800a3a6:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a3aa:	60a3      	strhi	r3, [r4, #8]
 800a3ac:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a3b0:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800a3b4:	bf98      	it	ls
 800a3b6:	f04f 0900 	movls.w	r9, #0
 800a3ba:	6023      	str	r3, [r4, #0]
 800a3bc:	463d      	mov	r5, r7
 800a3be:	f04f 0b00 	mov.w	fp, #0
 800a3c2:	6831      	ldr	r1, [r6, #0]
 800a3c4:	ab03      	add	r3, sp, #12
 800a3c6:	7809      	ldrb	r1, [r1, #0]
 800a3c8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800a3cc:	2202      	movs	r2, #2
 800a3ce:	f7f5 ff1f 	bl	8000210 <memchr>
 800a3d2:	b328      	cbz	r0, 800a420 <_scanf_i+0xb8>
 800a3d4:	f1bb 0f01 	cmp.w	fp, #1
 800a3d8:	d159      	bne.n	800a48e <_scanf_i+0x126>
 800a3da:	6862      	ldr	r2, [r4, #4]
 800a3dc:	b92a      	cbnz	r2, 800a3ea <_scanf_i+0x82>
 800a3de:	6822      	ldr	r2, [r4, #0]
 800a3e0:	2308      	movs	r3, #8
 800a3e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a3e6:	6063      	str	r3, [r4, #4]
 800a3e8:	6022      	str	r2, [r4, #0]
 800a3ea:	6822      	ldr	r2, [r4, #0]
 800a3ec:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800a3f0:	6022      	str	r2, [r4, #0]
 800a3f2:	68a2      	ldr	r2, [r4, #8]
 800a3f4:	1e51      	subs	r1, r2, #1
 800a3f6:	60a1      	str	r1, [r4, #8]
 800a3f8:	b192      	cbz	r2, 800a420 <_scanf_i+0xb8>
 800a3fa:	6832      	ldr	r2, [r6, #0]
 800a3fc:	1c51      	adds	r1, r2, #1
 800a3fe:	6031      	str	r1, [r6, #0]
 800a400:	7812      	ldrb	r2, [r2, #0]
 800a402:	f805 2b01 	strb.w	r2, [r5], #1
 800a406:	6872      	ldr	r2, [r6, #4]
 800a408:	3a01      	subs	r2, #1
 800a40a:	2a00      	cmp	r2, #0
 800a40c:	6072      	str	r2, [r6, #4]
 800a40e:	dc07      	bgt.n	800a420 <_scanf_i+0xb8>
 800a410:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800a414:	4631      	mov	r1, r6
 800a416:	4650      	mov	r0, sl
 800a418:	4790      	blx	r2
 800a41a:	2800      	cmp	r0, #0
 800a41c:	f040 8085 	bne.w	800a52a <_scanf_i+0x1c2>
 800a420:	f10b 0b01 	add.w	fp, fp, #1
 800a424:	f1bb 0f03 	cmp.w	fp, #3
 800a428:	d1cb      	bne.n	800a3c2 <_scanf_i+0x5a>
 800a42a:	6863      	ldr	r3, [r4, #4]
 800a42c:	b90b      	cbnz	r3, 800a432 <_scanf_i+0xca>
 800a42e:	230a      	movs	r3, #10
 800a430:	6063      	str	r3, [r4, #4]
 800a432:	6863      	ldr	r3, [r4, #4]
 800a434:	4947      	ldr	r1, [pc, #284]	; (800a554 <_scanf_i+0x1ec>)
 800a436:	6960      	ldr	r0, [r4, #20]
 800a438:	1ac9      	subs	r1, r1, r3
 800a43a:	f000 f8b9 	bl	800a5b0 <__sccl>
 800a43e:	f04f 0b00 	mov.w	fp, #0
 800a442:	68a3      	ldr	r3, [r4, #8]
 800a444:	6822      	ldr	r2, [r4, #0]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d03d      	beq.n	800a4c6 <_scanf_i+0x15e>
 800a44a:	6831      	ldr	r1, [r6, #0]
 800a44c:	6960      	ldr	r0, [r4, #20]
 800a44e:	f891 c000 	ldrb.w	ip, [r1]
 800a452:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a456:	2800      	cmp	r0, #0
 800a458:	d035      	beq.n	800a4c6 <_scanf_i+0x15e>
 800a45a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800a45e:	d124      	bne.n	800a4aa <_scanf_i+0x142>
 800a460:	0510      	lsls	r0, r2, #20
 800a462:	d522      	bpl.n	800a4aa <_scanf_i+0x142>
 800a464:	f10b 0b01 	add.w	fp, fp, #1
 800a468:	f1b9 0f00 	cmp.w	r9, #0
 800a46c:	d003      	beq.n	800a476 <_scanf_i+0x10e>
 800a46e:	3301      	adds	r3, #1
 800a470:	f109 39ff 	add.w	r9, r9, #4294967295
 800a474:	60a3      	str	r3, [r4, #8]
 800a476:	6873      	ldr	r3, [r6, #4]
 800a478:	3b01      	subs	r3, #1
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	6073      	str	r3, [r6, #4]
 800a47e:	dd1b      	ble.n	800a4b8 <_scanf_i+0x150>
 800a480:	6833      	ldr	r3, [r6, #0]
 800a482:	3301      	adds	r3, #1
 800a484:	6033      	str	r3, [r6, #0]
 800a486:	68a3      	ldr	r3, [r4, #8]
 800a488:	3b01      	subs	r3, #1
 800a48a:	60a3      	str	r3, [r4, #8]
 800a48c:	e7d9      	b.n	800a442 <_scanf_i+0xda>
 800a48e:	f1bb 0f02 	cmp.w	fp, #2
 800a492:	d1ae      	bne.n	800a3f2 <_scanf_i+0x8a>
 800a494:	6822      	ldr	r2, [r4, #0]
 800a496:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800a49a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a49e:	d1bf      	bne.n	800a420 <_scanf_i+0xb8>
 800a4a0:	2310      	movs	r3, #16
 800a4a2:	6063      	str	r3, [r4, #4]
 800a4a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a4a8:	e7a2      	b.n	800a3f0 <_scanf_i+0x88>
 800a4aa:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800a4ae:	6022      	str	r2, [r4, #0]
 800a4b0:	780b      	ldrb	r3, [r1, #0]
 800a4b2:	f805 3b01 	strb.w	r3, [r5], #1
 800a4b6:	e7de      	b.n	800a476 <_scanf_i+0x10e>
 800a4b8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a4bc:	4631      	mov	r1, r6
 800a4be:	4650      	mov	r0, sl
 800a4c0:	4798      	blx	r3
 800a4c2:	2800      	cmp	r0, #0
 800a4c4:	d0df      	beq.n	800a486 <_scanf_i+0x11e>
 800a4c6:	6823      	ldr	r3, [r4, #0]
 800a4c8:	05db      	lsls	r3, r3, #23
 800a4ca:	d50d      	bpl.n	800a4e8 <_scanf_i+0x180>
 800a4cc:	42bd      	cmp	r5, r7
 800a4ce:	d909      	bls.n	800a4e4 <_scanf_i+0x17c>
 800a4d0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a4d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a4d8:	4632      	mov	r2, r6
 800a4da:	4650      	mov	r0, sl
 800a4dc:	4798      	blx	r3
 800a4de:	f105 39ff 	add.w	r9, r5, #4294967295
 800a4e2:	464d      	mov	r5, r9
 800a4e4:	42bd      	cmp	r5, r7
 800a4e6:	d02d      	beq.n	800a544 <_scanf_i+0x1dc>
 800a4e8:	6822      	ldr	r2, [r4, #0]
 800a4ea:	f012 0210 	ands.w	r2, r2, #16
 800a4ee:	d113      	bne.n	800a518 <_scanf_i+0x1b0>
 800a4f0:	702a      	strb	r2, [r5, #0]
 800a4f2:	6863      	ldr	r3, [r4, #4]
 800a4f4:	9e01      	ldr	r6, [sp, #4]
 800a4f6:	4639      	mov	r1, r7
 800a4f8:	4650      	mov	r0, sl
 800a4fa:	47b0      	blx	r6
 800a4fc:	6821      	ldr	r1, [r4, #0]
 800a4fe:	f8d8 3000 	ldr.w	r3, [r8]
 800a502:	f011 0f20 	tst.w	r1, #32
 800a506:	d013      	beq.n	800a530 <_scanf_i+0x1c8>
 800a508:	1d1a      	adds	r2, r3, #4
 800a50a:	f8c8 2000 	str.w	r2, [r8]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	6018      	str	r0, [r3, #0]
 800a512:	68e3      	ldr	r3, [r4, #12]
 800a514:	3301      	adds	r3, #1
 800a516:	60e3      	str	r3, [r4, #12]
 800a518:	1bed      	subs	r5, r5, r7
 800a51a:	44ab      	add	fp, r5
 800a51c:	6925      	ldr	r5, [r4, #16]
 800a51e:	445d      	add	r5, fp
 800a520:	6125      	str	r5, [r4, #16]
 800a522:	2000      	movs	r0, #0
 800a524:	b007      	add	sp, #28
 800a526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a52a:	f04f 0b00 	mov.w	fp, #0
 800a52e:	e7ca      	b.n	800a4c6 <_scanf_i+0x15e>
 800a530:	1d1a      	adds	r2, r3, #4
 800a532:	f8c8 2000 	str.w	r2, [r8]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	f011 0f01 	tst.w	r1, #1
 800a53c:	bf14      	ite	ne
 800a53e:	8018      	strhne	r0, [r3, #0]
 800a540:	6018      	streq	r0, [r3, #0]
 800a542:	e7e6      	b.n	800a512 <_scanf_i+0x1aa>
 800a544:	2001      	movs	r0, #1
 800a546:	e7ed      	b.n	800a524 <_scanf_i+0x1bc>
 800a548:	0800caa8 	.word	0x0800caa8
 800a54c:	0800a72d 	.word	0x0800a72d
 800a550:	08007c4d 	.word	0x08007c4d
 800a554:	0800cece 	.word	0x0800cece

0800a558 <_read_r>:
 800a558:	b538      	push	{r3, r4, r5, lr}
 800a55a:	4d07      	ldr	r5, [pc, #28]	; (800a578 <_read_r+0x20>)
 800a55c:	4604      	mov	r4, r0
 800a55e:	4608      	mov	r0, r1
 800a560:	4611      	mov	r1, r2
 800a562:	2200      	movs	r2, #0
 800a564:	602a      	str	r2, [r5, #0]
 800a566:	461a      	mov	r2, r3
 800a568:	f7f8 fdad 	bl	80030c6 <_read>
 800a56c:	1c43      	adds	r3, r0, #1
 800a56e:	d102      	bne.n	800a576 <_read_r+0x1e>
 800a570:	682b      	ldr	r3, [r5, #0]
 800a572:	b103      	cbz	r3, 800a576 <_read_r+0x1e>
 800a574:	6023      	str	r3, [r4, #0]
 800a576:	bd38      	pop	{r3, r4, r5, pc}
 800a578:	20000d80 	.word	0x20000d80
 800a57c:	00000000 	.word	0x00000000

0800a580 <nan>:
 800a580:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a588 <nan+0x8>
 800a584:	4770      	bx	lr
 800a586:	bf00      	nop
 800a588:	00000000 	.word	0x00000000
 800a58c:	7ff80000 	.word	0x7ff80000

0800a590 <_sbrk_r>:
 800a590:	b538      	push	{r3, r4, r5, lr}
 800a592:	4d06      	ldr	r5, [pc, #24]	; (800a5ac <_sbrk_r+0x1c>)
 800a594:	2300      	movs	r3, #0
 800a596:	4604      	mov	r4, r0
 800a598:	4608      	mov	r0, r1
 800a59a:	602b      	str	r3, [r5, #0]
 800a59c:	f7f8 fe00 	bl	80031a0 <_sbrk>
 800a5a0:	1c43      	adds	r3, r0, #1
 800a5a2:	d102      	bne.n	800a5aa <_sbrk_r+0x1a>
 800a5a4:	682b      	ldr	r3, [r5, #0]
 800a5a6:	b103      	cbz	r3, 800a5aa <_sbrk_r+0x1a>
 800a5a8:	6023      	str	r3, [r4, #0]
 800a5aa:	bd38      	pop	{r3, r4, r5, pc}
 800a5ac:	20000d80 	.word	0x20000d80

0800a5b0 <__sccl>:
 800a5b0:	b570      	push	{r4, r5, r6, lr}
 800a5b2:	780b      	ldrb	r3, [r1, #0]
 800a5b4:	4604      	mov	r4, r0
 800a5b6:	2b5e      	cmp	r3, #94	; 0x5e
 800a5b8:	bf0b      	itete	eq
 800a5ba:	784b      	ldrbeq	r3, [r1, #1]
 800a5bc:	1c48      	addne	r0, r1, #1
 800a5be:	1c88      	addeq	r0, r1, #2
 800a5c0:	2200      	movne	r2, #0
 800a5c2:	bf08      	it	eq
 800a5c4:	2201      	moveq	r2, #1
 800a5c6:	1e61      	subs	r1, r4, #1
 800a5c8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800a5cc:	f801 2f01 	strb.w	r2, [r1, #1]!
 800a5d0:	42a9      	cmp	r1, r5
 800a5d2:	d1fb      	bne.n	800a5cc <__sccl+0x1c>
 800a5d4:	b90b      	cbnz	r3, 800a5da <__sccl+0x2a>
 800a5d6:	3801      	subs	r0, #1
 800a5d8:	bd70      	pop	{r4, r5, r6, pc}
 800a5da:	f082 0201 	eor.w	r2, r2, #1
 800a5de:	54e2      	strb	r2, [r4, r3]
 800a5e0:	4605      	mov	r5, r0
 800a5e2:	4628      	mov	r0, r5
 800a5e4:	f810 1b01 	ldrb.w	r1, [r0], #1
 800a5e8:	292d      	cmp	r1, #45	; 0x2d
 800a5ea:	d006      	beq.n	800a5fa <__sccl+0x4a>
 800a5ec:	295d      	cmp	r1, #93	; 0x5d
 800a5ee:	d0f3      	beq.n	800a5d8 <__sccl+0x28>
 800a5f0:	b909      	cbnz	r1, 800a5f6 <__sccl+0x46>
 800a5f2:	4628      	mov	r0, r5
 800a5f4:	e7f0      	b.n	800a5d8 <__sccl+0x28>
 800a5f6:	460b      	mov	r3, r1
 800a5f8:	e7f1      	b.n	800a5de <__sccl+0x2e>
 800a5fa:	786e      	ldrb	r6, [r5, #1]
 800a5fc:	2e5d      	cmp	r6, #93	; 0x5d
 800a5fe:	d0fa      	beq.n	800a5f6 <__sccl+0x46>
 800a600:	42b3      	cmp	r3, r6
 800a602:	dcf8      	bgt.n	800a5f6 <__sccl+0x46>
 800a604:	3502      	adds	r5, #2
 800a606:	4619      	mov	r1, r3
 800a608:	3101      	adds	r1, #1
 800a60a:	428e      	cmp	r6, r1
 800a60c:	5462      	strb	r2, [r4, r1]
 800a60e:	dcfb      	bgt.n	800a608 <__sccl+0x58>
 800a610:	1af1      	subs	r1, r6, r3
 800a612:	3901      	subs	r1, #1
 800a614:	1c58      	adds	r0, r3, #1
 800a616:	42b3      	cmp	r3, r6
 800a618:	bfa8      	it	ge
 800a61a:	2100      	movge	r1, #0
 800a61c:	1843      	adds	r3, r0, r1
 800a61e:	e7e0      	b.n	800a5e2 <__sccl+0x32>

0800a620 <strncmp>:
 800a620:	b510      	push	{r4, lr}
 800a622:	b17a      	cbz	r2, 800a644 <strncmp+0x24>
 800a624:	4603      	mov	r3, r0
 800a626:	3901      	subs	r1, #1
 800a628:	1884      	adds	r4, r0, r2
 800a62a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a62e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a632:	4290      	cmp	r0, r2
 800a634:	d101      	bne.n	800a63a <strncmp+0x1a>
 800a636:	42a3      	cmp	r3, r4
 800a638:	d101      	bne.n	800a63e <strncmp+0x1e>
 800a63a:	1a80      	subs	r0, r0, r2
 800a63c:	bd10      	pop	{r4, pc}
 800a63e:	2800      	cmp	r0, #0
 800a640:	d1f3      	bne.n	800a62a <strncmp+0xa>
 800a642:	e7fa      	b.n	800a63a <strncmp+0x1a>
 800a644:	4610      	mov	r0, r2
 800a646:	e7f9      	b.n	800a63c <strncmp+0x1c>

0800a648 <_strtoul_l.constprop.0>:
 800a648:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a64c:	4f36      	ldr	r7, [pc, #216]	; (800a728 <_strtoul_l.constprop.0+0xe0>)
 800a64e:	4686      	mov	lr, r0
 800a650:	460d      	mov	r5, r1
 800a652:	4628      	mov	r0, r5
 800a654:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a658:	5de6      	ldrb	r6, [r4, r7]
 800a65a:	f016 0608 	ands.w	r6, r6, #8
 800a65e:	d1f8      	bne.n	800a652 <_strtoul_l.constprop.0+0xa>
 800a660:	2c2d      	cmp	r4, #45	; 0x2d
 800a662:	d12f      	bne.n	800a6c4 <_strtoul_l.constprop.0+0x7c>
 800a664:	782c      	ldrb	r4, [r5, #0]
 800a666:	2601      	movs	r6, #1
 800a668:	1c85      	adds	r5, r0, #2
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d057      	beq.n	800a71e <_strtoul_l.constprop.0+0xd6>
 800a66e:	2b10      	cmp	r3, #16
 800a670:	d109      	bne.n	800a686 <_strtoul_l.constprop.0+0x3e>
 800a672:	2c30      	cmp	r4, #48	; 0x30
 800a674:	d107      	bne.n	800a686 <_strtoul_l.constprop.0+0x3e>
 800a676:	7828      	ldrb	r0, [r5, #0]
 800a678:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800a67c:	2858      	cmp	r0, #88	; 0x58
 800a67e:	d149      	bne.n	800a714 <_strtoul_l.constprop.0+0xcc>
 800a680:	786c      	ldrb	r4, [r5, #1]
 800a682:	2310      	movs	r3, #16
 800a684:	3502      	adds	r5, #2
 800a686:	f04f 38ff 	mov.w	r8, #4294967295
 800a68a:	2700      	movs	r7, #0
 800a68c:	fbb8 f8f3 	udiv	r8, r8, r3
 800a690:	fb03 f908 	mul.w	r9, r3, r8
 800a694:	ea6f 0909 	mvn.w	r9, r9
 800a698:	4638      	mov	r0, r7
 800a69a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800a69e:	f1bc 0f09 	cmp.w	ip, #9
 800a6a2:	d814      	bhi.n	800a6ce <_strtoul_l.constprop.0+0x86>
 800a6a4:	4664      	mov	r4, ip
 800a6a6:	42a3      	cmp	r3, r4
 800a6a8:	dd22      	ble.n	800a6f0 <_strtoul_l.constprop.0+0xa8>
 800a6aa:	2f00      	cmp	r7, #0
 800a6ac:	db1d      	blt.n	800a6ea <_strtoul_l.constprop.0+0xa2>
 800a6ae:	4580      	cmp	r8, r0
 800a6b0:	d31b      	bcc.n	800a6ea <_strtoul_l.constprop.0+0xa2>
 800a6b2:	d101      	bne.n	800a6b8 <_strtoul_l.constprop.0+0x70>
 800a6b4:	45a1      	cmp	r9, r4
 800a6b6:	db18      	blt.n	800a6ea <_strtoul_l.constprop.0+0xa2>
 800a6b8:	fb00 4003 	mla	r0, r0, r3, r4
 800a6bc:	2701      	movs	r7, #1
 800a6be:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a6c2:	e7ea      	b.n	800a69a <_strtoul_l.constprop.0+0x52>
 800a6c4:	2c2b      	cmp	r4, #43	; 0x2b
 800a6c6:	bf04      	itt	eq
 800a6c8:	782c      	ldrbeq	r4, [r5, #0]
 800a6ca:	1c85      	addeq	r5, r0, #2
 800a6cc:	e7cd      	b.n	800a66a <_strtoul_l.constprop.0+0x22>
 800a6ce:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800a6d2:	f1bc 0f19 	cmp.w	ip, #25
 800a6d6:	d801      	bhi.n	800a6dc <_strtoul_l.constprop.0+0x94>
 800a6d8:	3c37      	subs	r4, #55	; 0x37
 800a6da:	e7e4      	b.n	800a6a6 <_strtoul_l.constprop.0+0x5e>
 800a6dc:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800a6e0:	f1bc 0f19 	cmp.w	ip, #25
 800a6e4:	d804      	bhi.n	800a6f0 <_strtoul_l.constprop.0+0xa8>
 800a6e6:	3c57      	subs	r4, #87	; 0x57
 800a6e8:	e7dd      	b.n	800a6a6 <_strtoul_l.constprop.0+0x5e>
 800a6ea:	f04f 37ff 	mov.w	r7, #4294967295
 800a6ee:	e7e6      	b.n	800a6be <_strtoul_l.constprop.0+0x76>
 800a6f0:	2f00      	cmp	r7, #0
 800a6f2:	da07      	bge.n	800a704 <_strtoul_l.constprop.0+0xbc>
 800a6f4:	2322      	movs	r3, #34	; 0x22
 800a6f6:	f8ce 3000 	str.w	r3, [lr]
 800a6fa:	f04f 30ff 	mov.w	r0, #4294967295
 800a6fe:	b932      	cbnz	r2, 800a70e <_strtoul_l.constprop.0+0xc6>
 800a700:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a704:	b106      	cbz	r6, 800a708 <_strtoul_l.constprop.0+0xc0>
 800a706:	4240      	negs	r0, r0
 800a708:	2a00      	cmp	r2, #0
 800a70a:	d0f9      	beq.n	800a700 <_strtoul_l.constprop.0+0xb8>
 800a70c:	b107      	cbz	r7, 800a710 <_strtoul_l.constprop.0+0xc8>
 800a70e:	1e69      	subs	r1, r5, #1
 800a710:	6011      	str	r1, [r2, #0]
 800a712:	e7f5      	b.n	800a700 <_strtoul_l.constprop.0+0xb8>
 800a714:	2430      	movs	r4, #48	; 0x30
 800a716:	2b00      	cmp	r3, #0
 800a718:	d1b5      	bne.n	800a686 <_strtoul_l.constprop.0+0x3e>
 800a71a:	2308      	movs	r3, #8
 800a71c:	e7b3      	b.n	800a686 <_strtoul_l.constprop.0+0x3e>
 800a71e:	2c30      	cmp	r4, #48	; 0x30
 800a720:	d0a9      	beq.n	800a676 <_strtoul_l.constprop.0+0x2e>
 800a722:	230a      	movs	r3, #10
 800a724:	e7af      	b.n	800a686 <_strtoul_l.constprop.0+0x3e>
 800a726:	bf00      	nop
 800a728:	0800cb41 	.word	0x0800cb41

0800a72c <_strtoul_r>:
 800a72c:	f7ff bf8c 	b.w	800a648 <_strtoul_l.constprop.0>

0800a730 <__submore>:
 800a730:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a734:	460c      	mov	r4, r1
 800a736:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a738:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a73c:	4299      	cmp	r1, r3
 800a73e:	d11d      	bne.n	800a77c <__submore+0x4c>
 800a740:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a744:	f7ff fa14 	bl	8009b70 <_malloc_r>
 800a748:	b918      	cbnz	r0, 800a752 <__submore+0x22>
 800a74a:	f04f 30ff 	mov.w	r0, #4294967295
 800a74e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a752:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a756:	63a3      	str	r3, [r4, #56]	; 0x38
 800a758:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800a75c:	6360      	str	r0, [r4, #52]	; 0x34
 800a75e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800a762:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a766:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800a76a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a76e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800a772:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800a776:	6020      	str	r0, [r4, #0]
 800a778:	2000      	movs	r0, #0
 800a77a:	e7e8      	b.n	800a74e <__submore+0x1e>
 800a77c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800a77e:	0077      	lsls	r7, r6, #1
 800a780:	463a      	mov	r2, r7
 800a782:	f000 fa2d 	bl	800abe0 <_realloc_r>
 800a786:	4605      	mov	r5, r0
 800a788:	2800      	cmp	r0, #0
 800a78a:	d0de      	beq.n	800a74a <__submore+0x1a>
 800a78c:	eb00 0806 	add.w	r8, r0, r6
 800a790:	4601      	mov	r1, r0
 800a792:	4632      	mov	r2, r6
 800a794:	4640      	mov	r0, r8
 800a796:	f7fe fc99 	bl	80090cc <memcpy>
 800a79a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800a79e:	f8c4 8000 	str.w	r8, [r4]
 800a7a2:	e7e9      	b.n	800a778 <__submore+0x48>

0800a7a4 <__ascii_wctomb>:
 800a7a4:	b149      	cbz	r1, 800a7ba <__ascii_wctomb+0x16>
 800a7a6:	2aff      	cmp	r2, #255	; 0xff
 800a7a8:	bf85      	ittet	hi
 800a7aa:	238a      	movhi	r3, #138	; 0x8a
 800a7ac:	6003      	strhi	r3, [r0, #0]
 800a7ae:	700a      	strbls	r2, [r1, #0]
 800a7b0:	f04f 30ff 	movhi.w	r0, #4294967295
 800a7b4:	bf98      	it	ls
 800a7b6:	2001      	movls	r0, #1
 800a7b8:	4770      	bx	lr
 800a7ba:	4608      	mov	r0, r1
 800a7bc:	4770      	bx	lr
	...

0800a7c0 <__assert_func>:
 800a7c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a7c2:	4614      	mov	r4, r2
 800a7c4:	461a      	mov	r2, r3
 800a7c6:	4b09      	ldr	r3, [pc, #36]	; (800a7ec <__assert_func+0x2c>)
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	4605      	mov	r5, r0
 800a7cc:	68d8      	ldr	r0, [r3, #12]
 800a7ce:	b14c      	cbz	r4, 800a7e4 <__assert_func+0x24>
 800a7d0:	4b07      	ldr	r3, [pc, #28]	; (800a7f0 <__assert_func+0x30>)
 800a7d2:	9100      	str	r1, [sp, #0]
 800a7d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a7d8:	4906      	ldr	r1, [pc, #24]	; (800a7f4 <__assert_func+0x34>)
 800a7da:	462b      	mov	r3, r5
 800a7dc:	f000 f9a6 	bl	800ab2c <fiprintf>
 800a7e0:	f000 fc46 	bl	800b070 <abort>
 800a7e4:	4b04      	ldr	r3, [pc, #16]	; (800a7f8 <__assert_func+0x38>)
 800a7e6:	461c      	mov	r4, r3
 800a7e8:	e7f3      	b.n	800a7d2 <__assert_func+0x12>
 800a7ea:	bf00      	nop
 800a7ec:	20000010 	.word	0x20000010
 800a7f0:	0800ced0 	.word	0x0800ced0
 800a7f4:	0800cedd 	.word	0x0800cedd
 800a7f8:	0800cf0b 	.word	0x0800cf0b

0800a7fc <__sflush_r>:
 800a7fc:	898a      	ldrh	r2, [r1, #12]
 800a7fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a802:	4605      	mov	r5, r0
 800a804:	0710      	lsls	r0, r2, #28
 800a806:	460c      	mov	r4, r1
 800a808:	d458      	bmi.n	800a8bc <__sflush_r+0xc0>
 800a80a:	684b      	ldr	r3, [r1, #4]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	dc05      	bgt.n	800a81c <__sflush_r+0x20>
 800a810:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a812:	2b00      	cmp	r3, #0
 800a814:	dc02      	bgt.n	800a81c <__sflush_r+0x20>
 800a816:	2000      	movs	r0, #0
 800a818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a81c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a81e:	2e00      	cmp	r6, #0
 800a820:	d0f9      	beq.n	800a816 <__sflush_r+0x1a>
 800a822:	2300      	movs	r3, #0
 800a824:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a828:	682f      	ldr	r7, [r5, #0]
 800a82a:	602b      	str	r3, [r5, #0]
 800a82c:	d032      	beq.n	800a894 <__sflush_r+0x98>
 800a82e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a830:	89a3      	ldrh	r3, [r4, #12]
 800a832:	075a      	lsls	r2, r3, #29
 800a834:	d505      	bpl.n	800a842 <__sflush_r+0x46>
 800a836:	6863      	ldr	r3, [r4, #4]
 800a838:	1ac0      	subs	r0, r0, r3
 800a83a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a83c:	b10b      	cbz	r3, 800a842 <__sflush_r+0x46>
 800a83e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a840:	1ac0      	subs	r0, r0, r3
 800a842:	2300      	movs	r3, #0
 800a844:	4602      	mov	r2, r0
 800a846:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a848:	6a21      	ldr	r1, [r4, #32]
 800a84a:	4628      	mov	r0, r5
 800a84c:	47b0      	blx	r6
 800a84e:	1c43      	adds	r3, r0, #1
 800a850:	89a3      	ldrh	r3, [r4, #12]
 800a852:	d106      	bne.n	800a862 <__sflush_r+0x66>
 800a854:	6829      	ldr	r1, [r5, #0]
 800a856:	291d      	cmp	r1, #29
 800a858:	d82c      	bhi.n	800a8b4 <__sflush_r+0xb8>
 800a85a:	4a2a      	ldr	r2, [pc, #168]	; (800a904 <__sflush_r+0x108>)
 800a85c:	40ca      	lsrs	r2, r1
 800a85e:	07d6      	lsls	r6, r2, #31
 800a860:	d528      	bpl.n	800a8b4 <__sflush_r+0xb8>
 800a862:	2200      	movs	r2, #0
 800a864:	6062      	str	r2, [r4, #4]
 800a866:	04d9      	lsls	r1, r3, #19
 800a868:	6922      	ldr	r2, [r4, #16]
 800a86a:	6022      	str	r2, [r4, #0]
 800a86c:	d504      	bpl.n	800a878 <__sflush_r+0x7c>
 800a86e:	1c42      	adds	r2, r0, #1
 800a870:	d101      	bne.n	800a876 <__sflush_r+0x7a>
 800a872:	682b      	ldr	r3, [r5, #0]
 800a874:	b903      	cbnz	r3, 800a878 <__sflush_r+0x7c>
 800a876:	6560      	str	r0, [r4, #84]	; 0x54
 800a878:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a87a:	602f      	str	r7, [r5, #0]
 800a87c:	2900      	cmp	r1, #0
 800a87e:	d0ca      	beq.n	800a816 <__sflush_r+0x1a>
 800a880:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a884:	4299      	cmp	r1, r3
 800a886:	d002      	beq.n	800a88e <__sflush_r+0x92>
 800a888:	4628      	mov	r0, r5
 800a88a:	f7ff f905 	bl	8009a98 <_free_r>
 800a88e:	2000      	movs	r0, #0
 800a890:	6360      	str	r0, [r4, #52]	; 0x34
 800a892:	e7c1      	b.n	800a818 <__sflush_r+0x1c>
 800a894:	6a21      	ldr	r1, [r4, #32]
 800a896:	2301      	movs	r3, #1
 800a898:	4628      	mov	r0, r5
 800a89a:	47b0      	blx	r6
 800a89c:	1c41      	adds	r1, r0, #1
 800a89e:	d1c7      	bne.n	800a830 <__sflush_r+0x34>
 800a8a0:	682b      	ldr	r3, [r5, #0]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d0c4      	beq.n	800a830 <__sflush_r+0x34>
 800a8a6:	2b1d      	cmp	r3, #29
 800a8a8:	d001      	beq.n	800a8ae <__sflush_r+0xb2>
 800a8aa:	2b16      	cmp	r3, #22
 800a8ac:	d101      	bne.n	800a8b2 <__sflush_r+0xb6>
 800a8ae:	602f      	str	r7, [r5, #0]
 800a8b0:	e7b1      	b.n	800a816 <__sflush_r+0x1a>
 800a8b2:	89a3      	ldrh	r3, [r4, #12]
 800a8b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8b8:	81a3      	strh	r3, [r4, #12]
 800a8ba:	e7ad      	b.n	800a818 <__sflush_r+0x1c>
 800a8bc:	690f      	ldr	r7, [r1, #16]
 800a8be:	2f00      	cmp	r7, #0
 800a8c0:	d0a9      	beq.n	800a816 <__sflush_r+0x1a>
 800a8c2:	0793      	lsls	r3, r2, #30
 800a8c4:	680e      	ldr	r6, [r1, #0]
 800a8c6:	bf08      	it	eq
 800a8c8:	694b      	ldreq	r3, [r1, #20]
 800a8ca:	600f      	str	r7, [r1, #0]
 800a8cc:	bf18      	it	ne
 800a8ce:	2300      	movne	r3, #0
 800a8d0:	eba6 0807 	sub.w	r8, r6, r7
 800a8d4:	608b      	str	r3, [r1, #8]
 800a8d6:	f1b8 0f00 	cmp.w	r8, #0
 800a8da:	dd9c      	ble.n	800a816 <__sflush_r+0x1a>
 800a8dc:	6a21      	ldr	r1, [r4, #32]
 800a8de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a8e0:	4643      	mov	r3, r8
 800a8e2:	463a      	mov	r2, r7
 800a8e4:	4628      	mov	r0, r5
 800a8e6:	47b0      	blx	r6
 800a8e8:	2800      	cmp	r0, #0
 800a8ea:	dc06      	bgt.n	800a8fa <__sflush_r+0xfe>
 800a8ec:	89a3      	ldrh	r3, [r4, #12]
 800a8ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8f2:	81a3      	strh	r3, [r4, #12]
 800a8f4:	f04f 30ff 	mov.w	r0, #4294967295
 800a8f8:	e78e      	b.n	800a818 <__sflush_r+0x1c>
 800a8fa:	4407      	add	r7, r0
 800a8fc:	eba8 0800 	sub.w	r8, r8, r0
 800a900:	e7e9      	b.n	800a8d6 <__sflush_r+0xda>
 800a902:	bf00      	nop
 800a904:	20400001 	.word	0x20400001

0800a908 <_fflush_r>:
 800a908:	b538      	push	{r3, r4, r5, lr}
 800a90a:	690b      	ldr	r3, [r1, #16]
 800a90c:	4605      	mov	r5, r0
 800a90e:	460c      	mov	r4, r1
 800a910:	b913      	cbnz	r3, 800a918 <_fflush_r+0x10>
 800a912:	2500      	movs	r5, #0
 800a914:	4628      	mov	r0, r5
 800a916:	bd38      	pop	{r3, r4, r5, pc}
 800a918:	b118      	cbz	r0, 800a922 <_fflush_r+0x1a>
 800a91a:	6983      	ldr	r3, [r0, #24]
 800a91c:	b90b      	cbnz	r3, 800a922 <_fflush_r+0x1a>
 800a91e:	f000 f887 	bl	800aa30 <__sinit>
 800a922:	4b14      	ldr	r3, [pc, #80]	; (800a974 <_fflush_r+0x6c>)
 800a924:	429c      	cmp	r4, r3
 800a926:	d11b      	bne.n	800a960 <_fflush_r+0x58>
 800a928:	686c      	ldr	r4, [r5, #4]
 800a92a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d0ef      	beq.n	800a912 <_fflush_r+0xa>
 800a932:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a934:	07d0      	lsls	r0, r2, #31
 800a936:	d404      	bmi.n	800a942 <_fflush_r+0x3a>
 800a938:	0599      	lsls	r1, r3, #22
 800a93a:	d402      	bmi.n	800a942 <_fflush_r+0x3a>
 800a93c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a93e:	f000 f927 	bl	800ab90 <__retarget_lock_acquire_recursive>
 800a942:	4628      	mov	r0, r5
 800a944:	4621      	mov	r1, r4
 800a946:	f7ff ff59 	bl	800a7fc <__sflush_r>
 800a94a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a94c:	07da      	lsls	r2, r3, #31
 800a94e:	4605      	mov	r5, r0
 800a950:	d4e0      	bmi.n	800a914 <_fflush_r+0xc>
 800a952:	89a3      	ldrh	r3, [r4, #12]
 800a954:	059b      	lsls	r3, r3, #22
 800a956:	d4dd      	bmi.n	800a914 <_fflush_r+0xc>
 800a958:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a95a:	f000 f91a 	bl	800ab92 <__retarget_lock_release_recursive>
 800a95e:	e7d9      	b.n	800a914 <_fflush_r+0xc>
 800a960:	4b05      	ldr	r3, [pc, #20]	; (800a978 <_fflush_r+0x70>)
 800a962:	429c      	cmp	r4, r3
 800a964:	d101      	bne.n	800a96a <_fflush_r+0x62>
 800a966:	68ac      	ldr	r4, [r5, #8]
 800a968:	e7df      	b.n	800a92a <_fflush_r+0x22>
 800a96a:	4b04      	ldr	r3, [pc, #16]	; (800a97c <_fflush_r+0x74>)
 800a96c:	429c      	cmp	r4, r3
 800a96e:	bf08      	it	eq
 800a970:	68ec      	ldreq	r4, [r5, #12]
 800a972:	e7da      	b.n	800a92a <_fflush_r+0x22>
 800a974:	0800cf2c 	.word	0x0800cf2c
 800a978:	0800cf4c 	.word	0x0800cf4c
 800a97c:	0800cf0c 	.word	0x0800cf0c

0800a980 <std>:
 800a980:	2300      	movs	r3, #0
 800a982:	b510      	push	{r4, lr}
 800a984:	4604      	mov	r4, r0
 800a986:	e9c0 3300 	strd	r3, r3, [r0]
 800a98a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a98e:	6083      	str	r3, [r0, #8]
 800a990:	8181      	strh	r1, [r0, #12]
 800a992:	6643      	str	r3, [r0, #100]	; 0x64
 800a994:	81c2      	strh	r2, [r0, #14]
 800a996:	6183      	str	r3, [r0, #24]
 800a998:	4619      	mov	r1, r3
 800a99a:	2208      	movs	r2, #8
 800a99c:	305c      	adds	r0, #92	; 0x5c
 800a99e:	f7fb fb91 	bl	80060c4 <memset>
 800a9a2:	4b05      	ldr	r3, [pc, #20]	; (800a9b8 <std+0x38>)
 800a9a4:	6263      	str	r3, [r4, #36]	; 0x24
 800a9a6:	4b05      	ldr	r3, [pc, #20]	; (800a9bc <std+0x3c>)
 800a9a8:	62a3      	str	r3, [r4, #40]	; 0x28
 800a9aa:	4b05      	ldr	r3, [pc, #20]	; (800a9c0 <std+0x40>)
 800a9ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a9ae:	4b05      	ldr	r3, [pc, #20]	; (800a9c4 <std+0x44>)
 800a9b0:	6224      	str	r4, [r4, #32]
 800a9b2:	6323      	str	r3, [r4, #48]	; 0x30
 800a9b4:	bd10      	pop	{r4, pc}
 800a9b6:	bf00      	nop
 800a9b8:	08006e6d 	.word	0x08006e6d
 800a9bc:	08006e93 	.word	0x08006e93
 800a9c0:	08006ecb 	.word	0x08006ecb
 800a9c4:	08006eef 	.word	0x08006eef

0800a9c8 <_cleanup_r>:
 800a9c8:	4901      	ldr	r1, [pc, #4]	; (800a9d0 <_cleanup_r+0x8>)
 800a9ca:	f000 b8c1 	b.w	800ab50 <_fwalk_reent>
 800a9ce:	bf00      	nop
 800a9d0:	0800a909 	.word	0x0800a909

0800a9d4 <__sfmoreglue>:
 800a9d4:	b570      	push	{r4, r5, r6, lr}
 800a9d6:	2268      	movs	r2, #104	; 0x68
 800a9d8:	1e4d      	subs	r5, r1, #1
 800a9da:	4355      	muls	r5, r2
 800a9dc:	460e      	mov	r6, r1
 800a9de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a9e2:	f7ff f8c5 	bl	8009b70 <_malloc_r>
 800a9e6:	4604      	mov	r4, r0
 800a9e8:	b140      	cbz	r0, 800a9fc <__sfmoreglue+0x28>
 800a9ea:	2100      	movs	r1, #0
 800a9ec:	e9c0 1600 	strd	r1, r6, [r0]
 800a9f0:	300c      	adds	r0, #12
 800a9f2:	60a0      	str	r0, [r4, #8]
 800a9f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a9f8:	f7fb fb64 	bl	80060c4 <memset>
 800a9fc:	4620      	mov	r0, r4
 800a9fe:	bd70      	pop	{r4, r5, r6, pc}

0800aa00 <__sfp_lock_acquire>:
 800aa00:	4801      	ldr	r0, [pc, #4]	; (800aa08 <__sfp_lock_acquire+0x8>)
 800aa02:	f000 b8c5 	b.w	800ab90 <__retarget_lock_acquire_recursive>
 800aa06:	bf00      	nop
 800aa08:	20000d85 	.word	0x20000d85

0800aa0c <__sfp_lock_release>:
 800aa0c:	4801      	ldr	r0, [pc, #4]	; (800aa14 <__sfp_lock_release+0x8>)
 800aa0e:	f000 b8c0 	b.w	800ab92 <__retarget_lock_release_recursive>
 800aa12:	bf00      	nop
 800aa14:	20000d85 	.word	0x20000d85

0800aa18 <__sinit_lock_acquire>:
 800aa18:	4801      	ldr	r0, [pc, #4]	; (800aa20 <__sinit_lock_acquire+0x8>)
 800aa1a:	f000 b8b9 	b.w	800ab90 <__retarget_lock_acquire_recursive>
 800aa1e:	bf00      	nop
 800aa20:	20000d86 	.word	0x20000d86

0800aa24 <__sinit_lock_release>:
 800aa24:	4801      	ldr	r0, [pc, #4]	; (800aa2c <__sinit_lock_release+0x8>)
 800aa26:	f000 b8b4 	b.w	800ab92 <__retarget_lock_release_recursive>
 800aa2a:	bf00      	nop
 800aa2c:	20000d86 	.word	0x20000d86

0800aa30 <__sinit>:
 800aa30:	b510      	push	{r4, lr}
 800aa32:	4604      	mov	r4, r0
 800aa34:	f7ff fff0 	bl	800aa18 <__sinit_lock_acquire>
 800aa38:	69a3      	ldr	r3, [r4, #24]
 800aa3a:	b11b      	cbz	r3, 800aa44 <__sinit+0x14>
 800aa3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa40:	f7ff bff0 	b.w	800aa24 <__sinit_lock_release>
 800aa44:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800aa48:	6523      	str	r3, [r4, #80]	; 0x50
 800aa4a:	4b13      	ldr	r3, [pc, #76]	; (800aa98 <__sinit+0x68>)
 800aa4c:	4a13      	ldr	r2, [pc, #76]	; (800aa9c <__sinit+0x6c>)
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	62a2      	str	r2, [r4, #40]	; 0x28
 800aa52:	42a3      	cmp	r3, r4
 800aa54:	bf04      	itt	eq
 800aa56:	2301      	moveq	r3, #1
 800aa58:	61a3      	streq	r3, [r4, #24]
 800aa5a:	4620      	mov	r0, r4
 800aa5c:	f000 f820 	bl	800aaa0 <__sfp>
 800aa60:	6060      	str	r0, [r4, #4]
 800aa62:	4620      	mov	r0, r4
 800aa64:	f000 f81c 	bl	800aaa0 <__sfp>
 800aa68:	60a0      	str	r0, [r4, #8]
 800aa6a:	4620      	mov	r0, r4
 800aa6c:	f000 f818 	bl	800aaa0 <__sfp>
 800aa70:	2200      	movs	r2, #0
 800aa72:	60e0      	str	r0, [r4, #12]
 800aa74:	2104      	movs	r1, #4
 800aa76:	6860      	ldr	r0, [r4, #4]
 800aa78:	f7ff ff82 	bl	800a980 <std>
 800aa7c:	68a0      	ldr	r0, [r4, #8]
 800aa7e:	2201      	movs	r2, #1
 800aa80:	2109      	movs	r1, #9
 800aa82:	f7ff ff7d 	bl	800a980 <std>
 800aa86:	68e0      	ldr	r0, [r4, #12]
 800aa88:	2202      	movs	r2, #2
 800aa8a:	2112      	movs	r1, #18
 800aa8c:	f7ff ff78 	bl	800a980 <std>
 800aa90:	2301      	movs	r3, #1
 800aa92:	61a3      	str	r3, [r4, #24]
 800aa94:	e7d2      	b.n	800aa3c <__sinit+0xc>
 800aa96:	bf00      	nop
 800aa98:	0800cab4 	.word	0x0800cab4
 800aa9c:	0800a9c9 	.word	0x0800a9c9

0800aaa0 <__sfp>:
 800aaa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaa2:	4607      	mov	r7, r0
 800aaa4:	f7ff ffac 	bl	800aa00 <__sfp_lock_acquire>
 800aaa8:	4b1e      	ldr	r3, [pc, #120]	; (800ab24 <__sfp+0x84>)
 800aaaa:	681e      	ldr	r6, [r3, #0]
 800aaac:	69b3      	ldr	r3, [r6, #24]
 800aaae:	b913      	cbnz	r3, 800aab6 <__sfp+0x16>
 800aab0:	4630      	mov	r0, r6
 800aab2:	f7ff ffbd 	bl	800aa30 <__sinit>
 800aab6:	3648      	adds	r6, #72	; 0x48
 800aab8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800aabc:	3b01      	subs	r3, #1
 800aabe:	d503      	bpl.n	800aac8 <__sfp+0x28>
 800aac0:	6833      	ldr	r3, [r6, #0]
 800aac2:	b30b      	cbz	r3, 800ab08 <__sfp+0x68>
 800aac4:	6836      	ldr	r6, [r6, #0]
 800aac6:	e7f7      	b.n	800aab8 <__sfp+0x18>
 800aac8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800aacc:	b9d5      	cbnz	r5, 800ab04 <__sfp+0x64>
 800aace:	4b16      	ldr	r3, [pc, #88]	; (800ab28 <__sfp+0x88>)
 800aad0:	60e3      	str	r3, [r4, #12]
 800aad2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800aad6:	6665      	str	r5, [r4, #100]	; 0x64
 800aad8:	f000 f859 	bl	800ab8e <__retarget_lock_init_recursive>
 800aadc:	f7ff ff96 	bl	800aa0c <__sfp_lock_release>
 800aae0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800aae4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800aae8:	6025      	str	r5, [r4, #0]
 800aaea:	61a5      	str	r5, [r4, #24]
 800aaec:	2208      	movs	r2, #8
 800aaee:	4629      	mov	r1, r5
 800aaf0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800aaf4:	f7fb fae6 	bl	80060c4 <memset>
 800aaf8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800aafc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ab00:	4620      	mov	r0, r4
 800ab02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab04:	3468      	adds	r4, #104	; 0x68
 800ab06:	e7d9      	b.n	800aabc <__sfp+0x1c>
 800ab08:	2104      	movs	r1, #4
 800ab0a:	4638      	mov	r0, r7
 800ab0c:	f7ff ff62 	bl	800a9d4 <__sfmoreglue>
 800ab10:	4604      	mov	r4, r0
 800ab12:	6030      	str	r0, [r6, #0]
 800ab14:	2800      	cmp	r0, #0
 800ab16:	d1d5      	bne.n	800aac4 <__sfp+0x24>
 800ab18:	f7ff ff78 	bl	800aa0c <__sfp_lock_release>
 800ab1c:	230c      	movs	r3, #12
 800ab1e:	603b      	str	r3, [r7, #0]
 800ab20:	e7ee      	b.n	800ab00 <__sfp+0x60>
 800ab22:	bf00      	nop
 800ab24:	0800cab4 	.word	0x0800cab4
 800ab28:	ffff0001 	.word	0xffff0001

0800ab2c <fiprintf>:
 800ab2c:	b40e      	push	{r1, r2, r3}
 800ab2e:	b503      	push	{r0, r1, lr}
 800ab30:	4601      	mov	r1, r0
 800ab32:	ab03      	add	r3, sp, #12
 800ab34:	4805      	ldr	r0, [pc, #20]	; (800ab4c <fiprintf+0x20>)
 800ab36:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab3a:	6800      	ldr	r0, [r0, #0]
 800ab3c:	9301      	str	r3, [sp, #4]
 800ab3e:	f000 f8a7 	bl	800ac90 <_vfiprintf_r>
 800ab42:	b002      	add	sp, #8
 800ab44:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab48:	b003      	add	sp, #12
 800ab4a:	4770      	bx	lr
 800ab4c:	20000010 	.word	0x20000010

0800ab50 <_fwalk_reent>:
 800ab50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab54:	4606      	mov	r6, r0
 800ab56:	4688      	mov	r8, r1
 800ab58:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ab5c:	2700      	movs	r7, #0
 800ab5e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ab62:	f1b9 0901 	subs.w	r9, r9, #1
 800ab66:	d505      	bpl.n	800ab74 <_fwalk_reent+0x24>
 800ab68:	6824      	ldr	r4, [r4, #0]
 800ab6a:	2c00      	cmp	r4, #0
 800ab6c:	d1f7      	bne.n	800ab5e <_fwalk_reent+0xe>
 800ab6e:	4638      	mov	r0, r7
 800ab70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab74:	89ab      	ldrh	r3, [r5, #12]
 800ab76:	2b01      	cmp	r3, #1
 800ab78:	d907      	bls.n	800ab8a <_fwalk_reent+0x3a>
 800ab7a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ab7e:	3301      	adds	r3, #1
 800ab80:	d003      	beq.n	800ab8a <_fwalk_reent+0x3a>
 800ab82:	4629      	mov	r1, r5
 800ab84:	4630      	mov	r0, r6
 800ab86:	47c0      	blx	r8
 800ab88:	4307      	orrs	r7, r0
 800ab8a:	3568      	adds	r5, #104	; 0x68
 800ab8c:	e7e9      	b.n	800ab62 <_fwalk_reent+0x12>

0800ab8e <__retarget_lock_init_recursive>:
 800ab8e:	4770      	bx	lr

0800ab90 <__retarget_lock_acquire_recursive>:
 800ab90:	4770      	bx	lr

0800ab92 <__retarget_lock_release_recursive>:
 800ab92:	4770      	bx	lr

0800ab94 <memmove>:
 800ab94:	4288      	cmp	r0, r1
 800ab96:	b510      	push	{r4, lr}
 800ab98:	eb01 0402 	add.w	r4, r1, r2
 800ab9c:	d902      	bls.n	800aba4 <memmove+0x10>
 800ab9e:	4284      	cmp	r4, r0
 800aba0:	4623      	mov	r3, r4
 800aba2:	d807      	bhi.n	800abb4 <memmove+0x20>
 800aba4:	1e43      	subs	r3, r0, #1
 800aba6:	42a1      	cmp	r1, r4
 800aba8:	d008      	beq.n	800abbc <memmove+0x28>
 800abaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800abae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800abb2:	e7f8      	b.n	800aba6 <memmove+0x12>
 800abb4:	4402      	add	r2, r0
 800abb6:	4601      	mov	r1, r0
 800abb8:	428a      	cmp	r2, r1
 800abba:	d100      	bne.n	800abbe <memmove+0x2a>
 800abbc:	bd10      	pop	{r4, pc}
 800abbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800abc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800abc6:	e7f7      	b.n	800abb8 <memmove+0x24>

0800abc8 <__malloc_lock>:
 800abc8:	4801      	ldr	r0, [pc, #4]	; (800abd0 <__malloc_lock+0x8>)
 800abca:	f7ff bfe1 	b.w	800ab90 <__retarget_lock_acquire_recursive>
 800abce:	bf00      	nop
 800abd0:	20000d84 	.word	0x20000d84

0800abd4 <__malloc_unlock>:
 800abd4:	4801      	ldr	r0, [pc, #4]	; (800abdc <__malloc_unlock+0x8>)
 800abd6:	f7ff bfdc 	b.w	800ab92 <__retarget_lock_release_recursive>
 800abda:	bf00      	nop
 800abdc:	20000d84 	.word	0x20000d84

0800abe0 <_realloc_r>:
 800abe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abe4:	4680      	mov	r8, r0
 800abe6:	4614      	mov	r4, r2
 800abe8:	460e      	mov	r6, r1
 800abea:	b921      	cbnz	r1, 800abf6 <_realloc_r+0x16>
 800abec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800abf0:	4611      	mov	r1, r2
 800abf2:	f7fe bfbd 	b.w	8009b70 <_malloc_r>
 800abf6:	b92a      	cbnz	r2, 800ac04 <_realloc_r+0x24>
 800abf8:	f7fe ff4e 	bl	8009a98 <_free_r>
 800abfc:	4625      	mov	r5, r4
 800abfe:	4628      	mov	r0, r5
 800ac00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac04:	f000 faa0 	bl	800b148 <_malloc_usable_size_r>
 800ac08:	4284      	cmp	r4, r0
 800ac0a:	4607      	mov	r7, r0
 800ac0c:	d802      	bhi.n	800ac14 <_realloc_r+0x34>
 800ac0e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ac12:	d812      	bhi.n	800ac3a <_realloc_r+0x5a>
 800ac14:	4621      	mov	r1, r4
 800ac16:	4640      	mov	r0, r8
 800ac18:	f7fe ffaa 	bl	8009b70 <_malloc_r>
 800ac1c:	4605      	mov	r5, r0
 800ac1e:	2800      	cmp	r0, #0
 800ac20:	d0ed      	beq.n	800abfe <_realloc_r+0x1e>
 800ac22:	42bc      	cmp	r4, r7
 800ac24:	4622      	mov	r2, r4
 800ac26:	4631      	mov	r1, r6
 800ac28:	bf28      	it	cs
 800ac2a:	463a      	movcs	r2, r7
 800ac2c:	f7fe fa4e 	bl	80090cc <memcpy>
 800ac30:	4631      	mov	r1, r6
 800ac32:	4640      	mov	r0, r8
 800ac34:	f7fe ff30 	bl	8009a98 <_free_r>
 800ac38:	e7e1      	b.n	800abfe <_realloc_r+0x1e>
 800ac3a:	4635      	mov	r5, r6
 800ac3c:	e7df      	b.n	800abfe <_realloc_r+0x1e>

0800ac3e <__sfputc_r>:
 800ac3e:	6893      	ldr	r3, [r2, #8]
 800ac40:	3b01      	subs	r3, #1
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	b410      	push	{r4}
 800ac46:	6093      	str	r3, [r2, #8]
 800ac48:	da08      	bge.n	800ac5c <__sfputc_r+0x1e>
 800ac4a:	6994      	ldr	r4, [r2, #24]
 800ac4c:	42a3      	cmp	r3, r4
 800ac4e:	db01      	blt.n	800ac54 <__sfputc_r+0x16>
 800ac50:	290a      	cmp	r1, #10
 800ac52:	d103      	bne.n	800ac5c <__sfputc_r+0x1e>
 800ac54:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac58:	f000 b94a 	b.w	800aef0 <__swbuf_r>
 800ac5c:	6813      	ldr	r3, [r2, #0]
 800ac5e:	1c58      	adds	r0, r3, #1
 800ac60:	6010      	str	r0, [r2, #0]
 800ac62:	7019      	strb	r1, [r3, #0]
 800ac64:	4608      	mov	r0, r1
 800ac66:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac6a:	4770      	bx	lr

0800ac6c <__sfputs_r>:
 800ac6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac6e:	4606      	mov	r6, r0
 800ac70:	460f      	mov	r7, r1
 800ac72:	4614      	mov	r4, r2
 800ac74:	18d5      	adds	r5, r2, r3
 800ac76:	42ac      	cmp	r4, r5
 800ac78:	d101      	bne.n	800ac7e <__sfputs_r+0x12>
 800ac7a:	2000      	movs	r0, #0
 800ac7c:	e007      	b.n	800ac8e <__sfputs_r+0x22>
 800ac7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac82:	463a      	mov	r2, r7
 800ac84:	4630      	mov	r0, r6
 800ac86:	f7ff ffda 	bl	800ac3e <__sfputc_r>
 800ac8a:	1c43      	adds	r3, r0, #1
 800ac8c:	d1f3      	bne.n	800ac76 <__sfputs_r+0xa>
 800ac8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ac90 <_vfiprintf_r>:
 800ac90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac94:	460d      	mov	r5, r1
 800ac96:	b09d      	sub	sp, #116	; 0x74
 800ac98:	4614      	mov	r4, r2
 800ac9a:	4698      	mov	r8, r3
 800ac9c:	4606      	mov	r6, r0
 800ac9e:	b118      	cbz	r0, 800aca8 <_vfiprintf_r+0x18>
 800aca0:	6983      	ldr	r3, [r0, #24]
 800aca2:	b90b      	cbnz	r3, 800aca8 <_vfiprintf_r+0x18>
 800aca4:	f7ff fec4 	bl	800aa30 <__sinit>
 800aca8:	4b89      	ldr	r3, [pc, #548]	; (800aed0 <_vfiprintf_r+0x240>)
 800acaa:	429d      	cmp	r5, r3
 800acac:	d11b      	bne.n	800ace6 <_vfiprintf_r+0x56>
 800acae:	6875      	ldr	r5, [r6, #4]
 800acb0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800acb2:	07d9      	lsls	r1, r3, #31
 800acb4:	d405      	bmi.n	800acc2 <_vfiprintf_r+0x32>
 800acb6:	89ab      	ldrh	r3, [r5, #12]
 800acb8:	059a      	lsls	r2, r3, #22
 800acba:	d402      	bmi.n	800acc2 <_vfiprintf_r+0x32>
 800acbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800acbe:	f7ff ff67 	bl	800ab90 <__retarget_lock_acquire_recursive>
 800acc2:	89ab      	ldrh	r3, [r5, #12]
 800acc4:	071b      	lsls	r3, r3, #28
 800acc6:	d501      	bpl.n	800accc <_vfiprintf_r+0x3c>
 800acc8:	692b      	ldr	r3, [r5, #16]
 800acca:	b9eb      	cbnz	r3, 800ad08 <_vfiprintf_r+0x78>
 800accc:	4629      	mov	r1, r5
 800acce:	4630      	mov	r0, r6
 800acd0:	f000 f960 	bl	800af94 <__swsetup_r>
 800acd4:	b1c0      	cbz	r0, 800ad08 <_vfiprintf_r+0x78>
 800acd6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800acd8:	07dc      	lsls	r4, r3, #31
 800acda:	d50e      	bpl.n	800acfa <_vfiprintf_r+0x6a>
 800acdc:	f04f 30ff 	mov.w	r0, #4294967295
 800ace0:	b01d      	add	sp, #116	; 0x74
 800ace2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ace6:	4b7b      	ldr	r3, [pc, #492]	; (800aed4 <_vfiprintf_r+0x244>)
 800ace8:	429d      	cmp	r5, r3
 800acea:	d101      	bne.n	800acf0 <_vfiprintf_r+0x60>
 800acec:	68b5      	ldr	r5, [r6, #8]
 800acee:	e7df      	b.n	800acb0 <_vfiprintf_r+0x20>
 800acf0:	4b79      	ldr	r3, [pc, #484]	; (800aed8 <_vfiprintf_r+0x248>)
 800acf2:	429d      	cmp	r5, r3
 800acf4:	bf08      	it	eq
 800acf6:	68f5      	ldreq	r5, [r6, #12]
 800acf8:	e7da      	b.n	800acb0 <_vfiprintf_r+0x20>
 800acfa:	89ab      	ldrh	r3, [r5, #12]
 800acfc:	0598      	lsls	r0, r3, #22
 800acfe:	d4ed      	bmi.n	800acdc <_vfiprintf_r+0x4c>
 800ad00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad02:	f7ff ff46 	bl	800ab92 <__retarget_lock_release_recursive>
 800ad06:	e7e9      	b.n	800acdc <_vfiprintf_r+0x4c>
 800ad08:	2300      	movs	r3, #0
 800ad0a:	9309      	str	r3, [sp, #36]	; 0x24
 800ad0c:	2320      	movs	r3, #32
 800ad0e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ad12:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad16:	2330      	movs	r3, #48	; 0x30
 800ad18:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800aedc <_vfiprintf_r+0x24c>
 800ad1c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ad20:	f04f 0901 	mov.w	r9, #1
 800ad24:	4623      	mov	r3, r4
 800ad26:	469a      	mov	sl, r3
 800ad28:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad2c:	b10a      	cbz	r2, 800ad32 <_vfiprintf_r+0xa2>
 800ad2e:	2a25      	cmp	r2, #37	; 0x25
 800ad30:	d1f9      	bne.n	800ad26 <_vfiprintf_r+0x96>
 800ad32:	ebba 0b04 	subs.w	fp, sl, r4
 800ad36:	d00b      	beq.n	800ad50 <_vfiprintf_r+0xc0>
 800ad38:	465b      	mov	r3, fp
 800ad3a:	4622      	mov	r2, r4
 800ad3c:	4629      	mov	r1, r5
 800ad3e:	4630      	mov	r0, r6
 800ad40:	f7ff ff94 	bl	800ac6c <__sfputs_r>
 800ad44:	3001      	adds	r0, #1
 800ad46:	f000 80aa 	beq.w	800ae9e <_vfiprintf_r+0x20e>
 800ad4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad4c:	445a      	add	r2, fp
 800ad4e:	9209      	str	r2, [sp, #36]	; 0x24
 800ad50:	f89a 3000 	ldrb.w	r3, [sl]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	f000 80a2 	beq.w	800ae9e <_vfiprintf_r+0x20e>
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	f04f 32ff 	mov.w	r2, #4294967295
 800ad60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad64:	f10a 0a01 	add.w	sl, sl, #1
 800ad68:	9304      	str	r3, [sp, #16]
 800ad6a:	9307      	str	r3, [sp, #28]
 800ad6c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ad70:	931a      	str	r3, [sp, #104]	; 0x68
 800ad72:	4654      	mov	r4, sl
 800ad74:	2205      	movs	r2, #5
 800ad76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad7a:	4858      	ldr	r0, [pc, #352]	; (800aedc <_vfiprintf_r+0x24c>)
 800ad7c:	f7f5 fa48 	bl	8000210 <memchr>
 800ad80:	9a04      	ldr	r2, [sp, #16]
 800ad82:	b9d8      	cbnz	r0, 800adbc <_vfiprintf_r+0x12c>
 800ad84:	06d1      	lsls	r1, r2, #27
 800ad86:	bf44      	itt	mi
 800ad88:	2320      	movmi	r3, #32
 800ad8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad8e:	0713      	lsls	r3, r2, #28
 800ad90:	bf44      	itt	mi
 800ad92:	232b      	movmi	r3, #43	; 0x2b
 800ad94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad98:	f89a 3000 	ldrb.w	r3, [sl]
 800ad9c:	2b2a      	cmp	r3, #42	; 0x2a
 800ad9e:	d015      	beq.n	800adcc <_vfiprintf_r+0x13c>
 800ada0:	9a07      	ldr	r2, [sp, #28]
 800ada2:	4654      	mov	r4, sl
 800ada4:	2000      	movs	r0, #0
 800ada6:	f04f 0c0a 	mov.w	ip, #10
 800adaa:	4621      	mov	r1, r4
 800adac:	f811 3b01 	ldrb.w	r3, [r1], #1
 800adb0:	3b30      	subs	r3, #48	; 0x30
 800adb2:	2b09      	cmp	r3, #9
 800adb4:	d94e      	bls.n	800ae54 <_vfiprintf_r+0x1c4>
 800adb6:	b1b0      	cbz	r0, 800ade6 <_vfiprintf_r+0x156>
 800adb8:	9207      	str	r2, [sp, #28]
 800adba:	e014      	b.n	800ade6 <_vfiprintf_r+0x156>
 800adbc:	eba0 0308 	sub.w	r3, r0, r8
 800adc0:	fa09 f303 	lsl.w	r3, r9, r3
 800adc4:	4313      	orrs	r3, r2
 800adc6:	9304      	str	r3, [sp, #16]
 800adc8:	46a2      	mov	sl, r4
 800adca:	e7d2      	b.n	800ad72 <_vfiprintf_r+0xe2>
 800adcc:	9b03      	ldr	r3, [sp, #12]
 800adce:	1d19      	adds	r1, r3, #4
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	9103      	str	r1, [sp, #12]
 800add4:	2b00      	cmp	r3, #0
 800add6:	bfbb      	ittet	lt
 800add8:	425b      	neglt	r3, r3
 800adda:	f042 0202 	orrlt.w	r2, r2, #2
 800adde:	9307      	strge	r3, [sp, #28]
 800ade0:	9307      	strlt	r3, [sp, #28]
 800ade2:	bfb8      	it	lt
 800ade4:	9204      	strlt	r2, [sp, #16]
 800ade6:	7823      	ldrb	r3, [r4, #0]
 800ade8:	2b2e      	cmp	r3, #46	; 0x2e
 800adea:	d10c      	bne.n	800ae06 <_vfiprintf_r+0x176>
 800adec:	7863      	ldrb	r3, [r4, #1]
 800adee:	2b2a      	cmp	r3, #42	; 0x2a
 800adf0:	d135      	bne.n	800ae5e <_vfiprintf_r+0x1ce>
 800adf2:	9b03      	ldr	r3, [sp, #12]
 800adf4:	1d1a      	adds	r2, r3, #4
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	9203      	str	r2, [sp, #12]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	bfb8      	it	lt
 800adfe:	f04f 33ff 	movlt.w	r3, #4294967295
 800ae02:	3402      	adds	r4, #2
 800ae04:	9305      	str	r3, [sp, #20]
 800ae06:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800aeec <_vfiprintf_r+0x25c>
 800ae0a:	7821      	ldrb	r1, [r4, #0]
 800ae0c:	2203      	movs	r2, #3
 800ae0e:	4650      	mov	r0, sl
 800ae10:	f7f5 f9fe 	bl	8000210 <memchr>
 800ae14:	b140      	cbz	r0, 800ae28 <_vfiprintf_r+0x198>
 800ae16:	2340      	movs	r3, #64	; 0x40
 800ae18:	eba0 000a 	sub.w	r0, r0, sl
 800ae1c:	fa03 f000 	lsl.w	r0, r3, r0
 800ae20:	9b04      	ldr	r3, [sp, #16]
 800ae22:	4303      	orrs	r3, r0
 800ae24:	3401      	adds	r4, #1
 800ae26:	9304      	str	r3, [sp, #16]
 800ae28:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae2c:	482c      	ldr	r0, [pc, #176]	; (800aee0 <_vfiprintf_r+0x250>)
 800ae2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ae32:	2206      	movs	r2, #6
 800ae34:	f7f5 f9ec 	bl	8000210 <memchr>
 800ae38:	2800      	cmp	r0, #0
 800ae3a:	d03f      	beq.n	800aebc <_vfiprintf_r+0x22c>
 800ae3c:	4b29      	ldr	r3, [pc, #164]	; (800aee4 <_vfiprintf_r+0x254>)
 800ae3e:	bb1b      	cbnz	r3, 800ae88 <_vfiprintf_r+0x1f8>
 800ae40:	9b03      	ldr	r3, [sp, #12]
 800ae42:	3307      	adds	r3, #7
 800ae44:	f023 0307 	bic.w	r3, r3, #7
 800ae48:	3308      	adds	r3, #8
 800ae4a:	9303      	str	r3, [sp, #12]
 800ae4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae4e:	443b      	add	r3, r7
 800ae50:	9309      	str	r3, [sp, #36]	; 0x24
 800ae52:	e767      	b.n	800ad24 <_vfiprintf_r+0x94>
 800ae54:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae58:	460c      	mov	r4, r1
 800ae5a:	2001      	movs	r0, #1
 800ae5c:	e7a5      	b.n	800adaa <_vfiprintf_r+0x11a>
 800ae5e:	2300      	movs	r3, #0
 800ae60:	3401      	adds	r4, #1
 800ae62:	9305      	str	r3, [sp, #20]
 800ae64:	4619      	mov	r1, r3
 800ae66:	f04f 0c0a 	mov.w	ip, #10
 800ae6a:	4620      	mov	r0, r4
 800ae6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae70:	3a30      	subs	r2, #48	; 0x30
 800ae72:	2a09      	cmp	r2, #9
 800ae74:	d903      	bls.n	800ae7e <_vfiprintf_r+0x1ee>
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d0c5      	beq.n	800ae06 <_vfiprintf_r+0x176>
 800ae7a:	9105      	str	r1, [sp, #20]
 800ae7c:	e7c3      	b.n	800ae06 <_vfiprintf_r+0x176>
 800ae7e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae82:	4604      	mov	r4, r0
 800ae84:	2301      	movs	r3, #1
 800ae86:	e7f0      	b.n	800ae6a <_vfiprintf_r+0x1da>
 800ae88:	ab03      	add	r3, sp, #12
 800ae8a:	9300      	str	r3, [sp, #0]
 800ae8c:	462a      	mov	r2, r5
 800ae8e:	4b16      	ldr	r3, [pc, #88]	; (800aee8 <_vfiprintf_r+0x258>)
 800ae90:	a904      	add	r1, sp, #16
 800ae92:	4630      	mov	r0, r6
 800ae94:	f7fb f9be 	bl	8006214 <_printf_float>
 800ae98:	4607      	mov	r7, r0
 800ae9a:	1c78      	adds	r0, r7, #1
 800ae9c:	d1d6      	bne.n	800ae4c <_vfiprintf_r+0x1bc>
 800ae9e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aea0:	07d9      	lsls	r1, r3, #31
 800aea2:	d405      	bmi.n	800aeb0 <_vfiprintf_r+0x220>
 800aea4:	89ab      	ldrh	r3, [r5, #12]
 800aea6:	059a      	lsls	r2, r3, #22
 800aea8:	d402      	bmi.n	800aeb0 <_vfiprintf_r+0x220>
 800aeaa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aeac:	f7ff fe71 	bl	800ab92 <__retarget_lock_release_recursive>
 800aeb0:	89ab      	ldrh	r3, [r5, #12]
 800aeb2:	065b      	lsls	r3, r3, #25
 800aeb4:	f53f af12 	bmi.w	800acdc <_vfiprintf_r+0x4c>
 800aeb8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aeba:	e711      	b.n	800ace0 <_vfiprintf_r+0x50>
 800aebc:	ab03      	add	r3, sp, #12
 800aebe:	9300      	str	r3, [sp, #0]
 800aec0:	462a      	mov	r2, r5
 800aec2:	4b09      	ldr	r3, [pc, #36]	; (800aee8 <_vfiprintf_r+0x258>)
 800aec4:	a904      	add	r1, sp, #16
 800aec6:	4630      	mov	r0, r6
 800aec8:	f7fb fc48 	bl	800675c <_printf_i>
 800aecc:	e7e4      	b.n	800ae98 <_vfiprintf_r+0x208>
 800aece:	bf00      	nop
 800aed0:	0800cf2c 	.word	0x0800cf2c
 800aed4:	0800cf4c 	.word	0x0800cf4c
 800aed8:	0800cf0c 	.word	0x0800cf0c
 800aedc:	0800cea4 	.word	0x0800cea4
 800aee0:	0800ceae 	.word	0x0800ceae
 800aee4:	08006215 	.word	0x08006215
 800aee8:	0800ac6d 	.word	0x0800ac6d
 800aeec:	0800ceaa 	.word	0x0800ceaa

0800aef0 <__swbuf_r>:
 800aef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aef2:	460e      	mov	r6, r1
 800aef4:	4614      	mov	r4, r2
 800aef6:	4605      	mov	r5, r0
 800aef8:	b118      	cbz	r0, 800af02 <__swbuf_r+0x12>
 800aefa:	6983      	ldr	r3, [r0, #24]
 800aefc:	b90b      	cbnz	r3, 800af02 <__swbuf_r+0x12>
 800aefe:	f7ff fd97 	bl	800aa30 <__sinit>
 800af02:	4b21      	ldr	r3, [pc, #132]	; (800af88 <__swbuf_r+0x98>)
 800af04:	429c      	cmp	r4, r3
 800af06:	d12b      	bne.n	800af60 <__swbuf_r+0x70>
 800af08:	686c      	ldr	r4, [r5, #4]
 800af0a:	69a3      	ldr	r3, [r4, #24]
 800af0c:	60a3      	str	r3, [r4, #8]
 800af0e:	89a3      	ldrh	r3, [r4, #12]
 800af10:	071a      	lsls	r2, r3, #28
 800af12:	d52f      	bpl.n	800af74 <__swbuf_r+0x84>
 800af14:	6923      	ldr	r3, [r4, #16]
 800af16:	b36b      	cbz	r3, 800af74 <__swbuf_r+0x84>
 800af18:	6923      	ldr	r3, [r4, #16]
 800af1a:	6820      	ldr	r0, [r4, #0]
 800af1c:	1ac0      	subs	r0, r0, r3
 800af1e:	6963      	ldr	r3, [r4, #20]
 800af20:	b2f6      	uxtb	r6, r6
 800af22:	4283      	cmp	r3, r0
 800af24:	4637      	mov	r7, r6
 800af26:	dc04      	bgt.n	800af32 <__swbuf_r+0x42>
 800af28:	4621      	mov	r1, r4
 800af2a:	4628      	mov	r0, r5
 800af2c:	f7ff fcec 	bl	800a908 <_fflush_r>
 800af30:	bb30      	cbnz	r0, 800af80 <__swbuf_r+0x90>
 800af32:	68a3      	ldr	r3, [r4, #8]
 800af34:	3b01      	subs	r3, #1
 800af36:	60a3      	str	r3, [r4, #8]
 800af38:	6823      	ldr	r3, [r4, #0]
 800af3a:	1c5a      	adds	r2, r3, #1
 800af3c:	6022      	str	r2, [r4, #0]
 800af3e:	701e      	strb	r6, [r3, #0]
 800af40:	6963      	ldr	r3, [r4, #20]
 800af42:	3001      	adds	r0, #1
 800af44:	4283      	cmp	r3, r0
 800af46:	d004      	beq.n	800af52 <__swbuf_r+0x62>
 800af48:	89a3      	ldrh	r3, [r4, #12]
 800af4a:	07db      	lsls	r3, r3, #31
 800af4c:	d506      	bpl.n	800af5c <__swbuf_r+0x6c>
 800af4e:	2e0a      	cmp	r6, #10
 800af50:	d104      	bne.n	800af5c <__swbuf_r+0x6c>
 800af52:	4621      	mov	r1, r4
 800af54:	4628      	mov	r0, r5
 800af56:	f7ff fcd7 	bl	800a908 <_fflush_r>
 800af5a:	b988      	cbnz	r0, 800af80 <__swbuf_r+0x90>
 800af5c:	4638      	mov	r0, r7
 800af5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af60:	4b0a      	ldr	r3, [pc, #40]	; (800af8c <__swbuf_r+0x9c>)
 800af62:	429c      	cmp	r4, r3
 800af64:	d101      	bne.n	800af6a <__swbuf_r+0x7a>
 800af66:	68ac      	ldr	r4, [r5, #8]
 800af68:	e7cf      	b.n	800af0a <__swbuf_r+0x1a>
 800af6a:	4b09      	ldr	r3, [pc, #36]	; (800af90 <__swbuf_r+0xa0>)
 800af6c:	429c      	cmp	r4, r3
 800af6e:	bf08      	it	eq
 800af70:	68ec      	ldreq	r4, [r5, #12]
 800af72:	e7ca      	b.n	800af0a <__swbuf_r+0x1a>
 800af74:	4621      	mov	r1, r4
 800af76:	4628      	mov	r0, r5
 800af78:	f000 f80c 	bl	800af94 <__swsetup_r>
 800af7c:	2800      	cmp	r0, #0
 800af7e:	d0cb      	beq.n	800af18 <__swbuf_r+0x28>
 800af80:	f04f 37ff 	mov.w	r7, #4294967295
 800af84:	e7ea      	b.n	800af5c <__swbuf_r+0x6c>
 800af86:	bf00      	nop
 800af88:	0800cf2c 	.word	0x0800cf2c
 800af8c:	0800cf4c 	.word	0x0800cf4c
 800af90:	0800cf0c 	.word	0x0800cf0c

0800af94 <__swsetup_r>:
 800af94:	4b32      	ldr	r3, [pc, #200]	; (800b060 <__swsetup_r+0xcc>)
 800af96:	b570      	push	{r4, r5, r6, lr}
 800af98:	681d      	ldr	r5, [r3, #0]
 800af9a:	4606      	mov	r6, r0
 800af9c:	460c      	mov	r4, r1
 800af9e:	b125      	cbz	r5, 800afaa <__swsetup_r+0x16>
 800afa0:	69ab      	ldr	r3, [r5, #24]
 800afa2:	b913      	cbnz	r3, 800afaa <__swsetup_r+0x16>
 800afa4:	4628      	mov	r0, r5
 800afa6:	f7ff fd43 	bl	800aa30 <__sinit>
 800afaa:	4b2e      	ldr	r3, [pc, #184]	; (800b064 <__swsetup_r+0xd0>)
 800afac:	429c      	cmp	r4, r3
 800afae:	d10f      	bne.n	800afd0 <__swsetup_r+0x3c>
 800afb0:	686c      	ldr	r4, [r5, #4]
 800afb2:	89a3      	ldrh	r3, [r4, #12]
 800afb4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800afb8:	0719      	lsls	r1, r3, #28
 800afba:	d42c      	bmi.n	800b016 <__swsetup_r+0x82>
 800afbc:	06dd      	lsls	r5, r3, #27
 800afbe:	d411      	bmi.n	800afe4 <__swsetup_r+0x50>
 800afc0:	2309      	movs	r3, #9
 800afc2:	6033      	str	r3, [r6, #0]
 800afc4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800afc8:	81a3      	strh	r3, [r4, #12]
 800afca:	f04f 30ff 	mov.w	r0, #4294967295
 800afce:	e03e      	b.n	800b04e <__swsetup_r+0xba>
 800afd0:	4b25      	ldr	r3, [pc, #148]	; (800b068 <__swsetup_r+0xd4>)
 800afd2:	429c      	cmp	r4, r3
 800afd4:	d101      	bne.n	800afda <__swsetup_r+0x46>
 800afd6:	68ac      	ldr	r4, [r5, #8]
 800afd8:	e7eb      	b.n	800afb2 <__swsetup_r+0x1e>
 800afda:	4b24      	ldr	r3, [pc, #144]	; (800b06c <__swsetup_r+0xd8>)
 800afdc:	429c      	cmp	r4, r3
 800afde:	bf08      	it	eq
 800afe0:	68ec      	ldreq	r4, [r5, #12]
 800afe2:	e7e6      	b.n	800afb2 <__swsetup_r+0x1e>
 800afe4:	0758      	lsls	r0, r3, #29
 800afe6:	d512      	bpl.n	800b00e <__swsetup_r+0x7a>
 800afe8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800afea:	b141      	cbz	r1, 800affe <__swsetup_r+0x6a>
 800afec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aff0:	4299      	cmp	r1, r3
 800aff2:	d002      	beq.n	800affa <__swsetup_r+0x66>
 800aff4:	4630      	mov	r0, r6
 800aff6:	f7fe fd4f 	bl	8009a98 <_free_r>
 800affa:	2300      	movs	r3, #0
 800affc:	6363      	str	r3, [r4, #52]	; 0x34
 800affe:	89a3      	ldrh	r3, [r4, #12]
 800b000:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b004:	81a3      	strh	r3, [r4, #12]
 800b006:	2300      	movs	r3, #0
 800b008:	6063      	str	r3, [r4, #4]
 800b00a:	6923      	ldr	r3, [r4, #16]
 800b00c:	6023      	str	r3, [r4, #0]
 800b00e:	89a3      	ldrh	r3, [r4, #12]
 800b010:	f043 0308 	orr.w	r3, r3, #8
 800b014:	81a3      	strh	r3, [r4, #12]
 800b016:	6923      	ldr	r3, [r4, #16]
 800b018:	b94b      	cbnz	r3, 800b02e <__swsetup_r+0x9a>
 800b01a:	89a3      	ldrh	r3, [r4, #12]
 800b01c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b020:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b024:	d003      	beq.n	800b02e <__swsetup_r+0x9a>
 800b026:	4621      	mov	r1, r4
 800b028:	4630      	mov	r0, r6
 800b02a:	f000 f84d 	bl	800b0c8 <__smakebuf_r>
 800b02e:	89a0      	ldrh	r0, [r4, #12]
 800b030:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b034:	f010 0301 	ands.w	r3, r0, #1
 800b038:	d00a      	beq.n	800b050 <__swsetup_r+0xbc>
 800b03a:	2300      	movs	r3, #0
 800b03c:	60a3      	str	r3, [r4, #8]
 800b03e:	6963      	ldr	r3, [r4, #20]
 800b040:	425b      	negs	r3, r3
 800b042:	61a3      	str	r3, [r4, #24]
 800b044:	6923      	ldr	r3, [r4, #16]
 800b046:	b943      	cbnz	r3, 800b05a <__swsetup_r+0xc6>
 800b048:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b04c:	d1ba      	bne.n	800afc4 <__swsetup_r+0x30>
 800b04e:	bd70      	pop	{r4, r5, r6, pc}
 800b050:	0781      	lsls	r1, r0, #30
 800b052:	bf58      	it	pl
 800b054:	6963      	ldrpl	r3, [r4, #20]
 800b056:	60a3      	str	r3, [r4, #8]
 800b058:	e7f4      	b.n	800b044 <__swsetup_r+0xb0>
 800b05a:	2000      	movs	r0, #0
 800b05c:	e7f7      	b.n	800b04e <__swsetup_r+0xba>
 800b05e:	bf00      	nop
 800b060:	20000010 	.word	0x20000010
 800b064:	0800cf2c 	.word	0x0800cf2c
 800b068:	0800cf4c 	.word	0x0800cf4c
 800b06c:	0800cf0c 	.word	0x0800cf0c

0800b070 <abort>:
 800b070:	b508      	push	{r3, lr}
 800b072:	2006      	movs	r0, #6
 800b074:	f000 f898 	bl	800b1a8 <raise>
 800b078:	2001      	movs	r0, #1
 800b07a:	f7f8 f81a 	bl	80030b2 <_exit>

0800b07e <__swhatbuf_r>:
 800b07e:	b570      	push	{r4, r5, r6, lr}
 800b080:	460e      	mov	r6, r1
 800b082:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b086:	2900      	cmp	r1, #0
 800b088:	b096      	sub	sp, #88	; 0x58
 800b08a:	4614      	mov	r4, r2
 800b08c:	461d      	mov	r5, r3
 800b08e:	da08      	bge.n	800b0a2 <__swhatbuf_r+0x24>
 800b090:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b094:	2200      	movs	r2, #0
 800b096:	602a      	str	r2, [r5, #0]
 800b098:	061a      	lsls	r2, r3, #24
 800b09a:	d410      	bmi.n	800b0be <__swhatbuf_r+0x40>
 800b09c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b0a0:	e00e      	b.n	800b0c0 <__swhatbuf_r+0x42>
 800b0a2:	466a      	mov	r2, sp
 800b0a4:	f000 f89c 	bl	800b1e0 <_fstat_r>
 800b0a8:	2800      	cmp	r0, #0
 800b0aa:	dbf1      	blt.n	800b090 <__swhatbuf_r+0x12>
 800b0ac:	9a01      	ldr	r2, [sp, #4]
 800b0ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b0b2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b0b6:	425a      	negs	r2, r3
 800b0b8:	415a      	adcs	r2, r3
 800b0ba:	602a      	str	r2, [r5, #0]
 800b0bc:	e7ee      	b.n	800b09c <__swhatbuf_r+0x1e>
 800b0be:	2340      	movs	r3, #64	; 0x40
 800b0c0:	2000      	movs	r0, #0
 800b0c2:	6023      	str	r3, [r4, #0]
 800b0c4:	b016      	add	sp, #88	; 0x58
 800b0c6:	bd70      	pop	{r4, r5, r6, pc}

0800b0c8 <__smakebuf_r>:
 800b0c8:	898b      	ldrh	r3, [r1, #12]
 800b0ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b0cc:	079d      	lsls	r5, r3, #30
 800b0ce:	4606      	mov	r6, r0
 800b0d0:	460c      	mov	r4, r1
 800b0d2:	d507      	bpl.n	800b0e4 <__smakebuf_r+0x1c>
 800b0d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b0d8:	6023      	str	r3, [r4, #0]
 800b0da:	6123      	str	r3, [r4, #16]
 800b0dc:	2301      	movs	r3, #1
 800b0de:	6163      	str	r3, [r4, #20]
 800b0e0:	b002      	add	sp, #8
 800b0e2:	bd70      	pop	{r4, r5, r6, pc}
 800b0e4:	ab01      	add	r3, sp, #4
 800b0e6:	466a      	mov	r2, sp
 800b0e8:	f7ff ffc9 	bl	800b07e <__swhatbuf_r>
 800b0ec:	9900      	ldr	r1, [sp, #0]
 800b0ee:	4605      	mov	r5, r0
 800b0f0:	4630      	mov	r0, r6
 800b0f2:	f7fe fd3d 	bl	8009b70 <_malloc_r>
 800b0f6:	b948      	cbnz	r0, 800b10c <__smakebuf_r+0x44>
 800b0f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0fc:	059a      	lsls	r2, r3, #22
 800b0fe:	d4ef      	bmi.n	800b0e0 <__smakebuf_r+0x18>
 800b100:	f023 0303 	bic.w	r3, r3, #3
 800b104:	f043 0302 	orr.w	r3, r3, #2
 800b108:	81a3      	strh	r3, [r4, #12]
 800b10a:	e7e3      	b.n	800b0d4 <__smakebuf_r+0xc>
 800b10c:	4b0d      	ldr	r3, [pc, #52]	; (800b144 <__smakebuf_r+0x7c>)
 800b10e:	62b3      	str	r3, [r6, #40]	; 0x28
 800b110:	89a3      	ldrh	r3, [r4, #12]
 800b112:	6020      	str	r0, [r4, #0]
 800b114:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b118:	81a3      	strh	r3, [r4, #12]
 800b11a:	9b00      	ldr	r3, [sp, #0]
 800b11c:	6163      	str	r3, [r4, #20]
 800b11e:	9b01      	ldr	r3, [sp, #4]
 800b120:	6120      	str	r0, [r4, #16]
 800b122:	b15b      	cbz	r3, 800b13c <__smakebuf_r+0x74>
 800b124:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b128:	4630      	mov	r0, r6
 800b12a:	f000 f86b 	bl	800b204 <_isatty_r>
 800b12e:	b128      	cbz	r0, 800b13c <__smakebuf_r+0x74>
 800b130:	89a3      	ldrh	r3, [r4, #12]
 800b132:	f023 0303 	bic.w	r3, r3, #3
 800b136:	f043 0301 	orr.w	r3, r3, #1
 800b13a:	81a3      	strh	r3, [r4, #12]
 800b13c:	89a0      	ldrh	r0, [r4, #12]
 800b13e:	4305      	orrs	r5, r0
 800b140:	81a5      	strh	r5, [r4, #12]
 800b142:	e7cd      	b.n	800b0e0 <__smakebuf_r+0x18>
 800b144:	0800a9c9 	.word	0x0800a9c9

0800b148 <_malloc_usable_size_r>:
 800b148:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b14c:	1f18      	subs	r0, r3, #4
 800b14e:	2b00      	cmp	r3, #0
 800b150:	bfbc      	itt	lt
 800b152:	580b      	ldrlt	r3, [r1, r0]
 800b154:	18c0      	addlt	r0, r0, r3
 800b156:	4770      	bx	lr

0800b158 <_raise_r>:
 800b158:	291f      	cmp	r1, #31
 800b15a:	b538      	push	{r3, r4, r5, lr}
 800b15c:	4604      	mov	r4, r0
 800b15e:	460d      	mov	r5, r1
 800b160:	d904      	bls.n	800b16c <_raise_r+0x14>
 800b162:	2316      	movs	r3, #22
 800b164:	6003      	str	r3, [r0, #0]
 800b166:	f04f 30ff 	mov.w	r0, #4294967295
 800b16a:	bd38      	pop	{r3, r4, r5, pc}
 800b16c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b16e:	b112      	cbz	r2, 800b176 <_raise_r+0x1e>
 800b170:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b174:	b94b      	cbnz	r3, 800b18a <_raise_r+0x32>
 800b176:	4620      	mov	r0, r4
 800b178:	f000 f830 	bl	800b1dc <_getpid_r>
 800b17c:	462a      	mov	r2, r5
 800b17e:	4601      	mov	r1, r0
 800b180:	4620      	mov	r0, r4
 800b182:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b186:	f000 b817 	b.w	800b1b8 <_kill_r>
 800b18a:	2b01      	cmp	r3, #1
 800b18c:	d00a      	beq.n	800b1a4 <_raise_r+0x4c>
 800b18e:	1c59      	adds	r1, r3, #1
 800b190:	d103      	bne.n	800b19a <_raise_r+0x42>
 800b192:	2316      	movs	r3, #22
 800b194:	6003      	str	r3, [r0, #0]
 800b196:	2001      	movs	r0, #1
 800b198:	e7e7      	b.n	800b16a <_raise_r+0x12>
 800b19a:	2400      	movs	r4, #0
 800b19c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b1a0:	4628      	mov	r0, r5
 800b1a2:	4798      	blx	r3
 800b1a4:	2000      	movs	r0, #0
 800b1a6:	e7e0      	b.n	800b16a <_raise_r+0x12>

0800b1a8 <raise>:
 800b1a8:	4b02      	ldr	r3, [pc, #8]	; (800b1b4 <raise+0xc>)
 800b1aa:	4601      	mov	r1, r0
 800b1ac:	6818      	ldr	r0, [r3, #0]
 800b1ae:	f7ff bfd3 	b.w	800b158 <_raise_r>
 800b1b2:	bf00      	nop
 800b1b4:	20000010 	.word	0x20000010

0800b1b8 <_kill_r>:
 800b1b8:	b538      	push	{r3, r4, r5, lr}
 800b1ba:	4d07      	ldr	r5, [pc, #28]	; (800b1d8 <_kill_r+0x20>)
 800b1bc:	2300      	movs	r3, #0
 800b1be:	4604      	mov	r4, r0
 800b1c0:	4608      	mov	r0, r1
 800b1c2:	4611      	mov	r1, r2
 800b1c4:	602b      	str	r3, [r5, #0]
 800b1c6:	f7f7 ff64 	bl	8003092 <_kill>
 800b1ca:	1c43      	adds	r3, r0, #1
 800b1cc:	d102      	bne.n	800b1d4 <_kill_r+0x1c>
 800b1ce:	682b      	ldr	r3, [r5, #0]
 800b1d0:	b103      	cbz	r3, 800b1d4 <_kill_r+0x1c>
 800b1d2:	6023      	str	r3, [r4, #0]
 800b1d4:	bd38      	pop	{r3, r4, r5, pc}
 800b1d6:	bf00      	nop
 800b1d8:	20000d80 	.word	0x20000d80

0800b1dc <_getpid_r>:
 800b1dc:	f7f7 bf51 	b.w	8003082 <_getpid>

0800b1e0 <_fstat_r>:
 800b1e0:	b538      	push	{r3, r4, r5, lr}
 800b1e2:	4d07      	ldr	r5, [pc, #28]	; (800b200 <_fstat_r+0x20>)
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	4604      	mov	r4, r0
 800b1e8:	4608      	mov	r0, r1
 800b1ea:	4611      	mov	r1, r2
 800b1ec:	602b      	str	r3, [r5, #0]
 800b1ee:	f7f7 ffaf 	bl	8003150 <_fstat>
 800b1f2:	1c43      	adds	r3, r0, #1
 800b1f4:	d102      	bne.n	800b1fc <_fstat_r+0x1c>
 800b1f6:	682b      	ldr	r3, [r5, #0]
 800b1f8:	b103      	cbz	r3, 800b1fc <_fstat_r+0x1c>
 800b1fa:	6023      	str	r3, [r4, #0]
 800b1fc:	bd38      	pop	{r3, r4, r5, pc}
 800b1fe:	bf00      	nop
 800b200:	20000d80 	.word	0x20000d80

0800b204 <_isatty_r>:
 800b204:	b538      	push	{r3, r4, r5, lr}
 800b206:	4d06      	ldr	r5, [pc, #24]	; (800b220 <_isatty_r+0x1c>)
 800b208:	2300      	movs	r3, #0
 800b20a:	4604      	mov	r4, r0
 800b20c:	4608      	mov	r0, r1
 800b20e:	602b      	str	r3, [r5, #0]
 800b210:	f7f7 ffae 	bl	8003170 <_isatty>
 800b214:	1c43      	adds	r3, r0, #1
 800b216:	d102      	bne.n	800b21e <_isatty_r+0x1a>
 800b218:	682b      	ldr	r3, [r5, #0]
 800b21a:	b103      	cbz	r3, 800b21e <_isatty_r+0x1a>
 800b21c:	6023      	str	r3, [r4, #0]
 800b21e:	bd38      	pop	{r3, r4, r5, pc}
 800b220:	20000d80 	.word	0x20000d80
 800b224:	00000000 	.word	0x00000000

0800b228 <cos>:
 800b228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b22a:	ec53 2b10 	vmov	r2, r3, d0
 800b22e:	4826      	ldr	r0, [pc, #152]	; (800b2c8 <cos+0xa0>)
 800b230:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b234:	4281      	cmp	r1, r0
 800b236:	dc06      	bgt.n	800b246 <cos+0x1e>
 800b238:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800b2c0 <cos+0x98>
 800b23c:	b005      	add	sp, #20
 800b23e:	f85d eb04 	ldr.w	lr, [sp], #4
 800b242:	f000 bb79 	b.w	800b938 <__kernel_cos>
 800b246:	4821      	ldr	r0, [pc, #132]	; (800b2cc <cos+0xa4>)
 800b248:	4281      	cmp	r1, r0
 800b24a:	dd09      	ble.n	800b260 <cos+0x38>
 800b24c:	ee10 0a10 	vmov	r0, s0
 800b250:	4619      	mov	r1, r3
 800b252:	f7f5 f831 	bl	80002b8 <__aeabi_dsub>
 800b256:	ec41 0b10 	vmov	d0, r0, r1
 800b25a:	b005      	add	sp, #20
 800b25c:	f85d fb04 	ldr.w	pc, [sp], #4
 800b260:	4668      	mov	r0, sp
 800b262:	f000 f95d 	bl	800b520 <__ieee754_rem_pio2>
 800b266:	f000 0003 	and.w	r0, r0, #3
 800b26a:	2801      	cmp	r0, #1
 800b26c:	d00b      	beq.n	800b286 <cos+0x5e>
 800b26e:	2802      	cmp	r0, #2
 800b270:	d016      	beq.n	800b2a0 <cos+0x78>
 800b272:	b9e0      	cbnz	r0, 800b2ae <cos+0x86>
 800b274:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b278:	ed9d 0b00 	vldr	d0, [sp]
 800b27c:	f000 fb5c 	bl	800b938 <__kernel_cos>
 800b280:	ec51 0b10 	vmov	r0, r1, d0
 800b284:	e7e7      	b.n	800b256 <cos+0x2e>
 800b286:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b28a:	ed9d 0b00 	vldr	d0, [sp]
 800b28e:	f000 ff6b 	bl	800c168 <__kernel_sin>
 800b292:	ec53 2b10 	vmov	r2, r3, d0
 800b296:	ee10 0a10 	vmov	r0, s0
 800b29a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b29e:	e7da      	b.n	800b256 <cos+0x2e>
 800b2a0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b2a4:	ed9d 0b00 	vldr	d0, [sp]
 800b2a8:	f000 fb46 	bl	800b938 <__kernel_cos>
 800b2ac:	e7f1      	b.n	800b292 <cos+0x6a>
 800b2ae:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b2b2:	ed9d 0b00 	vldr	d0, [sp]
 800b2b6:	2001      	movs	r0, #1
 800b2b8:	f000 ff56 	bl	800c168 <__kernel_sin>
 800b2bc:	e7e0      	b.n	800b280 <cos+0x58>
 800b2be:	bf00      	nop
	...
 800b2c8:	3fe921fb 	.word	0x3fe921fb
 800b2cc:	7fefffff 	.word	0x7fefffff

0800b2d0 <sin>:
 800b2d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b2d2:	ec53 2b10 	vmov	r2, r3, d0
 800b2d6:	4828      	ldr	r0, [pc, #160]	; (800b378 <sin+0xa8>)
 800b2d8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b2dc:	4281      	cmp	r1, r0
 800b2de:	dc07      	bgt.n	800b2f0 <sin+0x20>
 800b2e0:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800b370 <sin+0xa0>
 800b2e4:	2000      	movs	r0, #0
 800b2e6:	b005      	add	sp, #20
 800b2e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b2ec:	f000 bf3c 	b.w	800c168 <__kernel_sin>
 800b2f0:	4822      	ldr	r0, [pc, #136]	; (800b37c <sin+0xac>)
 800b2f2:	4281      	cmp	r1, r0
 800b2f4:	dd09      	ble.n	800b30a <sin+0x3a>
 800b2f6:	ee10 0a10 	vmov	r0, s0
 800b2fa:	4619      	mov	r1, r3
 800b2fc:	f7f4 ffdc 	bl	80002b8 <__aeabi_dsub>
 800b300:	ec41 0b10 	vmov	d0, r0, r1
 800b304:	b005      	add	sp, #20
 800b306:	f85d fb04 	ldr.w	pc, [sp], #4
 800b30a:	4668      	mov	r0, sp
 800b30c:	f000 f908 	bl	800b520 <__ieee754_rem_pio2>
 800b310:	f000 0003 	and.w	r0, r0, #3
 800b314:	2801      	cmp	r0, #1
 800b316:	d00c      	beq.n	800b332 <sin+0x62>
 800b318:	2802      	cmp	r0, #2
 800b31a:	d011      	beq.n	800b340 <sin+0x70>
 800b31c:	b9f0      	cbnz	r0, 800b35c <sin+0x8c>
 800b31e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b322:	ed9d 0b00 	vldr	d0, [sp]
 800b326:	2001      	movs	r0, #1
 800b328:	f000 ff1e 	bl	800c168 <__kernel_sin>
 800b32c:	ec51 0b10 	vmov	r0, r1, d0
 800b330:	e7e6      	b.n	800b300 <sin+0x30>
 800b332:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b336:	ed9d 0b00 	vldr	d0, [sp]
 800b33a:	f000 fafd 	bl	800b938 <__kernel_cos>
 800b33e:	e7f5      	b.n	800b32c <sin+0x5c>
 800b340:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b344:	ed9d 0b00 	vldr	d0, [sp]
 800b348:	2001      	movs	r0, #1
 800b34a:	f000 ff0d 	bl	800c168 <__kernel_sin>
 800b34e:	ec53 2b10 	vmov	r2, r3, d0
 800b352:	ee10 0a10 	vmov	r0, s0
 800b356:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b35a:	e7d1      	b.n	800b300 <sin+0x30>
 800b35c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b360:	ed9d 0b00 	vldr	d0, [sp]
 800b364:	f000 fae8 	bl	800b938 <__kernel_cos>
 800b368:	e7f1      	b.n	800b34e <sin+0x7e>
 800b36a:	bf00      	nop
 800b36c:	f3af 8000 	nop.w
	...
 800b378:	3fe921fb 	.word	0x3fe921fb
 800b37c:	7fefffff 	.word	0x7fefffff

0800b380 <atan2>:
 800b380:	f000 b802 	b.w	800b388 <__ieee754_atan2>
 800b384:	0000      	movs	r0, r0
	...

0800b388 <__ieee754_atan2>:
 800b388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b38c:	ec57 6b11 	vmov	r6, r7, d1
 800b390:	4273      	negs	r3, r6
 800b392:	f8df e184 	ldr.w	lr, [pc, #388]	; 800b518 <__ieee754_atan2+0x190>
 800b396:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800b39a:	4333      	orrs	r3, r6
 800b39c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800b3a0:	4573      	cmp	r3, lr
 800b3a2:	ec51 0b10 	vmov	r0, r1, d0
 800b3a6:	ee11 8a10 	vmov	r8, s2
 800b3aa:	d80a      	bhi.n	800b3c2 <__ieee754_atan2+0x3a>
 800b3ac:	4244      	negs	r4, r0
 800b3ae:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b3b2:	4304      	orrs	r4, r0
 800b3b4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800b3b8:	4574      	cmp	r4, lr
 800b3ba:	ee10 9a10 	vmov	r9, s0
 800b3be:	468c      	mov	ip, r1
 800b3c0:	d907      	bls.n	800b3d2 <__ieee754_atan2+0x4a>
 800b3c2:	4632      	mov	r2, r6
 800b3c4:	463b      	mov	r3, r7
 800b3c6:	f7f4 ff79 	bl	80002bc <__adddf3>
 800b3ca:	ec41 0b10 	vmov	d0, r0, r1
 800b3ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3d2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800b3d6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b3da:	4334      	orrs	r4, r6
 800b3dc:	d103      	bne.n	800b3e6 <__ieee754_atan2+0x5e>
 800b3de:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3e2:	f000 bf81 	b.w	800c2e8 <atan>
 800b3e6:	17bc      	asrs	r4, r7, #30
 800b3e8:	f004 0402 	and.w	r4, r4, #2
 800b3ec:	ea53 0909 	orrs.w	r9, r3, r9
 800b3f0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800b3f4:	d107      	bne.n	800b406 <__ieee754_atan2+0x7e>
 800b3f6:	2c02      	cmp	r4, #2
 800b3f8:	d060      	beq.n	800b4bc <__ieee754_atan2+0x134>
 800b3fa:	2c03      	cmp	r4, #3
 800b3fc:	d1e5      	bne.n	800b3ca <__ieee754_atan2+0x42>
 800b3fe:	a142      	add	r1, pc, #264	; (adr r1, 800b508 <__ieee754_atan2+0x180>)
 800b400:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b404:	e7e1      	b.n	800b3ca <__ieee754_atan2+0x42>
 800b406:	ea52 0808 	orrs.w	r8, r2, r8
 800b40a:	d106      	bne.n	800b41a <__ieee754_atan2+0x92>
 800b40c:	f1bc 0f00 	cmp.w	ip, #0
 800b410:	da5f      	bge.n	800b4d2 <__ieee754_atan2+0x14a>
 800b412:	a13f      	add	r1, pc, #252	; (adr r1, 800b510 <__ieee754_atan2+0x188>)
 800b414:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b418:	e7d7      	b.n	800b3ca <__ieee754_atan2+0x42>
 800b41a:	4572      	cmp	r2, lr
 800b41c:	d10f      	bne.n	800b43e <__ieee754_atan2+0xb6>
 800b41e:	4293      	cmp	r3, r2
 800b420:	f104 34ff 	add.w	r4, r4, #4294967295
 800b424:	d107      	bne.n	800b436 <__ieee754_atan2+0xae>
 800b426:	2c02      	cmp	r4, #2
 800b428:	d84c      	bhi.n	800b4c4 <__ieee754_atan2+0x13c>
 800b42a:	4b35      	ldr	r3, [pc, #212]	; (800b500 <__ieee754_atan2+0x178>)
 800b42c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800b430:	e9d4 0100 	ldrd	r0, r1, [r4]
 800b434:	e7c9      	b.n	800b3ca <__ieee754_atan2+0x42>
 800b436:	2c02      	cmp	r4, #2
 800b438:	d848      	bhi.n	800b4cc <__ieee754_atan2+0x144>
 800b43a:	4b32      	ldr	r3, [pc, #200]	; (800b504 <__ieee754_atan2+0x17c>)
 800b43c:	e7f6      	b.n	800b42c <__ieee754_atan2+0xa4>
 800b43e:	4573      	cmp	r3, lr
 800b440:	d0e4      	beq.n	800b40c <__ieee754_atan2+0x84>
 800b442:	1a9b      	subs	r3, r3, r2
 800b444:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800b448:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b44c:	da1e      	bge.n	800b48c <__ieee754_atan2+0x104>
 800b44e:	2f00      	cmp	r7, #0
 800b450:	da01      	bge.n	800b456 <__ieee754_atan2+0xce>
 800b452:	323c      	adds	r2, #60	; 0x3c
 800b454:	db1e      	blt.n	800b494 <__ieee754_atan2+0x10c>
 800b456:	4632      	mov	r2, r6
 800b458:	463b      	mov	r3, r7
 800b45a:	f7f5 fa0f 	bl	800087c <__aeabi_ddiv>
 800b45e:	ec41 0b10 	vmov	d0, r0, r1
 800b462:	f001 f8e1 	bl	800c628 <fabs>
 800b466:	f000 ff3f 	bl	800c2e8 <atan>
 800b46a:	ec51 0b10 	vmov	r0, r1, d0
 800b46e:	2c01      	cmp	r4, #1
 800b470:	d013      	beq.n	800b49a <__ieee754_atan2+0x112>
 800b472:	2c02      	cmp	r4, #2
 800b474:	d015      	beq.n	800b4a2 <__ieee754_atan2+0x11a>
 800b476:	2c00      	cmp	r4, #0
 800b478:	d0a7      	beq.n	800b3ca <__ieee754_atan2+0x42>
 800b47a:	a319      	add	r3, pc, #100	; (adr r3, 800b4e0 <__ieee754_atan2+0x158>)
 800b47c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b480:	f7f4 ff1a 	bl	80002b8 <__aeabi_dsub>
 800b484:	a318      	add	r3, pc, #96	; (adr r3, 800b4e8 <__ieee754_atan2+0x160>)
 800b486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b48a:	e014      	b.n	800b4b6 <__ieee754_atan2+0x12e>
 800b48c:	a118      	add	r1, pc, #96	; (adr r1, 800b4f0 <__ieee754_atan2+0x168>)
 800b48e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b492:	e7ec      	b.n	800b46e <__ieee754_atan2+0xe6>
 800b494:	2000      	movs	r0, #0
 800b496:	2100      	movs	r1, #0
 800b498:	e7e9      	b.n	800b46e <__ieee754_atan2+0xe6>
 800b49a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b49e:	4619      	mov	r1, r3
 800b4a0:	e793      	b.n	800b3ca <__ieee754_atan2+0x42>
 800b4a2:	a30f      	add	r3, pc, #60	; (adr r3, 800b4e0 <__ieee754_atan2+0x158>)
 800b4a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4a8:	f7f4 ff06 	bl	80002b8 <__aeabi_dsub>
 800b4ac:	4602      	mov	r2, r0
 800b4ae:	460b      	mov	r3, r1
 800b4b0:	a10d      	add	r1, pc, #52	; (adr r1, 800b4e8 <__ieee754_atan2+0x160>)
 800b4b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b4b6:	f7f4 feff 	bl	80002b8 <__aeabi_dsub>
 800b4ba:	e786      	b.n	800b3ca <__ieee754_atan2+0x42>
 800b4bc:	a10a      	add	r1, pc, #40	; (adr r1, 800b4e8 <__ieee754_atan2+0x160>)
 800b4be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b4c2:	e782      	b.n	800b3ca <__ieee754_atan2+0x42>
 800b4c4:	a10c      	add	r1, pc, #48	; (adr r1, 800b4f8 <__ieee754_atan2+0x170>)
 800b4c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b4ca:	e77e      	b.n	800b3ca <__ieee754_atan2+0x42>
 800b4cc:	2000      	movs	r0, #0
 800b4ce:	2100      	movs	r1, #0
 800b4d0:	e77b      	b.n	800b3ca <__ieee754_atan2+0x42>
 800b4d2:	a107      	add	r1, pc, #28	; (adr r1, 800b4f0 <__ieee754_atan2+0x168>)
 800b4d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b4d8:	e777      	b.n	800b3ca <__ieee754_atan2+0x42>
 800b4da:	bf00      	nop
 800b4dc:	f3af 8000 	nop.w
 800b4e0:	33145c07 	.word	0x33145c07
 800b4e4:	3ca1a626 	.word	0x3ca1a626
 800b4e8:	54442d18 	.word	0x54442d18
 800b4ec:	400921fb 	.word	0x400921fb
 800b4f0:	54442d18 	.word	0x54442d18
 800b4f4:	3ff921fb 	.word	0x3ff921fb
 800b4f8:	54442d18 	.word	0x54442d18
 800b4fc:	3fe921fb 	.word	0x3fe921fb
 800b500:	0800cf70 	.word	0x0800cf70
 800b504:	0800cf88 	.word	0x0800cf88
 800b508:	54442d18 	.word	0x54442d18
 800b50c:	c00921fb 	.word	0xc00921fb
 800b510:	54442d18 	.word	0x54442d18
 800b514:	bff921fb 	.word	0xbff921fb
 800b518:	7ff00000 	.word	0x7ff00000
 800b51c:	00000000 	.word	0x00000000

0800b520 <__ieee754_rem_pio2>:
 800b520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b524:	ed2d 8b02 	vpush	{d8}
 800b528:	ec55 4b10 	vmov	r4, r5, d0
 800b52c:	4bca      	ldr	r3, [pc, #808]	; (800b858 <__ieee754_rem_pio2+0x338>)
 800b52e:	b08b      	sub	sp, #44	; 0x2c
 800b530:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800b534:	4598      	cmp	r8, r3
 800b536:	4682      	mov	sl, r0
 800b538:	9502      	str	r5, [sp, #8]
 800b53a:	dc08      	bgt.n	800b54e <__ieee754_rem_pio2+0x2e>
 800b53c:	2200      	movs	r2, #0
 800b53e:	2300      	movs	r3, #0
 800b540:	ed80 0b00 	vstr	d0, [r0]
 800b544:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800b548:	f04f 0b00 	mov.w	fp, #0
 800b54c:	e028      	b.n	800b5a0 <__ieee754_rem_pio2+0x80>
 800b54e:	4bc3      	ldr	r3, [pc, #780]	; (800b85c <__ieee754_rem_pio2+0x33c>)
 800b550:	4598      	cmp	r8, r3
 800b552:	dc78      	bgt.n	800b646 <__ieee754_rem_pio2+0x126>
 800b554:	9b02      	ldr	r3, [sp, #8]
 800b556:	4ec2      	ldr	r6, [pc, #776]	; (800b860 <__ieee754_rem_pio2+0x340>)
 800b558:	2b00      	cmp	r3, #0
 800b55a:	ee10 0a10 	vmov	r0, s0
 800b55e:	a3b0      	add	r3, pc, #704	; (adr r3, 800b820 <__ieee754_rem_pio2+0x300>)
 800b560:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b564:	4629      	mov	r1, r5
 800b566:	dd39      	ble.n	800b5dc <__ieee754_rem_pio2+0xbc>
 800b568:	f7f4 fea6 	bl	80002b8 <__aeabi_dsub>
 800b56c:	45b0      	cmp	r8, r6
 800b56e:	4604      	mov	r4, r0
 800b570:	460d      	mov	r5, r1
 800b572:	d01b      	beq.n	800b5ac <__ieee754_rem_pio2+0x8c>
 800b574:	a3ac      	add	r3, pc, #688	; (adr r3, 800b828 <__ieee754_rem_pio2+0x308>)
 800b576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b57a:	f7f4 fe9d 	bl	80002b8 <__aeabi_dsub>
 800b57e:	4602      	mov	r2, r0
 800b580:	460b      	mov	r3, r1
 800b582:	e9ca 2300 	strd	r2, r3, [sl]
 800b586:	4620      	mov	r0, r4
 800b588:	4629      	mov	r1, r5
 800b58a:	f7f4 fe95 	bl	80002b8 <__aeabi_dsub>
 800b58e:	a3a6      	add	r3, pc, #664	; (adr r3, 800b828 <__ieee754_rem_pio2+0x308>)
 800b590:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b594:	f7f4 fe90 	bl	80002b8 <__aeabi_dsub>
 800b598:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b59c:	f04f 0b01 	mov.w	fp, #1
 800b5a0:	4658      	mov	r0, fp
 800b5a2:	b00b      	add	sp, #44	; 0x2c
 800b5a4:	ecbd 8b02 	vpop	{d8}
 800b5a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5ac:	a3a0      	add	r3, pc, #640	; (adr r3, 800b830 <__ieee754_rem_pio2+0x310>)
 800b5ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5b2:	f7f4 fe81 	bl	80002b8 <__aeabi_dsub>
 800b5b6:	a3a0      	add	r3, pc, #640	; (adr r3, 800b838 <__ieee754_rem_pio2+0x318>)
 800b5b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5bc:	4604      	mov	r4, r0
 800b5be:	460d      	mov	r5, r1
 800b5c0:	f7f4 fe7a 	bl	80002b8 <__aeabi_dsub>
 800b5c4:	4602      	mov	r2, r0
 800b5c6:	460b      	mov	r3, r1
 800b5c8:	e9ca 2300 	strd	r2, r3, [sl]
 800b5cc:	4620      	mov	r0, r4
 800b5ce:	4629      	mov	r1, r5
 800b5d0:	f7f4 fe72 	bl	80002b8 <__aeabi_dsub>
 800b5d4:	a398      	add	r3, pc, #608	; (adr r3, 800b838 <__ieee754_rem_pio2+0x318>)
 800b5d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5da:	e7db      	b.n	800b594 <__ieee754_rem_pio2+0x74>
 800b5dc:	f7f4 fe6e 	bl	80002bc <__adddf3>
 800b5e0:	45b0      	cmp	r8, r6
 800b5e2:	4604      	mov	r4, r0
 800b5e4:	460d      	mov	r5, r1
 800b5e6:	d016      	beq.n	800b616 <__ieee754_rem_pio2+0xf6>
 800b5e8:	a38f      	add	r3, pc, #572	; (adr r3, 800b828 <__ieee754_rem_pio2+0x308>)
 800b5ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ee:	f7f4 fe65 	bl	80002bc <__adddf3>
 800b5f2:	4602      	mov	r2, r0
 800b5f4:	460b      	mov	r3, r1
 800b5f6:	e9ca 2300 	strd	r2, r3, [sl]
 800b5fa:	4620      	mov	r0, r4
 800b5fc:	4629      	mov	r1, r5
 800b5fe:	f7f4 fe5b 	bl	80002b8 <__aeabi_dsub>
 800b602:	a389      	add	r3, pc, #548	; (adr r3, 800b828 <__ieee754_rem_pio2+0x308>)
 800b604:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b608:	f7f4 fe58 	bl	80002bc <__adddf3>
 800b60c:	f04f 3bff 	mov.w	fp, #4294967295
 800b610:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b614:	e7c4      	b.n	800b5a0 <__ieee754_rem_pio2+0x80>
 800b616:	a386      	add	r3, pc, #536	; (adr r3, 800b830 <__ieee754_rem_pio2+0x310>)
 800b618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b61c:	f7f4 fe4e 	bl	80002bc <__adddf3>
 800b620:	a385      	add	r3, pc, #532	; (adr r3, 800b838 <__ieee754_rem_pio2+0x318>)
 800b622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b626:	4604      	mov	r4, r0
 800b628:	460d      	mov	r5, r1
 800b62a:	f7f4 fe47 	bl	80002bc <__adddf3>
 800b62e:	4602      	mov	r2, r0
 800b630:	460b      	mov	r3, r1
 800b632:	e9ca 2300 	strd	r2, r3, [sl]
 800b636:	4620      	mov	r0, r4
 800b638:	4629      	mov	r1, r5
 800b63a:	f7f4 fe3d 	bl	80002b8 <__aeabi_dsub>
 800b63e:	a37e      	add	r3, pc, #504	; (adr r3, 800b838 <__ieee754_rem_pio2+0x318>)
 800b640:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b644:	e7e0      	b.n	800b608 <__ieee754_rem_pio2+0xe8>
 800b646:	4b87      	ldr	r3, [pc, #540]	; (800b864 <__ieee754_rem_pio2+0x344>)
 800b648:	4598      	cmp	r8, r3
 800b64a:	f300 80d9 	bgt.w	800b800 <__ieee754_rem_pio2+0x2e0>
 800b64e:	f000 ffeb 	bl	800c628 <fabs>
 800b652:	ec55 4b10 	vmov	r4, r5, d0
 800b656:	ee10 0a10 	vmov	r0, s0
 800b65a:	a379      	add	r3, pc, #484	; (adr r3, 800b840 <__ieee754_rem_pio2+0x320>)
 800b65c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b660:	4629      	mov	r1, r5
 800b662:	f7f4 ffe1 	bl	8000628 <__aeabi_dmul>
 800b666:	4b80      	ldr	r3, [pc, #512]	; (800b868 <__ieee754_rem_pio2+0x348>)
 800b668:	2200      	movs	r2, #0
 800b66a:	f7f4 fe27 	bl	80002bc <__adddf3>
 800b66e:	f7f5 fa8b 	bl	8000b88 <__aeabi_d2iz>
 800b672:	4683      	mov	fp, r0
 800b674:	f7f4 ff6e 	bl	8000554 <__aeabi_i2d>
 800b678:	4602      	mov	r2, r0
 800b67a:	460b      	mov	r3, r1
 800b67c:	ec43 2b18 	vmov	d8, r2, r3
 800b680:	a367      	add	r3, pc, #412	; (adr r3, 800b820 <__ieee754_rem_pio2+0x300>)
 800b682:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b686:	f7f4 ffcf 	bl	8000628 <__aeabi_dmul>
 800b68a:	4602      	mov	r2, r0
 800b68c:	460b      	mov	r3, r1
 800b68e:	4620      	mov	r0, r4
 800b690:	4629      	mov	r1, r5
 800b692:	f7f4 fe11 	bl	80002b8 <__aeabi_dsub>
 800b696:	a364      	add	r3, pc, #400	; (adr r3, 800b828 <__ieee754_rem_pio2+0x308>)
 800b698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b69c:	4606      	mov	r6, r0
 800b69e:	460f      	mov	r7, r1
 800b6a0:	ec51 0b18 	vmov	r0, r1, d8
 800b6a4:	f7f4 ffc0 	bl	8000628 <__aeabi_dmul>
 800b6a8:	f1bb 0f1f 	cmp.w	fp, #31
 800b6ac:	4604      	mov	r4, r0
 800b6ae:	460d      	mov	r5, r1
 800b6b0:	dc0d      	bgt.n	800b6ce <__ieee754_rem_pio2+0x1ae>
 800b6b2:	4b6e      	ldr	r3, [pc, #440]	; (800b86c <__ieee754_rem_pio2+0x34c>)
 800b6b4:	f10b 32ff 	add.w	r2, fp, #4294967295
 800b6b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6bc:	4543      	cmp	r3, r8
 800b6be:	d006      	beq.n	800b6ce <__ieee754_rem_pio2+0x1ae>
 800b6c0:	4622      	mov	r2, r4
 800b6c2:	462b      	mov	r3, r5
 800b6c4:	4630      	mov	r0, r6
 800b6c6:	4639      	mov	r1, r7
 800b6c8:	f7f4 fdf6 	bl	80002b8 <__aeabi_dsub>
 800b6cc:	e00f      	b.n	800b6ee <__ieee754_rem_pio2+0x1ce>
 800b6ce:	462b      	mov	r3, r5
 800b6d0:	4622      	mov	r2, r4
 800b6d2:	4630      	mov	r0, r6
 800b6d4:	4639      	mov	r1, r7
 800b6d6:	f7f4 fdef 	bl	80002b8 <__aeabi_dsub>
 800b6da:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b6de:	9303      	str	r3, [sp, #12]
 800b6e0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b6e4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800b6e8:	f1b8 0f10 	cmp.w	r8, #16
 800b6ec:	dc02      	bgt.n	800b6f4 <__ieee754_rem_pio2+0x1d4>
 800b6ee:	e9ca 0100 	strd	r0, r1, [sl]
 800b6f2:	e039      	b.n	800b768 <__ieee754_rem_pio2+0x248>
 800b6f4:	a34e      	add	r3, pc, #312	; (adr r3, 800b830 <__ieee754_rem_pio2+0x310>)
 800b6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6fa:	ec51 0b18 	vmov	r0, r1, d8
 800b6fe:	f7f4 ff93 	bl	8000628 <__aeabi_dmul>
 800b702:	4604      	mov	r4, r0
 800b704:	460d      	mov	r5, r1
 800b706:	4602      	mov	r2, r0
 800b708:	460b      	mov	r3, r1
 800b70a:	4630      	mov	r0, r6
 800b70c:	4639      	mov	r1, r7
 800b70e:	f7f4 fdd3 	bl	80002b8 <__aeabi_dsub>
 800b712:	4602      	mov	r2, r0
 800b714:	460b      	mov	r3, r1
 800b716:	4680      	mov	r8, r0
 800b718:	4689      	mov	r9, r1
 800b71a:	4630      	mov	r0, r6
 800b71c:	4639      	mov	r1, r7
 800b71e:	f7f4 fdcb 	bl	80002b8 <__aeabi_dsub>
 800b722:	4622      	mov	r2, r4
 800b724:	462b      	mov	r3, r5
 800b726:	f7f4 fdc7 	bl	80002b8 <__aeabi_dsub>
 800b72a:	a343      	add	r3, pc, #268	; (adr r3, 800b838 <__ieee754_rem_pio2+0x318>)
 800b72c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b730:	4604      	mov	r4, r0
 800b732:	460d      	mov	r5, r1
 800b734:	ec51 0b18 	vmov	r0, r1, d8
 800b738:	f7f4 ff76 	bl	8000628 <__aeabi_dmul>
 800b73c:	4622      	mov	r2, r4
 800b73e:	462b      	mov	r3, r5
 800b740:	f7f4 fdba 	bl	80002b8 <__aeabi_dsub>
 800b744:	4602      	mov	r2, r0
 800b746:	460b      	mov	r3, r1
 800b748:	4604      	mov	r4, r0
 800b74a:	460d      	mov	r5, r1
 800b74c:	4640      	mov	r0, r8
 800b74e:	4649      	mov	r1, r9
 800b750:	f7f4 fdb2 	bl	80002b8 <__aeabi_dsub>
 800b754:	9a03      	ldr	r2, [sp, #12]
 800b756:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b75a:	1ad3      	subs	r3, r2, r3
 800b75c:	2b31      	cmp	r3, #49	; 0x31
 800b75e:	dc24      	bgt.n	800b7aa <__ieee754_rem_pio2+0x28a>
 800b760:	e9ca 0100 	strd	r0, r1, [sl]
 800b764:	4646      	mov	r6, r8
 800b766:	464f      	mov	r7, r9
 800b768:	e9da 8900 	ldrd	r8, r9, [sl]
 800b76c:	4630      	mov	r0, r6
 800b76e:	4642      	mov	r2, r8
 800b770:	464b      	mov	r3, r9
 800b772:	4639      	mov	r1, r7
 800b774:	f7f4 fda0 	bl	80002b8 <__aeabi_dsub>
 800b778:	462b      	mov	r3, r5
 800b77a:	4622      	mov	r2, r4
 800b77c:	f7f4 fd9c 	bl	80002b8 <__aeabi_dsub>
 800b780:	9b02      	ldr	r3, [sp, #8]
 800b782:	2b00      	cmp	r3, #0
 800b784:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b788:	f6bf af0a 	bge.w	800b5a0 <__ieee754_rem_pio2+0x80>
 800b78c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b790:	f8ca 3004 	str.w	r3, [sl, #4]
 800b794:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b798:	f8ca 8000 	str.w	r8, [sl]
 800b79c:	f8ca 0008 	str.w	r0, [sl, #8]
 800b7a0:	f8ca 300c 	str.w	r3, [sl, #12]
 800b7a4:	f1cb 0b00 	rsb	fp, fp, #0
 800b7a8:	e6fa      	b.n	800b5a0 <__ieee754_rem_pio2+0x80>
 800b7aa:	a327      	add	r3, pc, #156	; (adr r3, 800b848 <__ieee754_rem_pio2+0x328>)
 800b7ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7b0:	ec51 0b18 	vmov	r0, r1, d8
 800b7b4:	f7f4 ff38 	bl	8000628 <__aeabi_dmul>
 800b7b8:	4604      	mov	r4, r0
 800b7ba:	460d      	mov	r5, r1
 800b7bc:	4602      	mov	r2, r0
 800b7be:	460b      	mov	r3, r1
 800b7c0:	4640      	mov	r0, r8
 800b7c2:	4649      	mov	r1, r9
 800b7c4:	f7f4 fd78 	bl	80002b8 <__aeabi_dsub>
 800b7c8:	4602      	mov	r2, r0
 800b7ca:	460b      	mov	r3, r1
 800b7cc:	4606      	mov	r6, r0
 800b7ce:	460f      	mov	r7, r1
 800b7d0:	4640      	mov	r0, r8
 800b7d2:	4649      	mov	r1, r9
 800b7d4:	f7f4 fd70 	bl	80002b8 <__aeabi_dsub>
 800b7d8:	4622      	mov	r2, r4
 800b7da:	462b      	mov	r3, r5
 800b7dc:	f7f4 fd6c 	bl	80002b8 <__aeabi_dsub>
 800b7e0:	a31b      	add	r3, pc, #108	; (adr r3, 800b850 <__ieee754_rem_pio2+0x330>)
 800b7e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7e6:	4604      	mov	r4, r0
 800b7e8:	460d      	mov	r5, r1
 800b7ea:	ec51 0b18 	vmov	r0, r1, d8
 800b7ee:	f7f4 ff1b 	bl	8000628 <__aeabi_dmul>
 800b7f2:	4622      	mov	r2, r4
 800b7f4:	462b      	mov	r3, r5
 800b7f6:	f7f4 fd5f 	bl	80002b8 <__aeabi_dsub>
 800b7fa:	4604      	mov	r4, r0
 800b7fc:	460d      	mov	r5, r1
 800b7fe:	e75f      	b.n	800b6c0 <__ieee754_rem_pio2+0x1a0>
 800b800:	4b1b      	ldr	r3, [pc, #108]	; (800b870 <__ieee754_rem_pio2+0x350>)
 800b802:	4598      	cmp	r8, r3
 800b804:	dd36      	ble.n	800b874 <__ieee754_rem_pio2+0x354>
 800b806:	ee10 2a10 	vmov	r2, s0
 800b80a:	462b      	mov	r3, r5
 800b80c:	4620      	mov	r0, r4
 800b80e:	4629      	mov	r1, r5
 800b810:	f7f4 fd52 	bl	80002b8 <__aeabi_dsub>
 800b814:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b818:	e9ca 0100 	strd	r0, r1, [sl]
 800b81c:	e694      	b.n	800b548 <__ieee754_rem_pio2+0x28>
 800b81e:	bf00      	nop
 800b820:	54400000 	.word	0x54400000
 800b824:	3ff921fb 	.word	0x3ff921fb
 800b828:	1a626331 	.word	0x1a626331
 800b82c:	3dd0b461 	.word	0x3dd0b461
 800b830:	1a600000 	.word	0x1a600000
 800b834:	3dd0b461 	.word	0x3dd0b461
 800b838:	2e037073 	.word	0x2e037073
 800b83c:	3ba3198a 	.word	0x3ba3198a
 800b840:	6dc9c883 	.word	0x6dc9c883
 800b844:	3fe45f30 	.word	0x3fe45f30
 800b848:	2e000000 	.word	0x2e000000
 800b84c:	3ba3198a 	.word	0x3ba3198a
 800b850:	252049c1 	.word	0x252049c1
 800b854:	397b839a 	.word	0x397b839a
 800b858:	3fe921fb 	.word	0x3fe921fb
 800b85c:	4002d97b 	.word	0x4002d97b
 800b860:	3ff921fb 	.word	0x3ff921fb
 800b864:	413921fb 	.word	0x413921fb
 800b868:	3fe00000 	.word	0x3fe00000
 800b86c:	0800cfa0 	.word	0x0800cfa0
 800b870:	7fefffff 	.word	0x7fefffff
 800b874:	ea4f 5428 	mov.w	r4, r8, asr #20
 800b878:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800b87c:	ee10 0a10 	vmov	r0, s0
 800b880:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800b884:	ee10 6a10 	vmov	r6, s0
 800b888:	460f      	mov	r7, r1
 800b88a:	f7f5 f97d 	bl	8000b88 <__aeabi_d2iz>
 800b88e:	f7f4 fe61 	bl	8000554 <__aeabi_i2d>
 800b892:	4602      	mov	r2, r0
 800b894:	460b      	mov	r3, r1
 800b896:	4630      	mov	r0, r6
 800b898:	4639      	mov	r1, r7
 800b89a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b89e:	f7f4 fd0b 	bl	80002b8 <__aeabi_dsub>
 800b8a2:	4b23      	ldr	r3, [pc, #140]	; (800b930 <__ieee754_rem_pio2+0x410>)
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	f7f4 febf 	bl	8000628 <__aeabi_dmul>
 800b8aa:	460f      	mov	r7, r1
 800b8ac:	4606      	mov	r6, r0
 800b8ae:	f7f5 f96b 	bl	8000b88 <__aeabi_d2iz>
 800b8b2:	f7f4 fe4f 	bl	8000554 <__aeabi_i2d>
 800b8b6:	4602      	mov	r2, r0
 800b8b8:	460b      	mov	r3, r1
 800b8ba:	4630      	mov	r0, r6
 800b8bc:	4639      	mov	r1, r7
 800b8be:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b8c2:	f7f4 fcf9 	bl	80002b8 <__aeabi_dsub>
 800b8c6:	4b1a      	ldr	r3, [pc, #104]	; (800b930 <__ieee754_rem_pio2+0x410>)
 800b8c8:	2200      	movs	r2, #0
 800b8ca:	f7f4 fead 	bl	8000628 <__aeabi_dmul>
 800b8ce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b8d2:	ad04      	add	r5, sp, #16
 800b8d4:	f04f 0803 	mov.w	r8, #3
 800b8d8:	46a9      	mov	r9, r5
 800b8da:	2600      	movs	r6, #0
 800b8dc:	2700      	movs	r7, #0
 800b8de:	4632      	mov	r2, r6
 800b8e0:	463b      	mov	r3, r7
 800b8e2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800b8e6:	46c3      	mov	fp, r8
 800b8e8:	3d08      	subs	r5, #8
 800b8ea:	f108 38ff 	add.w	r8, r8, #4294967295
 800b8ee:	f7f5 f903 	bl	8000af8 <__aeabi_dcmpeq>
 800b8f2:	2800      	cmp	r0, #0
 800b8f4:	d1f3      	bne.n	800b8de <__ieee754_rem_pio2+0x3be>
 800b8f6:	4b0f      	ldr	r3, [pc, #60]	; (800b934 <__ieee754_rem_pio2+0x414>)
 800b8f8:	9301      	str	r3, [sp, #4]
 800b8fa:	2302      	movs	r3, #2
 800b8fc:	9300      	str	r3, [sp, #0]
 800b8fe:	4622      	mov	r2, r4
 800b900:	465b      	mov	r3, fp
 800b902:	4651      	mov	r1, sl
 800b904:	4648      	mov	r0, r9
 800b906:	f000 f8df 	bl	800bac8 <__kernel_rem_pio2>
 800b90a:	9b02      	ldr	r3, [sp, #8]
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	4683      	mov	fp, r0
 800b910:	f6bf ae46 	bge.w	800b5a0 <__ieee754_rem_pio2+0x80>
 800b914:	e9da 2100 	ldrd	r2, r1, [sl]
 800b918:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b91c:	e9ca 2300 	strd	r2, r3, [sl]
 800b920:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800b924:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b928:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800b92c:	e73a      	b.n	800b7a4 <__ieee754_rem_pio2+0x284>
 800b92e:	bf00      	nop
 800b930:	41700000 	.word	0x41700000
 800b934:	0800d020 	.word	0x0800d020

0800b938 <__kernel_cos>:
 800b938:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b93c:	ec57 6b10 	vmov	r6, r7, d0
 800b940:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800b944:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800b948:	ed8d 1b00 	vstr	d1, [sp]
 800b94c:	da07      	bge.n	800b95e <__kernel_cos+0x26>
 800b94e:	ee10 0a10 	vmov	r0, s0
 800b952:	4639      	mov	r1, r7
 800b954:	f7f5 f918 	bl	8000b88 <__aeabi_d2iz>
 800b958:	2800      	cmp	r0, #0
 800b95a:	f000 8088 	beq.w	800ba6e <__kernel_cos+0x136>
 800b95e:	4632      	mov	r2, r6
 800b960:	463b      	mov	r3, r7
 800b962:	4630      	mov	r0, r6
 800b964:	4639      	mov	r1, r7
 800b966:	f7f4 fe5f 	bl	8000628 <__aeabi_dmul>
 800b96a:	4b51      	ldr	r3, [pc, #324]	; (800bab0 <__kernel_cos+0x178>)
 800b96c:	2200      	movs	r2, #0
 800b96e:	4604      	mov	r4, r0
 800b970:	460d      	mov	r5, r1
 800b972:	f7f4 fe59 	bl	8000628 <__aeabi_dmul>
 800b976:	a340      	add	r3, pc, #256	; (adr r3, 800ba78 <__kernel_cos+0x140>)
 800b978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b97c:	4682      	mov	sl, r0
 800b97e:	468b      	mov	fp, r1
 800b980:	4620      	mov	r0, r4
 800b982:	4629      	mov	r1, r5
 800b984:	f7f4 fe50 	bl	8000628 <__aeabi_dmul>
 800b988:	a33d      	add	r3, pc, #244	; (adr r3, 800ba80 <__kernel_cos+0x148>)
 800b98a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b98e:	f7f4 fc95 	bl	80002bc <__adddf3>
 800b992:	4622      	mov	r2, r4
 800b994:	462b      	mov	r3, r5
 800b996:	f7f4 fe47 	bl	8000628 <__aeabi_dmul>
 800b99a:	a33b      	add	r3, pc, #236	; (adr r3, 800ba88 <__kernel_cos+0x150>)
 800b99c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9a0:	f7f4 fc8a 	bl	80002b8 <__aeabi_dsub>
 800b9a4:	4622      	mov	r2, r4
 800b9a6:	462b      	mov	r3, r5
 800b9a8:	f7f4 fe3e 	bl	8000628 <__aeabi_dmul>
 800b9ac:	a338      	add	r3, pc, #224	; (adr r3, 800ba90 <__kernel_cos+0x158>)
 800b9ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9b2:	f7f4 fc83 	bl	80002bc <__adddf3>
 800b9b6:	4622      	mov	r2, r4
 800b9b8:	462b      	mov	r3, r5
 800b9ba:	f7f4 fe35 	bl	8000628 <__aeabi_dmul>
 800b9be:	a336      	add	r3, pc, #216	; (adr r3, 800ba98 <__kernel_cos+0x160>)
 800b9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9c4:	f7f4 fc78 	bl	80002b8 <__aeabi_dsub>
 800b9c8:	4622      	mov	r2, r4
 800b9ca:	462b      	mov	r3, r5
 800b9cc:	f7f4 fe2c 	bl	8000628 <__aeabi_dmul>
 800b9d0:	a333      	add	r3, pc, #204	; (adr r3, 800baa0 <__kernel_cos+0x168>)
 800b9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9d6:	f7f4 fc71 	bl	80002bc <__adddf3>
 800b9da:	4622      	mov	r2, r4
 800b9dc:	462b      	mov	r3, r5
 800b9de:	f7f4 fe23 	bl	8000628 <__aeabi_dmul>
 800b9e2:	4622      	mov	r2, r4
 800b9e4:	462b      	mov	r3, r5
 800b9e6:	f7f4 fe1f 	bl	8000628 <__aeabi_dmul>
 800b9ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9ee:	4604      	mov	r4, r0
 800b9f0:	460d      	mov	r5, r1
 800b9f2:	4630      	mov	r0, r6
 800b9f4:	4639      	mov	r1, r7
 800b9f6:	f7f4 fe17 	bl	8000628 <__aeabi_dmul>
 800b9fa:	460b      	mov	r3, r1
 800b9fc:	4602      	mov	r2, r0
 800b9fe:	4629      	mov	r1, r5
 800ba00:	4620      	mov	r0, r4
 800ba02:	f7f4 fc59 	bl	80002b8 <__aeabi_dsub>
 800ba06:	4b2b      	ldr	r3, [pc, #172]	; (800bab4 <__kernel_cos+0x17c>)
 800ba08:	4598      	cmp	r8, r3
 800ba0a:	4606      	mov	r6, r0
 800ba0c:	460f      	mov	r7, r1
 800ba0e:	dc10      	bgt.n	800ba32 <__kernel_cos+0xfa>
 800ba10:	4602      	mov	r2, r0
 800ba12:	460b      	mov	r3, r1
 800ba14:	4650      	mov	r0, sl
 800ba16:	4659      	mov	r1, fp
 800ba18:	f7f4 fc4e 	bl	80002b8 <__aeabi_dsub>
 800ba1c:	460b      	mov	r3, r1
 800ba1e:	4926      	ldr	r1, [pc, #152]	; (800bab8 <__kernel_cos+0x180>)
 800ba20:	4602      	mov	r2, r0
 800ba22:	2000      	movs	r0, #0
 800ba24:	f7f4 fc48 	bl	80002b8 <__aeabi_dsub>
 800ba28:	ec41 0b10 	vmov	d0, r0, r1
 800ba2c:	b003      	add	sp, #12
 800ba2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba32:	4b22      	ldr	r3, [pc, #136]	; (800babc <__kernel_cos+0x184>)
 800ba34:	4920      	ldr	r1, [pc, #128]	; (800bab8 <__kernel_cos+0x180>)
 800ba36:	4598      	cmp	r8, r3
 800ba38:	bfcc      	ite	gt
 800ba3a:	4d21      	ldrgt	r5, [pc, #132]	; (800bac0 <__kernel_cos+0x188>)
 800ba3c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800ba40:	2400      	movs	r4, #0
 800ba42:	4622      	mov	r2, r4
 800ba44:	462b      	mov	r3, r5
 800ba46:	2000      	movs	r0, #0
 800ba48:	f7f4 fc36 	bl	80002b8 <__aeabi_dsub>
 800ba4c:	4622      	mov	r2, r4
 800ba4e:	4680      	mov	r8, r0
 800ba50:	4689      	mov	r9, r1
 800ba52:	462b      	mov	r3, r5
 800ba54:	4650      	mov	r0, sl
 800ba56:	4659      	mov	r1, fp
 800ba58:	f7f4 fc2e 	bl	80002b8 <__aeabi_dsub>
 800ba5c:	4632      	mov	r2, r6
 800ba5e:	463b      	mov	r3, r7
 800ba60:	f7f4 fc2a 	bl	80002b8 <__aeabi_dsub>
 800ba64:	4602      	mov	r2, r0
 800ba66:	460b      	mov	r3, r1
 800ba68:	4640      	mov	r0, r8
 800ba6a:	4649      	mov	r1, r9
 800ba6c:	e7da      	b.n	800ba24 <__kernel_cos+0xec>
 800ba6e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800baa8 <__kernel_cos+0x170>
 800ba72:	e7db      	b.n	800ba2c <__kernel_cos+0xf4>
 800ba74:	f3af 8000 	nop.w
 800ba78:	be8838d4 	.word	0xbe8838d4
 800ba7c:	bda8fae9 	.word	0xbda8fae9
 800ba80:	bdb4b1c4 	.word	0xbdb4b1c4
 800ba84:	3e21ee9e 	.word	0x3e21ee9e
 800ba88:	809c52ad 	.word	0x809c52ad
 800ba8c:	3e927e4f 	.word	0x3e927e4f
 800ba90:	19cb1590 	.word	0x19cb1590
 800ba94:	3efa01a0 	.word	0x3efa01a0
 800ba98:	16c15177 	.word	0x16c15177
 800ba9c:	3f56c16c 	.word	0x3f56c16c
 800baa0:	5555554c 	.word	0x5555554c
 800baa4:	3fa55555 	.word	0x3fa55555
 800baa8:	00000000 	.word	0x00000000
 800baac:	3ff00000 	.word	0x3ff00000
 800bab0:	3fe00000 	.word	0x3fe00000
 800bab4:	3fd33332 	.word	0x3fd33332
 800bab8:	3ff00000 	.word	0x3ff00000
 800babc:	3fe90000 	.word	0x3fe90000
 800bac0:	3fd20000 	.word	0x3fd20000
 800bac4:	00000000 	.word	0x00000000

0800bac8 <__kernel_rem_pio2>:
 800bac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bacc:	ed2d 8b02 	vpush	{d8}
 800bad0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800bad4:	f112 0f14 	cmn.w	r2, #20
 800bad8:	9308      	str	r3, [sp, #32]
 800bada:	9101      	str	r1, [sp, #4]
 800badc:	4bc4      	ldr	r3, [pc, #784]	; (800bdf0 <__kernel_rem_pio2+0x328>)
 800bade:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800bae0:	900b      	str	r0, [sp, #44]	; 0x2c
 800bae2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bae6:	9302      	str	r3, [sp, #8]
 800bae8:	9b08      	ldr	r3, [sp, #32]
 800baea:	f103 33ff 	add.w	r3, r3, #4294967295
 800baee:	bfa8      	it	ge
 800baf0:	1ed4      	subge	r4, r2, #3
 800baf2:	9306      	str	r3, [sp, #24]
 800baf4:	bfb2      	itee	lt
 800baf6:	2400      	movlt	r4, #0
 800baf8:	2318      	movge	r3, #24
 800bafa:	fb94 f4f3 	sdivge	r4, r4, r3
 800bafe:	f06f 0317 	mvn.w	r3, #23
 800bb02:	fb04 3303 	mla	r3, r4, r3, r3
 800bb06:	eb03 0a02 	add.w	sl, r3, r2
 800bb0a:	9b02      	ldr	r3, [sp, #8]
 800bb0c:	9a06      	ldr	r2, [sp, #24]
 800bb0e:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800bde0 <__kernel_rem_pio2+0x318>
 800bb12:	eb03 0802 	add.w	r8, r3, r2
 800bb16:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800bb18:	1aa7      	subs	r7, r4, r2
 800bb1a:	ae22      	add	r6, sp, #136	; 0x88
 800bb1c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800bb20:	2500      	movs	r5, #0
 800bb22:	4545      	cmp	r5, r8
 800bb24:	dd13      	ble.n	800bb4e <__kernel_rem_pio2+0x86>
 800bb26:	9b08      	ldr	r3, [sp, #32]
 800bb28:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800bde0 <__kernel_rem_pio2+0x318>
 800bb2c:	aa22      	add	r2, sp, #136	; 0x88
 800bb2e:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800bb32:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800bb36:	f04f 0800 	mov.w	r8, #0
 800bb3a:	9b02      	ldr	r3, [sp, #8]
 800bb3c:	4598      	cmp	r8, r3
 800bb3e:	dc2f      	bgt.n	800bba0 <__kernel_rem_pio2+0xd8>
 800bb40:	ed8d 8b04 	vstr	d8, [sp, #16]
 800bb44:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800bb48:	462f      	mov	r7, r5
 800bb4a:	2600      	movs	r6, #0
 800bb4c:	e01b      	b.n	800bb86 <__kernel_rem_pio2+0xbe>
 800bb4e:	42ef      	cmn	r7, r5
 800bb50:	d407      	bmi.n	800bb62 <__kernel_rem_pio2+0x9a>
 800bb52:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800bb56:	f7f4 fcfd 	bl	8000554 <__aeabi_i2d>
 800bb5a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800bb5e:	3501      	adds	r5, #1
 800bb60:	e7df      	b.n	800bb22 <__kernel_rem_pio2+0x5a>
 800bb62:	ec51 0b18 	vmov	r0, r1, d8
 800bb66:	e7f8      	b.n	800bb5a <__kernel_rem_pio2+0x92>
 800bb68:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bb6c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800bb70:	f7f4 fd5a 	bl	8000628 <__aeabi_dmul>
 800bb74:	4602      	mov	r2, r0
 800bb76:	460b      	mov	r3, r1
 800bb78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb7c:	f7f4 fb9e 	bl	80002bc <__adddf3>
 800bb80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bb84:	3601      	adds	r6, #1
 800bb86:	9b06      	ldr	r3, [sp, #24]
 800bb88:	429e      	cmp	r6, r3
 800bb8a:	f1a7 0708 	sub.w	r7, r7, #8
 800bb8e:	ddeb      	ble.n	800bb68 <__kernel_rem_pio2+0xa0>
 800bb90:	ed9d 7b04 	vldr	d7, [sp, #16]
 800bb94:	f108 0801 	add.w	r8, r8, #1
 800bb98:	ecab 7b02 	vstmia	fp!, {d7}
 800bb9c:	3508      	adds	r5, #8
 800bb9e:	e7cc      	b.n	800bb3a <__kernel_rem_pio2+0x72>
 800bba0:	9b02      	ldr	r3, [sp, #8]
 800bba2:	aa0e      	add	r2, sp, #56	; 0x38
 800bba4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bba8:	930d      	str	r3, [sp, #52]	; 0x34
 800bbaa:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800bbac:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800bbb0:	9c02      	ldr	r4, [sp, #8]
 800bbb2:	930c      	str	r3, [sp, #48]	; 0x30
 800bbb4:	00e3      	lsls	r3, r4, #3
 800bbb6:	930a      	str	r3, [sp, #40]	; 0x28
 800bbb8:	ab9a      	add	r3, sp, #616	; 0x268
 800bbba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bbbe:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800bbc2:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800bbc6:	ab72      	add	r3, sp, #456	; 0x1c8
 800bbc8:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800bbcc:	46c3      	mov	fp, r8
 800bbce:	46a1      	mov	r9, r4
 800bbd0:	f1b9 0f00 	cmp.w	r9, #0
 800bbd4:	f1a5 0508 	sub.w	r5, r5, #8
 800bbd8:	dc77      	bgt.n	800bcca <__kernel_rem_pio2+0x202>
 800bbda:	ec47 6b10 	vmov	d0, r6, r7
 800bbde:	4650      	mov	r0, sl
 800bbe0:	f000 fdae 	bl	800c740 <scalbn>
 800bbe4:	ec57 6b10 	vmov	r6, r7, d0
 800bbe8:	2200      	movs	r2, #0
 800bbea:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800bbee:	ee10 0a10 	vmov	r0, s0
 800bbf2:	4639      	mov	r1, r7
 800bbf4:	f7f4 fd18 	bl	8000628 <__aeabi_dmul>
 800bbf8:	ec41 0b10 	vmov	d0, r0, r1
 800bbfc:	f000 fd20 	bl	800c640 <floor>
 800bc00:	4b7c      	ldr	r3, [pc, #496]	; (800bdf4 <__kernel_rem_pio2+0x32c>)
 800bc02:	ec51 0b10 	vmov	r0, r1, d0
 800bc06:	2200      	movs	r2, #0
 800bc08:	f7f4 fd0e 	bl	8000628 <__aeabi_dmul>
 800bc0c:	4602      	mov	r2, r0
 800bc0e:	460b      	mov	r3, r1
 800bc10:	4630      	mov	r0, r6
 800bc12:	4639      	mov	r1, r7
 800bc14:	f7f4 fb50 	bl	80002b8 <__aeabi_dsub>
 800bc18:	460f      	mov	r7, r1
 800bc1a:	4606      	mov	r6, r0
 800bc1c:	f7f4 ffb4 	bl	8000b88 <__aeabi_d2iz>
 800bc20:	9004      	str	r0, [sp, #16]
 800bc22:	f7f4 fc97 	bl	8000554 <__aeabi_i2d>
 800bc26:	4602      	mov	r2, r0
 800bc28:	460b      	mov	r3, r1
 800bc2a:	4630      	mov	r0, r6
 800bc2c:	4639      	mov	r1, r7
 800bc2e:	f7f4 fb43 	bl	80002b8 <__aeabi_dsub>
 800bc32:	f1ba 0f00 	cmp.w	sl, #0
 800bc36:	4606      	mov	r6, r0
 800bc38:	460f      	mov	r7, r1
 800bc3a:	dd6d      	ble.n	800bd18 <__kernel_rem_pio2+0x250>
 800bc3c:	1e62      	subs	r2, r4, #1
 800bc3e:	ab0e      	add	r3, sp, #56	; 0x38
 800bc40:	9d04      	ldr	r5, [sp, #16]
 800bc42:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800bc46:	f1ca 0118 	rsb	r1, sl, #24
 800bc4a:	fa40 f301 	asr.w	r3, r0, r1
 800bc4e:	441d      	add	r5, r3
 800bc50:	408b      	lsls	r3, r1
 800bc52:	1ac0      	subs	r0, r0, r3
 800bc54:	ab0e      	add	r3, sp, #56	; 0x38
 800bc56:	9504      	str	r5, [sp, #16]
 800bc58:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800bc5c:	f1ca 0317 	rsb	r3, sl, #23
 800bc60:	fa40 fb03 	asr.w	fp, r0, r3
 800bc64:	f1bb 0f00 	cmp.w	fp, #0
 800bc68:	dd65      	ble.n	800bd36 <__kernel_rem_pio2+0x26e>
 800bc6a:	9b04      	ldr	r3, [sp, #16]
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	3301      	adds	r3, #1
 800bc70:	9304      	str	r3, [sp, #16]
 800bc72:	4615      	mov	r5, r2
 800bc74:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800bc78:	4294      	cmp	r4, r2
 800bc7a:	f300 809c 	bgt.w	800bdb6 <__kernel_rem_pio2+0x2ee>
 800bc7e:	f1ba 0f00 	cmp.w	sl, #0
 800bc82:	dd07      	ble.n	800bc94 <__kernel_rem_pio2+0x1cc>
 800bc84:	f1ba 0f01 	cmp.w	sl, #1
 800bc88:	f000 80c0 	beq.w	800be0c <__kernel_rem_pio2+0x344>
 800bc8c:	f1ba 0f02 	cmp.w	sl, #2
 800bc90:	f000 80c6 	beq.w	800be20 <__kernel_rem_pio2+0x358>
 800bc94:	f1bb 0f02 	cmp.w	fp, #2
 800bc98:	d14d      	bne.n	800bd36 <__kernel_rem_pio2+0x26e>
 800bc9a:	4632      	mov	r2, r6
 800bc9c:	463b      	mov	r3, r7
 800bc9e:	4956      	ldr	r1, [pc, #344]	; (800bdf8 <__kernel_rem_pio2+0x330>)
 800bca0:	2000      	movs	r0, #0
 800bca2:	f7f4 fb09 	bl	80002b8 <__aeabi_dsub>
 800bca6:	4606      	mov	r6, r0
 800bca8:	460f      	mov	r7, r1
 800bcaa:	2d00      	cmp	r5, #0
 800bcac:	d043      	beq.n	800bd36 <__kernel_rem_pio2+0x26e>
 800bcae:	4650      	mov	r0, sl
 800bcb0:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800bde8 <__kernel_rem_pio2+0x320>
 800bcb4:	f000 fd44 	bl	800c740 <scalbn>
 800bcb8:	4630      	mov	r0, r6
 800bcba:	4639      	mov	r1, r7
 800bcbc:	ec53 2b10 	vmov	r2, r3, d0
 800bcc0:	f7f4 fafa 	bl	80002b8 <__aeabi_dsub>
 800bcc4:	4606      	mov	r6, r0
 800bcc6:	460f      	mov	r7, r1
 800bcc8:	e035      	b.n	800bd36 <__kernel_rem_pio2+0x26e>
 800bcca:	4b4c      	ldr	r3, [pc, #304]	; (800bdfc <__kernel_rem_pio2+0x334>)
 800bccc:	2200      	movs	r2, #0
 800bcce:	4630      	mov	r0, r6
 800bcd0:	4639      	mov	r1, r7
 800bcd2:	f7f4 fca9 	bl	8000628 <__aeabi_dmul>
 800bcd6:	f7f4 ff57 	bl	8000b88 <__aeabi_d2iz>
 800bcda:	f7f4 fc3b 	bl	8000554 <__aeabi_i2d>
 800bcde:	4602      	mov	r2, r0
 800bce0:	460b      	mov	r3, r1
 800bce2:	ec43 2b18 	vmov	d8, r2, r3
 800bce6:	4b46      	ldr	r3, [pc, #280]	; (800be00 <__kernel_rem_pio2+0x338>)
 800bce8:	2200      	movs	r2, #0
 800bcea:	f7f4 fc9d 	bl	8000628 <__aeabi_dmul>
 800bcee:	4602      	mov	r2, r0
 800bcf0:	460b      	mov	r3, r1
 800bcf2:	4630      	mov	r0, r6
 800bcf4:	4639      	mov	r1, r7
 800bcf6:	f7f4 fadf 	bl	80002b8 <__aeabi_dsub>
 800bcfa:	f7f4 ff45 	bl	8000b88 <__aeabi_d2iz>
 800bcfe:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bd02:	f84b 0b04 	str.w	r0, [fp], #4
 800bd06:	ec51 0b18 	vmov	r0, r1, d8
 800bd0a:	f7f4 fad7 	bl	80002bc <__adddf3>
 800bd0e:	f109 39ff 	add.w	r9, r9, #4294967295
 800bd12:	4606      	mov	r6, r0
 800bd14:	460f      	mov	r7, r1
 800bd16:	e75b      	b.n	800bbd0 <__kernel_rem_pio2+0x108>
 800bd18:	d106      	bne.n	800bd28 <__kernel_rem_pio2+0x260>
 800bd1a:	1e63      	subs	r3, r4, #1
 800bd1c:	aa0e      	add	r2, sp, #56	; 0x38
 800bd1e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800bd22:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800bd26:	e79d      	b.n	800bc64 <__kernel_rem_pio2+0x19c>
 800bd28:	4b36      	ldr	r3, [pc, #216]	; (800be04 <__kernel_rem_pio2+0x33c>)
 800bd2a:	2200      	movs	r2, #0
 800bd2c:	f7f4 ff02 	bl	8000b34 <__aeabi_dcmpge>
 800bd30:	2800      	cmp	r0, #0
 800bd32:	d13d      	bne.n	800bdb0 <__kernel_rem_pio2+0x2e8>
 800bd34:	4683      	mov	fp, r0
 800bd36:	2200      	movs	r2, #0
 800bd38:	2300      	movs	r3, #0
 800bd3a:	4630      	mov	r0, r6
 800bd3c:	4639      	mov	r1, r7
 800bd3e:	f7f4 fedb 	bl	8000af8 <__aeabi_dcmpeq>
 800bd42:	2800      	cmp	r0, #0
 800bd44:	f000 80c0 	beq.w	800bec8 <__kernel_rem_pio2+0x400>
 800bd48:	1e65      	subs	r5, r4, #1
 800bd4a:	462b      	mov	r3, r5
 800bd4c:	2200      	movs	r2, #0
 800bd4e:	9902      	ldr	r1, [sp, #8]
 800bd50:	428b      	cmp	r3, r1
 800bd52:	da6c      	bge.n	800be2e <__kernel_rem_pio2+0x366>
 800bd54:	2a00      	cmp	r2, #0
 800bd56:	f000 8089 	beq.w	800be6c <__kernel_rem_pio2+0x3a4>
 800bd5a:	ab0e      	add	r3, sp, #56	; 0x38
 800bd5c:	f1aa 0a18 	sub.w	sl, sl, #24
 800bd60:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	f000 80ad 	beq.w	800bec4 <__kernel_rem_pio2+0x3fc>
 800bd6a:	4650      	mov	r0, sl
 800bd6c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800bde8 <__kernel_rem_pio2+0x320>
 800bd70:	f000 fce6 	bl	800c740 <scalbn>
 800bd74:	ab9a      	add	r3, sp, #616	; 0x268
 800bd76:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800bd7a:	ec57 6b10 	vmov	r6, r7, d0
 800bd7e:	00ec      	lsls	r4, r5, #3
 800bd80:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800bd84:	46aa      	mov	sl, r5
 800bd86:	f1ba 0f00 	cmp.w	sl, #0
 800bd8a:	f280 80d6 	bge.w	800bf3a <__kernel_rem_pio2+0x472>
 800bd8e:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800bde0 <__kernel_rem_pio2+0x318>
 800bd92:	462e      	mov	r6, r5
 800bd94:	2e00      	cmp	r6, #0
 800bd96:	f2c0 8104 	blt.w	800bfa2 <__kernel_rem_pio2+0x4da>
 800bd9a:	ab72      	add	r3, sp, #456	; 0x1c8
 800bd9c:	ed8d 8b06 	vstr	d8, [sp, #24]
 800bda0:	f8df a064 	ldr.w	sl, [pc, #100]	; 800be08 <__kernel_rem_pio2+0x340>
 800bda4:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800bda8:	f04f 0800 	mov.w	r8, #0
 800bdac:	1baf      	subs	r7, r5, r6
 800bdae:	e0ea      	b.n	800bf86 <__kernel_rem_pio2+0x4be>
 800bdb0:	f04f 0b02 	mov.w	fp, #2
 800bdb4:	e759      	b.n	800bc6a <__kernel_rem_pio2+0x1a2>
 800bdb6:	f8d8 3000 	ldr.w	r3, [r8]
 800bdba:	b955      	cbnz	r5, 800bdd2 <__kernel_rem_pio2+0x30a>
 800bdbc:	b123      	cbz	r3, 800bdc8 <__kernel_rem_pio2+0x300>
 800bdbe:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800bdc2:	f8c8 3000 	str.w	r3, [r8]
 800bdc6:	2301      	movs	r3, #1
 800bdc8:	3201      	adds	r2, #1
 800bdca:	f108 0804 	add.w	r8, r8, #4
 800bdce:	461d      	mov	r5, r3
 800bdd0:	e752      	b.n	800bc78 <__kernel_rem_pio2+0x1b0>
 800bdd2:	1acb      	subs	r3, r1, r3
 800bdd4:	f8c8 3000 	str.w	r3, [r8]
 800bdd8:	462b      	mov	r3, r5
 800bdda:	e7f5      	b.n	800bdc8 <__kernel_rem_pio2+0x300>
 800bddc:	f3af 8000 	nop.w
	...
 800bdec:	3ff00000 	.word	0x3ff00000
 800bdf0:	0800d168 	.word	0x0800d168
 800bdf4:	40200000 	.word	0x40200000
 800bdf8:	3ff00000 	.word	0x3ff00000
 800bdfc:	3e700000 	.word	0x3e700000
 800be00:	41700000 	.word	0x41700000
 800be04:	3fe00000 	.word	0x3fe00000
 800be08:	0800d128 	.word	0x0800d128
 800be0c:	1e62      	subs	r2, r4, #1
 800be0e:	ab0e      	add	r3, sp, #56	; 0x38
 800be10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be14:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800be18:	a90e      	add	r1, sp, #56	; 0x38
 800be1a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800be1e:	e739      	b.n	800bc94 <__kernel_rem_pio2+0x1cc>
 800be20:	1e62      	subs	r2, r4, #1
 800be22:	ab0e      	add	r3, sp, #56	; 0x38
 800be24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be28:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800be2c:	e7f4      	b.n	800be18 <__kernel_rem_pio2+0x350>
 800be2e:	a90e      	add	r1, sp, #56	; 0x38
 800be30:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800be34:	3b01      	subs	r3, #1
 800be36:	430a      	orrs	r2, r1
 800be38:	e789      	b.n	800bd4e <__kernel_rem_pio2+0x286>
 800be3a:	3301      	adds	r3, #1
 800be3c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800be40:	2900      	cmp	r1, #0
 800be42:	d0fa      	beq.n	800be3a <__kernel_rem_pio2+0x372>
 800be44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800be46:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800be4a:	446a      	add	r2, sp
 800be4c:	3a98      	subs	r2, #152	; 0x98
 800be4e:	920a      	str	r2, [sp, #40]	; 0x28
 800be50:	9a08      	ldr	r2, [sp, #32]
 800be52:	18e3      	adds	r3, r4, r3
 800be54:	18a5      	adds	r5, r4, r2
 800be56:	aa22      	add	r2, sp, #136	; 0x88
 800be58:	f104 0801 	add.w	r8, r4, #1
 800be5c:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800be60:	9304      	str	r3, [sp, #16]
 800be62:	9b04      	ldr	r3, [sp, #16]
 800be64:	4543      	cmp	r3, r8
 800be66:	da04      	bge.n	800be72 <__kernel_rem_pio2+0x3aa>
 800be68:	461c      	mov	r4, r3
 800be6a:	e6a3      	b.n	800bbb4 <__kernel_rem_pio2+0xec>
 800be6c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800be6e:	2301      	movs	r3, #1
 800be70:	e7e4      	b.n	800be3c <__kernel_rem_pio2+0x374>
 800be72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800be74:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800be78:	f7f4 fb6c 	bl	8000554 <__aeabi_i2d>
 800be7c:	e8e5 0102 	strd	r0, r1, [r5], #8
 800be80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be82:	46ab      	mov	fp, r5
 800be84:	461c      	mov	r4, r3
 800be86:	f04f 0900 	mov.w	r9, #0
 800be8a:	2600      	movs	r6, #0
 800be8c:	2700      	movs	r7, #0
 800be8e:	9b06      	ldr	r3, [sp, #24]
 800be90:	4599      	cmp	r9, r3
 800be92:	dd06      	ble.n	800bea2 <__kernel_rem_pio2+0x3da>
 800be94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be96:	e8e3 6702 	strd	r6, r7, [r3], #8
 800be9a:	f108 0801 	add.w	r8, r8, #1
 800be9e:	930a      	str	r3, [sp, #40]	; 0x28
 800bea0:	e7df      	b.n	800be62 <__kernel_rem_pio2+0x39a>
 800bea2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800bea6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800beaa:	f7f4 fbbd 	bl	8000628 <__aeabi_dmul>
 800beae:	4602      	mov	r2, r0
 800beb0:	460b      	mov	r3, r1
 800beb2:	4630      	mov	r0, r6
 800beb4:	4639      	mov	r1, r7
 800beb6:	f7f4 fa01 	bl	80002bc <__adddf3>
 800beba:	f109 0901 	add.w	r9, r9, #1
 800bebe:	4606      	mov	r6, r0
 800bec0:	460f      	mov	r7, r1
 800bec2:	e7e4      	b.n	800be8e <__kernel_rem_pio2+0x3c6>
 800bec4:	3d01      	subs	r5, #1
 800bec6:	e748      	b.n	800bd5a <__kernel_rem_pio2+0x292>
 800bec8:	ec47 6b10 	vmov	d0, r6, r7
 800becc:	f1ca 0000 	rsb	r0, sl, #0
 800bed0:	f000 fc36 	bl	800c740 <scalbn>
 800bed4:	ec57 6b10 	vmov	r6, r7, d0
 800bed8:	4ba0      	ldr	r3, [pc, #640]	; (800c15c <__kernel_rem_pio2+0x694>)
 800beda:	ee10 0a10 	vmov	r0, s0
 800bede:	2200      	movs	r2, #0
 800bee0:	4639      	mov	r1, r7
 800bee2:	f7f4 fe27 	bl	8000b34 <__aeabi_dcmpge>
 800bee6:	b1f8      	cbz	r0, 800bf28 <__kernel_rem_pio2+0x460>
 800bee8:	4b9d      	ldr	r3, [pc, #628]	; (800c160 <__kernel_rem_pio2+0x698>)
 800beea:	2200      	movs	r2, #0
 800beec:	4630      	mov	r0, r6
 800beee:	4639      	mov	r1, r7
 800bef0:	f7f4 fb9a 	bl	8000628 <__aeabi_dmul>
 800bef4:	f7f4 fe48 	bl	8000b88 <__aeabi_d2iz>
 800bef8:	4680      	mov	r8, r0
 800befa:	f7f4 fb2b 	bl	8000554 <__aeabi_i2d>
 800befe:	4b97      	ldr	r3, [pc, #604]	; (800c15c <__kernel_rem_pio2+0x694>)
 800bf00:	2200      	movs	r2, #0
 800bf02:	f7f4 fb91 	bl	8000628 <__aeabi_dmul>
 800bf06:	460b      	mov	r3, r1
 800bf08:	4602      	mov	r2, r0
 800bf0a:	4639      	mov	r1, r7
 800bf0c:	4630      	mov	r0, r6
 800bf0e:	f7f4 f9d3 	bl	80002b8 <__aeabi_dsub>
 800bf12:	f7f4 fe39 	bl	8000b88 <__aeabi_d2iz>
 800bf16:	1c65      	adds	r5, r4, #1
 800bf18:	ab0e      	add	r3, sp, #56	; 0x38
 800bf1a:	f10a 0a18 	add.w	sl, sl, #24
 800bf1e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800bf22:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800bf26:	e720      	b.n	800bd6a <__kernel_rem_pio2+0x2a2>
 800bf28:	4630      	mov	r0, r6
 800bf2a:	4639      	mov	r1, r7
 800bf2c:	f7f4 fe2c 	bl	8000b88 <__aeabi_d2iz>
 800bf30:	ab0e      	add	r3, sp, #56	; 0x38
 800bf32:	4625      	mov	r5, r4
 800bf34:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800bf38:	e717      	b.n	800bd6a <__kernel_rem_pio2+0x2a2>
 800bf3a:	ab0e      	add	r3, sp, #56	; 0x38
 800bf3c:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800bf40:	f7f4 fb08 	bl	8000554 <__aeabi_i2d>
 800bf44:	4632      	mov	r2, r6
 800bf46:	463b      	mov	r3, r7
 800bf48:	f7f4 fb6e 	bl	8000628 <__aeabi_dmul>
 800bf4c:	4b84      	ldr	r3, [pc, #528]	; (800c160 <__kernel_rem_pio2+0x698>)
 800bf4e:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800bf52:	2200      	movs	r2, #0
 800bf54:	4630      	mov	r0, r6
 800bf56:	4639      	mov	r1, r7
 800bf58:	f7f4 fb66 	bl	8000628 <__aeabi_dmul>
 800bf5c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bf60:	4606      	mov	r6, r0
 800bf62:	460f      	mov	r7, r1
 800bf64:	e70f      	b.n	800bd86 <__kernel_rem_pio2+0x2be>
 800bf66:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800bf6a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800bf6e:	f7f4 fb5b 	bl	8000628 <__aeabi_dmul>
 800bf72:	4602      	mov	r2, r0
 800bf74:	460b      	mov	r3, r1
 800bf76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bf7a:	f7f4 f99f 	bl	80002bc <__adddf3>
 800bf7e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bf82:	f108 0801 	add.w	r8, r8, #1
 800bf86:	9b02      	ldr	r3, [sp, #8]
 800bf88:	4598      	cmp	r8, r3
 800bf8a:	dc01      	bgt.n	800bf90 <__kernel_rem_pio2+0x4c8>
 800bf8c:	45b8      	cmp	r8, r7
 800bf8e:	ddea      	ble.n	800bf66 <__kernel_rem_pio2+0x49e>
 800bf90:	ed9d 7b06 	vldr	d7, [sp, #24]
 800bf94:	ab4a      	add	r3, sp, #296	; 0x128
 800bf96:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800bf9a:	ed87 7b00 	vstr	d7, [r7]
 800bf9e:	3e01      	subs	r6, #1
 800bfa0:	e6f8      	b.n	800bd94 <__kernel_rem_pio2+0x2cc>
 800bfa2:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800bfa4:	2b02      	cmp	r3, #2
 800bfa6:	dc0b      	bgt.n	800bfc0 <__kernel_rem_pio2+0x4f8>
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	dc35      	bgt.n	800c018 <__kernel_rem_pio2+0x550>
 800bfac:	d059      	beq.n	800c062 <__kernel_rem_pio2+0x59a>
 800bfae:	9b04      	ldr	r3, [sp, #16]
 800bfb0:	f003 0007 	and.w	r0, r3, #7
 800bfb4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800bfb8:	ecbd 8b02 	vpop	{d8}
 800bfbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfc0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800bfc2:	2b03      	cmp	r3, #3
 800bfc4:	d1f3      	bne.n	800bfae <__kernel_rem_pio2+0x4e6>
 800bfc6:	ab4a      	add	r3, sp, #296	; 0x128
 800bfc8:	4423      	add	r3, r4
 800bfca:	9306      	str	r3, [sp, #24]
 800bfcc:	461c      	mov	r4, r3
 800bfce:	469a      	mov	sl, r3
 800bfd0:	9502      	str	r5, [sp, #8]
 800bfd2:	9b02      	ldr	r3, [sp, #8]
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	f1aa 0a08 	sub.w	sl, sl, #8
 800bfda:	dc6b      	bgt.n	800c0b4 <__kernel_rem_pio2+0x5ec>
 800bfdc:	46aa      	mov	sl, r5
 800bfde:	f1ba 0f01 	cmp.w	sl, #1
 800bfe2:	f1a4 0408 	sub.w	r4, r4, #8
 800bfe6:	f300 8085 	bgt.w	800c0f4 <__kernel_rem_pio2+0x62c>
 800bfea:	9c06      	ldr	r4, [sp, #24]
 800bfec:	2000      	movs	r0, #0
 800bfee:	3408      	adds	r4, #8
 800bff0:	2100      	movs	r1, #0
 800bff2:	2d01      	cmp	r5, #1
 800bff4:	f300 809d 	bgt.w	800c132 <__kernel_rem_pio2+0x66a>
 800bff8:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800bffc:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800c000:	f1bb 0f00 	cmp.w	fp, #0
 800c004:	f040 809b 	bne.w	800c13e <__kernel_rem_pio2+0x676>
 800c008:	9b01      	ldr	r3, [sp, #4]
 800c00a:	e9c3 5600 	strd	r5, r6, [r3]
 800c00e:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800c012:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c016:	e7ca      	b.n	800bfae <__kernel_rem_pio2+0x4e6>
 800c018:	3408      	adds	r4, #8
 800c01a:	ab4a      	add	r3, sp, #296	; 0x128
 800c01c:	441c      	add	r4, r3
 800c01e:	462e      	mov	r6, r5
 800c020:	2000      	movs	r0, #0
 800c022:	2100      	movs	r1, #0
 800c024:	2e00      	cmp	r6, #0
 800c026:	da36      	bge.n	800c096 <__kernel_rem_pio2+0x5ce>
 800c028:	f1bb 0f00 	cmp.w	fp, #0
 800c02c:	d039      	beq.n	800c0a2 <__kernel_rem_pio2+0x5da>
 800c02e:	4602      	mov	r2, r0
 800c030:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c034:	9c01      	ldr	r4, [sp, #4]
 800c036:	e9c4 2300 	strd	r2, r3, [r4]
 800c03a:	4602      	mov	r2, r0
 800c03c:	460b      	mov	r3, r1
 800c03e:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800c042:	f7f4 f939 	bl	80002b8 <__aeabi_dsub>
 800c046:	ae4c      	add	r6, sp, #304	; 0x130
 800c048:	2401      	movs	r4, #1
 800c04a:	42a5      	cmp	r5, r4
 800c04c:	da2c      	bge.n	800c0a8 <__kernel_rem_pio2+0x5e0>
 800c04e:	f1bb 0f00 	cmp.w	fp, #0
 800c052:	d002      	beq.n	800c05a <__kernel_rem_pio2+0x592>
 800c054:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c058:	4619      	mov	r1, r3
 800c05a:	9b01      	ldr	r3, [sp, #4]
 800c05c:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c060:	e7a5      	b.n	800bfae <__kernel_rem_pio2+0x4e6>
 800c062:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800c066:	eb0d 0403 	add.w	r4, sp, r3
 800c06a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800c06e:	2000      	movs	r0, #0
 800c070:	2100      	movs	r1, #0
 800c072:	2d00      	cmp	r5, #0
 800c074:	da09      	bge.n	800c08a <__kernel_rem_pio2+0x5c2>
 800c076:	f1bb 0f00 	cmp.w	fp, #0
 800c07a:	d002      	beq.n	800c082 <__kernel_rem_pio2+0x5ba>
 800c07c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c080:	4619      	mov	r1, r3
 800c082:	9b01      	ldr	r3, [sp, #4]
 800c084:	e9c3 0100 	strd	r0, r1, [r3]
 800c088:	e791      	b.n	800bfae <__kernel_rem_pio2+0x4e6>
 800c08a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c08e:	f7f4 f915 	bl	80002bc <__adddf3>
 800c092:	3d01      	subs	r5, #1
 800c094:	e7ed      	b.n	800c072 <__kernel_rem_pio2+0x5aa>
 800c096:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c09a:	f7f4 f90f 	bl	80002bc <__adddf3>
 800c09e:	3e01      	subs	r6, #1
 800c0a0:	e7c0      	b.n	800c024 <__kernel_rem_pio2+0x55c>
 800c0a2:	4602      	mov	r2, r0
 800c0a4:	460b      	mov	r3, r1
 800c0a6:	e7c5      	b.n	800c034 <__kernel_rem_pio2+0x56c>
 800c0a8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800c0ac:	f7f4 f906 	bl	80002bc <__adddf3>
 800c0b0:	3401      	adds	r4, #1
 800c0b2:	e7ca      	b.n	800c04a <__kernel_rem_pio2+0x582>
 800c0b4:	e9da 8900 	ldrd	r8, r9, [sl]
 800c0b8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800c0bc:	9b02      	ldr	r3, [sp, #8]
 800c0be:	3b01      	subs	r3, #1
 800c0c0:	9302      	str	r3, [sp, #8]
 800c0c2:	4632      	mov	r2, r6
 800c0c4:	463b      	mov	r3, r7
 800c0c6:	4640      	mov	r0, r8
 800c0c8:	4649      	mov	r1, r9
 800c0ca:	f7f4 f8f7 	bl	80002bc <__adddf3>
 800c0ce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c0d2:	4602      	mov	r2, r0
 800c0d4:	460b      	mov	r3, r1
 800c0d6:	4640      	mov	r0, r8
 800c0d8:	4649      	mov	r1, r9
 800c0da:	f7f4 f8ed 	bl	80002b8 <__aeabi_dsub>
 800c0de:	4632      	mov	r2, r6
 800c0e0:	463b      	mov	r3, r7
 800c0e2:	f7f4 f8eb 	bl	80002bc <__adddf3>
 800c0e6:	ed9d 7b08 	vldr	d7, [sp, #32]
 800c0ea:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c0ee:	ed8a 7b00 	vstr	d7, [sl]
 800c0f2:	e76e      	b.n	800bfd2 <__kernel_rem_pio2+0x50a>
 800c0f4:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c0f8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800c0fc:	4640      	mov	r0, r8
 800c0fe:	4632      	mov	r2, r6
 800c100:	463b      	mov	r3, r7
 800c102:	4649      	mov	r1, r9
 800c104:	f7f4 f8da 	bl	80002bc <__adddf3>
 800c108:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c10c:	4602      	mov	r2, r0
 800c10e:	460b      	mov	r3, r1
 800c110:	4640      	mov	r0, r8
 800c112:	4649      	mov	r1, r9
 800c114:	f7f4 f8d0 	bl	80002b8 <__aeabi_dsub>
 800c118:	4632      	mov	r2, r6
 800c11a:	463b      	mov	r3, r7
 800c11c:	f7f4 f8ce 	bl	80002bc <__adddf3>
 800c120:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c124:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c128:	ed84 7b00 	vstr	d7, [r4]
 800c12c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c130:	e755      	b.n	800bfde <__kernel_rem_pio2+0x516>
 800c132:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c136:	f7f4 f8c1 	bl	80002bc <__adddf3>
 800c13a:	3d01      	subs	r5, #1
 800c13c:	e759      	b.n	800bff2 <__kernel_rem_pio2+0x52a>
 800c13e:	9b01      	ldr	r3, [sp, #4]
 800c140:	9a01      	ldr	r2, [sp, #4]
 800c142:	601d      	str	r5, [r3, #0]
 800c144:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800c148:	605c      	str	r4, [r3, #4]
 800c14a:	609f      	str	r7, [r3, #8]
 800c14c:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800c150:	60d3      	str	r3, [r2, #12]
 800c152:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c156:	6110      	str	r0, [r2, #16]
 800c158:	6153      	str	r3, [r2, #20]
 800c15a:	e728      	b.n	800bfae <__kernel_rem_pio2+0x4e6>
 800c15c:	41700000 	.word	0x41700000
 800c160:	3e700000 	.word	0x3e700000
 800c164:	00000000 	.word	0x00000000

0800c168 <__kernel_sin>:
 800c168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c16c:	ed2d 8b04 	vpush	{d8-d9}
 800c170:	eeb0 8a41 	vmov.f32	s16, s2
 800c174:	eef0 8a61 	vmov.f32	s17, s3
 800c178:	ec55 4b10 	vmov	r4, r5, d0
 800c17c:	b083      	sub	sp, #12
 800c17e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c182:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800c186:	9001      	str	r0, [sp, #4]
 800c188:	da06      	bge.n	800c198 <__kernel_sin+0x30>
 800c18a:	ee10 0a10 	vmov	r0, s0
 800c18e:	4629      	mov	r1, r5
 800c190:	f7f4 fcfa 	bl	8000b88 <__aeabi_d2iz>
 800c194:	2800      	cmp	r0, #0
 800c196:	d051      	beq.n	800c23c <__kernel_sin+0xd4>
 800c198:	4622      	mov	r2, r4
 800c19a:	462b      	mov	r3, r5
 800c19c:	4620      	mov	r0, r4
 800c19e:	4629      	mov	r1, r5
 800c1a0:	f7f4 fa42 	bl	8000628 <__aeabi_dmul>
 800c1a4:	4682      	mov	sl, r0
 800c1a6:	468b      	mov	fp, r1
 800c1a8:	4602      	mov	r2, r0
 800c1aa:	460b      	mov	r3, r1
 800c1ac:	4620      	mov	r0, r4
 800c1ae:	4629      	mov	r1, r5
 800c1b0:	f7f4 fa3a 	bl	8000628 <__aeabi_dmul>
 800c1b4:	a341      	add	r3, pc, #260	; (adr r3, 800c2bc <__kernel_sin+0x154>)
 800c1b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ba:	4680      	mov	r8, r0
 800c1bc:	4689      	mov	r9, r1
 800c1be:	4650      	mov	r0, sl
 800c1c0:	4659      	mov	r1, fp
 800c1c2:	f7f4 fa31 	bl	8000628 <__aeabi_dmul>
 800c1c6:	a33f      	add	r3, pc, #252	; (adr r3, 800c2c4 <__kernel_sin+0x15c>)
 800c1c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1cc:	f7f4 f874 	bl	80002b8 <__aeabi_dsub>
 800c1d0:	4652      	mov	r2, sl
 800c1d2:	465b      	mov	r3, fp
 800c1d4:	f7f4 fa28 	bl	8000628 <__aeabi_dmul>
 800c1d8:	a33c      	add	r3, pc, #240	; (adr r3, 800c2cc <__kernel_sin+0x164>)
 800c1da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1de:	f7f4 f86d 	bl	80002bc <__adddf3>
 800c1e2:	4652      	mov	r2, sl
 800c1e4:	465b      	mov	r3, fp
 800c1e6:	f7f4 fa1f 	bl	8000628 <__aeabi_dmul>
 800c1ea:	a33a      	add	r3, pc, #232	; (adr r3, 800c2d4 <__kernel_sin+0x16c>)
 800c1ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1f0:	f7f4 f862 	bl	80002b8 <__aeabi_dsub>
 800c1f4:	4652      	mov	r2, sl
 800c1f6:	465b      	mov	r3, fp
 800c1f8:	f7f4 fa16 	bl	8000628 <__aeabi_dmul>
 800c1fc:	a337      	add	r3, pc, #220	; (adr r3, 800c2dc <__kernel_sin+0x174>)
 800c1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c202:	f7f4 f85b 	bl	80002bc <__adddf3>
 800c206:	9b01      	ldr	r3, [sp, #4]
 800c208:	4606      	mov	r6, r0
 800c20a:	460f      	mov	r7, r1
 800c20c:	b9eb      	cbnz	r3, 800c24a <__kernel_sin+0xe2>
 800c20e:	4602      	mov	r2, r0
 800c210:	460b      	mov	r3, r1
 800c212:	4650      	mov	r0, sl
 800c214:	4659      	mov	r1, fp
 800c216:	f7f4 fa07 	bl	8000628 <__aeabi_dmul>
 800c21a:	a325      	add	r3, pc, #148	; (adr r3, 800c2b0 <__kernel_sin+0x148>)
 800c21c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c220:	f7f4 f84a 	bl	80002b8 <__aeabi_dsub>
 800c224:	4642      	mov	r2, r8
 800c226:	464b      	mov	r3, r9
 800c228:	f7f4 f9fe 	bl	8000628 <__aeabi_dmul>
 800c22c:	4602      	mov	r2, r0
 800c22e:	460b      	mov	r3, r1
 800c230:	4620      	mov	r0, r4
 800c232:	4629      	mov	r1, r5
 800c234:	f7f4 f842 	bl	80002bc <__adddf3>
 800c238:	4604      	mov	r4, r0
 800c23a:	460d      	mov	r5, r1
 800c23c:	ec45 4b10 	vmov	d0, r4, r5
 800c240:	b003      	add	sp, #12
 800c242:	ecbd 8b04 	vpop	{d8-d9}
 800c246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c24a:	4b1b      	ldr	r3, [pc, #108]	; (800c2b8 <__kernel_sin+0x150>)
 800c24c:	ec51 0b18 	vmov	r0, r1, d8
 800c250:	2200      	movs	r2, #0
 800c252:	f7f4 f9e9 	bl	8000628 <__aeabi_dmul>
 800c256:	4632      	mov	r2, r6
 800c258:	ec41 0b19 	vmov	d9, r0, r1
 800c25c:	463b      	mov	r3, r7
 800c25e:	4640      	mov	r0, r8
 800c260:	4649      	mov	r1, r9
 800c262:	f7f4 f9e1 	bl	8000628 <__aeabi_dmul>
 800c266:	4602      	mov	r2, r0
 800c268:	460b      	mov	r3, r1
 800c26a:	ec51 0b19 	vmov	r0, r1, d9
 800c26e:	f7f4 f823 	bl	80002b8 <__aeabi_dsub>
 800c272:	4652      	mov	r2, sl
 800c274:	465b      	mov	r3, fp
 800c276:	f7f4 f9d7 	bl	8000628 <__aeabi_dmul>
 800c27a:	ec53 2b18 	vmov	r2, r3, d8
 800c27e:	f7f4 f81b 	bl	80002b8 <__aeabi_dsub>
 800c282:	a30b      	add	r3, pc, #44	; (adr r3, 800c2b0 <__kernel_sin+0x148>)
 800c284:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c288:	4606      	mov	r6, r0
 800c28a:	460f      	mov	r7, r1
 800c28c:	4640      	mov	r0, r8
 800c28e:	4649      	mov	r1, r9
 800c290:	f7f4 f9ca 	bl	8000628 <__aeabi_dmul>
 800c294:	4602      	mov	r2, r0
 800c296:	460b      	mov	r3, r1
 800c298:	4630      	mov	r0, r6
 800c29a:	4639      	mov	r1, r7
 800c29c:	f7f4 f80e 	bl	80002bc <__adddf3>
 800c2a0:	4602      	mov	r2, r0
 800c2a2:	460b      	mov	r3, r1
 800c2a4:	4620      	mov	r0, r4
 800c2a6:	4629      	mov	r1, r5
 800c2a8:	f7f4 f806 	bl	80002b8 <__aeabi_dsub>
 800c2ac:	e7c4      	b.n	800c238 <__kernel_sin+0xd0>
 800c2ae:	bf00      	nop
 800c2b0:	55555549 	.word	0x55555549
 800c2b4:	3fc55555 	.word	0x3fc55555
 800c2b8:	3fe00000 	.word	0x3fe00000
 800c2bc:	5acfd57c 	.word	0x5acfd57c
 800c2c0:	3de5d93a 	.word	0x3de5d93a
 800c2c4:	8a2b9ceb 	.word	0x8a2b9ceb
 800c2c8:	3e5ae5e6 	.word	0x3e5ae5e6
 800c2cc:	57b1fe7d 	.word	0x57b1fe7d
 800c2d0:	3ec71de3 	.word	0x3ec71de3
 800c2d4:	19c161d5 	.word	0x19c161d5
 800c2d8:	3f2a01a0 	.word	0x3f2a01a0
 800c2dc:	1110f8a6 	.word	0x1110f8a6
 800c2e0:	3f811111 	.word	0x3f811111
 800c2e4:	00000000 	.word	0x00000000

0800c2e8 <atan>:
 800c2e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2ec:	ec55 4b10 	vmov	r4, r5, d0
 800c2f0:	4bc3      	ldr	r3, [pc, #780]	; (800c600 <atan+0x318>)
 800c2f2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c2f6:	429e      	cmp	r6, r3
 800c2f8:	46ab      	mov	fp, r5
 800c2fa:	dd18      	ble.n	800c32e <atan+0x46>
 800c2fc:	4bc1      	ldr	r3, [pc, #772]	; (800c604 <atan+0x31c>)
 800c2fe:	429e      	cmp	r6, r3
 800c300:	dc01      	bgt.n	800c306 <atan+0x1e>
 800c302:	d109      	bne.n	800c318 <atan+0x30>
 800c304:	b144      	cbz	r4, 800c318 <atan+0x30>
 800c306:	4622      	mov	r2, r4
 800c308:	462b      	mov	r3, r5
 800c30a:	4620      	mov	r0, r4
 800c30c:	4629      	mov	r1, r5
 800c30e:	f7f3 ffd5 	bl	80002bc <__adddf3>
 800c312:	4604      	mov	r4, r0
 800c314:	460d      	mov	r5, r1
 800c316:	e006      	b.n	800c326 <atan+0x3e>
 800c318:	f1bb 0f00 	cmp.w	fp, #0
 800c31c:	f300 8131 	bgt.w	800c582 <atan+0x29a>
 800c320:	a59b      	add	r5, pc, #620	; (adr r5, 800c590 <atan+0x2a8>)
 800c322:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c326:	ec45 4b10 	vmov	d0, r4, r5
 800c32a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c32e:	4bb6      	ldr	r3, [pc, #728]	; (800c608 <atan+0x320>)
 800c330:	429e      	cmp	r6, r3
 800c332:	dc14      	bgt.n	800c35e <atan+0x76>
 800c334:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800c338:	429e      	cmp	r6, r3
 800c33a:	dc0d      	bgt.n	800c358 <atan+0x70>
 800c33c:	a396      	add	r3, pc, #600	; (adr r3, 800c598 <atan+0x2b0>)
 800c33e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c342:	ee10 0a10 	vmov	r0, s0
 800c346:	4629      	mov	r1, r5
 800c348:	f7f3 ffb8 	bl	80002bc <__adddf3>
 800c34c:	4baf      	ldr	r3, [pc, #700]	; (800c60c <atan+0x324>)
 800c34e:	2200      	movs	r2, #0
 800c350:	f7f4 fbfa 	bl	8000b48 <__aeabi_dcmpgt>
 800c354:	2800      	cmp	r0, #0
 800c356:	d1e6      	bne.n	800c326 <atan+0x3e>
 800c358:	f04f 3aff 	mov.w	sl, #4294967295
 800c35c:	e02b      	b.n	800c3b6 <atan+0xce>
 800c35e:	f000 f963 	bl	800c628 <fabs>
 800c362:	4bab      	ldr	r3, [pc, #684]	; (800c610 <atan+0x328>)
 800c364:	429e      	cmp	r6, r3
 800c366:	ec55 4b10 	vmov	r4, r5, d0
 800c36a:	f300 80bf 	bgt.w	800c4ec <atan+0x204>
 800c36e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800c372:	429e      	cmp	r6, r3
 800c374:	f300 80a0 	bgt.w	800c4b8 <atan+0x1d0>
 800c378:	ee10 2a10 	vmov	r2, s0
 800c37c:	ee10 0a10 	vmov	r0, s0
 800c380:	462b      	mov	r3, r5
 800c382:	4629      	mov	r1, r5
 800c384:	f7f3 ff9a 	bl	80002bc <__adddf3>
 800c388:	4ba0      	ldr	r3, [pc, #640]	; (800c60c <atan+0x324>)
 800c38a:	2200      	movs	r2, #0
 800c38c:	f7f3 ff94 	bl	80002b8 <__aeabi_dsub>
 800c390:	2200      	movs	r2, #0
 800c392:	4606      	mov	r6, r0
 800c394:	460f      	mov	r7, r1
 800c396:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c39a:	4620      	mov	r0, r4
 800c39c:	4629      	mov	r1, r5
 800c39e:	f7f3 ff8d 	bl	80002bc <__adddf3>
 800c3a2:	4602      	mov	r2, r0
 800c3a4:	460b      	mov	r3, r1
 800c3a6:	4630      	mov	r0, r6
 800c3a8:	4639      	mov	r1, r7
 800c3aa:	f7f4 fa67 	bl	800087c <__aeabi_ddiv>
 800c3ae:	f04f 0a00 	mov.w	sl, #0
 800c3b2:	4604      	mov	r4, r0
 800c3b4:	460d      	mov	r5, r1
 800c3b6:	4622      	mov	r2, r4
 800c3b8:	462b      	mov	r3, r5
 800c3ba:	4620      	mov	r0, r4
 800c3bc:	4629      	mov	r1, r5
 800c3be:	f7f4 f933 	bl	8000628 <__aeabi_dmul>
 800c3c2:	4602      	mov	r2, r0
 800c3c4:	460b      	mov	r3, r1
 800c3c6:	4680      	mov	r8, r0
 800c3c8:	4689      	mov	r9, r1
 800c3ca:	f7f4 f92d 	bl	8000628 <__aeabi_dmul>
 800c3ce:	a374      	add	r3, pc, #464	; (adr r3, 800c5a0 <atan+0x2b8>)
 800c3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3d4:	4606      	mov	r6, r0
 800c3d6:	460f      	mov	r7, r1
 800c3d8:	f7f4 f926 	bl	8000628 <__aeabi_dmul>
 800c3dc:	a372      	add	r3, pc, #456	; (adr r3, 800c5a8 <atan+0x2c0>)
 800c3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3e2:	f7f3 ff6b 	bl	80002bc <__adddf3>
 800c3e6:	4632      	mov	r2, r6
 800c3e8:	463b      	mov	r3, r7
 800c3ea:	f7f4 f91d 	bl	8000628 <__aeabi_dmul>
 800c3ee:	a370      	add	r3, pc, #448	; (adr r3, 800c5b0 <atan+0x2c8>)
 800c3f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3f4:	f7f3 ff62 	bl	80002bc <__adddf3>
 800c3f8:	4632      	mov	r2, r6
 800c3fa:	463b      	mov	r3, r7
 800c3fc:	f7f4 f914 	bl	8000628 <__aeabi_dmul>
 800c400:	a36d      	add	r3, pc, #436	; (adr r3, 800c5b8 <atan+0x2d0>)
 800c402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c406:	f7f3 ff59 	bl	80002bc <__adddf3>
 800c40a:	4632      	mov	r2, r6
 800c40c:	463b      	mov	r3, r7
 800c40e:	f7f4 f90b 	bl	8000628 <__aeabi_dmul>
 800c412:	a36b      	add	r3, pc, #428	; (adr r3, 800c5c0 <atan+0x2d8>)
 800c414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c418:	f7f3 ff50 	bl	80002bc <__adddf3>
 800c41c:	4632      	mov	r2, r6
 800c41e:	463b      	mov	r3, r7
 800c420:	f7f4 f902 	bl	8000628 <__aeabi_dmul>
 800c424:	a368      	add	r3, pc, #416	; (adr r3, 800c5c8 <atan+0x2e0>)
 800c426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c42a:	f7f3 ff47 	bl	80002bc <__adddf3>
 800c42e:	4642      	mov	r2, r8
 800c430:	464b      	mov	r3, r9
 800c432:	f7f4 f8f9 	bl	8000628 <__aeabi_dmul>
 800c436:	a366      	add	r3, pc, #408	; (adr r3, 800c5d0 <atan+0x2e8>)
 800c438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c43c:	4680      	mov	r8, r0
 800c43e:	4689      	mov	r9, r1
 800c440:	4630      	mov	r0, r6
 800c442:	4639      	mov	r1, r7
 800c444:	f7f4 f8f0 	bl	8000628 <__aeabi_dmul>
 800c448:	a363      	add	r3, pc, #396	; (adr r3, 800c5d8 <atan+0x2f0>)
 800c44a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c44e:	f7f3 ff33 	bl	80002b8 <__aeabi_dsub>
 800c452:	4632      	mov	r2, r6
 800c454:	463b      	mov	r3, r7
 800c456:	f7f4 f8e7 	bl	8000628 <__aeabi_dmul>
 800c45a:	a361      	add	r3, pc, #388	; (adr r3, 800c5e0 <atan+0x2f8>)
 800c45c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c460:	f7f3 ff2a 	bl	80002b8 <__aeabi_dsub>
 800c464:	4632      	mov	r2, r6
 800c466:	463b      	mov	r3, r7
 800c468:	f7f4 f8de 	bl	8000628 <__aeabi_dmul>
 800c46c:	a35e      	add	r3, pc, #376	; (adr r3, 800c5e8 <atan+0x300>)
 800c46e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c472:	f7f3 ff21 	bl	80002b8 <__aeabi_dsub>
 800c476:	4632      	mov	r2, r6
 800c478:	463b      	mov	r3, r7
 800c47a:	f7f4 f8d5 	bl	8000628 <__aeabi_dmul>
 800c47e:	a35c      	add	r3, pc, #368	; (adr r3, 800c5f0 <atan+0x308>)
 800c480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c484:	f7f3 ff18 	bl	80002b8 <__aeabi_dsub>
 800c488:	4632      	mov	r2, r6
 800c48a:	463b      	mov	r3, r7
 800c48c:	f7f4 f8cc 	bl	8000628 <__aeabi_dmul>
 800c490:	4602      	mov	r2, r0
 800c492:	460b      	mov	r3, r1
 800c494:	4640      	mov	r0, r8
 800c496:	4649      	mov	r1, r9
 800c498:	f7f3 ff10 	bl	80002bc <__adddf3>
 800c49c:	4622      	mov	r2, r4
 800c49e:	462b      	mov	r3, r5
 800c4a0:	f7f4 f8c2 	bl	8000628 <__aeabi_dmul>
 800c4a4:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c4a8:	4602      	mov	r2, r0
 800c4aa:	460b      	mov	r3, r1
 800c4ac:	d14b      	bne.n	800c546 <atan+0x25e>
 800c4ae:	4620      	mov	r0, r4
 800c4b0:	4629      	mov	r1, r5
 800c4b2:	f7f3 ff01 	bl	80002b8 <__aeabi_dsub>
 800c4b6:	e72c      	b.n	800c312 <atan+0x2a>
 800c4b8:	ee10 0a10 	vmov	r0, s0
 800c4bc:	4b53      	ldr	r3, [pc, #332]	; (800c60c <atan+0x324>)
 800c4be:	2200      	movs	r2, #0
 800c4c0:	4629      	mov	r1, r5
 800c4c2:	f7f3 fef9 	bl	80002b8 <__aeabi_dsub>
 800c4c6:	4b51      	ldr	r3, [pc, #324]	; (800c60c <atan+0x324>)
 800c4c8:	4606      	mov	r6, r0
 800c4ca:	460f      	mov	r7, r1
 800c4cc:	2200      	movs	r2, #0
 800c4ce:	4620      	mov	r0, r4
 800c4d0:	4629      	mov	r1, r5
 800c4d2:	f7f3 fef3 	bl	80002bc <__adddf3>
 800c4d6:	4602      	mov	r2, r0
 800c4d8:	460b      	mov	r3, r1
 800c4da:	4630      	mov	r0, r6
 800c4dc:	4639      	mov	r1, r7
 800c4de:	f7f4 f9cd 	bl	800087c <__aeabi_ddiv>
 800c4e2:	f04f 0a01 	mov.w	sl, #1
 800c4e6:	4604      	mov	r4, r0
 800c4e8:	460d      	mov	r5, r1
 800c4ea:	e764      	b.n	800c3b6 <atan+0xce>
 800c4ec:	4b49      	ldr	r3, [pc, #292]	; (800c614 <atan+0x32c>)
 800c4ee:	429e      	cmp	r6, r3
 800c4f0:	da1d      	bge.n	800c52e <atan+0x246>
 800c4f2:	ee10 0a10 	vmov	r0, s0
 800c4f6:	4b48      	ldr	r3, [pc, #288]	; (800c618 <atan+0x330>)
 800c4f8:	2200      	movs	r2, #0
 800c4fa:	4629      	mov	r1, r5
 800c4fc:	f7f3 fedc 	bl	80002b8 <__aeabi_dsub>
 800c500:	4b45      	ldr	r3, [pc, #276]	; (800c618 <atan+0x330>)
 800c502:	4606      	mov	r6, r0
 800c504:	460f      	mov	r7, r1
 800c506:	2200      	movs	r2, #0
 800c508:	4620      	mov	r0, r4
 800c50a:	4629      	mov	r1, r5
 800c50c:	f7f4 f88c 	bl	8000628 <__aeabi_dmul>
 800c510:	4b3e      	ldr	r3, [pc, #248]	; (800c60c <atan+0x324>)
 800c512:	2200      	movs	r2, #0
 800c514:	f7f3 fed2 	bl	80002bc <__adddf3>
 800c518:	4602      	mov	r2, r0
 800c51a:	460b      	mov	r3, r1
 800c51c:	4630      	mov	r0, r6
 800c51e:	4639      	mov	r1, r7
 800c520:	f7f4 f9ac 	bl	800087c <__aeabi_ddiv>
 800c524:	f04f 0a02 	mov.w	sl, #2
 800c528:	4604      	mov	r4, r0
 800c52a:	460d      	mov	r5, r1
 800c52c:	e743      	b.n	800c3b6 <atan+0xce>
 800c52e:	462b      	mov	r3, r5
 800c530:	ee10 2a10 	vmov	r2, s0
 800c534:	4939      	ldr	r1, [pc, #228]	; (800c61c <atan+0x334>)
 800c536:	2000      	movs	r0, #0
 800c538:	f7f4 f9a0 	bl	800087c <__aeabi_ddiv>
 800c53c:	f04f 0a03 	mov.w	sl, #3
 800c540:	4604      	mov	r4, r0
 800c542:	460d      	mov	r5, r1
 800c544:	e737      	b.n	800c3b6 <atan+0xce>
 800c546:	4b36      	ldr	r3, [pc, #216]	; (800c620 <atan+0x338>)
 800c548:	4e36      	ldr	r6, [pc, #216]	; (800c624 <atan+0x33c>)
 800c54a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c54e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800c552:	e9da 2300 	ldrd	r2, r3, [sl]
 800c556:	f7f3 feaf 	bl	80002b8 <__aeabi_dsub>
 800c55a:	4622      	mov	r2, r4
 800c55c:	462b      	mov	r3, r5
 800c55e:	f7f3 feab 	bl	80002b8 <__aeabi_dsub>
 800c562:	4602      	mov	r2, r0
 800c564:	460b      	mov	r3, r1
 800c566:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c56a:	f7f3 fea5 	bl	80002b8 <__aeabi_dsub>
 800c56e:	f1bb 0f00 	cmp.w	fp, #0
 800c572:	4604      	mov	r4, r0
 800c574:	460d      	mov	r5, r1
 800c576:	f6bf aed6 	bge.w	800c326 <atan+0x3e>
 800c57a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c57e:	461d      	mov	r5, r3
 800c580:	e6d1      	b.n	800c326 <atan+0x3e>
 800c582:	a51d      	add	r5, pc, #116	; (adr r5, 800c5f8 <atan+0x310>)
 800c584:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c588:	e6cd      	b.n	800c326 <atan+0x3e>
 800c58a:	bf00      	nop
 800c58c:	f3af 8000 	nop.w
 800c590:	54442d18 	.word	0x54442d18
 800c594:	bff921fb 	.word	0xbff921fb
 800c598:	8800759c 	.word	0x8800759c
 800c59c:	7e37e43c 	.word	0x7e37e43c
 800c5a0:	e322da11 	.word	0xe322da11
 800c5a4:	3f90ad3a 	.word	0x3f90ad3a
 800c5a8:	24760deb 	.word	0x24760deb
 800c5ac:	3fa97b4b 	.word	0x3fa97b4b
 800c5b0:	a0d03d51 	.word	0xa0d03d51
 800c5b4:	3fb10d66 	.word	0x3fb10d66
 800c5b8:	c54c206e 	.word	0xc54c206e
 800c5bc:	3fb745cd 	.word	0x3fb745cd
 800c5c0:	920083ff 	.word	0x920083ff
 800c5c4:	3fc24924 	.word	0x3fc24924
 800c5c8:	5555550d 	.word	0x5555550d
 800c5cc:	3fd55555 	.word	0x3fd55555
 800c5d0:	2c6a6c2f 	.word	0x2c6a6c2f
 800c5d4:	bfa2b444 	.word	0xbfa2b444
 800c5d8:	52defd9a 	.word	0x52defd9a
 800c5dc:	3fadde2d 	.word	0x3fadde2d
 800c5e0:	af749a6d 	.word	0xaf749a6d
 800c5e4:	3fb3b0f2 	.word	0x3fb3b0f2
 800c5e8:	fe231671 	.word	0xfe231671
 800c5ec:	3fbc71c6 	.word	0x3fbc71c6
 800c5f0:	9998ebc4 	.word	0x9998ebc4
 800c5f4:	3fc99999 	.word	0x3fc99999
 800c5f8:	54442d18 	.word	0x54442d18
 800c5fc:	3ff921fb 	.word	0x3ff921fb
 800c600:	440fffff 	.word	0x440fffff
 800c604:	7ff00000 	.word	0x7ff00000
 800c608:	3fdbffff 	.word	0x3fdbffff
 800c60c:	3ff00000 	.word	0x3ff00000
 800c610:	3ff2ffff 	.word	0x3ff2ffff
 800c614:	40038000 	.word	0x40038000
 800c618:	3ff80000 	.word	0x3ff80000
 800c61c:	bff00000 	.word	0xbff00000
 800c620:	0800d198 	.word	0x0800d198
 800c624:	0800d178 	.word	0x0800d178

0800c628 <fabs>:
 800c628:	ec51 0b10 	vmov	r0, r1, d0
 800c62c:	ee10 2a10 	vmov	r2, s0
 800c630:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c634:	ec43 2b10 	vmov	d0, r2, r3
 800c638:	4770      	bx	lr
 800c63a:	0000      	movs	r0, r0
 800c63c:	0000      	movs	r0, r0
	...

0800c640 <floor>:
 800c640:	ec51 0b10 	vmov	r0, r1, d0
 800c644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c648:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800c64c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800c650:	2e13      	cmp	r6, #19
 800c652:	ee10 5a10 	vmov	r5, s0
 800c656:	ee10 8a10 	vmov	r8, s0
 800c65a:	460c      	mov	r4, r1
 800c65c:	dc32      	bgt.n	800c6c4 <floor+0x84>
 800c65e:	2e00      	cmp	r6, #0
 800c660:	da14      	bge.n	800c68c <floor+0x4c>
 800c662:	a333      	add	r3, pc, #204	; (adr r3, 800c730 <floor+0xf0>)
 800c664:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c668:	f7f3 fe28 	bl	80002bc <__adddf3>
 800c66c:	2200      	movs	r2, #0
 800c66e:	2300      	movs	r3, #0
 800c670:	f7f4 fa6a 	bl	8000b48 <__aeabi_dcmpgt>
 800c674:	b138      	cbz	r0, 800c686 <floor+0x46>
 800c676:	2c00      	cmp	r4, #0
 800c678:	da57      	bge.n	800c72a <floor+0xea>
 800c67a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c67e:	431d      	orrs	r5, r3
 800c680:	d001      	beq.n	800c686 <floor+0x46>
 800c682:	4c2d      	ldr	r4, [pc, #180]	; (800c738 <floor+0xf8>)
 800c684:	2500      	movs	r5, #0
 800c686:	4621      	mov	r1, r4
 800c688:	4628      	mov	r0, r5
 800c68a:	e025      	b.n	800c6d8 <floor+0x98>
 800c68c:	4f2b      	ldr	r7, [pc, #172]	; (800c73c <floor+0xfc>)
 800c68e:	4137      	asrs	r7, r6
 800c690:	ea01 0307 	and.w	r3, r1, r7
 800c694:	4303      	orrs	r3, r0
 800c696:	d01f      	beq.n	800c6d8 <floor+0x98>
 800c698:	a325      	add	r3, pc, #148	; (adr r3, 800c730 <floor+0xf0>)
 800c69a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c69e:	f7f3 fe0d 	bl	80002bc <__adddf3>
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	f7f4 fa4f 	bl	8000b48 <__aeabi_dcmpgt>
 800c6aa:	2800      	cmp	r0, #0
 800c6ac:	d0eb      	beq.n	800c686 <floor+0x46>
 800c6ae:	2c00      	cmp	r4, #0
 800c6b0:	bfbe      	ittt	lt
 800c6b2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c6b6:	fa43 f606 	asrlt.w	r6, r3, r6
 800c6ba:	19a4      	addlt	r4, r4, r6
 800c6bc:	ea24 0407 	bic.w	r4, r4, r7
 800c6c0:	2500      	movs	r5, #0
 800c6c2:	e7e0      	b.n	800c686 <floor+0x46>
 800c6c4:	2e33      	cmp	r6, #51	; 0x33
 800c6c6:	dd0b      	ble.n	800c6e0 <floor+0xa0>
 800c6c8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c6cc:	d104      	bne.n	800c6d8 <floor+0x98>
 800c6ce:	ee10 2a10 	vmov	r2, s0
 800c6d2:	460b      	mov	r3, r1
 800c6d4:	f7f3 fdf2 	bl	80002bc <__adddf3>
 800c6d8:	ec41 0b10 	vmov	d0, r0, r1
 800c6dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6e0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800c6e4:	f04f 33ff 	mov.w	r3, #4294967295
 800c6e8:	fa23 f707 	lsr.w	r7, r3, r7
 800c6ec:	4207      	tst	r7, r0
 800c6ee:	d0f3      	beq.n	800c6d8 <floor+0x98>
 800c6f0:	a30f      	add	r3, pc, #60	; (adr r3, 800c730 <floor+0xf0>)
 800c6f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6f6:	f7f3 fde1 	bl	80002bc <__adddf3>
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	2300      	movs	r3, #0
 800c6fe:	f7f4 fa23 	bl	8000b48 <__aeabi_dcmpgt>
 800c702:	2800      	cmp	r0, #0
 800c704:	d0bf      	beq.n	800c686 <floor+0x46>
 800c706:	2c00      	cmp	r4, #0
 800c708:	da02      	bge.n	800c710 <floor+0xd0>
 800c70a:	2e14      	cmp	r6, #20
 800c70c:	d103      	bne.n	800c716 <floor+0xd6>
 800c70e:	3401      	adds	r4, #1
 800c710:	ea25 0507 	bic.w	r5, r5, r7
 800c714:	e7b7      	b.n	800c686 <floor+0x46>
 800c716:	2301      	movs	r3, #1
 800c718:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c71c:	fa03 f606 	lsl.w	r6, r3, r6
 800c720:	4435      	add	r5, r6
 800c722:	4545      	cmp	r5, r8
 800c724:	bf38      	it	cc
 800c726:	18e4      	addcc	r4, r4, r3
 800c728:	e7f2      	b.n	800c710 <floor+0xd0>
 800c72a:	2500      	movs	r5, #0
 800c72c:	462c      	mov	r4, r5
 800c72e:	e7aa      	b.n	800c686 <floor+0x46>
 800c730:	8800759c 	.word	0x8800759c
 800c734:	7e37e43c 	.word	0x7e37e43c
 800c738:	bff00000 	.word	0xbff00000
 800c73c:	000fffff 	.word	0x000fffff

0800c740 <scalbn>:
 800c740:	b570      	push	{r4, r5, r6, lr}
 800c742:	ec55 4b10 	vmov	r4, r5, d0
 800c746:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800c74a:	4606      	mov	r6, r0
 800c74c:	462b      	mov	r3, r5
 800c74e:	b99a      	cbnz	r2, 800c778 <scalbn+0x38>
 800c750:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c754:	4323      	orrs	r3, r4
 800c756:	d036      	beq.n	800c7c6 <scalbn+0x86>
 800c758:	4b39      	ldr	r3, [pc, #228]	; (800c840 <scalbn+0x100>)
 800c75a:	4629      	mov	r1, r5
 800c75c:	ee10 0a10 	vmov	r0, s0
 800c760:	2200      	movs	r2, #0
 800c762:	f7f3 ff61 	bl	8000628 <__aeabi_dmul>
 800c766:	4b37      	ldr	r3, [pc, #220]	; (800c844 <scalbn+0x104>)
 800c768:	429e      	cmp	r6, r3
 800c76a:	4604      	mov	r4, r0
 800c76c:	460d      	mov	r5, r1
 800c76e:	da10      	bge.n	800c792 <scalbn+0x52>
 800c770:	a32b      	add	r3, pc, #172	; (adr r3, 800c820 <scalbn+0xe0>)
 800c772:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c776:	e03a      	b.n	800c7ee <scalbn+0xae>
 800c778:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800c77c:	428a      	cmp	r2, r1
 800c77e:	d10c      	bne.n	800c79a <scalbn+0x5a>
 800c780:	ee10 2a10 	vmov	r2, s0
 800c784:	4620      	mov	r0, r4
 800c786:	4629      	mov	r1, r5
 800c788:	f7f3 fd98 	bl	80002bc <__adddf3>
 800c78c:	4604      	mov	r4, r0
 800c78e:	460d      	mov	r5, r1
 800c790:	e019      	b.n	800c7c6 <scalbn+0x86>
 800c792:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c796:	460b      	mov	r3, r1
 800c798:	3a36      	subs	r2, #54	; 0x36
 800c79a:	4432      	add	r2, r6
 800c79c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c7a0:	428a      	cmp	r2, r1
 800c7a2:	dd08      	ble.n	800c7b6 <scalbn+0x76>
 800c7a4:	2d00      	cmp	r5, #0
 800c7a6:	a120      	add	r1, pc, #128	; (adr r1, 800c828 <scalbn+0xe8>)
 800c7a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7ac:	da1c      	bge.n	800c7e8 <scalbn+0xa8>
 800c7ae:	a120      	add	r1, pc, #128	; (adr r1, 800c830 <scalbn+0xf0>)
 800c7b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7b4:	e018      	b.n	800c7e8 <scalbn+0xa8>
 800c7b6:	2a00      	cmp	r2, #0
 800c7b8:	dd08      	ble.n	800c7cc <scalbn+0x8c>
 800c7ba:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c7be:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c7c2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c7c6:	ec45 4b10 	vmov	d0, r4, r5
 800c7ca:	bd70      	pop	{r4, r5, r6, pc}
 800c7cc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c7d0:	da19      	bge.n	800c806 <scalbn+0xc6>
 800c7d2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c7d6:	429e      	cmp	r6, r3
 800c7d8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800c7dc:	dd0a      	ble.n	800c7f4 <scalbn+0xb4>
 800c7de:	a112      	add	r1, pc, #72	; (adr r1, 800c828 <scalbn+0xe8>)
 800c7e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d1e2      	bne.n	800c7ae <scalbn+0x6e>
 800c7e8:	a30f      	add	r3, pc, #60	; (adr r3, 800c828 <scalbn+0xe8>)
 800c7ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ee:	f7f3 ff1b 	bl	8000628 <__aeabi_dmul>
 800c7f2:	e7cb      	b.n	800c78c <scalbn+0x4c>
 800c7f4:	a10a      	add	r1, pc, #40	; (adr r1, 800c820 <scalbn+0xe0>)
 800c7f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d0b8      	beq.n	800c770 <scalbn+0x30>
 800c7fe:	a10e      	add	r1, pc, #56	; (adr r1, 800c838 <scalbn+0xf8>)
 800c800:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c804:	e7b4      	b.n	800c770 <scalbn+0x30>
 800c806:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c80a:	3236      	adds	r2, #54	; 0x36
 800c80c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c810:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800c814:	4620      	mov	r0, r4
 800c816:	4b0c      	ldr	r3, [pc, #48]	; (800c848 <scalbn+0x108>)
 800c818:	2200      	movs	r2, #0
 800c81a:	e7e8      	b.n	800c7ee <scalbn+0xae>
 800c81c:	f3af 8000 	nop.w
 800c820:	c2f8f359 	.word	0xc2f8f359
 800c824:	01a56e1f 	.word	0x01a56e1f
 800c828:	8800759c 	.word	0x8800759c
 800c82c:	7e37e43c 	.word	0x7e37e43c
 800c830:	8800759c 	.word	0x8800759c
 800c834:	fe37e43c 	.word	0xfe37e43c
 800c838:	c2f8f359 	.word	0xc2f8f359
 800c83c:	81a56e1f 	.word	0x81a56e1f
 800c840:	43500000 	.word	0x43500000
 800c844:	ffff3cb0 	.word	0xffff3cb0
 800c848:	3c900000 	.word	0x3c900000

0800c84c <_init>:
 800c84c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c84e:	bf00      	nop
 800c850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c852:	bc08      	pop	{r3}
 800c854:	469e      	mov	lr, r3
 800c856:	4770      	bx	lr

0800c858 <_fini>:
 800c858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c85a:	bf00      	nop
 800c85c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c85e:	bc08      	pop	{r3}
 800c860:	469e      	mov	lr, r3
 800c862:	4770      	bx	lr
