// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="accelerate_accelerate,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=7.256000,HLS_SYN_LAT=27,HLS_SYN_TPT=6,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3811,HLS_SYN_LUT=4693,HLS_VERSION=2021_2}" *)

module accelerate (
        ap_local_block,
        ap_local_deadlock,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_r,
        out_r_ap_vld,
        subrow_vals_0,
        subrow_vals_1,
        subrow_vals_2,
        subrow_vals_3,
        subrow_col_indices_0,
        subrow_col_indices_1,
        subrow_col_indices_2,
        subrow_col_indices_3,
        mult_enables_0,
        mult_enables_1,
        mult_enables_2,
        mult_enables_3,
        label_r,
        init_vector_0,
        init_vector_1,
        init_vector_2,
        init_vector_3,
        init_vector_4,
        init_vector_5,
        init_vector_6,
        init_vector_7,
        init_vector_8,
        init_vector_9,
        init_vector_10,
        init_vector_11,
        init_vector_12,
        init_vector_13,
        init_vector_14,
        init_vector_15,
        init_vector_16,
        init_vector_17,
        init_vector_18,
        init_vector_19,
        init_vector_20,
        init_vector_21,
        init_vector_22,
        init,
        out_r_ap_lwr
);

parameter    ap_ST_fsm_pp0_stage0 = 6'd1;
parameter    ap_ST_fsm_pp0_stage1 = 6'd2;
parameter    ap_ST_fsm_pp0_stage2 = 6'd4;
parameter    ap_ST_fsm_pp0_stage3 = 6'd8;
parameter    ap_ST_fsm_pp0_stage4 = 6'd16;
parameter    ap_ST_fsm_pp0_stage5 = 6'd32;

output   ap_local_block;
output   ap_local_deadlock;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] out_r;
output   out_r_ap_vld;
input  [31:0] subrow_vals_0;
input  [31:0] subrow_vals_1;
input  [31:0] subrow_vals_2;
input  [31:0] subrow_vals_3;
input  [31:0] subrow_col_indices_0;
input  [31:0] subrow_col_indices_1;
input  [31:0] subrow_col_indices_2;
input  [31:0] subrow_col_indices_3;
input   mult_enables_0;
input   mult_enables_1;
input   mult_enables_2;
input   mult_enables_3;
input  [31:0] label_r;
input  [31:0] init_vector_0;
input  [31:0] init_vector_1;
input  [31:0] init_vector_2;
input  [31:0] init_vector_3;
input  [31:0] init_vector_4;
input  [31:0] init_vector_5;
input  [31:0] init_vector_6;
input  [31:0] init_vector_7;
input  [31:0] init_vector_8;
input  [31:0] init_vector_9;
input  [31:0] init_vector_10;
input  [31:0] init_vector_11;
input  [31:0] init_vector_12;
input  [31:0] init_vector_13;
input  [31:0] init_vector_14;
input  [31:0] init_vector_15;
input  [31:0] init_vector_16;
input  [31:0] init_vector_17;
input  [31:0] init_vector_18;
input  [31:0] init_vector_19;
input  [31:0] init_vector_20;
input  [31:0] init_vector_21;
input  [31:0] init_vector_22;
input   init;
output   out_r_ap_lwr;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg out_r_ap_lwr;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state12_pp0_stage5_iter1;
wire    ap_block_state18_pp0_stage5_iter2;
wire    ap_block_state24_pp0_stage5_iter3;
wire    ap_block_pp0_stage5_subdone;
reg   [31:0] accelerate_float_float_int_bool_int_float_bool_storage;
reg   [31:0] accelerate_float_float_int_bool_int_float_bool_storage_1;
reg   [31:0] accelerate_float_float_int_bool_int_float_bool_storage_2;
reg   [31:0] accelerate_float_float_int_bool_int_float_bool_storage_3;
reg   [31:0] accelerate_float_float_int_bool_int_float_bool_storage_4;
reg   [31:0] accelerate_float_float_int_bool_int_float_bool_storage_5;
reg   [31:0] accelerate_float_float_int_bool_int_float_bool_storage_6;
reg   [31:0] accelerate_float_float_int_bool_int_float_bool_storage_7;
reg   [31:0] accelerate_float_float_int_bool_int_float_bool_storage_8;
reg   [31:0] accelerate_float_float_int_bool_int_float_bool_storage_9;
reg   [31:0] p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10;
reg   [31:0] p_ZZ10accelerateRfPfPiPbiS0_bE7storage_11;
reg   [31:0] p_ZZ10accelerateRfPfPiPbiS0_bE7storage_12;
reg   [31:0] p_ZZ10accelerateRfPfPiPbiS0_bE7storage_13;
reg   [31:0] p_ZZ10accelerateRfPfPiPbiS0_bE7storage_14;
reg   [31:0] p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15;
reg   [31:0] p_ZZ10accelerateRfPfPiPbiS0_bE7storage_16;
reg   [31:0] p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17;
reg   [31:0] p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18;
reg   [31:0] p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19;
reg   [31:0] p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20;
reg   [31:0] p_ZZ10accelerateRfPfPiPbiS0_bE7storage_21;
reg   [31:0] p_ZZ10accelerateRfPfPiPbiS0_bE7storage_22;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_state16_pp0_stage3_iter2;
wire    ap_block_state22_pp0_stage3_iter3;
wire    ap_block_state28_pp0_stage3_iter4;
wire    ap_block_pp0_stage3_11001;
reg   [0:0] mult_enables_0_read_reg_2142;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state13_pp0_stage0_iter2;
wire    ap_block_state19_pp0_stage0_iter3;
wire    ap_block_state25_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
wire   [31:0] tmp_fu_1883_p25;
reg   [31:0] tmp_reg_2147;
reg   [0:0] mult_enables_1_read_reg_2152;
wire   [31:0] tmp_1_fu_1935_p25;
reg   [31:0] tmp_1_reg_2157;
reg   [0:0] mult_enables_2_read_reg_2162;
wire   [31:0] tmp_2_fu_1987_p25;
reg   [31:0] tmp_2_reg_2167;
reg   [0:0] mult_enables_3_read_reg_2172;
wire   [31:0] tmp_3_fu_2039_p25;
reg   [31:0] tmp_3_reg_2177;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_state14_pp0_stage1_iter2;
wire    ap_block_state20_pp0_stage1_iter3;
wire    ap_block_state26_pp0_stage1_iter4;
wire    ap_block_pp0_stage1_11001;
wire   [31:0] x_fu_2111_p3;
reg   [31:0] x_reg_2202;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state11_pp0_stage4_iter1;
wire    ap_block_state17_pp0_stage4_iter2;
wire    ap_block_state23_pp0_stage4_iter3;
wire    ap_block_pp0_stage4_11001;
wire   [31:0] select_ln20_1_fu_2118_p3;
reg   [31:0] select_ln20_1_reg_2207;
wire   [31:0] select_ln20_2_fu_2125_p3;
reg   [31:0] select_ln20_2_reg_2212;
wire   [31:0] select_ln20_3_fu_2132_p3;
reg   [31:0] select_ln20_3_reg_2217;
reg   [31:0] label_r_read_reg_2222;
wire    ap_block_pp0_stage5_11001;
reg   [31:0] label_r_read_reg_2222_pp0_iter1_reg;
wire   [31:0] grp_fu_634_p2;
reg   [31:0] tmp1_reg_2227;
wire   [31:0] grp_fu_616_p2;
reg   [31:0] tmp2_reg_2232;
wire   [31:0] grp_fu_622_p2;
reg   [31:0] x_1_reg_2237;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_state15_pp0_stage2_iter2;
wire    ap_block_state21_pp0_stage2_iter3;
wire    ap_block_state27_pp0_stage2_iter4;
wire    ap_block_pp0_stage2_11001;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage3_subdone;
wire    grp_reduce_fu_1487_ap_start;
wire    grp_reduce_fu_1487_ap_done;
wire    grp_reduce_fu_1487_ap_idle;
wire    grp_reduce_fu_1487_ap_ready;
wire   [31:0] grp_reduce_fu_1487_out_r;
wire    grp_reduce_fu_1487_out_r_ap_vld;
reg   [31:0] ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_loc_0_phi_fu_407_p4;
wire   [31:0] bitcast_ln9_fu_1630_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_loc_0_reg_404;
wire   [0:0] init_read_read_fu_182_p2;
reg   [31:0] ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_1_loc_0_phi_fu_416_p4;
wire   [31:0] bitcast_ln9_1_fu_1641_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_1_loc_0_reg_413;
reg   [31:0] ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_2_loc_0_phi_fu_425_p4;
wire   [31:0] bitcast_ln9_2_fu_1652_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_2_loc_0_reg_422;
reg   [31:0] ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_3_loc_0_phi_fu_434_p4;
wire   [31:0] bitcast_ln9_3_fu_1663_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_3_loc_0_reg_431;
reg   [31:0] ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_4_loc_0_phi_fu_443_p4;
wire   [31:0] bitcast_ln9_4_fu_1674_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_4_loc_0_reg_440;
reg   [31:0] ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_5_loc_0_phi_fu_452_p4;
wire   [31:0] bitcast_ln9_5_fu_1685_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_5_loc_0_reg_449;
reg   [31:0] ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_6_loc_0_phi_fu_461_p4;
wire   [31:0] bitcast_ln9_6_fu_1696_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_6_loc_0_reg_458;
reg   [31:0] ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_7_loc_0_phi_fu_470_p4;
wire   [31:0] bitcast_ln9_7_fu_1707_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_7_loc_0_reg_467;
reg   [31:0] ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_8_loc_0_phi_fu_479_p4;
wire   [31:0] bitcast_ln9_8_fu_1718_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_8_loc_0_reg_476;
reg   [31:0] ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_9_loc_0_phi_fu_488_p4;
wire   [31:0] bitcast_ln9_9_fu_1729_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_9_loc_0_reg_485;
reg   [31:0] ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10_loc_0_phi_fu_497_p4;
wire   [31:0] bitcast_ln9_10_fu_1740_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10_loc_0_reg_494;
reg   [31:0] ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_phi_fu_506_p4;
wire   [31:0] bitcast_ln9_11_fu_1751_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_reg_503;
reg   [31:0] ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_phi_fu_515_p4;
wire   [31:0] bitcast_ln9_12_fu_1762_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_reg_512;
reg   [31:0] ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_lo_char_0_phi_fu_524_p4;
wire   [31:0] bitcast_ln9_13_fu_1773_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_lo_char_0_reg_521;
reg   [31:0] ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_loc_0_phi_fu_533_p4;
wire   [31:0] bitcast_ln9_14_fu_1784_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_loc_0_reg_530;
reg   [31:0] ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15_loc_0_phi_fu_542_p4;
wire   [31:0] bitcast_ln9_15_fu_1795_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15_loc_0_reg_539;
reg   [31:0] ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_14_phi_fu_551_p4;
wire   [31:0] bitcast_ln9_16_fu_1806_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_14_reg_548;
reg   [31:0] ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17_loc_0_phi_fu_560_p4;
wire   [31:0] bitcast_ln9_17_fu_1817_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17_loc_0_reg_557;
reg   [31:0] ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18_loc_0_phi_fu_569_p4;
wire   [31:0] bitcast_ln9_18_fu_1828_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18_loc_0_reg_566;
reg   [31:0] ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19_loc_0_phi_fu_578_p4;
wire   [31:0] bitcast_ln9_19_fu_1839_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19_loc_0_reg_575;
reg   [31:0] ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20_loc_0_phi_fu_587_p4;
wire   [31:0] bitcast_ln9_20_fu_1850_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20_loc_0_reg_584;
reg   [31:0] ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_15_phi_fu_596_p4;
wire   [31:0] bitcast_ln9_21_fu_1861_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_15_reg_593;
reg   [31:0] ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_16_phi_fu_605_p4;
wire   [31:0] bitcast_ln9_22_fu_1872_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_16_reg_602;
reg    grp_reduce_fu_1487_ap_start_reg;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage5;
wire   [31:0] grp_fu_628_p0;
wire   [31:0] grp_fu_877_p0;
wire   [31:0] grp_fu_892_p0;
wire   [31:0] grp_fu_895_p0;
wire   [31:0] grp_fu_892_p2;
wire   [31:0] grp_fu_895_p2;
wire   [31:0] grp_fu_628_p2;
wire   [31:0] grp_fu_877_p2;
reg   [5:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to4;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
wire    ap_block_pp0_stage4_subdone;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 accelerate_float_float_int_bool_int_float_bool_storage = 32'd0;
#0 accelerate_float_float_int_bool_int_float_bool_storage_1 = 32'd0;
#0 accelerate_float_float_int_bool_int_float_bool_storage_2 = 32'd0;
#0 accelerate_float_float_int_bool_int_float_bool_storage_3 = 32'd0;
#0 accelerate_float_float_int_bool_int_float_bool_storage_4 = 32'd0;
#0 accelerate_float_float_int_bool_int_float_bool_storage_5 = 32'd0;
#0 accelerate_float_float_int_bool_int_float_bool_storage_6 = 32'd0;
#0 accelerate_float_float_int_bool_int_float_bool_storage_7 = 32'd0;
#0 accelerate_float_float_int_bool_int_float_bool_storage_8 = 32'd0;
#0 accelerate_float_float_int_bool_int_float_bool_storage_9 = 32'd0;
#0 p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10 = 32'd0;
#0 p_ZZ10accelerateRfPfPiPbiS0_bE7storage_11 = 32'd0;
#0 p_ZZ10accelerateRfPfPiPbiS0_bE7storage_12 = 32'd0;
#0 p_ZZ10accelerateRfPfPiPbiS0_bE7storage_13 = 32'd0;
#0 p_ZZ10accelerateRfPfPiPbiS0_bE7storage_14 = 32'd0;
#0 p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15 = 32'd0;
#0 p_ZZ10accelerateRfPfPiPbiS0_bE7storage_16 = 32'd0;
#0 p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17 = 32'd0;
#0 p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18 = 32'd0;
#0 p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19 = 32'd0;
#0 p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20 = 32'd0;
#0 p_ZZ10accelerateRfPfPiPbiS0_bE7storage_21 = 32'd0;
#0 p_ZZ10accelerateRfPfPiPbiS0_bE7storage_22 = 32'd0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_reduce_fu_1487_ap_start_reg = 1'b0;
end

accelerate_reduce grp_reduce_fu_1487(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_reduce_fu_1487_ap_start),
    .ap_done(grp_reduce_fu_1487_ap_done),
    .ap_idle(grp_reduce_fu_1487_ap_idle),
    .ap_ready(grp_reduce_fu_1487_ap_ready),
    .out_r(grp_reduce_fu_1487_out_r),
    .out_r_ap_vld(grp_reduce_fu_1487_out_r_ap_vld),
    .value_r(x_1_reg_2237),
    .label_r(label_r_read_reg_2222_pp0_iter1_reg)
);

accelerate_fadd_32ns_32ns_32_5_full_dsp_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_x_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln20_2_reg_2212),
    .din1(select_ln20_3_reg_2217),
    .ce(1'b1),
    .dout(grp_fu_616_p2)
);

accelerate_fadd_32ns_32ns_32_5_full_dsp_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_x_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp2_reg_2232),
    .din1(tmp1_reg_2227),
    .ce(1'b1),
    .dout(grp_fu_622_p2)
);

accelerate_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_628_p0),
    .din1(tmp_2_reg_2167),
    .ce(1'b1),
    .dout(grp_fu_628_p2)
);

accelerate_fadd_32ns_32ns_32_5_full_dsp_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_x_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_reg_2202),
    .din1(select_ln20_1_reg_2207),
    .ce(1'b1),
    .dout(grp_fu_634_p2)
);

accelerate_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_877_p0),
    .din1(tmp_3_reg_2177),
    .ce(1'b1),
    .dout(grp_fu_877_p2)
);

accelerate_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_892_p0),
    .din1(tmp_reg_2147),
    .ce(1'b1),
    .dout(grp_fu_892_p2)
);

accelerate_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_895_p0),
    .din1(tmp_1_reg_2157),
    .ce(1'b1),
    .dout(grp_fu_895_p2)
);

accelerate_mux_2332_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mux_2332_32_1_1_U14(
    .din0(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_loc_0_phi_fu_407_p4),
    .din1(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_1_loc_0_phi_fu_416_p4),
    .din2(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_2_loc_0_phi_fu_425_p4),
    .din3(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_3_loc_0_phi_fu_434_p4),
    .din4(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_4_loc_0_phi_fu_443_p4),
    .din5(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_5_loc_0_phi_fu_452_p4),
    .din6(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_6_loc_0_phi_fu_461_p4),
    .din7(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_7_loc_0_phi_fu_470_p4),
    .din8(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_8_loc_0_phi_fu_479_p4),
    .din9(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_9_loc_0_phi_fu_488_p4),
    .din10(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10_loc_0_phi_fu_497_p4),
    .din11(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_phi_fu_506_p4),
    .din12(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_phi_fu_515_p4),
    .din13(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_lo_char_0_phi_fu_524_p4),
    .din14(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_loc_0_phi_fu_533_p4),
    .din15(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15_loc_0_phi_fu_542_p4),
    .din16(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_14_phi_fu_551_p4),
    .din17(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17_loc_0_phi_fu_560_p4),
    .din18(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18_loc_0_phi_fu_569_p4),
    .din19(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19_loc_0_phi_fu_578_p4),
    .din20(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20_loc_0_phi_fu_587_p4),
    .din21(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_15_phi_fu_596_p4),
    .din22(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_16_phi_fu_605_p4),
    .din23(subrow_col_indices_0),
    .dout(tmp_fu_1883_p25)
);

accelerate_mux_2332_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mux_2332_32_1_1_U15(
    .din0(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_loc_0_phi_fu_407_p4),
    .din1(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_1_loc_0_phi_fu_416_p4),
    .din2(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_2_loc_0_phi_fu_425_p4),
    .din3(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_3_loc_0_phi_fu_434_p4),
    .din4(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_4_loc_0_phi_fu_443_p4),
    .din5(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_5_loc_0_phi_fu_452_p4),
    .din6(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_6_loc_0_phi_fu_461_p4),
    .din7(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_7_loc_0_phi_fu_470_p4),
    .din8(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_8_loc_0_phi_fu_479_p4),
    .din9(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_9_loc_0_phi_fu_488_p4),
    .din10(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10_loc_0_phi_fu_497_p4),
    .din11(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_phi_fu_506_p4),
    .din12(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_phi_fu_515_p4),
    .din13(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_lo_char_0_phi_fu_524_p4),
    .din14(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_loc_0_phi_fu_533_p4),
    .din15(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15_loc_0_phi_fu_542_p4),
    .din16(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_14_phi_fu_551_p4),
    .din17(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17_loc_0_phi_fu_560_p4),
    .din18(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18_loc_0_phi_fu_569_p4),
    .din19(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19_loc_0_phi_fu_578_p4),
    .din20(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20_loc_0_phi_fu_587_p4),
    .din21(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_15_phi_fu_596_p4),
    .din22(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_16_phi_fu_605_p4),
    .din23(subrow_col_indices_1),
    .dout(tmp_1_fu_1935_p25)
);

accelerate_mux_2332_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mux_2332_32_1_1_U16(
    .din0(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_loc_0_phi_fu_407_p4),
    .din1(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_1_loc_0_phi_fu_416_p4),
    .din2(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_2_loc_0_phi_fu_425_p4),
    .din3(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_3_loc_0_phi_fu_434_p4),
    .din4(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_4_loc_0_phi_fu_443_p4),
    .din5(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_5_loc_0_phi_fu_452_p4),
    .din6(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_6_loc_0_phi_fu_461_p4),
    .din7(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_7_loc_0_phi_fu_470_p4),
    .din8(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_8_loc_0_phi_fu_479_p4),
    .din9(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_9_loc_0_phi_fu_488_p4),
    .din10(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10_loc_0_phi_fu_497_p4),
    .din11(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_phi_fu_506_p4),
    .din12(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_phi_fu_515_p4),
    .din13(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_lo_char_0_phi_fu_524_p4),
    .din14(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_loc_0_phi_fu_533_p4),
    .din15(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15_loc_0_phi_fu_542_p4),
    .din16(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_14_phi_fu_551_p4),
    .din17(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17_loc_0_phi_fu_560_p4),
    .din18(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18_loc_0_phi_fu_569_p4),
    .din19(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19_loc_0_phi_fu_578_p4),
    .din20(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20_loc_0_phi_fu_587_p4),
    .din21(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_15_phi_fu_596_p4),
    .din22(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_16_phi_fu_605_p4),
    .din23(subrow_col_indices_2),
    .dout(tmp_2_fu_1987_p25)
);

accelerate_mux_2332_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mux_2332_32_1_1_U17(
    .din0(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_loc_0_phi_fu_407_p4),
    .din1(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_1_loc_0_phi_fu_416_p4),
    .din2(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_2_loc_0_phi_fu_425_p4),
    .din3(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_3_loc_0_phi_fu_434_p4),
    .din4(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_4_loc_0_phi_fu_443_p4),
    .din5(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_5_loc_0_phi_fu_452_p4),
    .din6(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_6_loc_0_phi_fu_461_p4),
    .din7(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_7_loc_0_phi_fu_470_p4),
    .din8(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_8_loc_0_phi_fu_479_p4),
    .din9(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_9_loc_0_phi_fu_488_p4),
    .din10(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10_loc_0_phi_fu_497_p4),
    .din11(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_phi_fu_506_p4),
    .din12(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_phi_fu_515_p4),
    .din13(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_lo_char_0_phi_fu_524_p4),
    .din14(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_loc_0_phi_fu_533_p4),
    .din15(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15_loc_0_phi_fu_542_p4),
    .din16(ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_14_phi_fu_551_p4),
    .din17(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17_loc_0_phi_fu_560_p4),
    .din18(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18_loc_0_phi_fu_569_p4),
    .din19(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19_loc_0_phi_fu_578_p4),
    .din20(ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20_loc_0_phi_fu_587_p4),
    .din21(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_15_phi_fu_596_p4),
    .din22(ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_16_phi_fu_605_p4),
    .din23(subrow_col_indices_3),
    .dout(tmp_3_fu_2039_p25)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_reduce_fu_1487_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_reduce_fu_1487_ap_start_reg <= 1'b1;
        end else if ((grp_reduce_fu_1487_ap_ready == 1'b1)) begin
            grp_reduce_fu_1487_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (init_read_read_fu_182_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        accelerate_float_float_int_bool_int_float_bool_storage <= bitcast_ln9_fu_1630_p1;
        accelerate_float_float_int_bool_int_float_bool_storage_1 <= bitcast_ln9_1_fu_1641_p1;
        accelerate_float_float_int_bool_int_float_bool_storage_2 <= bitcast_ln9_2_fu_1652_p1;
        accelerate_float_float_int_bool_int_float_bool_storage_3 <= bitcast_ln9_3_fu_1663_p1;
        accelerate_float_float_int_bool_int_float_bool_storage_4 <= bitcast_ln9_4_fu_1674_p1;
        accelerate_float_float_int_bool_int_float_bool_storage_5 <= bitcast_ln9_5_fu_1685_p1;
        accelerate_float_float_int_bool_int_float_bool_storage_6 <= bitcast_ln9_6_fu_1696_p1;
        accelerate_float_float_int_bool_int_float_bool_storage_7 <= bitcast_ln9_7_fu_1707_p1;
        accelerate_float_float_int_bool_int_float_bool_storage_8 <= bitcast_ln9_8_fu_1718_p1;
        accelerate_float_float_int_bool_int_float_bool_storage_9 <= bitcast_ln9_9_fu_1729_p1;
        p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10 <= bitcast_ln9_10_fu_1740_p1;
        p_ZZ10accelerateRfPfPiPbiS0_bE7storage_11 <= bitcast_ln9_11_fu_1751_p1;
        p_ZZ10accelerateRfPfPiPbiS0_bE7storage_12 <= bitcast_ln9_12_fu_1762_p1;
        p_ZZ10accelerateRfPfPiPbiS0_bE7storage_13 <= bitcast_ln9_13_fu_1773_p1;
        p_ZZ10accelerateRfPfPiPbiS0_bE7storage_14 <= bitcast_ln9_14_fu_1784_p1;
        p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15 <= bitcast_ln9_15_fu_1795_p1;
        p_ZZ10accelerateRfPfPiPbiS0_bE7storage_16 <= bitcast_ln9_16_fu_1806_p1;
        p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17 <= bitcast_ln9_17_fu_1817_p1;
        p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18 <= bitcast_ln9_18_fu_1828_p1;
        p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19 <= bitcast_ln9_19_fu_1839_p1;
        p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20 <= bitcast_ln9_20_fu_1850_p1;
        p_ZZ10accelerateRfPfPiPbiS0_bE7storage_21 <= bitcast_ln9_21_fu_1861_p1;
        p_ZZ10accelerateRfPfPiPbiS0_bE7storage_22 <= bitcast_ln9_22_fu_1872_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        label_r_read_reg_2222 <= label_r;
        label_r_read_reg_2222_pp0_iter1_reg <= label_r_read_reg_2222;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mult_enables_0_read_reg_2142 <= mult_enables_0;
        mult_enables_1_read_reg_2152 <= mult_enables_1;
        mult_enables_2_read_reg_2162 <= mult_enables_2;
        mult_enables_3_read_reg_2172 <= mult_enables_3;
        tmp_1_reg_2157 <= tmp_1_fu_1935_p25;
        tmp_2_reg_2167 <= tmp_2_fu_1987_p25;
        tmp_3_reg_2177 <= tmp_3_fu_2039_p25;
        tmp_reg_2147 <= tmp_fu_1883_p25;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        select_ln20_1_reg_2207 <= select_ln20_1_fu_2118_p3;
        select_ln20_2_reg_2212 <= select_ln20_2_fu_2125_p3;
        select_ln20_3_reg_2217 <= select_ln20_3_fu_2132_p3;
        x_reg_2202 <= x_fu_2111_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp1_reg_2227 <= grp_fu_634_p2;
        tmp2_reg_2232 <= grp_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        x_1_reg_2237 <= grp_fu_622_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_14_phi_fu_551_p4 = p_ZZ10accelerateRfPfPiPbiS0_bE7storage_16;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_14_phi_fu_551_p4 = bitcast_ln9_16_fu_1806_p1;
    end else begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_14_phi_fu_551_p4 = ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_14_reg_548;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_1_loc_0_phi_fu_416_p4 = accelerate_float_float_int_bool_int_float_bool_storage_1;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_1_loc_0_phi_fu_416_p4 = bitcast_ln9_1_fu_1641_p1;
    end else begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_1_loc_0_phi_fu_416_p4 = ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_1_loc_0_reg_413;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_2_loc_0_phi_fu_425_p4 = accelerate_float_float_int_bool_int_float_bool_storage_2;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_2_loc_0_phi_fu_425_p4 = bitcast_ln9_2_fu_1652_p1;
    end else begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_2_loc_0_phi_fu_425_p4 = ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_2_loc_0_reg_422;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_3_loc_0_phi_fu_434_p4 = accelerate_float_float_int_bool_int_float_bool_storage_3;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_3_loc_0_phi_fu_434_p4 = bitcast_ln9_3_fu_1663_p1;
    end else begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_3_loc_0_phi_fu_434_p4 = ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_3_loc_0_reg_431;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_4_loc_0_phi_fu_443_p4 = accelerate_float_float_int_bool_int_float_bool_storage_4;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_4_loc_0_phi_fu_443_p4 = bitcast_ln9_4_fu_1674_p1;
    end else begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_4_loc_0_phi_fu_443_p4 = ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_4_loc_0_reg_440;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_5_loc_0_phi_fu_452_p4 = accelerate_float_float_int_bool_int_float_bool_storage_5;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_5_loc_0_phi_fu_452_p4 = bitcast_ln9_5_fu_1685_p1;
    end else begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_5_loc_0_phi_fu_452_p4 = ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_5_loc_0_reg_449;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_6_loc_0_phi_fu_461_p4 = accelerate_float_float_int_bool_int_float_bool_storage_6;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_6_loc_0_phi_fu_461_p4 = bitcast_ln9_6_fu_1696_p1;
    end else begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_6_loc_0_phi_fu_461_p4 = ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_6_loc_0_reg_458;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_7_loc_0_phi_fu_470_p4 = accelerate_float_float_int_bool_int_float_bool_storage_7;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_7_loc_0_phi_fu_470_p4 = bitcast_ln9_7_fu_1707_p1;
    end else begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_7_loc_0_phi_fu_470_p4 = ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_7_loc_0_reg_467;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_8_loc_0_phi_fu_479_p4 = accelerate_float_float_int_bool_int_float_bool_storage_8;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_8_loc_0_phi_fu_479_p4 = bitcast_ln9_8_fu_1718_p1;
    end else begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_8_loc_0_phi_fu_479_p4 = ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_8_loc_0_reg_476;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_9_loc_0_phi_fu_488_p4 = accelerate_float_float_int_bool_int_float_bool_storage_9;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_9_loc_0_phi_fu_488_p4 = bitcast_ln9_9_fu_1729_p1;
    end else begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_9_loc_0_phi_fu_488_p4 = ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_9_loc_0_reg_485;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_loc_0_phi_fu_407_p4 = accelerate_float_float_int_bool_int_float_bool_storage;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_loc_0_phi_fu_407_p4 = bitcast_ln9_fu_1630_p1;
    end else begin
        ap_phi_mux_accelerate_float_float_int_bool_int_float_bool_storage_loc_0_phi_fu_407_p4 = ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_loc_0_reg_404;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_16_phi_fu_605_p4 = p_ZZ10accelerateRfPfPiPbiS0_bE7storage_22;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_16_phi_fu_605_p4 = bitcast_ln9_22_fu_1872_p1;
    end else begin
        ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_16_phi_fu_605_p4 = ap_phi_reg_pp0_iter0_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_16_reg_602;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_phi_fu_515_p4 = p_ZZ10accelerateRfPfPiPbiS0_bE7storage_12;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_phi_fu_515_p4 = bitcast_ln9_12_fu_1762_p1;
    end else begin
        ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_phi_fu_515_p4 = ap_phi_reg_pp0_iter0_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_reg_512;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_lo_char_0_phi_fu_524_p4 = p_ZZ10accelerateRfPfPiPbiS0_bE7storage_13;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_lo_char_0_phi_fu_524_p4 = bitcast_ln9_13_fu_1773_p1;
    end else begin
        ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_lo_char_0_phi_fu_524_p4 = ap_phi_reg_pp0_iter0_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_lo_char_0_reg_521;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_loc_0_phi_fu_533_p4 = p_ZZ10accelerateRfPfPiPbiS0_bE7storage_14;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_loc_0_phi_fu_533_p4 = bitcast_ln9_14_fu_1784_p1;
    end else begin
        ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_loc_0_phi_fu_533_p4 = ap_phi_reg_pp0_iter0_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_loc_0_reg_530;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_15_phi_fu_596_p4 = p_ZZ10accelerateRfPfPiPbiS0_bE7storage_21;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_15_phi_fu_596_p4 = bitcast_ln9_21_fu_1861_p1;
    end else begin
        ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_15_phi_fu_596_p4 = ap_phi_reg_pp0_iter0_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_15_reg_593;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_phi_fu_506_p4 = p_ZZ10accelerateRfPfPiPbiS0_bE7storage_11;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_phi_fu_506_p4 = bitcast_ln9_11_fu_1751_p1;
    end else begin
        ap_phi_mux_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_phi_fu_506_p4 = ap_phi_reg_pp0_iter0_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_reg_503;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10_loc_0_phi_fu_497_p4 = p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10_loc_0_phi_fu_497_p4 = bitcast_ln9_10_fu_1740_p1;
    end else begin
        ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10_loc_0_phi_fu_497_p4 = ap_phi_reg_pp0_iter0_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10_loc_0_reg_494;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15_loc_0_phi_fu_542_p4 = p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15_loc_0_phi_fu_542_p4 = bitcast_ln9_15_fu_1795_p1;
    end else begin
        ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15_loc_0_phi_fu_542_p4 = ap_phi_reg_pp0_iter0_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15_loc_0_reg_539;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17_loc_0_phi_fu_560_p4 = p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17_loc_0_phi_fu_560_p4 = bitcast_ln9_17_fu_1817_p1;
    end else begin
        ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17_loc_0_phi_fu_560_p4 = ap_phi_reg_pp0_iter0_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17_loc_0_reg_557;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18_loc_0_phi_fu_569_p4 = p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18_loc_0_phi_fu_569_p4 = bitcast_ln9_18_fu_1828_p1;
    end else begin
        ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18_loc_0_phi_fu_569_p4 = ap_phi_reg_pp0_iter0_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18_loc_0_reg_566;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19_loc_0_phi_fu_578_p4 = p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19_loc_0_phi_fu_578_p4 = bitcast_ln9_19_fu_1839_p1;
    end else begin
        ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19_loc_0_phi_fu_578_p4 = ap_phi_reg_pp0_iter0_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19_loc_0_reg_575;
    end
end

always @ (*) begin
    if ((init_read_read_fu_182_p2 == 1'd0)) begin
        ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20_loc_0_phi_fu_587_p4 = p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20;
    end else if ((init_read_read_fu_182_p2 == 1'd1)) begin
        ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20_loc_0_phi_fu_587_p4 = bitcast_ln9_20_fu_1850_p1;
    end else begin
        ap_phi_mux_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20_loc_0_phi_fu_587_p4 = ap_phi_reg_pp0_iter0_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20_loc_0_reg_584;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_r_ap_lwr = 1'b1;
    end else begin
        out_r_ap_lwr = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to4 == 1'b1) & (ap_start == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if (((ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'b0;

assign ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_14_reg_548 = 'bx;

assign ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_1_loc_0_reg_413 = 'bx;

assign ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_2_loc_0_reg_422 = 'bx;

assign ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_3_loc_0_reg_431 = 'bx;

assign ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_4_loc_0_reg_440 = 'bx;

assign ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_5_loc_0_reg_449 = 'bx;

assign ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_6_loc_0_reg_458 = 'bx;

assign ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_7_loc_0_reg_467 = 'bx;

assign ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_8_loc_0_reg_476 = 'bx;

assign ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_9_loc_0_reg_485 = 'bx;

assign ap_phi_reg_pp0_iter0_accelerate_float_float_int_bool_int_float_bool_storage_loc_0_reg_404 = 'bx;

assign ap_phi_reg_pp0_iter0_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_16_reg_602 = 'bx;

assign ap_phi_reg_pp0_iter0_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_l_unsigned_int128_char_0_reg_512 = 'bx;

assign ap_phi_reg_pp0_iter0_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_lo_char_0_reg_521 = 'bx;

assign ap_phi_reg_pp0_iter0_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_loc_0_reg_530 = 'bx;

assign ap_phi_reg_pp0_iter0_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_15_reg_593 = 'bx;

assign ap_phi_reg_pp0_iter0_accelerate_mulmulmulmulfloat_float_int_bool_int_float_bool_storage_long_unsigned_int128_char_0_reg_503 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_10_loc_0_reg_494 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_15_loc_0_reg_539 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_17_loc_0_reg_557 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_18_loc_0_reg_566 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_19_loc_0_reg_575 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ10accelerateRfPfPiPbiS0_bE7storage_20_loc_0_reg_584 = 'bx;

assign bitcast_ln9_10_fu_1740_p1 = init_vector_10;

assign bitcast_ln9_11_fu_1751_p1 = init_vector_11;

assign bitcast_ln9_12_fu_1762_p1 = init_vector_12;

assign bitcast_ln9_13_fu_1773_p1 = init_vector_13;

assign bitcast_ln9_14_fu_1784_p1 = init_vector_14;

assign bitcast_ln9_15_fu_1795_p1 = init_vector_15;

assign bitcast_ln9_16_fu_1806_p1 = init_vector_16;

assign bitcast_ln9_17_fu_1817_p1 = init_vector_17;

assign bitcast_ln9_18_fu_1828_p1 = init_vector_18;

assign bitcast_ln9_19_fu_1839_p1 = init_vector_19;

assign bitcast_ln9_1_fu_1641_p1 = init_vector_1;

assign bitcast_ln9_20_fu_1850_p1 = init_vector_20;

assign bitcast_ln9_21_fu_1861_p1 = init_vector_21;

assign bitcast_ln9_22_fu_1872_p1 = init_vector_22;

assign bitcast_ln9_2_fu_1652_p1 = init_vector_2;

assign bitcast_ln9_3_fu_1663_p1 = init_vector_3;

assign bitcast_ln9_4_fu_1674_p1 = init_vector_4;

assign bitcast_ln9_5_fu_1685_p1 = init_vector_5;

assign bitcast_ln9_6_fu_1696_p1 = init_vector_6;

assign bitcast_ln9_7_fu_1707_p1 = init_vector_7;

assign bitcast_ln9_8_fu_1718_p1 = init_vector_8;

assign bitcast_ln9_9_fu_1729_p1 = init_vector_9;

assign bitcast_ln9_fu_1630_p1 = init_vector_0;

assign grp_fu_628_p0 = subrow_vals_2;

assign grp_fu_877_p0 = subrow_vals_3;

assign grp_fu_892_p0 = subrow_vals_0;

assign grp_fu_895_p0 = subrow_vals_1;

assign grp_reduce_fu_1487_ap_start = grp_reduce_fu_1487_ap_start_reg;

assign init_read_read_fu_182_p2 = init;

assign out_r = grp_reduce_fu_1487_out_r;

assign out_r_ap_vld = grp_reduce_fu_1487_out_r_ap_vld;

assign select_ln20_1_fu_2118_p3 = ((mult_enables_1_read_reg_2152[0:0] == 1'b1) ? grp_fu_895_p2 : 32'd0);

assign select_ln20_2_fu_2125_p3 = ((mult_enables_2_read_reg_2162[0:0] == 1'b1) ? grp_fu_628_p2 : 32'd0);

assign select_ln20_3_fu_2132_p3 = ((mult_enables_3_read_reg_2172[0:0] == 1'b1) ? grp_fu_877_p2 : 32'd0);

assign x_fu_2111_p3 = ((mult_enables_0_read_reg_2142[0:0] == 1'b1) ? grp_fu_892_p2 : 32'd0);

endmodule //accelerate
