# reading modelsim.ini
# Loading project counter_parallel_port_tb
# Compile of DE1_SoC_top_level.vhd was successful.
# Compile of counter_parallel_port_tb.vhd was successful.
# Compile of counter_tb.vhd was successful.
# Compile of counter.vhd was successful.
# 4 compiles, 0 failed with no errors.
# Compile of parallel_port.vhd failed with 2 errors.
# Compile of DE1_SoC_top_level.vhd was successful.
# Compile of counter_parallel_port_tb.vhd was successful.
# Compile of counter_tb.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of parallel_port.vhd failed with 2 errors.
# 5 compiles, 1 failed with 2 errors.
# Compile of DE1_SoC_top_level.vhd was successful.
# Compile of counter_parallel_port_tb.vhd was successful.
# Compile of counter_tb.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of parallel_port.vhd failed with 2 errors.
# 5 compiles, 1 failed with 2 errors.
# Compile of parallel_port.vhd failed with 2 errors.
# Compile of DE1_SoC_top_level.vhd was successful.
# Compile of counter_parallel_port_tb.vhd was successful.
# Compile of counter_tb.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of parallel_port.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Load canceled
# Compile of DE1_SoC_top_level.vhd was successful.
# Compile of counter_parallel_port_tb.vhd was successful.
# Compile of counter_tb.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of parallel_port.vhd was successful.
# Compile of parallel_port_tb.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim work.parallel_port_tb
# vsim work.parallel_port_tb 
# Start time: 23:32:36 on Mar 15,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.parallel_port_tb(parallel_port_tb_logic)
# Loading work.parallel_port(parallel_port_logic)
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/Clk
add wave -position end  sim:/parallel_port_tb/parallel_port_instance/nReset
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: Assertion violation.
#    Time: 1 us  Iteration: 0  Instance: /parallel_port_tb
# ** Failure: simulation finished
#    Time: 1 us  Iteration: 0  Process: /parallel_port_tb/stop_sim File: /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd
# Break in Process stop_sim at /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd line 66
vsim work.parallel_port_tb -t ns
# End time: 23:33:52 on Mar 15,2020, Elapsed time: 0:01:16
# Errors: 1, Warnings: 1
# vsim work.parallel_port_tb -t ns 
# Start time: 23:33:52 on Mar 15,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.parallel_port_tb(parallel_port_tb_logic)
# Loading work.parallel_port(parallel_port_logic)
add wave -position end  sim:/parallel_port_tb/Clk
add wave -position end  sim:/parallel_port_tb/nReset
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: Assertion violation.
#    Time: 1 us  Iteration: 0  Instance: /parallel_port_tb
# ** Failure: simulation finished
#    Time: 1 us  Iteration: 0  Process: /parallel_port_tb/stop_sim File: /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd
# Break in Process stop_sim at /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/modelsim/parallel_port_tb.vhd line 66
