#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x15af590 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15af720 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x15a22d0 .functor NOT 1, L_0x15fc640, C4<0>, C4<0>, C4<0>;
L_0x15fc420 .functor XOR 2, L_0x15fc2c0, L_0x15fc380, C4<00>, C4<00>;
L_0x15fc530 .functor XOR 2, L_0x15fc420, L_0x15fc490, C4<00>, C4<00>;
v0x15f81a0_0 .net *"_ivl_10", 1 0, L_0x15fc490;  1 drivers
v0x15f82a0_0 .net *"_ivl_12", 1 0, L_0x15fc530;  1 drivers
v0x15f8380_0 .net *"_ivl_2", 1 0, L_0x15fb510;  1 drivers
v0x15f8440_0 .net *"_ivl_4", 1 0, L_0x15fc2c0;  1 drivers
v0x15f8520_0 .net *"_ivl_6", 1 0, L_0x15fc380;  1 drivers
v0x15f8650_0 .net *"_ivl_8", 1 0, L_0x15fc420;  1 drivers
v0x15f8730_0 .net "a", 0 0, v0x15f5490_0;  1 drivers
v0x15f87d0_0 .net "b", 0 0, v0x15f5530_0;  1 drivers
v0x15f8870_0 .net "c", 0 0, v0x15f55d0_0;  1 drivers
v0x15f8910_0 .var "clk", 0 0;
v0x15f89b0_0 .net "d", 0 0, v0x15f5710_0;  1 drivers
v0x15f8a50_0 .net "out_pos_dut", 0 0, L_0x15fc140;  1 drivers
v0x15f8af0_0 .net "out_pos_ref", 0 0, L_0x15fa020;  1 drivers
v0x15f8b90_0 .net "out_sop_dut", 0 0, L_0x15fb240;  1 drivers
v0x15f8c30_0 .net "out_sop_ref", 0 0, L_0x15cfc40;  1 drivers
v0x15f8cd0_0 .var/2u "stats1", 223 0;
v0x15f8d70_0 .var/2u "strobe", 0 0;
v0x15f8e10_0 .net "tb_match", 0 0, L_0x15fc640;  1 drivers
v0x15f8ee0_0 .net "tb_mismatch", 0 0, L_0x15a22d0;  1 drivers
v0x15f8f80_0 .net "wavedrom_enable", 0 0, v0x15f59e0_0;  1 drivers
v0x15f9050_0 .net "wavedrom_title", 511 0, v0x15f5a80_0;  1 drivers
L_0x15fb510 .concat [ 1 1 0 0], L_0x15fa020, L_0x15cfc40;
L_0x15fc2c0 .concat [ 1 1 0 0], L_0x15fa020, L_0x15cfc40;
L_0x15fc380 .concat [ 1 1 0 0], L_0x15fc140, L_0x15fb240;
L_0x15fc490 .concat [ 1 1 0 0], L_0x15fa020, L_0x15cfc40;
L_0x15fc640 .cmp/eeq 2, L_0x15fb510, L_0x15fc530;
S_0x15af8b0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x15af720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x15a26b0 .functor AND 1, v0x15f55d0_0, v0x15f5710_0, C4<1>, C4<1>;
L_0x15a2a90 .functor NOT 1, v0x15f5490_0, C4<0>, C4<0>, C4<0>;
L_0x15a2e70 .functor NOT 1, v0x15f5530_0, C4<0>, C4<0>, C4<0>;
L_0x15a30f0 .functor AND 1, L_0x15a2a90, L_0x15a2e70, C4<1>, C4<1>;
L_0x15ba120 .functor AND 1, L_0x15a30f0, v0x15f55d0_0, C4<1>, C4<1>;
L_0x15cfc40 .functor OR 1, L_0x15a26b0, L_0x15ba120, C4<0>, C4<0>;
L_0x15f94a0 .functor NOT 1, v0x15f5530_0, C4<0>, C4<0>, C4<0>;
L_0x15f9510 .functor OR 1, L_0x15f94a0, v0x15f5710_0, C4<0>, C4<0>;
L_0x15f9620 .functor AND 1, v0x15f55d0_0, L_0x15f9510, C4<1>, C4<1>;
L_0x15f96e0 .functor NOT 1, v0x15f5490_0, C4<0>, C4<0>, C4<0>;
L_0x15f97b0 .functor OR 1, L_0x15f96e0, v0x15f5530_0, C4<0>, C4<0>;
L_0x15f9820 .functor AND 1, L_0x15f9620, L_0x15f97b0, C4<1>, C4<1>;
L_0x15f99a0 .functor NOT 1, v0x15f5530_0, C4<0>, C4<0>, C4<0>;
L_0x15f9a10 .functor OR 1, L_0x15f99a0, v0x15f5710_0, C4<0>, C4<0>;
L_0x15f9930 .functor AND 1, v0x15f55d0_0, L_0x15f9a10, C4<1>, C4<1>;
L_0x15f9ba0 .functor NOT 1, v0x15f5490_0, C4<0>, C4<0>, C4<0>;
L_0x15f9ca0 .functor OR 1, L_0x15f9ba0, v0x15f5710_0, C4<0>, C4<0>;
L_0x15f9d60 .functor AND 1, L_0x15f9930, L_0x15f9ca0, C4<1>, C4<1>;
L_0x15f9f10 .functor XNOR 1, L_0x15f9820, L_0x15f9d60, C4<0>, C4<0>;
v0x15a1c00_0 .net *"_ivl_0", 0 0, L_0x15a26b0;  1 drivers
v0x15a2000_0 .net *"_ivl_12", 0 0, L_0x15f94a0;  1 drivers
v0x15a23e0_0 .net *"_ivl_14", 0 0, L_0x15f9510;  1 drivers
v0x15a27c0_0 .net *"_ivl_16", 0 0, L_0x15f9620;  1 drivers
v0x15a2ba0_0 .net *"_ivl_18", 0 0, L_0x15f96e0;  1 drivers
v0x15a2f80_0 .net *"_ivl_2", 0 0, L_0x15a2a90;  1 drivers
v0x15a3200_0 .net *"_ivl_20", 0 0, L_0x15f97b0;  1 drivers
v0x15f3a00_0 .net *"_ivl_24", 0 0, L_0x15f99a0;  1 drivers
v0x15f3ae0_0 .net *"_ivl_26", 0 0, L_0x15f9a10;  1 drivers
v0x15f3bc0_0 .net *"_ivl_28", 0 0, L_0x15f9930;  1 drivers
v0x15f3ca0_0 .net *"_ivl_30", 0 0, L_0x15f9ba0;  1 drivers
v0x15f3d80_0 .net *"_ivl_32", 0 0, L_0x15f9ca0;  1 drivers
v0x15f3e60_0 .net *"_ivl_36", 0 0, L_0x15f9f10;  1 drivers
L_0x7f4c1eecb018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x15f3f20_0 .net *"_ivl_38", 0 0, L_0x7f4c1eecb018;  1 drivers
v0x15f4000_0 .net *"_ivl_4", 0 0, L_0x15a2e70;  1 drivers
v0x15f40e0_0 .net *"_ivl_6", 0 0, L_0x15a30f0;  1 drivers
v0x15f41c0_0 .net *"_ivl_8", 0 0, L_0x15ba120;  1 drivers
v0x15f42a0_0 .net "a", 0 0, v0x15f5490_0;  alias, 1 drivers
v0x15f4360_0 .net "b", 0 0, v0x15f5530_0;  alias, 1 drivers
v0x15f4420_0 .net "c", 0 0, v0x15f55d0_0;  alias, 1 drivers
v0x15f44e0_0 .net "d", 0 0, v0x15f5710_0;  alias, 1 drivers
v0x15f45a0_0 .net "out_pos", 0 0, L_0x15fa020;  alias, 1 drivers
v0x15f4660_0 .net "out_sop", 0 0, L_0x15cfc40;  alias, 1 drivers
v0x15f4720_0 .net "pos0", 0 0, L_0x15f9820;  1 drivers
v0x15f47e0_0 .net "pos1", 0 0, L_0x15f9d60;  1 drivers
L_0x15fa020 .functor MUXZ 1, L_0x7f4c1eecb018, L_0x15f9820, L_0x15f9f10, C4<>;
S_0x15f4960 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x15af720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x15f5490_0 .var "a", 0 0;
v0x15f5530_0 .var "b", 0 0;
v0x15f55d0_0 .var "c", 0 0;
v0x15f5670_0 .net "clk", 0 0, v0x15f8910_0;  1 drivers
v0x15f5710_0 .var "d", 0 0;
v0x15f5800_0 .var/2u "fail", 0 0;
v0x15f58a0_0 .var/2u "fail1", 0 0;
v0x15f5940_0 .net "tb_match", 0 0, L_0x15fc640;  alias, 1 drivers
v0x15f59e0_0 .var "wavedrom_enable", 0 0;
v0x15f5a80_0 .var "wavedrom_title", 511 0;
E_0x15adf00/0 .event negedge, v0x15f5670_0;
E_0x15adf00/1 .event posedge, v0x15f5670_0;
E_0x15adf00 .event/or E_0x15adf00/0, E_0x15adf00/1;
S_0x15f4c90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x15f4960;
 .timescale -12 -12;
v0x15f4ed0_0 .var/2s "i", 31 0;
E_0x15adda0 .event posedge, v0x15f5670_0;
S_0x15f4fd0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x15f4960;
 .timescale -12 -12;
v0x15f51d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x15f52b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x15f4960;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x15f5c60 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x15af720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x15fa1d0 .functor NOT 1, v0x15f5490_0, C4<0>, C4<0>, C4<0>;
L_0x15fa260 .functor NOT 1, v0x15f5530_0, C4<0>, C4<0>, C4<0>;
L_0x15fa400 .functor AND 1, L_0x15fa1d0, L_0x15fa260, C4<1>, C4<1>;
L_0x15fa510 .functor NOT 1, v0x15f55d0_0, C4<0>, C4<0>, C4<0>;
L_0x15fa6c0 .functor AND 1, L_0x15fa400, L_0x15fa510, C4<1>, C4<1>;
L_0x15fa7d0 .functor AND 1, L_0x15fa6c0, v0x15f5710_0, C4<1>, C4<1>;
L_0x15fa9e0 .functor NOT 1, v0x15f5530_0, C4<0>, C4<0>, C4<0>;
L_0x15faa50 .functor AND 1, v0x15f5490_0, L_0x15fa9e0, C4<1>, C4<1>;
L_0x15fac70 .functor AND 1, L_0x15faa50, v0x15f55d0_0, C4<1>, C4<1>;
L_0x15fad30 .functor AND 1, L_0x15fac70, v0x15f5710_0, C4<1>, C4<1>;
L_0x15fae50 .functor OR 1, L_0x15fa7d0, L_0x15fad30, C4<0>, C4<0>;
L_0x15faf10 .functor NOT 1, v0x15f5490_0, C4<0>, C4<0>, C4<0>;
L_0x15faff0 .functor AND 1, L_0x15faf10, v0x15f5530_0, C4<1>, C4<1>;
L_0x15fb0b0 .functor AND 1, L_0x15faff0, v0x15f55d0_0, C4<1>, C4<1>;
L_0x15faf80 .functor AND 1, L_0x15fb0b0, v0x15f5710_0, C4<1>, C4<1>;
L_0x15fb240 .functor OR 1, L_0x15fae50, L_0x15faf80, C4<0>, C4<0>;
L_0x15fb430 .functor NOT 1, v0x15f5490_0, C4<0>, C4<0>, C4<0>;
L_0x15fb4a0 .functor NOT 1, v0x15f5530_0, C4<0>, C4<0>, C4<0>;
L_0x15fb5b0 .functor OR 1, L_0x15fb430, L_0x15fb4a0, C4<0>, C4<0>;
L_0x15fb6c0 .functor NOT 1, v0x15f55d0_0, C4<0>, C4<0>, C4<0>;
L_0x15fb7e0 .functor OR 1, L_0x15fb5b0, L_0x15fb6c0, C4<0>, C4<0>;
L_0x15fb8f0 .functor NOT 1, v0x15f5530_0, C4<0>, C4<0>, C4<0>;
L_0x15fba20 .functor OR 1, v0x15f5490_0, L_0x15fb8f0, C4<0>, C4<0>;
L_0x15fbae0 .functor OR 1, L_0x15fba20, v0x15f55d0_0, C4<0>, C4<0>;
L_0x15fbc70 .functor AND 1, L_0x15fb7e0, L_0x15fbae0, C4<1>, C4<1>;
L_0x15fbd80 .functor NOT 1, v0x15f5490_0, C4<0>, C4<0>, C4<0>;
L_0x15fbed0 .functor OR 1, L_0x15fbd80, v0x15f5530_0, C4<0>, C4<0>;
L_0x15fbf90 .functor OR 1, L_0x15fbed0, v0x15f55d0_0, C4<0>, C4<0>;
L_0x15fc140 .functor AND 1, L_0x15fbc70, L_0x15fbf90, C4<1>, C4<1>;
v0x15f5e20_0 .net *"_ivl_0", 0 0, L_0x15fa1d0;  1 drivers
v0x15f5f00_0 .net *"_ivl_10", 0 0, L_0x15fa7d0;  1 drivers
v0x15f5fe0_0 .net *"_ivl_12", 0 0, L_0x15fa9e0;  1 drivers
v0x15f60d0_0 .net *"_ivl_14", 0 0, L_0x15faa50;  1 drivers
v0x15f61b0_0 .net *"_ivl_16", 0 0, L_0x15fac70;  1 drivers
v0x15f62e0_0 .net *"_ivl_18", 0 0, L_0x15fad30;  1 drivers
v0x15f63c0_0 .net *"_ivl_2", 0 0, L_0x15fa260;  1 drivers
v0x15f64a0_0 .net *"_ivl_20", 0 0, L_0x15fae50;  1 drivers
v0x15f6580_0 .net *"_ivl_22", 0 0, L_0x15faf10;  1 drivers
v0x15f66f0_0 .net *"_ivl_24", 0 0, L_0x15faff0;  1 drivers
v0x15f67d0_0 .net *"_ivl_26", 0 0, L_0x15fb0b0;  1 drivers
v0x15f68b0_0 .net *"_ivl_28", 0 0, L_0x15faf80;  1 drivers
v0x15f6990_0 .net *"_ivl_32", 0 0, L_0x15fb430;  1 drivers
v0x15f6a70_0 .net *"_ivl_34", 0 0, L_0x15fb4a0;  1 drivers
v0x15f6b50_0 .net *"_ivl_36", 0 0, L_0x15fb5b0;  1 drivers
v0x15f6c30_0 .net *"_ivl_38", 0 0, L_0x15fb6c0;  1 drivers
v0x15f6d10_0 .net *"_ivl_4", 0 0, L_0x15fa400;  1 drivers
v0x15f6f00_0 .net *"_ivl_40", 0 0, L_0x15fb7e0;  1 drivers
v0x15f6fe0_0 .net *"_ivl_42", 0 0, L_0x15fb8f0;  1 drivers
v0x15f70c0_0 .net *"_ivl_44", 0 0, L_0x15fba20;  1 drivers
v0x15f71a0_0 .net *"_ivl_46", 0 0, L_0x15fbae0;  1 drivers
v0x15f7280_0 .net *"_ivl_48", 0 0, L_0x15fbc70;  1 drivers
v0x15f7360_0 .net *"_ivl_50", 0 0, L_0x15fbd80;  1 drivers
v0x15f7440_0 .net *"_ivl_52", 0 0, L_0x15fbed0;  1 drivers
v0x15f7520_0 .net *"_ivl_54", 0 0, L_0x15fbf90;  1 drivers
v0x15f7600_0 .net *"_ivl_6", 0 0, L_0x15fa510;  1 drivers
v0x15f76e0_0 .net *"_ivl_8", 0 0, L_0x15fa6c0;  1 drivers
v0x15f77c0_0 .net "a", 0 0, v0x15f5490_0;  alias, 1 drivers
v0x15f7860_0 .net "b", 0 0, v0x15f5530_0;  alias, 1 drivers
v0x15f7950_0 .net "c", 0 0, v0x15f55d0_0;  alias, 1 drivers
v0x15f7a40_0 .net "d", 0 0, v0x15f5710_0;  alias, 1 drivers
v0x15f7b30_0 .net "out_pos", 0 0, L_0x15fc140;  alias, 1 drivers
v0x15f7bf0_0 .net "out_sop", 0 0, L_0x15fb240;  alias, 1 drivers
S_0x15f7f80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x15af720;
 .timescale -12 -12;
E_0x15979f0 .event anyedge, v0x15f8d70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15f8d70_0;
    %nor/r;
    %assign/vec4 v0x15f8d70_0, 0;
    %wait E_0x15979f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x15f4960;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15f5800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15f58a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x15f4960;
T_4 ;
    %wait E_0x15adf00;
    %load/vec4 v0x15f5940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15f5800_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15f4960;
T_5 ;
    %wait E_0x15adda0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15f5710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f55d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f5530_0, 0;
    %assign/vec4 v0x15f5490_0, 0;
    %wait E_0x15adda0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15f5710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f55d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f5530_0, 0;
    %assign/vec4 v0x15f5490_0, 0;
    %wait E_0x15adda0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15f5710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f55d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f5530_0, 0;
    %assign/vec4 v0x15f5490_0, 0;
    %wait E_0x15adda0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15f5710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f55d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f5530_0, 0;
    %assign/vec4 v0x15f5490_0, 0;
    %wait E_0x15adda0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15f5710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f55d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f5530_0, 0;
    %assign/vec4 v0x15f5490_0, 0;
    %wait E_0x15adda0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15f5710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f55d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f5530_0, 0;
    %assign/vec4 v0x15f5490_0, 0;
    %wait E_0x15adda0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15f5710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f55d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f5530_0, 0;
    %assign/vec4 v0x15f5490_0, 0;
    %wait E_0x15adda0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15f5710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f55d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f5530_0, 0;
    %assign/vec4 v0x15f5490_0, 0;
    %wait E_0x15adda0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15f5710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f55d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f5530_0, 0;
    %assign/vec4 v0x15f5490_0, 0;
    %wait E_0x15adda0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15f5710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f55d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f5530_0, 0;
    %assign/vec4 v0x15f5490_0, 0;
    %wait E_0x15adda0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15f5710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f55d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f5530_0, 0;
    %assign/vec4 v0x15f5490_0, 0;
    %wait E_0x15adda0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15f5710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f55d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f5530_0, 0;
    %assign/vec4 v0x15f5490_0, 0;
    %wait E_0x15adda0;
    %load/vec4 v0x15f5800_0;
    %store/vec4 v0x15f58a0_0, 0, 1;
    %fork t_1, S_0x15f4c90;
    %jmp t_0;
    .scope S_0x15f4c90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15f4ed0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x15f4ed0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x15adda0;
    %load/vec4 v0x15f4ed0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x15f5710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f55d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f5530_0, 0;
    %assign/vec4 v0x15f5490_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15f4ed0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x15f4ed0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x15f4960;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15adf00;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x15f5710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f55d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15f5530_0, 0;
    %assign/vec4 v0x15f5490_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x15f5800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x15f58a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x15af720;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15f8910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15f8d70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x15af720;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x15f8910_0;
    %inv;
    %store/vec4 v0x15f8910_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x15af720;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x15f5670_0, v0x15f8ee0_0, v0x15f8730_0, v0x15f87d0_0, v0x15f8870_0, v0x15f89b0_0, v0x15f8c30_0, v0x15f8b90_0, v0x15f8af0_0, v0x15f8a50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x15af720;
T_9 ;
    %load/vec4 v0x15f8cd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x15f8cd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15f8cd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x15f8cd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x15f8cd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x15f8cd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x15f8cd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15f8cd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x15f8cd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15f8cd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x15af720;
T_10 ;
    %wait E_0x15adf00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15f8cd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15f8cd0_0, 4, 32;
    %load/vec4 v0x15f8e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x15f8cd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15f8cd0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15f8cd0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15f8cd0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x15f8c30_0;
    %load/vec4 v0x15f8c30_0;
    %load/vec4 v0x15f8b90_0;
    %xor;
    %load/vec4 v0x15f8c30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x15f8cd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15f8cd0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x15f8cd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15f8cd0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x15f8af0_0;
    %load/vec4 v0x15f8af0_0;
    %load/vec4 v0x15f8a50_0;
    %xor;
    %load/vec4 v0x15f8af0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x15f8cd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15f8cd0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x15f8cd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15f8cd0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response1/top_module.sv";
