
*** Running vivado
    with args -log Shrinking_Layer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Shrinking_Layer.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Shrinking_Layer.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/github_portfolio/axis_ips_v19.1_for_integration/axis_shrinking_layer_v19.1_0910/axis_shrinking_layer_v19.1_0910.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.cache/ip 
Command: synth_design -top Shrinking_Layer -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1381.109 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Shrinking_Layer' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/Shrinking_Layer.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INPUT_CHANNEL bound to: 16 - type: integer 
	Parameter OUTPUT_CHANNEL bound to: 12 - type: integer 
	Parameter QUANT_SCALE bound to: 22'b0000000000001001011100 
	Parameter SHIFT_SCALE bound to: 16 - type: integer 
	Parameter CONV_DATA_WIDTH bound to: 22 - type: integer 
	Parameter INPUT_WIDTH bound to: 320 - type: integer 
	Parameter INPUT_HEIGHT bound to: 180 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shrink_pipelined_multiplier_2stage' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_pipelined_multiplier_2stage.v:1]
	Parameter INPUT_WIDTH bound to: 22 - type: integer 
	Parameter HALF bound to: 11 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "no" *) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_pipelined_multiplier_2stage.v:28]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "no" *) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_pipelined_multiplier_2stage.v:30]
INFO: [Synth 8-6155] done synthesizing module 'shrink_pipelined_multiplier_2stage' (1#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_pipelined_multiplier_2stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'shrink_Convolution' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Convolution.v:22]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KERNEL_CHANNEL bound to: 16 - type: integer 
	Parameter KERNEL_NUM bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Convolution.v:36]
INFO: [Synth 8-6157] synthesizing module 'shrink_PE_Array' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Convolution.v:88]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KERNEL_CHANNEL bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shrink_Multiplier_DSP' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:16]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shrink_dsp_macro_1' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.runs/synth_1/.Xil/Vivado-19032-DESKTOP-INFKKCG/realtime/shrink_dsp_macro_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'shrink_dsp_macro_1' (2#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.runs/synth_1/.Xil/Vivado-19032-DESKTOP-INFKKCG/realtime/shrink_dsp_macro_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'shrink_Multiplier_DSP' (3#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:16]
INFO: [Synth 8-6155] done synthesizing module 'shrink_PE_Array' (4#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Convolution.v:88]
INFO: [Synth 8-6157] synthesizing module 'shrink_Adder_Tree' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:23]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter INPUT_CHANNEL bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shrink_Adder' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:131]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "no" *) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:145]
INFO: [Synth 8-6155] done synthesizing module 'shrink_Adder' (5#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:131]
INFO: [Synth 8-6157] synthesizing module 'shrink_Adder__parameterized0' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:131]
	Parameter DATA_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shrink_Adder__parameterized0' (5#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:131]
INFO: [Synth 8-6157] synthesizing module 'shrink_Adder__parameterized1' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:131]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shrink_Adder__parameterized1' (5#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:131]
INFO: [Synth 8-6157] synthesizing module 'shrink_Adder__parameterized2' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:131]
	Parameter DATA_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shrink_Adder__parameterized2' (5#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:131]
INFO: [Synth 8-6155] done synthesizing module 'shrink_Adder_Tree' (6#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shrink_Convolution' (7#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Convolution.v:22]
INFO: [Synth 8-6157] synthesizing module 'shrink_fifo_generator_1' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.runs/synth_1/.Xil/Vivado-19032-DESKTOP-INFKKCG/realtime/shrink_fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'shrink_fifo_generator_1' (8#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.runs/synth_1/.Xil/Vivado-19032-DESKTOP-INFKKCG/realtime/shrink_fifo_generator_1_stub.v:6]
WARNING: [Synth 8-689] width (96) of port connection 'm_axis_tdata' does not match port width (128) of module 'shrink_fifo_generator_1' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/Shrinking_Layer.v:133]
INFO: [Synth 8-6155] done synthesizing module 'Shrinking_Layer' (9#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/Shrinking_Layer.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1424.352 ; gain = 43.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1424.352 ; gain = 43.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1424.352 ; gain = 43.242
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_fifo_generator_1/shrink_fifo_generator_1/shrink_fifo_generator_1_in_context.xdc] for cell 'out_buffer'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/ip/shrink_fifo_generator_1/shrink_fifo_generator_1/shrink_fifo_generator_1_in_context.xdc] for cell 'out_buffer'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1550.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1550.578 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1550.578 ; gain = 169.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1550.578 ; gain = 169.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for out_buffer. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1550.578 ; gain = 169.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1550.578 ; gain = 169.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |shrink_Convolution   |           1|     18923|
|2     |Shrinking_Layer__GB1 |           1|      3762|
|3     |Shrinking_Layer__GB2 |           1|     10383|
|4     |Shrinking_Layer__GB3 |           1|     10383|
|5     |Shrinking_Layer__GB4 |           1|     17625|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 12    
	   2 Input     22 Bit       Adders := 12    
	   2 Input     21 Bit       Adders := 24    
	   2 Input     20 Bit       Adders := 48    
	   2 Input     19 Bit       Adders := 96    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 12    
	               33 Bit    Registers := 24    
	               22 Bit    Registers := 12    
	               21 Bit    Registers := 24    
	               20 Bit    Registers := 48    
	               19 Bit    Registers := 96    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 396   
+---Multipliers : 
	                12x22  Multipliers := 12    
	                11x22  Multipliers := 12    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 12    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Shrinking_Layer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 12    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shrink_Multiplier_DSP__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP__xdcDup__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Multiplier_DSP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_Adder__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shrink_pipelined_multiplier_2stage__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module shrink_pipelined_multiplier_2stage__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module shrink_pipelined_multiplier_2stage__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module shrink_pipelined_multiplier_2stage__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module shrink_pipelined_multiplier_2stage__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module shrink_pipelined_multiplier_2stage__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module shrink_pipelined_multiplier_2stage__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module shrink_pipelined_multiplier_2stage__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module shrink_pipelined_multiplier_2stage__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module shrink_pipelined_multiplier_2stage__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module shrink_pipelined_multiplier_2stage__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module shrink_pipelined_multiplier_2stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[4].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[5].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[6].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[7].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[2].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[3].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'third_part[1].Adder_inst_2/valid_reg_reg' into 'third_part[0].Adder_inst_2/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[4].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[5].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[6].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[7].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[2].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[3].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'third_part[1].Adder_inst_2/valid_reg_reg' into 'third_part[0].Adder_inst_2/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[4].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[5].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[6].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[7].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[2].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[3].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'third_part[1].Adder_inst_2/valid_reg_reg' into 'third_part[0].Adder_inst_2/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[4].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[5].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[6].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[7].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[2].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[3].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'third_part[1].Adder_inst_2/valid_reg_reg' into 'third_part[0].Adder_inst_2/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[4].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[5].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[6].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[7].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[2].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[3].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'third_part[1].Adder_inst_2/valid_reg_reg' into 'third_part[0].Adder_inst_2/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[4].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[5].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[6].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[7].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[2].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[3].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'third_part[1].Adder_inst_2/valid_reg_reg' into 'third_part[0].Adder_inst_2/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[4].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[5].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[6].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[7].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[2].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[3].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'third_part[1].Adder_inst_2/valid_reg_reg' into 'third_part[0].Adder_inst_2/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[4].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[5].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[6].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[7].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[2].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[3].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'third_part[1].Adder_inst_2/valid_reg_reg' into 'third_part[0].Adder_inst_2/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[4].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[5].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[6].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[7].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[2].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'second_part[3].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'third_part[1].Adder_inst_2/valid_reg_reg' into 'third_part[0].Adder_inst_2/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Adder_Tree.v:149]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\quant_scale_multiplication[8].Quantization/reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\quant_scale_multiplication[6].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\quant_scale_multiplication[7].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\quant_scale_multiplication[9].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\quant_scale_multiplication[4].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\quant_scale_multiplication[5].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\quant_scale_multiplication[11].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[0].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[1].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_3/quant_scale_multiplication[1].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[1].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_3/quant_scale_multiplication[1].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[1].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_3/quant_scale_multiplication[1].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[1].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_3/quant_scale_multiplication[1].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[1].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[2].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_3/quant_scale_multiplication[2].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[2].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_3/quant_scale_multiplication[2].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[2].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_3/quant_scale_multiplication[2].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[2].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_3/quant_scale_multiplication[2].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[2].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[3].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_3/quant_scale_multiplication[3].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[3].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_3/quant_scale_multiplication[3].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[3].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_3/quant_scale_multiplication[3].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[3].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_3/quant_scale_multiplication[3].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[3].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_3/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_3/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_3/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_3/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[10].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[0]' (FDRE) to 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[1]' (FDRE) to 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[3]' (FDRE) to 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[4]' (FDRE) to 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[6]' (FDRE) to 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[7]' (FDRE) to 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[10]' (FDRE) to 'i_0/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[0]' (FDRE) to 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[1]' (FDRE) to 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[3]' (FDRE) to 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[4]' (FDRE) to 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[6]' (FDRE) to 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[7]' (FDRE) to 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[10]' (FDRE) to 'i_1/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[0]' (FDRE) to 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[1]' (FDRE) to 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[3]' (FDRE) to 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[4]' (FDRE) to 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[6]' (FDRE) to 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[7]' (FDRE) to 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[10]' (FDRE) to 'i_1/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[0]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[1]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[3]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[4]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[6]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[7]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[10]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[0]' (FDRE) to 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[1]' (FDRE) to 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[3]' (FDRE) to 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[4]' (FDRE) to 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[6]' (FDRE) to 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[7]' (FDRE) to 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[10]' (FDRE) to 'i_2/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[0]' (FDRE) to 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[1]' (FDRE) to 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[3]' (FDRE) to 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[4]' (FDRE) to 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[6]' (FDRE) to 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[7]' (FDRE) to 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[10]' (FDRE) to 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[0]' (FDRE) to 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[1]' (FDRE) to 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[3]' (FDRE) to 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[4]' (FDRE) to 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[6]' (FDRE) to 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[7]' (FDRE) to 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[10]' (FDRE) to 'i_2/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[0]' (FDRE) to 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[1]' (FDRE) to 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[3]' (FDRE) to 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[0].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[1].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[2].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[3].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[10].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\quant_scale_multiplication[4].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\quant_scale_multiplication[5].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\quant_scale_multiplication[11].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\quant_scale_multiplication[6].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\quant_scale_multiplication[7].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\quant_scale_multiplication[9].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\quant_scale_multiplication[8].Quantization/reg_p_hi_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1550.578 ; gain = 169.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |shrink_Convolution   |           1|     11532|
|2     |Shrinking_Layer__GB1 |           1|       643|
|3     |Shrinking_Layer__GB2 |           1|      1026|
|4     |Shrinking_Layer__GB3 |           1|      1026|
|5     |Shrinking_Layer__GB4 |           1|      1923|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 2125.676 ; gain = 744.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 2125.750 ; gain = 744.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |shrink_Convolution   |           1|     11532|
|2     |Shrinking_Layer__GB1 |           1|       643|
|3     |Shrinking_Layer__GB2 |           1|      1026|
|4     |Shrinking_Layer__GB3 |           1|      1026|
|5     |Shrinking_Layer__GB4 |           1|      1923|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.srcs/sources_1/imports/imports/shrink_Multiplier_DSP.v:34]
INFO: [Common 17-14] Message 'Synth 8-4765' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:14 . Memory (MB): peak = 2172.828 ; gain = 791.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 2181.504 ; gain = 800.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 2181.504 ; gain = 800.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 2181.504 ; gain = 800.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 2181.504 ; gain = 800.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 2181.504 ; gain = 800.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 2181.504 ; gain = 800.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |shrink_fifo_generator_1 |         1|
|2     |shrink_dsp_macro_1      |       192|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |shrink_dsp_macro_1      |     1|
|2     |shrink_dsp_macro_1__192 |     1|
|3     |shrink_dsp_macro_1__193 |     1|
|4     |shrink_dsp_macro_1__194 |     1|
|5     |shrink_dsp_macro_1__195 |     1|
|6     |shrink_dsp_macro_1__196 |     1|
|7     |shrink_dsp_macro_1__197 |     1|
|8     |shrink_dsp_macro_1__198 |     1|
|9     |shrink_dsp_macro_1__199 |     1|
|10    |shrink_dsp_macro_1__200 |     1|
|11    |shrink_dsp_macro_1__201 |     1|
|12    |shrink_dsp_macro_1__202 |     1|
|13    |shrink_dsp_macro_1__203 |     1|
|14    |shrink_dsp_macro_1__204 |     1|
|15    |shrink_dsp_macro_1__205 |     1|
|16    |shrink_dsp_macro_1__206 |     1|
|17    |shrink_dsp_macro_1__207 |     1|
|18    |shrink_dsp_macro_1__208 |     1|
|19    |shrink_dsp_macro_1__209 |     1|
|20    |shrink_dsp_macro_1__210 |     1|
|21    |shrink_dsp_macro_1__211 |     1|
|22    |shrink_dsp_macro_1__212 |     1|
|23    |shrink_dsp_macro_1__213 |     1|
|24    |shrink_dsp_macro_1__214 |     1|
|25    |shrink_dsp_macro_1__215 |     1|
|26    |shrink_dsp_macro_1__216 |     1|
|27    |shrink_dsp_macro_1__217 |     1|
|28    |shrink_dsp_macro_1__218 |     1|
|29    |shrink_dsp_macro_1__219 |     1|
|30    |shrink_dsp_macro_1__220 |     1|
|31    |shrink_dsp_macro_1__221 |     1|
|32    |shrink_dsp_macro_1__222 |     1|
|33    |shrink_dsp_macro_1__223 |     1|
|34    |shrink_dsp_macro_1__224 |     1|
|35    |shrink_dsp_macro_1__225 |     1|
|36    |shrink_dsp_macro_1__226 |     1|
|37    |shrink_dsp_macro_1__227 |     1|
|38    |shrink_dsp_macro_1__228 |     1|
|39    |shrink_dsp_macro_1__229 |     1|
|40    |shrink_dsp_macro_1__230 |     1|
|41    |shrink_dsp_macro_1__231 |     1|
|42    |shrink_dsp_macro_1__232 |     1|
|43    |shrink_dsp_macro_1__233 |     1|
|44    |shrink_dsp_macro_1__234 |     1|
|45    |shrink_dsp_macro_1__235 |     1|
|46    |shrink_dsp_macro_1__236 |     1|
|47    |shrink_dsp_macro_1__237 |     1|
|48    |shrink_dsp_macro_1__238 |     1|
|49    |shrink_dsp_macro_1__239 |     1|
|50    |shrink_dsp_macro_1__240 |     1|
|51    |shrink_dsp_macro_1__241 |     1|
|52    |shrink_dsp_macro_1__242 |     1|
|53    |shrink_dsp_macro_1__243 |     1|
|54    |shrink_dsp_macro_1__244 |     1|
|55    |shrink_dsp_macro_1__245 |     1|
|56    |shrink_dsp_macro_1__246 |     1|
|57    |shrink_dsp_macro_1__247 |     1|
|58    |shrink_dsp_macro_1__248 |     1|
|59    |shrink_dsp_macro_1__249 |     1|
|60    |shrink_dsp_macro_1__250 |     1|
|61    |shrink_dsp_macro_1__251 |     1|
|62    |shrink_dsp_macro_1__252 |     1|
|63    |shrink_dsp_macro_1__253 |     1|
|64    |shrink_dsp_macro_1__254 |     1|
|65    |shrink_dsp_macro_1__255 |     1|
|66    |shrink_dsp_macro_1__256 |     1|
|67    |shrink_dsp_macro_1__257 |     1|
|68    |shrink_dsp_macro_1__258 |     1|
|69    |shrink_dsp_macro_1__259 |     1|
|70    |shrink_dsp_macro_1__260 |     1|
|71    |shrink_dsp_macro_1__261 |     1|
|72    |shrink_dsp_macro_1__262 |     1|
|73    |shrink_dsp_macro_1__263 |     1|
|74    |shrink_dsp_macro_1__264 |     1|
|75    |shrink_dsp_macro_1__265 |     1|
|76    |shrink_dsp_macro_1__266 |     1|
|77    |shrink_dsp_macro_1__267 |     1|
|78    |shrink_dsp_macro_1__268 |     1|
|79    |shrink_dsp_macro_1__269 |     1|
|80    |shrink_dsp_macro_1__270 |     1|
|81    |shrink_dsp_macro_1__271 |     1|
|82    |shrink_dsp_macro_1__272 |     1|
|83    |shrink_dsp_macro_1__273 |     1|
|84    |shrink_dsp_macro_1__274 |     1|
|85    |shrink_dsp_macro_1__275 |     1|
|86    |shrink_dsp_macro_1__276 |     1|
|87    |shrink_dsp_macro_1__277 |     1|
|88    |shrink_dsp_macro_1__278 |     1|
|89    |shrink_dsp_macro_1__279 |     1|
|90    |shrink_dsp_macro_1__280 |     1|
|91    |shrink_dsp_macro_1__281 |     1|
|92    |shrink_dsp_macro_1__282 |     1|
|93    |shrink_dsp_macro_1__283 |     1|
|94    |shrink_dsp_macro_1__284 |     1|
|95    |shrink_dsp_macro_1__285 |     1|
|96    |shrink_dsp_macro_1__286 |     1|
|97    |shrink_dsp_macro_1__287 |     1|
|98    |shrink_dsp_macro_1__288 |     1|
|99    |shrink_dsp_macro_1__289 |     1|
|100   |shrink_dsp_macro_1__290 |     1|
|101   |shrink_dsp_macro_1__291 |     1|
|102   |shrink_dsp_macro_1__292 |     1|
|103   |shrink_dsp_macro_1__293 |     1|
|104   |shrink_dsp_macro_1__294 |     1|
|105   |shrink_dsp_macro_1__295 |     1|
|106   |shrink_dsp_macro_1__296 |     1|
|107   |shrink_dsp_macro_1__297 |     1|
|108   |shrink_dsp_macro_1__298 |     1|
|109   |shrink_dsp_macro_1__299 |     1|
|110   |shrink_dsp_macro_1__300 |     1|
|111   |shrink_dsp_macro_1__301 |     1|
|112   |shrink_dsp_macro_1__302 |     1|
|113   |shrink_dsp_macro_1__303 |     1|
|114   |shrink_dsp_macro_1__304 |     1|
|115   |shrink_dsp_macro_1__305 |     1|
|116   |shrink_dsp_macro_1__306 |     1|
|117   |shrink_dsp_macro_1__307 |     1|
|118   |shrink_dsp_macro_1__308 |     1|
|119   |shrink_dsp_macro_1__309 |     1|
|120   |shrink_dsp_macro_1__310 |     1|
|121   |shrink_dsp_macro_1__311 |     1|
|122   |shrink_dsp_macro_1__312 |     1|
|123   |shrink_dsp_macro_1__313 |     1|
|124   |shrink_dsp_macro_1__314 |     1|
|125   |shrink_dsp_macro_1__315 |     1|
|126   |shrink_dsp_macro_1__316 |     1|
|127   |shrink_dsp_macro_1__317 |     1|
|128   |shrink_dsp_macro_1__318 |     1|
|129   |shrink_dsp_macro_1__319 |     1|
|130   |shrink_dsp_macro_1__320 |     1|
|131   |shrink_dsp_macro_1__321 |     1|
|132   |shrink_dsp_macro_1__322 |     1|
|133   |shrink_dsp_macro_1__323 |     1|
|134   |shrink_dsp_macro_1__324 |     1|
|135   |shrink_dsp_macro_1__325 |     1|
|136   |shrink_dsp_macro_1__326 |     1|
|137   |shrink_dsp_macro_1__327 |     1|
|138   |shrink_dsp_macro_1__328 |     1|
|139   |shrink_dsp_macro_1__329 |     1|
|140   |shrink_dsp_macro_1__330 |     1|
|141   |shrink_dsp_macro_1__331 |     1|
|142   |shrink_dsp_macro_1__332 |     1|
|143   |shrink_dsp_macro_1__333 |     1|
|144   |shrink_dsp_macro_1__334 |     1|
|145   |shrink_dsp_macro_1__335 |     1|
|146   |shrink_dsp_macro_1__336 |     1|
|147   |shrink_dsp_macro_1__337 |     1|
|148   |shrink_dsp_macro_1__338 |     1|
|149   |shrink_dsp_macro_1__339 |     1|
|150   |shrink_dsp_macro_1__340 |     1|
|151   |shrink_dsp_macro_1__341 |     1|
|152   |shrink_dsp_macro_1__342 |     1|
|153   |shrink_dsp_macro_1__343 |     1|
|154   |shrink_dsp_macro_1__344 |     1|
|155   |shrink_dsp_macro_1__345 |     1|
|156   |shrink_dsp_macro_1__346 |     1|
|157   |shrink_dsp_macro_1__347 |     1|
|158   |shrink_dsp_macro_1__348 |     1|
|159   |shrink_dsp_macro_1__349 |     1|
|160   |shrink_dsp_macro_1__350 |     1|
|161   |shrink_dsp_macro_1__351 |     1|
|162   |shrink_dsp_macro_1__352 |     1|
|163   |shrink_dsp_macro_1__353 |     1|
|164   |shrink_dsp_macro_1__354 |     1|
|165   |shrink_dsp_macro_1__355 |     1|
|166   |shrink_dsp_macro_1__356 |     1|
|167   |shrink_dsp_macro_1__357 |     1|
|168   |shrink_dsp_macro_1__358 |     1|
|169   |shrink_dsp_macro_1__359 |     1|
|170   |shrink_dsp_macro_1__360 |     1|
|171   |shrink_dsp_macro_1__361 |     1|
|172   |shrink_dsp_macro_1__362 |     1|
|173   |shrink_dsp_macro_1__363 |     1|
|174   |shrink_dsp_macro_1__364 |     1|
|175   |shrink_dsp_macro_1__365 |     1|
|176   |shrink_dsp_macro_1__366 |     1|
|177   |shrink_dsp_macro_1__367 |     1|
|178   |shrink_dsp_macro_1__368 |     1|
|179   |shrink_dsp_macro_1__369 |     1|
|180   |shrink_dsp_macro_1__370 |     1|
|181   |shrink_dsp_macro_1__371 |     1|
|182   |shrink_dsp_macro_1__372 |     1|
|183   |shrink_dsp_macro_1__373 |     1|
|184   |shrink_dsp_macro_1__374 |     1|
|185   |shrink_dsp_macro_1__375 |     1|
|186   |shrink_dsp_macro_1__376 |     1|
|187   |shrink_dsp_macro_1__377 |     1|
|188   |shrink_dsp_macro_1__378 |     1|
|189   |shrink_dsp_macro_1__379 |     1|
|190   |shrink_dsp_macro_1__380 |     1|
|191   |shrink_dsp_macro_1__381 |     1|
|192   |shrink_dsp_macro_1__382 |     1|
|193   |shrink_fifo_generator_1 |     1|
|194   |BUFG                    |     1|
|195   |CARRY8                  |   720|
|196   |LUT1                    |   184|
|197   |LUT2                    |  3996|
|198   |LUT3                    |   781|
|199   |LUT4                    |   406|
|200   |LUT5                    |   145|
|201   |LUT6                    |    35|
|202   |FDRE                    |  3812|
|203   |IBUF                    |   132|
|204   |OBUF                    |   100|
+------+------------------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------+--------------------------------------+------+
|      |Instance                                                |Module                                |Cells |
+------+--------------------------------------------------------+--------------------------------------+------+
|1     |top                                                     |                                      | 13899|
|2     |  Convolution_inst                                      |shrink_Convolution                    | 12155|
|3     |    \parallel_kernel_number[0].Adder_Tree_inst          |shrink_Adder_Tree                     |   714|
|4     |      Adder_inst_3                                      |shrink_Adder__parameterized2_183      |   128|
|5     |      \fisrt_part[0].Adder_inst_0                       |shrink_Adder_184                      |    42|
|6     |      \fisrt_part[1].Adder_inst_0                       |shrink_Adder_185                      |    41|
|7     |      \fisrt_part[2].Adder_inst_0                       |shrink_Adder_186                      |    41|
|8     |      \fisrt_part[3].Adder_inst_0                       |shrink_Adder_187                      |    41|
|9     |      \fisrt_part[4].Adder_inst_0                       |shrink_Adder_188                      |    40|
|10    |      \fisrt_part[5].Adder_inst_0                       |shrink_Adder_189                      |    40|
|11    |      \fisrt_part[6].Adder_inst_0                       |shrink_Adder_190                      |    40|
|12    |      \fisrt_part[7].Adder_inst_0                       |shrink_Adder_191                      |    40|
|13    |      \second_part[0].Adder_inst_1                      |shrink_Adder__parameterized0_192      |    44|
|14    |      \second_part[1].Adder_inst_1                      |shrink_Adder__parameterized0_193      |    43|
|15    |      \second_part[2].Adder_inst_1                      |shrink_Adder__parameterized0_194      |    42|
|16    |      \second_part[3].Adder_inst_1                      |shrink_Adder__parameterized0_195      |    42|
|17    |      \third_part[0].Adder_inst_2                       |shrink_Adder__parameterized1_196      |    46|
|18    |      \third_part[1].Adder_inst_2                       |shrink_Adder__parameterized1_197      |    44|
|19    |    \parallel_kernel_number[0].PE_Array_inst            |shrink_PE_Array__xdcDup__1            |   296|
|20    |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__1      |    19|
|21    |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__11     |    18|
|22    |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__12     |    18|
|23    |      \parallel_kernel_channel[12].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__13     |    18|
|24    |      \parallel_kernel_channel[13].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__14     |    18|
|25    |      \parallel_kernel_channel[14].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__15     |    18|
|26    |      \parallel_kernel_channel[15].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__16     |    18|
|27    |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__2      |    19|
|28    |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__3      |    19|
|29    |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__4      |    19|
|30    |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__5      |    19|
|31    |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__6      |    19|
|32    |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__7      |    19|
|33    |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__8      |    19|
|34    |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__9      |    18|
|35    |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__10     |    18|
|36    |    \parallel_kernel_number[10].Adder_Tree_inst         |shrink_Adder_Tree_11                  |   713|
|37    |      Adder_inst_3                                      |shrink_Adder__parameterized2_168      |   127|
|38    |      \fisrt_part[0].Adder_inst_0                       |shrink_Adder_169                      |    42|
|39    |      \fisrt_part[1].Adder_inst_0                       |shrink_Adder_170                      |    41|
|40    |      \fisrt_part[2].Adder_inst_0                       |shrink_Adder_171                      |    41|
|41    |      \fisrt_part[3].Adder_inst_0                       |shrink_Adder_172                      |    41|
|42    |      \fisrt_part[4].Adder_inst_0                       |shrink_Adder_173                      |    40|
|43    |      \fisrt_part[5].Adder_inst_0                       |shrink_Adder_174                      |    40|
|44    |      \fisrt_part[6].Adder_inst_0                       |shrink_Adder_175                      |    40|
|45    |      \fisrt_part[7].Adder_inst_0                       |shrink_Adder_176                      |    40|
|46    |      \second_part[0].Adder_inst_1                      |shrink_Adder__parameterized0_177      |    44|
|47    |      \second_part[1].Adder_inst_1                      |shrink_Adder__parameterized0_178      |    43|
|48    |      \second_part[2].Adder_inst_1                      |shrink_Adder__parameterized0_179      |    42|
|49    |      \second_part[3].Adder_inst_1                      |shrink_Adder__parameterized0_180      |    42|
|50    |      \third_part[0].Adder_inst_2                       |shrink_Adder__parameterized1_181      |    46|
|51    |      \third_part[1].Adder_inst_2                       |shrink_Adder__parameterized1_182      |    44|
|52    |    \parallel_kernel_number[10].PE_Array_inst           |shrink_PE_Array__xdcDup__11           |   296|
|53    |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__161    |    19|
|54    |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__171    |    18|
|55    |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__172    |    18|
|56    |      \parallel_kernel_channel[12].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__173    |    18|
|57    |      \parallel_kernel_channel[13].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__174    |    18|
|58    |      \parallel_kernel_channel[14].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__175    |    18|
|59    |      \parallel_kernel_channel[15].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__176    |    18|
|60    |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__162    |    19|
|61    |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__163    |    19|
|62    |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__164    |    19|
|63    |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__165    |    19|
|64    |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__166    |    19|
|65    |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__167    |    19|
|66    |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__168    |    19|
|67    |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__169    |    18|
|68    |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__170    |    18|
|69    |    \parallel_kernel_number[11].Adder_Tree_inst         |shrink_Adder_Tree_12                  |   713|
|70    |      Adder_inst_3                                      |shrink_Adder__parameterized2_153      |   127|
|71    |      \fisrt_part[0].Adder_inst_0                       |shrink_Adder_154                      |    42|
|72    |      \fisrt_part[1].Adder_inst_0                       |shrink_Adder_155                      |    41|
|73    |      \fisrt_part[2].Adder_inst_0                       |shrink_Adder_156                      |    41|
|74    |      \fisrt_part[3].Adder_inst_0                       |shrink_Adder_157                      |    41|
|75    |      \fisrt_part[4].Adder_inst_0                       |shrink_Adder_158                      |    40|
|76    |      \fisrt_part[5].Adder_inst_0                       |shrink_Adder_159                      |    40|
|77    |      \fisrt_part[6].Adder_inst_0                       |shrink_Adder_160                      |    40|
|78    |      \fisrt_part[7].Adder_inst_0                       |shrink_Adder_161                      |    40|
|79    |      \second_part[0].Adder_inst_1                      |shrink_Adder__parameterized0_162      |    44|
|80    |      \second_part[1].Adder_inst_1                      |shrink_Adder__parameterized0_163      |    43|
|81    |      \second_part[2].Adder_inst_1                      |shrink_Adder__parameterized0_164      |    42|
|82    |      \second_part[3].Adder_inst_1                      |shrink_Adder__parameterized0_165      |    42|
|83    |      \third_part[0].Adder_inst_2                       |shrink_Adder__parameterized1_166      |    46|
|84    |      \third_part[1].Adder_inst_2                       |shrink_Adder__parameterized1_167      |    44|
|85    |    \parallel_kernel_number[11].PE_Array_inst           |shrink_PE_Array                       |   298|
|86    |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__177    |    21|
|87    |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__187    |    18|
|88    |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__188    |    18|
|89    |      \parallel_kernel_channel[12].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__189    |    18|
|90    |      \parallel_kernel_channel[13].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__190    |    18|
|91    |      \parallel_kernel_channel[14].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__191    |    18|
|92    |      \parallel_kernel_channel[15].Multiplier_DSP_inst  |shrink_Multiplier_DSP                 |    18|
|93    |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__178    |    19|
|94    |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__179    |    19|
|95    |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__180    |    19|
|96    |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__181    |    19|
|97    |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__182    |    19|
|98    |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__183    |    19|
|99    |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__184    |    19|
|100   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__185    |    18|
|101   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__186    |    18|
|102   |    \parallel_kernel_number[1].Adder_Tree_inst          |shrink_Adder_Tree_13                  |   713|
|103   |      Adder_inst_3                                      |shrink_Adder__parameterized2_138      |   127|
|104   |      \fisrt_part[0].Adder_inst_0                       |shrink_Adder_139                      |    42|
|105   |      \fisrt_part[1].Adder_inst_0                       |shrink_Adder_140                      |    41|
|106   |      \fisrt_part[2].Adder_inst_0                       |shrink_Adder_141                      |    41|
|107   |      \fisrt_part[3].Adder_inst_0                       |shrink_Adder_142                      |    41|
|108   |      \fisrt_part[4].Adder_inst_0                       |shrink_Adder_143                      |    40|
|109   |      \fisrt_part[5].Adder_inst_0                       |shrink_Adder_144                      |    40|
|110   |      \fisrt_part[6].Adder_inst_0                       |shrink_Adder_145                      |    40|
|111   |      \fisrt_part[7].Adder_inst_0                       |shrink_Adder_146                      |    40|
|112   |      \second_part[0].Adder_inst_1                      |shrink_Adder__parameterized0_147      |    44|
|113   |      \second_part[1].Adder_inst_1                      |shrink_Adder__parameterized0_148      |    43|
|114   |      \second_part[2].Adder_inst_1                      |shrink_Adder__parameterized0_149      |    42|
|115   |      \second_part[3].Adder_inst_1                      |shrink_Adder__parameterized0_150      |    42|
|116   |      \third_part[0].Adder_inst_2                       |shrink_Adder__parameterized1_151      |    46|
|117   |      \third_part[1].Adder_inst_2                       |shrink_Adder__parameterized1_152      |    44|
|118   |    \parallel_kernel_number[1].PE_Array_inst            |shrink_PE_Array__xdcDup__2            |   296|
|119   |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__17     |    19|
|120   |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__27     |    18|
|121   |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__28     |    18|
|122   |      \parallel_kernel_channel[12].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__29     |    18|
|123   |      \parallel_kernel_channel[13].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__30     |    18|
|124   |      \parallel_kernel_channel[14].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__31     |    18|
|125   |      \parallel_kernel_channel[15].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__32     |    18|
|126   |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__18     |    19|
|127   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__19     |    19|
|128   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__20     |    19|
|129   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__21     |    19|
|130   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__22     |    19|
|131   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__23     |    19|
|132   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__24     |    19|
|133   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__25     |    18|
|134   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__26     |    18|
|135   |    \parallel_kernel_number[2].Adder_Tree_inst          |shrink_Adder_Tree_14                  |   713|
|136   |      Adder_inst_3                                      |shrink_Adder__parameterized2_123      |   127|
|137   |      \fisrt_part[0].Adder_inst_0                       |shrink_Adder_124                      |    42|
|138   |      \fisrt_part[1].Adder_inst_0                       |shrink_Adder_125                      |    41|
|139   |      \fisrt_part[2].Adder_inst_0                       |shrink_Adder_126                      |    41|
|140   |      \fisrt_part[3].Adder_inst_0                       |shrink_Adder_127                      |    41|
|141   |      \fisrt_part[4].Adder_inst_0                       |shrink_Adder_128                      |    40|
|142   |      \fisrt_part[5].Adder_inst_0                       |shrink_Adder_129                      |    40|
|143   |      \fisrt_part[6].Adder_inst_0                       |shrink_Adder_130                      |    40|
|144   |      \fisrt_part[7].Adder_inst_0                       |shrink_Adder_131                      |    40|
|145   |      \second_part[0].Adder_inst_1                      |shrink_Adder__parameterized0_132      |    44|
|146   |      \second_part[1].Adder_inst_1                      |shrink_Adder__parameterized0_133      |    43|
|147   |      \second_part[2].Adder_inst_1                      |shrink_Adder__parameterized0_134      |    42|
|148   |      \second_part[3].Adder_inst_1                      |shrink_Adder__parameterized0_135      |    42|
|149   |      \third_part[0].Adder_inst_2                       |shrink_Adder__parameterized1_136      |    46|
|150   |      \third_part[1].Adder_inst_2                       |shrink_Adder__parameterized1_137      |    44|
|151   |    \parallel_kernel_number[2].PE_Array_inst            |shrink_PE_Array__xdcDup__3            |   296|
|152   |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__33     |    19|
|153   |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__43     |    18|
|154   |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__44     |    18|
|155   |      \parallel_kernel_channel[12].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__45     |    18|
|156   |      \parallel_kernel_channel[13].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__46     |    18|
|157   |      \parallel_kernel_channel[14].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__47     |    18|
|158   |      \parallel_kernel_channel[15].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__48     |    18|
|159   |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__34     |    19|
|160   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__35     |    19|
|161   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__36     |    19|
|162   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__37     |    19|
|163   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__38     |    19|
|164   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__39     |    19|
|165   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__40     |    19|
|166   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__41     |    18|
|167   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__42     |    18|
|168   |    \parallel_kernel_number[3].Adder_Tree_inst          |shrink_Adder_Tree_15                  |   713|
|169   |      Adder_inst_3                                      |shrink_Adder__parameterized2_108      |   127|
|170   |      \fisrt_part[0].Adder_inst_0                       |shrink_Adder_109                      |    42|
|171   |      \fisrt_part[1].Adder_inst_0                       |shrink_Adder_110                      |    41|
|172   |      \fisrt_part[2].Adder_inst_0                       |shrink_Adder_111                      |    41|
|173   |      \fisrt_part[3].Adder_inst_0                       |shrink_Adder_112                      |    41|
|174   |      \fisrt_part[4].Adder_inst_0                       |shrink_Adder_113                      |    40|
|175   |      \fisrt_part[5].Adder_inst_0                       |shrink_Adder_114                      |    40|
|176   |      \fisrt_part[6].Adder_inst_0                       |shrink_Adder_115                      |    40|
|177   |      \fisrt_part[7].Adder_inst_0                       |shrink_Adder_116                      |    40|
|178   |      \second_part[0].Adder_inst_1                      |shrink_Adder__parameterized0_117      |    44|
|179   |      \second_part[1].Adder_inst_1                      |shrink_Adder__parameterized0_118      |    43|
|180   |      \second_part[2].Adder_inst_1                      |shrink_Adder__parameterized0_119      |    42|
|181   |      \second_part[3].Adder_inst_1                      |shrink_Adder__parameterized0_120      |    42|
|182   |      \third_part[0].Adder_inst_2                       |shrink_Adder__parameterized1_121      |    46|
|183   |      \third_part[1].Adder_inst_2                       |shrink_Adder__parameterized1_122      |    44|
|184   |    \parallel_kernel_number[3].PE_Array_inst            |shrink_PE_Array__xdcDup__4            |   296|
|185   |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__49     |    19|
|186   |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__59     |    18|
|187   |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__60     |    18|
|188   |      \parallel_kernel_channel[12].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__61     |    18|
|189   |      \parallel_kernel_channel[13].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__62     |    18|
|190   |      \parallel_kernel_channel[14].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__63     |    18|
|191   |      \parallel_kernel_channel[15].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__64     |    18|
|192   |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__50     |    19|
|193   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__51     |    19|
|194   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__52     |    19|
|195   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__53     |    19|
|196   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__54     |    19|
|197   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__55     |    19|
|198   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__56     |    19|
|199   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__57     |    18|
|200   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__58     |    18|
|201   |    \parallel_kernel_number[4].Adder_Tree_inst          |shrink_Adder_Tree_16                  |   713|
|202   |      Adder_inst_3                                      |shrink_Adder__parameterized2_93       |   127|
|203   |      \fisrt_part[0].Adder_inst_0                       |shrink_Adder_94                       |    42|
|204   |      \fisrt_part[1].Adder_inst_0                       |shrink_Adder_95                       |    41|
|205   |      \fisrt_part[2].Adder_inst_0                       |shrink_Adder_96                       |    41|
|206   |      \fisrt_part[3].Adder_inst_0                       |shrink_Adder_97                       |    41|
|207   |      \fisrt_part[4].Adder_inst_0                       |shrink_Adder_98                       |    40|
|208   |      \fisrt_part[5].Adder_inst_0                       |shrink_Adder_99                       |    40|
|209   |      \fisrt_part[6].Adder_inst_0                       |shrink_Adder_100                      |    40|
|210   |      \fisrt_part[7].Adder_inst_0                       |shrink_Adder_101                      |    40|
|211   |      \second_part[0].Adder_inst_1                      |shrink_Adder__parameterized0_102      |    44|
|212   |      \second_part[1].Adder_inst_1                      |shrink_Adder__parameterized0_103      |    43|
|213   |      \second_part[2].Adder_inst_1                      |shrink_Adder__parameterized0_104      |    42|
|214   |      \second_part[3].Adder_inst_1                      |shrink_Adder__parameterized0_105      |    42|
|215   |      \third_part[0].Adder_inst_2                       |shrink_Adder__parameterized1_106      |    46|
|216   |      \third_part[1].Adder_inst_2                       |shrink_Adder__parameterized1_107      |    44|
|217   |    \parallel_kernel_number[4].PE_Array_inst            |shrink_PE_Array__xdcDup__5            |   296|
|218   |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__65     |    19|
|219   |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__75     |    18|
|220   |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__76     |    18|
|221   |      \parallel_kernel_channel[12].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__77     |    18|
|222   |      \parallel_kernel_channel[13].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__78     |    18|
|223   |      \parallel_kernel_channel[14].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__79     |    18|
|224   |      \parallel_kernel_channel[15].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__80     |    18|
|225   |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__66     |    19|
|226   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__67     |    19|
|227   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__68     |    19|
|228   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__69     |    19|
|229   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__70     |    19|
|230   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__71     |    19|
|231   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__72     |    19|
|232   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__73     |    18|
|233   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__74     |    18|
|234   |    \parallel_kernel_number[5].Adder_Tree_inst          |shrink_Adder_Tree_17                  |   713|
|235   |      Adder_inst_3                                      |shrink_Adder__parameterized2_78       |   127|
|236   |      \fisrt_part[0].Adder_inst_0                       |shrink_Adder_79                       |    42|
|237   |      \fisrt_part[1].Adder_inst_0                       |shrink_Adder_80                       |    41|
|238   |      \fisrt_part[2].Adder_inst_0                       |shrink_Adder_81                       |    41|
|239   |      \fisrt_part[3].Adder_inst_0                       |shrink_Adder_82                       |    41|
|240   |      \fisrt_part[4].Adder_inst_0                       |shrink_Adder_83                       |    40|
|241   |      \fisrt_part[5].Adder_inst_0                       |shrink_Adder_84                       |    40|
|242   |      \fisrt_part[6].Adder_inst_0                       |shrink_Adder_85                       |    40|
|243   |      \fisrt_part[7].Adder_inst_0                       |shrink_Adder_86                       |    40|
|244   |      \second_part[0].Adder_inst_1                      |shrink_Adder__parameterized0_87       |    44|
|245   |      \second_part[1].Adder_inst_1                      |shrink_Adder__parameterized0_88       |    43|
|246   |      \second_part[2].Adder_inst_1                      |shrink_Adder__parameterized0_89       |    42|
|247   |      \second_part[3].Adder_inst_1                      |shrink_Adder__parameterized0_90       |    42|
|248   |      \third_part[0].Adder_inst_2                       |shrink_Adder__parameterized1_91       |    46|
|249   |      \third_part[1].Adder_inst_2                       |shrink_Adder__parameterized1_92       |    44|
|250   |    \parallel_kernel_number[5].PE_Array_inst            |shrink_PE_Array__xdcDup__6            |   296|
|251   |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__81     |    19|
|252   |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__91     |    18|
|253   |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__92     |    18|
|254   |      \parallel_kernel_channel[12].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__93     |    18|
|255   |      \parallel_kernel_channel[13].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__94     |    18|
|256   |      \parallel_kernel_channel[14].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__95     |    18|
|257   |      \parallel_kernel_channel[15].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__96     |    18|
|258   |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__82     |    19|
|259   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__83     |    19|
|260   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__84     |    19|
|261   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__85     |    19|
|262   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__86     |    19|
|263   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__87     |    19|
|264   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__88     |    19|
|265   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__89     |    18|
|266   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__90     |    18|
|267   |    \parallel_kernel_number[6].Adder_Tree_inst          |shrink_Adder_Tree_18                  |   713|
|268   |      Adder_inst_3                                      |shrink_Adder__parameterized2_63       |   127|
|269   |      \fisrt_part[0].Adder_inst_0                       |shrink_Adder_64                       |    42|
|270   |      \fisrt_part[1].Adder_inst_0                       |shrink_Adder_65                       |    41|
|271   |      \fisrt_part[2].Adder_inst_0                       |shrink_Adder_66                       |    41|
|272   |      \fisrt_part[3].Adder_inst_0                       |shrink_Adder_67                       |    41|
|273   |      \fisrt_part[4].Adder_inst_0                       |shrink_Adder_68                       |    40|
|274   |      \fisrt_part[5].Adder_inst_0                       |shrink_Adder_69                       |    40|
|275   |      \fisrt_part[6].Adder_inst_0                       |shrink_Adder_70                       |    40|
|276   |      \fisrt_part[7].Adder_inst_0                       |shrink_Adder_71                       |    40|
|277   |      \second_part[0].Adder_inst_1                      |shrink_Adder__parameterized0_72       |    44|
|278   |      \second_part[1].Adder_inst_1                      |shrink_Adder__parameterized0_73       |    43|
|279   |      \second_part[2].Adder_inst_1                      |shrink_Adder__parameterized0_74       |    42|
|280   |      \second_part[3].Adder_inst_1                      |shrink_Adder__parameterized0_75       |    42|
|281   |      \third_part[0].Adder_inst_2                       |shrink_Adder__parameterized1_76       |    46|
|282   |      \third_part[1].Adder_inst_2                       |shrink_Adder__parameterized1_77       |    44|
|283   |    \parallel_kernel_number[6].PE_Array_inst            |shrink_PE_Array__xdcDup__7            |   296|
|284   |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__97     |    19|
|285   |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__107    |    18|
|286   |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__108    |    18|
|287   |      \parallel_kernel_channel[12].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__109    |    18|
|288   |      \parallel_kernel_channel[13].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__110    |    18|
|289   |      \parallel_kernel_channel[14].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__111    |    18|
|290   |      \parallel_kernel_channel[15].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__112    |    18|
|291   |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__98     |    19|
|292   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__99     |    19|
|293   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__100    |    19|
|294   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__101    |    19|
|295   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__102    |    19|
|296   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__103    |    19|
|297   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__104    |    19|
|298   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__105    |    18|
|299   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__106    |    18|
|300   |    \parallel_kernel_number[7].Adder_Tree_inst          |shrink_Adder_Tree_19                  |   713|
|301   |      Adder_inst_3                                      |shrink_Adder__parameterized2_48       |   127|
|302   |      \fisrt_part[0].Adder_inst_0                       |shrink_Adder_49                       |    42|
|303   |      \fisrt_part[1].Adder_inst_0                       |shrink_Adder_50                       |    41|
|304   |      \fisrt_part[2].Adder_inst_0                       |shrink_Adder_51                       |    41|
|305   |      \fisrt_part[3].Adder_inst_0                       |shrink_Adder_52                       |    41|
|306   |      \fisrt_part[4].Adder_inst_0                       |shrink_Adder_53                       |    40|
|307   |      \fisrt_part[5].Adder_inst_0                       |shrink_Adder_54                       |    40|
|308   |      \fisrt_part[6].Adder_inst_0                       |shrink_Adder_55                       |    40|
|309   |      \fisrt_part[7].Adder_inst_0                       |shrink_Adder_56                       |    40|
|310   |      \second_part[0].Adder_inst_1                      |shrink_Adder__parameterized0_57       |    44|
|311   |      \second_part[1].Adder_inst_1                      |shrink_Adder__parameterized0_58       |    43|
|312   |      \second_part[2].Adder_inst_1                      |shrink_Adder__parameterized0_59       |    42|
|313   |      \second_part[3].Adder_inst_1                      |shrink_Adder__parameterized0_60       |    42|
|314   |      \third_part[0].Adder_inst_2                       |shrink_Adder__parameterized1_61       |    46|
|315   |      \third_part[1].Adder_inst_2                       |shrink_Adder__parameterized1_62       |    44|
|316   |    \parallel_kernel_number[7].PE_Array_inst            |shrink_PE_Array__xdcDup__8            |   296|
|317   |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__113    |    19|
|318   |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__123    |    18|
|319   |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__124    |    18|
|320   |      \parallel_kernel_channel[12].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__125    |    18|
|321   |      \parallel_kernel_channel[13].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__126    |    18|
|322   |      \parallel_kernel_channel[14].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__127    |    18|
|323   |      \parallel_kernel_channel[15].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__128    |    18|
|324   |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__114    |    19|
|325   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__115    |    19|
|326   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__116    |    19|
|327   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__117    |    19|
|328   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__118    |    19|
|329   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__119    |    19|
|330   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__120    |    19|
|331   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__121    |    18|
|332   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__122    |    18|
|333   |    \parallel_kernel_number[8].Adder_Tree_inst          |shrink_Adder_Tree_20                  |   754|
|334   |      Adder_inst_3                                      |shrink_Adder__parameterized2_33       |   168|
|335   |      \fisrt_part[0].Adder_inst_0                       |shrink_Adder_34                       |    42|
|336   |      \fisrt_part[1].Adder_inst_0                       |shrink_Adder_35                       |    41|
|337   |      \fisrt_part[2].Adder_inst_0                       |shrink_Adder_36                       |    41|
|338   |      \fisrt_part[3].Adder_inst_0                       |shrink_Adder_37                       |    41|
|339   |      \fisrt_part[4].Adder_inst_0                       |shrink_Adder_38                       |    40|
|340   |      \fisrt_part[5].Adder_inst_0                       |shrink_Adder_39                       |    40|
|341   |      \fisrt_part[6].Adder_inst_0                       |shrink_Adder_40                       |    40|
|342   |      \fisrt_part[7].Adder_inst_0                       |shrink_Adder_41                       |    40|
|343   |      \second_part[0].Adder_inst_1                      |shrink_Adder__parameterized0_42       |    44|
|344   |      \second_part[1].Adder_inst_1                      |shrink_Adder__parameterized0_43       |    43|
|345   |      \second_part[2].Adder_inst_1                      |shrink_Adder__parameterized0_44       |    42|
|346   |      \second_part[3].Adder_inst_1                      |shrink_Adder__parameterized0_45       |    42|
|347   |      \third_part[0].Adder_inst_2                       |shrink_Adder__parameterized1_46       |    46|
|348   |      \third_part[1].Adder_inst_2                       |shrink_Adder__parameterized1_47       |    44|
|349   |    \parallel_kernel_number[8].PE_Array_inst            |shrink_PE_Array__xdcDup__9            |   296|
|350   |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__129    |    19|
|351   |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__139    |    18|
|352   |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__140    |    18|
|353   |      \parallel_kernel_channel[12].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__141    |    18|
|354   |      \parallel_kernel_channel[13].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__142    |    18|
|355   |      \parallel_kernel_channel[14].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__143    |    18|
|356   |      \parallel_kernel_channel[15].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__144    |    18|
|357   |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__130    |    19|
|358   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__131    |    19|
|359   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__132    |    19|
|360   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__133    |    19|
|361   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__134    |    19|
|362   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__135    |    19|
|363   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__136    |    19|
|364   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__137    |    18|
|365   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__138    |    18|
|366   |    \parallel_kernel_number[9].Adder_Tree_inst          |shrink_Adder_Tree_21                  |   713|
|367   |      Adder_inst_3                                      |shrink_Adder__parameterized2          |   127|
|368   |      \fisrt_part[0].Adder_inst_0                       |shrink_Adder                          |    42|
|369   |      \fisrt_part[1].Adder_inst_0                       |shrink_Adder_22                       |    41|
|370   |      \fisrt_part[2].Adder_inst_0                       |shrink_Adder_23                       |    41|
|371   |      \fisrt_part[3].Adder_inst_0                       |shrink_Adder_24                       |    41|
|372   |      \fisrt_part[4].Adder_inst_0                       |shrink_Adder_25                       |    40|
|373   |      \fisrt_part[5].Adder_inst_0                       |shrink_Adder_26                       |    40|
|374   |      \fisrt_part[6].Adder_inst_0                       |shrink_Adder_27                       |    40|
|375   |      \fisrt_part[7].Adder_inst_0                       |shrink_Adder_28                       |    40|
|376   |      \second_part[0].Adder_inst_1                      |shrink_Adder__parameterized0          |    44|
|377   |      \second_part[1].Adder_inst_1                      |shrink_Adder__parameterized0_29       |    43|
|378   |      \second_part[2].Adder_inst_1                      |shrink_Adder__parameterized0_30       |    42|
|379   |      \second_part[3].Adder_inst_1                      |shrink_Adder__parameterized0_31       |    42|
|380   |      \third_part[0].Adder_inst_2                       |shrink_Adder__parameterized1          |    46|
|381   |      \third_part[1].Adder_inst_2                       |shrink_Adder__parameterized1_32       |    44|
|382   |    \parallel_kernel_number[9].PE_Array_inst            |shrink_PE_Array__xdcDup__10           |   296|
|383   |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__145    |    19|
|384   |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__155    |    18|
|385   |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__156    |    18|
|386   |      \parallel_kernel_channel[12].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__157    |    18|
|387   |      \parallel_kernel_channel[13].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__158    |    18|
|388   |      \parallel_kernel_channel[14].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__159    |    18|
|389   |      \parallel_kernel_channel[15].Multiplier_DSP_inst  |shrink_Multiplier_DSP__xdcDup__160    |    18|
|390   |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__146    |    19|
|391   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__147    |    19|
|392   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__148    |    19|
|393   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__149    |    19|
|394   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__150    |    19|
|395   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__151    |    19|
|396   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__152    |    19|
|397   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__153    |    18|
|398   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |shrink_Multiplier_DSP__xdcDup__154    |    18|
|399   |  \quant_scale_multiplication[0].Quantization           |shrink_pipelined_multiplier_2stage    |   115|
|400   |  \quant_scale_multiplication[10].Quantization          |shrink_pipelined_multiplier_2stage_0  |   115|
|401   |  \quant_scale_multiplication[11].Quantization          |shrink_pipelined_multiplier_2stage_1  |   117|
|402   |  \quant_scale_multiplication[1].Quantization           |shrink_pipelined_multiplier_2stage_2  |   115|
|403   |  \quant_scale_multiplication[2].Quantization           |shrink_pipelined_multiplier_2stage_3  |   115|
|404   |  \quant_scale_multiplication[3].Quantization           |shrink_pipelined_multiplier_2stage_4  |   115|
|405   |  \quant_scale_multiplication[4].Quantization           |shrink_pipelined_multiplier_2stage_5  |   115|
|406   |  \quant_scale_multiplication[5].Quantization           |shrink_pipelined_multiplier_2stage_6  |   115|
|407   |  \quant_scale_multiplication[6].Quantization           |shrink_pipelined_multiplier_2stage_7  |   115|
|408   |  \quant_scale_multiplication[7].Quantization           |shrink_pipelined_multiplier_2stage_8  |   115|
|409   |  \quant_scale_multiplication[8].Quantization           |shrink_pipelined_multiplier_2stage_9  |    67|
|410   |  \quant_scale_multiplication[9].Quantization           |shrink_pipelined_multiplier_2stage_10 |   115|
+------+--------------------------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 2181.504 ; gain = 800.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2181.504 ; gain = 674.168
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 2181.504 ; gain = 800.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 853 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2228.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 133 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 132 instances

INFO: [Common 17-83] Releasing license: Synthesis
370 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:33 . Memory (MB): peak = 2228.711 ; gain = 1922.141
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2228.711 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Shrinking_Layer_v19.1_0910/AXIS_Shrinking_Layer_v19.1_0910.runs/synth_1/Shrinking_Layer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Shrinking_Layer_utilization_synth.rpt -pb Shrinking_Layer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 10 13:24:06 2025...
