/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains base address definitions for the tgfpf96_mtsb block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml-filtered/pm55_82_08_ad_map.xml
 *     block_uri "file:../docs/rda/pm70_60_64_map.xml"
 *     block_part_number "PM70_60_64"
 *     block_mnemonic "TGFPF96"
 * 
 *****************************************************************************/
#ifndef _TGFPF96_MTSB_MAP_H
#define _TGFPF96_MTSB_MAP_H


/*
 * ==================================================================================
 * TGFPF96_MTSB RDA XML Version Info
 * ==================================================================================
 */
#define TGFPF96_MTSB_MAP_FILE_NAME    "../src/ioxml-filtered/pm55_82_08_ad_map.xml"
#define TGFPF96_MTSB_MAP_FILE_VERSION "../src/ioxml-filtered/pm55_82_08_ad_map.xml"
/*
 * ==================================================================================
 * TGFPF96_MTSB Block Base Addresses
 * ==================================================================================
 */
#ifndef TGFPF96_MTSB_TSB_BASE_ADDR_DEFS_H
#define TGFPF96_MTSB_TSB_BASE_ADDR_DEFS_H

#define BASE_ADDR_MAPOTN_MAPOTN_TX_TGFPF96_MTSB                     0x000a0000
#define BASE_ADDR_MAPOTN_MAPOTN_TX_TGFPF96_TGFPF96_CORE             0x000a0000
#define BASE_ADDR_MAPOTN_MAPOTN_TX_TGFPF96_PREFETCH_FIFO_CFC_CFC    0x000aa000
#define BASE_ADDR_MAPOTN_MAPOTN_TX_TGFPF96_PACKING_FIFO_CFC_CFC     0x000ab000
#define BASE_ADDR_MAPOTN_MAPOTN_TX_TGFPF96_OHFS_INSERT              0x000ac000
#define BASE_ADDR_MAPOTN_MAPOTN_TX_TGFPF96_OHFS_INSERT_OH_CFC_CFC   0x000ad000
#define BASE_ADDR_MAPOTN_MAPOTN_TX_TGFPF96_INT_SUMMARY_TGFPF96_ISUM 0x000ae000

#endif /* TGFPF96_MTSB_TSB_BASE_ADDR_DEFS_H */
#endif /* _TGFPF96_MTSB_MAP_H */
