{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 12:51:02 2019 " "Info: Processing started: Sun Apr 28 12:51:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-behaviour " "Info: Found design unit 1: Adder-behaviour" {  } { { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Info: Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_nbit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Nbit-structural " "Info: Found design unit 1: counter_Nbit-structural" {  } { { "Counter_Nbit.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Counter_Nbit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter_Nbit " "Info: Found entity 1: counter_Nbit" {  } { { "Counter_Nbit.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Counter_Nbit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_positivi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter_positivi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_positivi-behaviour " "Info: Found design unit 1: Counter_positivi-behaviour" {  } { { "Counter_positivi.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Counter_positivi.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Counter_positivi " "Info: Found entity 1: Counter_positivi" {  } { { "Counter_positivi.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Counter_positivi.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-behaviour " "Info: Found design unit 1: Datapath-behaviour" {  } { { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Info: Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-Behavior " "Info: Found design unit 1: dflipflop-Behavior" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Info: Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-behaviour " "Info: Found design unit 1: HA-behaviour" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Info: Found entity 1: HA" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-behaviour " "Info: Found design unit 1: Memory-behaviour" {  } { { "Memory.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Memory.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Info: Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Memory.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3to1-behaviour " "Info: Found design unit 1: Mux3to1-behaviour" {  } { { "Mux3to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Mux3to1.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux3to1 " "Info: Found entity 1: Mux3to1" {  } { { "Mux3to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Mux3to1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_signed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_signed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_sig-Behavior " "Info: Found design unit 1: reg_sig-Behavior" {  } { { "Reg_signed.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_signed.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_sig " "Info: Found entity 1: reg_sig" {  } { { "Reg_signed.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_signed.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_unsigned.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_unsigned.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_unsigned-Behavior " "Info: Found design unit 1: reg_unsigned-Behavior" {  } { { "Reg_unsigned.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_unsigned.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_unsigned " "Info: Found entity 1: reg_unsigned" {  } { { "Reg_unsigned.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_unsigned.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rounder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rounder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rounder-behaviour " "Info: Found design unit 1: rounder-behaviour" {  } { { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rounder " "Info: Found entity 1: rounder" {  } { { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tflipflop-structural " "Info: Found design unit 1: tflipflop-structural" {  } { { "tflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/tflipflop.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tflipflop " "Info: Found entity 1: tflipflop" {  } { { "tflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/tflipflop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Info: Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "shift_r_2.vhd 2 1 " "Warning: Using design file shift_r_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_r_2-structural " "Info: Found design unit 1: shift_r_2-structural" {  } { { "shift_r_2.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/shift_r_2.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift_r_2 " "Info: Found entity 1: shift_r_2" {  } { { "shift_r_2.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/shift_r_2.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_r_2 shift_r_2:shift_right_2 " "Info: Elaborating entity \"shift_r_2\" for hierarchy \"shift_r_2:shift_right_2\"" {  } { { "Datapath.vhd" "shift_right_2" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "shift_r_1.vhd 2 1 " "Warning: Using design file shift_r_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_r_1-structural " "Info: Found design unit 1: shift_r_1-structural" {  } { { "shift_r_1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/shift_r_1.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift_r_1 " "Info: Found entity 1: shift_r_1" {  } { { "shift_r_1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/shift_r_1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_r_1 shift_r_1:shift_right_1 " "Info: Elaborating entity \"shift_r_1\" for hierarchy \"shift_r_1:shift_right_1\"" {  } { { "Datapath.vhd" "shift_right_1" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "shift_l_4.vhd 2 1 " "Warning: Using design file shift_l_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_l_4-structural " "Info: Found design unit 1: shift_l_4-structural" {  } { { "shift_l_4.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/shift_l_4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift_l_4 " "Info: Found entity 1: shift_l_4" {  } { { "shift_l_4.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/shift_l_4.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_l_4 shift_l_4:shift_left_4 " "Info: Elaborating entity \"shift_l_4\" for hierarchy \"shift_l_4:shift_left_4\"" {  } { { "Datapath.vhd" "shift_left_4" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_sig reg_sig:ff_1 " "Info: Elaborating entity \"reg_sig\" for hierarchy \"reg_sig:ff_1\"" {  } { { "Datapath.vhd" "ff_1" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3to1 Mux3to1:mux_1 " "Info: Elaborating entity \"Mux3to1\" for hierarchy \"Mux3to1:mux_1\"" {  } { { "Datapath.vhd" "mux_1" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[0\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[0\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[1\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[1\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[2\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[2\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[3\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[3\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[4\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[4\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[5\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[5\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[6\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[6\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[7\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[7\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[8\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[8\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[9\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[9\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[10\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[10\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[11\] Mux3to1.vhd(13) " "Info (10041): Inferred latch for \"OUT_DATA\[11\]\" at Mux3to1.vhd(13)" {  } { { "Mux3to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Mux3to1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:sommatore " "Info: Elaborating entity \"Adder\" for hierarchy \"Adder:sommatore\"" {  } { { "Datapath.vhd" "sommatore" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_OUT Adder.vhd(19) " "Warning (10631): VHDL Process Statement warning at Adder.vhd(19): inferring latch(es) for signal or variable \"DATA_OUT\", which holds its previous value in one or more paths through the process" {  } { { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[0\] Adder.vhd(19) " "Info (10041): Inferred latch for \"DATA_OUT\[0\]\" at Adder.vhd(19)" {  } { { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[1\] Adder.vhd(19) " "Info (10041): Inferred latch for \"DATA_OUT\[1\]\" at Adder.vhd(19)" {  } { { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[2\] Adder.vhd(19) " "Info (10041): Inferred latch for \"DATA_OUT\[2\]\" at Adder.vhd(19)" {  } { { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[3\] Adder.vhd(19) " "Info (10041): Inferred latch for \"DATA_OUT\[3\]\" at Adder.vhd(19)" {  } { { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[4\] Adder.vhd(19) " "Info (10041): Inferred latch for \"DATA_OUT\[4\]\" at Adder.vhd(19)" {  } { { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[5\] Adder.vhd(19) " "Info (10041): Inferred latch for \"DATA_OUT\[5\]\" at Adder.vhd(19)" {  } { { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[6\] Adder.vhd(19) " "Info (10041): Inferred latch for \"DATA_OUT\[6\]\" at Adder.vhd(19)" {  } { { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[7\] Adder.vhd(19) " "Info (10041): Inferred latch for \"DATA_OUT\[7\]\" at Adder.vhd(19)" {  } { { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[8\] Adder.vhd(19) " "Info (10041): Inferred latch for \"DATA_OUT\[8\]\" at Adder.vhd(19)" {  } { { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[9\] Adder.vhd(19) " "Info (10041): Inferred latch for \"DATA_OUT\[9\]\" at Adder.vhd(19)" {  } { { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[10\] Adder.vhd(19) " "Info (10041): Inferred latch for \"DATA_OUT\[10\]\" at Adder.vhd(19)" {  } { { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[11\] Adder.vhd(19) " "Info (10041): Inferred latch for \"DATA_OUT\[11\]\" at Adder.vhd(19)" {  } { { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_sig reg_sig:ff_3 " "Info: Elaborating entity \"reg_sig\" for hierarchy \"reg_sig:ff_3\"" {  } { { "Datapath.vhd" "ff_3" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rounder rounder:rounding " "Info: Elaborating entity \"rounder\" for hierarchy \"rounder:rounding\"" {  } { { "Datapath.vhd" "rounding" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Nbit counter_Nbit:cnt_1 " "Info: Elaborating entity \"counter_Nbit\" for hierarchy \"counter_Nbit:cnt_1\"" {  } { { "Datapath.vhd" "cnt_1" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Q_neg Counter_Nbit.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at Counter_Nbit.vhd(16): object \"Q_neg\" assigned a value but never read" {  } { { "Counter_Nbit.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Counter_Nbit.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tflipflop counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X " "Info: Elaborating entity \"tflipflop\" for hierarchy \"counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\"" {  } { { "Counter_Nbit.vhd" "\\GEN_CNT:0:TFF_X" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Counter_Nbit.vhd" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff " "Info: Elaborating entity \"dflipflop\" for hierarchy \"counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff\"" {  } { { "tflipflop.vhd" "ff" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/tflipflop.vhd" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_positivi Counter_positivi:cnt_2 " "Info: Elaborating entity \"Counter_positivi\" for hierarchy \"Counter_positivi:cnt_2\"" {  } { { "Datapath.vhd" "cnt_2" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA Counter_positivi:cnt_2\|HA:HalfAdder " "Info: Elaborating entity \"HA\" for hierarchy \"Counter_positivi:cnt_2\|HA:HalfAdder\"" {  } { { "Counter_positivi.vhd" "HalfAdder" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Counter_positivi.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUT_HA HA.vhd(17) " "Warning (10631): VHDL Process Statement warning at HA.vhd(17): inferring latch(es) for signal or variable \"OUT_HA\", which holds its previous value in one or more paths through the process" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_HA\[0\] HA.vhd(17) " "Info (10041): Inferred latch for \"OUT_HA\[0\]\" at HA.vhd(17)" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_HA\[1\] HA.vhd(17) " "Info (10041): Inferred latch for \"OUT_HA\[1\]\" at HA.vhd(17)" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_HA\[2\] HA.vhd(17) " "Info (10041): Inferred latch for \"OUT_HA\[2\]\" at HA.vhd(17)" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_HA\[3\] HA.vhd(17) " "Info (10041): Inferred latch for \"OUT_HA\[3\]\" at HA.vhd(17)" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_HA\[4\] HA.vhd(17) " "Info (10041): Inferred latch for \"OUT_HA\[4\]\" at HA.vhd(17)" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_HA\[5\] HA.vhd(17) " "Info (10041): Inferred latch for \"OUT_HA\[5\]\" at HA.vhd(17)" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_HA\[6\] HA.vhd(17) " "Info (10041): Inferred latch for \"OUT_HA\[6\]\" at HA.vhd(17)" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_HA\[7\] HA.vhd(17) " "Info (10041): Inferred latch for \"OUT_HA\[7\]\" at HA.vhd(17)" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_HA\[8\] HA.vhd(17) " "Info (10041): Inferred latch for \"OUT_HA\[8\]\" at HA.vhd(17)" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_HA\[9\] HA.vhd(17) " "Info (10041): Inferred latch for \"OUT_HA\[9\]\" at HA.vhd(17)" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_HA\[10\] HA.vhd(17) " "Info (10041): Inferred latch for \"OUT_HA\[10\]\" at HA.vhd(17)" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_unsigned Counter_positivi:cnt_2\|reg_unsigned:reg " "Info: Elaborating entity \"reg_unsigned\" for hierarchy \"Counter_positivi:cnt_2\|reg_unsigned:reg\"" {  } { { "Counter_positivi.vhd" "reg" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Counter_positivi.vhd" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "S mux_2 " "Error: Port \"S\" does not exist in macrofunction \"mux_2\"" {  } { { "Datapath.vhd" "mux_2" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 99 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "S mux_1 " "Error: Port \"S\" does not exist in macrofunction \"mux_1\"" {  } { { "Datapath.vhd" "mux_1" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 96 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Error: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 28 12:51:04 2019 " "Error: Processing ended: Sun Apr 28 12:51:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
