Assertion report generated on: 27-Mar-2024 09:52:57 PM

Assertion summary report for design: outputReg
##############################################

   Target     | Total | Passed | Failed | Vacuous | Hit | Miss
------------- | ----- | ------ | ------ | ------- | --- | ----
outputReadOut |  100  |   0    |   0    |   100   | 0.0 | 1.0 


Resource usage summary report for the desing: outputReg
#######################################################

      Phase       | Time (in [H]H:MM:SS:UUUUUU) | Memory (in MB)
----------------- | --------------------------- | --------------
V Parse & Ranking |       0:00:02.292143        |     904.77    
   Simulation     |       0:00:02.027982        |     968.77    
     D Parse      |       0:00:50.604203        |     979.44    
     Mining       |       0:06:50.716989        |    1041.63    
     Overall      |       0:07:53.044002        |    1041.63    
