

================================================================
== Vivado HLS Report for 'DistCalc'
================================================================
* Date:           Mon Dec 23 12:15:29 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ROGSAnne_HLS
* Solution:       solution_ROGSAnne
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.91|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (DistCalc_ssdm_thr)
2 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_3 (9)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecIFCore(float* %outputDist, [1 x i8]* @p_str8, [10 x i8]* @p_str16, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [17 x i8]* @p_str17)

ST_1: StgValue_4 (10)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecIFCore(i1* %ready, [1 x i8]* @p_str8, [10 x i8]* @p_str16, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [17 x i8]* @p_str17)

ST_1: StgValue_5 (11)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecIFCore(i32* %numberOfPoints, [1 x i8]* @p_str8, [10 x i8]* @p_str16, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [17 x i8]* @p_str17)

ST_1: StgValue_6 (12)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !50

ST_1: StgValue_7 (13)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !54

ST_1: StgValue_8 (14)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %numberOfPoints), !map !58

ST_1: StgValue_9 (15)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %ready), !map !62

ST_1: StgValue_10 (16)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %x), !map !66

ST_1: StgValue_11 (17)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y), !map !70

ST_1: StgValue_12 (18)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(float* %outputDist), !map !74

ST_1: StgValue_13 (19)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:21
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %x, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

ST_1: StgValue_14 (20)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:21
:11  call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str8, i32 4, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32* %x) nounwind

ST_1: StgValue_15 (21)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:21
:12  call void (...)* @_ssdm_op_SpecInterface(i32* %y, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

ST_1: StgValue_16 (22)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:21
:13  call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str8, i32 4, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32* %y) nounwind

ST_1: StgValue_17 (23)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:22
:14  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @p_str, [9 x i8]* @p_str) nounwind

ST_1: DistCalc_ssdm_thr (24)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:23
:15  %DistCalc_ssdm_thr = load i1* @DistCalc_ssdm_thread_M_DistCalcThread, align 1

ST_1: StgValue_19 (25)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:23
:16  br i1 %DistCalc_ssdm_thr, label %1, label %2

ST_1: StgValue_20 (27)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:23
:0  call void (...)* @_ssdm_op_SpecProcessDecl([9 x i8]* @p_str, i32 2, [15 x i8]* @p_str11) nounwind

ST_1: StgValue_21 (28)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:24
:1  call void (...)* @_ssdm_op_SpecSensitive([15 x i8]* @p_str11, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind

ST_1: StgValue_22 (29)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:25
:2  call void (...)* @_ssdm_op_SpecSensitive([15 x i8]* @p_str11, [6 x i8]* @p_str3, i1* %reset, i32 4) nounwind

ST_1: StgValue_23 (30)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:26
:3  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_24 (31)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:27
:4  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_25 (32)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:28
:5  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 0, [6 x i8]* @p_str4, [15 x i8]* @p_str5, i32 0, i32 0, i32* %numberOfPoints) nounwind

ST_1: StgValue_26 (33)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:29
:6  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str6, i32 0, i32 0, i1* %ready) nounwind

ST_1: StgValue_27 (34)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:30
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %x, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

ST_1: StgValue_28 (35)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:31
:8  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 4, [6 x i8]* @p_str4, [2 x i8]* @p_str14, i32 0, i32 0, i32* %x) nounwind

ST_1: StgValue_29 (36)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:32
:9  call void (...)* @_ssdm_op_SpecInterface(i32* %y, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

ST_1: StgValue_30 (37)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:33
:10  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 4, [6 x i8]* @p_str4, [2 x i8]* @p_str15, i32 0, i32 0, i32* %y) nounwind

ST_1: StgValue_31 (38)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:34
:11  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 1, [8 x i8]* @p_str9, [11 x i8]* @p_str10, i32 0, i32 0, float* %outputDist) nounwind

ST_1: StgValue_32 (39)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:40
:12  ret void

ST_1: StgValue_33 (41)  [2/2] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:23
:0  call void @"DistCalc::DistCalcThread"(i1* %clk, i1* %reset, i32* %numberOfPoints, i1* %ready, i32* %x, i32* %y, float* %outputDist)


 <State 2>: 6.50ns
ST_2: StgValue_34 (41)  [1/2] 6.50ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:23
:0  call void @"DistCalc::DistCalcThread"(i1* %clk, i1* %reset, i32* %numberOfPoints, i1* %ready, i32* %x, i32* %y, float* %outputDist)

ST_2: StgValue_35 (42)  [1/1] 0.00ns
:1  unreachable



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 6.5ns
The critical path consists of the following:
	'call' operation (ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:23) to 'DistCalc::DistCalcThread' [41]  (6.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
