###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Wed Nov 30 20:25:04 2022
#  Design:            Integrator
#  Command:           timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix Integrator_signOff -outDir ../Reports/timingReports
###############################################################
Path 1: MET Hold Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[2]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.019
  Arrival Time                  2.103
  Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    |  Delay | Arrival | Required | 
     |                                    |       |                                  |            |        |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+--------+---------+----------| 
     | In[2]                              |   ^   | In[2]                            |            |        |   0.000 |   -0.084 | 
     | csa_tree_add_110_31_groupi/g7547/B |   ^   | In[2]                            | NO2_5VX1   |  0.002 |   0.002 |   -0.082 | 
     | csa_tree_add_110_31_groupi/g7547/Q |   v   | csa_tree_add_110_31_groupi/n_168 | NO2_5VX1   |  0.115 |   0.117 |    0.032 | 
     | csa_tree_add_110_31_groupi/g7486/C |   v   | csa_tree_add_110_31_groupi/n_168 | AO21_5VX1  |  0.000 |   0.117 |    0.032 | 
     | csa_tree_add_110_31_groupi/g7486/Q |   v   | csa_tree_add_110_31_groupi/n_119 | AO21_5VX1  |  0.544 |   0.661 |    0.576 | 
     | csa_tree_add_110_31_groupi/g503/A  |   v   | csa_tree_add_110_31_groupi/n_119 | FA_5VX1    |  0.000 |   0.661 |    0.576 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    |  0.786 |   1.446 |    1.362 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    |  0.000 |   1.446 |    1.362 | 
     | add_123_40/g534/S                  |   v   | Out[3]                           | FA_5VX1    |  0.670 |   2.116 |    2.032 | 
     | Delay2_reg_reg[0][3]/D             |   v   | Out[3]                           | DFRRQ_5VX1 | -0.013 |   2.103 |    2.019 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.084 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.084 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.550 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.555 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.524 |   0.995 |    1.079 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    1.080 | 
     +---------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.868
  Arrival Time                  2.021
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                          |       |                |            |        |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+--------+---------+----------| 
     | reset                    |   v   | reset          |            |        |   0.000 |   -0.154 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    |  0.000 |   0.000 |   -0.154 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    |  0.250 |   0.251 |    0.097 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    |  0.000 |   0.251 |    0.097 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    |  0.414 |   0.664 |    0.510 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    |  0.000 |   0.664 |    0.510 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    |  1.360 |   2.024 |    1.871 | 
     | Delay2_reg_reg[0][20]/RN |   ^   | n_0            | DFRRQ_5VX1 | -0.003 |   2.021 |    1.868 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.154 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.154 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.620 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.623 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.996 |    1.149 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.001 |    1.155 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin Delay2_reg_reg[1][20]/C 
Endpoint:   Delay2_reg_reg[1][20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.868
  Arrival Time                  2.023
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                          |       |                |            |        |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+--------+---------+----------| 
     | reset                    |   v   | reset          |            |        |   0.000 |   -0.155 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    |  0.000 |   0.000 |   -0.155 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    |  0.250 |   0.251 |    0.096 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    |  0.000 |   0.251 |    0.096 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    |  0.414 |   0.664 |    0.509 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    |  0.000 |   0.664 |    0.509 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    |  1.360 |   2.024 |    1.870 | 
     | Delay2_reg_reg[1][20]/RN |   ^   | n_0            | DFRRQ_5VX1 | -0.002 |   2.023 |    1.868 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.155 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.155 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.621 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.624 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.996 |    1.150 | 
     | Delay2_reg_reg[1][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.001 |    1.156 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin Delay2_reg_reg[1][19]/C 
Endpoint:   Delay2_reg_reg[1][19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.867
  Arrival Time                  2.026
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.158 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.158 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.092 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.092 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.506 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.506 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.866 | 
     | Delay2_reg_reg[1][19]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.001 |   2.026 |    1.867 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.158 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.159 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.624 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.628 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.995 |    1.154 | 
     | Delay2_reg_reg[1][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.001 |    1.159 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.868
  Arrival Time                  2.029
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.161 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.161 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.089 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.089 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.503 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.503 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.863 | 
     | Delay2_reg_reg[0][19]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.005 |   2.029 |    1.868 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.161 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.162 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.627 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.631 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.995 |    1.157 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.001 |    1.163 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.009
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.876
  Arrival Time                  2.039
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                |            |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                   |   v   | reset          |            |       |   0.000 |   -0.163 | 
     | FE_PHC55_reset/A        |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.163 | 
     | FE_PHC55_reset/Q        |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.087 | 
     | FE_PHC20_reset/A        |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.087 | 
     | FE_PHC20_reset/Q        |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.501 | 
     | g62/A                   |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.501 | 
     | g62/Q                   |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.861 | 
     | Delay2_reg_reg[0][9]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.014 |   2.039 |    1.876 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.163 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.163 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.629 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.633 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.004 |    1.167 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.009 |    1.172 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin Delay2_reg_reg[1][9]/C 
Endpoint:   Delay2_reg_reg[1][9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.009
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.876
  Arrival Time                  2.039
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                |            |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                   |   v   | reset          |            |       |   0.000 |   -0.163 | 
     | FE_PHC55_reset/A        |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.163 | 
     | FE_PHC55_reset/Q        |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.087 | 
     | FE_PHC20_reset/A        |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.087 | 
     | FE_PHC20_reset/Q        |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.501 | 
     | g62/A                   |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.501 | 
     | g62/Q                   |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.861 | 
     | Delay2_reg_reg[1][9]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.014 |   2.039 |    1.876 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.163 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.163 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.629 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.633 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.004 |    1.167 | 
     | Delay2_reg_reg[1][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.009 |    1.172 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin Delay2_reg_reg[1][17]/C 
Endpoint:   Delay2_reg_reg[1][17]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.867
  Arrival Time                  2.034
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.167 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.167 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.084 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.084 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.498 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.498 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.858 | 
     | Delay2_reg_reg[1][17]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.009 |   2.034 |    1.867 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.167 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.167 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.632 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.636 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.995 |    1.162 | 
     | Delay2_reg_reg[1][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.001 |    1.167 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin Delay2_reg_reg[1][8]/C 
Endpoint:   Delay2_reg_reg[1][8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.009
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.876
  Arrival Time                  2.043
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                |            |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                   |   v   | reset          |            |       |   0.000 |   -0.167 | 
     | FE_PHC55_reset/A        |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.167 | 
     | FE_PHC55_reset/Q        |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.084 | 
     | FE_PHC20_reset/A        |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.084 | 
     | FE_PHC20_reset/Q        |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.497 | 
     | g62/A                   |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.497 | 
     | g62/Q                   |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.858 | 
     | Delay2_reg_reg[1][8]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.018 |   2.043 |    1.876 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.167 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.167 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.633 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.636 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.004 |    1.171 | 
     | Delay2_reg_reg[1][8]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.009 |    1.176 | 
     +---------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin Delay2_reg_reg[1][3]/C 
Endpoint:   Delay2_reg_reg[1][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.009
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.876
  Arrival Time                  2.043
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                |            |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                   |   v   | reset          |            |       |   0.000 |   -0.167 | 
     | FE_PHC55_reset/A        |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.167 | 
     | FE_PHC55_reset/Q        |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.084 | 
     | FE_PHC20_reset/A        |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.084 | 
     | FE_PHC20_reset/Q        |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.497 | 
     | g62/A                   |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.497 | 
     | g62/Q                   |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.858 | 
     | Delay2_reg_reg[1][3]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.018 |   2.043 |    1.876 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.167 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.167 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.633 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.636 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.004 |    1.171 | 
     | Delay2_reg_reg[1][3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.009 |    1.176 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.009
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.876
  Arrival Time                  2.044
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                |            |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                   |   v   | reset          |            |       |   0.000 |   -0.167 | 
     | FE_PHC55_reset/A        |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.167 | 
     | FE_PHC55_reset/Q        |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.083 | 
     | FE_PHC20_reset/A        |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.083 | 
     | FE_PHC20_reset/Q        |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.497 | 
     | g62/A                   |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.497 | 
     | g62/Q                   |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.857 | 
     | Delay2_reg_reg[0][0]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.019 |   2.044 |    1.876 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.168 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.168 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.633 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.637 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.004 |    1.172 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.009 |    1.177 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.009
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.876
  Arrival Time                  2.044
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                |            |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                   |   v   | reset          |            |       |   0.000 |   -0.168 | 
     | FE_PHC55_reset/A        |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.168 | 
     | FE_PHC55_reset/Q        |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.083 | 
     | FE_PHC20_reset/A        |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.083 | 
     | FE_PHC20_reset/Q        |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.496 | 
     | g62/A                   |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.496 | 
     | g62/Q                   |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.857 | 
     | Delay2_reg_reg[0][1]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.020 |   2.044 |    1.876 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.168 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.168 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.634 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.637 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.004 |    1.172 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.009 |    1.177 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.867
  Arrival Time                  2.035
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.168 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.168 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.082 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.082 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.496 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.496 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.856 | 
     | Delay2_reg_reg[0][17]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.011 |   2.035 |    1.867 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.168 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.168 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.634 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.638 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.995 |    1.164 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.001 |    1.169 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.866
  Arrival Time                  2.037
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.170 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.170 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.080 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.080 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.494 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.494 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.854 | 
     | Delay2_reg_reg[0][16]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.012 |   2.037 |    1.866 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.170 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.171 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.636 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.640 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.996 |    1.166 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.000 |    1.170 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin Delay2_reg_reg[1][16]/C 
Endpoint:   Delay2_reg_reg[1][16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.866
  Arrival Time                  2.037
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.170 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.170 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.080 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.080 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.494 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.494 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.854 | 
     | Delay2_reg_reg[1][16]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.012 |   2.037 |    1.866 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.170 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.171 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.636 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.640 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.996 |    1.166 | 
     | Delay2_reg_reg[1][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.000 |    1.170 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin Delay2_reg_reg[1][18]/C 
Endpoint:   Delay2_reg_reg[1][18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.867
  Arrival Time                  2.038
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.171 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.171 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.080 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.080 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.493 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.493 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.854 | 
     | Delay2_reg_reg[1][18]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.014 |   2.038 |    1.867 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.171 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.171 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.637 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.640 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.995 |    1.166 | 
     | Delay2_reg_reg[1][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.001 |    1.172 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin Delay1_out1_reg[1]/C 
Endpoint:   Delay1_out1_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.866
  Arrival Time                  2.038
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   -0.172 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.172 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.079 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.079 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.492 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.492 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.853 | 
     | Delay1_out1_reg[1]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.013 |   2.038 |    1.866 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.172 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.172 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.638 | 
     | clk__L2_I4/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.642 | 
     | clk__L2_I4/Q         |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.995 |    1.167 | 
     | Delay1_out1_reg[1]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.000 |    1.171 | 
     +-------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin Delay1_out1_reg[18]/C 
Endpoint:   Delay1_out1_reg[18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.011
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.878
  Arrival Time                  2.050
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset          |            |       |   0.000 |   -0.172 | 
     | FE_PHC55_reset/A       |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.172 | 
     | FE_PHC55_reset/Q       |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.078 | 
     | FE_PHC20_reset/A       |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.078 | 
     | FE_PHC20_reset/Q       |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.492 | 
     | g62/A                  |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.492 | 
     | g62/Q                  |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.852 | 
     | Delay1_out1_reg[18]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.025 |   2.050 |    1.878 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.172 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.172 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.638 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.642 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.177 | 
     | Delay1_out1_reg[18]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.011 |    1.183 | 
     +--------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin Delay_out1_reg[1]/C 
Endpoint:   Delay_out1_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.866
  Arrival Time                  2.038
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                |            |       |  Time   |   Time   | 
     |----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                |   v   | reset          |            |       |   0.000 |   -0.172 | 
     | FE_PHC55_reset/A     |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.172 | 
     | FE_PHC55_reset/Q     |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.078 | 
     | FE_PHC20_reset/A     |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.078 | 
     | FE_PHC20_reset/Q     |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.492 | 
     | g62/A                |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.492 | 
     | g62/Q                |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.852 | 
     | Delay_out1_reg[1]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.014 |   2.038 |    1.866 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |    0.173 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.173 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.638 | 
     | clk__L2_I4/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.642 | 
     | clk__L2_I4/Q        |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.996 |    1.168 | 
     | Delay_out1_reg[1]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.172 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin Delay_out1_reg[18]/C 
Endpoint:   Delay_out1_reg[18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.011
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.878
  Arrival Time                  2.051
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   -0.173 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.173 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.077 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.077 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.491 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.491 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.851 | 
     | Delay_out1_reg[18]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.027 |   2.051 |    1.878 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.173 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.174 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.639 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.644 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.179 | 
     | Delay_out1_reg[18]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.011 |    1.185 | 
     +-------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.867
  Arrival Time                  2.041
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.174 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.174 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.077 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.077 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.491 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.491 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.851 | 
     | Delay2_reg_reg[0][18]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.017 |   2.041 |    1.867 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.174 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.174 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.639 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.643 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.995 |    1.169 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.001 |    1.175 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.002
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.868
  Arrival Time                  2.042
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.174 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.174 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.077 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.077 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.491 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.491 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.851 | 
     | Delay2_reg_reg[0][21]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.017 |   2.042 |    1.868 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.174 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.174 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.639 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.643 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.995 |    1.169 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.002 |    1.175 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin Delay1_out1_reg[20]/C 
Endpoint:   Delay1_out1_reg[20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.011
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.878
  Arrival Time                  2.051
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset          |            |       |   0.000 |   -0.174 | 
     | FE_PHC55_reset/A       |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.174 | 
     | FE_PHC55_reset/Q       |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.077 | 
     | FE_PHC20_reset/A       |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.077 | 
     | FE_PHC20_reset/Q       |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.490 | 
     | g62/A                  |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.490 | 
     | g62/Q                  |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.851 | 
     | Delay1_out1_reg[20]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.027 |   2.051 |    1.878 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.174 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.174 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.640 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.644 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.179 | 
     | Delay1_out1_reg[20]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.011 |    1.185 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin Delay2_reg_reg[1][21]/C 
Endpoint:   Delay2_reg_reg[1][21]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.002
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.868
  Arrival Time                  2.042
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.174 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.174 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.076 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.076 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.490 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.490 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.850 | 
     | Delay2_reg_reg[1][21]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.018 |   2.042 |    1.868 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.174 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.174 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.640 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.644 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.995 |    1.170 | 
     | Delay2_reg_reg[1][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.002 |    1.176 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin Delay1_out1_reg[19]/C 
Endpoint:   Delay1_out1_reg[19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.011
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.878
  Arrival Time                  2.052
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset          |            |       |   0.000 |   -0.175 | 
     | FE_PHC55_reset/A       |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.175 | 
     | FE_PHC55_reset/Q       |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.076 | 
     | FE_PHC20_reset/A       |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.076 | 
     | FE_PHC20_reset/Q       |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.490 | 
     | g62/A                  |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.490 | 
     | g62/Q                  |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.850 | 
     | Delay1_out1_reg[19]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.028 |   2.052 |    1.878 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.175 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.175 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.640 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.645 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.180 | 
     | Delay1_out1_reg[19]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.011 |    1.186 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin Delay_out1_reg[20]/C 
Endpoint:   Delay_out1_reg[20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.011
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.878
  Arrival Time                  2.053
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   -0.175 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.175 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.076 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.076 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.489 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.489 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.850 | 
     | Delay_out1_reg[20]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.028 |   2.053 |    1.878 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.175 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.175 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.641 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.645 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.180 | 
     | Delay_out1_reg[20]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.011 |    1.186 | 
     +-------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin Delay1_out1_reg[0]/C 
Endpoint:   Delay1_out1_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.998
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.865
  Arrival Time                  2.040
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   -0.175 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.175 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.076 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.076 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.489 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.489 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.850 | 
     | Delay1_out1_reg[0]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.015 |   2.040 |    1.865 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.175 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.175 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.641 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.644 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.170 | 
     | Delay1_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.998 |    1.173 | 
     +-------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin Delay_out1_reg[19]/C 
Endpoint:   Delay_out1_reg[19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.011
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.878
  Arrival Time                  2.053
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   -0.175 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.175 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.076 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.076 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.489 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.489 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.850 | 
     | Delay_out1_reg[19]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.028 |   2.053 |    1.878 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.175 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.175 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.641 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.645 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.180 | 
     | Delay_out1_reg[19]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.011 |    1.186 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.998
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.865
  Arrival Time                  2.041
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.176 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.176 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.075 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.075 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.488 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.488 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.849 | 
     | Delay2_reg_reg[0][15]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.016 |   2.041 |    1.865 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.176 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.176 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.642 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.645 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.171 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.998 |    1.174 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin Delay_out1_reg[15]/C 
Endpoint:   Delay_out1_reg[15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.877
  Arrival Time                  2.053
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   -0.176 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.176 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.074 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.074 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.488 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.488 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.848 | 
     | Delay_out1_reg[15]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.029 |   2.053 |    1.877 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.176 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.176 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.642 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.646 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.181 | 
     | Delay_out1_reg[15]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.010 |    1.186 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin Delay1_out1_reg[16]/C 
Endpoint:   Delay1_out1_reg[16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.877
  Arrival Time                  2.053
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset          |            |       |   0.000 |   -0.177 | 
     | FE_PHC55_reset/A       |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.177 | 
     | FE_PHC55_reset/Q       |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.074 | 
     | FE_PHC20_reset/A       |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.074 | 
     | FE_PHC20_reset/Q       |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.488 | 
     | g62/A                  |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.488 | 
     | g62/Q                  |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.848 | 
     | Delay1_out1_reg[16]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.029 |   2.053 |    1.877 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.177 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.177 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.642 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.647 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.182 | 
     | Delay1_out1_reg[16]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.010 |    1.187 | 
     +--------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin Delay_out1_reg[17]/C 
Endpoint:   Delay_out1_reg[17]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.877
  Arrival Time                  2.053
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   -0.177 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.177 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.074 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.074 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.488 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.488 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.848 | 
     | Delay_out1_reg[17]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.029 |   2.053 |    1.877 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.177 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.177 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.642 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.647 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.182 | 
     | Delay_out1_reg[17]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.010 |    1.187 | 
     +-------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin Delay1_out1_reg[17]/C 
Endpoint:   Delay1_out1_reg[17]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.876
  Arrival Time                  2.053
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset          |            |       |   0.000 |   -0.177 | 
     | FE_PHC55_reset/A       |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.177 | 
     | FE_PHC55_reset/Q       |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.073 | 
     | FE_PHC20_reset/A       |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.073 | 
     | FE_PHC20_reset/Q       |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.487 | 
     | g62/A                  |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.487 | 
     | g62/Q                  |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.847 | 
     | Delay1_out1_reg[17]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.029 |   2.053 |    1.876 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.177 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.177 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.643 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.647 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.182 | 
     | Delay1_out1_reg[17]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.010 |    1.187 | 
     +--------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin Delay_out1_reg[0]/C 
Endpoint:   Delay_out1_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.998
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.865
  Arrival Time                  2.042
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                |            |       |  Time   |   Time   | 
     |----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                |   v   | reset          |            |       |   0.000 |   -0.177 | 
     | FE_PHC55_reset/A     |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.177 | 
     | FE_PHC55_reset/Q     |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.073 | 
     | FE_PHC20_reset/A     |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.073 | 
     | FE_PHC20_reset/Q     |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.487 | 
     | g62/A                |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.487 | 
     | g62/Q                |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.847 | 
     | Delay_out1_reg[0]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.018 |   2.042 |    1.865 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |    0.178 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.178 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.643 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.647 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.172 | 
     | Delay_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.998 |    1.176 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin Delay2_reg_reg[1][15]/C 
Endpoint:   Delay2_reg_reg[1][15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.998
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.865
  Arrival Time                  2.043
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.178 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.178 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.073 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.073 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.486 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.486 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.847 | 
     | Delay2_reg_reg[1][15]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.018 |   2.043 |    1.865 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.178 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.178 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.644 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.647 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.173 | 
     | Delay2_reg_reg[1][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.998 |    1.176 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.865
  Arrival Time                  2.043
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.178 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.178 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.072 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.072 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.486 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.486 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.846 | 
     | Delay2_reg_reg[0][13]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.019 |   2.043 |    1.865 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.178 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.179 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.644 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.648 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.173 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.177 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.998
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.864
  Arrival Time                  2.043
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.179 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.179 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.072 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.072 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.486 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.486 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.846 | 
     | Delay2_reg_reg[0][14]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.018 |   2.043 |    1.864 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.179 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.179 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.644 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.648 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.173 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.998 |    1.176 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin Delay2_reg_reg[1][10]/C 
Endpoint:   Delay2_reg_reg[1][10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.866
  Arrival Time                  2.044
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.179 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.179 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.072 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.072 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.486 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.486 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.846 | 
     | Delay2_reg_reg[1][10]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.020 |   2.044 |    1.866 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.179 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.179 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.644 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.648 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.174 | 
     | Delay2_reg_reg[1][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.178 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.865
  Arrival Time                  2.044
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.179 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.179 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.072 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.072 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.486 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.486 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.846 | 
     | Delay2_reg_reg[0][12]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.020 |   2.044 |    1.865 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.179 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.179 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.645 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.648 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.174 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.178 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin Delay2_reg_reg[1][14]/C 
Endpoint:   Delay2_reg_reg[1][14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.998
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.864
  Arrival Time                  2.043
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.179 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.179 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.072 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.072 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.486 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.486 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.846 | 
     | Delay2_reg_reg[1][14]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.019 |   2.043 |    1.864 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.179 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.179 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.645 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.648 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.174 | 
     | Delay2_reg_reg[1][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.998 |    1.177 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.865
  Arrival Time                  2.044
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.179 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.179 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.072 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.072 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.485 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.485 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.846 | 
     | Delay2_reg_reg[0][11]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.020 |   2.044 |    1.865 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.179 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.179 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.645 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.648 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.174 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.178 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin Delay2_reg_reg[1][12]/C 
Endpoint:   Delay2_reg_reg[1][12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.865
  Arrival Time                  2.044
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.179 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.179 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.072 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.072 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.485 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.485 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.846 | 
     | Delay2_reg_reg[1][12]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.020 |   2.044 |    1.865 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.179 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.179 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.645 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.648 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.174 | 
     | Delay2_reg_reg[1][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.178 | 
     +----------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Delay2_reg_reg[0][5]/C 
Endpoint:   Delay2_reg_reg[0][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[4]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.019
  Arrival Time                  2.197
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    |  Delay | Arrival | Required | 
     |                                     |       |                                  |            |        |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+--------+---------+----------| 
     | In[4]                               |   ^   | In[4]                            |            |        |   0.000 |   -0.179 | 
     | csa_tree_add_110_31_groupi/g7441/A  |   ^   | In[4]                            | CAG_5VX1   |  0.002 |   0.002 |   -0.177 | 
     | csa_tree_add_110_31_groupi/g7441/CO |   ^   | csa_tree_add_110_31_groupi/n_256 | CAG_5VX1   |  0.474 |   0.476 |    0.297 | 
     | csa_tree_add_110_31_groupi/g7412/A  |   ^   | csa_tree_add_110_31_groupi/n_256 | IN_5VX1    |  0.000 |   0.476 |    0.297 | 
     | csa_tree_add_110_31_groupi/g7412/Q  |   v   | csa_tree_add_110_31_groupi/n_121 | IN_5VX1    |  0.258 |   0.734 |    0.555 | 
     | csa_tree_add_110_31_groupi/g501/B   |   v   | csa_tree_add_110_31_groupi/n_121 | FA_5VX1    |  0.000 |   0.734 |    0.555 | 
     | csa_tree_add_110_31_groupi/g501/S   |   v   | Sum1_add_cast[5]                 | FA_5VX1    |  0.747 |   1.481 |    1.302 | 
     | add_123_40/g532/A                   |   v   | Sum1_add_cast[5]                 | FA_5VX1    |  0.000 |   1.481 |    1.302 | 
     | add_123_40/g532/S                   |   v   | Out[5]                           | FA_5VX1    |  0.727 |   2.207 |    2.029 | 
     | Delay2_reg_reg[0][5]/D              |   v   | Out[5]                           | DFRRQ_5VX1 | -0.010 |   2.197 |    2.019 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.179 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.179 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.645 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.650 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.524 |   0.995 |    1.173 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    1.175 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin Delay2_reg_reg[1][11]/C 
Endpoint:   Delay2_reg_reg[1][11]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.865
  Arrival Time                  2.044
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.179 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.179 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.072 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.072 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.485 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.485 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.846 | 
     | Delay2_reg_reg[1][11]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.020 |   2.044 |    1.865 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.179 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.179 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.645 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.648 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.174 | 
     | Delay2_reg_reg[1][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.178 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin Delay2_reg_reg[1][13]/C 
Endpoint:   Delay2_reg_reg[1][13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.998
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.865
  Arrival Time                  2.044
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.179 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.179 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.071 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.071 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.485 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.485 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.845 | 
     | Delay2_reg_reg[1][13]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.019 |   2.044 |    1.865 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.179 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.179 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.645 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.649 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.174 | 
     | Delay2_reg_reg[1][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.998 |    1.178 | 
     +----------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin Delay2_reg_reg[1][0]/C 
Endpoint:   Delay2_reg_reg[1][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.863
  Arrival Time                  2.042
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                |            |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                   |   v   | reset          |            |       |   0.000 |   -0.179 | 
     | FE_PHC55_reset/A        |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.179 | 
     | FE_PHC55_reset/Q        |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.071 | 
     | FE_PHC20_reset/A        |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.071 | 
     | FE_PHC20_reset/Q        |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.485 | 
     | g62/A                   |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.485 | 
     | g62/Q                   |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.845 | 
     | Delay2_reg_reg[1][0]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.017 |   2.042 |    1.863 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.179 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.180 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.645 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.650 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.524 |   0.995 |    1.174 | 
     | Delay2_reg_reg[1][0]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.996 |    1.176 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin Delay2_reg_reg[1][1]/C 
Endpoint:   Delay2_reg_reg[1][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.863
  Arrival Time                  2.042
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                |            |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                   |   v   | reset          |            |       |   0.000 |   -0.180 | 
     | FE_PHC55_reset/A        |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.180 | 
     | FE_PHC55_reset/Q        |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.071 | 
     | FE_PHC20_reset/A        |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.071 | 
     | FE_PHC20_reset/Q        |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.485 | 
     | g62/A                   |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.485 | 
     | g62/Q                   |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.845 | 
     | Delay2_reg_reg[1][1]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.018 |   2.042 |    1.863 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.180 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.180 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.645 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.651 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.524 |   0.995 |    1.174 | 
     | Delay2_reg_reg[1][1]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.996 |    1.176 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin Delay2_reg_reg[1][2]/C 
Endpoint:   Delay2_reg_reg[1][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.862
  Arrival Time                  2.042
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                |            |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                   |   v   | reset          |            |       |   0.000 |   -0.180 | 
     | FE_PHC55_reset/A        |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.180 | 
     | FE_PHC55_reset/Q        |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.071 | 
     | FE_PHC20_reset/A        |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.071 | 
     | FE_PHC20_reset/Q        |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.484 | 
     | g62/A                   |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.484 | 
     | g62/Q                   |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.845 | 
     | Delay2_reg_reg[1][2]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.018 |   2.042 |    1.862 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.180 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.180 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.646 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.651 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.524 |   0.995 |    1.174 | 
     | Delay2_reg_reg[1][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.996 |    1.176 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin Delay2_reg_reg[0][8]/C 
Endpoint:   Delay2_reg_reg[0][8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.862
  Arrival Time                  2.042
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                |            |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                   |   v   | reset          |            |       |   0.000 |   -0.180 | 
     | FE_PHC55_reset/A        |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.180 | 
     | FE_PHC55_reset/Q        |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.070 | 
     | FE_PHC20_reset/A        |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.070 | 
     | FE_PHC20_reset/Q        |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.484 | 
     | g62/A                   |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.484 | 
     | g62/Q                   |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.844 | 
     | Delay2_reg_reg[0][8]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.018 |   2.042 |    1.862 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.180 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.180 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.646 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.651 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.524 |   0.995 |    1.175 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    1.176 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Removal                      -0.134
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.862
  Arrival Time                  2.043
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                |            |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                   |   v   | reset          |            |       |   0.000 |   -0.180 | 
     | FE_PHC55_reset/A        |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.180 | 
     | FE_PHC55_reset/Q        |   v   | FE_PHN55_reset | BU_5VX1    | 0.250 |   0.251 |    0.070 | 
     | FE_PHC20_reset/A        |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.251 |    0.070 | 
     | FE_PHC20_reset/Q        |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.664 |    0.484 | 
     | g62/A                   |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.664 |    0.484 | 
     | g62/Q                   |   ^   | n_0            | IN_5VX4    | 1.360 |   2.024 |    1.844 | 
     | Delay2_reg_reg[0][3]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.018 |   2.043 |    1.862 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.180 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.181 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.646 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.651 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.524 |   0.995 |    1.175 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    1.176 | 
     +---------------------------------------------------------------------------------------+ 

