Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  1 11:40:31 2025
| Host         : LAPTOP-9AF77KG4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_soc_timing_summary_routed.rpt -pb riscv_soc_timing_summary_routed.pb -rpx riscv_soc_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_soc
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 234         
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  8           
TIMING-18  Warning           Missing input or output delay               4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (234)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (670)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (234)
--------------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (670)
--------------------------------------------------
 There are 670 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.522        0.000                      0                 2941        0.091        0.000                      0                 2941        9.500        0.000                       0                  1946  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.522        0.000                      0                 2941        0.091        0.000                      0                 2941        9.500        0.000                       0                  1946  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_inst/ram_inst/ram_byte2/rd_eq_wr_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.329ns  (logic 5.304ns (37.015%)  route 9.025ns (62.985%))
  Logic Levels:           18  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.613ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.411     4.613    rom_inst/dual_ram_inst/dual_ram_template_inst/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     6.738 f  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/DOBDO[3]
                         net (fo=4, routed)           0.906     7.644    rom_inst/dual_ram_inst/dual_ram_template_inst/r_data_wire[3]
    SLICE_X44Y3          LUT4 (Prop_lut4_I0_O)        0.126     7.770 f  rom_inst/dual_ram_inst/dual_ram_template_inst/q[3]_i_1__5/O
                         net (fo=5, routed)           0.551     8.320    rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0_3
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.286     8.606 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[19]_i_14/O
                         net (fo=8, routed)           0.689     9.295    rom_inst/dual_ram_inst/dual_ram_template_inst/q[19]_i_14_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.115     9.410 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_26/O
                         net (fo=5, routed)           0.718    10.129    rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_26_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I1_O)        0.275    10.404 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_14/O
                         net (fo=259, routed)         1.747    12.150    rom_inst/dual_ram_inst/dual_ram_template_inst/rs1_addr[0]
    SLICE_X55Y25         LUT6 (Prop_lut6_I0_O)        0.105    12.255 f  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_4__1/O
                         net (fo=125, routed)         1.263    13.519    riscv_inst/register_inst/rd_eq_wr0_carry__1_i_4_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.105    13.624 r  riscv_inst/register_inst/memory_reg_i_88/O
                         net (fo=1, routed)           1.207    14.831    riscv_inst/id_inst/rs1_data[3]
    SLICE_X41Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    15.149 r  riscv_inst/id_inst/memory_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.149    riscv_inst/id_inst/memory_reg_i_46_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.247 r  riscv_inst/id_inst/memory_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.247    riscv_inst/id_inst/memory_reg_i_45_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.345 r  riscv_inst/id_inst/memory_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000    15.345    riscv_inst/id_inst/memory_reg_i_44_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.443 r  riscv_inst/id_inst/memory_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.443    riscv_inst/id_inst/memory_reg_i_43_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.541 r  riscv_inst/id_inst/rd_eq_wr0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.541    riscv_inst/id_inst/rd_eq_wr0_carry__0_i_10_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.639 r  riscv_inst/id_inst/rd_eq_wr0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.639    riscv_inst/id_inst/rd_eq_wr0_carry__0_i_6_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    15.904 r  riscv_inst/id_inst/rd_eq_wr0_carry__1_i_7/O[1]
                         net (fo=1, routed)           0.403    16.307    riscv_inst/ex_inst/mem_raddr0[11]
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.250    16.557 r  riscv_inst/ex_inst/rd_eq_wr0_carry__0_i_7/O
                         net (fo=1, routed)           0.449    17.006    riscv_inst/ex_inst/rd_eq_wr0_carry__0_i_7_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.105    17.111 r  riscv_inst/ex_inst/rd_eq_wr0_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    17.111    riscv_inst/ram_inst/ram_byte0/rd_eq_wr0_carry__1_0[3]
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    17.443 r  riscv_inst/ram_inst/ram_byte0/rd_eq_wr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.443    riscv_inst/ram_inst/ram_byte0/rd_eq_wr0_carry__0_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    17.575 r  riscv_inst/ram_inst/ram_byte0/rd_eq_wr0_carry__1/CO[1]
                         net (fo=4, routed)           1.092    18.667    riscv_inst/id_ex_inst/inst_dff/CO[0]
    SLICE_X9Y5           LUT3 (Prop_lut3_I2_O)        0.275    18.942 r  riscv_inst/id_ex_inst/inst_dff/rd_eq_wr_reg_i_1__2/O
                         net (fo=1, routed)           0.000    18.942    riscv_inst/ram_inst/ram_byte2/rd_eq_wr_1
    SLICE_X9Y5           FDRE                                         r  riscv_inst/ram_inst/ram_byte2/rd_eq_wr_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.262    24.304    riscv_inst/ram_inst/ram_byte2/clk_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  riscv_inst/ram_inst/ram_byte2/rd_eq_wr_reg_reg/C
                         clock pessimism              0.166    24.470    
                         clock uncertainty           -0.035    24.434    
    SLICE_X9Y5           FDRE (Setup_fdre_C_D)        0.030    24.464    riscv_inst/ram_inst/ram_byte2/rd_eq_wr_reg_reg
  -------------------------------------------------------------------
                         required time                         24.464    
                         arrival time                         -18.942    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_inst/ram_inst/ram_byte0/rd_eq_wr_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.300ns  (logic 5.304ns (37.091%)  route 8.996ns (62.909%))
  Logic Levels:           18  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.613ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.411     4.613    rom_inst/dual_ram_inst/dual_ram_template_inst/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     6.738 f  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/DOBDO[3]
                         net (fo=4, routed)           0.906     7.644    rom_inst/dual_ram_inst/dual_ram_template_inst/r_data_wire[3]
    SLICE_X44Y3          LUT4 (Prop_lut4_I0_O)        0.126     7.770 f  rom_inst/dual_ram_inst/dual_ram_template_inst/q[3]_i_1__5/O
                         net (fo=5, routed)           0.551     8.320    rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0_3
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.286     8.606 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[19]_i_14/O
                         net (fo=8, routed)           0.689     9.295    rom_inst/dual_ram_inst/dual_ram_template_inst/q[19]_i_14_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.115     9.410 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_26/O
                         net (fo=5, routed)           0.718    10.129    rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_26_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I1_O)        0.275    10.404 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_14/O
                         net (fo=259, routed)         1.747    12.150    rom_inst/dual_ram_inst/dual_ram_template_inst/rs1_addr[0]
    SLICE_X55Y25         LUT6 (Prop_lut6_I0_O)        0.105    12.255 f  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_4__1/O
                         net (fo=125, routed)         1.263    13.519    riscv_inst/register_inst/rd_eq_wr0_carry__1_i_4_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.105    13.624 r  riscv_inst/register_inst/memory_reg_i_88/O
                         net (fo=1, routed)           1.207    14.831    riscv_inst/id_inst/rs1_data[3]
    SLICE_X41Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    15.149 r  riscv_inst/id_inst/memory_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.149    riscv_inst/id_inst/memory_reg_i_46_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.247 r  riscv_inst/id_inst/memory_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.247    riscv_inst/id_inst/memory_reg_i_45_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.345 r  riscv_inst/id_inst/memory_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000    15.345    riscv_inst/id_inst/memory_reg_i_44_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.443 r  riscv_inst/id_inst/memory_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.443    riscv_inst/id_inst/memory_reg_i_43_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.541 r  riscv_inst/id_inst/rd_eq_wr0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.541    riscv_inst/id_inst/rd_eq_wr0_carry__0_i_10_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.639 r  riscv_inst/id_inst/rd_eq_wr0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.639    riscv_inst/id_inst/rd_eq_wr0_carry__0_i_6_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    15.904 r  riscv_inst/id_inst/rd_eq_wr0_carry__1_i_7/O[1]
                         net (fo=1, routed)           0.403    16.307    riscv_inst/ex_inst/mem_raddr0[11]
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.250    16.557 r  riscv_inst/ex_inst/rd_eq_wr0_carry__0_i_7/O
                         net (fo=1, routed)           0.449    17.006    riscv_inst/ex_inst/rd_eq_wr0_carry__0_i_7_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.105    17.111 r  riscv_inst/ex_inst/rd_eq_wr0_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    17.111    riscv_inst/ram_inst/ram_byte0/rd_eq_wr0_carry__1_0[3]
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    17.443 r  riscv_inst/ram_inst/ram_byte0/rd_eq_wr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.443    riscv_inst/ram_inst/ram_byte0/rd_eq_wr0_carry__0_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    17.575 r  riscv_inst/ram_inst/ram_byte0/rd_eq_wr0_carry__1/CO[1]
                         net (fo=4, routed)           1.063    18.638    riscv_inst/id_ex_inst/inst_dff/CO[0]
    SLICE_X11Y5          LUT3 (Prop_lut3_I2_O)        0.275    18.913 r  riscv_inst/id_ex_inst/inst_dff/rd_eq_wr_reg_i_1__1/O
                         net (fo=1, routed)           0.000    18.913    riscv_inst/ram_inst/ram_byte0/rd_eq_wr
    SLICE_X11Y5          FDRE                                         r  riscv_inst/ram_inst/ram_byte0/rd_eq_wr_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.262    24.304    riscv_inst/ram_inst/ram_byte0/clk_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  riscv_inst/ram_inst/ram_byte0/rd_eq_wr_reg_reg/C
                         clock pessimism              0.166    24.470    
                         clock uncertainty           -0.035    24.434    
    SLICE_X11Y5          FDRE (Setup_fdre_C_D)        0.030    24.464    riscv_inst/ram_inst/ram_byte0/rd_eq_wr_reg_reg
  -------------------------------------------------------------------
                         required time                         24.464    
                         arrival time                         -18.913    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_inst/ram_inst/ram_byte3/rd_eq_wr_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.332ns  (logic 5.307ns (37.029%)  route 9.025ns (62.971%))
  Logic Levels:           18  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.613ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.411     4.613    rom_inst/dual_ram_inst/dual_ram_template_inst/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     6.738 f  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/DOBDO[3]
                         net (fo=4, routed)           0.906     7.644    rom_inst/dual_ram_inst/dual_ram_template_inst/r_data_wire[3]
    SLICE_X44Y3          LUT4 (Prop_lut4_I0_O)        0.126     7.770 f  rom_inst/dual_ram_inst/dual_ram_template_inst/q[3]_i_1__5/O
                         net (fo=5, routed)           0.551     8.320    rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0_3
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.286     8.606 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[19]_i_14/O
                         net (fo=8, routed)           0.689     9.295    rom_inst/dual_ram_inst/dual_ram_template_inst/q[19]_i_14_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.115     9.410 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_26/O
                         net (fo=5, routed)           0.718    10.129    rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_26_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I1_O)        0.275    10.404 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_14/O
                         net (fo=259, routed)         1.747    12.150    rom_inst/dual_ram_inst/dual_ram_template_inst/rs1_addr[0]
    SLICE_X55Y25         LUT6 (Prop_lut6_I0_O)        0.105    12.255 f  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_4__1/O
                         net (fo=125, routed)         1.263    13.519    riscv_inst/register_inst/rd_eq_wr0_carry__1_i_4_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.105    13.624 r  riscv_inst/register_inst/memory_reg_i_88/O
                         net (fo=1, routed)           1.207    14.831    riscv_inst/id_inst/rs1_data[3]
    SLICE_X41Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    15.149 r  riscv_inst/id_inst/memory_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.149    riscv_inst/id_inst/memory_reg_i_46_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.247 r  riscv_inst/id_inst/memory_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.247    riscv_inst/id_inst/memory_reg_i_45_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.345 r  riscv_inst/id_inst/memory_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000    15.345    riscv_inst/id_inst/memory_reg_i_44_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.443 r  riscv_inst/id_inst/memory_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.443    riscv_inst/id_inst/memory_reg_i_43_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.541 r  riscv_inst/id_inst/rd_eq_wr0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.541    riscv_inst/id_inst/rd_eq_wr0_carry__0_i_10_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.639 r  riscv_inst/id_inst/rd_eq_wr0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.639    riscv_inst/id_inst/rd_eq_wr0_carry__0_i_6_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    15.904 r  riscv_inst/id_inst/rd_eq_wr0_carry__1_i_7/O[1]
                         net (fo=1, routed)           0.403    16.307    riscv_inst/ex_inst/mem_raddr0[11]
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.250    16.557 r  riscv_inst/ex_inst/rd_eq_wr0_carry__0_i_7/O
                         net (fo=1, routed)           0.449    17.006    riscv_inst/ex_inst/rd_eq_wr0_carry__0_i_7_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.105    17.111 r  riscv_inst/ex_inst/rd_eq_wr0_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    17.111    riscv_inst/ram_inst/ram_byte0/rd_eq_wr0_carry__1_0[3]
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    17.443 r  riscv_inst/ram_inst/ram_byte0/rd_eq_wr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.443    riscv_inst/ram_inst/ram_byte0/rd_eq_wr0_carry__0_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    17.575 r  riscv_inst/ram_inst/ram_byte0/rd_eq_wr0_carry__1/CO[1]
                         net (fo=4, routed)           1.092    18.667    riscv_inst/id_ex_inst/inst_dff/CO[0]
    SLICE_X9Y5           LUT3 (Prop_lut3_I2_O)        0.278    18.945 r  riscv_inst/id_ex_inst/inst_dff/rd_eq_wr_reg_i_1__3/O
                         net (fo=1, routed)           0.000    18.945    riscv_inst/ram_inst/ram_byte3/rd_eq_wr_2
    SLICE_X9Y5           FDRE                                         r  riscv_inst/ram_inst/ram_byte3/rd_eq_wr_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.262    24.304    riscv_inst/ram_inst/ram_byte3/clk_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  riscv_inst/ram_inst/ram_byte3/rd_eq_wr_reg_reg/C
                         clock pessimism              0.166    24.470    
                         clock uncertainty           -0.035    24.434    
    SLICE_X9Y5           FDRE (Setup_fdre_C_D)        0.069    24.503    riscv_inst/ram_inst/ram_byte3/rd_eq_wr_reg_reg
  -------------------------------------------------------------------
                         required time                         24.503    
                         arrival time                         -18.945    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_inst/ram_inst/ram_byte1/rd_eq_wr_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.303ns  (logic 5.307ns (37.104%)  route 8.996ns (62.896%))
  Logic Levels:           18  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.613ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.411     4.613    rom_inst/dual_ram_inst/dual_ram_template_inst/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     6.738 f  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/DOBDO[3]
                         net (fo=4, routed)           0.906     7.644    rom_inst/dual_ram_inst/dual_ram_template_inst/r_data_wire[3]
    SLICE_X44Y3          LUT4 (Prop_lut4_I0_O)        0.126     7.770 f  rom_inst/dual_ram_inst/dual_ram_template_inst/q[3]_i_1__5/O
                         net (fo=5, routed)           0.551     8.320    rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0_3
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.286     8.606 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[19]_i_14/O
                         net (fo=8, routed)           0.689     9.295    rom_inst/dual_ram_inst/dual_ram_template_inst/q[19]_i_14_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.115     9.410 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_26/O
                         net (fo=5, routed)           0.718    10.129    rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_26_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I1_O)        0.275    10.404 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_14/O
                         net (fo=259, routed)         1.747    12.150    rom_inst/dual_ram_inst/dual_ram_template_inst/rs1_addr[0]
    SLICE_X55Y25         LUT6 (Prop_lut6_I0_O)        0.105    12.255 f  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_4__1/O
                         net (fo=125, routed)         1.263    13.519    riscv_inst/register_inst/rd_eq_wr0_carry__1_i_4_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.105    13.624 r  riscv_inst/register_inst/memory_reg_i_88/O
                         net (fo=1, routed)           1.207    14.831    riscv_inst/id_inst/rs1_data[3]
    SLICE_X41Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    15.149 r  riscv_inst/id_inst/memory_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.149    riscv_inst/id_inst/memory_reg_i_46_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.247 r  riscv_inst/id_inst/memory_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.247    riscv_inst/id_inst/memory_reg_i_45_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.345 r  riscv_inst/id_inst/memory_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000    15.345    riscv_inst/id_inst/memory_reg_i_44_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.443 r  riscv_inst/id_inst/memory_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.443    riscv_inst/id_inst/memory_reg_i_43_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.541 r  riscv_inst/id_inst/rd_eq_wr0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.541    riscv_inst/id_inst/rd_eq_wr0_carry__0_i_10_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.639 r  riscv_inst/id_inst/rd_eq_wr0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.639    riscv_inst/id_inst/rd_eq_wr0_carry__0_i_6_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    15.904 r  riscv_inst/id_inst/rd_eq_wr0_carry__1_i_7/O[1]
                         net (fo=1, routed)           0.403    16.307    riscv_inst/ex_inst/mem_raddr0[11]
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.250    16.557 r  riscv_inst/ex_inst/rd_eq_wr0_carry__0_i_7/O
                         net (fo=1, routed)           0.449    17.006    riscv_inst/ex_inst/rd_eq_wr0_carry__0_i_7_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.105    17.111 r  riscv_inst/ex_inst/rd_eq_wr0_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    17.111    riscv_inst/ram_inst/ram_byte0/rd_eq_wr0_carry__1_0[3]
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    17.443 r  riscv_inst/ram_inst/ram_byte0/rd_eq_wr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.443    riscv_inst/ram_inst/ram_byte0/rd_eq_wr0_carry__0_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    17.575 r  riscv_inst/ram_inst/ram_byte0/rd_eq_wr0_carry__1/CO[1]
                         net (fo=4, routed)           1.063    18.638    riscv_inst/id_ex_inst/inst_dff/CO[0]
    SLICE_X11Y5          LUT3 (Prop_lut3_I2_O)        0.278    18.916 r  riscv_inst/id_ex_inst/inst_dff/rd_eq_wr_reg_i_1__0/O
                         net (fo=1, routed)           0.000    18.916    riscv_inst/ram_inst/ram_byte1/rd_eq_wr_0
    SLICE_X11Y5          FDRE                                         r  riscv_inst/ram_inst/ram_byte1/rd_eq_wr_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.262    24.304    riscv_inst/ram_inst/ram_byte1/clk_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  riscv_inst/ram_inst/ram_byte1/rd_eq_wr_reg_reg/C
                         clock pessimism              0.166    24.470    
                         clock uncertainty           -0.035    24.434    
    SLICE_X11Y5          FDRE (Setup_fdre_C_D)        0.069    24.503    riscv_inst/ram_inst/ram_byte1/rd_eq_wr_reg_reg
  -------------------------------------------------------------------
                         required time                         24.503    
                         arrival time                         -18.916    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_inst/ram_inst/ram_byte1/dual_ram_template_inst/memory_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.361ns  (logic 4.005ns (29.976%)  route 9.356ns (70.024%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 24.336 - 20.000 ) 
    Source Clock Delay      (SCD):    4.613ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.411     4.613    rom_inst/dual_ram_inst/dual_ram_template_inst/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     6.738 f  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/DOBDO[3]
                         net (fo=4, routed)           0.906     7.644    rom_inst/dual_ram_inst/dual_ram_template_inst/r_data_wire[3]
    SLICE_X44Y3          LUT4 (Prop_lut4_I0_O)        0.126     7.770 f  rom_inst/dual_ram_inst/dual_ram_template_inst/q[3]_i_1__5/O
                         net (fo=5, routed)           0.551     8.320    rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0_3
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.286     8.606 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[19]_i_14/O
                         net (fo=8, routed)           0.689     9.295    rom_inst/dual_ram_inst/dual_ram_template_inst/q[19]_i_14_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.115     9.410 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_26/O
                         net (fo=5, routed)           0.718    10.129    rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_26_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I1_O)        0.275    10.404 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_14/O
                         net (fo=259, routed)         1.747    12.150    rom_inst/dual_ram_inst/dual_ram_template_inst/rs1_addr[0]
    SLICE_X55Y25         LUT6 (Prop_lut6_I0_O)        0.105    12.255 f  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_4__1/O
                         net (fo=125, routed)         1.263    13.519    riscv_inst/register_inst/rd_eq_wr0_carry__1_i_4_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.105    13.624 r  riscv_inst/register_inst/memory_reg_i_88/O
                         net (fo=1, routed)           1.207    14.831    riscv_inst/id_inst/rs1_data[3]
    SLICE_X41Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    15.149 r  riscv_inst/id_inst/memory_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.149    riscv_inst/id_inst/memory_reg_i_46_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.247 r  riscv_inst/id_inst/memory_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.247    riscv_inst/id_inst/memory_reg_i_45_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    15.427 r  riscv_inst/id_inst/memory_reg_i_44/O[0]
                         net (fo=2, routed)           0.485    15.912    rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg[6]
    SLICE_X40Y6          LUT2 (Prop_lut2_I1_O)        0.272    16.184 r  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_i_20/O
                         net (fo=4, routed)           1.790    17.974    riscv_inst/ram_inst/ram_byte1/dual_ram_template_inst/ADDRBWRADDR[6]
    RAMB36_X0Y3          RAMB36E1                                     r  riscv_inst/ram_inst/ram_byte1/dual_ram_template_inst/memory_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.294    24.336    riscv_inst/ram_inst/ram_byte1/dual_ram_template_inst/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  riscv_inst/ram_inst/ram_byte1/dual_ram_template_inst/memory_reg/CLKBWRCLK
                         clock pessimism              0.166    24.502    
                         clock uncertainty           -0.035    24.467    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.653    23.814    riscv_inst/ram_inst/ram_byte1/dual_ram_template_inst/memory_reg
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -17.974    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_inst/ram_inst/ram_byte1/dual_ram_template_inst/memory_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.307ns  (logic 4.089ns (30.727%)  route 9.218ns (69.273%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 24.336 - 20.000 ) 
    Source Clock Delay      (SCD):    4.613ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.411     4.613    rom_inst/dual_ram_inst/dual_ram_template_inst/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     6.738 f  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/DOBDO[3]
                         net (fo=4, routed)           0.906     7.644    rom_inst/dual_ram_inst/dual_ram_template_inst/r_data_wire[3]
    SLICE_X44Y3          LUT4 (Prop_lut4_I0_O)        0.126     7.770 f  rom_inst/dual_ram_inst/dual_ram_template_inst/q[3]_i_1__5/O
                         net (fo=5, routed)           0.551     8.320    rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0_3
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.286     8.606 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[19]_i_14/O
                         net (fo=8, routed)           0.689     9.295    rom_inst/dual_ram_inst/dual_ram_template_inst/q[19]_i_14_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.115     9.410 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_26/O
                         net (fo=5, routed)           0.718    10.129    rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_26_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I1_O)        0.275    10.404 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_14/O
                         net (fo=259, routed)         1.747    12.150    rom_inst/dual_ram_inst/dual_ram_template_inst/rs1_addr[0]
    SLICE_X55Y25         LUT6 (Prop_lut6_I0_O)        0.105    12.255 f  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_4__1/O
                         net (fo=125, routed)         1.263    13.519    riscv_inst/register_inst/rd_eq_wr0_carry__1_i_4_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.105    13.624 r  riscv_inst/register_inst/memory_reg_i_88/O
                         net (fo=1, routed)           1.207    14.831    riscv_inst/id_inst/rs1_data[3]
    SLICE_X41Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    15.149 r  riscv_inst/id_inst/memory_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.149    riscv_inst/id_inst/memory_reg_i_46_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.247 r  riscv_inst/id_inst/memory_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.247    riscv_inst/id_inst/memory_reg_i_45_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    15.512 r  riscv_inst/id_inst/memory_reg_i_44/O[1]
                         net (fo=2, routed)           0.790    16.302    rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg[7]
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.271    16.573 r  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_i_19/O
                         net (fo=4, routed)           1.348    17.921    riscv_inst/ram_inst/ram_byte1/dual_ram_template_inst/ADDRBWRADDR[7]
    RAMB36_X0Y3          RAMB36E1                                     r  riscv_inst/ram_inst/ram_byte1/dual_ram_template_inst/memory_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.294    24.336    riscv_inst/ram_inst/ram_byte1/dual_ram_template_inst/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  riscv_inst/ram_inst/ram_byte1/dual_ram_template_inst/memory_reg/CLKBWRCLK
                         clock pessimism              0.166    24.502    
                         clock uncertainty           -0.035    24.467    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.668    23.799    riscv_inst/ram_inst/ram_byte1/dual_ram_template_inst/memory_reg
  -------------------------------------------------------------------
                         required time                         23.799    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_inst/ram_inst/ram_byte1/dual_ram_template_inst/memory_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.299ns  (logic 4.168ns (31.340%)  route 9.131ns (68.660%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 24.336 - 20.000 ) 
    Source Clock Delay      (SCD):    4.613ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.411     4.613    rom_inst/dual_ram_inst/dual_ram_template_inst/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     6.738 f  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/DOBDO[3]
                         net (fo=4, routed)           0.906     7.644    rom_inst/dual_ram_inst/dual_ram_template_inst/r_data_wire[3]
    SLICE_X44Y3          LUT4 (Prop_lut4_I0_O)        0.126     7.770 f  rom_inst/dual_ram_inst/dual_ram_template_inst/q[3]_i_1__5/O
                         net (fo=5, routed)           0.551     8.320    rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0_3
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.286     8.606 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[19]_i_14/O
                         net (fo=8, routed)           0.689     9.295    rom_inst/dual_ram_inst/dual_ram_template_inst/q[19]_i_14_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.115     9.410 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_26/O
                         net (fo=5, routed)           0.718    10.129    rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_26_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I1_O)        0.275    10.404 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_14/O
                         net (fo=259, routed)         1.747    12.150    rom_inst/dual_ram_inst/dual_ram_template_inst/rs1_addr[0]
    SLICE_X55Y25         LUT6 (Prop_lut6_I0_O)        0.105    12.255 f  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_4__1/O
                         net (fo=125, routed)         1.263    13.519    riscv_inst/register_inst/rd_eq_wr0_carry__1_i_4_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.105    13.624 r  riscv_inst/register_inst/memory_reg_i_88/O
                         net (fo=1, routed)           1.207    14.831    riscv_inst/id_inst/rs1_data[3]
    SLICE_X41Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    15.149 r  riscv_inst/id_inst/memory_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.149    riscv_inst/id_inst/memory_reg_i_46_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.247 r  riscv_inst/id_inst/memory_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.247    riscv_inst/id_inst/memory_reg_i_45_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.345 r  riscv_inst/id_inst/memory_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000    15.345    riscv_inst/id_inst/memory_reg_i_44_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    15.610 r  riscv_inst/id_inst/memory_reg_i_43/O[1]
                         net (fo=2, routed)           0.686    16.296    rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg[11]
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.252    16.548 r  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_i_15/O
                         net (fo=4, routed)           1.365    17.913    riscv_inst/ram_inst/ram_byte1/dual_ram_template_inst/ADDRBWRADDR[11]
    RAMB36_X0Y3          RAMB36E1                                     r  riscv_inst/ram_inst/ram_byte1/dual_ram_template_inst/memory_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.294    24.336    riscv_inst/ram_inst/ram_byte1/dual_ram_template_inst/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  riscv_inst/ram_inst/ram_byte1/dual_ram_template_inst/memory_reg/CLKBWRCLK
                         clock pessimism              0.166    24.502    
                         clock uncertainty           -0.035    24.467    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.659    23.808    riscv_inst/ram_inst/ram_byte1/dual_ram_template_inst/memory_reg
  -------------------------------------------------------------------
                         required time                         23.808    
                         arrival time                         -17.913    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_inst/ram_inst/ram_byte0/dual_ram_template_inst/memory_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.290ns  (logic 4.168ns (31.363%)  route 9.122ns (68.637%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 24.339 - 20.000 ) 
    Source Clock Delay      (SCD):    4.613ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.411     4.613    rom_inst/dual_ram_inst/dual_ram_template_inst/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     6.738 f  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/DOBDO[3]
                         net (fo=4, routed)           0.906     7.644    rom_inst/dual_ram_inst/dual_ram_template_inst/r_data_wire[3]
    SLICE_X44Y3          LUT4 (Prop_lut4_I0_O)        0.126     7.770 f  rom_inst/dual_ram_inst/dual_ram_template_inst/q[3]_i_1__5/O
                         net (fo=5, routed)           0.551     8.320    rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0_3
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.286     8.606 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[19]_i_14/O
                         net (fo=8, routed)           0.689     9.295    rom_inst/dual_ram_inst/dual_ram_template_inst/q[19]_i_14_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.115     9.410 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_26/O
                         net (fo=5, routed)           0.718    10.129    rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_26_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I1_O)        0.275    10.404 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_14/O
                         net (fo=259, routed)         1.747    12.150    rom_inst/dual_ram_inst/dual_ram_template_inst/rs1_addr[0]
    SLICE_X55Y25         LUT6 (Prop_lut6_I0_O)        0.105    12.255 f  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_4__1/O
                         net (fo=125, routed)         1.263    13.519    riscv_inst/register_inst/rd_eq_wr0_carry__1_i_4_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.105    13.624 r  riscv_inst/register_inst/memory_reg_i_88/O
                         net (fo=1, routed)           1.207    14.831    riscv_inst/id_inst/rs1_data[3]
    SLICE_X41Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    15.149 r  riscv_inst/id_inst/memory_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.149    riscv_inst/id_inst/memory_reg_i_46_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.247 r  riscv_inst/id_inst/memory_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.247    riscv_inst/id_inst/memory_reg_i_45_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.345 r  riscv_inst/id_inst/memory_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000    15.345    riscv_inst/id_inst/memory_reg_i_44_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    15.610 r  riscv_inst/id_inst/memory_reg_i_43/O[1]
                         net (fo=2, routed)           0.686    16.296    rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg[11]
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.252    16.548 r  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_i_15/O
                         net (fo=4, routed)           1.355    17.903    riscv_inst/ram_inst/ram_byte0/dual_ram_template_inst/ADDRBWRADDR[11]
    RAMB36_X0Y2          RAMB36E1                                     r  riscv_inst/ram_inst/ram_byte0/dual_ram_template_inst/memory_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.297    24.339    riscv_inst/ram_inst/ram_byte0/dual_ram_template_inst/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  riscv_inst/ram_inst/ram_byte0/dual_ram_template_inst/memory_reg/CLKBWRCLK
                         clock pessimism              0.166    24.505    
                         clock uncertainty           -0.035    24.470    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.659    23.811    riscv_inst/ram_inst/ram_byte0/dual_ram_template_inst/memory_reg
  -------------------------------------------------------------------
                         required time                         23.811    
                         arrival time                         -17.903    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_inst/ram_inst/ram_byte3/dual_ram_template_inst/memory_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.290ns  (logic 4.168ns (31.363%)  route 9.122ns (68.637%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 24.342 - 20.000 ) 
    Source Clock Delay      (SCD):    4.613ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.411     4.613    rom_inst/dual_ram_inst/dual_ram_template_inst/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     6.738 f  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/DOBDO[3]
                         net (fo=4, routed)           0.906     7.644    rom_inst/dual_ram_inst/dual_ram_template_inst/r_data_wire[3]
    SLICE_X44Y3          LUT4 (Prop_lut4_I0_O)        0.126     7.770 f  rom_inst/dual_ram_inst/dual_ram_template_inst/q[3]_i_1__5/O
                         net (fo=5, routed)           0.551     8.320    rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0_3
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.286     8.606 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[19]_i_14/O
                         net (fo=8, routed)           0.689     9.295    rom_inst/dual_ram_inst/dual_ram_template_inst/q[19]_i_14_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.115     9.410 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_26/O
                         net (fo=5, routed)           0.718    10.129    rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_26_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I1_O)        0.275    10.404 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_14/O
                         net (fo=259, routed)         1.747    12.150    rom_inst/dual_ram_inst/dual_ram_template_inst/rs1_addr[0]
    SLICE_X55Y25         LUT6 (Prop_lut6_I0_O)        0.105    12.255 f  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_4__1/O
                         net (fo=125, routed)         1.263    13.519    riscv_inst/register_inst/rd_eq_wr0_carry__1_i_4_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.105    13.624 r  riscv_inst/register_inst/memory_reg_i_88/O
                         net (fo=1, routed)           1.207    14.831    riscv_inst/id_inst/rs1_data[3]
    SLICE_X41Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    15.149 r  riscv_inst/id_inst/memory_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.149    riscv_inst/id_inst/memory_reg_i_46_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.247 r  riscv_inst/id_inst/memory_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.247    riscv_inst/id_inst/memory_reg_i_45_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.345 r  riscv_inst/id_inst/memory_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000    15.345    riscv_inst/id_inst/memory_reg_i_44_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    15.610 r  riscv_inst/id_inst/memory_reg_i_43/O[1]
                         net (fo=2, routed)           0.686    16.296    rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg[11]
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.252    16.548 r  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_i_15/O
                         net (fo=4, routed)           1.355    17.903    riscv_inst/ram_inst/ram_byte3/dual_ram_template_inst/ADDRBWRADDR[11]
    RAMB36_X0Y0          RAMB36E1                                     r  riscv_inst/ram_inst/ram_byte3/dual_ram_template_inst/memory_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.300    24.342    riscv_inst/ram_inst/ram_byte3/dual_ram_template_inst/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  riscv_inst/ram_inst/ram_byte3/dual_ram_template_inst/memory_reg/CLKBWRCLK
                         clock pessimism              0.166    24.508    
                         clock uncertainty           -0.035    24.473    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.659    23.814    riscv_inst/ram_inst/ram_byte3/dual_ram_template_inst/memory_reg
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                         -17.903    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_inst/ram_inst/ram_byte0/dual_ram_template_inst/memory_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.165ns  (logic 4.089ns (31.059%)  route 9.076ns (68.941%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 24.339 - 20.000 ) 
    Source Clock Delay      (SCD):    4.613ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.411     4.613    rom_inst/dual_ram_inst/dual_ram_template_inst/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     6.738 f  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/DOBDO[3]
                         net (fo=4, routed)           0.906     7.644    rom_inst/dual_ram_inst/dual_ram_template_inst/r_data_wire[3]
    SLICE_X44Y3          LUT4 (Prop_lut4_I0_O)        0.126     7.770 f  rom_inst/dual_ram_inst/dual_ram_template_inst/q[3]_i_1__5/O
                         net (fo=5, routed)           0.551     8.320    rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0_3
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.286     8.606 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[19]_i_14/O
                         net (fo=8, routed)           0.689     9.295    rom_inst/dual_ram_inst/dual_ram_template_inst/q[19]_i_14_n_0
    SLICE_X45Y5          LUT5 (Prop_lut5_I0_O)        0.115     9.410 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_26/O
                         net (fo=5, routed)           0.718    10.129    rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_26_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I1_O)        0.275    10.404 r  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_14/O
                         net (fo=259, routed)         1.747    12.150    rom_inst/dual_ram_inst/dual_ram_template_inst/rs1_addr[0]
    SLICE_X55Y25         LUT6 (Prop_lut6_I0_O)        0.105    12.255 f  rom_inst/dual_ram_inst/dual_ram_template_inst/q[31]_i_4__1/O
                         net (fo=125, routed)         1.263    13.519    riscv_inst/register_inst/rd_eq_wr0_carry__1_i_4_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.105    13.624 r  riscv_inst/register_inst/memory_reg_i_88/O
                         net (fo=1, routed)           1.207    14.831    riscv_inst/id_inst/rs1_data[3]
    SLICE_X41Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    15.149 r  riscv_inst/id_inst/memory_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.149    riscv_inst/id_inst/memory_reg_i_46_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.247 r  riscv_inst/id_inst/memory_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.247    riscv_inst/id_inst/memory_reg_i_45_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    15.512 r  riscv_inst/id_inst/memory_reg_i_44/O[1]
                         net (fo=2, routed)           0.790    16.302    rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg[7]
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.271    16.573 r  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_i_19/O
                         net (fo=4, routed)           1.205    17.778    riscv_inst/ram_inst/ram_byte0/dual_ram_template_inst/ADDRBWRADDR[7]
    RAMB36_X0Y2          RAMB36E1                                     r  riscv_inst/ram_inst/ram_byte0/dual_ram_template_inst/memory_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.297    24.339    riscv_inst/ram_inst/ram_byte0/dual_ram_template_inst/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  riscv_inst/ram_inst/ram_byte0/dual_ram_template_inst/memory_reg/CLKBWRCLK
                         clock pessimism              0.166    24.505    
                         clock uncertainty           -0.035    24.470    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.668    23.802    riscv_inst/ram_inst/ram_byte0/dual_ram_template_inst/memory_reg
  -------------------------------------------------------------------
                         required time                         23.802    
                         arrival time                         -17.778    
  -------------------------------------------------------------------
                         slack                                  6.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dmcontrol_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.391%)  route 0.244ns (65.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.551     1.476    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X32Y23         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDCE (Prop_fdce_C_Q)         0.128     1.604 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[30]/Q
                         net (fo=7, routed)           0.244     1.848    u_jtag_top/u_jtag_dm/rx_data[30]
    SLICE_X36Y22         FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.819     1.989    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[28]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X36Y22         FDCE (Hold_fdce_C_D)         0.018     1.757    u_jtag_top/u_jtag_dm/dmcontrol_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_inst/dual_ram_inst/w_data_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.002%)  route 0.248ns (65.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.559     1.484    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X36Y13         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDCE (Prop_fdce_C_Q)         0.128     1.612 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[23]/Q
                         net (fo=2, routed)           0.248     1.861    rom_inst/dual_ram_inst/dm_mem_wdata_o[23]
    SLICE_X35Y12         FDRE                                         r  rom_inst/dual_ram_inst/w_data_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.827     1.997    rom_inst/dual_ram_inst/clk_IBUF_BUFG
    SLICE_X35Y12         FDRE                                         r  rom_inst/dual_ram_inst/w_data_reg_reg[23]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.013     1.760    rom_inst/dual_ram_inst/w_data_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dmcontrol_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.226ns (49.056%)  route 0.235ns (50.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.549     1.474    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X35Y24         FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  u_jtag_top/u_jtag_dm/dmcontrol_reg[30]/Q
                         net (fo=1, routed)           0.235     1.837    u_jtag_top/u_jtag_dm/rx/read_data_reg[31]_0[30]
    SLICE_X37Y23         LUT6 (Prop_lut6_I4_O)        0.098     1.935 r  u_jtag_top/u_jtag_dm/rx/read_data[30]_i_1/O
                         net (fo=1, routed)           0.000     1.935    u_jtag_top/u_jtag_dm/rx_n_106
    SLICE_X37Y23         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.817     1.987    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X37Y23         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[30]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X37Y23         FDCE (Hold_fdce_C_D)         0.092     1.829    u_jtag_top/u_jtag_dm/read_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/read_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/req_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.901%)  route 0.269ns (59.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.557     1.482    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X37Y17         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  u_jtag_top/u_jtag_dm/read_data_reg[4]/Q
                         net (fo=1, routed)           0.269     1.892    u_jtag_top/u_jtag_dm/tx/req_data_reg[33]_0[4]
    SLICE_X35Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.937 r  u_jtag_top/u_jtag_dm/tx/req_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.937    u_jtag_top/u_jtag_dm/tx/req_data0_in[6]
    SLICE_X35Y21         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.819     1.989    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[6]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X35Y21         FDCE (Hold_fdce_C_D)         0.092     1.831    u_jtag_top/u_jtag_dm/tx/req_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.249%)  route 0.438ns (72.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.559     1.484    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X30Y13         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[9]/Q
                         net (fo=5, routed)           0.438     2.086    rom_inst/dual_ram_inst/dual_ram_template_inst/dm_mem_addr_o[7]
    RAMB36_X1Y2          RAMB36E1                                     r  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.869     2.040    rom_inst/dual_ram_inst/dual_ram_template_inst/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_2/CLKARDCLK
                         clock pessimism             -0.250     1.790    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.973    rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_2
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.561%)  route 0.320ns (69.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.554     1.479    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X31Y20         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[25]/Q
                         net (fo=6, routed)           0.320     1.941    u_jtag_top/u_jtag_dm/rx_data[25]
    SLICE_X36Y13         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.827     1.997    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X36Y13         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[23]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X36Y13         FDCE (Hold_fdce_C_D)         0.071     1.818    u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/read_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/req_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.185ns (35.860%)  route 0.331ns (64.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.551     1.476    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X37Y23         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_jtag_top/u_jtag_dm/read_data_reg[3]/Q
                         net (fo=1, routed)           0.331     1.948    u_jtag_top/u_jtag_dm/tx/req_data_reg[33]_0[3]
    SLICE_X34Y22         LUT2 (Prop_lut2_I0_O)        0.044     1.992 r  u_jtag_top/u_jtag_dm/tx/req_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.992    u_jtag_top/u_jtag_dm/tx/req_data0_in[5]
    SLICE_X34Y22         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.818     1.988    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y22         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[5]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X34Y22         FDCE (Hold_fdce_C_D)         0.131     1.869    u_jtag_top/u_jtag_dm/tx/req_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/sbcs_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.769%)  route 0.320ns (63.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.550     1.475    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  u_jtag_top/u_jtag_dm/sbcs_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_jtag_top/u_jtag_dm/sbcs_reg[23]/Q
                         net (fo=1, routed)           0.320     1.936    u_jtag_top/u_jtag_dm/rx/read_data_reg[31][23]
    SLICE_X34Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.981 r  u_jtag_top/u_jtag_dm/rx/read_data[23]_i_1/O
                         net (fo=1, routed)           0.000     1.981    u_jtag_top/u_jtag_dm/rx_n_113
    SLICE_X34Y23         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.816     1.986    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X34Y23         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[23]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X34Y23         FDCE (Hold_fdce_C_D)         0.121     1.857    u_jtag_top/u_jtag_dm/read_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/sbcs_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.709%)  route 0.321ns (63.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.550     1.475    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  u_jtag_top/u_jtag_dm/sbcs_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_jtag_top/u_jtag_dm/sbcs_reg[21]/Q
                         net (fo=1, routed)           0.321     1.937    u_jtag_top/u_jtag_dm/rx/read_data_reg[31][21]
    SLICE_X34Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.982 r  u_jtag_top/u_jtag_dm/rx/read_data[21]_i_1/O
                         net (fo=1, routed)           0.000     1.982    u_jtag_top/u_jtag_dm/rx_n_115
    SLICE_X34Y23         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.816     1.986    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X34Y23         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[21]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X34Y23         FDCE (Hold_fdce_C_D)         0.121     1.857    u_jtag_top/u_jtag_dm/read_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dmcontrol_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.559%)  route 0.278ns (68.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.554     1.479    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X31Y20         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDCE (Prop_fdce_C_Q)         0.128     1.607 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[24]/Q
                         net (fo=8, routed)           0.278     1.885    u_jtag_top/u_jtag_dm/rx_data[24]
    SLICE_X36Y18         FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.823     1.993    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X36Y18         FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[22]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X36Y18         FDCE (Hold_fdce_C_D)         0.013     1.756    u_jtag_top/u_jtag_dm/dmcontrol_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y2   riscv_inst/ram_inst/ram_byte0/dual_ram_template_inst/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y3   riscv_inst/ram_inst/ram_byte1/dual_ram_template_inst/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y1   riscv_inst/ram_inst/ram_byte2/dual_ram_template_inst/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y0   riscv_inst/ram_inst/ram_byte3/dual_ram_template_inst/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y1   rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y3   rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y2   rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y4   rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y2   riscv_inst/ram_inst/ram_byte0/dual_ram_template_inst/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y3   riscv_inst/ram_inst/ram_byte1/dual_ram_template_inst/memory_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y7   riscv_inst/csr_reg_inst/cycle_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y7   riscv_inst/csr_reg_inst/cycle_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y9   riscv_inst/csr_reg_inst/cycle_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y9   riscv_inst/csr_reg_inst/cycle_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y9   riscv_inst/csr_reg_inst/cycle_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y9   riscv_inst/csr_reg_inst/cycle_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y10  riscv_inst/csr_reg_inst/cycle_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y10  riscv_inst/csr_reg_inst/cycle_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y10  riscv_inst/csr_reg_inst/cycle_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y10  riscv_inst/csr_reg_inst/cycle_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y7   riscv_inst/csr_reg_inst/cycle_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y7   riscv_inst/csr_reg_inst/cycle_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y9   riscv_inst/csr_reg_inst/cycle_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y9   riscv_inst/csr_reg_inst/cycle_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y9   riscv_inst/csr_reg_inst/cycle_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y9   riscv_inst/csr_reg_inst/cycle_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y10  riscv_inst/csr_reg_inst/cycle_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y10  riscv_inst/csr_reg_inst/cycle_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y10  riscv_inst/csr_reg_inst/cycle_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y10  riscv_inst/csr_reg_inst/cycle_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           669 Endpoints
Min Delay           669 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 1.560ns (20.993%)  route 5.871ns (79.007%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.169     3.624    riscv_inst/register_inst/rstn_IBUF
    SLICE_X37Y25         LUT1 (Prop_lut1_I0_O)        0.105     3.729 f  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1905, routed)        3.703     7.431    u_jtag_top/u_jtag_driver/p_0_in__0
    SLICE_X30Y26         FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[36]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 1.560ns (20.993%)  route 5.871ns (79.007%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.169     3.624    riscv_inst/register_inst/rstn_IBUF
    SLICE_X37Y25         LUT1 (Prop_lut1_I0_O)        0.105     3.729 f  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1905, routed)        3.703     7.431    u_jtag_top/u_jtag_driver/p_0_in__0
    SLICE_X30Y26         FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[37]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 1.560ns (20.993%)  route 5.871ns (79.007%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.169     3.624    riscv_inst/register_inst/rstn_IBUF
    SLICE_X37Y25         LUT1 (Prop_lut1_I0_O)        0.105     3.729 f  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1905, routed)        3.703     7.431    u_jtag_top/u_jtag_driver/p_0_in__0
    SLICE_X30Y26         FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[39]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 1.560ns (20.993%)  route 5.871ns (79.007%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.169     3.624    riscv_inst/register_inst/rstn_IBUF
    SLICE_X37Y25         LUT1 (Prop_lut1_I0_O)        0.105     3.729 f  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1905, routed)        3.703     7.431    u_jtag_top/u_jtag_driver/p_0_in__0
    SLICE_X30Y26         FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 1.560ns (20.993%)  route 5.871ns (79.007%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.169     3.624    riscv_inst/register_inst/rstn_IBUF
    SLICE_X37Y25         LUT1 (Prop_lut1_I0_O)        0.105     3.729 f  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1905, routed)        3.703     7.431    u_jtag_top/u_jtag_driver/p_0_in__0
    SLICE_X30Y26         FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 1.560ns (20.993%)  route 5.871ns (79.007%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.169     3.624    riscv_inst/register_inst/rstn_IBUF
    SLICE_X37Y25         LUT1 (Prop_lut1_I0_O)        0.105     3.729 f  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1905, routed)        3.703     7.431    u_jtag_top/u_jtag_driver/p_0_in__0
    SLICE_X30Y26         FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.331ns  (logic 1.560ns (21.281%)  route 5.771ns (78.719%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.169     3.624    riscv_inst/register_inst/rstn_IBUF
    SLICE_X37Y25         LUT1 (Prop_lut1_I0_O)        0.105     3.729 f  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1905, routed)        3.602     7.331    u_jtag_top/u_jtag_driver/rx/p_0_in__0
    SLICE_X32Y26         FDCE                                         f  u_jtag_top/u_jtag_driver/rx/recv_data_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[32]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.331ns  (logic 1.560ns (21.281%)  route 5.771ns (78.719%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.169     3.624    riscv_inst/register_inst/rstn_IBUF
    SLICE_X37Y25         LUT1 (Prop_lut1_I0_O)        0.105     3.729 f  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1905, routed)        3.602     7.331    u_jtag_top/u_jtag_driver/rx/p_0_in__0
    SLICE_X32Y26         FDCE                                         f  u_jtag_top/u_jtag_driver/rx/recv_data_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[33]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.331ns  (logic 1.560ns (21.281%)  route 5.771ns (78.719%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.169     3.624    riscv_inst/register_inst/rstn_IBUF
    SLICE_X37Y25         LUT1 (Prop_lut1_I0_O)        0.105     3.729 f  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1905, routed)        3.602     7.331    u_jtag_top/u_jtag_driver/rx/p_0_in__0
    SLICE_X32Y26         FDCE                                         f  u_jtag_top/u_jtag_driver/rx/recv_data_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.331ns  (logic 1.560ns (21.281%)  route 5.771ns (78.719%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.169     3.624    riscv_inst/register_inst/rstn_IBUF
    SLICE_X37Y25         LUT1 (Prop_lut1_I0_O)        0.105     3.729 f  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1905, routed)        3.602     7.331    u_jtag_top/u_jtag_driver/rx/p_0_in__0
    SLICE_X32Y26         FDCE                                         f  u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.475%)  route 0.056ns (28.525%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[29]/C
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[29]/Q
                         net (fo=1, routed)           0.056     0.197    u_jtag_top/u_jtag_driver/recv_data[29]
    SLICE_X32Y24         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.541%)  route 0.111ns (46.459%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/C
    SLICE_X32Y21         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/Q
                         net (fo=1, routed)           0.111     0.239    u_jtag_top/u_jtag_driver/recv_data[12]
    SLICE_X33Y23         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.121%)  route 0.113ns (46.879%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/C
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/Q
                         net (fo=1, routed)           0.113     0.241    u_jtag_top/u_jtag_driver/recv_data[4]
    SLICE_X32Y24         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/req_d_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/rx/req_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.472%)  route 0.116ns (47.528%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/req_d_reg/C
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/req_d_reg/Q
                         net (fo=1, routed)           0.116     0.244    u_jtag_top/u_jtag_driver/rx/req_d
    SLICE_X35Y27         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/req_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.892%)  route 0.119ns (48.108%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/C
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/Q
                         net (fo=1, routed)           0.119     0.247    u_jtag_top/u_jtag_driver/recv_data[24]
    SLICE_X32Y22         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.882%)  route 0.119ns (48.118%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[20]/C
    SLICE_X35Y23         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[20]/Q
                         net (fo=1, routed)           0.119     0.247    u_jtag_top/u_jtag_driver/recv_data[20]
    SLICE_X30Y23         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.838%)  route 0.119ns (48.162%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[16]/C
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[16]/Q
                         net (fo=1, routed)           0.119     0.247    u_jtag_top/u_jtag_driver/recv_data[16]
    SLICE_X32Y22         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/shift_reg_reg[38]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/shift_reg_reg[38]/C
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/shift_reg_reg[38]/Q
                         net (fo=2, routed)           0.110     0.251    u_jtag_top/u_jtag_driver/shift_reg_reg_n_0_[38]
    SLICE_X33Y27         FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/shift_reg_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.948%)  route 0.111ns (44.052%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/shift_reg_reg[23]/C
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/shift_reg_reg[23]/Q
                         net (fo=2, routed)           0.111     0.252    u_jtag_top/u_jtag_driver/shift_reg_reg_n_0_[23]
    SLICE_X30Y22         FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.912%)  route 0.111ns (44.088%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/C
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/Q
                         net (fo=1, routed)           0.111     0.252    u_jtag_top/u_jtag_driver/recv_data[35]
    SLICE_X32Y27         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[35]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/dm_halt_req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_halt_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.497ns  (logic 4.046ns (53.975%)  route 3.450ns (46.025%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.358     4.560    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_halt_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.433     4.993 f  u_jtag_top/u_jtag_dm/dm_halt_req_reg/Q
                         net (fo=4, routed)           0.736     5.728    u_jtag_top/u_jtag_dm/dm_halt_req_reg_0
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.128     5.856 r  u_jtag_top/u_jtag_dm/jtag_halt_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.715     8.571    jtag_halt_led_OBUF
    Y2                   OBUF (Prop_obuf_I_O)         3.485    12.056 r  jtag_halt_led_OBUF_inst/O
                         net (fo=0)                   0.000    12.056    jtag_halt_led
    Y2                                                                r  jtag_halt_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_inst/register_inst/reg_mem_reg[27][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pass
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.221ns  (logic 3.847ns (53.271%)  route 3.374ns (46.729%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.438     4.640    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X60Y7          FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[27][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.433     5.073 f  riscv_inst/register_inst/reg_mem_reg[27][0]/Q
                         net (fo=5, routed)           0.975     6.048    reg_mem[27][0]
    SLICE_X63Y10         LUT1 (Prop_lut1_I0_O)        0.105     6.153 r  pass_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.399     8.552    pass_OBUF
    R3                   OBUF (Prop_obuf_I_O)         3.309    11.860 r  pass_OBUF_inst/O
                         net (fo=0)                   0.000    11.860    pass
    R3                                                                r  pass (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_inst/register_inst/reg_mem_reg[26][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            over
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.046ns  (logic 3.844ns (54.552%)  route 3.202ns (45.448%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.440     4.642    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X64Y6          FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[26][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.433     5.075 f  riscv_inst/register_inst/reg_mem_reg[26][0]/Q
                         net (fo=6, routed)           0.914     5.988    reg_mem[26][0]
    SLICE_X65Y9          LUT1 (Prop_lut1_I0_O)        0.105     6.093 r  over_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.289     8.382    over_OBUF
    R2                   OBUF (Prop_obuf_I_O)         3.306    11.687 r  over_OBUF_inst/O
                         net (fo=0)                   0.000    11.687    over
    R2                                                                r  over (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.369ns  (logic 0.590ns (43.101%)  route 0.779ns (56.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.353     4.555    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X35Y20         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.348     4.903 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[19]/Q
                         net (fo=1, routed)           0.779     5.681    u_jtag_top/u_jtag_driver/rx/dm_resp_data_o[17]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.242     5.923 r  u_jtag_top/u_jtag_driver/rx/recv_data[19]_i_1/O
                         net (fo=1, routed)           0.000     5.923    u_jtag_top/u_jtag_driver/rx/recv_data0_in[19]
    SLICE_X35Y23         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.367ns  (logic 0.552ns (40.369%)  route 0.815ns (59.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.347     4.549    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.433     4.982 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[30]/Q
                         net (fo=1, routed)           0.815     5.797    u_jtag_top/u_jtag_driver/rx/dm_resp_data_o[28]
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.119     5.916 r  u_jtag_top/u_jtag_driver/rx/recv_data[30]_i_1/O
                         net (fo=1, routed)           0.000     5.916    u_jtag_top/u_jtag_driver/rx/recv_data0_in[30]
    SLICE_X33Y24         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.345ns  (logic 0.551ns (40.980%)  route 0.794ns (59.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.350     4.552    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y22         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDCE (Prop_fdce_C_Q)         0.433     4.985 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[4]/Q
                         net (fo=1, routed)           0.794     5.778    u_jtag_top/u_jtag_driver/rx/dm_resp_data_o[2]
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.118     5.896 r  u_jtag_top/u_jtag_driver/rx/recv_data[4]_i_1/O
                         net (fo=1, routed)           0.000     5.896    u_jtag_top/u_jtag_driver/rx/recv_data0_in[4]
    SLICE_X33Y24         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.336ns  (logic 0.588ns (44.008%)  route 0.748ns (55.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.351     4.553    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDCE (Prop_fdce_C_Q)         0.348     4.901 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[3]/Q
                         net (fo=1, routed)           0.748     5.649    u_jtag_top/u_jtag_driver/rx/dm_resp_data_o[1]
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.240     5.889 r  u_jtag_top/u_jtag_driver/rx/recv_data[3]_i_1/O
                         net (fo=1, routed)           0.000     5.889    u_jtag_top/u_jtag_driver/rx/recv_data0_in[3]
    SLICE_X33Y24         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.329ns  (logic 0.538ns (40.490%)  route 0.791ns (59.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.347     4.549    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.433     4.982 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/Q
                         net (fo=1, routed)           0.791     5.772    u_jtag_top/u_jtag_driver/rx/dm_resp_data_o[33]
    SLICE_X32Y26         LUT2 (Prop_lut2_I0_O)        0.105     5.877 r  u_jtag_top/u_jtag_driver/rx/recv_data[35]_i_1/O
                         net (fo=1, routed)           0.000     5.877    u_jtag_top/u_jtag_driver/rx/recv_data0_in[35]
    SLICE_X32Y26         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.308ns  (logic 0.590ns (45.094%)  route 0.718ns (54.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.347     4.549    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X35Y25         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.348     4.897 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[27]/Q
                         net (fo=1, routed)           0.718     5.615    u_jtag_top/u_jtag_driver/rx/dm_resp_data_o[25]
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.242     5.857 r  u_jtag_top/u_jtag_driver/rx/recv_data[27]_i_1/O
                         net (fo=1, routed)           0.000     5.857    u_jtag_top/u_jtag_driver/rx/recv_data0_in[27]
    SLICE_X33Y24         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.276ns  (logic 0.590ns (46.243%)  route 0.686ns (53.757%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.351     4.553    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDCE (Prop_fdce_C_Q)         0.348     4.901 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[11]/Q
                         net (fo=1, routed)           0.686     5.586    u_jtag_top/u_jtag_driver/rx/dm_resp_data_o[9]
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.242     5.828 r  u_jtag_top/u_jtag_driver/rx/recv_data[11]_i_1/O
                         net (fo=1, routed)           0.000     5.828    u_jtag_top/u_jtag_driver/rx/recv_data0_in[11]
    SLICE_X32Y21         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.212ns (72.245%)  route 0.081ns (27.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.552     1.477    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y22         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[16]/Q
                         net (fo=1, routed)           0.081     1.723    u_jtag_top/u_jtag_driver/rx/dm_resp_data_o[14]
    SLICE_X35Y22         LUT2 (Prop_lut2_I0_O)        0.048     1.771 r  u_jtag_top/u_jtag_driver/rx/recv_data[16]_i_1/O
                         net (fo=1, routed)           0.000     1.771    u_jtag_top/u_jtag_driver/rx/recv_data0_in[16]
    SLICE_X35Y22         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.189ns (56.491%)  route 0.146ns (43.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.554     1.479    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[12]/Q
                         net (fo=1, routed)           0.146     1.766    u_jtag_top/u_jtag_driver/rx/dm_resp_data_o[10]
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.048     1.814 r  u_jtag_top/u_jtag_driver/rx/recv_data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.814    u_jtag_top/u_jtag_driver/rx/recv_data0_in[12]
    SLICE_X32Y21         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.209ns (60.854%)  route 0.134ns (39.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.552     1.477    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y22         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[22]/Q
                         net (fo=1, routed)           0.134     1.776    u_jtag_top/u_jtag_driver/rx/dm_resp_data_o[20]
    SLICE_X35Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.821 r  u_jtag_top/u_jtag_driver/rx/recv_data[22]_i_1/O
                         net (fo=1, routed)           0.000     1.821    u_jtag_top/u_jtag_driver/rx/recv_data0_in[22]
    SLICE_X35Y22         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.209ns (60.677%)  route 0.135ns (39.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.552     1.477    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y22         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[24]/Q
                         net (fo=1, routed)           0.135     1.777    u_jtag_top/u_jtag_driver/rx/dm_resp_data_o[22]
    SLICE_X35Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  u_jtag_top/u_jtag_driver/rx/recv_data[24]_i_1/O
                         net (fo=1, routed)           0.000     1.822    u_jtag_top/u_jtag_driver/rx/recv_data0_in[24]
    SLICE_X35Y22         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.213ns (57.574%)  route 0.157ns (42.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.550     1.475    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/Q
                         net (fo=1, routed)           0.157     1.796    u_jtag_top/u_jtag_driver/rx/dm_resp_data_o[32]
    SLICE_X32Y26         LUT2 (Prop_lut2_I0_O)        0.049     1.845 r  u_jtag_top/u_jtag_driver/rx/recv_data[34]_i_1/O
                         net (fo=1, routed)           0.000     1.845    u_jtag_top/u_jtag_driver/rx/recv_data0_in[34]
    SLICE_X32Y26         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.246ns (64.161%)  route 0.137ns (35.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.552     1.477    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y22         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDCE (Prop_fdce_C_Q)         0.148     1.625 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[17]/Q
                         net (fo=1, routed)           0.137     1.763    u_jtag_top/u_jtag_driver/rx/dm_resp_data_o[15]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.098     1.861 r  u_jtag_top/u_jtag_driver/rx/recv_data[17]_i_1/O
                         net (fo=1, routed)           0.000     1.861    u_jtag_top/u_jtag_driver/rx/recv_data0_in[17]
    SLICE_X35Y23         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.185ns (48.212%)  route 0.199ns (51.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.553     1.478    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X35Y20         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[8]/Q
                         net (fo=1, routed)           0.199     1.818    u_jtag_top/u_jtag_driver/rx/dm_resp_data_o[6]
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.044     1.862 r  u_jtag_top/u_jtag_driver/rx/recv_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.862    u_jtag_top/u_jtag_driver/rx/recv_data0_in[8]
    SLICE_X32Y21         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.311%)  route 0.199ns (51.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.552     1.477    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/Q
                         net (fo=1, routed)           0.199     1.817    u_jtag_top/u_jtag_driver/rx/dm_resp_data_o[12]
    SLICE_X32Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.862 r  u_jtag_top/u_jtag_driver/rx/recv_data[14]_i_1/O
                         net (fo=1, routed)           0.000     1.862    u_jtag_top/u_jtag_driver/rx/recv_data0_in[14]
    SLICE_X32Y21         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.920%)  route 0.202ns (52.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.552     1.477    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/Q
                         net (fo=1, routed)           0.202     1.820    u_jtag_top/u_jtag_driver/rx/dm_resp_data_o[8]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.865 r  u_jtag_top/u_jtag_driver/rx/recv_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.865    u_jtag_top/u_jtag_driver/rx/recv_data0_in[10]
    SLICE_X35Y23         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/req_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.164ns (42.087%)  route 0.226ns (57.913%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.552     1.477    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y27         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  u_jtag_top/u_jtag_dm/tx/req_reg/Q
                         net (fo=2, routed)           0.226     1.867    u_jtag_top/u_jtag_driver/rx/dm_resp_i
    SLICE_X35Y27         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2119 Endpoints
Min Delay          2119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[15][20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.081ns  (logic 1.560ns (14.079%)  route 9.521ns (85.921%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.169     3.624    riscv_inst/register_inst/rstn_IBUF
    SLICE_X37Y25         LUT1 (Prop_lut1_I0_O)        0.105     3.729 r  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1905, routed)        7.352    11.081    riscv_inst/register_inst/SR[0]
    SLICE_X58Y27         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[15][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.318     4.360    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[15][20]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[23][20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.081ns  (logic 1.560ns (14.079%)  route 9.521ns (85.921%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.169     3.624    riscv_inst/register_inst/rstn_IBUF
    SLICE_X37Y25         LUT1 (Prop_lut1_I0_O)        0.105     3.729 r  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1905, routed)        7.352    11.081    riscv_inst/register_inst/SR[0]
    SLICE_X58Y27         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[23][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.318     4.360    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[23][20]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[27][20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.081ns  (logic 1.560ns (14.079%)  route 9.521ns (85.921%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.169     3.624    riscv_inst/register_inst/rstn_IBUF
    SLICE_X37Y25         LUT1 (Prop_lut1_I0_O)        0.105     3.729 r  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1905, routed)        7.352    11.081    riscv_inst/register_inst/SR[0]
    SLICE_X58Y27         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[27][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.318     4.360    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[27][20]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[9][20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.081ns  (logic 1.560ns (14.079%)  route 9.521ns (85.921%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.169     3.624    riscv_inst/register_inst/rstn_IBUF
    SLICE_X37Y25         LUT1 (Prop_lut1_I0_O)        0.105     3.729 r  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1905, routed)        7.352    11.081    riscv_inst/register_inst/SR[0]
    SLICE_X58Y27         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[9][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.318     4.360    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[9][20]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[21][20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.077ns  (logic 1.560ns (14.084%)  route 9.517ns (85.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.169     3.624    riscv_inst/register_inst/rstn_IBUF
    SLICE_X37Y25         LUT1 (Prop_lut1_I0_O)        0.105     3.729 r  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1905, routed)        7.348    11.077    riscv_inst/register_inst/SR[0]
    SLICE_X59Y27         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[21][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.318     4.360    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[21][20]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[28][20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.077ns  (logic 1.560ns (14.084%)  route 9.517ns (85.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.169     3.624    riscv_inst/register_inst/rstn_IBUF
    SLICE_X37Y25         LUT1 (Prop_lut1_I0_O)        0.105     3.729 r  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1905, routed)        7.348    11.077    riscv_inst/register_inst/SR[0]
    SLICE_X59Y27         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[28][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.318     4.360    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[28][20]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[16][20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.972ns  (logic 1.560ns (14.219%)  route 9.412ns (85.781%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.169     3.624    riscv_inst/register_inst/rstn_IBUF
    SLICE_X37Y25         LUT1 (Prop_lut1_I0_O)        0.105     3.729 r  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1905, routed)        7.243    10.972    riscv_inst/register_inst/SR[0]
    SLICE_X58Y28         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[16][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.318     4.360    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X58Y28         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[16][20]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[17][20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.972ns  (logic 1.560ns (14.219%)  route 9.412ns (85.781%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.169     3.624    riscv_inst/register_inst/rstn_IBUF
    SLICE_X37Y25         LUT1 (Prop_lut1_I0_O)        0.105     3.729 r  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1905, routed)        7.243    10.972    riscv_inst/register_inst/SR[0]
    SLICE_X58Y28         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[17][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.318     4.360    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X58Y28         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[17][20]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[13][20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.968ns  (logic 1.560ns (14.223%)  route 9.408ns (85.777%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.169     3.624    riscv_inst/register_inst/rstn_IBUF
    SLICE_X37Y25         LUT1 (Prop_lut1_I0_O)        0.105     3.729 r  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1905, routed)        7.239    10.968    riscv_inst/register_inst/SR[0]
    SLICE_X59Y28         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[13][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.318     4.360    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[13][20]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            riscv_inst/register_inst/reg_mem_reg[19][20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.854ns  (logic 1.560ns (14.373%)  route 9.294ns (85.627%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  rstn_IBUF_inst/O
                         net (fo=5, routed)           2.169     3.624    riscv_inst/register_inst/rstn_IBUF
    SLICE_X37Y25         LUT1 (Prop_lut1_I0_O)        0.105     3.729 r  riscv_inst/register_inst/reg_mem[31][31]_i_1/O
                         net (fo=1905, routed)        7.125    10.854    riscv_inst/register_inst/SR[0]
    SLICE_X58Y29         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[19][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        1.320     4.362    riscv_inst/register_inst/clk_IBUF_BUFG
    SLICE_X58Y29         FDRE                                         r  riscv_inst/register_inst/reg_mem_reg[19][20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.190ns (57.252%)  route 0.142ns (42.748%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[18]/C
    SLICE_X31Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[18]/Q
                         net (fo=1, routed)           0.142     0.283    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_1[18]
    SLICE_X31Y19         LUT2 (Prop_lut2_I0_O)        0.049     0.332 r  u_jtag_top/u_jtag_dm/rx/recv_data[18]_i_1/O
                         net (fo=1, routed)           0.000     0.332    u_jtag_top/u_jtag_dm/rx/recv_data0_in[18]
    SLICE_X31Y19         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.822     1.992    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X31Y19         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[18]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/req_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.952%)  route 0.178ns (52.048%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_reg/C
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_jtag_top/u_jtag_driver/tx/req_reg/Q
                         net (fo=2, routed)           0.178     0.342    u_jtag_top/u_jtag_dm/rx/dtm_req_valid_i
    SLICE_X30Y27         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.819     1.989    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X30Y27         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/req_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/ack_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/tx/ack_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.528%)  route 0.207ns (59.472%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/ack_reg/C
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/ack_reg/Q
                         net (fo=2, routed)           0.207     0.348    u_jtag_top/u_jtag_dm/tx/dtm_ack_i
    SLICE_X34Y27         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.818     1.988    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X34Y27         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.189ns (51.985%)  route 0.175ns (48.015%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[6]/C
    SLICE_X31Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[6]/Q
                         net (fo=1, routed)           0.175     0.316    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_1[6]
    SLICE_X30Y20         LUT2 (Prop_lut2_I0_O)        0.048     0.364 r  u_jtag_top/u_jtag_dm/rx/recv_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.364    u_jtag_top/u_jtag_dm/rx/recv_data0_in[6]
    SLICE_X30Y20         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.821     1.991    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[6]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[39]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.226ns (61.798%)  route 0.140ns (38.202%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[39]/C
    SLICE_X31Y25         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[39]/Q
                         net (fo=1, routed)           0.140     0.268    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_1[39]
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.098     0.366 r  u_jtag_top/u_jtag_dm/rx/recv_data[39]_i_1/O
                         net (fo=1, routed)           0.000     0.366    u_jtag_top/u_jtag_dm/rx/recv_data0_in[39]
    SLICE_X32Y25         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.816     1.986    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X32Y25         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.816%)  route 0.180ns (49.184%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[28]/C
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[28]/Q
                         net (fo=1, routed)           0.180     0.321    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_1[28]
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.366 r  u_jtag_top/u_jtag_dm/rx/recv_data[28]_i_1/O
                         net (fo=1, routed)           0.000     0.366    u_jtag_top/u_jtag_dm/rx/recv_data0_in[28]
    SLICE_X32Y23         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.817     1.987    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X32Y23         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[28]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.226ns (61.106%)  route 0.144ns (38.894%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[23]/C
    SLICE_X31Y22         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[23]/Q
                         net (fo=1, routed)           0.144     0.272    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_1[23]
    SLICE_X31Y20         LUT2 (Prop_lut2_I0_O)        0.098     0.370 r  u_jtag_top/u_jtag_dm/rx/recv_data[23]_i_1/O
                         net (fo=1, routed)           0.000     0.370    u_jtag_top/u_jtag_dm/rx/recv_data0_in[23]
    SLICE_X31Y20         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.821     1.991    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X31Y20         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[23]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.226ns (60.503%)  route 0.148ns (39.497%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[35]/C
    SLICE_X33Y26         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[35]/Q
                         net (fo=1, routed)           0.148     0.276    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_1[35]
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.098     0.374 r  u_jtag_top/u_jtag_dm/rx/recv_data[35]_i_1/O
                         net (fo=1, routed)           0.000     0.374    u_jtag_top/u_jtag_dm/rx/recv_data0_in[35]
    SLICE_X32Y25         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.816     1.986    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X32Y25         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[34]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.190ns (49.554%)  route 0.193ns (50.446%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[34]/C
    SLICE_X33Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[34]/Q
                         net (fo=1, routed)           0.193     0.334    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_1[34]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.049     0.383 r  u_jtag_top/u_jtag_dm/rx/recv_data[34]_i_1/O
                         net (fo=1, routed)           0.000     0.383    u_jtag_top/u_jtag_dm/rx/recv_data0_in[34]
    SLICE_X33Y25         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.816     1.986    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X33Y25         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[34]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.587%)  route 0.205ns (52.413%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[0]/C
    SLICE_X33Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[0]/Q
                         net (fo=1, routed)           0.205     0.346    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_1[0]
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.045     0.391 r  u_jtag_top/u_jtag_dm/rx/recv_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.391    u_jtag_top/u_jtag_dm/rx/recv_data0_in[0]
    SLICE_X30Y25         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=1945, routed)        0.816     1.986    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X30Y25         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/C





