Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Jan 29 06:06:42 2022
| Host         : WIN-544SHHHOI8Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file urllc_fifo_sender_wrapper_timing_summary_routed.rpt -pb urllc_fifo_sender_wrapper_timing_summary_routed.pb -rpx urllc_fifo_sender_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : urllc_fifo_sender_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                      273         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin        1           
LUTAR-1    Warning           LUT drives async reset alert                     36          
PDRC-190   Warning           Suboptimally placed synchronized register chain  13          
TIMING-20  Warning           Non-clocked latch                                16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (314)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (410)
5. checking no_input_delay (8)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (314)
--------------------------
 There are 272 register/latch pins with no clock driven by root clock pin: clk_pl_50M (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sender_ad[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sender_ad[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sender_ad[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sender_ad[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sender_ad[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sender_ad[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sender_ad[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sender_ad[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (410)
--------------------------------------------------
 There are 410 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.551        0.000                      0                41939        0.031        0.000                      0                41923        5.333        0.000                       0                 16710  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_fpga_0                                                                                  {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1                          {0.000 10.000}     20.000          50.000          
  clk_out1_urllc_fifo_core_inst_0_clk_static_0                                              {0.000 8.333}      16.667          60.000          
    clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0                                    {0.000 8.333}      16.667          60.000          
    clkfbout_urllc_fifo_core_inst_0_clk_dynamic_0                                           {0.000 8.333}      16.667          60.000          
  clkfbout_urllc_fifo_core_inst_0_clk_static_0                                              {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.281        0.000                      0                  943        0.048        0.000                      0                  943       15.370        0.000                       0                   495  
urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1                                                                                                                                                                            7.000        0.000                       0                     1  
  clk_out1_urllc_fifo_core_inst_0_clk_static_0                                                    8.551        0.000                      0                40375        0.031        0.000                      0                40375        5.333        0.000                       0                 16075  
    clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0                                          9.533        0.000                      0                  318        0.121        0.000                      0                  318        7.479        0.000                       0                   133  
    clkfbout_urllc_fifo_core_inst_0_clk_dynamic_0                                                                                                                                                                                            15.074        0.000                       0                     3  
  clkfbout_urllc_fifo_core_inst_0_clk_static_0                                                                                                                                                                                               18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_urllc_fifo_core_inst_0_clk_static_0                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       15.496        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_urllc_fifo_core_inst_0_clk_static_0                                                     32.081        0.000                      0                    8                                                                        
clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0                                        clk_out1_urllc_fifo_core_inst_0_clk_static_0                                                     10.638        0.000                      0                    4        0.245        0.000                      0                    4  
clk_out1_urllc_fifo_core_inst_0_clk_static_0                                                clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0                                              8.835        0.000                      0                  177        0.198        0.000                      0                  177  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_urllc_fifo_core_inst_0_clk_static_0                                                clk_out1_urllc_fifo_core_inst_0_clk_static_0                                                     10.567        0.000                      0                  187        0.361        0.000                      0                  187  
**async_default**                                                                           clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0                                        clk_out1_urllc_fifo_core_inst_0_clk_static_0                                                     13.199        0.000                      0                    2        0.606        0.000                      0                    2  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.734        0.000                      0                  100        0.334        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.281ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 1.870ns (33.052%)  route 3.788ns (66.948%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 36.108 - 33.000 ) 
    Source Clock Delay      (SCD):    3.534ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.512     3.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y33         FDRE (Prop_fdre_C_Q)         0.398     3.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.017     4.949    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X90Y30         LUT4 (Prop_lut4_I1_O)        0.248     5.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.008     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X89Y30         LUT6 (Prop_lut6_I3_O)        0.286     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.122     8.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X93Y33         LUT5 (Prop_lut5_I1_O)        0.125     8.276 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.641     8.917    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X97Y33         LUT3 (Prop_lut3_I1_O)        0.275     9.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.192    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X97Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.358    36.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.368    36.476    
                         clock uncertainty           -0.035    36.441    
    SLICE_X97Y33         FDRE (Setup_fdre_C_D)        0.032    36.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.473    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                 27.281    

Slack (MET) :             27.308ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 1.870ns (32.965%)  route 3.803ns (67.035%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 36.108 - 33.000 ) 
    Source Clock Delay      (SCD):    3.534ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.512     3.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y33         FDRE (Prop_fdre_C_Q)         0.398     3.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.017     4.949    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X90Y30         LUT4 (Prop_lut4_I1_O)        0.248     5.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.008     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X89Y30         LUT6 (Prop_lut6_I3_O)        0.286     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.122     8.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X93Y33         LUT5 (Prop_lut5_I1_O)        0.125     8.276 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.656     8.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X96Y33         LUT3 (Prop_lut3_I1_O)        0.275     9.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.207    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X96Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.358    36.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.368    36.476    
                         clock uncertainty           -0.035    36.441    
    SLICE_X96Y33         FDRE (Setup_fdre_C_D)        0.074    36.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.515    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                 27.308    

Slack (MET) :             27.391ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.870ns (33.514%)  route 3.710ns (66.486%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 36.106 - 33.000 ) 
    Source Clock Delay      (SCD):    3.534ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.512     3.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y33         FDRE (Prop_fdre_C_Q)         0.398     3.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.017     4.949    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X90Y30         LUT4 (Prop_lut4_I1_O)        0.248     5.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.008     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X89Y30         LUT6 (Prop_lut6_I3_O)        0.286     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.122     8.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X93Y33         LUT5 (Prop_lut5_I1_O)        0.125     8.276 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.563     8.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X93Y33         LUT6 (Prop_lut6_I2_O)        0.275     9.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X93Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.356    36.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.404    36.510    
                         clock uncertainty           -0.035    36.475    
    SLICE_X93Y33         FDRE (Setup_fdre_C_D)        0.030    36.505    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.505    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                 27.391    

Slack (MET) :             27.497ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 1.680ns (30.304%)  route 3.864ns (69.696%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 36.106 - 33.000 ) 
    Source Clock Delay      (SCD):    3.534ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.512     3.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y33         FDRE (Prop_fdre_C_Q)         0.398     3.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.017     4.949    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X90Y30         LUT4 (Prop_lut4_I1_O)        0.248     5.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.008     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X89Y30         LUT6 (Prop_lut6_I3_O)        0.286     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.289     8.318    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X92Y33         LUT6 (Prop_lut6_I5_O)        0.105     8.423 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.551     8.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X92Y33         LUT6 (Prop_lut6_I5_O)        0.105     9.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.078    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X92Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.356    36.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.428    36.534    
                         clock uncertainty           -0.035    36.499    
    SLICE_X92Y33         FDRE (Setup_fdre_C_D)        0.076    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.575    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                 27.497    

Slack (MET) :             27.505ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 1.870ns (34.428%)  route 3.562ns (65.573%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 36.108 - 33.000 ) 
    Source Clock Delay      (SCD):    3.534ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.512     3.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y33         FDRE (Prop_fdre_C_Q)         0.398     3.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.017     4.949    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X90Y30         LUT4 (Prop_lut4_I1_O)        0.248     5.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.008     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X89Y30         LUT6 (Prop_lut6_I3_O)        0.286     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.122     8.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X93Y33         LUT5 (Prop_lut5_I1_O)        0.125     8.276 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.415     8.691    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X97Y33         LUT3 (Prop_lut3_I1_O)        0.275     8.966 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X97Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.358    36.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.368    36.476    
                         clock uncertainty           -0.035    36.441    
    SLICE_X97Y33         FDRE (Setup_fdre_C_D)        0.030    36.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.471    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                 27.505    

Slack (MET) :             27.510ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 1.870ns (34.447%)  route 3.559ns (65.554%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 36.108 - 33.000 ) 
    Source Clock Delay      (SCD):    3.534ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.512     3.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y33         FDRE (Prop_fdre_C_Q)         0.398     3.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.017     4.949    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X90Y30         LUT4 (Prop_lut4_I1_O)        0.248     5.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.008     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X89Y30         LUT6 (Prop_lut6_I3_O)        0.286     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.122     8.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X93Y33         LUT5 (Prop_lut5_I1_O)        0.125     8.276 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.412     8.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X97Y33         LUT3 (Prop_lut3_I1_O)        0.275     8.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X97Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.358    36.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.368    36.476    
                         clock uncertainty           -0.035    36.441    
    SLICE_X97Y33         FDRE (Setup_fdre_C_D)        0.032    36.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.473    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                 27.510    

Slack (MET) :             27.537ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 1.870ns (34.364%)  route 3.572ns (65.636%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 36.108 - 33.000 ) 
    Source Clock Delay      (SCD):    3.534ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.512     3.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y33         FDRE (Prop_fdre_C_Q)         0.398     3.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.017     4.949    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X90Y30         LUT4 (Prop_lut4_I1_O)        0.248     5.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.008     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X89Y30         LUT6 (Prop_lut6_I3_O)        0.286     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.122     8.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X93Y33         LUT5 (Prop_lut5_I1_O)        0.125     8.276 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.425     8.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X96Y33         LUT3 (Prop_lut3_I1_O)        0.275     8.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X96Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.358    36.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.368    36.476    
                         clock uncertainty           -0.035    36.441    
    SLICE_X96Y33         FDRE (Setup_fdre_C_D)        0.072    36.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.513    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                 27.537    

Slack (MET) :             27.545ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.870ns (34.390%)  route 3.568ns (65.611%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 36.108 - 33.000 ) 
    Source Clock Delay      (SCD):    3.534ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.512     3.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y33         FDRE (Prop_fdre_C_Q)         0.398     3.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.017     4.949    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X90Y30         LUT4 (Prop_lut4_I1_O)        0.248     5.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.008     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X89Y30         LUT6 (Prop_lut6_I3_O)        0.286     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.122     8.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X93Y33         LUT5 (Prop_lut5_I1_O)        0.125     8.276 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.421     8.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X96Y33         LUT3 (Prop_lut3_I1_O)        0.275     8.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.972    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X96Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.358    36.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.368    36.476    
                         clock uncertainty           -0.035    36.441    
    SLICE_X96Y33         FDRE (Setup_fdre_C_D)        0.076    36.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.517    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                 27.545    

Slack (MET) :             27.932ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.680ns (32.910%)  route 3.425ns (67.090%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 36.106 - 33.000 ) 
    Source Clock Delay      (SCD):    3.534ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.512     3.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y33         FDRE (Prop_fdre_C_Q)         0.398     3.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.017     4.949    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X90Y30         LUT4 (Prop_lut4_I1_O)        0.248     5.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.008     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X89Y30         LUT6 (Prop_lut6_I3_O)        0.286     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.275     8.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X92Y33         LUT6 (Prop_lut6_I0_O)        0.105     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.125     8.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X92Y33         LUT6 (Prop_lut6_I0_O)        0.105     8.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X92Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.356    36.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.428    36.534    
                         clock uncertainty           -0.035    36.499    
    SLICE_X92Y33         FDRE (Setup_fdre_C_D)        0.072    36.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.571    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                 27.932    

Slack (MET) :             27.936ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.853ns (18.916%)  route 3.656ns (81.084%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.098ns = ( 36.098 - 33.000 ) 
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.514     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y34         FDRE (Prop_fdre_C_Q)         0.433     3.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.937     4.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X96Y34         LUT6 (Prop_lut6_I4_O)        0.105     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.645     5.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y37         LUT5 (Prop_lut5_I3_O)        0.105     5.762 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.990     6.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X89Y52         LUT4 (Prop_lut4_I1_O)        0.105     6.856 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.513     7.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X88Y53         LUT5 (Prop_lut5_I4_O)        0.105     7.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.571     8.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X91Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.347    36.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X91Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.272    36.370    
                         clock uncertainty           -0.035    36.334    
    SLICE_X91Y52         FDRE (Setup_fdre_C_R)       -0.352    35.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.982    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                 27.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.581     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X87Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y64         FDCE (Prop_fdce_C_Q)         0.141     1.754 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.067     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X86Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.850     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.393     1.626    
    SLICE_X86Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.857%)  route 0.126ns (47.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.581     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X85Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y65         FDCE (Prop_fdce_C_Q)         0.141     1.754 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.126     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X86Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.848     2.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.371     1.646    
    SLICE_X86Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.405%)  route 0.123ns (46.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.581     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X87Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDCE (Prop_fdce_C_Q)         0.141     1.754 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.123     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X86Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.849     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.392     1.626    
    SLICE_X86Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.797%)  route 0.126ns (47.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.581     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X85Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y65         FDCE (Prop_fdce_C_Q)         0.141     1.754 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.126     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X86Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.848     2.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.371     1.646    
    SLICE_X86Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.280%)  route 0.129ns (47.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.581     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X85Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y65         FDCE (Prop_fdce_C_Q)         0.141     1.754 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.129     1.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X86Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.848     2.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.371     1.646    
    SLICE_X86Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.581     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X85Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y63         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X85Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.849     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X85Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.405     1.613    
    SLICE_X85Y63         FDRE (Hold_fdre_C_D)         0.075     1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.577     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X63Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDCE (Prop_fdce_C_Q)         0.141     1.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X63Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.845     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X63Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.405     1.609    
    SLICE_X63Y64         FDCE (Hold_fdce_C_D)         0.075     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.576     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X61Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.843     2.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.404     1.608    
    SLICE_X61Y66         FDPE (Hold_fdpe_C_D)         0.075     1.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.352%)  route 0.118ns (45.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.581     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X87Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDCE (Prop_fdce_C_Q)         0.141     1.754 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.118     1.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X86Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.849     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.392     1.626    
    SLICE_X86Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.583     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X84Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.057     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X84Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.852     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X84Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
                         clock pessimism             -0.406     1.615    
    SLICE_X84Y60         FDRE (Hold_fdre_C_D)         0.071     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X95Y39   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X95Y42   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X94Y42   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X94Y42   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X94Y42   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X94Y42   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X95Y41   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X94Y41   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X94Y41   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
  To Clock:  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_inst_0_clk_static_0
  To Clock:  clk_out1_urllc_fifo_core_inst_0_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack        8.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.551ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.798ns  (logic 4.200ns (53.857%)  route 3.598ns (46.143%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.587     1.589    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y24         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.093 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.158    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.534 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.163     5.697    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X34Y112        LUT2 (Prop_lut2_I0_O)        0.105     5.802 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.521     6.323    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X34Y112        LDCE (SetClr_ldce_CLR_Q)     0.741     7.064 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.325     7.389    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X34Y111        LUT3 (Prop_lut3_I1_O)        0.105     7.494 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.612     8.106    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X33Y108        LUT6 (Prop_lut6_I0_O)        0.264     8.370 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.502     8.872    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X36Y108        LUT3 (Prop_lut3_I2_O)        0.105     8.977 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.410     9.387    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X33Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X33Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[3]/C
                         clock pessimism              0.142    18.203    
                         clock uncertainty           -0.097    18.106    
    SLICE_X33Y108        FDRE (Setup_fdre_C_CE)      -0.168    17.938    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.938    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  8.551    

Slack (MET) :             8.551ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.798ns  (logic 4.200ns (53.857%)  route 3.598ns (46.143%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.587     1.589    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y24         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.093 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.158    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.534 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.163     5.697    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X34Y112        LUT2 (Prop_lut2_I0_O)        0.105     5.802 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.521     6.323    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X34Y112        LDCE (SetClr_ldce_CLR_Q)     0.741     7.064 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.325     7.389    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X34Y111        LUT3 (Prop_lut3_I1_O)        0.105     7.494 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.612     8.106    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X33Y108        LUT6 (Prop_lut6_I0_O)        0.264     8.370 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.502     8.872    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X36Y108        LUT3 (Prop_lut3_I2_O)        0.105     8.977 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.410     9.387    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X33Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X33Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[4]/C
                         clock pessimism              0.142    18.203    
                         clock uncertainty           -0.097    18.106    
    SLICE_X33Y108        FDRE (Setup_fdre_C_CE)      -0.168    17.938    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.938    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  8.551    

Slack (MET) :             8.551ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.798ns  (logic 4.200ns (53.857%)  route 3.598ns (46.143%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.587     1.589    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y24         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.093 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.158    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.534 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.163     5.697    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X34Y112        LUT2 (Prop_lut2_I0_O)        0.105     5.802 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.521     6.323    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X34Y112        LDCE (SetClr_ldce_CLR_Q)     0.741     7.064 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.325     7.389    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X34Y111        LUT3 (Prop_lut3_I1_O)        0.105     7.494 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.612     8.106    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X33Y108        LUT6 (Prop_lut6_I0_O)        0.264     8.370 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.502     8.872    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X36Y108        LUT3 (Prop_lut3_I2_O)        0.105     8.977 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.410     9.387    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X33Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X33Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[5]/C
                         clock pessimism              0.142    18.203    
                         clock uncertainty           -0.097    18.106    
    SLICE_X33Y108        FDRE (Setup_fdre_C_CE)      -0.168    17.938    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         17.938    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  8.551    

Slack (MET) :             8.583ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.798ns  (logic 4.200ns (53.857%)  route 3.598ns (46.143%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.587     1.589    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y24         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.093 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.158    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.534 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.163     5.697    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X34Y112        LUT2 (Prop_lut2_I0_O)        0.105     5.802 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.521     6.323    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X34Y112        LDCE (SetClr_ldce_CLR_Q)     0.741     7.064 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.325     7.389    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X34Y111        LUT3 (Prop_lut3_I1_O)        0.105     7.494 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.612     8.106    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X33Y108        LUT6 (Prop_lut6_I0_O)        0.264     8.370 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.502     8.872    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X36Y108        LUT3 (Prop_lut3_I2_O)        0.105     8.977 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.410     9.387    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X32Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X32Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[0]/C
                         clock pessimism              0.142    18.203    
                         clock uncertainty           -0.097    18.106    
    SLICE_X32Y108        FDRE (Setup_fdre_C_CE)      -0.136    17.970    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.970    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  8.583    

Slack (MET) :             8.583ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.798ns  (logic 4.200ns (53.857%)  route 3.598ns (46.143%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.587     1.589    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y24         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.093 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.158    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.534 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.163     5.697    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X34Y112        LUT2 (Prop_lut2_I0_O)        0.105     5.802 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.521     6.323    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X34Y112        LDCE (SetClr_ldce_CLR_Q)     0.741     7.064 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.325     7.389    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X34Y111        LUT3 (Prop_lut3_I1_O)        0.105     7.494 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.612     8.106    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X33Y108        LUT6 (Prop_lut6_I0_O)        0.264     8.370 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.502     8.872    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X36Y108        LUT3 (Prop_lut3_I2_O)        0.105     8.977 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.410     9.387    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X32Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X32Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[1]/C
                         clock pessimism              0.142    18.203    
                         clock uncertainty           -0.097    18.106    
    SLICE_X32Y108        FDRE (Setup_fdre_C_CE)      -0.136    17.970    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.970    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  8.583    

Slack (MET) :             8.583ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.798ns  (logic 4.200ns (53.857%)  route 3.598ns (46.143%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.587     1.589    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y24         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.093 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.158    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.534 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.163     5.697    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X34Y112        LUT2 (Prop_lut2_I0_O)        0.105     5.802 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.521     6.323    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X34Y112        LDCE (SetClr_ldce_CLR_Q)     0.741     7.064 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.325     7.389    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X34Y111        LUT3 (Prop_lut3_I1_O)        0.105     7.494 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.612     8.106    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X33Y108        LUT6 (Prop_lut6_I0_O)        0.264     8.370 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.502     8.872    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X36Y108        LUT3 (Prop_lut3_I2_O)        0.105     8.977 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.410     9.387    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X32Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X32Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[2]/C
                         clock pessimism              0.142    18.203    
                         clock uncertainty           -0.097    18.106    
    SLICE_X32Y108        FDRE (Setup_fdre_C_CE)      -0.136    17.970    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.970    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  8.583    

Slack (MET) :             8.583ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.798ns  (logic 4.200ns (53.857%)  route 3.598ns (46.143%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.587     1.589    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y24         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.093 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.158    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.534 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.163     5.697    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X34Y112        LUT2 (Prop_lut2_I0_O)        0.105     5.802 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.521     6.323    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X34Y112        LDCE (SetClr_ldce_CLR_Q)     0.741     7.064 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.325     7.389    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X34Y111        LUT3 (Prop_lut3_I1_O)        0.105     7.494 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.612     8.106    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X33Y108        LUT6 (Prop_lut6_I0_O)        0.264     8.370 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.502     8.872    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X36Y108        LUT3 (Prop_lut3_I2_O)        0.105     8.977 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.410     9.387    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X32Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X32Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[6]/C
                         clock pessimism              0.142    18.203    
                         clock uncertainty           -0.097    18.106    
    SLICE_X32Y108        FDRE (Setup_fdre_C_CE)      -0.136    17.970    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         17.970    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  8.583    

Slack (MET) :             8.583ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.798ns  (logic 4.200ns (53.857%)  route 3.598ns (46.143%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.587     1.589    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y24         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.093 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.158    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.534 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.163     5.697    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X34Y112        LUT2 (Prop_lut2_I0_O)        0.105     5.802 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.521     6.323    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X34Y112        LDCE (SetClr_ldce_CLR_Q)     0.741     7.064 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.325     7.389    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X34Y111        LUT3 (Prop_lut3_I1_O)        0.105     7.494 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.612     8.106    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X33Y108        LUT6 (Prop_lut6_I0_O)        0.264     8.370 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.502     8.872    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X36Y108        LUT3 (Prop_lut3_I2_O)        0.105     8.977 r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.410     9.387    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X32Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X32Y108        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[7]/C
                         clock pessimism              0.142    18.203    
                         clock uncertainty           -0.097    18.106    
    SLICE_X32Y108        FDRE (Setup_fdre_C_CE)      -0.136    17.970    urllc_fifo_sender_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         17.970    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  8.583    

Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 0.590ns (7.920%)  route 6.859ns (92.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 17.986 - 16.667 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.385     1.387    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X49Y26         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDRE (Prop_fdre_C_Q)         0.348     1.735 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=47, routed)          2.586     4.321    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.242     4.563 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[3]_i_1/O
                         net (fo=303, routed)         4.273     8.836    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stream_rst
    SLICE_X22Y13         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.318    17.986    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X22Y13         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[18]/C
                         clock pessimism              0.096    18.083    
                         clock uncertainty           -0.097    17.986    
    SLICE_X22Y13         FDRE (Setup_fdre_C_R)       -0.423    17.563    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         17.563    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  8.726    

Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 0.590ns (7.920%)  route 6.859ns (92.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 17.986 - 16.667 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.385     1.387    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X49Y26         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDRE (Prop_fdre_C_Q)         0.348     1.735 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=47, routed)          2.586     4.321    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.242     4.563 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[3]_i_1/O
                         net (fo=303, routed)         4.273     8.836    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stream_rst
    SLICE_X22Y13         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.318    17.986    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X22Y13         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[4]/C
                         clock pessimism              0.096    18.083    
                         clock uncertainty           -0.097    17.986    
    SLICE_X22Y13         FDRE (Setup_fdre_C_R)       -0.423    17.563    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         17.563    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  8.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1075]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.212ns (52.482%)  route 0.192ns (47.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.561     0.563    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X38Y49         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[111]/Q
                         net (fo=3, routed)           0.192     0.919    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/s_axi_awaddr[14]
    SLICE_X39Y50         LUT3 (Prop_lut3_I2_O)        0.048     0.967 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1075]_i_1/O
                         net (fo=1, routed)           0.000     0.967    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/s_awcmd[1075]
    SLICE_X39Y50         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1075]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.827     0.829    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X39Y50         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1075]/C
                         clock pessimism              0.000     0.829    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.107     0.936    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1075]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.561     0.563    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X33Y41         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][6]/Q
                         net (fo=1, routed)           0.055     0.759    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X32Y41         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.827     0.829    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X32Y41         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.253     0.576    
    SLICE_X32Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.723    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][138]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.559     0.561    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X43Y51         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][138]/Q
                         net (fo=1, routed)           0.055     0.757    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/DIA0
    SLICE_X42Y51         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.827     0.829    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/WCLK
    SLICE_X42Y51         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA/CLK
                         clock pessimism             -0.255     0.574    
    SLICE_X42Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.721    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.589     0.591    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X27Y45         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/Q
                         net (fo=1, routed)           0.055     0.787    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X26Y45         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.857     0.859    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X26Y45         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.255     0.604    
    SLICE_X26Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.751    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.579     0.581    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y51         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/Q
                         net (fo=1, routed)           0.055     0.777    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIA0
    SLICE_X30Y51         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.847     0.849    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X30Y51         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.255     0.594    
    SLICE_X30Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.741    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.588     0.590    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X31Y43         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][6]/Q
                         net (fo=1, routed)           0.055     0.786    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X30Y43         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.856     0.858    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X30Y43         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.255     0.603    
    SLICE_X30Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.750    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.578     0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X67Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y62         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/Q
                         net (fo=1, routed)           0.055     0.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X66Y62         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.846     0.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y62         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.255     0.593    
    SLICE_X66Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.579     0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X67Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/Q
                         net (fo=1, routed)           0.055     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X66Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.848     0.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.256     0.594    
    SLICE_X66Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.559     0.561    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y41         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/Q
                         net (fo=1, routed)           0.055     0.757    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/DIA0
    SLICE_X36Y41         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.826     0.828    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X36Y41         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
                         clock pessimism             -0.254     0.574    
    SLICE_X36Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.721    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.559     0.561    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X39Y42         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.055     0.757    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X38Y42         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.826     0.828    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X38Y42         RAMD32                                       r  urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.254     0.574    
    SLICE_X38Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.721    urllc_fifo_sender_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_urllc_fifo_core_inst_0_clk_static_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         16.667      13.906     RAMB36_X4Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         16.667      13.906     RAMB36_X4Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         16.667      13.906     RAMB36_X4Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         16.667      13.906     RAMB36_X4Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         16.667      13.906     RAMB36_X4Y5      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         16.667      13.906     RAMB36_X4Y5      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         16.667      13.906     RAMB36_X4Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         16.667      13.906     RAMB36_X4Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         16.667      13.906     RAMB36_X5Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         16.667      13.906     RAMB36_X5Y7      <hidden>
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       16.667      83.333     MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X62Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  To Clock:  clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0

Setup :            0  Failing Endpoints,  Worst Slack        9.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.533ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 3.231ns (46.057%)  route 3.784ns (53.943%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 18.060 - 16.667 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.513     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.562     1.564    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y101        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.433     1.997 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/Q
                         net (fo=2, routed)           0.680     2.677    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0[4]
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.108     2.785 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_i_3/O
                         net (fo=2, routed)           0.898     3.683    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_i_3_n_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.267     3.950 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.950    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_i_7_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.407 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.407    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.607 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__1/O[2]
                         net (fo=2, routed)           0.350     4.957    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__1_n_5
    SLICE_X40Y103        LUT3 (Prop_lut3_I0_O)        0.276     5.233 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_1/O
                         net (fo=2, routed)           0.517     5.750    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_1_n_0
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.268     6.018 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_5/O
                         net (fo=1, routed)           0.000     6.018    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_5_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.350 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.350    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.550 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__2/O[2]
                         net (fo=2, routed)           0.611     7.161    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__2_n_5
    SLICE_X45Y103        LUT2 (Prop_lut2_I0_O)        0.253     7.414 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/_T_1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.414    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/_T_1_carry__0_i_5_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.746 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/_T_1_carry__0/CO[3]
                         net (fo=1, routed)           0.729     8.474    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/_T_1
    SLICE_X49Y100        LUT5 (Prop_lut5_I3_O)        0.105     8.579 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_1/O
                         net (fo=1, routed)           0.000     8.579    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.348    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.391    18.060    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                         clock pessimism              0.111    18.171    
                         clock uncertainty           -0.091    18.080    
    SLICE_X49Y100        FDRE (Setup_fdre_C_D)        0.032    18.112    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg
  -------------------------------------------------------------------
                         required time                         18.112    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  9.533    

Slack (MET) :             9.770ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 2.560ns (39.436%)  route 3.931ns (60.564%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 18.062 - 16.667 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.513     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.550     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X51Y101        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.379     1.931 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.674     2.605    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.108     2.713 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.766     3.479    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.275     3.754 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.555     4.310    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.105     4.415 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.415    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.872 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.872    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           1.160     6.296    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.250     6.546 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.546    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.990 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.990    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     7.267 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[3]
                         net (fo=5, routed)           0.776     8.043    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X39Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.348    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.393    18.062    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X39Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/C
                         clock pessimism              0.027    18.089    
                         clock uncertainty           -0.091    17.998    
    SLICE_X39Y104        FDRE (Setup_fdre_C_D)       -0.184    17.814    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]
  -------------------------------------------------------------------
                         required time                         17.814    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  9.770    

Slack (MET) :             9.960ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 2.497ns (39.613%)  route 3.806ns (60.387%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.513     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.550     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X51Y101        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.379     1.931 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.674     2.605    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.108     2.713 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.766     3.479    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.275     3.754 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.555     4.310    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.105     4.415 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.415    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.872 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.872    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           1.160     6.296    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.250     6.546 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.546    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.990 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.990    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     7.204 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[2]
                         net (fo=5, routed)           0.651     7.855    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X43Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.348    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/C
                         clock pessimism              0.027    18.088    
                         clock uncertainty           -0.091    17.997    
    SLICE_X43Y104        FDRE (Setup_fdre_C_D)       -0.181    17.816    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]
  -------------------------------------------------------------------
                         required time                         17.816    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  9.960    

Slack (MET) :             9.962ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 2.552ns (40.608%)  route 3.732ns (59.392%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 18.062 - 16.667 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.513     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.550     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X51Y101        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.379     1.931 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.674     2.605    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.108     2.713 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.766     3.479    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.275     3.754 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.555     4.310    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.105     4.415 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.415    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.872 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.872    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           1.160     6.296    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.250     6.546 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.546    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.990 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.990    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.259 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[1]
                         net (fo=5, routed)           0.577     7.836    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X39Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.348    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.393    18.062    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X39Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/C
                         clock pessimism              0.027    18.089    
                         clock uncertainty           -0.091    17.998    
    SLICE_X39Y104        FDRE (Setup_fdre_C_D)       -0.199    17.799    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]
  -------------------------------------------------------------------
                         required time                         17.799    
                         arrival time                          -7.836    
  -------------------------------------------------------------------
                         slack                                  9.962    

Slack (MET) :             9.991ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 2.552ns (40.894%)  route 3.688ns (59.106%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.513     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.550     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X51Y101        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.379     1.931 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.674     2.605    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.108     2.713 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.766     3.479    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.275     3.754 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.555     4.310    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.105     4.415 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.415    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.872 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.872    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           1.160     6.296    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.250     6.546 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.546    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.990 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.990    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.259 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[1]
                         net (fo=5, routed)           0.533     7.792    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X43Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.348    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/C
                         clock pessimism              0.027    18.088    
                         clock uncertainty           -0.091    17.997    
    SLICE_X43Y104        FDRE (Setup_fdre_C_D)       -0.213    17.784    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]
  -------------------------------------------------------------------
                         required time                         17.784    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  9.991    

Slack (MET) :             10.050ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 2.560ns (40.989%)  route 3.686ns (59.011%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.513     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.550     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X51Y101        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.379     1.931 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.674     2.605    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.108     2.713 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.766     3.479    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.275     3.754 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.555     4.310    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.105     4.415 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.415    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.872 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.872    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           1.160     6.296    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.250     6.546 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.546    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.990 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.990    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     7.267 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[3]
                         net (fo=5, routed)           0.530     7.798    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X42Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.348    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/C
                         clock pessimism              0.027    18.088    
                         clock uncertainty           -0.091    17.997    
    SLICE_X42Y104        FDRE (Setup_fdre_C_D)       -0.149    17.848    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]
  -------------------------------------------------------------------
                         required time                         17.848    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                 10.050    

Slack (MET) :             10.073ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 2.472ns (39.923%)  route 3.720ns (60.077%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.513     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.550     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X51Y101        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.379     1.931 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.674     2.605    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.108     2.713 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.766     3.479    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.275     3.754 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.555     4.310    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.105     4.415 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.415    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.872 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.872    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           1.160     6.296    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.250     6.546 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.546    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.990 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.990    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     7.179 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[0]
                         net (fo=5, routed)           0.565     7.744    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X41Y105        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.348    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X41Y105        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/C
                         clock pessimism              0.027    18.088    
                         clock uncertainty           -0.091    17.997    
    SLICE_X41Y105        FDRE (Setup_fdre_C_D)       -0.180    17.817    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]
  -------------------------------------------------------------------
                         required time                         17.817    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                 10.073    

Slack (MET) :             10.090ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 2.497ns (40.436%)  route 3.678ns (59.564%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 18.062 - 16.667 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.513     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.550     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X51Y101        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.379     1.931 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.674     2.605    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.108     2.713 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.766     3.479    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.275     3.754 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.555     4.310    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.105     4.415 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.415    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.872 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.872    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           1.160     6.296    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.250     6.546 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.546    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.990 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.990    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     7.204 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[2]
                         net (fo=5, routed)           0.523     7.727    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X39Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.348    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.393    18.062    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X39Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/C
                         clock pessimism              0.027    18.089    
                         clock uncertainty           -0.091    17.998    
    SLICE_X39Y104        FDRE (Setup_fdre_C_D)       -0.181    17.817    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]
  -------------------------------------------------------------------
                         required time                         17.817    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                 10.090    

Slack (MET) :             10.109ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 2.560ns (41.612%)  route 3.592ns (58.388%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.513     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.550     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X51Y101        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.379     1.931 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.674     2.605    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.108     2.713 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.766     3.479    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.275     3.754 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.555     4.310    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.105     4.415 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.415    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.872 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.872    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           1.160     6.296    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.250     6.546 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.546    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.990 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.990    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     7.267 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[3]
                         net (fo=5, routed)           0.437     7.704    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X43Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.348    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/C
                         clock pessimism              0.027    18.088    
                         clock uncertainty           -0.091    17.997    
    SLICE_X43Y104        FDRE (Setup_fdre_C_D)       -0.184    17.813    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]
  -------------------------------------------------------------------
                         required time                         17.813    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                 10.109    

Slack (MET) :             10.110ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 2.472ns (40.330%)  route 3.657ns (59.670%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 18.062 - 16.667 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.513     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.550     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X51Y101        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.379     1.931 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.674     2.605    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X45Y100        LUT3 (Prop_lut3_I0_O)        0.108     2.713 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.766     3.479    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.275     3.754 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.555     4.310    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.105     4.415 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.415    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.872 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.872    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           1.160     6.296    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.250     6.546 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.546    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.990 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.990    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     7.179 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[0]
                         net (fo=5, routed)           0.502     7.681    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X39Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.348    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.393    18.062    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X39Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/C
                         clock pessimism              0.027    18.089    
                         clock uncertainty           -0.091    17.998    
    SLICE_X39Y103        FDRE (Setup_fdre_C_D)       -0.206    17.792    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]
  -------------------------------------------------------------------
                         required time                         17.792    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                 10.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.578     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.555     0.557    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X51Y97         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.753    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X51Y97         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.844     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.823     0.825    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X51Y97         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.268     0.557    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.075     0.632    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.578     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.555     0.557    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X51Y97         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     0.763    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/p_1_in
    SLICE_X51Y97         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.844     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.823     0.825    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X51Y97         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.078     0.635    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.578     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.555     0.557    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y98         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.776    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X50Y98         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.844     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.823     0.825    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y98         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.268     0.557    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.060     0.617    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.187ns (34.734%)  route 0.351ns (65.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.578     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.637     0.639    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X51Y101        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     0.780 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.351     1.131    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X49Y100        LUT5 (Prop_lut5_I1_O)        0.046     1.177 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.177    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt[0]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.844     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.913     0.915    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
                         clock pessimism             -0.009     0.906    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.011    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.226ns (81.835%)  route 0.050ns (18.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.578     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.555     0.557    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X51Y97         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.128     0.685 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.050     0.735    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X51Y97         LUT5 (Prop_lut5_I4_O)        0.098     0.833 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     0.833    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X51Y97         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.844     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.823     0.825    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X51Y97         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.268     0.557    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.092     0.649    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.717%)  route 0.111ns (37.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.578     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.554     0.556    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X51Y96         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.111     0.807    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.045     0.852 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     0.852    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/p_3_out[2]
    SLICE_X52Y95         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.844     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.822     0.824    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X52Y95         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.252     0.572    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.092     0.664    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.152%)  route 0.139ns (42.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.578     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.554     0.556    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X51Y95         FDSE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDSE (Prop_fdse_C_Q)         0.141     0.697 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.139     0.836    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/Pr_out
    SLICE_X50Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.881 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000     0.881    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ_n_4
    SLICE_X50Y95         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.844     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.822     0.824    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/slowest_sync_clk
    SLICE_X50Y95         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism             -0.255     0.569    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.120     0.689    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.997%)  route 0.114ns (38.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.578     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.555     0.557    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X51Y97         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.114     0.812    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_asr
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.045     0.857 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.857    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_int0__0
    SLICE_X51Y96         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.844     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.822     0.824    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X51Y96         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.252     0.572    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091     0.663    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.965%)  route 0.123ns (37.035%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.578     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.555     0.557    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y98         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.123     0.844    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_out
    SLICE_X50Y96         LUT5 (Prop_lut5_I3_O)        0.045     0.889 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     0.889    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X50Y96         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.844     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.822     0.824    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y96         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.252     0.572    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.120     0.692    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.553%)  route 0.126ns (40.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.578     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.554     0.556    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X52Y95         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     0.697 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.126     0.823    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/p_0_in
    SLICE_X51Y95         LUT2 (Prop_lut2_I1_O)        0.045     0.868 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     0.868    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/Core_i_1_n_0
    SLICE_X51Y95         FDSE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.844     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.822     0.824    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X51Y95         FDSE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/Core_reg/C
                         clock pessimism             -0.252     0.572    
    SLICE_X51Y95         FDSE (Hold_fdse_C_D)         0.091     0.663    urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         16.667      15.074     BUFGCTRL_X0Y2    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X49Y100    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X52Y102    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X51Y103    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X51Y104    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X52Y104    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X51Y104    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X52Y104    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X51Y101    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X50Y97     urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X50Y97     urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y100    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y100    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X52Y102    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X52Y102    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y103    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y103    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y104    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y104    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X50Y97     urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X50Y97     urllc_fifo_sender_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y100    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y100    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X52Y102    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X52Y102    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y103    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y103    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y104    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y104    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_urllc_fifo_core_inst_0_clk_dynamic_0
  To Clock:  clkfbout_urllc_fifo_core_inst_0_clk_dynamic_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_urllc_fifo_core_inst_0_clk_dynamic_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.667      15.074     BUFGCTRL_X0Y3    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.667      83.333     MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_urllc_fifo_core_inst_0_clk_static_0
  To Clock:  clkfbout_urllc_fifo_core_inst_0_clk_static_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_urllc_fifo_core_inst_0_clk_static_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y4    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_inst_0_clk_static_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.496ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.496ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.007ns  (logic 0.398ns (39.529%)  route 0.609ns (60.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X92Y64         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.609     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X96Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X96Y64         FDCE (Setup_fdce_C_D)       -0.164    16.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.503    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 15.496    

Slack (MET) :             15.617ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.894ns  (logic 0.398ns (44.542%)  route 0.496ns (55.458%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X90Y64         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.496     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X94Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X94Y64         FDCE (Setup_fdce_C_D)       -0.156    16.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.511    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                 15.617    

Slack (MET) :             15.671ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.824ns  (logic 0.348ns (42.257%)  route 0.476ns (57.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.476     0.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X66Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X66Y63         FDCE (Setup_fdce_C_D)       -0.172    16.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.495    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                 15.671    

Slack (MET) :             15.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.905ns  (logic 0.433ns (47.849%)  route 0.472ns (52.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X90Y64         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.472     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X92Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X92Y65         FDCE (Setup_fdce_C_D)       -0.033    16.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.634    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 15.729    

Slack (MET) :             15.758ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.746ns  (logic 0.348ns (46.627%)  route 0.398ns (53.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.398     0.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X62Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X62Y63         FDCE (Setup_fdce_C_D)       -0.163    16.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.504    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                 15.758    

Slack (MET) :             15.858ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.734ns  (logic 0.379ns (51.607%)  route 0.355ns (48.393%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.355     0.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X63Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X63Y64         FDCE (Setup_fdce_C_D)       -0.075    16.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.592    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                 15.858    

Slack (MET) :             15.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.757ns  (logic 0.379ns (50.039%)  route 0.378ns (49.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.378     0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X62Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X62Y63         FDCE (Setup_fdce_C_D)       -0.033    16.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.634    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 15.877    

Slack (MET) :             15.885ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.749ns  (logic 0.379ns (50.575%)  route 0.370ns (49.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X93Y64         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.370     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X94Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X94Y64         FDCE (Setup_fdce_C_D)       -0.033    16.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.634    
                         arrival time                          -0.749    
  -------------------------------------------------------------------
                         slack                                 15.885    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_urllc_fifo_core_inst_0_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       32.081ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.081ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.712ns  (logic 0.348ns (48.907%)  route 0.364ns (51.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X63Y64         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.364     0.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X64Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y64         FDCE (Setup_fdce_C_D)       -0.207    32.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.793    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                 32.081    

Slack (MET) :             32.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.705ns  (logic 0.348ns (49.379%)  route 0.357ns (50.621%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X63Y64         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.357     0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X64Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y64         FDCE (Setup_fdce_C_D)       -0.208    32.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.792    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                 32.087    

Slack (MET) :             32.094ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.747ns  (logic 0.398ns (53.295%)  route 0.349ns (46.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X92Y65         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.349     0.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X92Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X92Y64         FDCE (Setup_fdce_C_D)       -0.159    32.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.841    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 32.094    

Slack (MET) :             32.096ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.694ns  (logic 0.348ns (50.148%)  route 0.346ns (49.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X93Y65         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.346     0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X93Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X93Y64         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 32.096    

Slack (MET) :             32.129ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.796ns  (logic 0.433ns (54.390%)  route 0.363ns (45.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.363     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X64Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y63         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                 32.129    

Slack (MET) :             32.144ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.781ns  (logic 0.379ns (48.543%)  route 0.402ns (51.457%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X93Y65         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.402     0.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X93Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X93Y64         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                 32.144    

Slack (MET) :             32.149ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.818ns  (logic 0.433ns (52.918%)  route 0.385ns (47.082%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X92Y65         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.385     0.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X92Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X92Y64         FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                 32.149    

Slack (MET) :             32.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.751ns  (logic 0.379ns (50.459%)  route 0.372ns (49.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X63Y64         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.372     0.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X64Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y64         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                 32.174    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  To Clock:  clk_out1_urllc_fifo_core_inst_0_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       10.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.638ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.799ns (37.481%)  route 3.001ns (62.519%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 17.945 - 16.667 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.513     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.559     1.561    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.379     1.940 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.782     2.722    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.126     2.848 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.447     3.294    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.286     3.580 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.500     4.080    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2_n_0
    SLICE_X50Y94         LDCE (SetClr_ldce_CLR_Q)     0.903     4.983 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC/Q
                         net (fo=1, routed)           0.235     5.217    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_n_0
    SLICE_X50Y93         LUT3 (Prop_lut3_I1_O)        0.105     5.322 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_out[0]_INST_0/O
                         net (fo=2, routed)           1.038     6.361    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X2Y18         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.277    17.945    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y18         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    17.945    
                         clock uncertainty           -0.306    17.640    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641    16.999    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         16.999    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                 10.638    

Slack (MET) :             10.681ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.799ns (37.816%)  route 2.958ns (62.184%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 17.945 - 16.667 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.513     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.559     1.561    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.379     1.940 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.782     2.722    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.126     2.848 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.447     3.294    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.286     3.580 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.500     4.080    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2_n_0
    SLICE_X50Y94         LDCE (SetClr_ldce_CLR_Q)     0.903     4.983 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC/Q
                         net (fo=1, routed)           0.235     5.217    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_n_0
    SLICE_X50Y93         LUT3 (Prop_lut3_I1_O)        0.105     5.322 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_out[0]_INST_0/O
                         net (fo=2, routed)           0.996     6.318    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X2Y19         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.277    17.945    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y19         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    17.945    
                         clock uncertainty           -0.306    17.640    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641    16.999    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         16.999    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                 10.681    

Slack (MET) :             14.041ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.788ns (38.247%)  route 1.272ns (61.753%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 17.896 - 16.667 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.513     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.559     1.561    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.379     1.940 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.782     2.722    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.126     2.848 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.491     3.338    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X50Y93         LUT5 (Prop_lut5_I0_O)        0.283     3.621 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad[0]_C_i_1/O
                         net (fo=1, routed)           0.000     3.621    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad[0]_C_i_1_n_0
    SLICE_X50Y93         FDCE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.227    17.896    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X50Y93         FDCE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/C
                         clock pessimism              0.000    17.896    
                         clock uncertainty           -0.306    17.590    
    SLICE_X50Y93         FDCE (Setup_fdce_C_D)        0.072    17.662    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C
  -------------------------------------------------------------------
                         required time                         17.662    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                 14.041    

Slack (MET) :             14.101ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.505ns (29.654%)  route 1.198ns (70.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 17.896 - 16.667 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.513     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.559     1.561    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.379     1.940 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.782     2.722    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.126     2.848 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.416     3.264    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X51Y93         FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.227    17.896    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X51Y93         FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/C
                         clock pessimism              0.000    17.896    
                         clock uncertainty           -0.306    17.590    
    SLICE_X51Y93         FDPE (Setup_fdpe_C_D)       -0.225    17.365    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                 14.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.188ns (25.790%)  route 0.541ns (74.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.578     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.640     0.642    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.355     1.138    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.047     1.185 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.186     1.371    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X51Y93         FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.822     0.824    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X51Y93         FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.306     1.130    
    SLICE_X51Y93         FDPE (Hold_fdpe_C_D)        -0.003     1.127    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.306ns (35.079%)  route 0.566ns (64.921%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.578     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.640     0.642    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.355     1.138    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.047     1.185 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.212     1.396    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X50Y93         LUT5 (Prop_lut5_I0_O)        0.118     1.514 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad[0]_C_i_1/O
                         net (fo=1, routed)           0.000     1.514    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad[0]_C_i_1_n_0
    SLICE_X50Y93         FDCE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.822     0.824    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X50Y93         FDCE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.306     1.130    
    SLICE_X50Y93         FDCE (Hold_fdce_C_D)         0.120     1.250    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             1.243ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.645ns (31.141%)  route 1.426ns (68.859%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.578     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.640     0.642    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     0.783 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.355     1.138    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.047     1.185 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.214     1.398    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.121     1.519 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.236     1.755    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2_n_0
    SLICE_X50Y94         LDCE (SetClr_ldce_CLR_Q)     0.291     2.046 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC/Q
                         net (fo=1, routed)           0.109     2.155    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_n_0
    SLICE_X50Y93         LUT3 (Prop_lut3_I1_O)        0.045     2.200 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_out[0]_INST_0/O
                         net (fo=2, routed)           0.514     2.713    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X2Y19         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.867     0.869    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y19         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.306     1.174    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.470    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_0_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.645ns (29.878%)  route 1.514ns (70.122%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.578     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.640     0.642    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     0.783 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.355     1.138    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.047     1.185 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.214     1.398    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.121     1.519 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.236     1.755    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2_n_0
    SLICE_X50Y94         LDCE (SetClr_ldce_CLR_Q)     0.291     2.046 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC/Q
                         net (fo=1, routed)           0.109     2.155    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_n_0
    SLICE_X50Y93         LUT3 (Prop_lut3_I1_O)        0.045     2.200 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_out[0]_INST_0/O
                         net (fo=2, routed)           0.601     2.801    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X2Y18         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.866     0.868    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y18         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.306     1.173    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.469    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  1.332    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_inst_0_clk_static_0
  To Clock:  clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0

Setup :            0  Failing Endpoints,  Worst Slack        8.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.835ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 2.577ns (35.049%)  route 4.776ns (64.951%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 18.062 - 16.667 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.389     1.391    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.379     1.770 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          1.518     3.288    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y100        LUT3 (Prop_lut3_I2_O)        0.125     3.413 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.766     4.179    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.275     4.454 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.555     5.010    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.105     5.115 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.115    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.572 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.572    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.837 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           1.160     6.996    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.250     7.246 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.246    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.690 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.690    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     7.967 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[3]
                         net (fo=5, routed)           0.776     8.744    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X39Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.348    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.393    18.062    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X39Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/C
                         clock pessimism              0.000    18.062    
                         clock uncertainty           -0.299    17.763    
    SLICE_X39Y104        FDRE (Setup_fdre_C_D)       -0.184    17.579    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]
  -------------------------------------------------------------------
                         required time                         17.579    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  8.835    

Slack (MET) :             9.025ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.165ns  (logic 2.514ns (35.089%)  route 4.651ns (64.911%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.389     1.391    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.379     1.770 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          1.518     3.288    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y100        LUT3 (Prop_lut3_I2_O)        0.125     3.413 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.766     4.179    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.275     4.454 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.555     5.010    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.105     5.115 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.115    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.572 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.572    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.837 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           1.160     6.996    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.250     7.246 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.246    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.690 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.690    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     7.904 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[2]
                         net (fo=5, routed)           0.651     8.556    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X43Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.348    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/C
                         clock pessimism              0.000    18.061    
                         clock uncertainty           -0.299    17.762    
    SLICE_X43Y104        FDRE (Setup_fdre_C_D)       -0.181    17.581    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]
  -------------------------------------------------------------------
                         required time                         17.581    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  9.025    

Slack (MET) :             9.028ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 2.569ns (35.953%)  route 4.577ns (64.047%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 18.062 - 16.667 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.389     1.391    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.379     1.770 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          1.518     3.288    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y100        LUT3 (Prop_lut3_I2_O)        0.125     3.413 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.766     4.179    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.275     4.454 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.555     5.010    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.105     5.115 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.115    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.572 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.572    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.837 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           1.160     6.996    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.250     7.246 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.246    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.690 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.690    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.959 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[1]
                         net (fo=5, routed)           0.577     8.537    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X39Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.348    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.393    18.062    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X39Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/C
                         clock pessimism              0.000    18.062    
                         clock uncertainty           -0.299    17.763    
    SLICE_X39Y104        FDRE (Setup_fdre_C_D)       -0.199    17.564    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]
  -------------------------------------------------------------------
                         required time                         17.564    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  9.028    

Slack (MET) :             9.056ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 2.569ns (36.175%)  route 4.533ns (63.825%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.389     1.391    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.379     1.770 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          1.518     3.288    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y100        LUT3 (Prop_lut3_I2_O)        0.125     3.413 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.766     4.179    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.275     4.454 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.555     5.010    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.105     5.115 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.115    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.572 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.572    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.837 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           1.160     6.996    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.250     7.246 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.246    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.690 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.690    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.959 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[1]
                         net (fo=5, routed)           0.533     8.493    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X43Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.348    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/C
                         clock pessimism              0.000    18.061    
                         clock uncertainty           -0.299    17.762    
    SLICE_X43Y104        FDRE (Setup_fdre_C_D)       -0.213    17.549    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]
  -------------------------------------------------------------------
                         required time                         17.549    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  9.056    

Slack (MET) :             9.115ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 2.577ns (36.261%)  route 4.530ns (63.739%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.389     1.391    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.379     1.770 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          1.518     3.288    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y100        LUT3 (Prop_lut3_I2_O)        0.125     3.413 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.766     4.179    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.275     4.454 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.555     5.010    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.105     5.115 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.115    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.572 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.572    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.837 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           1.160     6.996    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.250     7.246 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.246    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.690 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.690    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     7.967 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[3]
                         net (fo=5, routed)           0.530     8.498    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X42Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.348    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/C
                         clock pessimism              0.000    18.061    
                         clock uncertainty           -0.299    17.762    
    SLICE_X42Y104        FDRE (Setup_fdre_C_D)       -0.149    17.613    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]
  -------------------------------------------------------------------
                         required time                         17.613    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  9.115    

Slack (MET) :             9.138ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 2.489ns (35.290%)  route 4.564ns (64.710%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.389     1.391    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.379     1.770 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          1.518     3.288    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y100        LUT3 (Prop_lut3_I2_O)        0.125     3.413 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.766     4.179    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.275     4.454 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.555     5.010    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.105     5.115 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.115    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.572 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.572    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.837 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           1.160     6.996    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.250     7.246 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.246    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.690 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.690    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     7.879 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[0]
                         net (fo=5, routed)           0.565     8.444    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X41Y105        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.348    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X41Y105        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/C
                         clock pessimism              0.000    18.061    
                         clock uncertainty           -0.299    17.762    
    SLICE_X41Y105        FDRE (Setup_fdre_C_D)       -0.180    17.582    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]
  -------------------------------------------------------------------
                         required time                         17.582    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  9.138    

Slack (MET) :             9.155ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 2.514ns (35.729%)  route 4.522ns (64.271%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 18.062 - 16.667 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.389     1.391    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.379     1.770 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          1.518     3.288    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y100        LUT3 (Prop_lut3_I2_O)        0.125     3.413 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.766     4.179    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.275     4.454 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.555     5.010    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.105     5.115 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.115    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.572 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.572    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.837 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           1.160     6.996    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.250     7.246 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.246    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.690 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.690    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     7.904 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[2]
                         net (fo=5, routed)           0.523     8.427    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X39Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.348    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.393    18.062    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X39Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/C
                         clock pessimism              0.000    18.062    
                         clock uncertainty           -0.299    17.763    
    SLICE_X39Y104        FDRE (Setup_fdre_C_D)       -0.181    17.582    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]
  -------------------------------------------------------------------
                         required time                         17.582    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                  9.155    

Slack (MET) :             9.174ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 2.577ns (36.745%)  route 4.436ns (63.255%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.389     1.391    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.379     1.770 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          1.518     3.288    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y100        LUT3 (Prop_lut3_I2_O)        0.125     3.413 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.766     4.179    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.275     4.454 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.555     5.010    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.105     5.115 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.115    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.572 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.572    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.837 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           1.160     6.996    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.250     7.246 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.246    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.690 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.690    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     7.967 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[3]
                         net (fo=5, routed)           0.437     8.404    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X43Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.348    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/C
                         clock pessimism              0.000    18.061    
                         clock uncertainty           -0.299    17.762    
    SLICE_X43Y104        FDRE (Setup_fdre_C_D)       -0.184    17.578    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]
  -------------------------------------------------------------------
                         required time                         17.578    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  9.174    

Slack (MET) :             9.176ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 2.489ns (35.606%)  route 4.501ns (64.394%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 18.062 - 16.667 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.389     1.391    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.379     1.770 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          1.518     3.288    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y100        LUT3 (Prop_lut3_I2_O)        0.125     3.413 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.766     4.179    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.275     4.454 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.555     5.010    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.105     5.115 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.115    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.572 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.572    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.837 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           1.160     6.996    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.250     7.246 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.246    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.690 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.690    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     7.879 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[0]
                         net (fo=5, routed)           0.502     8.381    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X39Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.348    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.393    18.062    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X39Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/C
                         clock pessimism              0.000    18.062    
                         clock uncertainty           -0.299    17.763    
    SLICE_X39Y103        FDRE (Setup_fdre_C_D)       -0.206    17.557    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]
  -------------------------------------------------------------------
                         required time                         17.557    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  9.176    

Slack (MET) :             9.198ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 2.514ns (35.802%)  route 4.508ns (64.198%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.389     1.391    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.379     1.770 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          1.518     3.288    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y100        LUT3 (Prop_lut3_I2_O)        0.125     3.413 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.766     4.179    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.275     4.454 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.555     5.010    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.105     5.115 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.115    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.572 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.572    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.837 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           1.160     6.996    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I3_O)        0.250     7.246 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.246    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.690 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.690    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     7.904 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[2]
                         net (fo=5, routed)           0.509     8.413    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X42Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.348    18.016    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y104        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/C
                         clock pessimism              0.000    18.061    
                         clock uncertainty           -0.299    17.762    
    SLICE_X42Y104        FDRE (Setup_fdre_C_D)       -0.151    17.611    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]
  -------------------------------------------------------------------
                         required time                         17.611    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  9.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.185ns (19.318%)  route 0.773ns (80.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.557     0.559    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          0.773     1.472    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X49Y100        LUT5 (Prop_lut5_I0_O)        0.044     1.516 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.516    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt[0]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.844     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.913     0.915    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.299     1.214    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.319    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.252ns (26.076%)  route 0.714ns (73.924%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.557     0.559    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          0.714     1.414    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X44Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.459 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.459    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_5_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.525 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry/O[2]
                         net (fo=5, routed)           0.000     1.525    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[2]
    SLICE_X44Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.844     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.913     0.915    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X44Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.299     1.214    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.102     1.316    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.256ns (25.875%)  route 0.733ns (74.125%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.557     0.559    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          0.733     1.433    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X44Y100        LUT4 (Prop_lut4_I0_O)        0.045     1.478 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.478    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_7_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.548 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry/O[0]
                         net (fo=5, routed)           0.000     1.548    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[0]
    SLICE_X44Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.844     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.913     0.915    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X44Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[0]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.299     1.214    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.102     1.316    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.292ns (28.477%)  route 0.733ns (71.523%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.557     0.559    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          0.733     1.433    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X44Y100        LUT4 (Prop_lut4_I0_O)        0.045     1.478 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.478    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_7_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.584 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry/O[1]
                         net (fo=5, routed)           0.000     1.584    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[1]
    SLICE_X44Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.844     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.913     0.915    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X44Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.299     1.214    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.102     1.316    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.426ns (34.978%)  route 0.792ns (65.022%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.557     0.559    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          0.514     1.214    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X46Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.259 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_5/O
                         net (fo=1, routed)           0.000     1.259    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_5_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.325 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry/O[1]
                         net (fo=3, routed)           0.278     1.603    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_n_6
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.108     1.711 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry_i_7/O
                         net (fo=1, routed)           0.000     1.711    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry_i_7_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.777 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry/O[1]
                         net (fo=5, routed)           0.000     1.777    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[5]
    SLICE_X42Y101        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.844     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.913     0.915    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y101        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[5]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.299     1.214    
    SLICE_X42Y101        FDRE (Hold_fdre_C_D)         0.130     1.344    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.430ns (35.191%)  route 0.792ns (64.809%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.557     0.559    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          0.514     1.214    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X46Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.259 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_5/O
                         net (fo=1, routed)           0.000     1.259    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_5_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.325 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry/O[1]
                         net (fo=3, routed)           0.278     1.603    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_n_6
    SLICE_X42Y101        LUT5 (Prop_lut5_I3_O)        0.108     1.711 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry_i_8/O
                         net (fo=1, routed)           0.000     1.711    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry_i_8_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.781 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry/O[0]
                         net (fo=5, routed)           0.000     1.781    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[4]
    SLICE_X42Y101        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.844     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.913     0.915    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y101        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.299     1.214    
    SLICE_X42Y101        FDRE (Hold_fdre_C_D)         0.130     1.344    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.425ns (34.163%)  route 0.819ns (65.837%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.557     0.559    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          0.610     1.310    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.355 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__55_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.355    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__55_carry__0_i_4_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.418 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__55_carry__0/O[3]
                         net (fo=2, routed)           0.209     1.627    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__55_carry__0_n_4
    SLICE_X42Y103        LUT4 (Prop_lut4_I2_O)        0.110     1.737 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.737    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1_i_4_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.803 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[1]
                         net (fo=5, routed)           0.000     1.803    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X42Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.844     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.912     0.914    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y103        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[13]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.299     1.213    
    SLICE_X42Y103        FDRE (Hold_fdre_C_D)         0.130     1.343    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.563ns (45.093%)  route 0.686ns (54.907%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.557     0.559    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          0.514     1.214    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X46Y100        LUT5 (Prop_lut5_I4_O)        0.047     1.261 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_2/O
                         net (fo=1, routed)           0.000     1.261    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_2_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     1.372 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry/CO[3]
                         net (fo=1, routed)           0.000     1.372    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.462 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry__0/O[1]
                         net (fo=3, routed)           0.172     1.633    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry__0_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I1_O)        0.108     1.741 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.741    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.807 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/O[1]
                         net (fo=5, routed)           0.000     1.807    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[9]
    SLICE_X42Y102        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.844     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.913     0.915    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y102        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[9]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.299     1.214    
    SLICE_X42Y102        FDRE (Hold_fdre_C_D)         0.130     1.344    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.567ns (45.413%)  route 0.682ns (54.587%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.557     0.559    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          0.514     1.214    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X46Y100        LUT5 (Prop_lut5_I4_O)        0.047     1.261 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_2/O
                         net (fo=1, routed)           0.000     1.261    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_2_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     1.372 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry/CO[3]
                         net (fo=1, routed)           0.000     1.372    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.462 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry__0/O[1]
                         net (fo=3, routed)           0.168     1.629    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry__0_n_6
    SLICE_X42Y102        LUT6 (Prop_lut6_I4_O)        0.108     1.737 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.737    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_8_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.807 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/O[0]
                         net (fo=5, routed)           0.000     1.807    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[8]
    SLICE_X42Y102        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.844     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.913     0.915    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y102        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[8]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.299     1.214    
    SLICE_X42Y102        FDRE (Hold_fdre_C_D)         0.130     1.344    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.425ns (33.859%)  route 0.830ns (66.141%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.557     0.559    urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  urllc_fifo_sender_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          0.511     1.211    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X46Y100        LUT4 (Prop_lut4_I2_O)        0.045     1.256 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_6/O
                         net (fo=1, routed)           0.000     1.256    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_6_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.326 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry/O[0]
                         net (fo=3, routed)           0.319     1.645    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_n_7
    SLICE_X42Y101        LUT6 (Prop_lut6_I2_O)        0.105     1.750 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry_i_5/O
                         net (fo=1, routed)           0.000     1.750    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry_i_5_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.814 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry/O[3]
                         net (fo=5, routed)           0.000     1.814    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[7]
    SLICE_X42Y101        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.844     0.846    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.913     0.915    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y101        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[7]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.299     1.214    
    SLICE_X42Y101        FDRE (Hold_fdre_C_D)         0.130     1.344    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.470    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_urllc_fifo_core_inst_0_clk_static_0
  To Clock:  clk_out1_urllc_fifo_core_inst_0_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       10.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.567ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 2.999ns (54.660%)  route 2.488ns (45.340%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.446     1.448    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y9          RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     3.952 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.017    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.393 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           2.114     6.507    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[5]
    SLICE_X37Y108        LUT2 (Prop_lut2_I0_O)        0.119     6.626 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.308     6.934    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_1_n_0
    SLICE_X36Y108        FDPE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X36Y108        FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_P/C
                         clock pessimism              0.000    18.061    
                         clock uncertainty           -0.097    17.964    
    SLICE_X36Y108        FDPE (Recov_fdpe_C_PRE)     -0.462    17.502    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_P
  -------------------------------------------------------------------
                         required time                         17.502    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                 10.567    

Slack (MET) :             10.718ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 2.985ns (54.603%)  route 2.482ns (45.397%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.446     1.448    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y9          RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     3.952 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.017    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.393 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           2.114     6.507    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[5]
    SLICE_X37Y108        LUT2 (Prop_lut2_I0_O)        0.105     6.612 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.302     6.914    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_2_n_0
    SLICE_X37Y108        FDCE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.392    18.061    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X37Y108        FDCE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_C/C
                         clock pessimism              0.000    18.061    
                         clock uncertainty           -0.097    17.964    
    SLICE_X37Y108        FDCE (Recov_fdce_C_CLR)     -0.331    17.633    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_C
  -------------------------------------------------------------------
                         required time                         17.633    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                 10.718    

Slack (MET) :             10.832ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 3.004ns (59.316%)  route 2.060ns (40.684%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 18.057 - 16.667 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.635     1.637    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y24         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.141 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.206    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.582 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.326     5.908    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[2]
    SLICE_X40Y113        LUT2 (Prop_lut2_I0_O)        0.124     6.032 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.669     6.701    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_1_n_0
    SLICE_X40Y113        FDPE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.388    18.057    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X40Y113        FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_P/C
                         clock pessimism              0.027    18.084    
                         clock uncertainty           -0.097    17.987    
    SLICE_X40Y113        FDPE (Recov_fdpe_C_PRE)     -0.454    17.533    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_P
  -------------------------------------------------------------------
                         required time                         17.533    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                 10.832    

Slack (MET) :             11.070ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 3.004ns (62.416%)  route 1.809ns (37.584%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.650     1.652    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y20         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.156 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.221    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.597 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.325     5.922    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[4]
    SLICE_X45Y108        LUT2 (Prop_lut2_I0_O)        0.124     6.046 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.419     6.465    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC_i_1_n_0
    SLICE_X46Y108        FDPE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X46Y108        FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_P/C
                         clock pessimism              0.027    18.086    
                         clock uncertainty           -0.097    17.989    
    SLICE_X46Y108        FDPE (Recov_fdpe_C_PRE)     -0.454    17.535    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_P
  -------------------------------------------------------------------
                         required time                         17.535    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                 11.070    

Slack (MET) :             11.087ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 2.999ns (62.483%)  route 1.801ns (37.517%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.646     1.648    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y22         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.152 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.217    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.593 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.230     5.823    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[6]
    SLICE_X47Y109        LUT2 (Prop_lut2_I0_O)        0.119     5.942 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.505     6.447    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC_i_1_n_0
    SLICE_X46Y109        FDPE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X46Y109        FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_P/C
                         clock pessimism              0.027    18.086    
                         clock uncertainty           -0.097    17.989    
    SLICE_X46Y109        FDPE (Recov_fdpe_C_PRE)     -0.454    17.535    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_P
  -------------------------------------------------------------------
                         required time                         17.535    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                 11.087    

Slack (MET) :             11.142ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 3.005ns (61.497%)  route 1.881ns (38.503%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 18.058 - 16.667 ) 
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.591     1.593    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y26         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.097 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.162    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.538 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.544     6.082    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[1]
    SLICE_X36Y112        LUT2 (Prop_lut2_I0_O)        0.125     6.207 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.272     6.479    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_1_n_0
    SLICE_X36Y113        FDPE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.389    18.058    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X36Y113        FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_P/C
                         clock pessimism              0.111    18.169    
                         clock uncertainty           -0.097    18.072    
    SLICE_X36Y113        FDPE (Recov_fdpe_C_PRE)     -0.451    17.621    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_P
  -------------------------------------------------------------------
                         required time                         17.621    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                 11.142    

Slack (MET) :             11.144ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 2.985ns (59.645%)  route 2.020ns (40.355%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.591     1.593    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y26         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.097 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.162    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.538 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.544     6.082    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[1]
    SLICE_X36Y112        LUT2 (Prop_lut2_I0_O)        0.105     6.187 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.410     6.597    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_2_n_0
    SLICE_X37Y112        FDCE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X37Y112        FDCE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_C/C
                         clock pessimism              0.111    18.170    
                         clock uncertainty           -0.097    18.073    
    SLICE_X37Y112        FDCE (Recov_fdce_C_CLR)     -0.331    17.742    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_C
  -------------------------------------------------------------------
                         required time                         17.742    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                 11.144    

Slack (MET) :             11.176ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 2.995ns (61.855%)  route 1.847ns (38.145%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 18.058 - 16.667 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.598     1.600    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y22         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.104 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.169    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.545 f  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.276     5.821    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[3]
    SLICE_X43Y109        LUT2 (Prop_lut2_I0_O)        0.115     5.936 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.506     6.442    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC_i_1_n_0
    SLICE_X44Y110        FDPE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.389    18.058    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X44Y110        FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_P/C
                         clock pessimism              0.111    18.169    
                         clock uncertainty           -0.097    18.072    
    SLICE_X44Y110        FDPE (Recov_fdpe_C_PRE)     -0.454    17.618    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_P
  -------------------------------------------------------------------
                         required time                         17.618    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 11.176    

Slack (MET) :             11.209ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 2.985ns (62.174%)  route 1.816ns (37.826%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.646     1.648    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y22         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.152 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.217    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.593 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.230     5.823    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[6]
    SLICE_X47Y109        LUT2 (Prop_lut2_I0_O)        0.105     5.928 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.521     6.449    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC_i_2_n_0
    SLICE_X45Y109        FDCE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X45Y109        FDCE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_C/C
                         clock pessimism              0.027    18.086    
                         clock uncertainty           -0.097    17.989    
    SLICE_X45Y109        FDCE (Recov_fdce_C_CLR)     -0.331    17.658    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_C
  -------------------------------------------------------------------
                         required time                         17.658    
                         arrival time                          -6.449    
  -------------------------------------------------------------------
                         slack                                 11.209    

Slack (MET) :             11.219ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_C/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 2.985ns (62.349%)  route 1.803ns (37.651%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.650     1.652    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y20         RAMB36E1                                     r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.156 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.221    urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.597 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.325     5.922    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[4]
    SLICE_X45Y108        LUT2 (Prop_lut2_I0_O)        0.105     6.027 f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.412     6.439    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC_i_2_n_0
    SLICE_X44Y108        FDCE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.390    18.059    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X44Y108        FDCE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_C/C
                         clock pessimism              0.027    18.086    
                         clock uncertainty           -0.097    17.989    
    SLICE_X44Y108        FDCE (Recov_fdce_C_CLR)     -0.331    17.658    urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_C
  -------------------------------------------------------------------
                         required time                         17.658    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                 11.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.701%)  route 0.168ns (54.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.577     0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X66Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.845     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.253     0.594    
    SLICE_X66Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.701%)  route 0.168ns (54.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.577     0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X66Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.845     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.253     0.594    
    SLICE_X66Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.701%)  route 0.168ns (54.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.577     0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X66Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.845     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.253     0.594    
    SLICE_X66Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.701%)  route 0.168ns (54.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.577     0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X66Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.845     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.253     0.594    
    SLICE_X66Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.701%)  route 0.168ns (54.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.577     0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X66Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.845     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.253     0.594    
    SLICE_X66Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.701%)  route 0.168ns (54.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.577     0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X66Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.845     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.253     0.594    
    SLICE_X66Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.172%)  route 0.123ns (42.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.604     0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDPE (Prop_fdpe_C_Q)         0.164     0.770 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.123     0.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X91Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.873     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X91Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.254     0.621    
    SLICE_X91Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.172%)  route 0.123ns (42.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.604     0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDPE (Prop_fdpe_C_Q)         0.164     0.770 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.123     0.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X91Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.873     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X91Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.254     0.621    
    SLICE_X91Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.172%)  route 0.123ns (42.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.604     0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDPE (Prop_fdpe_C_Q)         0.164     0.770 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.123     0.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X91Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.873     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X91Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.254     0.621    
    SLICE_X91Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.172%)  route 0.123ns (42.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.604     0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDPE (Prop_fdpe_C_Q)         0.164     0.770 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.123     0.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X91Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.873     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X91Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.254     0.621    
    SLICE_X91Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
  To Clock:  clk_out1_urllc_fifo_core_inst_0_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       13.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.199ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.791ns (32.815%)  route 1.620ns (67.185%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 17.896 - 16.667 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.513     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.559     1.561    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.379     1.940 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.782     2.722    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.126     2.848 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.447     3.294    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.286     3.580 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.391     3.972    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2_n_0
    SLICE_X50Y93         FDCE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.227    17.896    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X50Y93         FDCE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/C
                         clock pessimism              0.000    17.896    
                         clock uncertainty           -0.306    17.590    
    SLICE_X50Y93         FDCE (Recov_fdce_C_CLR)     -0.420    17.170    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C
  -------------------------------------------------------------------
                         required time                         17.170    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 13.199    

Slack (MET) :             13.442ns  (required time - arrival time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.788ns (34.337%)  route 1.507ns (65.663%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 17.896 - 16.667 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.513     1.515    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.559     1.561    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.379     1.940 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.782     2.722    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.126     2.848 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.451     3.298    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.283     3.581 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275     3.856    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_1_n_0
    SLICE_X51Y93         FDPE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       1.227    17.896    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X51Y93         FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/C
                         clock pessimism              0.000    17.896    
                         clock uncertainty           -0.306    17.590    
    SLICE_X51Y93         FDPE (Recov_fdpe_C_PRE)     -0.292    17.298    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P
  -------------------------------------------------------------------
                         required time                         17.298    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                 13.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.306ns (30.634%)  route 0.693ns (69.366%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.578     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.640     0.642    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     0.783 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.355     1.138    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.047     1.185 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.215     1.399    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.118     1.517 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.124     1.641    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_1_n_0
    SLICE_X51Y93         FDPE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.822     0.824    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X51Y93         FDPE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.306     1.130    
    SLICE_X51Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     1.035    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_0_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.309ns (29.137%)  route 0.752ns (70.863%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.578     0.580    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.640     0.642    urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y100        FDRE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.355     1.138    urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.047     1.185 r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.214     1.398    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.121     1.519 f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.183     1.703    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2_n_0
    SLICE_X50Y93         FDCE                                         f  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_0_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_0_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16078, routed)       0.822     0.824    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X50Y93         FDCE                                         r  urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.306     1.130    
    SLICE_X50Y93         FDCE (Remov_fdce_C_CLR)     -0.129     1.001    urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.702    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.734ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 0.931ns (19.885%)  route 3.751ns (80.115%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.514     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y34         FDRE (Prop_fdre_C_Q)         0.433     3.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.937     4.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X96Y34         LUT6 (Prop_lut6_I4_O)        0.105     5.012 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.876     5.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y37         LUT4 (Prop_lut4_I3_O)        0.126     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.437     7.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y52         LUT1 (Prop_lut1_I0_O)        0.267     7.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.501     8.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.272    36.319    
                         clock uncertainty           -0.035    36.283    
    SLICE_X89Y52         FDCE (Recov_fdce_C_CLR)     -0.331    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 27.734    

Slack (MET) :             27.734ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 0.931ns (19.885%)  route 3.751ns (80.115%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.514     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y34         FDRE (Prop_fdre_C_Q)         0.433     3.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.937     4.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X96Y34         LUT6 (Prop_lut6_I4_O)        0.105     5.012 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.876     5.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y37         LUT4 (Prop_lut4_I3_O)        0.126     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.437     7.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y52         LUT1 (Prop_lut1_I0_O)        0.267     7.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.501     8.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.272    36.319    
                         clock uncertainty           -0.035    36.283    
    SLICE_X89Y52         FDCE (Recov_fdce_C_CLR)     -0.331    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 27.734    

Slack (MET) :             27.954ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 0.931ns (20.864%)  route 3.531ns (79.136%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.514     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y34         FDRE (Prop_fdre_C_Q)         0.433     3.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.937     4.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X96Y34         LUT6 (Prop_lut6_I4_O)        0.105     5.012 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.876     5.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y37         LUT4 (Prop_lut4_I3_O)        0.126     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.437     7.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y52         LUT1 (Prop_lut1_I0_O)        0.267     7.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.281     7.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X88Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X88Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.272    36.319    
                         clock uncertainty           -0.035    36.283    
    SLICE_X88Y53         FDCE (Recov_fdce_C_CLR)     -0.331    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                 27.954    

Slack (MET) :             27.954ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 0.931ns (20.864%)  route 3.531ns (79.136%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.514     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y34         FDRE (Prop_fdre_C_Q)         0.433     3.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.937     4.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X96Y34         LUT6 (Prop_lut6_I4_O)        0.105     5.012 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.876     5.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y37         LUT4 (Prop_lut4_I3_O)        0.126     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.437     7.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y52         LUT1 (Prop_lut1_I0_O)        0.267     7.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.281     7.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X88Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X88Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.272    36.319    
                         clock uncertainty           -0.035    36.283    
    SLICE_X88Y53         FDCE (Recov_fdce_C_CLR)     -0.331    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                 27.954    

Slack (MET) :             27.954ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 0.931ns (20.864%)  route 3.531ns (79.136%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.514     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y34         FDRE (Prop_fdre_C_Q)         0.433     3.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.937     4.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X96Y34         LUT6 (Prop_lut6_I4_O)        0.105     5.012 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.876     5.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y37         LUT4 (Prop_lut4_I3_O)        0.126     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.437     7.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y52         LUT1 (Prop_lut1_I0_O)        0.267     7.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.281     7.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X88Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X88Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.272    36.319    
                         clock uncertainty           -0.035    36.283    
    SLICE_X88Y53         FDCE (Recov_fdce_C_CLR)     -0.331    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                 27.954    

Slack (MET) :             27.954ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 0.931ns (20.864%)  route 3.531ns (79.136%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.514     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y34         FDRE (Prop_fdre_C_Q)         0.433     3.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.937     4.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X96Y34         LUT6 (Prop_lut6_I4_O)        0.105     5.012 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.876     5.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y37         LUT4 (Prop_lut4_I3_O)        0.126     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.437     7.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y52         LUT1 (Prop_lut1_I0_O)        0.267     7.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.281     7.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X88Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X88Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.272    36.319    
                         clock uncertainty           -0.035    36.283    
    SLICE_X88Y53         FDCE (Recov_fdce_C_CLR)     -0.331    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                 27.954    

Slack (MET) :             27.957ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.931ns (20.882%)  route 3.527ns (79.118%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.514     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y34         FDRE (Prop_fdre_C_Q)         0.433     3.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.937     4.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X96Y34         LUT6 (Prop_lut6_I4_O)        0.105     5.012 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.876     5.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y37         LUT4 (Prop_lut4_I3_O)        0.126     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.437     7.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y52         LUT1 (Prop_lut1_I0_O)        0.267     7.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.278     7.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.272    36.319    
                         clock uncertainty           -0.035    36.283    
    SLICE_X89Y53         FDCE (Recov_fdce_C_CLR)     -0.331    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                 27.957    

Slack (MET) :             27.957ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.931ns (20.882%)  route 3.527ns (79.118%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.514     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y34         FDRE (Prop_fdre_C_Q)         0.433     3.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.937     4.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X96Y34         LUT6 (Prop_lut6_I4_O)        0.105     5.012 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.876     5.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y37         LUT4 (Prop_lut4_I3_O)        0.126     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.437     7.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y52         LUT1 (Prop_lut1_I0_O)        0.267     7.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.278     7.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.272    36.319    
                         clock uncertainty           -0.035    36.283    
    SLICE_X89Y53         FDCE (Recov_fdce_C_CLR)     -0.331    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                 27.957    

Slack (MET) :             27.957ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.931ns (20.882%)  route 3.527ns (79.118%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.514     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y34         FDRE (Prop_fdre_C_Q)         0.433     3.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.937     4.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X96Y34         LUT6 (Prop_lut6_I4_O)        0.105     5.012 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.876     5.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y37         LUT4 (Prop_lut4_I3_O)        0.126     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.437     7.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y52         LUT1 (Prop_lut1_I0_O)        0.267     7.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.278     7.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.272    36.319    
                         clock uncertainty           -0.035    36.283    
    SLICE_X89Y53         FDCE (Recov_fdce_C_CLR)     -0.331    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                 27.957    

Slack (MET) :             27.957ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.931ns (20.882%)  route 3.527ns (79.118%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 36.047 - 33.000 ) 
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.514     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y34         FDRE (Prop_fdre_C_Q)         0.433     3.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.937     4.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X96Y34         LUT6 (Prop_lut6_I4_O)        0.105     5.012 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.876     5.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y37         LUT4 (Prop_lut4_I3_O)        0.126     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.437     7.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y52         LUT1 (Prop_lut1_I0_O)        0.267     7.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.278     7.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.296    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.272    36.319    
                         clock uncertainty           -0.035    36.283    
    SLICE_X89Y53         FDCE (Recov_fdce_C_CLR)     -0.331    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                 27.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.577     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.750 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.116     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X63Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.845     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X63Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.390     1.624    
    SLICE_X63Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.577     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.750 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.116     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X63Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.845     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X63Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.390     1.624    
    SLICE_X63Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.577     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.750 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.116     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X63Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.845     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X63Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.390     1.624    
    SLICE_X63Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.577     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.750 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.116     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X63Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.845     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X63Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.390     1.624    
    SLICE_X63Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.577     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.750 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.116     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X63Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.845     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X63Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.390     1.624    
    SLICE_X63Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.577     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.750 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.116     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X63Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.845     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X63Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.390     1.624    
    SLICE_X63Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.577     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.750 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.116     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X63Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.845     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X63Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.390     1.624    
    SLICE_X63Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.299%)  route 0.177ns (55.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.577     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.750 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.177     1.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X62Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.845     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X62Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.390     1.624    
    SLICE_X62Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.299%)  route 0.177ns (55.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.577     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.750 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.177     1.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X62Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.845     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X62Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.390     1.624    
    SLICE_X62Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.299%)  route 0.177ns (55.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.577     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.750 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.177     1.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X62Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.845     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X62Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.390     1.624    
    SLICE_X62Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.370    





