

================================================================
== Vitis HLS Report for 'Loop_realfft_be_descramble_proc4'
================================================================
* Date:           Fri Oct 15 15:54:55 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        zynq_lab_2_2020_be
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.139 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      266|      266|  2.660 us|  2.660 us|  266|  266|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- realfft_be_descramble  |      263|      263|         9|          1|          1|   256|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 12 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_real_V_addr = getelementptr i16 %descramble_buf_1_M_real_V, i64 0, i64 0"   --->   Operation 13 'getelementptr' 'descramble_buf_1_M_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_imag_V_addr = getelementptr i16 %descramble_buf_1_M_imag_V, i64 0, i64 0"   --->   Operation 14 'getelementptr' 'descramble_buf_1_M_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%descramble_buf_1_M_real_V_load = load i8 %descramble_buf_1_M_real_V_addr"   --->   Operation 15 'load' 'descramble_buf_1_M_real_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%descramble_buf_1_M_imag_V_load = load i8 %descramble_buf_1_M_imag_V_addr"   --->   Operation 16 'load' 'descramble_buf_1_M_imag_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_spectrum_lo, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (3.25ns)   --->   "%descramble_buf_1_M_real_V_load = load i8 %descramble_buf_1_M_real_V_addr"   --->   Operation 18 'load' 'descramble_buf_1_M_real_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 19 [1/2] (3.25ns)   --->   "%descramble_buf_1_M_imag_V_load = load i8 %descramble_buf_1_M_imag_V_addr"   --->   Operation 19 'load' 'descramble_buf_1_M_imag_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 20 [1/1] (1.58ns)   --->   "%br_ln89 = br void" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:89]   --->   Operation 20 'br' 'br_ln89' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%i = phi i9 %add_ln89, void %_ifconv, i9 0, void %newFuncRoot" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:89]   --->   Operation 21 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.82ns)   --->   "%add_ln89 = add i9 %i, i9 1" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:89]   --->   Operation 22 'add' 'add_ln89' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (1.66ns)   --->   "%icmp_ln89 = icmp_eq  i9 %i, i9 256" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:89]   --->   Operation 23 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %_ifconv, void %.preheader18.exitStub" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:89]   --->   Operation 25 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i9 %i" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:89]   --->   Operation 26 'zext' 'zext_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%descramble_buf_0_M_imag_V_addr = getelementptr i16 %descramble_buf_0_M_imag_V, i64 0, i64 %zext_ln89" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:91]   --->   Operation 27 'getelementptr' 'descramble_buf_0_M_imag_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (3.25ns)   --->   "%descramble_buf_0_M_imag_V_load = load i8 %descramble_buf_0_M_imag_V_addr" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:91]   --->   Operation 28 'load' 'descramble_buf_0_M_imag_V_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 29 [1/1] (1.66ns)   --->   "%icmp_ln93 = icmp_eq  i9 %i, i9 0" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:93]   --->   Operation 29 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln89)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i9 %i" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:98]   --->   Operation 30 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.91ns)   --->   "%sub_ln703_4 = sub i8 0, i8 %trunc_ln98"   --->   Operation 31 'sub' 'sub_ln703_4' <Predicate = (!icmp_ln89)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i8 %sub_ln703_4"   --->   Operation 32 'zext' 'zext_ln703' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_imag_V_addr_1 = getelementptr i16 %descramble_buf_1_M_imag_V, i64 0, i64 %zext_ln703"   --->   Operation 33 'getelementptr' 'descramble_buf_1_M_imag_V_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%descramble_buf_1_M_imag_V_load_1 = load i8 %descramble_buf_1_M_imag_V_addr_1"   --->   Operation 34 'load' 'descramble_buf_1_M_imag_V_load_1' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 5.33>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%descramble_buf_0_M_real_V_addr = getelementptr i16 %descramble_buf_0_M_real_V, i64 0, i64 %zext_ln89" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:91]   --->   Operation 35 'getelementptr' 'descramble_buf_0_M_real_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (3.25ns)   --->   "%descramble_buf_0_M_real_V_load = load i8 %descramble_buf_0_M_real_V_addr" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:91]   --->   Operation 36 'load' 'descramble_buf_0_M_real_V_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 37 [1/2] (3.25ns)   --->   "%descramble_buf_0_M_imag_V_load = load i8 %descramble_buf_0_M_imag_V_addr" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:91]   --->   Operation 37 'load' 'descramble_buf_0_M_imag_V_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 38 [1/2] (3.25ns)   --->   "%descramble_buf_1_M_imag_V_load_1 = load i8 %descramble_buf_1_M_imag_V_addr_1"   --->   Operation 38 'load' 'descramble_buf_1_M_imag_V_load_1' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 39 [1/1] (2.07ns)   --->   "%sub_ln703_1 = sub i16 0, i16 %descramble_buf_1_M_imag_V_load_1"   --->   Operation 39 'sub' 'sub_ln703_1' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_real_V_addr_1 = getelementptr i16 %descramble_buf_1_M_real_V, i64 0, i64 %zext_ln703"   --->   Operation 40 'getelementptr' 'descramble_buf_1_M_real_V_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (3.25ns)   --->   "%descramble_buf_1_M_real_V_load_1 = load i8 %descramble_buf_1_M_real_V_addr_1"   --->   Operation 41 'load' 'descramble_buf_1_M_real_V_load_1' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 %zext_ln89"   --->   Operation 42 'getelementptr' 'twid_rom_M_real_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (3.25ns)   --->   "%w_M_real_V = load i8 %twid_rom_M_real_V_addr"   --->   Operation 43 'load' 'w_M_real_V' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 %zext_ln89"   --->   Operation 44 'getelementptr' 'twid_rom_M_imag_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (3.25ns)   --->   "%w_M_imag_V = load i8 %twid_rom_M_imag_V_addr"   --->   Operation 45 'load' 'w_M_imag_V' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 7.13>
ST_5 : Operation 46 [1/2] (3.25ns)   --->   "%descramble_buf_0_M_real_V_load = load i8 %descramble_buf_0_M_real_V_addr" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:91]   --->   Operation 46 'load' 'descramble_buf_0_M_real_V_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i16 %sub_ln703_1"   --->   Operation 47 'sext' 'sext_ln1192_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (3.25ns)   --->   "%descramble_buf_1_M_real_V_load_1 = load i8 %descramble_buf_1_M_real_V_addr_1"   --->   Operation 48 'load' 'descramble_buf_1_M_real_V_load_1' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i16 %descramble_buf_1_M_real_V_load_1"   --->   Operation 49 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %descramble_buf_0_M_real_V_load"   --->   Operation 50 'sext' 'sext_ln1192' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (2.07ns)   --->   "%ret_V_9 = sub i17 %sext_ln1192_1, i17 %sext_ln1192"   --->   Operation 51 'sub' 'ret_V_9' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i16 %descramble_buf_0_M_imag_V_load"   --->   Operation 52 'sext' 'sext_ln1192_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (2.07ns)   --->   "%ret_V_8 = sub i17 %sext_ln1192_3, i17 %sext_ln1192_2"   --->   Operation 53 'sub' 'ret_V_8' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (2.07ns)   --->   "%ret_V_7 = add i17 %sext_ln1192_3, i17 %sext_ln1192_2"   --->   Operation 54 'add' 'ret_V_7' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_7, i32 16"   --->   Operation 55 'bitselect' 'tmp_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (2.10ns)   --->   "%sub_ln1148_2 = sub i17 0, i17 %ret_V_7"   --->   Operation 56 'sub' 'sub_ln1148_2' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln1148_4 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1148_2, i32 1, i32 16"   --->   Operation 57 'partselect' 'trunc_ln1148_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln1148_5 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %ret_V_7, i32 1, i32 16"   --->   Operation 58 'partselect' 'trunc_ln1148_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (2.07ns)   --->   "%sub_ln1148_3 = sub i16 0, i16 %trunc_ln1148_4"   --->   Operation 59 'sub' 'sub_ln1148_3' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.80ns)   --->   "%f_M_imag_V = select i1 %tmp_3, i16 %sub_ln1148_3, i16 %trunc_ln1148_5"   --->   Operation 60 'select' 'f_M_imag_V' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (2.10ns)   --->   "%r_V_5 = sub i17 0, i17 %ret_V_8"   --->   Operation 61 'sub' 'r_V_5' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %r_V_5, i32 16"   --->   Operation 62 'bitselect' 'tmp_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln1148_7 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %ret_V_8, i32 1, i32 16"   --->   Operation 63 'partselect' 'trunc_ln1148_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (2.07ns)   --->   "%sub_ln1148_4 = sub i16 0, i16 %trunc_ln1148_7"   --->   Operation 64 'sub' 'sub_ln1148_4' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln1148_8 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %r_V_5, i32 1, i32 16"   --->   Operation 65 'partselect' 'trunc_ln1148_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.80ns)   --->   "%g_M_real_V = select i1 %tmp_4, i16 %sub_ln1148_4, i16 %trunc_ln1148_8"   --->   Operation 66 'select' 'g_M_real_V' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %g_M_real_V"   --->   Operation 67 'sext' 'sext_ln1118' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_9, i32 16"   --->   Operation 68 'bitselect' 'tmp_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln1148_3 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %ret_V_9, i32 1, i32 16"   --->   Operation 69 'partselect' 'trunc_ln1148_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 70 [1/2] (3.25ns)   --->   "%w_M_real_V = load i8 %twid_rom_M_real_V_addr"   --->   Operation 70 'load' 'w_M_real_V' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1115 = zext i15 %w_M_real_V"   --->   Operation 71 'zext' 'zext_ln1115' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 72 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i31 %sext_ln1118, i31 %zext_ln1115"   --->   Operation 72 'mul' 'r_V_2' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/2] (3.25ns)   --->   "%w_M_imag_V = load i8 %twid_rom_M_imag_V_addr"   --->   Operation 73 'load' 'w_M_imag_V' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %w_M_imag_V"   --->   Operation 74 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 75 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i31 %sext_ln1118_2, i31 %sext_ln1118"   --->   Operation 75 'mul' 'mul_ln1192' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.06>
ST_6 : Operation 76 [1/1] (2.07ns)   --->   "%ret_V_6 = add i17 %sext_ln1192_1, i17 %sext_ln1192"   --->   Operation 76 'add' 'ret_V_6' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_6, i32 16"   --->   Operation 77 'bitselect' 'tmp' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.10ns)   --->   "%sub_ln1148 = sub i17 0, i17 %ret_V_6"   --->   Operation 78 'sub' 'sub_ln1148' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln1148_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1148, i32 1, i32 16"   --->   Operation 79 'partselect' 'trunc_ln1148_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln1148_2 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %ret_V_6, i32 1, i32 16"   --->   Operation 80 'partselect' 'trunc_ln1148_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (2.07ns)   --->   "%sub_ln1148_1 = sub i16 0, i16 %trunc_ln1148_1"   --->   Operation 81 'sub' 'sub_ln1148_1' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.80ns)   --->   "%f_M_real_V = select i1 %tmp, i16 %sub_ln1148_1, i16 %trunc_ln1148_2"   --->   Operation 82 'select' 'f_M_real_V' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (2.10ns)   --->   "%sub_ln1148_5 = sub i17 0, i17 %ret_V_9"   --->   Operation 83 'sub' 'sub_ln1148_5' <Predicate = (!icmp_ln89 & tmp_5)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln1148_s = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1148_5, i32 1, i32 16"   --->   Operation 84 'partselect' 'trunc_ln1148_s' <Predicate = (!icmp_ln89 & tmp_5)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (2.07ns)   --->   "%sub_ln1148_6 = sub i16 0, i16 %trunc_ln1148_s"   --->   Operation 85 'sub' 'sub_ln1148_6' <Predicate = (!icmp_ln89 & tmp_5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.80ns)   --->   "%g_M_imag_V = select i1 %tmp_5, i16 %sub_ln1148_6, i16 %trunc_ln1148_3"   --->   Operation 86 'select' 'g_M_imag_V' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %g_M_imag_V"   --->   Operation 87 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 88 [3/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_4 = mul i31 %sext_ln1118_1, i31 %zext_ln1115"   --->   Operation 88 'mul' 'r_V_4' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 89 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i31 %sext_ln1118, i31 %zext_ln1115"   --->   Operation 89 'mul' 'r_V_2' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 90 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i31 %sext_ln1118_2, i31 %sext_ln1118"   --->   Operation 90 'mul' 'mul_ln1192' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 91 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1193 = mul i31 %sext_ln1118_2, i31 %sext_ln1118_1"   --->   Operation 91 'mul' 'mul_ln1193' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 92 [2/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_4 = mul i31 %sext_ln1118_1, i31 %zext_ln1115"   --->   Operation 92 'mul' 'r_V_4' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 93 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i31 %sext_ln1118, i31 %zext_ln1115"   --->   Operation 93 'mul' 'r_V_2' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 94 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i31 %sext_ln1118_2, i31 %sext_ln1118"   --->   Operation 94 'mul' 'mul_ln1192' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1193 = mul i31 %sext_ln1118_2, i31 %sext_ln1118_1"   --->   Operation 95 'mul' 'mul_ln1193' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.10>
ST_8 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_4 = mul i31 %sext_ln1118_1, i31 %zext_ln1115"   --->   Operation 96 'mul' 'r_V_4' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 97 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2 = mul i31 %sext_ln1118, i31 %zext_ln1115"   --->   Operation 97 'mul' 'r_V_2' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 98 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i31 %sext_ln1118_2, i31 %sext_ln1118"   --->   Operation 98 'mul' 'mul_ln1192' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 99 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_5 = add i31 %mul_ln1192, i31 %r_V_4"   --->   Operation 99 'add' 'ret_V_5' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 100 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1193 = mul i31 %sext_ln1118_2, i31 %sext_ln1118_1"   --->   Operation 100 'mul' 'mul_ln1193' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 101 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i31 %r_V_2, i31 %mul_ln1193"   --->   Operation 101 'sub' 'ret_V' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.17>
ST_9 : Operation 102 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %descramble_buf_0_M_imag_V_load, i16 %descramble_buf_0_M_real_V_load"   --->   Operation 102 'add' 'add_ln703' <Predicate = (!icmp_ln89 & icmp_ln93)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (2.07ns)   --->   "%sub_ln703 = sub i16 %descramble_buf_0_M_real_V_load, i16 %descramble_buf_0_M_imag_V_load"   --->   Operation 103 'sub' 'sub_ln703' <Predicate = (!icmp_ln89 & icmp_ln93)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_5 = add i31 %mul_ln1192, i31 %r_V_4"   --->   Operation 104 'add' 'ret_V_5' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 105 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i31 %r_V_2, i31 %mul_ln1193"   --->   Operation 105 'sub' 'ret_V' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%p_r_V = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %ret_V, i32 15, i32 30"   --->   Operation 106 'partselect' 'p_r_V' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (2.07ns)   --->   "%sub_ln703_2 = sub i16 %f_M_real_V, i16 %p_r_V"   --->   Operation 107 'sub' 'sub_ln703_2' <Predicate = (!icmp_ln89 & !icmp_ln93)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (2.07ns)   --->   "%p_r_M_real_V_1 = add i16 %p_r_V, i16 %f_M_real_V"   --->   Operation 108 'add' 'p_r_M_real_V_1' <Predicate = (!icmp_ln89 & !icmp_ln93)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %ret_V_5, i32 15, i32 30"   --->   Operation 109 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (2.07ns)   --->   "%sub_ln703_3 = sub i16 %trunc_ln2, i16 %f_M_imag_V"   --->   Operation 110 'sub' 'sub_ln703_3' <Predicate = (!icmp_ln89 & !icmp_ln93)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (2.07ns)   --->   "%p_r_M_imag_V_1 = add i16 %trunc_ln2, i16 %f_M_imag_V"   --->   Operation 111 'add' 'p_r_M_imag_V_1' <Predicate = (!icmp_ln89 & !icmp_ln93)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.76>
ST_10 : Operation 112 [1/1] (0.80ns)   --->   "%t_V_7 = select i1 %icmp_ln93, i16 %descramble_buf_1_M_imag_V_load, i16 %sub_ln703_3" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:93]   --->   Operation 112 'select' 't_V_7' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.80ns)   --->   "%t_V_6 = select i1 %icmp_ln93, i16 %descramble_buf_1_M_real_V_load, i16 %sub_ln703_2" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:93]   --->   Operation 113 'select' 't_V_6' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.80ns)   --->   "%t_V_5 = select i1 %icmp_ln93, i16 %sub_ln703, i16 %p_r_M_imag_V_1" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:93]   --->   Operation 114 'select' 't_V_5' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.80ns)   --->   "%t_V_4 = select i1 %icmp_ln93, i16 %add_ln703, i16 %p_r_M_real_V_1" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:93]   --->   Operation 115 'select' 't_V_4' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1148_6 = sext i16 %t_V_7"   --->   Operation 116 'sext' 'sext_ln1148_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1148_4 = sext i16 %t_V_6"   --->   Operation 117 'sext' 'sext_ln1148_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1148_2 = sext i16 %t_V_5"   --->   Operation 118 'sext' 'sext_ln1148_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i16 %t_V_4"   --->   Operation 119 'sext' 'sext_ln1148' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_V_4, i32 15"   --->   Operation 120 'bitselect' 'tmp_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (2.07ns)   --->   "%sub_ln1148_7 = sub i17 0, i17 %sext_ln1148"   --->   Operation 121 'sub' 'sub_ln1148_7' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln1148_6 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1148_7, i32 1, i32 16"   --->   Operation 122 'partselect' 'trunc_ln1148_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln1148_9 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %t_V_4, i32 1, i32 15"   --->   Operation 123 'partselect' 'trunc_ln1148_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1148_1 = sext i15 %trunc_ln1148_9"   --->   Operation 124 'sext' 'sext_ln1148_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (2.07ns)   --->   "%sub_ln1148_8 = sub i16 0, i16 %trunc_ln1148_6"   --->   Operation 125 'sub' 'sub_ln1148_8' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.80ns)   --->   "%select_ln1148 = select i1 %tmp_6, i16 %sub_ln1148_8, i16 %sext_ln1148_1"   --->   Operation 126 'select' 'select_ln1148' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_V_5, i32 15"   --->   Operation 127 'bitselect' 'tmp_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (2.07ns)   --->   "%sub_ln1148_9 = sub i17 0, i17 %sext_ln1148_2"   --->   Operation 128 'sub' 'sub_ln1148_9' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln1148_10 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1148_9, i32 1, i32 16"   --->   Operation 129 'partselect' 'trunc_ln1148_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln1148_11 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %t_V_5, i32 1, i32 15"   --->   Operation 130 'partselect' 'trunc_ln1148_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1148_3 = sext i15 %trunc_ln1148_11"   --->   Operation 131 'sext' 'sext_ln1148_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (2.07ns)   --->   "%sub_ln1148_10 = sub i16 0, i16 %trunc_ln1148_10"   --->   Operation 132 'sub' 'sub_ln1148_10' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.80ns)   --->   "%select_ln1148_3 = select i1 %tmp_7, i16 %sub_ln1148_10, i16 %sext_ln1148_3"   --->   Operation 133 'select' 'select_ln1148_3' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_V_6, i32 15"   --->   Operation 134 'bitselect' 'tmp_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (2.07ns)   --->   "%sub_ln1148_11 = sub i17 0, i17 %sext_ln1148_4"   --->   Operation 135 'sub' 'sub_ln1148_11' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln1148_12 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1148_11, i32 1, i32 16"   --->   Operation 136 'partselect' 'trunc_ln1148_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln1148_13 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %t_V_6, i32 1, i32 15"   --->   Operation 137 'partselect' 'trunc_ln1148_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1148_5 = sext i15 %trunc_ln1148_13"   --->   Operation 138 'sext' 'sext_ln1148_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (2.07ns)   --->   "%sub_ln1148_12 = sub i16 0, i16 %trunc_ln1148_12"   --->   Operation 139 'sub' 'sub_ln1148_12' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.80ns)   --->   "%select_ln1148_4 = select i1 %tmp_8, i16 %sub_ln1148_12, i16 %sext_ln1148_5"   --->   Operation 140 'select' 'select_ln1148_4' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_V_7, i32 15"   --->   Operation 141 'bitselect' 'tmp_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (2.07ns)   --->   "%sub_ln1148_13 = sub i17 0, i17 %sext_ln1148_6"   --->   Operation 142 'sub' 'sub_ln1148_13' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln1148_14 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1148_13, i32 1, i32 16"   --->   Operation 143 'partselect' 'trunc_ln1148_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln1148_15 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %t_V_7, i32 1, i32 15"   --->   Operation 144 'partselect' 'trunc_ln1148_15' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1148_7 = sext i15 %trunc_ln1148_15"   --->   Operation 145 'sext' 'sext_ln1148_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (2.07ns)   --->   "%sub_ln1148_14 = sub i16 0, i16 %trunc_ln1148_14"   --->   Operation 146 'sub' 'sub_ln1148_14' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.80ns)   --->   "%select_ln1148_5 = select i1 %tmp_9, i16 %sub_ln1148_14, i16 %sext_ln1148_7"   --->   Operation 147 'select' 'select_ln1148_5' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.54>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%specpipeline_ln91 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:91]   --->   Operation 148 'specpipeline' 'specpipeline_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:91]   --->   Operation 149 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln1148_3, i16 %select_ln1148" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 150 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (3.54ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %real_spectrum_lo, i32 %tmp_1" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 151 'write' 'write_ln174' <Predicate = (!icmp_ln89)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%real_spectrum_hi_buf_M_real_V_addr = getelementptr i16 %real_spectrum_hi_buf_M_real_V, i64 0, i64 %zext_ln703" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:113]   --->   Operation 152 'getelementptr' 'real_spectrum_hi_buf_M_real_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%real_spectrum_hi_buf_M_imag_V_addr = getelementptr i16 %real_spectrum_hi_buf_M_imag_V, i64 0, i64 %zext_ln703" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:113]   --->   Operation 153 'getelementptr' 'real_spectrum_hi_buf_M_imag_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (3.25ns)   --->   "%store_ln113 = store i16 %select_ln1148_4, i8 %real_spectrum_hi_buf_M_real_V_addr" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:113]   --->   Operation 154 'store' 'store_ln113' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_11 : Operation 155 [1/1] (3.25ns)   --->   "%store_ln113 = store i16 %select_ln1148_5, i8 %real_spectrum_hi_buf_M_imag_V_addr" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:113]   --->   Operation 155 'store' 'store_ln113' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:89]   --->   Operation 156 'br' 'br_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 157 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('descramble_buf_1_M_real_V_addr') [11]  (0 ns)
	'load' operation ('descramble_buf_1_M_real_V_load') on array 'descramble_buf_1_M_real_V' [13]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('descramble_buf_1_M_real_V_load') on array 'descramble_buf_1_M_real_V' [13]  (3.25 ns)

 <State 3>: 5.17ns
The critical path consists of the following:
	'phi' operation ('i', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:89) with incoming values : ('add_ln89', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:89) [17]  (0 ns)
	'sub' operation ('sub_ln703_4') [34]  (1.92 ns)
	'getelementptr' operation ('descramble_buf_1_M_imag_V_addr_1') [36]  (0 ns)
	'load' operation ('descramble_buf_1_M_imag_V_load_1') on array 'descramble_buf_1_M_imag_V' [37]  (3.25 ns)

 <State 4>: 5.33ns
The critical path consists of the following:
	'load' operation ('descramble_buf_1_M_imag_V_load_1') on array 'descramble_buf_1_M_imag_V' [37]  (3.25 ns)
	'sub' operation ('sub_ln703_1') [38]  (2.08 ns)

 <State 5>: 7.14ns
The critical path consists of the following:
	'sub' operation ('ret.V') [53]  (2.08 ns)
	'sub' operation ('r.V') [61]  (2.11 ns)
	'select' operation ('g._M_real.V') [66]  (0.805 ns)
	'mul' operation of DSP[79] ('r.V') [79]  (2.15 ns)

 <State 6>: 7.07ns
The critical path consists of the following:
	'add' operation ('ret.V') [45]  (2.08 ns)
	'sub' operation ('sub_ln1148') [47]  (2.11 ns)
	'sub' operation ('sub_ln1148_1') [50]  (2.08 ns)
	'select' operation ('f._M_real.V') [51]  (0.805 ns)

 <State 7>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[79] ('r.V') [79]  (2.15 ns)

 <State 8>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[84] ('r.V') [78]  (0 ns)
	'add' operation of DSP[84] ('ret.V') [84]  (2.1 ns)

 <State 9>: 4.18ns
The critical path consists of the following:
	'sub' operation of DSP[86] ('ret.V') [86]  (2.1 ns)
	'sub' operation ('sub_ln703_2') [88]  (2.08 ns)

 <State 10>: 5.76ns
The critical path consists of the following:
	'select' operation ('t.V', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:93) [96]  (0.805 ns)
	'sub' operation ('sub_ln1148_7') [102]  (2.08 ns)
	'sub' operation ('sub_ln1148_8') [106]  (2.08 ns)
	'select' operation ('select_ln1148') [107]  (0.805 ns)

 <State 11>: 3.55ns
The critical path consists of the following:
	fifo write on port 'real_spectrum_lo' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [116]  (3.55 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
