[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Wed Mar  1 02:04:43 2023
[*]
[dumpfile] "/Users/fischerm/fpga/manta/bus.vcd"
[dumpfile_mtime] "Wed Mar  1 02:00:40 2023"
[dumpfile_size] 91134
[savefile] "/Users/fischerm/fpga/manta/bus.gtkw"
[timestart] 0
[size] 1710 994
[pos] -1 -1
*-21.981709 8420000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] bus_tb.
[sst_width] 353
[signals_width] 276
[sst_expanded] 1
[sst_vpaned_height] 296
@28
bus_tb.clk
bus_tb.rst
@420
bus_tb.test_num
@200
-
-
-tb --> uart_rx
@28
bus_tb.tb_urx_rxd
@200
-
-
-uart_rx --> bridge_rx
@820
bus_tb.urx_brx_axid[7:0]
@28
bus_tb.urx_brx_axiv
@22
bus_tb.urx.bit_index[4:0]
@200
-
-
-bridge_rx --> mem_1
@22
bus_tb.brx_mem_1_addr[15:0]
bus_tb.brx_mem_1_rdata[15:0]
bus_tb.brx_mem_1_wdata[15:0]
@28
bus_tb.brx_mem_1_rw
bus_tb.brx_mem_1_valid
@200
-
-
-mem_1 --> mem_2
@22
bus_tb.mem_1_mem_2_addr[15:0]
bus_tb.mem_1_mem_2_rdata[15:0]
bus_tb.mem_1_mem_2_wdata[15:0]
@28
bus_tb.mem_1_mem_2_rw
bus_tb.mem_1_mem_2_valid
@200
-
-
-mem_2 --> mem_3
@22
bus_tb.mem_2_mem_3_addr[15:0]
bus_tb.mem_2_mem_3_rdata[15:0]
@28
bus_tb.mem_2_mem_3_rw
bus_tb.mem_2_mem_3_valid
@22
bus_tb.mem_2_mem_3_wdata[15:0]
@200
-
-
-mem_3 --> bridge_tx
@22
bus_tb.mem_3_btx_addr[15:0]
bus_tb.mem_3_btx_rdata[15:0]
@28
bus_tb.mem_3_btx_rw
bus_tb.mem_3_btx_valid
@22
bus_tb.mem_3_btx_wdata[15:0]
@200
-
-
-bridge_tx --> uart_tx
@23
bus_tb.btx_utx_axid[7:0]
@28
bus_tb.btx_utx_axir
bus_tb.btx_utx_axiv
@200
-
-
-uart_tx --> tb
@28
bus_tb.utx_tb_txd
[pattern_trace] 1
[pattern_trace] 0
