{"design__lint_errors__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 3140, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 27, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.001338014379143715, "power__switching__total": 0.0006988405948504806, "power__leakage__total": 2.56156376110539e-08, "power__total": 0.002036880701780319, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.099436, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.099436, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.315278, "timing__setup__ws__corner:nom_tt_025C_1v80": 7.682912, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 243, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.163938, "clock__skew__worst_setup": 0.163938, "timing__hold__ws": 0.107699, "timing__setup__ws": 5.822382, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 265.915 276.635", "design__core__bbox": "5.52 10.88 260.36 263.84", "design__io": 55, "design__die__area": 73561.4, "design__core__area": 64464.3, "design__instance__area": 21466.8, "design__instance__count__stdcell": 3140, "design__instance__area__stdcell": 21466.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.333003, "design__instance__utilization__stdcell": 0.333003, "floorplan__design__io": 53, "design__io__hpwl": 4033630, "timing__drv__floating__nets": "0", "timing__drv__floating__pins": "0", "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 52480, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 127, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violations__count": 0, "route__net": 2265, "route__net__special": 2, "route__drc_errors__iter:1": 933, "route__wirelength__iter:1": 58815, "route__drc_errors__iter:2": 361, "route__wirelength__iter:2": 58274, "route__drc_errors__iter:3": 248, "route__wirelength__iter:3": 58167, "route__drc_errors__iter:4": 11, "route__wirelength__iter:4": 58198, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 58185, "route__drc_errors": 0, "route__wirelength": 58185, "route__vias": 14121, "route__vias__singlecut": 14121, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 458.6, "timing__unannotated_nets__count__corner:nom_tt_025C_1v80": 5, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 27, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.150855, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.150855, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.867143, "timing__setup__ws__corner:nom_ss_100C_1v60": 5.897742, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:nom_ss_100C_1v60": 5, "timing__unannotated_nets_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 27, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.075762, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.075762, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.109582, "timing__setup__ws__corner:nom_ff_n40C_1v95": 8.156775, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_1v95": 5, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 27, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.094088, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.094088, "timing__hold__ws__corner:min_tt_025C_1v80": 0.313005, "timing__setup__ws__corner:min_tt_025C_1v80": 7.717322, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:min_tt_025C_1v80": 5, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 27, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.143762, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.143762, "timing__hold__ws__corner:min_ss_100C_1v60": 0.861744, "timing__setup__ws__corner:min_ss_100C_1v60": 5.973583, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:min_ss_100C_1v60": 5, "timing__unannotated_nets_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 27, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.07132, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.07132, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.107699, "timing__setup__ws__corner:min_ff_n40C_1v95": 8.179412, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_1v95": 5, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 27, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.108497, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.108497, "timing__hold__ws__corner:max_tt_025C_1v80": 0.317597, "timing__setup__ws__corner:max_tt_025C_1v80": 7.65021, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:max_tt_025C_1v80": 5, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 27, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.163938, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.163938, "timing__hold__ws__corner:max_ss_100C_1v60": 0.872974, "timing__setup__ws__corner:max_ss_100C_1v60": 5.822382, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": 0.0, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:max_ss_100C_1v60": 5, "timing__unannotated_nets_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 27, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.083856, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.083856, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.111548, "timing__setup__ws__corner:max_ff_n40C_1v95": 8.13386, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_1v95": 5, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count": 5, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79947, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000102742, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000532059, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000103, "ir__drop__worst": 0.000532, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_differences__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pins__count": 0}