Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Jan 12 14:58:36 2025
| Host         : qingteng running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            5 |
| No           | No                    | Yes                    |              36 |           11 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              15 |            4 |
| Yes          | Yes                   | No                     |               6 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |                                Enable Signal                                |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                             | design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/led_uart_top_0/inst/led_counter/count                            | design_1_i/led_uart_top_0/inst/led_counter/reset_0   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                               | design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/led_uart_top_0/inst/uart_tx/FSM_onehot_current_state[10]_i_1_n_0 | design_1_i/led_uart_top_0/inst/led_counter/reset_0   |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                             |                                                      |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                             | design_1_i/led_uart_top_0/inst/led_counter/reset_0   |               11 |             36 |         3.27 |
+-----------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


