
karaneVD_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f60  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e8  0800a070  0800a070  0000b070  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a658  0800a658  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a658  0800a658  0000b658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a660  0800a660  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a660  0800a660  0000b660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a664  0800a664  0000b664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a668  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000360  200001d4  0800a83c  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000534  0800a83c  0000c534  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000122c5  00000000  00000000  0000c1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003372  00000000  00000000  0001e4c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011a8  00000000  00000000  00021838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000da4  00000000  00000000  000229e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005cc6  00000000  00000000  00023784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000168fb  00000000  00000000  0002944a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094826  00000000  00000000  0003fd45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d456b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bb8  00000000  00000000  000d45b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000da168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a058 	.word	0x0800a058

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	0800a058 	.word	0x0800a058

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <madgwickInit>:
 *
 *  Created on: Dec 12, 2025
 *      Author: Vlady-Chuwi
 */
#include	"LIB_FiltroMadgWick.h"
void madgwickInit(MadgWick_t* init){
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
	init->beta=betaDef;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	4a21      	ldr	r2, [pc, #132]	@ (8001074 <madgwickInit+0x90>)
 8000ff0:	601a      	str	r2, [r3, #0]
	init->q0=1.0f;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000ff8:	605a      	str	r2, [r3, #4]
	init->q1=0;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	f04f 0200 	mov.w	r2, #0
 8001000:	609a      	str	r2, [r3, #8]
	init->q2=0;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	f04f 0200 	mov.w	r2, #0
 8001008:	60da      	str	r2, [r3, #12]
	init->q3=0;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	f04f 0200 	mov.w	r2, #0
 8001010:	611a      	str	r2, [r3, #16]
	init->invSampleFrequency=1.0f/SampleFrequency;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4a18      	ldr	r2, [pc, #96]	@ (8001078 <madgwickInit+0x94>)
 8001016:	621a      	str	r2, [r3, #32]
	init->roll=0;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	f04f 0200 	mov.w	r2, #0
 800101e:	615a      	str	r2, [r3, #20]
	init->pitch=0;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f04f 0200 	mov.w	r2, #0
 8001026:	619a      	str	r2, [r3, #24]
	init->yaw=0;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	f04f 0200 	mov.w	r2, #0
 800102e:	61da      	str	r2, [r3, #28]
	init->anglesComputed=0;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2200      	movs	r2, #0
 8001034:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	init->ax=0;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	f04f 0200 	mov.w	r2, #0
 800103e:	635a      	str	r2, [r3, #52]	@ 0x34
	init->ay=0;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	f04f 0200 	mov.w	r2, #0
 8001046:	639a      	str	r2, [r3, #56]	@ 0x38
	init->az=0;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	f04f 0200 	mov.w	r2, #0
 800104e:	63da      	str	r2, [r3, #60]	@ 0x3c

	init->gx=0;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f04f 0200 	mov.w	r2, #0
 8001056:	629a      	str	r2, [r3, #40]	@ 0x28
	init->gy=0;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	f04f 0200 	mov.w	r2, #0
 800105e:	62da      	str	r2, [r3, #44]	@ 0x2c
	init->gz=0;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	f04f 0200 	mov.w	r2, #0
 8001066:	631a      	str	r2, [r3, #48]	@ 0x30

}
 8001068:	bf00      	nop
 800106a:	370c      	adds	r7, #12
 800106c:	46bd      	mov	sp, r7
 800106e:	bc80      	pop	{r7}
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	3e99999a 	.word	0x3e99999a
 8001078:	3c23d70a 	.word	0x3c23d70a

0800107c <MPU6500_Read>:



//Funciones

void	MPU6500_Read(MPU6500_Read_t* valoresMPU){
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
	uint8_t Reg=MPU_READ|ACCEL_XOUT_H;
 8001084:	23bb      	movs	r3, #187	@ 0xbb
 8001086:	73fb      	strb	r3, [r7, #15]
	uint8_t	Val[6];
	HAL_GPIO_WritePin(SPI_NSS_GPIO_Port, SPI_NSS_Pin, 0);
 8001088:	2200      	movs	r2, #0
 800108a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800108e:	4832      	ldr	r0, [pc, #200]	@ (8001158 <MPU6500_Read+0xdc>)
 8001090:	f002 fe91 	bl	8003db6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &Reg, 1, HAL_MAX_DELAY);
 8001094:	f107 010f 	add.w	r1, r7, #15
 8001098:	f04f 33ff 	mov.w	r3, #4294967295
 800109c:	2201      	movs	r2, #1
 800109e:	482f      	ldr	r0, [pc, #188]	@ (800115c <MPU6500_Read+0xe0>)
 80010a0:	f003 fc04 	bl	80048ac <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&Val[0],6, HAL_MAX_DELAY);
 80010a4:	f107 0108 	add.w	r1, r7, #8
 80010a8:	f04f 33ff 	mov.w	r3, #4294967295
 80010ac:	2206      	movs	r2, #6
 80010ae:	482b      	ldr	r0, [pc, #172]	@ (800115c <MPU6500_Read+0xe0>)
 80010b0:	f003 fd40 	bl	8004b34 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SPI_NSS_GPIO_Port, SPI_NSS_Pin, 1);
 80010b4:	2201      	movs	r2, #1
 80010b6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010ba:	4827      	ldr	r0, [pc, #156]	@ (8001158 <MPU6500_Read+0xdc>)
 80010bc:	f002 fe7b 	bl	8003db6 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80010c0:	2001      	movs	r0, #1
 80010c2:	f001 fc75 	bl	80029b0 <HAL_Delay>
	valoresMPU->MPU6500_ACCELX.MPU6500_uint8[1]=Val[0];
 80010c6:	7a3a      	ldrb	r2, [r7, #8]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	71da      	strb	r2, [r3, #7]
	valoresMPU->MPU6500_ACCELX.MPU6500_uint8[0]=Val[1];
 80010cc:	7a7a      	ldrb	r2, [r7, #9]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	719a      	strb	r2, [r3, #6]
	valoresMPU->MPU6500_ACCELY.MPU6500_uint8[1]=Val[2];
 80010d2:	7aba      	ldrb	r2, [r7, #10]
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	725a      	strb	r2, [r3, #9]
	valoresMPU->MPU6500_ACCELY.MPU6500_uint8[0]=Val[3];
 80010d8:	7afa      	ldrb	r2, [r7, #11]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	721a      	strb	r2, [r3, #8]
	valoresMPU->MPU6500_ACCELZ.MPU6500_uint8[1]=Val[4];
 80010de:	7b3a      	ldrb	r2, [r7, #12]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	72da      	strb	r2, [r3, #11]
	valoresMPU->MPU6500_ACCELZ.MPU6500_uint8[0]=Val[5];
 80010e4:	7b7a      	ldrb	r2, [r7, #13]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	729a      	strb	r2, [r3, #10]

	Reg=MPU_READ|GYRO_XOUT_H;
 80010ea:	23c3      	movs	r3, #195	@ 0xc3
 80010ec:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(SPI_NSS_GPIO_Port, SPI_NSS_Pin, 0);
 80010ee:	2200      	movs	r2, #0
 80010f0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010f4:	4818      	ldr	r0, [pc, #96]	@ (8001158 <MPU6500_Read+0xdc>)
 80010f6:	f002 fe5e 	bl	8003db6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &Reg, 1, HAL_MAX_DELAY);
 80010fa:	f107 010f 	add.w	r1, r7, #15
 80010fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001102:	2201      	movs	r2, #1
 8001104:	4815      	ldr	r0, [pc, #84]	@ (800115c <MPU6500_Read+0xe0>)
 8001106:	f003 fbd1 	bl	80048ac <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&Val[0],6, HAL_MAX_DELAY);
 800110a:	f107 0108 	add.w	r1, r7, #8
 800110e:	f04f 33ff 	mov.w	r3, #4294967295
 8001112:	2206      	movs	r2, #6
 8001114:	4811      	ldr	r0, [pc, #68]	@ (800115c <MPU6500_Read+0xe0>)
 8001116:	f003 fd0d 	bl	8004b34 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SPI_NSS_GPIO_Port, SPI_NSS_Pin, 1);
 800111a:	2201      	movs	r2, #1
 800111c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001120:	480d      	ldr	r0, [pc, #52]	@ (8001158 <MPU6500_Read+0xdc>)
 8001122:	f002 fe48 	bl	8003db6 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001126:	2001      	movs	r0, #1
 8001128:	f001 fc42 	bl	80029b0 <HAL_Delay>
	valoresMPU->MPU6500_GYROX.MPU6500_uint8[1]=Val[0];	/////MSB
 800112c:	7a3a      	ldrb	r2, [r7, #8]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	705a      	strb	r2, [r3, #1]
	valoresMPU->MPU6500_GYROX.MPU6500_uint8[0]=Val[1];	/////LSB
 8001132:	7a7a      	ldrb	r2, [r7, #9]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	701a      	strb	r2, [r3, #0]
	valoresMPU->MPU6500_GYROY.MPU6500_uint8[1]=Val[2];
 8001138:	7aba      	ldrb	r2, [r7, #10]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	70da      	strb	r2, [r3, #3]
	valoresMPU->MPU6500_GYROY.MPU6500_uint8[0]=Val[3];
 800113e:	7afa      	ldrb	r2, [r7, #11]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	709a      	strb	r2, [r3, #2]
	valoresMPU->MPU6500_GYROZ.MPU6500_uint8[1]=Val[4];
 8001144:	7b3a      	ldrb	r2, [r7, #12]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	715a      	strb	r2, [r3, #5]
	valoresMPU->MPU6500_GYROZ.MPU6500_uint8[0]=Val[5];
 800114a:	7b7a      	ldrb	r2, [r7, #13]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	711a      	strb	r2, [r3, #4]

}
 8001150:	bf00      	nop
 8001152:	3710      	adds	r7, #16
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	40010c00 	.word	0x40010c00
 800115c:	200002f8 	.word	0x200002f8

08001160 <MPU6500_Read_Reg>:
uint8_t 	MPU6500_Read_Reg(uint8_t Reg){
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	71fb      	strb	r3, [r7, #7]
	uint8_t Value=0;
 800116a:	2300      	movs	r3, #0
 800116c:	73fb      	strb	r3, [r7, #15]
	Reg=Reg|MPU_READ;
 800116e:	79fb      	ldrb	r3, [r7, #7]
 8001170:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001174:	b2db      	uxtb	r3, r3
 8001176:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(SPI_NSS_GPIO_Port, SPI_NSS_Pin, 0);
 8001178:	2200      	movs	r2, #0
 800117a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800117e:	480e      	ldr	r0, [pc, #56]	@ (80011b8 <MPU6500_Read_Reg+0x58>)
 8001180:	f002 fe19 	bl	8003db6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &Reg, 1, HAL_MAX_DELAY);
 8001184:	1df9      	adds	r1, r7, #7
 8001186:	f04f 33ff 	mov.w	r3, #4294967295
 800118a:	2201      	movs	r2, #1
 800118c:	480b      	ldr	r0, [pc, #44]	@ (80011bc <MPU6500_Read_Reg+0x5c>)
 800118e:	f003 fb8d 	bl	80048ac <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&Value, 1, HAL_MAX_DELAY);
 8001192:	f107 010f 	add.w	r1, r7, #15
 8001196:	f04f 33ff 	mov.w	r3, #4294967295
 800119a:	2201      	movs	r2, #1
 800119c:	4807      	ldr	r0, [pc, #28]	@ (80011bc <MPU6500_Read_Reg+0x5c>)
 800119e:	f003 fcc9 	bl	8004b34 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SPI_NSS_GPIO_Port, SPI_NSS_Pin, 1);
 80011a2:	2201      	movs	r2, #1
 80011a4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011a8:	4803      	ldr	r0, [pc, #12]	@ (80011b8 <MPU6500_Read_Reg+0x58>)
 80011aa:	f002 fe04 	bl	8003db6 <HAL_GPIO_WritePin>
	return Value;
 80011ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3710      	adds	r7, #16
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	40010c00 	.word	0x40010c00
 80011bc:	200002f8 	.word	0x200002f8

080011c0 <MPU6500_Write_Reg>:
void 	MPU6500_Write_Reg(uint8_t Reg,uint8_t value){
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	460a      	mov	r2, r1
 80011ca:	71fb      	strb	r3, [r7, #7]
 80011cc:	4613      	mov	r3, r2
 80011ce:	71bb      	strb	r3, [r7, #6]
	Reg=Reg|MPU_WRITE;
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(SPI_NSS_GPIO_Port, SPI_NSS_Pin, 0);
 80011d4:	2200      	movs	r2, #0
 80011d6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011da:	480f      	ldr	r0, [pc, #60]	@ (8001218 <MPU6500_Write_Reg+0x58>)
 80011dc:	f002 fdeb 	bl	8003db6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &Reg, 1, HAL_MAX_DELAY);
 80011e0:	1df9      	adds	r1, r7, #7
 80011e2:	f04f 33ff 	mov.w	r3, #4294967295
 80011e6:	2201      	movs	r2, #1
 80011e8:	480c      	ldr	r0, [pc, #48]	@ (800121c <MPU6500_Write_Reg+0x5c>)
 80011ea:	f003 fb5f 	bl	80048ac <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&value, 1, HAL_MAX_DELAY);
 80011ee:	1db9      	adds	r1, r7, #6
 80011f0:	f04f 33ff 	mov.w	r3, #4294967295
 80011f4:	2201      	movs	r2, #1
 80011f6:	4809      	ldr	r0, [pc, #36]	@ (800121c <MPU6500_Write_Reg+0x5c>)
 80011f8:	f003 fb58 	bl	80048ac <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI_NSS_GPIO_Port, SPI_NSS_Pin, 1);
 80011fc:	2201      	movs	r2, #1
 80011fe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001202:	4805      	ldr	r0, [pc, #20]	@ (8001218 <MPU6500_Write_Reg+0x58>)
 8001204:	f002 fdd7 	bl	8003db6 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001208:	2001      	movs	r0, #1
 800120a:	f001 fbd1 	bl	80029b0 <HAL_Delay>
}
 800120e:	bf00      	nop
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	40010c00 	.word	0x40010c00
 800121c:	200002f8 	.word	0x200002f8

08001220 <MPU6500_Init>:
	HAL_SPI_Transmit(&hspi2, value, len, HAL_MAX_DELAY);
	HAL_GPIO_WritePin(SPI_NSS_GPIO_Port, SPI_NSS_Pin, 1);
	HAL_Delay(1);
}

MPU6500_status_e	MPU6500_Init(MPU6500_Read_t * offset,uint8_t N,uint8_t dps,uint8_t g){
 8001220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001224:	b099      	sub	sp, #100	@ 0x64
 8001226:	af00      	add	r7, sp, #0
 8001228:	61f8      	str	r0, [r7, #28]
 800122a:	4610      	mov	r0, r2
 800122c:	461a      	mov	r2, r3
 800122e:	460b      	mov	r3, r1
 8001230:	76fb      	strb	r3, [r7, #27]
 8001232:	4603      	mov	r3, r0
 8001234:	76bb      	strb	r3, [r7, #26]
 8001236:	4613      	mov	r3, r2
 8001238:	767b      	strb	r3, [r7, #25]
 800123a:	466b      	mov	r3, sp
 800123c:	461e      	mov	r6, r3

	double PromX[N],PromY[N],PromZ[N];
 800123e:	7ef9      	ldrb	r1, [r7, #27]
 8001240:	460b      	mov	r3, r1
 8001242:	3b01      	subs	r3, #1
 8001244:	643b      	str	r3, [r7, #64]	@ 0x40
 8001246:	b2cb      	uxtb	r3, r1
 8001248:	2200      	movs	r2, #0
 800124a:	461c      	mov	r4, r3
 800124c:	4615      	mov	r5, r2
 800124e:	f04f 0200 	mov.w	r2, #0
 8001252:	f04f 0300 	mov.w	r3, #0
 8001256:	01ab      	lsls	r3, r5, #6
 8001258:	ea43 6394 	orr.w	r3, r3, r4, lsr #26
 800125c:	01a2      	lsls	r2, r4, #6
 800125e:	b2cb      	uxtb	r3, r1
 8001260:	2200      	movs	r2, #0
 8001262:	613b      	str	r3, [r7, #16]
 8001264:	617a      	str	r2, [r7, #20]
 8001266:	f04f 0200 	mov.w	r2, #0
 800126a:	f04f 0300 	mov.w	r3, #0
 800126e:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001272:	4628      	mov	r0, r5
 8001274:	0183      	lsls	r3, r0, #6
 8001276:	4620      	mov	r0, r4
 8001278:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800127c:	4620      	mov	r0, r4
 800127e:	0182      	lsls	r2, r0, #6
 8001280:	460b      	mov	r3, r1
 8001282:	00db      	lsls	r3, r3, #3
 8001284:	3307      	adds	r3, #7
 8001286:	08db      	lsrs	r3, r3, #3
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	ebad 0d03 	sub.w	sp, sp, r3
 800128e:	466b      	mov	r3, sp
 8001290:	3307      	adds	r3, #7
 8001292:	08db      	lsrs	r3, r3, #3
 8001294:	00db      	lsls	r3, r3, #3
 8001296:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001298:	7ef9      	ldrb	r1, [r7, #27]
 800129a:	460b      	mov	r3, r1
 800129c:	3b01      	subs	r3, #1
 800129e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80012a0:	b2cb      	uxtb	r3, r1
 80012a2:	2200      	movs	r2, #0
 80012a4:	60bb      	str	r3, [r7, #8]
 80012a6:	60fa      	str	r2, [r7, #12]
 80012a8:	f04f 0200 	mov.w	r2, #0
 80012ac:	f04f 0300 	mov.w	r3, #0
 80012b0:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80012b4:	4628      	mov	r0, r5
 80012b6:	0183      	lsls	r3, r0, #6
 80012b8:	4620      	mov	r0, r4
 80012ba:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80012be:	4620      	mov	r0, r4
 80012c0:	0182      	lsls	r2, r0, #6
 80012c2:	b2cb      	uxtb	r3, r1
 80012c4:	2200      	movs	r2, #0
 80012c6:	603b      	str	r3, [r7, #0]
 80012c8:	607a      	str	r2, [r7, #4]
 80012ca:	f04f 0200 	mov.w	r2, #0
 80012ce:	f04f 0300 	mov.w	r3, #0
 80012d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80012d6:	4628      	mov	r0, r5
 80012d8:	0183      	lsls	r3, r0, #6
 80012da:	4620      	mov	r0, r4
 80012dc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80012e0:	4620      	mov	r0, r4
 80012e2:	0182      	lsls	r2, r0, #6
 80012e4:	460b      	mov	r3, r1
 80012e6:	00db      	lsls	r3, r3, #3
 80012e8:	3307      	adds	r3, #7
 80012ea:	08db      	lsrs	r3, r3, #3
 80012ec:	00db      	lsls	r3, r3, #3
 80012ee:	ebad 0d03 	sub.w	sp, sp, r3
 80012f2:	466b      	mov	r3, sp
 80012f4:	3307      	adds	r3, #7
 80012f6:	08db      	lsrs	r3, r3, #3
 80012f8:	00db      	lsls	r3, r3, #3
 80012fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80012fc:	7ef9      	ldrb	r1, [r7, #27]
 80012fe:	460b      	mov	r3, r1
 8001300:	3b01      	subs	r3, #1
 8001302:	633b      	str	r3, [r7, #48]	@ 0x30
 8001304:	b2cb      	uxtb	r3, r1
 8001306:	2200      	movs	r2, #0
 8001308:	469a      	mov	sl, r3
 800130a:	4693      	mov	fp, r2
 800130c:	f04f 0200 	mov.w	r2, #0
 8001310:	f04f 0300 	mov.w	r3, #0
 8001314:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001318:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800131c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001320:	b2cb      	uxtb	r3, r1
 8001322:	2200      	movs	r2, #0
 8001324:	4698      	mov	r8, r3
 8001326:	4691      	mov	r9, r2
 8001328:	f04f 0200 	mov.w	r2, #0
 800132c:	f04f 0300 	mov.w	r3, #0
 8001330:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001334:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001338:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800133c:	460b      	mov	r3, r1
 800133e:	00db      	lsls	r3, r3, #3
 8001340:	3307      	adds	r3, #7
 8001342:	08db      	lsrs	r3, r3, #3
 8001344:	00db      	lsls	r3, r3, #3
 8001346:	ebad 0d03 	sub.w	sp, sp, r3
 800134a:	466b      	mov	r3, sp
 800134c:	3307      	adds	r3, #7
 800134e:	08db      	lsrs	r3, r3, #3
 8001350:	00db      	lsls	r3, r3, #3
 8001352:	62fb      	str	r3, [r7, #44]	@ 0x2c
	double SumaX,SumaY,SumaZ=0;
 8001354:	f04f 0200 	mov.w	r2, #0
 8001358:	f04f 0300 	mov.w	r3, #0
 800135c:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

	uint8_t status_mpu=MPU6500_Read_Reg(WHO_AM_I);
 8001360:	2075      	movs	r0, #117	@ 0x75
 8001362:	f7ff fefd 	bl	8001160 <MPU6500_Read_Reg>
 8001366:	4603      	mov	r3, r0
 8001368:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	if (status_mpu!=0x70) {
 800136c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001370:	2b70      	cmp	r3, #112	@ 0x70
 8001372:	d001      	beq.n	8001378 <MPU6500_Init+0x158>
		return MPU6500_fail;
 8001374:	2301      	movs	r3, #1
 8001376:	e1bc      	b.n	80016f2 <MPU6500_Init+0x4d2>
	}

	MPU6500_Write_Reg(PWR_MGMT_1, 0b10000000);
 8001378:	2180      	movs	r1, #128	@ 0x80
 800137a:	206b      	movs	r0, #107	@ 0x6b
 800137c:	f7ff ff20 	bl	80011c0 <MPU6500_Write_Reg>
	MPU6500_Write_Reg(SIGNAL_PATH_RESET, 0b00000111);
 8001380:	2107      	movs	r1, #7
 8001382:	2068      	movs	r0, #104	@ 0x68
 8001384:	f7ff ff1c 	bl	80011c0 <MPU6500_Write_Reg>
	//colocamos a 1000dps y 16 g para offset
	MPU6500_Write_Reg(CONFIG_ACCEL, G16);
 8001388:	2118      	movs	r1, #24
 800138a:	201c      	movs	r0, #28
 800138c:	f7ff ff18 	bl	80011c0 <MPU6500_Write_Reg>
	MPU6500_Write_Reg(CONFIG_GYRO, DPS1000);
 8001390:	2110      	movs	r1, #16
 8001392:	201b      	movs	r0, #27
 8001394:	f7ff ff14 	bl	80011c0 <MPU6500_Write_Reg>

	/////////////////////Mejorar codigo muestreo//////////////////////////
	for (uint8_t n = 0; n < N; ++n) {
 8001398:	2300      	movs	r3, #0
 800139a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800139e:	e038      	b.n	8001412 <MPU6500_Init+0x1f2>
		MPU6500_Read(offset);
 80013a0:	69f8      	ldr	r0, [r7, #28]
 80013a2:	f7ff fe6b 	bl	800107c <MPU6500_Read>
		PromX[n]=(double)offset->MPU6500_ACCELX.MPU6500_int16;
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80013ac:	f897 4047 	ldrb.w	r4, [r7, #71]	@ 0x47
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff f827 	bl	8000404 <__aeabi_i2d>
 80013b6:	4602      	mov	r2, r0
 80013b8:	460b      	mov	r3, r1
 80013ba:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80013bc:	00e1      	lsls	r1, r4, #3
 80013be:	4401      	add	r1, r0
 80013c0:	e9c1 2300 	strd	r2, r3, [r1]
		PromY[n]=(double)offset->MPU6500_ACCELY.MPU6500_int16;
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80013ca:	f897 4047 	ldrb.w	r4, [r7, #71]	@ 0x47
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff f818 	bl	8000404 <__aeabi_i2d>
 80013d4:	4602      	mov	r2, r0
 80013d6:	460b      	mov	r3, r1
 80013d8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80013da:	00e1      	lsls	r1, r4, #3
 80013dc:	4401      	add	r1, r0
 80013de:	e9c1 2300 	strd	r2, r3, [r1]
		PromZ[n]=(double)offset->MPU6500_ACCELZ.MPU6500_int16;
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80013e8:	f897 4047 	ldrb.w	r4, [r7, #71]	@ 0x47
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff f809 	bl	8000404 <__aeabi_i2d>
 80013f2:	4602      	mov	r2, r0
 80013f4:	460b      	mov	r3, r1
 80013f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80013f8:	00e1      	lsls	r1, r4, #3
 80013fa:	4401      	add	r1, r0
 80013fc:	e9c1 2300 	strd	r2, r3, [r1]
		HAL_Delay(500);
 8001400:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001404:	f001 fad4 	bl	80029b0 <HAL_Delay>
	for (uint8_t n = 0; n < N; ++n) {
 8001408:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800140c:	3301      	adds	r3, #1
 800140e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8001412:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8001416:	7efb      	ldrb	r3, [r7, #27]
 8001418:	429a      	cmp	r2, r3
 800141a:	d3c1      	bcc.n	80013a0 <MPU6500_Init+0x180>
	}
	for (uint8_t n = 0; n < N; ++n) {
 800141c:	2300      	movs	r3, #0
 800141e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8001422:	e031      	b.n	8001488 <MPU6500_Init+0x268>
		SumaX=SumaX+PromX[n];
 8001424:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001428:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800142a:	00db      	lsls	r3, r3, #3
 800142c:	4413      	add	r3, r2
 800142e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001432:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8001436:	f7fe fe99 	bl	800016c <__adddf3>
 800143a:	4602      	mov	r2, r0
 800143c:	460b      	mov	r3, r1
 800143e:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
		SumaY=SumaY+PromY[n];
 8001442:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001446:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001448:	00db      	lsls	r3, r3, #3
 800144a:	4413      	add	r3, r2
 800144c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001450:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8001454:	f7fe fe8a 	bl	800016c <__adddf3>
 8001458:	4602      	mov	r2, r0
 800145a:	460b      	mov	r3, r1
 800145c:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
		SumaZ=SumaZ+PromZ[n];
 8001460:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001464:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001466:	00db      	lsls	r3, r3, #3
 8001468:	4413      	add	r3, r2
 800146a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800146e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8001472:	f7fe fe7b 	bl	800016c <__adddf3>
 8001476:	4602      	mov	r2, r0
 8001478:	460b      	mov	r3, r1
 800147a:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
	for (uint8_t n = 0; n < N; ++n) {
 800147e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001482:	3301      	adds	r3, #1
 8001484:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8001488:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800148c:	7efb      	ldrb	r3, [r7, #27]
 800148e:	429a      	cmp	r2, r3
 8001490:	d3c8      	bcc.n	8001424 <MPU6500_Init+0x204>
	}
	offset->MPU6500_ACCELX.MPU6500_int16=(int16_t)SumaX/N;
 8001492:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8001496:	f7ff facf 	bl	8000a38 <__aeabi_d2iz>
 800149a:	4603      	mov	r3, r0
 800149c:	b21b      	sxth	r3, r3
 800149e:	461a      	mov	r2, r3
 80014a0:	7efb      	ldrb	r3, [r7, #27]
 80014a2:	fb92 f3f3 	sdiv	r3, r2, r3
 80014a6:	b21a      	sxth	r2, r3
 80014a8:	69fb      	ldr	r3, [r7, #28]
 80014aa:	80da      	strh	r2, [r3, #6]
	offset->MPU6500_ACCELY.MPU6500_int16=(int16_t)SumaY/N;
 80014ac:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 80014b0:	f7ff fac2 	bl	8000a38 <__aeabi_d2iz>
 80014b4:	4603      	mov	r3, r0
 80014b6:	b21b      	sxth	r3, r3
 80014b8:	461a      	mov	r2, r3
 80014ba:	7efb      	ldrb	r3, [r7, #27]
 80014bc:	fb92 f3f3 	sdiv	r3, r2, r3
 80014c0:	b21a      	sxth	r2, r3
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	811a      	strh	r2, [r3, #8]
	offset->MPU6500_ACCELZ.MPU6500_int16=(int16_t)SumaZ/N;
 80014c6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80014ca:	f7ff fab5 	bl	8000a38 <__aeabi_d2iz>
 80014ce:	4603      	mov	r3, r0
 80014d0:	b21b      	sxth	r3, r3
 80014d2:	461a      	mov	r2, r3
 80014d4:	7efb      	ldrb	r3, [r7, #27]
 80014d6:	fb92 f3f3 	sdiv	r3, r2, r3
 80014da:	b21a      	sxth	r2, r3
 80014dc:	69fb      	ldr	r3, [r7, #28]
 80014de:	815a      	strh	r2, [r3, #10]
	/////////////////////////////////////////////////////////////////////////////
	///////////////Leemos offset de ACCEL y luego restamos offset
	uint8_t hr=0;
 80014e0:	2300      	movs	r3, #0
 80014e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	uint8_t lr=0;
 80014e6:	2300      	movs	r3, #0
 80014e8:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	uint16_t valor=0;
 80014ec:	2300      	movs	r3, #0
 80014ee:	84fb      	strh	r3, [r7, #38]	@ 0x26
	int16_t  resta=0;
 80014f0:	2300      	movs	r3, #0
 80014f2:	84bb      	strh	r3, [r7, #36]	@ 0x24


	hr=MPU6500_Read_Reg(OFFSET_H_AX);
 80014f4:	2077      	movs	r0, #119	@ 0x77
 80014f6:	f7ff fe33 	bl	8001160 <MPU6500_Read_Reg>
 80014fa:	4603      	mov	r3, r0
 80014fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	lr=MPU6500_Read_Reg(OFFSET_L_AX);
 8001500:	2078      	movs	r0, #120	@ 0x78
 8001502:	f7ff fe2d 	bl	8001160 <MPU6500_Read_Reg>
 8001506:	4603      	mov	r3, r0
 8001508:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	valor=(((hr<<8)|lr))>>1;
 800150c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001510:	021a      	lsls	r2, r3, #8
 8001512:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001516:	4313      	orrs	r3, r2
 8001518:	105b      	asrs	r3, r3, #1
 800151a:	84fb      	strh	r3, [r7, #38]	@ 0x26
	resta=(int16_t)valor;
 800151c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800151e:	84bb      	strh	r3, [r7, #36]	@ 0x24
	resta=resta-((offset->MPU6500_ACCELX.MPU6500_int16)/2);// segun se debe hacerlo con el offset pero si no divido entre 2 el valor se duplica
 8001520:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001528:	0fd9      	lsrs	r1, r3, #31
 800152a:	440b      	add	r3, r1
 800152c:	105b      	asrs	r3, r3, #1
 800152e:	b21b      	sxth	r3, r3
 8001530:	b29b      	uxth	r3, r3
 8001532:	1ad3      	subs	r3, r2, r3
 8001534:	b29b      	uxth	r3, r3
 8001536:	84bb      	strh	r3, [r7, #36]	@ 0x24
	hr=resta>>7;
 8001538:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800153c:	11db      	asrs	r3, r3, #7
 800153e:	b21b      	sxth	r3, r3
 8001540:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	lr=resta<<1;
 8001544:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001546:	b2db      	uxtb	r3, r3
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	MPU6500_Write_Reg(OFFSET_H_AX, hr);
 800154e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001552:	4619      	mov	r1, r3
 8001554:	2077      	movs	r0, #119	@ 0x77
 8001556:	f7ff fe33 	bl	80011c0 <MPU6500_Write_Reg>
	MPU6500_Write_Reg(OFFSET_L_AX, lr);
 800155a:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800155e:	4619      	mov	r1, r3
 8001560:	2078      	movs	r0, #120	@ 0x78
 8001562:	f7ff fe2d 	bl	80011c0 <MPU6500_Write_Reg>

	hr=MPU6500_Read_Reg(OFFSET_H_AY);
 8001566:	207a      	movs	r0, #122	@ 0x7a
 8001568:	f7ff fdfa 	bl	8001160 <MPU6500_Read_Reg>
 800156c:	4603      	mov	r3, r0
 800156e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	lr=MPU6500_Read_Reg(OFFSET_L_AY);
 8001572:	207b      	movs	r0, #123	@ 0x7b
 8001574:	f7ff fdf4 	bl	8001160 <MPU6500_Read_Reg>
 8001578:	4603      	mov	r3, r0
 800157a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	valor=(((hr<<8)|lr))>>1;
 800157e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001582:	021a      	lsls	r2, r3, #8
 8001584:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001588:	4313      	orrs	r3, r2
 800158a:	105b      	asrs	r3, r3, #1
 800158c:	84fb      	strh	r3, [r7, #38]	@ 0x26
	resta=(int16_t)valor;
 800158e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001590:	84bb      	strh	r3, [r7, #36]	@ 0x24
	resta=resta-((offset->MPU6500_ACCELY.MPU6500_int16)/2);// segun se debe hacerlo con el offset pero si no divido entre 2 el valor se duplica
 8001592:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001594:	69fb      	ldr	r3, [r7, #28]
 8001596:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800159a:	0fd9      	lsrs	r1, r3, #31
 800159c:	440b      	add	r3, r1
 800159e:	105b      	asrs	r3, r3, #1
 80015a0:	b21b      	sxth	r3, r3
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	b29b      	uxth	r3, r3
 80015a8:	84bb      	strh	r3, [r7, #36]	@ 0x24
	hr=resta>>7;
 80015aa:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80015ae:	11db      	asrs	r3, r3, #7
 80015b0:	b21b      	sxth	r3, r3
 80015b2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	lr=resta<<1;
 80015b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	005b      	lsls	r3, r3, #1
 80015bc:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	MPU6500_Write_Reg(OFFSET_H_AY, hr);
 80015c0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80015c4:	4619      	mov	r1, r3
 80015c6:	207a      	movs	r0, #122	@ 0x7a
 80015c8:	f7ff fdfa 	bl	80011c0 <MPU6500_Write_Reg>
	MPU6500_Write_Reg(OFFSET_L_AY, lr);
 80015cc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80015d0:	4619      	mov	r1, r3
 80015d2:	207b      	movs	r0, #123	@ 0x7b
 80015d4:	f7ff fdf4 	bl	80011c0 <MPU6500_Write_Reg>

	hr=MPU6500_Read_Reg(OFFSET_H_AZ);
 80015d8:	207d      	movs	r0, #125	@ 0x7d
 80015da:	f7ff fdc1 	bl	8001160 <MPU6500_Read_Reg>
 80015de:	4603      	mov	r3, r0
 80015e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	lr=MPU6500_Read_Reg(OFFSET_L_AZ);
 80015e4:	201e      	movs	r0, #30
 80015e6:	f7ff fdbb 	bl	8001160 <MPU6500_Read_Reg>
 80015ea:	4603      	mov	r3, r0
 80015ec:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	valor=(((hr<<8)|lr))>>1;
 80015f0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80015f4:	021a      	lsls	r2, r3, #8
 80015f6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80015fa:	4313      	orrs	r3, r2
 80015fc:	105b      	asrs	r3, r3, #1
 80015fe:	84fb      	strh	r3, [r7, #38]	@ 0x26
	offset->MPU6500_ACCELZ.MPU6500_int16=(offset->MPU6500_ACCELZ.MPU6500_int16)-2048;
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001606:	b29b      	uxth	r3, r3
 8001608:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 800160c:	b29b      	uxth	r3, r3
 800160e:	b21a      	sxth	r2, r3
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	815a      	strh	r2, [r3, #10]
	resta=(int16_t)valor;
 8001614:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001616:	84bb      	strh	r3, [r7, #36]	@ 0x24
	resta=resta-((offset->MPU6500_ACCELZ.MPU6500_int16)/2);// segun se debe hacerlo con el offset pero si no divido entre 2 el valor se duplica
 8001618:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800161a:	69fb      	ldr	r3, [r7, #28]
 800161c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001620:	0fd9      	lsrs	r1, r3, #31
 8001622:	440b      	add	r3, r1
 8001624:	105b      	asrs	r3, r3, #1
 8001626:	b21b      	sxth	r3, r3
 8001628:	b29b      	uxth	r3, r3
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	b29b      	uxth	r3, r3
 800162e:	84bb      	strh	r3, [r7, #36]	@ 0x24
	hr=resta>>7;
 8001630:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001634:	11db      	asrs	r3, r3, #7
 8001636:	b21b      	sxth	r3, r3
 8001638:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	lr=resta<<1;
 800163c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800163e:	b2db      	uxtb	r3, r3
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	MPU6500_Write_Reg(OFFSET_H_AZ, hr);
 8001646:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800164a:	4619      	mov	r1, r3
 800164c:	207d      	movs	r0, #125	@ 0x7d
 800164e:	f7ff fdb7 	bl	80011c0 <MPU6500_Write_Reg>
	MPU6500_Write_Reg(OFFSET_L_AZ, lr);
 8001652:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001656:	4619      	mov	r1, r3
 8001658:	201e      	movs	r0, #30
 800165a:	f7ff fdb1 	bl	80011c0 <MPU6500_Write_Reg>
	///////////////////////////////
	offset->MPU6500_GYROX.MPU6500_int16=-(offset->MPU6500_GYROX.MPU6500_int16);
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001664:	b29b      	uxth	r3, r3
 8001666:	425b      	negs	r3, r3
 8001668:	b29b      	uxth	r3, r3
 800166a:	b21a      	sxth	r2, r3
 800166c:	69fb      	ldr	r3, [r7, #28]
 800166e:	801a      	strh	r2, [r3, #0]
	MPU6500_Write_Reg(OFFSET_H_GX, (offset->MPU6500_GYROX.MPU6500_uint8[1]));
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	785b      	ldrb	r3, [r3, #1]
 8001674:	4619      	mov	r1, r3
 8001676:	2013      	movs	r0, #19
 8001678:	f7ff fda2 	bl	80011c0 <MPU6500_Write_Reg>
	MPU6500_Write_Reg(OFFSET_L_GX, (offset->MPU6500_GYROX.MPU6500_uint8[0]));
 800167c:	69fb      	ldr	r3, [r7, #28]
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	4619      	mov	r1, r3
 8001682:	2014      	movs	r0, #20
 8001684:	f7ff fd9c 	bl	80011c0 <MPU6500_Write_Reg>

	offset->MPU6500_GYROY.MPU6500_int16=-(offset->MPU6500_GYROY.MPU6500_int16);
 8001688:	69fb      	ldr	r3, [r7, #28]
 800168a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800168e:	b29b      	uxth	r3, r3
 8001690:	425b      	negs	r3, r3
 8001692:	b29b      	uxth	r3, r3
 8001694:	b21a      	sxth	r2, r3
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	805a      	strh	r2, [r3, #2]
	MPU6500_Write_Reg(OFFSET_H_GY, (offset->MPU6500_GYROY.MPU6500_uint8[1]));
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	78db      	ldrb	r3, [r3, #3]
 800169e:	4619      	mov	r1, r3
 80016a0:	2015      	movs	r0, #21
 80016a2:	f7ff fd8d 	bl	80011c0 <MPU6500_Write_Reg>
	MPU6500_Write_Reg(OFFSET_L_GY, (offset->MPU6500_GYROY.MPU6500_uint8[0]));
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	789b      	ldrb	r3, [r3, #2]
 80016aa:	4619      	mov	r1, r3
 80016ac:	2016      	movs	r0, #22
 80016ae:	f7ff fd87 	bl	80011c0 <MPU6500_Write_Reg>

	offset->MPU6500_GYROZ.MPU6500_int16=-(offset->MPU6500_GYROZ.MPU6500_int16);
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	425b      	negs	r3, r3
 80016bc:	b29b      	uxth	r3, r3
 80016be:	b21a      	sxth	r2, r3
 80016c0:	69fb      	ldr	r3, [r7, #28]
 80016c2:	809a      	strh	r2, [r3, #4]
	MPU6500_Write_Reg(OFFSET_H_GZ, (offset->MPU6500_GYROZ.MPU6500_uint8[1]));
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	795b      	ldrb	r3, [r3, #5]
 80016c8:	4619      	mov	r1, r3
 80016ca:	2017      	movs	r0, #23
 80016cc:	f7ff fd78 	bl	80011c0 <MPU6500_Write_Reg>
	MPU6500_Write_Reg(OFFSET_L_GZ, (offset->MPU6500_GYROZ.MPU6500_uint8[0]));
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	791b      	ldrb	r3, [r3, #4]
 80016d4:	4619      	mov	r1, r3
 80016d6:	2018      	movs	r0, #24
 80016d8:	f7ff fd72 	bl	80011c0 <MPU6500_Write_Reg>



////colocamos valores a usar
	MPU6500_Write_Reg(CONFIG_ACCEL, g);
 80016dc:	7e7b      	ldrb	r3, [r7, #25]
 80016de:	4619      	mov	r1, r3
 80016e0:	201c      	movs	r0, #28
 80016e2:	f7ff fd6d 	bl	80011c0 <MPU6500_Write_Reg>
	MPU6500_Write_Reg(CONFIG_GYRO, dps);
 80016e6:	7ebb      	ldrb	r3, [r7, #26]
 80016e8:	4619      	mov	r1, r3
 80016ea:	201b      	movs	r0, #27
 80016ec:	f7ff fd68 	bl	80011c0 <MPU6500_Write_Reg>


	return MPU6500_ok;
 80016f0:	2300      	movs	r3, #0
 80016f2:	46b5      	mov	sp, r6

}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3764      	adds	r7, #100	@ 0x64
 80016f8:	46bd      	mov	sp, r7
 80016fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08001700 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001706:	1d3b      	adds	r3, r7, #4
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	605a      	str	r2, [r3, #4]
 800170e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001710:	4b2e      	ldr	r3, [pc, #184]	@ (80017cc <MX_ADC1_Init+0xcc>)
 8001712:	4a2f      	ldr	r2, [pc, #188]	@ (80017d0 <MX_ADC1_Init+0xd0>)
 8001714:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001716:	4b2d      	ldr	r3, [pc, #180]	@ (80017cc <MX_ADC1_Init+0xcc>)
 8001718:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800171c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800171e:	4b2b      	ldr	r3, [pc, #172]	@ (80017cc <MX_ADC1_Init+0xcc>)
 8001720:	2200      	movs	r2, #0
 8001722:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001724:	4b29      	ldr	r3, [pc, #164]	@ (80017cc <MX_ADC1_Init+0xcc>)
 8001726:	2200      	movs	r2, #0
 8001728:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800172a:	4b28      	ldr	r3, [pc, #160]	@ (80017cc <MX_ADC1_Init+0xcc>)
 800172c:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001730:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001732:	4b26      	ldr	r3, [pc, #152]	@ (80017cc <MX_ADC1_Init+0xcc>)
 8001734:	2200      	movs	r2, #0
 8001736:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8001738:	4b24      	ldr	r3, [pc, #144]	@ (80017cc <MX_ADC1_Init+0xcc>)
 800173a:	2204      	movs	r2, #4
 800173c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800173e:	4823      	ldr	r0, [pc, #140]	@ (80017cc <MX_ADC1_Init+0xcc>)
 8001740:	f001 f95a 	bl	80029f8 <HAL_ADC_Init>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800174a:	f000 fd3e 	bl	80021ca <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800174e:	2301      	movs	r3, #1
 8001750:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001752:	2301      	movs	r3, #1
 8001754:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8001756:	2302      	movs	r3, #2
 8001758:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800175a:	1d3b      	adds	r3, r7, #4
 800175c:	4619      	mov	r1, r3
 800175e:	481b      	ldr	r0, [pc, #108]	@ (80017cc <MX_ADC1_Init+0xcc>)
 8001760:	f001 fc90 	bl	8003084 <HAL_ADC_ConfigChannel>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800176a:	f000 fd2e 	bl	80021ca <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800176e:	2302      	movs	r3, #2
 8001770:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001772:	2302      	movs	r3, #2
 8001774:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001776:	1d3b      	adds	r3, r7, #4
 8001778:	4619      	mov	r1, r3
 800177a:	4814      	ldr	r0, [pc, #80]	@ (80017cc <MX_ADC1_Init+0xcc>)
 800177c:	f001 fc82 	bl	8003084 <HAL_ADC_ConfigChannel>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001786:	f000 fd20 	bl	80021ca <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800178a:	2303      	movs	r3, #3
 800178c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800178e:	2303      	movs	r3, #3
 8001790:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001792:	1d3b      	adds	r3, r7, #4
 8001794:	4619      	mov	r1, r3
 8001796:	480d      	ldr	r0, [pc, #52]	@ (80017cc <MX_ADC1_Init+0xcc>)
 8001798:	f001 fc74 	bl	8003084 <HAL_ADC_ConfigChannel>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80017a2:	f000 fd12 	bl	80021ca <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80017a6:	2304      	movs	r3, #4
 80017a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80017aa:	2304      	movs	r3, #4
 80017ac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017ae:	1d3b      	adds	r3, r7, #4
 80017b0:	4619      	mov	r1, r3
 80017b2:	4806      	ldr	r0, [pc, #24]	@ (80017cc <MX_ADC1_Init+0xcc>)
 80017b4:	f001 fc66 	bl	8003084 <HAL_ADC_ConfigChannel>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 80017be:	f000 fd04 	bl	80021ca <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017c2:	bf00      	nop
 80017c4:	3710      	adds	r7, #16
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	200001f0 	.word	0x200001f0
 80017d0:	40012400 	.word	0x40012400

080017d4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017da:	1d3b      	adds	r3, r7, #4
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	605a      	str	r2, [r3, #4]
 80017e2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80017e4:	4b18      	ldr	r3, [pc, #96]	@ (8001848 <MX_ADC2_Init+0x74>)
 80017e6:	4a19      	ldr	r2, [pc, #100]	@ (800184c <MX_ADC2_Init+0x78>)
 80017e8:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80017ea:	4b17      	ldr	r3, [pc, #92]	@ (8001848 <MX_ADC2_Init+0x74>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80017f0:	4b15      	ldr	r3, [pc, #84]	@ (8001848 <MX_ADC2_Init+0x74>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80017f6:	4b14      	ldr	r3, [pc, #80]	@ (8001848 <MX_ADC2_Init+0x74>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017fc:	4b12      	ldr	r3, [pc, #72]	@ (8001848 <MX_ADC2_Init+0x74>)
 80017fe:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001802:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001804:	4b10      	ldr	r3, [pc, #64]	@ (8001848 <MX_ADC2_Init+0x74>)
 8001806:	2200      	movs	r2, #0
 8001808:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 800180a:	4b0f      	ldr	r3, [pc, #60]	@ (8001848 <MX_ADC2_Init+0x74>)
 800180c:	2201      	movs	r2, #1
 800180e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001810:	480d      	ldr	r0, [pc, #52]	@ (8001848 <MX_ADC2_Init+0x74>)
 8001812:	f001 f8f1 	bl	80029f8 <HAL_ADC_Init>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 800181c:	f000 fcd5 	bl	80021ca <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001820:	2300      	movs	r3, #0
 8001822:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001824:	2301      	movs	r3, #1
 8001826:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8001828:	2302      	movs	r3, #2
 800182a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800182c:	1d3b      	adds	r3, r7, #4
 800182e:	4619      	mov	r1, r3
 8001830:	4805      	ldr	r0, [pc, #20]	@ (8001848 <MX_ADC2_Init+0x74>)
 8001832:	f001 fc27 	bl	8003084 <HAL_ADC_ConfigChannel>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 800183c:	f000 fcc5 	bl	80021ca <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001840:	bf00      	nop
 8001842:	3710      	adds	r7, #16
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20000220 	.word	0x20000220
 800184c:	40012800 	.word	0x40012800

08001850 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b08a      	sub	sp, #40	@ 0x28
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001858:	f107 0318 	add.w	r3, r7, #24
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
 8001862:	609a      	str	r2, [r3, #8]
 8001864:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a44      	ldr	r2, [pc, #272]	@ (800197c <HAL_ADC_MspInit+0x12c>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d152      	bne.n	8001916 <HAL_ADC_MspInit+0xc6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001870:	4b43      	ldr	r3, [pc, #268]	@ (8001980 <HAL_ADC_MspInit+0x130>)
 8001872:	699b      	ldr	r3, [r3, #24]
 8001874:	4a42      	ldr	r2, [pc, #264]	@ (8001980 <HAL_ADC_MspInit+0x130>)
 8001876:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800187a:	6193      	str	r3, [r2, #24]
 800187c:	4b40      	ldr	r3, [pc, #256]	@ (8001980 <HAL_ADC_MspInit+0x130>)
 800187e:	699b      	ldr	r3, [r3, #24]
 8001880:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001884:	617b      	str	r3, [r7, #20]
 8001886:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001888:	4b3d      	ldr	r3, [pc, #244]	@ (8001980 <HAL_ADC_MspInit+0x130>)
 800188a:	699b      	ldr	r3, [r3, #24]
 800188c:	4a3c      	ldr	r2, [pc, #240]	@ (8001980 <HAL_ADC_MspInit+0x130>)
 800188e:	f043 0304 	orr.w	r3, r3, #4
 8001892:	6193      	str	r3, [r2, #24]
 8001894:	4b3a      	ldr	r3, [pc, #232]	@ (8001980 <HAL_ADC_MspInit+0x130>)
 8001896:	699b      	ldr	r3, [r3, #24]
 8001898:	f003 0304 	and.w	r3, r3, #4
 800189c:	613b      	str	r3, [r7, #16]
 800189e:	693b      	ldr	r3, [r7, #16]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = SensorAmp_MD_Pin|SensorAmp_MI_Pin|Sensor_Voltaje_Pin|SW_Selector_Pin;
 80018a0:	231e      	movs	r3, #30
 80018a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018a4:	2303      	movs	r3, #3
 80018a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a8:	f107 0318 	add.w	r3, r7, #24
 80018ac:	4619      	mov	r1, r3
 80018ae:	4835      	ldr	r0, [pc, #212]	@ (8001984 <HAL_ADC_MspInit+0x134>)
 80018b0:	f002 f8e6 	bl	8003a80 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80018b4:	4b34      	ldr	r3, [pc, #208]	@ (8001988 <HAL_ADC_MspInit+0x138>)
 80018b6:	4a35      	ldr	r2, [pc, #212]	@ (800198c <HAL_ADC_MspInit+0x13c>)
 80018b8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018ba:	4b33      	ldr	r3, [pc, #204]	@ (8001988 <HAL_ADC_MspInit+0x138>)
 80018bc:	2200      	movs	r2, #0
 80018be:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80018c0:	4b31      	ldr	r3, [pc, #196]	@ (8001988 <HAL_ADC_MspInit+0x138>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80018c6:	4b30      	ldr	r3, [pc, #192]	@ (8001988 <HAL_ADC_MspInit+0x138>)
 80018c8:	2280      	movs	r2, #128	@ 0x80
 80018ca:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80018cc:	4b2e      	ldr	r3, [pc, #184]	@ (8001988 <HAL_ADC_MspInit+0x138>)
 80018ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018d2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80018d4:	4b2c      	ldr	r3, [pc, #176]	@ (8001988 <HAL_ADC_MspInit+0x138>)
 80018d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80018da:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80018dc:	4b2a      	ldr	r3, [pc, #168]	@ (8001988 <HAL_ADC_MspInit+0x138>)
 80018de:	2220      	movs	r2, #32
 80018e0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80018e2:	4b29      	ldr	r3, [pc, #164]	@ (8001988 <HAL_ADC_MspInit+0x138>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80018e8:	4827      	ldr	r0, [pc, #156]	@ (8001988 <HAL_ADC_MspInit+0x138>)
 80018ea:	f001 fedb 	bl	80036a4 <HAL_DMA_Init>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80018f4:	f000 fc69 	bl	80021ca <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	4a23      	ldr	r2, [pc, #140]	@ (8001988 <HAL_ADC_MspInit+0x138>)
 80018fc:	621a      	str	r2, [r3, #32]
 80018fe:	4a22      	ldr	r2, [pc, #136]	@ (8001988 <HAL_ADC_MspInit+0x138>)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001904:	2200      	movs	r2, #0
 8001906:	2100      	movs	r1, #0
 8001908:	2012      	movs	r0, #18
 800190a:	f001 fe94 	bl	8003636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800190e:	2012      	movs	r0, #18
 8001910:	f001 fead 	bl	800366e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001914:	e02e      	b.n	8001974 <HAL_ADC_MspInit+0x124>
  else if(adcHandle->Instance==ADC2)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a1d      	ldr	r2, [pc, #116]	@ (8001990 <HAL_ADC_MspInit+0x140>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d129      	bne.n	8001974 <HAL_ADC_MspInit+0x124>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001920:	4b17      	ldr	r3, [pc, #92]	@ (8001980 <HAL_ADC_MspInit+0x130>)
 8001922:	699b      	ldr	r3, [r3, #24]
 8001924:	4a16      	ldr	r2, [pc, #88]	@ (8001980 <HAL_ADC_MspInit+0x130>)
 8001926:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800192a:	6193      	str	r3, [r2, #24]
 800192c:	4b14      	ldr	r3, [pc, #80]	@ (8001980 <HAL_ADC_MspInit+0x130>)
 800192e:	699b      	ldr	r3, [r3, #24]
 8001930:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001934:	60fb      	str	r3, [r7, #12]
 8001936:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001938:	4b11      	ldr	r3, [pc, #68]	@ (8001980 <HAL_ADC_MspInit+0x130>)
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	4a10      	ldr	r2, [pc, #64]	@ (8001980 <HAL_ADC_MspInit+0x130>)
 800193e:	f043 0304 	orr.w	r3, r3, #4
 8001942:	6193      	str	r3, [r2, #24]
 8001944:	4b0e      	ldr	r3, [pc, #56]	@ (8001980 <HAL_ADC_MspInit+0x130>)
 8001946:	699b      	ldr	r3, [r3, #24]
 8001948:	f003 0304 	and.w	r3, r3, #4
 800194c:	60bb      	str	r3, [r7, #8]
 800194e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = IN_mux_Pin;
 8001950:	2301      	movs	r3, #1
 8001952:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001954:	2303      	movs	r3, #3
 8001956:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IN_mux_GPIO_Port, &GPIO_InitStruct);
 8001958:	f107 0318 	add.w	r3, r7, #24
 800195c:	4619      	mov	r1, r3
 800195e:	4809      	ldr	r0, [pc, #36]	@ (8001984 <HAL_ADC_MspInit+0x134>)
 8001960:	f002 f88e 	bl	8003a80 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001964:	2200      	movs	r2, #0
 8001966:	2100      	movs	r1, #0
 8001968:	2012      	movs	r0, #18
 800196a:	f001 fe64 	bl	8003636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800196e:	2012      	movs	r0, #18
 8001970:	f001 fe7d 	bl	800366e <HAL_NVIC_EnableIRQ>
}
 8001974:	bf00      	nop
 8001976:	3728      	adds	r7, #40	@ 0x28
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40012400 	.word	0x40012400
 8001980:	40021000 	.word	0x40021000
 8001984:	40010800 	.word	0x40010800
 8001988:	20000250 	.word	0x20000250
 800198c:	40020008 	.word	0x40020008
 8001990:	40012800 	.word	0x40012800

08001994 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800199a:	4b0c      	ldr	r3, [pc, #48]	@ (80019cc <MX_DMA_Init+0x38>)
 800199c:	695b      	ldr	r3, [r3, #20]
 800199e:	4a0b      	ldr	r2, [pc, #44]	@ (80019cc <MX_DMA_Init+0x38>)
 80019a0:	f043 0301 	orr.w	r3, r3, #1
 80019a4:	6153      	str	r3, [r2, #20]
 80019a6:	4b09      	ldr	r3, [pc, #36]	@ (80019cc <MX_DMA_Init+0x38>)
 80019a8:	695b      	ldr	r3, [r3, #20]
 80019aa:	f003 0301 	and.w	r3, r3, #1
 80019ae:	607b      	str	r3, [r7, #4]
 80019b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80019b2:	2200      	movs	r2, #0
 80019b4:	2100      	movs	r1, #0
 80019b6:	200b      	movs	r0, #11
 80019b8:	f001 fe3d 	bl	8003636 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80019bc:	200b      	movs	r0, #11
 80019be:	f001 fe56 	bl	800366e <HAL_NVIC_EnableIRQ>

}
 80019c2:	bf00      	nop
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	40021000 	.word	0x40021000

080019d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b088      	sub	sp, #32
 80019d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d6:	f107 0310 	add.w	r3, r7, #16
 80019da:	2200      	movs	r2, #0
 80019dc:	601a      	str	r2, [r3, #0]
 80019de:	605a      	str	r2, [r3, #4]
 80019e0:	609a      	str	r2, [r3, #8]
 80019e2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019e4:	4b57      	ldr	r3, [pc, #348]	@ (8001b44 <MX_GPIO_Init+0x174>)
 80019e6:	699b      	ldr	r3, [r3, #24]
 80019e8:	4a56      	ldr	r2, [pc, #344]	@ (8001b44 <MX_GPIO_Init+0x174>)
 80019ea:	f043 0310 	orr.w	r3, r3, #16
 80019ee:	6193      	str	r3, [r2, #24]
 80019f0:	4b54      	ldr	r3, [pc, #336]	@ (8001b44 <MX_GPIO_Init+0x174>)
 80019f2:	699b      	ldr	r3, [r3, #24]
 80019f4:	f003 0310 	and.w	r3, r3, #16
 80019f8:	60fb      	str	r3, [r7, #12]
 80019fa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019fc:	4b51      	ldr	r3, [pc, #324]	@ (8001b44 <MX_GPIO_Init+0x174>)
 80019fe:	699b      	ldr	r3, [r3, #24]
 8001a00:	4a50      	ldr	r2, [pc, #320]	@ (8001b44 <MX_GPIO_Init+0x174>)
 8001a02:	f043 0320 	orr.w	r3, r3, #32
 8001a06:	6193      	str	r3, [r2, #24]
 8001a08:	4b4e      	ldr	r3, [pc, #312]	@ (8001b44 <MX_GPIO_Init+0x174>)
 8001a0a:	699b      	ldr	r3, [r3, #24]
 8001a0c:	f003 0320 	and.w	r3, r3, #32
 8001a10:	60bb      	str	r3, [r7, #8]
 8001a12:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a14:	4b4b      	ldr	r3, [pc, #300]	@ (8001b44 <MX_GPIO_Init+0x174>)
 8001a16:	699b      	ldr	r3, [r3, #24]
 8001a18:	4a4a      	ldr	r2, [pc, #296]	@ (8001b44 <MX_GPIO_Init+0x174>)
 8001a1a:	f043 0304 	orr.w	r3, r3, #4
 8001a1e:	6193      	str	r3, [r2, #24]
 8001a20:	4b48      	ldr	r3, [pc, #288]	@ (8001b44 <MX_GPIO_Init+0x174>)
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	f003 0304 	and.w	r3, r3, #4
 8001a28:	607b      	str	r3, [r7, #4]
 8001a2a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a2c:	4b45      	ldr	r3, [pc, #276]	@ (8001b44 <MX_GPIO_Init+0x174>)
 8001a2e:	699b      	ldr	r3, [r3, #24]
 8001a30:	4a44      	ldr	r2, [pc, #272]	@ (8001b44 <MX_GPIO_Init+0x174>)
 8001a32:	f043 0308 	orr.w	r3, r3, #8
 8001a36:	6193      	str	r3, [r2, #24]
 8001a38:	4b42      	ldr	r3, [pc, #264]	@ (8001b44 <MX_GPIO_Init+0x174>)
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	f003 0308 	and.w	r3, r3, #8
 8001a40:	603b      	str	r3, [r7, #0]
 8001a42:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, S1_mux_Pin|S2_mux_Pin|S3_mux_Pin, GPIO_PIN_RESET);
 8001a44:	2200      	movs	r2, #0
 8001a46:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001a4a:	483f      	ldr	r0, [pc, #252]	@ (8001b48 <MX_GPIO_Init+0x178>)
 8001a4c:	f002 f9b3 	bl	8003db6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED3_Pin|LED2_Pin|LED6_Pin, GPIO_PIN_SET);
 8001a50:	2201      	movs	r2, #1
 8001a52:	f248 01e0 	movw	r1, #32992	@ 0x80e0
 8001a56:	483d      	ldr	r0, [pc, #244]	@ (8001b4c <MX_GPIO_Init+0x17c>)
 8001a58:	f002 f9ad 	bl	8003db6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED4_Pin|LED5_Pin|SPI_NSS_Pin, GPIO_PIN_SET);
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	f241 0103 	movw	r1, #4099	@ 0x1003
 8001a62:	483b      	ldr	r0, [pc, #236]	@ (8001b50 <MX_GPIO_Init+0x180>)
 8001a64:	f002 f9a7 	bl	8003db6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BOOT1_Pin|S0_mux_Pin, GPIO_PIN_RESET);
 8001a68:	2200      	movs	r2, #0
 8001a6a:	f44f 7101 	mov.w	r1, #516	@ 0x204
 8001a6e:	4838      	ldr	r0, [pc, #224]	@ (8001b50 <MX_GPIO_Init+0x180>)
 8001a70:	f002 f9a1 	bl	8003db6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_MOT_GPIO_Port, EN_MOT_Pin, GPIO_PIN_RESET);
 8001a74:	2200      	movs	r2, #0
 8001a76:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a7a:	4834      	ldr	r0, [pc, #208]	@ (8001b4c <MX_GPIO_Init+0x17c>)
 8001a7c:	f002 f99b 	bl	8003db6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : S1_mux_Pin S2_mux_Pin S3_mux_Pin */
  GPIO_InitStruct.Pin = S1_mux_Pin|S2_mux_Pin|S3_mux_Pin;
 8001a80:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001a84:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a86:	2301      	movs	r3, #1
 8001a88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8e:	2302      	movs	r3, #2
 8001a90:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a92:	f107 0310 	add.w	r3, r7, #16
 8001a96:	4619      	mov	r1, r3
 8001a98:	482b      	ldr	r0, [pc, #172]	@ (8001b48 <MX_GPIO_Init+0x178>)
 8001a9a:	f001 fff1 	bl	8003a80 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED3_Pin LED2_Pin EN_MOT_Pin
                           LED6_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED3_Pin|LED2_Pin|EN_MOT_Pin
 8001a9e:	f249 03e0 	movw	r3, #37088	@ 0x90e0
 8001aa2:	613b      	str	r3, [r7, #16]
                          |LED6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aac:	2302      	movs	r3, #2
 8001aae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab0:	f107 0310 	add.w	r3, r7, #16
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	4825      	ldr	r0, [pc, #148]	@ (8001b4c <MX_GPIO_Init+0x17c>)
 8001ab8:	f001 ffe2 	bl	8003a80 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED4_Pin LED5_Pin BOOT1_Pin SPI_NSS_Pin
                           S0_mux_Pin */
  GPIO_InitStruct.Pin = LED4_Pin|LED5_Pin|BOOT1_Pin|SPI_NSS_Pin
 8001abc:	f241 2307 	movw	r3, #4615	@ 0x1207
 8001ac0:	613b      	str	r3, [r7, #16]
                          |S0_mux_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aca:	2302      	movs	r3, #2
 8001acc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ace:	f107 0310 	add.w	r3, r7, #16
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	481e      	ldr	r0, [pc, #120]	@ (8001b50 <MX_GPIO_Init+0x180>)
 8001ad6:	f001 ffd3 	bl	8003a80 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENCA_R_Pin ENCB_R_Pin ENCB_L_Pin ENCA_L_Pin */
  GPIO_InitStruct.Pin = ENCA_R_Pin|ENCB_R_Pin|ENCB_L_Pin|ENCA_L_Pin;
 8001ada:	2378      	movs	r3, #120	@ 0x78
 8001adc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001ade:	4b1d      	ldr	r3, [pc, #116]	@ (8001b54 <MX_GPIO_Init+0x184>)
 8001ae0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ae6:	f107 0310 	add.w	r3, r7, #16
 8001aea:	4619      	mov	r1, r3
 8001aec:	4818      	ldr	r0, [pc, #96]	@ (8001b50 <MX_GPIO_Init+0x180>)
 8001aee:	f001 ffc7 	bl	8003a80 <HAL_GPIO_Init>

  /*Configure GPIO pins : IR_R_IN_Pin IR_L_IN_Pin */
  GPIO_InitStruct.Pin = IR_R_IN_Pin|IR_L_IN_Pin;
 8001af2:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001af6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001af8:	2300      	movs	r3, #0
 8001afa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afc:	2300      	movs	r3, #0
 8001afe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b00:	f107 0310 	add.w	r3, r7, #16
 8001b04:	4619      	mov	r1, r3
 8001b06:	4812      	ldr	r0, [pc, #72]	@ (8001b50 <MX_GPIO_Init+0x180>)
 8001b08:	f001 ffba 	bl	8003a80 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	2100      	movs	r1, #0
 8001b10:	2009      	movs	r0, #9
 8001b12:	f001 fd90 	bl	8003636 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001b16:	2009      	movs	r0, #9
 8001b18:	f001 fda9 	bl	800366e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	2100      	movs	r1, #0
 8001b20:	200a      	movs	r0, #10
 8001b22:	f001 fd88 	bl	8003636 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001b26:	200a      	movs	r0, #10
 8001b28:	f001 fda1 	bl	800366e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	2100      	movs	r1, #0
 8001b30:	2017      	movs	r0, #23
 8001b32:	f001 fd80 	bl	8003636 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001b36:	2017      	movs	r0, #23
 8001b38:	f001 fd99 	bl	800366e <HAL_NVIC_EnableIRQ>

}
 8001b3c:	bf00      	nop
 8001b3e:	3720      	adds	r7, #32
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	40021000 	.word	0x40021000
 8001b48:	40011000 	.word	0x40011000
 8001b4c:	40010800 	.word	0x40010800
 8001b50:	40010c00 	.word	0x40010c00
 8001b54:	10310000 	.word	0x10310000

08001b58 <UART_Send>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void UART_Send(UART_HandleTypeDef *huart, char buffer [])
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(huart, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001b62:	6838      	ldr	r0, [r7, #0]
 8001b64:	f7fe faf4 	bl	8000150 <strlen>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	b29a      	uxth	r2, r3
 8001b6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b70:	6839      	ldr	r1, [r7, #0]
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f004 fa2d 	bl	8005fd2 <HAL_UART_Transmit>
}
 8001b78:	bf00      	nop
 8001b7a:	3708      	adds	r7, #8
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <imprimir>:
void imprimir(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0

*/



	sprintf(bufferTxt," angulo=%0.2f ",robot_Angulo_180);
 8001b84:	4b17      	ldr	r3, [pc, #92]	@ (8001be4 <imprimir+0x64>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7fe fc4d 	bl	8000428 <__aeabi_f2d>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	460b      	mov	r3, r1
 8001b92:	4915      	ldr	r1, [pc, #84]	@ (8001be8 <imprimir+0x68>)
 8001b94:	4815      	ldr	r0, [pc, #84]	@ (8001bec <imprimir+0x6c>)
 8001b96:	f005 f90d 	bl	8006db4 <siprintf>
	UART_Send(&huart3, bufferTxt);
 8001b9a:	4914      	ldr	r1, [pc, #80]	@ (8001bec <imprimir+0x6c>)
 8001b9c:	4814      	ldr	r0, [pc, #80]	@ (8001bf0 <imprimir+0x70>)
 8001b9e:	f7ff ffdb 	bl	8001b58 <UART_Send>
	sprintf(bufferTxt," x=%0.2f ",robot_X);
 8001ba2:	4b14      	ldr	r3, [pc, #80]	@ (8001bf4 <imprimir+0x74>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7fe fc3e 	bl	8000428 <__aeabi_f2d>
 8001bac:	4602      	mov	r2, r0
 8001bae:	460b      	mov	r3, r1
 8001bb0:	4911      	ldr	r1, [pc, #68]	@ (8001bf8 <imprimir+0x78>)
 8001bb2:	480e      	ldr	r0, [pc, #56]	@ (8001bec <imprimir+0x6c>)
 8001bb4:	f005 f8fe 	bl	8006db4 <siprintf>
	UART_Send(&huart3, bufferTxt);
 8001bb8:	490c      	ldr	r1, [pc, #48]	@ (8001bec <imprimir+0x6c>)
 8001bba:	480d      	ldr	r0, [pc, #52]	@ (8001bf0 <imprimir+0x70>)
 8001bbc:	f7ff ffcc 	bl	8001b58 <UART_Send>
	sprintf(bufferTxt," y=%0.2f \r \n",robot_Y);
 8001bc0:	4b0e      	ldr	r3, [pc, #56]	@ (8001bfc <imprimir+0x7c>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7fe fc2f 	bl	8000428 <__aeabi_f2d>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	460b      	mov	r3, r1
 8001bce:	490c      	ldr	r1, [pc, #48]	@ (8001c00 <imprimir+0x80>)
 8001bd0:	4806      	ldr	r0, [pc, #24]	@ (8001bec <imprimir+0x6c>)
 8001bd2:	f005 f8ef 	bl	8006db4 <siprintf>
	UART_Send(&huart3, bufferTxt);
 8001bd6:	4905      	ldr	r1, [pc, #20]	@ (8001bec <imprimir+0x6c>)
 8001bd8:	4805      	ldr	r0, [pc, #20]	@ (8001bf0 <imprimir+0x70>)
 8001bda:	f7ff ffbd 	bl	8001b58 <UART_Send>


}
 8001bde:	bf00      	nop
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	200002f4 	.word	0x200002f4
 8001be8:	0800a070 	.word	0x0800a070
 8001bec:	200002b0 	.word	0x200002b0
 8001bf0:	2000039c 	.word	0x2000039c
 8001bf4:	200002e8 	.word	0x200002e8
 8001bf8:	0800a080 	.word	0x0800a080
 8001bfc:	200002ec 	.word	0x200002ec
 8001c00:	0800a08c 	.word	0x0800a08c
 8001c04:	00000000 	.word	0x00000000

08001c08 <odometria>:
void odometria(void)
{
 8001c08:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001c0c:	b088      	sub	sp, #32
 8001c0e:	af00      	add	r7, sp, #0
/*
 * Codigo para odometria implementarlo en un timer para la ejecucion
 */
// 1. Obtener los ticks desde la ltima vez y resetear contadores para evitar overflow de datos
// Usamos variables intermedias para ser thread-safe (si las interrupciones EXTI pueden ocurrir ahora)
int32_t delta_ticks_L = ticks_L;
 8001c10:	4b9f      	ldr	r3, [pc, #636]	@ (8001e90 <odometria+0x288>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	61fb      	str	r3, [r7, #28]
int32_t delta_ticks_R = ticks_R;
 8001c16:	4b9f      	ldr	r3, [pc, #636]	@ (8001e94 <odometria+0x28c>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	61bb      	str	r3, [r7, #24]
ticks_L = 0; // Resetear el contador
 8001c1c:	4b9c      	ldr	r3, [pc, #624]	@ (8001e90 <odometria+0x288>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	601a      	str	r2, [r3, #0]
ticks_R = 0; // Resetear el contador
 8001c22:	4b9c      	ldr	r3, [pc, #624]	@ (8001e94 <odometria+0x28c>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]

// 2. Convertir ticks a distancia lineal recorrida (en mm)
float distancia_L = delta_ticks_L * LONGITUD_MUESTRA_MM;
 8001c28:	69f8      	ldr	r0, [r7, #28]
 8001c2a:	f7fe fbeb 	bl	8000404 <__aeabi_i2d>
 8001c2e:	a38e      	add	r3, pc, #568	@ (adr r3, 8001e68 <odometria+0x260>)
 8001c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c34:	f7fe fc50 	bl	80004d8 <__aeabi_dmul>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	4610      	mov	r0, r2
 8001c3e:	4619      	mov	r1, r3
 8001c40:	f7fe ff22 	bl	8000a88 <__aeabi_d2f>
 8001c44:	4603      	mov	r3, r0
 8001c46:	617b      	str	r3, [r7, #20]
float distancia_R = delta_ticks_R * LONGITUD_MUESTRA_MM;
 8001c48:	69b8      	ldr	r0, [r7, #24]
 8001c4a:	f7fe fbdb 	bl	8000404 <__aeabi_i2d>
 8001c4e:	a386      	add	r3, pc, #536	@ (adr r3, 8001e68 <odometria+0x260>)
 8001c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c54:	f7fe fc40 	bl	80004d8 <__aeabi_dmul>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	460b      	mov	r3, r1
 8001c5c:	4610      	mov	r0, r2
 8001c5e:	4619      	mov	r1, r3
 8001c60:	f7fe ff12 	bl	8000a88 <__aeabi_d2f>
 8001c64:	4603      	mov	r3, r0
 8001c66:	613b      	str	r3, [r7, #16]

// Distancia promedio recorrida por el centro del robot
float delta_distancia = (distancia_L + distancia_R) / 2.0;
 8001c68:	6939      	ldr	r1, [r7, #16]
 8001c6a:	6978      	ldr	r0, [r7, #20]
 8001c6c:	f7fe ff62 	bl	8000b34 <__addsf3>
 8001c70:	4603      	mov	r3, r0
 8001c72:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7ff f918 	bl	8000eac <__aeabi_fdiv>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	60fb      	str	r3, [r7, #12]

// 3. Calcular el cambio en la orientacin angular (en radianes)
float delta_angulo = (distancia_R - distancia_L) / DISTANCIA_ENTRE_RUEDAS_MM;
 8001c80:	6979      	ldr	r1, [r7, #20]
 8001c82:	6938      	ldr	r0, [r7, #16]
 8001c84:	f7fe ff54 	bl	8000b30 <__aeabi_fsub>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7fe fbcc 	bl	8000428 <__aeabi_f2d>
 8001c90:	a377      	add	r3, pc, #476	@ (adr r3, 8001e70 <odometria+0x268>)
 8001c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c96:	f7fe fd49 	bl	800072c <__aeabi_ddiv>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	4610      	mov	r0, r2
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	f7fe fef1 	bl	8000a88 <__aeabi_d2f>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	60bb      	str	r3, [r7, #8]

// 4. Actualizar la posicin global del robot (Integracin)

// Usamos el ngulo actual + la mitad del cambio angular para mayor precisin (Runge-Kutta de 2do orden)
float angulo_promedio = robot_Angulo + delta_angulo / 2.0;
 8001caa:	4b7b      	ldr	r3, [pc, #492]	@ (8001e98 <odometria+0x290>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7fe fbba 	bl	8000428 <__aeabi_f2d>
 8001cb4:	4604      	mov	r4, r0
 8001cb6:	460d      	mov	r5, r1
 8001cb8:	68b8      	ldr	r0, [r7, #8]
 8001cba:	f7fe fbb5 	bl	8000428 <__aeabi_f2d>
 8001cbe:	f04f 0200 	mov.w	r2, #0
 8001cc2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001cc6:	f7fe fd31 	bl	800072c <__aeabi_ddiv>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	460b      	mov	r3, r1
 8001cce:	4620      	mov	r0, r4
 8001cd0:	4629      	mov	r1, r5
 8001cd2:	f7fe fa4b 	bl	800016c <__adddf3>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	460b      	mov	r3, r1
 8001cda:	4610      	mov	r0, r2
 8001cdc:	4619      	mov	r1, r3
 8001cde:	f7fe fed3 	bl	8000a88 <__aeabi_d2f>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	607b      	str	r3, [r7, #4]

// Calcular el desplazamiento en X e Y y sumarlo a la posicin actual
robot_X += delta_distancia * cos(angulo_promedio);
 8001ce6:	4b6d      	ldr	r3, [pc, #436]	@ (8001e9c <odometria+0x294>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7fe fb9c 	bl	8000428 <__aeabi_f2d>
 8001cf0:	4604      	mov	r4, r0
 8001cf2:	460d      	mov	r5, r1
 8001cf4:	68f8      	ldr	r0, [r7, #12]
 8001cf6:	f7fe fb97 	bl	8000428 <__aeabi_f2d>
 8001cfa:	4680      	mov	r8, r0
 8001cfc:	4689      	mov	r9, r1
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f7fe fb92 	bl	8000428 <__aeabi_f2d>
 8001d04:	4602      	mov	r2, r0
 8001d06:	460b      	mov	r3, r1
 8001d08:	4610      	mov	r0, r2
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	f007 f990 	bl	8009030 <cos>
 8001d10:	4602      	mov	r2, r0
 8001d12:	460b      	mov	r3, r1
 8001d14:	4640      	mov	r0, r8
 8001d16:	4649      	mov	r1, r9
 8001d18:	f7fe fbde 	bl	80004d8 <__aeabi_dmul>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	460b      	mov	r3, r1
 8001d20:	4620      	mov	r0, r4
 8001d22:	4629      	mov	r1, r5
 8001d24:	f7fe fa22 	bl	800016c <__adddf3>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	460b      	mov	r3, r1
 8001d2c:	4610      	mov	r0, r2
 8001d2e:	4619      	mov	r1, r3
 8001d30:	f7fe feaa 	bl	8000a88 <__aeabi_d2f>
 8001d34:	4603      	mov	r3, r0
 8001d36:	4a59      	ldr	r2, [pc, #356]	@ (8001e9c <odometria+0x294>)
 8001d38:	6013      	str	r3, [r2, #0]
robot_Y += delta_distancia * sin(angulo_promedio);
 8001d3a:	4b59      	ldr	r3, [pc, #356]	@ (8001ea0 <odometria+0x298>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7fe fb72 	bl	8000428 <__aeabi_f2d>
 8001d44:	4604      	mov	r4, r0
 8001d46:	460d      	mov	r5, r1
 8001d48:	68f8      	ldr	r0, [r7, #12]
 8001d4a:	f7fe fb6d 	bl	8000428 <__aeabi_f2d>
 8001d4e:	4680      	mov	r8, r0
 8001d50:	4689      	mov	r9, r1
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f7fe fb68 	bl	8000428 <__aeabi_f2d>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	4610      	mov	r0, r2
 8001d5e:	4619      	mov	r1, r3
 8001d60:	f007 f9ac 	bl	80090bc <sin>
 8001d64:	4602      	mov	r2, r0
 8001d66:	460b      	mov	r3, r1
 8001d68:	4640      	mov	r0, r8
 8001d6a:	4649      	mov	r1, r9
 8001d6c:	f7fe fbb4 	bl	80004d8 <__aeabi_dmul>
 8001d70:	4602      	mov	r2, r0
 8001d72:	460b      	mov	r3, r1
 8001d74:	4620      	mov	r0, r4
 8001d76:	4629      	mov	r1, r5
 8001d78:	f7fe f9f8 	bl	800016c <__adddf3>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	460b      	mov	r3, r1
 8001d80:	4610      	mov	r0, r2
 8001d82:	4619      	mov	r1, r3
 8001d84:	f7fe fe80 	bl	8000a88 <__aeabi_d2f>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	4a45      	ldr	r2, [pc, #276]	@ (8001ea0 <odometria+0x298>)
 8001d8c:	6013      	str	r3, [r2, #0]

// 5. Actualizar el ngulo global del robot
robot_Angulo += delta_angulo;
 8001d8e:	4b42      	ldr	r3, [pc, #264]	@ (8001e98 <odometria+0x290>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	68b9      	ldr	r1, [r7, #8]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7fe fecd 	bl	8000b34 <__addsf3>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	4b3e      	ldr	r3, [pc, #248]	@ (8001e98 <odometria+0x290>)
 8001da0:	601a      	str	r2, [r3, #0]

// Opcional: Mantener el ngulo entre -PI y PI (para evitar overflow float)
if (robot_Angulo > M_PI) robot_Angulo -= 2 * M_PI;
 8001da2:	4b3d      	ldr	r3, [pc, #244]	@ (8001e98 <odometria+0x290>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7fe fb3e 	bl	8000428 <__aeabi_f2d>
 8001dac:	a332      	add	r3, pc, #200	@ (adr r3, 8001e78 <odometria+0x270>)
 8001dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db2:	f7fe fe21 	bl	80009f8 <__aeabi_dcmpgt>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d012      	beq.n	8001de2 <odometria+0x1da>
 8001dbc:	4b36      	ldr	r3, [pc, #216]	@ (8001e98 <odometria+0x290>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7fe fb31 	bl	8000428 <__aeabi_f2d>
 8001dc6:	a32e      	add	r3, pc, #184	@ (adr r3, 8001e80 <odometria+0x278>)
 8001dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dcc:	f7fe f9cc 	bl	8000168 <__aeabi_dsub>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	4610      	mov	r0, r2
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	f7fe fe56 	bl	8000a88 <__aeabi_d2f>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	4a2e      	ldr	r2, [pc, #184]	@ (8001e98 <odometria+0x290>)
 8001de0:	6013      	str	r3, [r2, #0]
if (robot_Angulo < -M_PI) robot_Angulo += 2 * M_PI;
 8001de2:	4b2d      	ldr	r3, [pc, #180]	@ (8001e98 <odometria+0x290>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7fe fb1e 	bl	8000428 <__aeabi_f2d>
 8001dec:	a326      	add	r3, pc, #152	@ (adr r3, 8001e88 <odometria+0x280>)
 8001dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001df2:	f7fe fde3 	bl	80009bc <__aeabi_dcmplt>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d012      	beq.n	8001e22 <odometria+0x21a>
 8001dfc:	4b26      	ldr	r3, [pc, #152]	@ (8001e98 <odometria+0x290>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7fe fb11 	bl	8000428 <__aeabi_f2d>
 8001e06:	a31e      	add	r3, pc, #120	@ (adr r3, 8001e80 <odometria+0x278>)
 8001e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e0c:	f7fe f9ae 	bl	800016c <__adddf3>
 8001e10:	4602      	mov	r2, r0
 8001e12:	460b      	mov	r3, r1
 8001e14:	4610      	mov	r0, r2
 8001e16:	4619      	mov	r1, r3
 8001e18:	f7fe fe36 	bl	8000a88 <__aeabi_d2f>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	4a1e      	ldr	r2, [pc, #120]	@ (8001e98 <odometria+0x290>)
 8001e20:	6013      	str	r3, [r2, #0]
robot_Angulo_180=(robot_Angulo*180.0)/M_PI;
 8001e22:	4b1d      	ldr	r3, [pc, #116]	@ (8001e98 <odometria+0x290>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7fe fafe 	bl	8000428 <__aeabi_f2d>
 8001e2c:	f04f 0200 	mov.w	r2, #0
 8001e30:	4b1c      	ldr	r3, [pc, #112]	@ (8001ea4 <odometria+0x29c>)
 8001e32:	f7fe fb51 	bl	80004d8 <__aeabi_dmul>
 8001e36:	4602      	mov	r2, r0
 8001e38:	460b      	mov	r3, r1
 8001e3a:	4610      	mov	r0, r2
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	a30e      	add	r3, pc, #56	@ (adr r3, 8001e78 <odometria+0x270>)
 8001e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e44:	f7fe fc72 	bl	800072c <__aeabi_ddiv>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	460b      	mov	r3, r1
 8001e4c:	4610      	mov	r0, r2
 8001e4e:	4619      	mov	r1, r3
 8001e50:	f7fe fe1a 	bl	8000a88 <__aeabi_d2f>
 8001e54:	4603      	mov	r3, r0
 8001e56:	4a14      	ldr	r2, [pc, #80]	@ (8001ea8 <odometria+0x2a0>)
 8001e58:	6013      	str	r3, [r2, #0]
}
 8001e5a:	bf00      	nop
 8001e5c:	3720      	adds	r7, #32
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001e64:	f3af 8000 	nop.w
 8001e68:	98117231 	.word	0x98117231
 8001e6c:	3fdd4fd9 	.word	0x3fdd4fd9
 8001e70:	33333333 	.word	0x33333333
 8001e74:	405a7333 	.word	0x405a7333
 8001e78:	54442d18 	.word	0x54442d18
 8001e7c:	400921fb 	.word	0x400921fb
 8001e80:	54442d18 	.word	0x54442d18
 8001e84:	401921fb 	.word	0x401921fb
 8001e88:	54442d18 	.word	0x54442d18
 8001e8c:	c00921fb 	.word	0xc00921fb
 8001e90:	200002e0 	.word	0x200002e0
 8001e94:	200002e4 	.word	0x200002e4
 8001e98:	200002f0 	.word	0x200002f0
 8001e9c:	200002e8 	.word	0x200002e8
 8001ea0:	200002ec 	.word	0x200002ec
 8001ea4:	40668000 	.word	0x40668000
 8001ea8:	200002f4 	.word	0x200002f4

08001eac <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
	if(hadc->Instance==ADC1)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a0d      	ldr	r2, [pc, #52]	@ (8001ef0 <HAL_ADC_ConvCpltCallback+0x44>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d113      	bne.n	8001ee6 <HAL_ADC_ConvCpltCallback+0x3a>
	{
		ADC_buffer[0]=(uint16_t)ADC_DMA[0];
 8001ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef4 <HAL_ADC_ConvCpltCallback+0x48>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef8 <HAL_ADC_ConvCpltCallback+0x4c>)
 8001ec6:	801a      	strh	r2, [r3, #0]
		ADC_buffer[1]=(uint16_t)ADC_DMA[1];
 8001ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ef4 <HAL_ADC_ConvCpltCallback+0x48>)
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	b29a      	uxth	r2, r3
 8001ece:	4b0a      	ldr	r3, [pc, #40]	@ (8001ef8 <HAL_ADC_ConvCpltCallback+0x4c>)
 8001ed0:	805a      	strh	r2, [r3, #2]
		ADC_buffer[2]=(uint16_t)ADC_DMA[2];
 8001ed2:	4b08      	ldr	r3, [pc, #32]	@ (8001ef4 <HAL_ADC_ConvCpltCallback+0x48>)
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	b29a      	uxth	r2, r3
 8001ed8:	4b07      	ldr	r3, [pc, #28]	@ (8001ef8 <HAL_ADC_ConvCpltCallback+0x4c>)
 8001eda:	809a      	strh	r2, [r3, #4]
		ADC_buffer[3]=(uint16_t)ADC_DMA[3];
 8001edc:	4b05      	ldr	r3, [pc, #20]	@ (8001ef4 <HAL_ADC_ConvCpltCallback+0x48>)
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	b29a      	uxth	r2, r3
 8001ee2:	4b05      	ldr	r3, [pc, #20]	@ (8001ef8 <HAL_ADC_ConvCpltCallback+0x4c>)
 8001ee4:	80da      	strh	r2, [r3, #6]
	}
}
 8001ee6:	bf00      	nop
 8001ee8:	370c      	adds	r7, #12
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bc80      	pop	{r7}
 8001eee:	4770      	bx	lr
 8001ef0:	40012400 	.word	0x40012400
 8001ef4:	20000294 	.word	0x20000294
 8001ef8:	200002a8 	.word	0x200002a8

08001efc <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001efc:	b590      	push	{r4, r7, lr}
 8001efe:	b085      	sub	sp, #20
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	4603      	mov	r3, r0
 8001f04:	80fb      	strh	r3, [r7, #6]


	if(GPIO_Pin==ENCA_L_Pin||GPIO_Pin==ENCB_L_Pin)
 8001f06:	88fb      	ldrh	r3, [r7, #6]
 8001f08:	2b40      	cmp	r3, #64	@ 0x40
 8001f0a:	d002      	beq.n	8001f12 <HAL_GPIO_EXTI_Callback+0x16>
 8001f0c:	88fb      	ldrh	r3, [r7, #6]
 8001f0e:	2b20      	cmp	r3, #32
 8001f10:	d127      	bne.n	8001f62 <HAL_GPIO_EXTI_Callback+0x66>
		{
		uint8_t bitStatusL=((HAL_GPIO_ReadPin(ENCA_L_GPIO_Port, ENCA_L_Pin))?2:0) | ((HAL_GPIO_ReadPin(ENCB_L_GPIO_Port, ENCB_L_Pin))?1:0);
 8001f12:	2140      	movs	r1, #64	@ 0x40
 8001f14:	482b      	ldr	r0, [pc, #172]	@ (8001fc4 <HAL_GPIO_EXTI_Callback+0xc8>)
 8001f16:	f001 ff37 	bl	8003d88 <HAL_GPIO_ReadPin>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <HAL_GPIO_EXTI_Callback+0x28>
 8001f20:	2402      	movs	r4, #2
 8001f22:	e000      	b.n	8001f26 <HAL_GPIO_EXTI_Callback+0x2a>
 8001f24:	2400      	movs	r4, #0
 8001f26:	2120      	movs	r1, #32
 8001f28:	4826      	ldr	r0, [pc, #152]	@ (8001fc4 <HAL_GPIO_EXTI_Callback+0xc8>)
 8001f2a:	f001 ff2d 	bl	8003d88 <HAL_GPIO_ReadPin>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	bf14      	ite	ne
 8001f34:	2301      	movne	r3, #1
 8001f36:	2300      	moveq	r3, #0
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	b25b      	sxtb	r3, r3
 8001f3c:	4323      	orrs	r3, r4
 8001f3e:	b25b      	sxtb	r3, r3
 8001f40:	73fb      	strb	r3, [r7, #15]
		ticks_L+=estadoTabla[((estadoAnterior_L<<2)|bitStatusL)];
 8001f42:	4b21      	ldr	r3, [pc, #132]	@ (8001fc8 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	009a      	lsls	r2, r3, #2
 8001f48:	7bfb      	ldrb	r3, [r7, #15]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	4a1f      	ldr	r2, [pc, #124]	@ (8001fcc <HAL_GPIO_EXTI_Callback+0xd0>)
 8001f4e:	56d3      	ldrsb	r3, [r2, r3]
 8001f50:	461a      	mov	r2, r3
 8001f52:	4b1f      	ldr	r3, [pc, #124]	@ (8001fd0 <HAL_GPIO_EXTI_Callback+0xd4>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4413      	add	r3, r2
 8001f58:	4a1d      	ldr	r2, [pc, #116]	@ (8001fd0 <HAL_GPIO_EXTI_Callback+0xd4>)
 8001f5a:	6013      	str	r3, [r2, #0]
		estadoAnterior_L=bitStatusL;
 8001f5c:	4a1a      	ldr	r2, [pc, #104]	@ (8001fc8 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001f5e:	7bfb      	ldrb	r3, [r7, #15]
 8001f60:	7013      	strb	r3, [r2, #0]
		}
	if(GPIO_Pin==ENCA_R_Pin||GPIO_Pin==ENCB_R_Pin)
 8001f62:	88fb      	ldrh	r3, [r7, #6]
 8001f64:	2b08      	cmp	r3, #8
 8001f66:	d002      	beq.n	8001f6e <HAL_GPIO_EXTI_Callback+0x72>
 8001f68:	88fb      	ldrh	r3, [r7, #6]
 8001f6a:	2b10      	cmp	r3, #16
 8001f6c:	d126      	bne.n	8001fbc <HAL_GPIO_EXTI_Callback+0xc0>
		{
		uint8_t bitStatusR=((HAL_GPIO_ReadPin(ENCA_R_GPIO_Port, ENCA_R_Pin))?2:0) | ((HAL_GPIO_ReadPin(ENCB_R_GPIO_Port, ENCB_R_Pin))?1:0);
 8001f6e:	2108      	movs	r1, #8
 8001f70:	4814      	ldr	r0, [pc, #80]	@ (8001fc4 <HAL_GPIO_EXTI_Callback+0xc8>)
 8001f72:	f001 ff09 	bl	8003d88 <HAL_GPIO_ReadPin>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <HAL_GPIO_EXTI_Callback+0x84>
 8001f7c:	2402      	movs	r4, #2
 8001f7e:	e000      	b.n	8001f82 <HAL_GPIO_EXTI_Callback+0x86>
 8001f80:	2400      	movs	r4, #0
 8001f82:	2110      	movs	r1, #16
 8001f84:	480f      	ldr	r0, [pc, #60]	@ (8001fc4 <HAL_GPIO_EXTI_Callback+0xc8>)
 8001f86:	f001 feff 	bl	8003d88 <HAL_GPIO_ReadPin>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	bf14      	ite	ne
 8001f90:	2301      	movne	r3, #1
 8001f92:	2300      	moveq	r3, #0
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	b25b      	sxtb	r3, r3
 8001f98:	4323      	orrs	r3, r4
 8001f9a:	b25b      	sxtb	r3, r3
 8001f9c:	73bb      	strb	r3, [r7, #14]
		ticks_R+=(-estadoTabla[((estadoAnterior_R<<2)|bitStatusR)]);
 8001f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001fd4 <HAL_GPIO_EXTI_Callback+0xd8>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a0d      	ldr	r2, [pc, #52]	@ (8001fd8 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001fa4:	7812      	ldrb	r2, [r2, #0]
 8001fa6:	0091      	lsls	r1, r2, #2
 8001fa8:	7bba      	ldrb	r2, [r7, #14]
 8001faa:	430a      	orrs	r2, r1
 8001fac:	4907      	ldr	r1, [pc, #28]	@ (8001fcc <HAL_GPIO_EXTI_Callback+0xd0>)
 8001fae:	568a      	ldrsb	r2, [r1, r2]
 8001fb0:	1a9b      	subs	r3, r3, r2
 8001fb2:	4a08      	ldr	r2, [pc, #32]	@ (8001fd4 <HAL_GPIO_EXTI_Callback+0xd8>)
 8001fb4:	6013      	str	r3, [r2, #0]
		estadoAnterior_R=bitStatusR;
 8001fb6:	4a08      	ldr	r2, [pc, #32]	@ (8001fd8 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001fb8:	7bbb      	ldrb	r3, [r7, #14]
 8001fba:	7013      	strb	r3, [r2, #0]
								encR+=((bitStatusR&2)==2)?1:-1;
								}
					}
		}
	 */
}
 8001fbc:	bf00      	nop
 8001fbe:	3714      	adds	r7, #20
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd90      	pop	{r4, r7, pc}
 8001fc4:	40010c00 	.word	0x40010c00
 8001fc8:	200002dc 	.word	0x200002dc
 8001fcc:	0800a0cc 	.word	0x0800a0cc
 8001fd0:	200002e0 	.word	0x200002e0
 8001fd4:	200002e4 	.word	0x200002e4
 8001fd8:	200002dd 	.word	0x200002dd

08001fdc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b094      	sub	sp, #80	@ 0x50
 8001fe0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fe2:	f000 fc83 	bl	80028ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fe6:	f000 f895 	bl	8002114 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001fea:	f7ff fcf1 	bl	80019d0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001fee:	f7ff fcd1 	bl	8001994 <MX_DMA_Init>
  MX_ADC1_Init();
 8001ff2:	f7ff fb85 	bl	8001700 <MX_ADC1_Init>
  MX_SPI2_Init();
 8001ff6:	f000 f8ef 	bl	80021d8 <MX_SPI2_Init>
  MX_USART3_UART_Init();
 8001ffa:	f000 fbdb 	bl	80027b4 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8001ffe:	f000 fac3 	bl	8002588 <MX_TIM1_Init>
  MX_ADC2_Init();
 8002002:	f7ff fbe7 	bl	80017d4 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, &ADC_DMA[0], 4);
 8002006:	2204      	movs	r2, #4
 8002008:	4939      	ldr	r1, [pc, #228]	@ (80020f0 <main+0x114>)
 800200a:	483a      	ldr	r0, [pc, #232]	@ (80020f4 <main+0x118>)
 800200c:	f000 fe82 	bl	8002d14 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_IT(&hadc1);/// lo volvemos a activar por que no activamos la conversion continua en el IOC
 8002010:	4838      	ldr	r0, [pc, #224]	@ (80020f4 <main+0x118>)
 8002012:	f000 fdc9 	bl	8002ba8 <HAL_ADC_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002016:	2100      	movs	r1, #0
 8002018:	4837      	ldr	r0, [pc, #220]	@ (80020f8 <main+0x11c>)
 800201a:	f003 f9ff 	bl	800541c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800201e:	2104      	movs	r1, #4
 8002020:	4835      	ldr	r0, [pc, #212]	@ (80020f8 <main+0x11c>)
 8002022:	f003 f9fb 	bl	800541c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8002026:	2108      	movs	r1, #8
 8002028:	4833      	ldr	r0, [pc, #204]	@ (80020f8 <main+0x11c>)
 800202a:	f003 f9f7 	bl	800541c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800202e:	210c      	movs	r1, #12
 8002030:	4831      	ldr	r0, [pc, #196]	@ (80020f8 <main+0x11c>)
 8002032:	f003 f9f3 	bl	800541c <HAL_TIM_PWM_Start>
  __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_1,0);
 8002036:	4b30      	ldr	r3, [pc, #192]	@ (80020f8 <main+0x11c>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2200      	movs	r2, #0
 800203c:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_2,0);
 800203e:	4b2e      	ldr	r3, [pc, #184]	@ (80020f8 <main+0x11c>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2200      	movs	r2, #0
 8002044:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_3,0);
 8002046:	4b2c      	ldr	r3, [pc, #176]	@ (80020f8 <main+0x11c>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	2200      	movs	r2, #0
 800204c:	63da      	str	r2, [r3, #60]	@ 0x3c
  __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_4,0);
 800204e:	4b2a      	ldr	r3, [pc, #168]	@ (80020f8 <main+0x11c>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	2200      	movs	r2, #0
 8002054:	641a      	str	r2, [r3, #64]	@ 0x40
 // MPU6500_Read_t 	MPU_6500_Read;
  MPU6500_Read_t 	MPU_6500_Offset;
  //MPU6500_float_t	MPU_6500_float;
  MPU6500_status_e	MPU_6500_Status;
  MadgWick_t 		MadgWick;
  madgwickInit(&MadgWick);
 8002056:	463b      	mov	r3, r7
 8002058:	4618      	mov	r0, r3
 800205a:	f7fe ffc3 	bl	8000fe4 <madgwickInit>
  MPU_6500_Status=MPU6500_Init(&MPU_6500_Offset,10,DPS1000,G4);
 800205e:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8002062:	2308      	movs	r3, #8
 8002064:	2210      	movs	r2, #16
 8002066:	210a      	movs	r1, #10
 8002068:	f7ff f8da 	bl	8001220 <MPU6500_Init>
 800206c:	4603      	mov	r3, r0
 800206e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  if (MPU_6500_Status==MPU6500_fail) {
 8002072:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002076:	2b01      	cmp	r3, #1
 8002078:	d109      	bne.n	800208e <main+0xb2>
  	for (;;) {
  	UART_Send(&huart3, "Fallo al iniciar MPU\r\n");
 800207a:	4920      	ldr	r1, [pc, #128]	@ (80020fc <main+0x120>)
 800207c:	4820      	ldr	r0, [pc, #128]	@ (8002100 <main+0x124>)
 800207e:	f7ff fd6b 	bl	8001b58 <UART_Send>
  	HAL_Delay(500);
 8002082:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002086:	f000 fc93 	bl	80029b0 <HAL_Delay>
  	UART_Send(&huart3, "Fallo al iniciar MPU\r\n");
 800208a:	bf00      	nop
 800208c:	e7f5      	b.n	800207a <main+0x9e>
  	}
  }
  UART_Send(&huart3, "Exito al iniciar MPU\r\n");
 800208e:	491d      	ldr	r1, [pc, #116]	@ (8002104 <main+0x128>)
 8002090:	481b      	ldr	r0, [pc, #108]	@ (8002100 <main+0x124>)
 8002092:	f7ff fd61 	bl	8001b58 <UART_Send>
  	HAL_Delay(500);
 8002096:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800209a:	f000 fc89 	bl	80029b0 <HAL_Delay>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //HAL_ADC_Start_IT(&hadc1);
	  imprimir();
 800209e:	f7ff fd6f 	bl	8001b80 <imprimir>
	  HAL_Delay(2000);
 80020a2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80020a6:	f000 fc83 	bl	80029b0 <HAL_Delay>
	  for(;;){
		  tiempoActual=HAL_GetTick();
 80020aa:	f000 fc77 	bl	800299c <HAL_GetTick>
 80020ae:	4603      	mov	r3, r0
 80020b0:	4a15      	ldr	r2, [pc, #84]	@ (8002108 <main+0x12c>)
 80020b2:	6013      	str	r3, [r2, #0]
		  if(tiempoActual-tiempoAnterior1>=1003)
 80020b4:	4b14      	ldr	r3, [pc, #80]	@ (8002108 <main+0x12c>)
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	4b14      	ldr	r3, [pc, #80]	@ (800210c <main+0x130>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	f240 32ea 	movw	r2, #1002	@ 0x3ea
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d905      	bls.n	80020d2 <main+0xf6>
		  {
			  tiempoAnterior1=tiempoActual;
 80020c6:	4b10      	ldr	r3, [pc, #64]	@ (8002108 <main+0x12c>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a10      	ldr	r2, [pc, #64]	@ (800210c <main+0x130>)
 80020cc:	6013      	str	r3, [r2, #0]
			  				HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, 1);
			  				HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, 1);
			  }
			  HAL_Delay(1);
			  tiempo_conv=HAL_GetTick()-tiempo_conv;*/
			  imprimir();
 80020ce:	f7ff fd57 	bl	8001b80 <imprimir>

		  }

		  if(tiempoActual-tiempoAnterior2>=10)
 80020d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002108 <main+0x12c>)
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002110 <main+0x134>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	1ad3      	subs	r3, r2, r3
 80020dc:	2b09      	cmp	r3, #9
 80020de:	d9e4      	bls.n	80020aa <main+0xce>
		  {
			  tiempoAnterior2=tiempoActual;
 80020e0:	4b09      	ldr	r3, [pc, #36]	@ (8002108 <main+0x12c>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002110 <main+0x134>)
 80020e6:	6013      	str	r3, [r2, #0]
			 // HAL_ADC_Start_IT(&hadc1);
			  odometria();
 80020e8:	f7ff fd8e 	bl	8001c08 <odometria>
		  tiempoActual=HAL_GetTick();
 80020ec:	e7dd      	b.n	80020aa <main+0xce>
 80020ee:	bf00      	nop
 80020f0:	20000294 	.word	0x20000294
 80020f4:	200001f0 	.word	0x200001f0
 80020f8:	20000354 	.word	0x20000354
 80020fc:	0800a09c 	.word	0x0800a09c
 8002100:	2000039c 	.word	0x2000039c
 8002104:	0800a0b4 	.word	0x0800a0b4
 8002108:	200002d0 	.word	0x200002d0
 800210c:	200002d4 	.word	0x200002d4
 8002110:	200002d8 	.word	0x200002d8

08002114 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b094      	sub	sp, #80	@ 0x50
 8002118:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800211a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800211e:	2228      	movs	r2, #40	@ 0x28
 8002120:	2100      	movs	r1, #0
 8002122:	4618      	mov	r0, r3
 8002124:	f004 feab 	bl	8006e7e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002128:	f107 0314 	add.w	r3, r7, #20
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	605a      	str	r2, [r3, #4]
 8002132:	609a      	str	r2, [r3, #8]
 8002134:	60da      	str	r2, [r3, #12]
 8002136:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002138:	1d3b      	adds	r3, r7, #4
 800213a:	2200      	movs	r2, #0
 800213c:	601a      	str	r2, [r3, #0]
 800213e:	605a      	str	r2, [r3, #4]
 8002140:	609a      	str	r2, [r3, #8]
 8002142:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002144:	2301      	movs	r3, #1
 8002146:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002148:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800214c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800214e:	2300      	movs	r3, #0
 8002150:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002152:	2301      	movs	r3, #1
 8002154:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002156:	2302      	movs	r3, #2
 8002158:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800215a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800215e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002160:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8002164:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002166:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800216a:	4618      	mov	r0, r3
 800216c:	f001 fe54 	bl	8003e18 <HAL_RCC_OscConfig>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8002176:	f000 f828 	bl	80021ca <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800217a:	230f      	movs	r3, #15
 800217c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800217e:	2302      	movs	r3, #2
 8002180:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002182:	2300      	movs	r3, #0
 8002184:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002186:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800218a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800218c:	2300      	movs	r3, #0
 800218e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002190:	f107 0314 	add.w	r3, r7, #20
 8002194:	2102      	movs	r1, #2
 8002196:	4618      	mov	r0, r3
 8002198:	f002 f8c0 	bl	800431c <HAL_RCC_ClockConfig>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80021a2:	f000 f812 	bl	80021ca <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80021a6:	2302      	movs	r3, #2
 80021a8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80021aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80021ae:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021b0:	1d3b      	adds	r3, r7, #4
 80021b2:	4618      	mov	r0, r3
 80021b4:	f002 fa40 	bl	8004638 <HAL_RCCEx_PeriphCLKConfig>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80021be:	f000 f804 	bl	80021ca <Error_Handler>
  }
}
 80021c2:	bf00      	nop
 80021c4:	3750      	adds	r7, #80	@ 0x50
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}

080021ca <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021ca:	b480      	push	{r7}
 80021cc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021ce:	b672      	cpsid	i
}
 80021d0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021d2:	bf00      	nop
 80021d4:	e7fd      	b.n	80021d2 <Error_Handler+0x8>
	...

080021d8 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80021dc:	4b17      	ldr	r3, [pc, #92]	@ (800223c <MX_SPI2_Init+0x64>)
 80021de:	4a18      	ldr	r2, [pc, #96]	@ (8002240 <MX_SPI2_Init+0x68>)
 80021e0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80021e2:	4b16      	ldr	r3, [pc, #88]	@ (800223c <MX_SPI2_Init+0x64>)
 80021e4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80021e8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80021ea:	4b14      	ldr	r3, [pc, #80]	@ (800223c <MX_SPI2_Init+0x64>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80021f0:	4b12      	ldr	r3, [pc, #72]	@ (800223c <MX_SPI2_Init+0x64>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021f6:	4b11      	ldr	r3, [pc, #68]	@ (800223c <MX_SPI2_Init+0x64>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80021fc:	4b0f      	ldr	r3, [pc, #60]	@ (800223c <MX_SPI2_Init+0x64>)
 80021fe:	2200      	movs	r2, #0
 8002200:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002202:	4b0e      	ldr	r3, [pc, #56]	@ (800223c <MX_SPI2_Init+0x64>)
 8002204:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002208:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800220a:	4b0c      	ldr	r3, [pc, #48]	@ (800223c <MX_SPI2_Init+0x64>)
 800220c:	2210      	movs	r2, #16
 800220e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002210:	4b0a      	ldr	r3, [pc, #40]	@ (800223c <MX_SPI2_Init+0x64>)
 8002212:	2200      	movs	r2, #0
 8002214:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002216:	4b09      	ldr	r3, [pc, #36]	@ (800223c <MX_SPI2_Init+0x64>)
 8002218:	2200      	movs	r2, #0
 800221a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800221c:	4b07      	ldr	r3, [pc, #28]	@ (800223c <MX_SPI2_Init+0x64>)
 800221e:	2200      	movs	r2, #0
 8002220:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002222:	4b06      	ldr	r3, [pc, #24]	@ (800223c <MX_SPI2_Init+0x64>)
 8002224:	220a      	movs	r2, #10
 8002226:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002228:	4804      	ldr	r0, [pc, #16]	@ (800223c <MX_SPI2_Init+0x64>)
 800222a:	f002 fabb 	bl	80047a4 <HAL_SPI_Init>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002234:	f7ff ffc9 	bl	80021ca <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002238:	bf00      	nop
 800223a:	bd80      	pop	{r7, pc}
 800223c:	200002f8 	.word	0x200002f8
 8002240:	40003800 	.word	0x40003800

08002244 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b088      	sub	sp, #32
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800224c:	f107 0310 	add.w	r3, r7, #16
 8002250:	2200      	movs	r2, #0
 8002252:	601a      	str	r2, [r3, #0]
 8002254:	605a      	str	r2, [r3, #4]
 8002256:	609a      	str	r2, [r3, #8]
 8002258:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI2)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a1c      	ldr	r2, [pc, #112]	@ (80022d0 <HAL_SPI_MspInit+0x8c>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d131      	bne.n	80022c8 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002264:	4b1b      	ldr	r3, [pc, #108]	@ (80022d4 <HAL_SPI_MspInit+0x90>)
 8002266:	69db      	ldr	r3, [r3, #28]
 8002268:	4a1a      	ldr	r2, [pc, #104]	@ (80022d4 <HAL_SPI_MspInit+0x90>)
 800226a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800226e:	61d3      	str	r3, [r2, #28]
 8002270:	4b18      	ldr	r3, [pc, #96]	@ (80022d4 <HAL_SPI_MspInit+0x90>)
 8002272:	69db      	ldr	r3, [r3, #28]
 8002274:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800227c:	4b15      	ldr	r3, [pc, #84]	@ (80022d4 <HAL_SPI_MspInit+0x90>)
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	4a14      	ldr	r2, [pc, #80]	@ (80022d4 <HAL_SPI_MspInit+0x90>)
 8002282:	f043 0308 	orr.w	r3, r3, #8
 8002286:	6193      	str	r3, [r2, #24]
 8002288:	4b12      	ldr	r3, [pc, #72]	@ (80022d4 <HAL_SPI_MspInit+0x90>)
 800228a:	699b      	ldr	r3, [r3, #24]
 800228c:	f003 0308 	and.w	r3, r3, #8
 8002290:	60bb      	str	r3, [r7, #8]
 8002292:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002294:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002298:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229a:	2302      	movs	r3, #2
 800229c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800229e:	2303      	movs	r3, #3
 80022a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022a2:	f107 0310 	add.w	r3, r7, #16
 80022a6:	4619      	mov	r1, r3
 80022a8:	480b      	ldr	r0, [pc, #44]	@ (80022d8 <HAL_SPI_MspInit+0x94>)
 80022aa:	f001 fbe9 	bl	8003a80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80022ae:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80022b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022b4:	2300      	movs	r3, #0
 80022b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b8:	2300      	movs	r3, #0
 80022ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022bc:	f107 0310 	add.w	r3, r7, #16
 80022c0:	4619      	mov	r1, r3
 80022c2:	4805      	ldr	r0, [pc, #20]	@ (80022d8 <HAL_SPI_MspInit+0x94>)
 80022c4:	f001 fbdc 	bl	8003a80 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80022c8:	bf00      	nop
 80022ca:	3720      	adds	r7, #32
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	40003800 	.word	0x40003800
 80022d4:	40021000 	.word	0x40021000
 80022d8:	40010c00 	.word	0x40010c00

080022dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	b085      	sub	sp, #20
 80022e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80022e2:	4b15      	ldr	r3, [pc, #84]	@ (8002338 <HAL_MspInit+0x5c>)
 80022e4:	699b      	ldr	r3, [r3, #24]
 80022e6:	4a14      	ldr	r2, [pc, #80]	@ (8002338 <HAL_MspInit+0x5c>)
 80022e8:	f043 0301 	orr.w	r3, r3, #1
 80022ec:	6193      	str	r3, [r2, #24]
 80022ee:	4b12      	ldr	r3, [pc, #72]	@ (8002338 <HAL_MspInit+0x5c>)
 80022f0:	699b      	ldr	r3, [r3, #24]
 80022f2:	f003 0301 	and.w	r3, r3, #1
 80022f6:	60bb      	str	r3, [r7, #8]
 80022f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002338 <HAL_MspInit+0x5c>)
 80022fc:	69db      	ldr	r3, [r3, #28]
 80022fe:	4a0e      	ldr	r2, [pc, #56]	@ (8002338 <HAL_MspInit+0x5c>)
 8002300:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002304:	61d3      	str	r3, [r2, #28]
 8002306:	4b0c      	ldr	r3, [pc, #48]	@ (8002338 <HAL_MspInit+0x5c>)
 8002308:	69db      	ldr	r3, [r3, #28]
 800230a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800230e:	607b      	str	r3, [r7, #4]
 8002310:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002312:	4b0a      	ldr	r3, [pc, #40]	@ (800233c <HAL_MspInit+0x60>)
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	60fb      	str	r3, [r7, #12]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800231e:	60fb      	str	r3, [r7, #12]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	4a04      	ldr	r2, [pc, #16]	@ (800233c <HAL_MspInit+0x60>)
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800232e:	bf00      	nop
 8002330:	3714      	adds	r7, #20
 8002332:	46bd      	mov	sp, r7
 8002334:	bc80      	pop	{r7}
 8002336:	4770      	bx	lr
 8002338:	40021000 	.word	0x40021000
 800233c:	40010000 	.word	0x40010000

08002340 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002344:	bf00      	nop
 8002346:	e7fd      	b.n	8002344 <NMI_Handler+0x4>

08002348 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800234c:	bf00      	nop
 800234e:	e7fd      	b.n	800234c <HardFault_Handler+0x4>

08002350 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002354:	bf00      	nop
 8002356:	e7fd      	b.n	8002354 <MemManage_Handler+0x4>

08002358 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800235c:	bf00      	nop
 800235e:	e7fd      	b.n	800235c <BusFault_Handler+0x4>

08002360 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002364:	bf00      	nop
 8002366:	e7fd      	b.n	8002364 <UsageFault_Handler+0x4>

08002368 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800236c:	bf00      	nop
 800236e:	46bd      	mov	sp, r7
 8002370:	bc80      	pop	{r7}
 8002372:	4770      	bx	lr

08002374 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002378:	bf00      	nop
 800237a:	46bd      	mov	sp, r7
 800237c:	bc80      	pop	{r7}
 800237e:	4770      	bx	lr

08002380 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002384:	bf00      	nop
 8002386:	46bd      	mov	sp, r7
 8002388:	bc80      	pop	{r7}
 800238a:	4770      	bx	lr

0800238c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002390:	f000 faf2 	bl	8002978 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002394:	bf00      	nop
 8002396:	bd80      	pop	{r7, pc}

08002398 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCA_R_Pin);
 800239c:	2008      	movs	r0, #8
 800239e:	f001 fd23 	bl	8003de8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80023a2:	bf00      	nop
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCB_R_Pin);
 80023aa:	2010      	movs	r0, #16
 80023ac:	f001 fd1c 	bl	8003de8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80023b0:	bf00      	nop
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80023b8:	4802      	ldr	r0, [pc, #8]	@ (80023c4 <DMA1_Channel1_IRQHandler+0x10>)
 80023ba:	f001 fa2d 	bl	8003818 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80023be:	bf00      	nop
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	20000250 	.word	0x20000250

080023c8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80023cc:	4803      	ldr	r0, [pc, #12]	@ (80023dc <ADC1_2_IRQHandler+0x14>)
 80023ce:	f000 fd7f 	bl	8002ed0 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80023d2:	4803      	ldr	r0, [pc, #12]	@ (80023e0 <ADC1_2_IRQHandler+0x18>)
 80023d4:	f000 fd7c 	bl	8002ed0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80023d8:	bf00      	nop
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	200001f0 	.word	0x200001f0
 80023e0:	20000220 	.word	0x20000220

080023e4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCB_L_Pin);
 80023e8:	2020      	movs	r0, #32
 80023ea:	f001 fcfd 	bl	8003de8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENCA_L_Pin);
 80023ee:	2040      	movs	r0, #64	@ 0x40
 80023f0:	f001 fcfa 	bl	8003de8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80023f4:	bf00      	nop
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  return 1;
 80023fc:	2301      	movs	r3, #1
}
 80023fe:	4618      	mov	r0, r3
 8002400:	46bd      	mov	sp, r7
 8002402:	bc80      	pop	{r7}
 8002404:	4770      	bx	lr

08002406 <_kill>:

int _kill(int pid, int sig)
{
 8002406:	b580      	push	{r7, lr}
 8002408:	b082      	sub	sp, #8
 800240a:	af00      	add	r7, sp, #0
 800240c:	6078      	str	r0, [r7, #4]
 800240e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002410:	f004 fd88 	bl	8006f24 <__errno>
 8002414:	4603      	mov	r3, r0
 8002416:	2216      	movs	r2, #22
 8002418:	601a      	str	r2, [r3, #0]
  return -1;
 800241a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800241e:	4618      	mov	r0, r3
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}

08002426 <_exit>:

void _exit (int status)
{
 8002426:	b580      	push	{r7, lr}
 8002428:	b082      	sub	sp, #8
 800242a:	af00      	add	r7, sp, #0
 800242c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800242e:	f04f 31ff 	mov.w	r1, #4294967295
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f7ff ffe7 	bl	8002406 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002438:	bf00      	nop
 800243a:	e7fd      	b.n	8002438 <_exit+0x12>

0800243c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b086      	sub	sp, #24
 8002440:	af00      	add	r7, sp, #0
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	60b9      	str	r1, [r7, #8]
 8002446:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002448:	2300      	movs	r3, #0
 800244a:	617b      	str	r3, [r7, #20]
 800244c:	e00a      	b.n	8002464 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800244e:	f3af 8000 	nop.w
 8002452:	4601      	mov	r1, r0
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	1c5a      	adds	r2, r3, #1
 8002458:	60ba      	str	r2, [r7, #8]
 800245a:	b2ca      	uxtb	r2, r1
 800245c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	3301      	adds	r3, #1
 8002462:	617b      	str	r3, [r7, #20]
 8002464:	697a      	ldr	r2, [r7, #20]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	429a      	cmp	r2, r3
 800246a:	dbf0      	blt.n	800244e <_read+0x12>
  }

  return len;
 800246c:	687b      	ldr	r3, [r7, #4]
}
 800246e:	4618      	mov	r0, r3
 8002470:	3718      	adds	r7, #24
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}

08002476 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002476:	b580      	push	{r7, lr}
 8002478:	b086      	sub	sp, #24
 800247a:	af00      	add	r7, sp, #0
 800247c:	60f8      	str	r0, [r7, #12]
 800247e:	60b9      	str	r1, [r7, #8]
 8002480:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002482:	2300      	movs	r3, #0
 8002484:	617b      	str	r3, [r7, #20]
 8002486:	e009      	b.n	800249c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	1c5a      	adds	r2, r3, #1
 800248c:	60ba      	str	r2, [r7, #8]
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	4618      	mov	r0, r3
 8002492:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	3301      	adds	r3, #1
 800249a:	617b      	str	r3, [r7, #20]
 800249c:	697a      	ldr	r2, [r7, #20]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	dbf1      	blt.n	8002488 <_write+0x12>
  }
  return len;
 80024a4:	687b      	ldr	r3, [r7, #4]
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3718      	adds	r7, #24
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}

080024ae <_close>:

int _close(int file)
{
 80024ae:	b480      	push	{r7}
 80024b0:	b083      	sub	sp, #12
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	370c      	adds	r7, #12
 80024be:	46bd      	mov	sp, r7
 80024c0:	bc80      	pop	{r7}
 80024c2:	4770      	bx	lr

080024c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024d4:	605a      	str	r2, [r3, #4]
  return 0;
 80024d6:	2300      	movs	r3, #0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	bc80      	pop	{r7}
 80024e0:	4770      	bx	lr

080024e2 <_isatty>:

int _isatty(int file)
{
 80024e2:	b480      	push	{r7}
 80024e4:	b083      	sub	sp, #12
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024ea:	2301      	movs	r3, #1
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bc80      	pop	{r7}
 80024f4:	4770      	bx	lr

080024f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024f6:	b480      	push	{r7}
 80024f8:	b085      	sub	sp, #20
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	60f8      	str	r0, [r7, #12]
 80024fe:	60b9      	str	r1, [r7, #8]
 8002500:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002502:	2300      	movs	r3, #0
}
 8002504:	4618      	mov	r0, r3
 8002506:	3714      	adds	r7, #20
 8002508:	46bd      	mov	sp, r7
 800250a:	bc80      	pop	{r7}
 800250c:	4770      	bx	lr
	...

08002510 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b086      	sub	sp, #24
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002518:	4a14      	ldr	r2, [pc, #80]	@ (800256c <_sbrk+0x5c>)
 800251a:	4b15      	ldr	r3, [pc, #84]	@ (8002570 <_sbrk+0x60>)
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002524:	4b13      	ldr	r3, [pc, #76]	@ (8002574 <_sbrk+0x64>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d102      	bne.n	8002532 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800252c:	4b11      	ldr	r3, [pc, #68]	@ (8002574 <_sbrk+0x64>)
 800252e:	4a12      	ldr	r2, [pc, #72]	@ (8002578 <_sbrk+0x68>)
 8002530:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002532:	4b10      	ldr	r3, [pc, #64]	@ (8002574 <_sbrk+0x64>)
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4413      	add	r3, r2
 800253a:	693a      	ldr	r2, [r7, #16]
 800253c:	429a      	cmp	r2, r3
 800253e:	d207      	bcs.n	8002550 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002540:	f004 fcf0 	bl	8006f24 <__errno>
 8002544:	4603      	mov	r3, r0
 8002546:	220c      	movs	r2, #12
 8002548:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800254a:	f04f 33ff 	mov.w	r3, #4294967295
 800254e:	e009      	b.n	8002564 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002550:	4b08      	ldr	r3, [pc, #32]	@ (8002574 <_sbrk+0x64>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002556:	4b07      	ldr	r3, [pc, #28]	@ (8002574 <_sbrk+0x64>)
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4413      	add	r3, r2
 800255e:	4a05      	ldr	r2, [pc, #20]	@ (8002574 <_sbrk+0x64>)
 8002560:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002562:	68fb      	ldr	r3, [r7, #12]
}
 8002564:	4618      	mov	r0, r3
 8002566:	3718      	adds	r7, #24
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	20005000 	.word	0x20005000
 8002570:	00000400 	.word	0x00000400
 8002574:	20000350 	.word	0x20000350
 8002578:	20000538 	.word	0x20000538

0800257c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002580:	bf00      	nop
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr

08002588 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b096      	sub	sp, #88	@ 0x58
 800258c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800258e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002592:	2200      	movs	r2, #0
 8002594:	601a      	str	r2, [r3, #0]
 8002596:	605a      	str	r2, [r3, #4]
 8002598:	609a      	str	r2, [r3, #8]
 800259a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800259c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80025a0:	2200      	movs	r2, #0
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025aa:	2200      	movs	r2, #0
 80025ac:	601a      	str	r2, [r3, #0]
 80025ae:	605a      	str	r2, [r3, #4]
 80025b0:	609a      	str	r2, [r3, #8]
 80025b2:	60da      	str	r2, [r3, #12]
 80025b4:	611a      	str	r2, [r3, #16]
 80025b6:	615a      	str	r2, [r3, #20]
 80025b8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80025ba:	1d3b      	adds	r3, r7, #4
 80025bc:	2220      	movs	r2, #32
 80025be:	2100      	movs	r1, #0
 80025c0:	4618      	mov	r0, r3
 80025c2:	f004 fc5c 	bl	8006e7e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80025c6:	4b50      	ldr	r3, [pc, #320]	@ (8002708 <MX_TIM1_Init+0x180>)
 80025c8:	4a50      	ldr	r2, [pc, #320]	@ (800270c <MX_TIM1_Init+0x184>)
 80025ca:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80025cc:	4b4e      	ldr	r3, [pc, #312]	@ (8002708 <MX_TIM1_Init+0x180>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025d2:	4b4d      	ldr	r3, [pc, #308]	@ (8002708 <MX_TIM1_Init+0x180>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 80025d8:	4b4b      	ldr	r3, [pc, #300]	@ (8002708 <MX_TIM1_Init+0x180>)
 80025da:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80025de:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025e0:	4b49      	ldr	r3, [pc, #292]	@ (8002708 <MX_TIM1_Init+0x180>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80025e6:	4b48      	ldr	r3, [pc, #288]	@ (8002708 <MX_TIM1_Init+0x180>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025ec:	4b46      	ldr	r3, [pc, #280]	@ (8002708 <MX_TIM1_Init+0x180>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80025f2:	4845      	ldr	r0, [pc, #276]	@ (8002708 <MX_TIM1_Init+0x180>)
 80025f4:	f002 fe6b 	bl	80052ce <HAL_TIM_Base_Init>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80025fe:	f7ff fde4 	bl	80021ca <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002602:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002606:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002608:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800260c:	4619      	mov	r1, r3
 800260e:	483e      	ldr	r0, [pc, #248]	@ (8002708 <MX_TIM1_Init+0x180>)
 8002610:	f003 f868 	bl	80056e4 <HAL_TIM_ConfigClockSource>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800261a:	f7ff fdd6 	bl	80021ca <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800261e:	483a      	ldr	r0, [pc, #232]	@ (8002708 <MX_TIM1_Init+0x180>)
 8002620:	f002 fea4 	bl	800536c <HAL_TIM_PWM_Init>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800262a:	f7ff fdce 	bl	80021ca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800262e:	2300      	movs	r3, #0
 8002630:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002632:	2300      	movs	r3, #0
 8002634:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002636:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800263a:	4619      	mov	r1, r3
 800263c:	4832      	ldr	r0, [pc, #200]	@ (8002708 <MX_TIM1_Init+0x180>)
 800263e:	f003 fbc9 	bl	8005dd4 <HAL_TIMEx_MasterConfigSynchronization>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002648:	f7ff fdbf 	bl	80021ca <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800264c:	2360      	movs	r3, #96	@ 0x60
 800264e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002650:	2300      	movs	r3, #0
 8002652:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002654:	2300      	movs	r3, #0
 8002656:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002658:	2300      	movs	r3, #0
 800265a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800265c:	2300      	movs	r3, #0
 800265e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002660:	2300      	movs	r3, #0
 8002662:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002664:	2300      	movs	r3, #0
 8002666:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002668:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800266c:	2200      	movs	r2, #0
 800266e:	4619      	mov	r1, r3
 8002670:	4825      	ldr	r0, [pc, #148]	@ (8002708 <MX_TIM1_Init+0x180>)
 8002672:	f002 ff75 	bl	8005560 <HAL_TIM_PWM_ConfigChannel>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800267c:	f7ff fda5 	bl	80021ca <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002680:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002684:	2204      	movs	r2, #4
 8002686:	4619      	mov	r1, r3
 8002688:	481f      	ldr	r0, [pc, #124]	@ (8002708 <MX_TIM1_Init+0x180>)
 800268a:	f002 ff69 	bl	8005560 <HAL_TIM_PWM_ConfigChannel>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d001      	beq.n	8002698 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8002694:	f7ff fd99 	bl	80021ca <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002698:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800269c:	2208      	movs	r2, #8
 800269e:	4619      	mov	r1, r3
 80026a0:	4819      	ldr	r0, [pc, #100]	@ (8002708 <MX_TIM1_Init+0x180>)
 80026a2:	f002 ff5d 	bl	8005560 <HAL_TIM_PWM_ConfigChannel>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d001      	beq.n	80026b0 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80026ac:	f7ff fd8d 	bl	80021ca <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80026b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026b4:	220c      	movs	r2, #12
 80026b6:	4619      	mov	r1, r3
 80026b8:	4813      	ldr	r0, [pc, #76]	@ (8002708 <MX_TIM1_Init+0x180>)
 80026ba:	f002 ff51 	bl	8005560 <HAL_TIM_PWM_ConfigChannel>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 80026c4:	f7ff fd81 	bl	80021ca <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80026c8:	2300      	movs	r3, #0
 80026ca:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80026cc:	2300      	movs	r3, #0
 80026ce:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80026d0:	2300      	movs	r3, #0
 80026d2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80026d4:	2300      	movs	r3, #0
 80026d6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80026d8:	2300      	movs	r3, #0
 80026da:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80026dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80026e0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80026e2:	2300      	movs	r3, #0
 80026e4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80026e6:	1d3b      	adds	r3, r7, #4
 80026e8:	4619      	mov	r1, r3
 80026ea:	4807      	ldr	r0, [pc, #28]	@ (8002708 <MX_TIM1_Init+0x180>)
 80026ec:	f003 fbd0 	bl	8005e90 <HAL_TIMEx_ConfigBreakDeadTime>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d001      	beq.n	80026fa <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 80026f6:	f7ff fd68 	bl	80021ca <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80026fa:	4803      	ldr	r0, [pc, #12]	@ (8002708 <MX_TIM1_Init+0x180>)
 80026fc:	f000 f826 	bl	800274c <HAL_TIM_MspPostInit>

}
 8002700:	bf00      	nop
 8002702:	3758      	adds	r7, #88	@ 0x58
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	20000354 	.word	0x20000354
 800270c:	40012c00 	.word	0x40012c00

08002710 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002710:	b480      	push	{r7}
 8002712:	b085      	sub	sp, #20
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a09      	ldr	r2, [pc, #36]	@ (8002744 <HAL_TIM_Base_MspInit+0x34>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d10b      	bne.n	800273a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002722:	4b09      	ldr	r3, [pc, #36]	@ (8002748 <HAL_TIM_Base_MspInit+0x38>)
 8002724:	699b      	ldr	r3, [r3, #24]
 8002726:	4a08      	ldr	r2, [pc, #32]	@ (8002748 <HAL_TIM_Base_MspInit+0x38>)
 8002728:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800272c:	6193      	str	r3, [r2, #24]
 800272e:	4b06      	ldr	r3, [pc, #24]	@ (8002748 <HAL_TIM_Base_MspInit+0x38>)
 8002730:	699b      	ldr	r3, [r3, #24]
 8002732:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002736:	60fb      	str	r3, [r7, #12]
 8002738:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800273a:	bf00      	nop
 800273c:	3714      	adds	r7, #20
 800273e:	46bd      	mov	sp, r7
 8002740:	bc80      	pop	{r7}
 8002742:	4770      	bx	lr
 8002744:	40012c00 	.word	0x40012c00
 8002748:	40021000 	.word	0x40021000

0800274c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b088      	sub	sp, #32
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002754:	f107 0310 	add.w	r3, r7, #16
 8002758:	2200      	movs	r2, #0
 800275a:	601a      	str	r2, [r3, #0]
 800275c:	605a      	str	r2, [r3, #4]
 800275e:	609a      	str	r2, [r3, #8]
 8002760:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a10      	ldr	r2, [pc, #64]	@ (80027a8 <HAL_TIM_MspPostInit+0x5c>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d118      	bne.n	800279e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800276c:	4b0f      	ldr	r3, [pc, #60]	@ (80027ac <HAL_TIM_MspPostInit+0x60>)
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	4a0e      	ldr	r2, [pc, #56]	@ (80027ac <HAL_TIM_MspPostInit+0x60>)
 8002772:	f043 0304 	orr.w	r3, r3, #4
 8002776:	6193      	str	r3, [r2, #24]
 8002778:	4b0c      	ldr	r3, [pc, #48]	@ (80027ac <HAL_TIM_MspPostInit+0x60>)
 800277a:	699b      	ldr	r3, [r3, #24]
 800277c:	f003 0304 	and.w	r3, r3, #4
 8002780:	60fb      	str	r3, [r7, #12]
 8002782:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = PWM_MOTA_L_Pin|PWM_MOTB_L_Pin|PWM_MOTA_R_Pin|PWM_MOTB_R_Pin;
 8002784:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002788:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800278a:	2302      	movs	r3, #2
 800278c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800278e:	2302      	movs	r3, #2
 8002790:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002792:	f107 0310 	add.w	r3, r7, #16
 8002796:	4619      	mov	r1, r3
 8002798:	4805      	ldr	r0, [pc, #20]	@ (80027b0 <HAL_TIM_MspPostInit+0x64>)
 800279a:	f001 f971 	bl	8003a80 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800279e:	bf00      	nop
 80027a0:	3720      	adds	r7, #32
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	40012c00 	.word	0x40012c00
 80027ac:	40021000 	.word	0x40021000
 80027b0:	40010800 	.word	0x40010800

080027b4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80027b8:	4b11      	ldr	r3, [pc, #68]	@ (8002800 <MX_USART3_UART_Init+0x4c>)
 80027ba:	4a12      	ldr	r2, [pc, #72]	@ (8002804 <MX_USART3_UART_Init+0x50>)
 80027bc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80027be:	4b10      	ldr	r3, [pc, #64]	@ (8002800 <MX_USART3_UART_Init+0x4c>)
 80027c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80027c4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80027c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002800 <MX_USART3_UART_Init+0x4c>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80027cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002800 <MX_USART3_UART_Init+0x4c>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80027d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002800 <MX_USART3_UART_Init+0x4c>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80027d8:	4b09      	ldr	r3, [pc, #36]	@ (8002800 <MX_USART3_UART_Init+0x4c>)
 80027da:	220c      	movs	r2, #12
 80027dc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027de:	4b08      	ldr	r3, [pc, #32]	@ (8002800 <MX_USART3_UART_Init+0x4c>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80027e4:	4b06      	ldr	r3, [pc, #24]	@ (8002800 <MX_USART3_UART_Init+0x4c>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80027ea:	4805      	ldr	r0, [pc, #20]	@ (8002800 <MX_USART3_UART_Init+0x4c>)
 80027ec:	f003 fba1 	bl	8005f32 <HAL_UART_Init>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80027f6:	f7ff fce8 	bl	80021ca <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80027fa:	bf00      	nop
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	2000039c 	.word	0x2000039c
 8002804:	40004800 	.word	0x40004800

08002808 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b088      	sub	sp, #32
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002810:	f107 0310 	add.w	r3, r7, #16
 8002814:	2200      	movs	r2, #0
 8002816:	601a      	str	r2, [r3, #0]
 8002818:	605a      	str	r2, [r3, #4]
 800281a:	609a      	str	r2, [r3, #8]
 800281c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART3)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a1c      	ldr	r2, [pc, #112]	@ (8002894 <HAL_UART_MspInit+0x8c>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d131      	bne.n	800288c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002828:	4b1b      	ldr	r3, [pc, #108]	@ (8002898 <HAL_UART_MspInit+0x90>)
 800282a:	69db      	ldr	r3, [r3, #28]
 800282c:	4a1a      	ldr	r2, [pc, #104]	@ (8002898 <HAL_UART_MspInit+0x90>)
 800282e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002832:	61d3      	str	r3, [r2, #28]
 8002834:	4b18      	ldr	r3, [pc, #96]	@ (8002898 <HAL_UART_MspInit+0x90>)
 8002836:	69db      	ldr	r3, [r3, #28]
 8002838:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800283c:	60fb      	str	r3, [r7, #12]
 800283e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002840:	4b15      	ldr	r3, [pc, #84]	@ (8002898 <HAL_UART_MspInit+0x90>)
 8002842:	699b      	ldr	r3, [r3, #24]
 8002844:	4a14      	ldr	r2, [pc, #80]	@ (8002898 <HAL_UART_MspInit+0x90>)
 8002846:	f043 0308 	orr.w	r3, r3, #8
 800284a:	6193      	str	r3, [r2, #24]
 800284c:	4b12      	ldr	r3, [pc, #72]	@ (8002898 <HAL_UART_MspInit+0x90>)
 800284e:	699b      	ldr	r3, [r3, #24]
 8002850:	f003 0308 	and.w	r3, r3, #8
 8002854:	60bb      	str	r3, [r7, #8]
 8002856:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002858:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800285c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800285e:	2302      	movs	r3, #2
 8002860:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002862:	2303      	movs	r3, #3
 8002864:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002866:	f107 0310 	add.w	r3, r7, #16
 800286a:	4619      	mov	r1, r3
 800286c:	480b      	ldr	r0, [pc, #44]	@ (800289c <HAL_UART_MspInit+0x94>)
 800286e:	f001 f907 	bl	8003a80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002872:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002876:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002878:	2300      	movs	r3, #0
 800287a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287c:	2300      	movs	r3, #0
 800287e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002880:	f107 0310 	add.w	r3, r7, #16
 8002884:	4619      	mov	r1, r3
 8002886:	4805      	ldr	r0, [pc, #20]	@ (800289c <HAL_UART_MspInit+0x94>)
 8002888:	f001 f8fa 	bl	8003a80 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800288c:	bf00      	nop
 800288e:	3720      	adds	r7, #32
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	40004800 	.word	0x40004800
 8002898:	40021000 	.word	0x40021000
 800289c:	40010c00 	.word	0x40010c00

080028a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80028a0:	f7ff fe6c 	bl	800257c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80028a4:	480b      	ldr	r0, [pc, #44]	@ (80028d4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80028a6:	490c      	ldr	r1, [pc, #48]	@ (80028d8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80028a8:	4a0c      	ldr	r2, [pc, #48]	@ (80028dc <LoopFillZerobss+0x16>)
  movs r3, #0
 80028aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028ac:	e002      	b.n	80028b4 <LoopCopyDataInit>

080028ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028b2:	3304      	adds	r3, #4

080028b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028b8:	d3f9      	bcc.n	80028ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028ba:	4a09      	ldr	r2, [pc, #36]	@ (80028e0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80028bc:	4c09      	ldr	r4, [pc, #36]	@ (80028e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80028be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028c0:	e001      	b.n	80028c6 <LoopFillZerobss>

080028c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028c4:	3204      	adds	r2, #4

080028c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028c8:	d3fb      	bcc.n	80028c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80028ca:	f004 fb31 	bl	8006f30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80028ce:	f7ff fb85 	bl	8001fdc <main>
  bx lr
 80028d2:	4770      	bx	lr
  ldr r0, =_sdata
 80028d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028d8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80028dc:	0800a668 	.word	0x0800a668
  ldr r2, =_sbss
 80028e0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80028e4:	20000534 	.word	0x20000534

080028e8 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80028e8:	e7fe      	b.n	80028e8 <CAN1_RX1_IRQHandler>
	...

080028ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028f0:	4b08      	ldr	r3, [pc, #32]	@ (8002914 <HAL_Init+0x28>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a07      	ldr	r2, [pc, #28]	@ (8002914 <HAL_Init+0x28>)
 80028f6:	f043 0310 	orr.w	r3, r3, #16
 80028fa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028fc:	2003      	movs	r0, #3
 80028fe:	f000 fe8f 	bl	8003620 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002902:	200f      	movs	r0, #15
 8002904:	f000 f808 	bl	8002918 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002908:	f7ff fce8 	bl	80022dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	40022000 	.word	0x40022000

08002918 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002920:	4b12      	ldr	r3, [pc, #72]	@ (800296c <HAL_InitTick+0x54>)
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	4b12      	ldr	r3, [pc, #72]	@ (8002970 <HAL_InitTick+0x58>)
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	4619      	mov	r1, r3
 800292a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800292e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002932:	fbb2 f3f3 	udiv	r3, r2, r3
 8002936:	4618      	mov	r0, r3
 8002938:	f000 fea7 	bl	800368a <HAL_SYSTICK_Config>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d001      	beq.n	8002946 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e00e      	b.n	8002964 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2b0f      	cmp	r3, #15
 800294a:	d80a      	bhi.n	8002962 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800294c:	2200      	movs	r2, #0
 800294e:	6879      	ldr	r1, [r7, #4]
 8002950:	f04f 30ff 	mov.w	r0, #4294967295
 8002954:	f000 fe6f 	bl	8003636 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002958:	4a06      	ldr	r2, [pc, #24]	@ (8002974 <HAL_InitTick+0x5c>)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800295e:	2300      	movs	r3, #0
 8002960:	e000      	b.n	8002964 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
}
 8002964:	4618      	mov	r0, r3
 8002966:	3708      	adds	r7, #8
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	20000000 	.word	0x20000000
 8002970:	20000008 	.word	0x20000008
 8002974:	20000004 	.word	0x20000004

08002978 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800297c:	4b05      	ldr	r3, [pc, #20]	@ (8002994 <HAL_IncTick+0x1c>)
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	461a      	mov	r2, r3
 8002982:	4b05      	ldr	r3, [pc, #20]	@ (8002998 <HAL_IncTick+0x20>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4413      	add	r3, r2
 8002988:	4a03      	ldr	r2, [pc, #12]	@ (8002998 <HAL_IncTick+0x20>)
 800298a:	6013      	str	r3, [r2, #0]
}
 800298c:	bf00      	nop
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr
 8002994:	20000008 	.word	0x20000008
 8002998:	200003e4 	.word	0x200003e4

0800299c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  return uwTick;
 80029a0:	4b02      	ldr	r3, [pc, #8]	@ (80029ac <HAL_GetTick+0x10>)
 80029a2:	681b      	ldr	r3, [r3, #0]
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bc80      	pop	{r7}
 80029aa:	4770      	bx	lr
 80029ac:	200003e4 	.word	0x200003e4

080029b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029b8:	f7ff fff0 	bl	800299c <HAL_GetTick>
 80029bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029c8:	d005      	beq.n	80029d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029ca:	4b0a      	ldr	r3, [pc, #40]	@ (80029f4 <HAL_Delay+0x44>)
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	461a      	mov	r2, r3
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	4413      	add	r3, r2
 80029d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029d6:	bf00      	nop
 80029d8:	f7ff ffe0 	bl	800299c <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	68fa      	ldr	r2, [r7, #12]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d8f7      	bhi.n	80029d8 <HAL_Delay+0x28>
  {
  }
}
 80029e8:	bf00      	nop
 80029ea:	bf00      	nop
 80029ec:	3710      	adds	r7, #16
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	20000008 	.word	0x20000008

080029f8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b086      	sub	sp, #24
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a00:	2300      	movs	r3, #0
 8002a02:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002a04:	2300      	movs	r3, #0
 8002a06:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d101      	bne.n	8002a1a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e0be      	b.n	8002b98 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d109      	bne.n	8002a3c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2200      	movs	r2, #0
 8002a32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f7fe ff0a 	bl	8001850 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f000 fc73 	bl	8003328 <ADC_ConversionStop_Disable>
 8002a42:	4603      	mov	r3, r0
 8002a44:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a4a:	f003 0310 	and.w	r3, r3, #16
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	f040 8099 	bne.w	8002b86 <HAL_ADC_Init+0x18e>
 8002a54:	7dfb      	ldrb	r3, [r7, #23]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	f040 8095 	bne.w	8002b86 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a60:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a64:	f023 0302 	bic.w	r3, r3, #2
 8002a68:	f043 0202 	orr.w	r2, r3, #2
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a78:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	7b1b      	ldrb	r3, [r3, #12]
 8002a7e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002a80:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a82:	68ba      	ldr	r2, [r7, #8]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a90:	d003      	beq.n	8002a9a <HAL_ADC_Init+0xa2>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d102      	bne.n	8002aa0 <HAL_ADC_Init+0xa8>
 8002a9a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a9e:	e000      	b.n	8002aa2 <HAL_ADC_Init+0xaa>
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	693a      	ldr	r2, [r7, #16]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	7d1b      	ldrb	r3, [r3, #20]
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d119      	bne.n	8002ae4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	7b1b      	ldrb	r3, [r3, #12]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d109      	bne.n	8002acc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	699b      	ldr	r3, [r3, #24]
 8002abc:	3b01      	subs	r3, #1
 8002abe:	035a      	lsls	r2, r3, #13
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002ac8:	613b      	str	r3, [r7, #16]
 8002aca:	e00b      	b.n	8002ae4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ad0:	f043 0220 	orr.w	r2, r3, #32
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002adc:	f043 0201 	orr.w	r2, r3, #1
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	693a      	ldr	r2, [r7, #16]
 8002af4:	430a      	orrs	r2, r1
 8002af6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	689a      	ldr	r2, [r3, #8]
 8002afe:	4b28      	ldr	r3, [pc, #160]	@ (8002ba0 <HAL_ADC_Init+0x1a8>)
 8002b00:	4013      	ands	r3, r2
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	6812      	ldr	r2, [r2, #0]
 8002b06:	68b9      	ldr	r1, [r7, #8]
 8002b08:	430b      	orrs	r3, r1
 8002b0a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b14:	d003      	beq.n	8002b1e <HAL_ADC_Init+0x126>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d104      	bne.n	8002b28 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	691b      	ldr	r3, [r3, #16]
 8002b22:	3b01      	subs	r3, #1
 8002b24:	051b      	lsls	r3, r3, #20
 8002b26:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b2e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	68fa      	ldr	r2, [r7, #12]
 8002b38:	430a      	orrs	r2, r1
 8002b3a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	689a      	ldr	r2, [r3, #8]
 8002b42:	4b18      	ldr	r3, [pc, #96]	@ (8002ba4 <HAL_ADC_Init+0x1ac>)
 8002b44:	4013      	ands	r3, r2
 8002b46:	68ba      	ldr	r2, [r7, #8]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d10b      	bne.n	8002b64 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b56:	f023 0303 	bic.w	r3, r3, #3
 8002b5a:	f043 0201 	orr.w	r2, r3, #1
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b62:	e018      	b.n	8002b96 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b68:	f023 0312 	bic.w	r3, r3, #18
 8002b6c:	f043 0210 	orr.w	r2, r3, #16
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b78:	f043 0201 	orr.w	r2, r3, #1
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b84:	e007      	b.n	8002b96 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b8a:	f043 0210 	orr.w	r2, r3, #16
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002b96:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3718      	adds	r7, #24
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	ffe1f7fd 	.word	0xffe1f7fd
 8002ba4:	ff1f0efe 	.word	0xff1f0efe

08002ba8 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d101      	bne.n	8002bc2 <HAL_ADC_Start_IT+0x1a>
 8002bbe:	2302      	movs	r3, #2
 8002bc0:	e0a0      	b.n	8002d04 <HAL_ADC_Start_IT+0x15c>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f000 fb52 	bl	8003274 <ADC_Enable>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002bd4:	7bfb      	ldrb	r3, [r7, #15]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	f040 808f 	bne.w	8002cfa <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002be4:	f023 0301 	bic.w	r3, r3, #1
 8002be8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a45      	ldr	r2, [pc, #276]	@ (8002d0c <HAL_ADC_Start_IT+0x164>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d105      	bne.n	8002c06 <HAL_ADC_Start_IT+0x5e>
 8002bfa:	4b45      	ldr	r3, [pc, #276]	@ (8002d10 <HAL_ADC_Start_IT+0x168>)
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d115      	bne.n	8002c32 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c0a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d026      	beq.n	8002c6e <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c24:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002c28:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c30:	e01d      	b.n	8002c6e <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c36:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a33      	ldr	r2, [pc, #204]	@ (8002d10 <HAL_ADC_Start_IT+0x168>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d004      	beq.n	8002c52 <HAL_ADC_Start_IT+0xaa>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a2f      	ldr	r2, [pc, #188]	@ (8002d0c <HAL_ADC_Start_IT+0x164>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d10d      	bne.n	8002c6e <HAL_ADC_Start_IT+0xc6>
 8002c52:	4b2f      	ldr	r3, [pc, #188]	@ (8002d10 <HAL_ADC_Start_IT+0x168>)
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d007      	beq.n	8002c6e <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c62:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002c66:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d006      	beq.n	8002c88 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c7e:	f023 0206 	bic.w	r2, r3, #6
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002c86:	e002      	b.n	8002c8e <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f06f 0202 	mvn.w	r2, #2
 8002c9e:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	685a      	ldr	r2, [r3, #4]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f042 0220 	orr.w	r2, r2, #32
 8002cae:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002cba:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002cbe:	d113      	bne.n	8002ce8 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002cc4:	4a11      	ldr	r2, [pc, #68]	@ (8002d0c <HAL_ADC_Start_IT+0x164>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d105      	bne.n	8002cd6 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002cca:	4b11      	ldr	r3, [pc, #68]	@ (8002d10 <HAL_ADC_Start_IT+0x168>)
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d108      	bne.n	8002ce8 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	689a      	ldr	r2, [r3, #8]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002ce4:	609a      	str	r2, [r3, #8]
 8002ce6:	e00c      	b.n	8002d02 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	689a      	ldr	r2, [r3, #8]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002cf6:	609a      	str	r2, [r3, #8]
 8002cf8:	e003      	b.n	8002d02 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002d02:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3710      	adds	r7, #16
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	40012800 	.word	0x40012800
 8002d10:	40012400 	.word	0x40012400

08002d14 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b086      	sub	sp, #24
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	60f8      	str	r0, [r7, #12]
 8002d1c:	60b9      	str	r1, [r7, #8]
 8002d1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d20:	2300      	movs	r3, #0
 8002d22:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a64      	ldr	r2, [pc, #400]	@ (8002ebc <HAL_ADC_Start_DMA+0x1a8>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d004      	beq.n	8002d38 <HAL_ADC_Start_DMA+0x24>
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a63      	ldr	r2, [pc, #396]	@ (8002ec0 <HAL_ADC_Start_DMA+0x1ac>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d106      	bne.n	8002d46 <HAL_ADC_Start_DMA+0x32>
 8002d38:	4b60      	ldr	r3, [pc, #384]	@ (8002ebc <HAL_ADC_Start_DMA+0x1a8>)
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	f040 80b3 	bne.w	8002eac <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d101      	bne.n	8002d54 <HAL_ADC_Start_DMA+0x40>
 8002d50:	2302      	movs	r3, #2
 8002d52:	e0ae      	b.n	8002eb2 <HAL_ADC_Start_DMA+0x19e>
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002d5c:	68f8      	ldr	r0, [r7, #12]
 8002d5e:	f000 fa89 	bl	8003274 <ADC_Enable>
 8002d62:	4603      	mov	r3, r0
 8002d64:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002d66:	7dfb      	ldrb	r3, [r7, #23]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	f040 809a 	bne.w	8002ea2 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d72:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002d76:	f023 0301 	bic.w	r3, r3, #1
 8002d7a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a4e      	ldr	r2, [pc, #312]	@ (8002ec0 <HAL_ADC_Start_DMA+0x1ac>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d105      	bne.n	8002d98 <HAL_ADC_Start_DMA+0x84>
 8002d8c:	4b4b      	ldr	r3, [pc, #300]	@ (8002ebc <HAL_ADC_Start_DMA+0x1a8>)
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d115      	bne.n	8002dc4 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d9c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d026      	beq.n	8002e00 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002db6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002dba:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002dc2:	e01d      	b.n	8002e00 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a39      	ldr	r2, [pc, #228]	@ (8002ebc <HAL_ADC_Start_DMA+0x1a8>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d004      	beq.n	8002de4 <HAL_ADC_Start_DMA+0xd0>
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a38      	ldr	r2, [pc, #224]	@ (8002ec0 <HAL_ADC_Start_DMA+0x1ac>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d10d      	bne.n	8002e00 <HAL_ADC_Start_DMA+0xec>
 8002de4:	4b35      	ldr	r3, [pc, #212]	@ (8002ebc <HAL_ADC_Start_DMA+0x1a8>)
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d007      	beq.n	8002e00 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002df8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e04:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d006      	beq.n	8002e1a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e10:	f023 0206 	bic.w	r2, r3, #6
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002e18:	e002      	b.n	8002e20 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2200      	movs	r2, #0
 8002e24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	6a1b      	ldr	r3, [r3, #32]
 8002e2c:	4a25      	ldr	r2, [pc, #148]	@ (8002ec4 <HAL_ADC_Start_DMA+0x1b0>)
 8002e2e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6a1b      	ldr	r3, [r3, #32]
 8002e34:	4a24      	ldr	r2, [pc, #144]	@ (8002ec8 <HAL_ADC_Start_DMA+0x1b4>)
 8002e36:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6a1b      	ldr	r3, [r3, #32]
 8002e3c:	4a23      	ldr	r2, [pc, #140]	@ (8002ecc <HAL_ADC_Start_DMA+0x1b8>)
 8002e3e:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f06f 0202 	mvn.w	r2, #2
 8002e48:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	689a      	ldr	r2, [r3, #8]
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e58:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6a18      	ldr	r0, [r3, #32]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	334c      	adds	r3, #76	@ 0x4c
 8002e64:	4619      	mov	r1, r3
 8002e66:	68ba      	ldr	r2, [r7, #8]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f000 fc75 	bl	8003758 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002e78:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002e7c:	d108      	bne.n	8002e90 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	689a      	ldr	r2, [r3, #8]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002e8c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002e8e:	e00f      	b.n	8002eb0 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	689a      	ldr	r2, [r3, #8]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002e9e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002ea0:	e006      	b.n	8002eb0 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8002eaa:	e001      	b.n	8002eb0 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002eb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3718      	adds	r7, #24
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	40012400 	.word	0x40012400
 8002ec0:	40012800 	.word	0x40012800
 8002ec4:	080033ab 	.word	0x080033ab
 8002ec8:	08003427 	.word	0x08003427
 8002ecc:	08003443 	.word	0x08003443

08002ed0 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	f003 0320 	and.w	r3, r3, #32
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d03e      	beq.n	8002f70 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f003 0302 	and.w	r3, r3, #2
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d039      	beq.n	8002f70 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f00:	f003 0310 	and.w	r3, r3, #16
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d105      	bne.n	8002f14 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f0c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002f1e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002f22:	d11d      	bne.n	8002f60 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d119      	bne.n	8002f60 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	685a      	ldr	r2, [r3, #4]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f022 0220 	bic.w	r2, r2, #32
 8002f3a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f40:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d105      	bne.n	8002f60 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f58:	f043 0201 	orr.w	r2, r3, #1
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	f7fe ffa3 	bl	8001eac <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f06f 0212 	mvn.w	r2, #18
 8002f6e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d04d      	beq.n	8003016 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	f003 0304 	and.w	r3, r3, #4
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d048      	beq.n	8003016 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f88:	f003 0310 	and.w	r3, r3, #16
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d105      	bne.n	8002f9c <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f94:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8002fa6:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8002faa:	d012      	beq.n	8002fd2 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d125      	bne.n	8003006 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002fc4:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002fc8:	d11d      	bne.n	8003006 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d119      	bne.n	8003006 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	685a      	ldr	r2, [r3, #4]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002fe0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fe6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d105      	bne.n	8003006 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ffe:	f043 0201 	orr.w	r2, r3, #1
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f000 fa35 	bl	8003476 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f06f 020c 	mvn.w	r2, #12
 8003014:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800301c:	2b00      	cmp	r3, #0
 800301e:	d012      	beq.n	8003046 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f003 0301 	and.w	r3, r3, #1
 8003026:	2b00      	cmp	r3, #0
 8003028:	d00d      	beq.n	8003046 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800302e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f000 f812 	bl	8003060 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f06f 0201 	mvn.w	r2, #1
 8003044:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003046:	bf00      	nop
 8003048:	3710      	adds	r7, #16
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}

0800304e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800304e:	b480      	push	{r7}
 8003050:	b083      	sub	sp, #12
 8003052:	af00      	add	r7, sp, #0
 8003054:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003056:	bf00      	nop
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	bc80      	pop	{r7}
 800305e:	4770      	bx	lr

08003060 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003068:	bf00      	nop
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	bc80      	pop	{r7}
 8003070:	4770      	bx	lr

08003072 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003072:	b480      	push	{r7}
 8003074:	b083      	sub	sp, #12
 8003076:	af00      	add	r7, sp, #0
 8003078:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800307a:	bf00      	nop
 800307c:	370c      	adds	r7, #12
 800307e:	46bd      	mov	sp, r7
 8003080:	bc80      	pop	{r7}
 8003082:	4770      	bx	lr

08003084 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003084:	b480      	push	{r7}
 8003086:	b085      	sub	sp, #20
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800308e:	2300      	movs	r3, #0
 8003090:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003092:	2300      	movs	r3, #0
 8003094:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800309c:	2b01      	cmp	r3, #1
 800309e:	d101      	bne.n	80030a4 <HAL_ADC_ConfigChannel+0x20>
 80030a0:	2302      	movs	r3, #2
 80030a2:	e0dc      	b.n	800325e <HAL_ADC_ConfigChannel+0x1da>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	2b06      	cmp	r3, #6
 80030b2:	d81c      	bhi.n	80030ee <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	685a      	ldr	r2, [r3, #4]
 80030be:	4613      	mov	r3, r2
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	4413      	add	r3, r2
 80030c4:	3b05      	subs	r3, #5
 80030c6:	221f      	movs	r2, #31
 80030c8:	fa02 f303 	lsl.w	r3, r2, r3
 80030cc:	43db      	mvns	r3, r3
 80030ce:	4019      	ands	r1, r3
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	6818      	ldr	r0, [r3, #0]
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	685a      	ldr	r2, [r3, #4]
 80030d8:	4613      	mov	r3, r2
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	4413      	add	r3, r2
 80030de:	3b05      	subs	r3, #5
 80030e0:	fa00 f203 	lsl.w	r2, r0, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	430a      	orrs	r2, r1
 80030ea:	635a      	str	r2, [r3, #52]	@ 0x34
 80030ec:	e03c      	b.n	8003168 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	2b0c      	cmp	r3, #12
 80030f4:	d81c      	bhi.n	8003130 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685a      	ldr	r2, [r3, #4]
 8003100:	4613      	mov	r3, r2
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	4413      	add	r3, r2
 8003106:	3b23      	subs	r3, #35	@ 0x23
 8003108:	221f      	movs	r2, #31
 800310a:	fa02 f303 	lsl.w	r3, r2, r3
 800310e:	43db      	mvns	r3, r3
 8003110:	4019      	ands	r1, r3
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	6818      	ldr	r0, [r3, #0]
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	685a      	ldr	r2, [r3, #4]
 800311a:	4613      	mov	r3, r2
 800311c:	009b      	lsls	r3, r3, #2
 800311e:	4413      	add	r3, r2
 8003120:	3b23      	subs	r3, #35	@ 0x23
 8003122:	fa00 f203 	lsl.w	r2, r0, r3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	430a      	orrs	r2, r1
 800312c:	631a      	str	r2, [r3, #48]	@ 0x30
 800312e:	e01b      	b.n	8003168 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	685a      	ldr	r2, [r3, #4]
 800313a:	4613      	mov	r3, r2
 800313c:	009b      	lsls	r3, r3, #2
 800313e:	4413      	add	r3, r2
 8003140:	3b41      	subs	r3, #65	@ 0x41
 8003142:	221f      	movs	r2, #31
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	43db      	mvns	r3, r3
 800314a:	4019      	ands	r1, r3
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	6818      	ldr	r0, [r3, #0]
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685a      	ldr	r2, [r3, #4]
 8003154:	4613      	mov	r3, r2
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	4413      	add	r3, r2
 800315a:	3b41      	subs	r3, #65	@ 0x41
 800315c:	fa00 f203 	lsl.w	r2, r0, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	430a      	orrs	r2, r1
 8003166:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2b09      	cmp	r3, #9
 800316e:	d91c      	bls.n	80031aa <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	68d9      	ldr	r1, [r3, #12]
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	4613      	mov	r3, r2
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	4413      	add	r3, r2
 8003180:	3b1e      	subs	r3, #30
 8003182:	2207      	movs	r2, #7
 8003184:	fa02 f303 	lsl.w	r3, r2, r3
 8003188:	43db      	mvns	r3, r3
 800318a:	4019      	ands	r1, r3
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	6898      	ldr	r0, [r3, #8]
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	4613      	mov	r3, r2
 8003196:	005b      	lsls	r3, r3, #1
 8003198:	4413      	add	r3, r2
 800319a:	3b1e      	subs	r3, #30
 800319c:	fa00 f203 	lsl.w	r2, r0, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	430a      	orrs	r2, r1
 80031a6:	60da      	str	r2, [r3, #12]
 80031a8:	e019      	b.n	80031de <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	6919      	ldr	r1, [r3, #16]
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	4613      	mov	r3, r2
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	4413      	add	r3, r2
 80031ba:	2207      	movs	r2, #7
 80031bc:	fa02 f303 	lsl.w	r3, r2, r3
 80031c0:	43db      	mvns	r3, r3
 80031c2:	4019      	ands	r1, r3
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	6898      	ldr	r0, [r3, #8]
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	4613      	mov	r3, r2
 80031ce:	005b      	lsls	r3, r3, #1
 80031d0:	4413      	add	r3, r2
 80031d2:	fa00 f203 	lsl.w	r2, r0, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	430a      	orrs	r2, r1
 80031dc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2b10      	cmp	r3, #16
 80031e4:	d003      	beq.n	80031ee <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80031ea:	2b11      	cmp	r3, #17
 80031ec:	d132      	bne.n	8003254 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a1d      	ldr	r2, [pc, #116]	@ (8003268 <HAL_ADC_ConfigChannel+0x1e4>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d125      	bne.n	8003244 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d126      	bne.n	8003254 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	689a      	ldr	r2, [r3, #8]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003214:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	2b10      	cmp	r3, #16
 800321c:	d11a      	bne.n	8003254 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800321e:	4b13      	ldr	r3, [pc, #76]	@ (800326c <HAL_ADC_ConfigChannel+0x1e8>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a13      	ldr	r2, [pc, #76]	@ (8003270 <HAL_ADC_ConfigChannel+0x1ec>)
 8003224:	fba2 2303 	umull	r2, r3, r2, r3
 8003228:	0c9a      	lsrs	r2, r3, #18
 800322a:	4613      	mov	r3, r2
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	4413      	add	r3, r2
 8003230:	005b      	lsls	r3, r3, #1
 8003232:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003234:	e002      	b.n	800323c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	3b01      	subs	r3, #1
 800323a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1f9      	bne.n	8003236 <HAL_ADC_ConfigChannel+0x1b2>
 8003242:	e007      	b.n	8003254 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003248:	f043 0220 	orr.w	r2, r3, #32
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800325c:	7bfb      	ldrb	r3, [r7, #15]
}
 800325e:	4618      	mov	r0, r3
 8003260:	3714      	adds	r7, #20
 8003262:	46bd      	mov	sp, r7
 8003264:	bc80      	pop	{r7}
 8003266:	4770      	bx	lr
 8003268:	40012400 	.word	0x40012400
 800326c:	20000000 	.word	0x20000000
 8003270:	431bde83 	.word	0x431bde83

08003274 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800327c:	2300      	movs	r3, #0
 800327e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003280:	2300      	movs	r3, #0
 8003282:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	f003 0301 	and.w	r3, r3, #1
 800328e:	2b01      	cmp	r3, #1
 8003290:	d040      	beq.n	8003314 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	689a      	ldr	r2, [r3, #8]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f042 0201 	orr.w	r2, r2, #1
 80032a0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80032a2:	4b1f      	ldr	r3, [pc, #124]	@ (8003320 <ADC_Enable+0xac>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a1f      	ldr	r2, [pc, #124]	@ (8003324 <ADC_Enable+0xb0>)
 80032a8:	fba2 2303 	umull	r2, r3, r2, r3
 80032ac:	0c9b      	lsrs	r3, r3, #18
 80032ae:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80032b0:	e002      	b.n	80032b8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	3b01      	subs	r3, #1
 80032b6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d1f9      	bne.n	80032b2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80032be:	f7ff fb6d 	bl	800299c <HAL_GetTick>
 80032c2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80032c4:	e01f      	b.n	8003306 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80032c6:	f7ff fb69 	bl	800299c <HAL_GetTick>
 80032ca:	4602      	mov	r2, r0
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d918      	bls.n	8003306 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	f003 0301 	and.w	r3, r3, #1
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d011      	beq.n	8003306 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032e6:	f043 0210 	orr.w	r2, r3, #16
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032f2:	f043 0201 	orr.w	r2, r3, #1
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e007      	b.n	8003316 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	f003 0301 	and.w	r3, r3, #1
 8003310:	2b01      	cmp	r3, #1
 8003312:	d1d8      	bne.n	80032c6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	3710      	adds	r7, #16
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	20000000 	.word	0x20000000
 8003324:	431bde83 	.word	0x431bde83

08003328 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003330:	2300      	movs	r3, #0
 8003332:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	f003 0301 	and.w	r3, r3, #1
 800333e:	2b01      	cmp	r3, #1
 8003340:	d12e      	bne.n	80033a0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	689a      	ldr	r2, [r3, #8]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f022 0201 	bic.w	r2, r2, #1
 8003350:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003352:	f7ff fb23 	bl	800299c <HAL_GetTick>
 8003356:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003358:	e01b      	b.n	8003392 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800335a:	f7ff fb1f 	bl	800299c <HAL_GetTick>
 800335e:	4602      	mov	r2, r0
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	2b02      	cmp	r3, #2
 8003366:	d914      	bls.n	8003392 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	2b01      	cmp	r3, #1
 8003374:	d10d      	bne.n	8003392 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800337a:	f043 0210 	orr.w	r2, r3, #16
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003386:	f043 0201 	orr.w	r2, r3, #1
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e007      	b.n	80033a2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	f003 0301 	and.w	r3, r3, #1
 800339c:	2b01      	cmp	r3, #1
 800339e:	d0dc      	beq.n	800335a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80033a0:	2300      	movs	r3, #0
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3710      	adds	r7, #16
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}

080033aa <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80033aa:	b580      	push	{r7, lr}
 80033ac:	b084      	sub	sp, #16
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b6:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033bc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d127      	bne.n	8003414 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033c8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80033da:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80033de:	d115      	bne.n	800340c <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d111      	bne.n	800340c <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d105      	bne.n	800340c <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003404:	f043 0201 	orr.w	r2, r3, #1
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800340c:	68f8      	ldr	r0, [r7, #12]
 800340e:	f7fe fd4d 	bl	8001eac <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003412:	e004      	b.n	800341e <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	6a1b      	ldr	r3, [r3, #32]
 8003418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	4798      	blx	r3
}
 800341e:	bf00      	nop
 8003420:	3710      	adds	r7, #16
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}

08003426 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003426:	b580      	push	{r7, lr}
 8003428:	b084      	sub	sp, #16
 800342a:	af00      	add	r7, sp, #0
 800342c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003432:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003434:	68f8      	ldr	r0, [r7, #12]
 8003436:	f7ff fe0a 	bl	800304e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800343a:	bf00      	nop
 800343c:	3710      	adds	r7, #16
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}

08003442 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003442:	b580      	push	{r7, lr}
 8003444:	b084      	sub	sp, #16
 8003446:	af00      	add	r7, sp, #0
 8003448:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003454:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003460:	f043 0204 	orr.w	r2, r3, #4
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003468:	68f8      	ldr	r0, [r7, #12]
 800346a:	f7ff fe02 	bl	8003072 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800346e:	bf00      	nop
 8003470:	3710      	adds	r7, #16
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}

08003476 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003476:	b480      	push	{r7}
 8003478:	b083      	sub	sp, #12
 800347a:	af00      	add	r7, sp, #0
 800347c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800347e:	bf00      	nop
 8003480:	370c      	adds	r7, #12
 8003482:	46bd      	mov	sp, r7
 8003484:	bc80      	pop	{r7}
 8003486:	4770      	bx	lr

08003488 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003488:	b480      	push	{r7}
 800348a:	b085      	sub	sp, #20
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f003 0307 	and.w	r3, r3, #7
 8003496:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003498:	4b0c      	ldr	r3, [pc, #48]	@ (80034cc <__NVIC_SetPriorityGrouping+0x44>)
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800349e:	68ba      	ldr	r2, [r7, #8]
 80034a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80034a4:	4013      	ands	r3, r2
 80034a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80034b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034ba:	4a04      	ldr	r2, [pc, #16]	@ (80034cc <__NVIC_SetPriorityGrouping+0x44>)
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	60d3      	str	r3, [r2, #12]
}
 80034c0:	bf00      	nop
 80034c2:	3714      	adds	r7, #20
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bc80      	pop	{r7}
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	e000ed00 	.word	0xe000ed00

080034d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034d4:	4b04      	ldr	r3, [pc, #16]	@ (80034e8 <__NVIC_GetPriorityGrouping+0x18>)
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	0a1b      	lsrs	r3, r3, #8
 80034da:	f003 0307 	and.w	r3, r3, #7
}
 80034de:	4618      	mov	r0, r3
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bc80      	pop	{r7}
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	e000ed00 	.word	0xe000ed00

080034ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b083      	sub	sp, #12
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	4603      	mov	r3, r0
 80034f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	db0b      	blt.n	8003516 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034fe:	79fb      	ldrb	r3, [r7, #7]
 8003500:	f003 021f 	and.w	r2, r3, #31
 8003504:	4906      	ldr	r1, [pc, #24]	@ (8003520 <__NVIC_EnableIRQ+0x34>)
 8003506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800350a:	095b      	lsrs	r3, r3, #5
 800350c:	2001      	movs	r0, #1
 800350e:	fa00 f202 	lsl.w	r2, r0, r2
 8003512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003516:	bf00      	nop
 8003518:	370c      	adds	r7, #12
 800351a:	46bd      	mov	sp, r7
 800351c:	bc80      	pop	{r7}
 800351e:	4770      	bx	lr
 8003520:	e000e100 	.word	0xe000e100

08003524 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	4603      	mov	r3, r0
 800352c:	6039      	str	r1, [r7, #0]
 800352e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003530:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003534:	2b00      	cmp	r3, #0
 8003536:	db0a      	blt.n	800354e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	b2da      	uxtb	r2, r3
 800353c:	490c      	ldr	r1, [pc, #48]	@ (8003570 <__NVIC_SetPriority+0x4c>)
 800353e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003542:	0112      	lsls	r2, r2, #4
 8003544:	b2d2      	uxtb	r2, r2
 8003546:	440b      	add	r3, r1
 8003548:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800354c:	e00a      	b.n	8003564 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	b2da      	uxtb	r2, r3
 8003552:	4908      	ldr	r1, [pc, #32]	@ (8003574 <__NVIC_SetPriority+0x50>)
 8003554:	79fb      	ldrb	r3, [r7, #7]
 8003556:	f003 030f 	and.w	r3, r3, #15
 800355a:	3b04      	subs	r3, #4
 800355c:	0112      	lsls	r2, r2, #4
 800355e:	b2d2      	uxtb	r2, r2
 8003560:	440b      	add	r3, r1
 8003562:	761a      	strb	r2, [r3, #24]
}
 8003564:	bf00      	nop
 8003566:	370c      	adds	r7, #12
 8003568:	46bd      	mov	sp, r7
 800356a:	bc80      	pop	{r7}
 800356c:	4770      	bx	lr
 800356e:	bf00      	nop
 8003570:	e000e100 	.word	0xe000e100
 8003574:	e000ed00 	.word	0xe000ed00

08003578 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003578:	b480      	push	{r7}
 800357a:	b089      	sub	sp, #36	@ 0x24
 800357c:	af00      	add	r7, sp, #0
 800357e:	60f8      	str	r0, [r7, #12]
 8003580:	60b9      	str	r1, [r7, #8]
 8003582:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f003 0307 	and.w	r3, r3, #7
 800358a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	f1c3 0307 	rsb	r3, r3, #7
 8003592:	2b04      	cmp	r3, #4
 8003594:	bf28      	it	cs
 8003596:	2304      	movcs	r3, #4
 8003598:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	3304      	adds	r3, #4
 800359e:	2b06      	cmp	r3, #6
 80035a0:	d902      	bls.n	80035a8 <NVIC_EncodePriority+0x30>
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	3b03      	subs	r3, #3
 80035a6:	e000      	b.n	80035aa <NVIC_EncodePriority+0x32>
 80035a8:	2300      	movs	r3, #0
 80035aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035ac:	f04f 32ff 	mov.w	r2, #4294967295
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	fa02 f303 	lsl.w	r3, r2, r3
 80035b6:	43da      	mvns	r2, r3
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	401a      	ands	r2, r3
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035c0:	f04f 31ff 	mov.w	r1, #4294967295
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	fa01 f303 	lsl.w	r3, r1, r3
 80035ca:	43d9      	mvns	r1, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035d0:	4313      	orrs	r3, r2
         );
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3724      	adds	r7, #36	@ 0x24
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bc80      	pop	{r7}
 80035da:	4770      	bx	lr

080035dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b082      	sub	sp, #8
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	3b01      	subs	r3, #1
 80035e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035ec:	d301      	bcc.n	80035f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035ee:	2301      	movs	r3, #1
 80035f0:	e00f      	b.n	8003612 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035f2:	4a0a      	ldr	r2, [pc, #40]	@ (800361c <SysTick_Config+0x40>)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	3b01      	subs	r3, #1
 80035f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035fa:	210f      	movs	r1, #15
 80035fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003600:	f7ff ff90 	bl	8003524 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003604:	4b05      	ldr	r3, [pc, #20]	@ (800361c <SysTick_Config+0x40>)
 8003606:	2200      	movs	r2, #0
 8003608:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800360a:	4b04      	ldr	r3, [pc, #16]	@ (800361c <SysTick_Config+0x40>)
 800360c:	2207      	movs	r2, #7
 800360e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	e000e010 	.word	0xe000e010

08003620 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b082      	sub	sp, #8
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f7ff ff2d 	bl	8003488 <__NVIC_SetPriorityGrouping>
}
 800362e:	bf00      	nop
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}

08003636 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003636:	b580      	push	{r7, lr}
 8003638:	b086      	sub	sp, #24
 800363a:	af00      	add	r7, sp, #0
 800363c:	4603      	mov	r3, r0
 800363e:	60b9      	str	r1, [r7, #8]
 8003640:	607a      	str	r2, [r7, #4]
 8003642:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003644:	2300      	movs	r3, #0
 8003646:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003648:	f7ff ff42 	bl	80034d0 <__NVIC_GetPriorityGrouping>
 800364c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	68b9      	ldr	r1, [r7, #8]
 8003652:	6978      	ldr	r0, [r7, #20]
 8003654:	f7ff ff90 	bl	8003578 <NVIC_EncodePriority>
 8003658:	4602      	mov	r2, r0
 800365a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800365e:	4611      	mov	r1, r2
 8003660:	4618      	mov	r0, r3
 8003662:	f7ff ff5f 	bl	8003524 <__NVIC_SetPriority>
}
 8003666:	bf00      	nop
 8003668:	3718      	adds	r7, #24
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}

0800366e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800366e:	b580      	push	{r7, lr}
 8003670:	b082      	sub	sp, #8
 8003672:	af00      	add	r7, sp, #0
 8003674:	4603      	mov	r3, r0
 8003676:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800367c:	4618      	mov	r0, r3
 800367e:	f7ff ff35 	bl	80034ec <__NVIC_EnableIRQ>
}
 8003682:	bf00      	nop
 8003684:	3708      	adds	r7, #8
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}

0800368a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800368a:	b580      	push	{r7, lr}
 800368c:	b082      	sub	sp, #8
 800368e:	af00      	add	r7, sp, #0
 8003690:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f7ff ffa2 	bl	80035dc <SysTick_Config>
 8003698:	4603      	mov	r3, r0
}
 800369a:	4618      	mov	r0, r3
 800369c:	3708      	adds	r7, #8
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
	...

080036a4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b085      	sub	sp, #20
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80036ac:	2300      	movs	r3, #0
 80036ae:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d101      	bne.n	80036ba <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e043      	b.n	8003742 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	461a      	mov	r2, r3
 80036c0:	4b22      	ldr	r3, [pc, #136]	@ (800374c <HAL_DMA_Init+0xa8>)
 80036c2:	4413      	add	r3, r2
 80036c4:	4a22      	ldr	r2, [pc, #136]	@ (8003750 <HAL_DMA_Init+0xac>)
 80036c6:	fba2 2303 	umull	r2, r3, r2, r3
 80036ca:	091b      	lsrs	r3, r3, #4
 80036cc:	009a      	lsls	r2, r3, #2
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4a1f      	ldr	r2, [pc, #124]	@ (8003754 <HAL_DMA_Init+0xb0>)
 80036d6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2202      	movs	r2, #2
 80036dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80036ee:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80036f2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80036fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	68db      	ldr	r3, [r3, #12]
 8003702:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003708:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	695b      	ldr	r3, [r3, #20]
 800370e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003714:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	69db      	ldr	r3, [r3, #28]
 800371a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800371c:	68fa      	ldr	r2, [r7, #12]
 800371e:	4313      	orrs	r3, r2
 8003720:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	68fa      	ldr	r2, [r7, #12]
 8003728:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003740:	2300      	movs	r3, #0
}
 8003742:	4618      	mov	r0, r3
 8003744:	3714      	adds	r7, #20
 8003746:	46bd      	mov	sp, r7
 8003748:	bc80      	pop	{r7}
 800374a:	4770      	bx	lr
 800374c:	bffdfff8 	.word	0xbffdfff8
 8003750:	cccccccd 	.word	0xcccccccd
 8003754:	40020000 	.word	0x40020000

08003758 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b086      	sub	sp, #24
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]
 8003764:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003766:	2300      	movs	r3, #0
 8003768:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003770:	2b01      	cmp	r3, #1
 8003772:	d101      	bne.n	8003778 <HAL_DMA_Start_IT+0x20>
 8003774:	2302      	movs	r3, #2
 8003776:	e04b      	b.n	8003810 <HAL_DMA_Start_IT+0xb8>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2201      	movs	r2, #1
 800377c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003786:	b2db      	uxtb	r3, r3
 8003788:	2b01      	cmp	r3, #1
 800378a:	d13a      	bne.n	8003802 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2202      	movs	r2, #2
 8003790:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2200      	movs	r2, #0
 8003798:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f022 0201 	bic.w	r2, r2, #1
 80037a8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	68b9      	ldr	r1, [r7, #8]
 80037b0:	68f8      	ldr	r0, [r7, #12]
 80037b2:	f000 f937 	bl	8003a24 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d008      	beq.n	80037d0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f042 020e 	orr.w	r2, r2, #14
 80037cc:	601a      	str	r2, [r3, #0]
 80037ce:	e00f      	b.n	80037f0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f022 0204 	bic.w	r2, r2, #4
 80037de:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f042 020a 	orr.w	r2, r2, #10
 80037ee:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f042 0201 	orr.w	r2, r2, #1
 80037fe:	601a      	str	r2, [r3, #0]
 8003800:	e005      	b.n	800380e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2200      	movs	r2, #0
 8003806:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800380a:	2302      	movs	r3, #2
 800380c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800380e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003810:	4618      	mov	r0, r3
 8003812:	3718      	adds	r7, #24
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b084      	sub	sp, #16
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003834:	2204      	movs	r2, #4
 8003836:	409a      	lsls	r2, r3
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	4013      	ands	r3, r2
 800383c:	2b00      	cmp	r3, #0
 800383e:	d04f      	beq.n	80038e0 <HAL_DMA_IRQHandler+0xc8>
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	f003 0304 	and.w	r3, r3, #4
 8003846:	2b00      	cmp	r3, #0
 8003848:	d04a      	beq.n	80038e0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0320 	and.w	r3, r3, #32
 8003854:	2b00      	cmp	r3, #0
 8003856:	d107      	bne.n	8003868 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f022 0204 	bic.w	r2, r2, #4
 8003866:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a66      	ldr	r2, [pc, #408]	@ (8003a08 <HAL_DMA_IRQHandler+0x1f0>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d029      	beq.n	80038c6 <HAL_DMA_IRQHandler+0xae>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a65      	ldr	r2, [pc, #404]	@ (8003a0c <HAL_DMA_IRQHandler+0x1f4>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d022      	beq.n	80038c2 <HAL_DMA_IRQHandler+0xaa>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a63      	ldr	r2, [pc, #396]	@ (8003a10 <HAL_DMA_IRQHandler+0x1f8>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d01a      	beq.n	80038bc <HAL_DMA_IRQHandler+0xa4>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a62      	ldr	r2, [pc, #392]	@ (8003a14 <HAL_DMA_IRQHandler+0x1fc>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d012      	beq.n	80038b6 <HAL_DMA_IRQHandler+0x9e>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a60      	ldr	r2, [pc, #384]	@ (8003a18 <HAL_DMA_IRQHandler+0x200>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d00a      	beq.n	80038b0 <HAL_DMA_IRQHandler+0x98>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a5f      	ldr	r2, [pc, #380]	@ (8003a1c <HAL_DMA_IRQHandler+0x204>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d102      	bne.n	80038aa <HAL_DMA_IRQHandler+0x92>
 80038a4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80038a8:	e00e      	b.n	80038c8 <HAL_DMA_IRQHandler+0xb0>
 80038aa:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80038ae:	e00b      	b.n	80038c8 <HAL_DMA_IRQHandler+0xb0>
 80038b0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80038b4:	e008      	b.n	80038c8 <HAL_DMA_IRQHandler+0xb0>
 80038b6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80038ba:	e005      	b.n	80038c8 <HAL_DMA_IRQHandler+0xb0>
 80038bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80038c0:	e002      	b.n	80038c8 <HAL_DMA_IRQHandler+0xb0>
 80038c2:	2340      	movs	r3, #64	@ 0x40
 80038c4:	e000      	b.n	80038c8 <HAL_DMA_IRQHandler+0xb0>
 80038c6:	2304      	movs	r3, #4
 80038c8:	4a55      	ldr	r2, [pc, #340]	@ (8003a20 <HAL_DMA_IRQHandler+0x208>)
 80038ca:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	f000 8094 	beq.w	80039fe <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80038de:	e08e      	b.n	80039fe <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e4:	2202      	movs	r2, #2
 80038e6:	409a      	lsls	r2, r3
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	4013      	ands	r3, r2
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d056      	beq.n	800399e <HAL_DMA_IRQHandler+0x186>
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	f003 0302 	and.w	r3, r3, #2
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d051      	beq.n	800399e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0320 	and.w	r3, r3, #32
 8003904:	2b00      	cmp	r3, #0
 8003906:	d10b      	bne.n	8003920 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f022 020a 	bic.w	r2, r2, #10
 8003916:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a38      	ldr	r2, [pc, #224]	@ (8003a08 <HAL_DMA_IRQHandler+0x1f0>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d029      	beq.n	800397e <HAL_DMA_IRQHandler+0x166>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a37      	ldr	r2, [pc, #220]	@ (8003a0c <HAL_DMA_IRQHandler+0x1f4>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d022      	beq.n	800397a <HAL_DMA_IRQHandler+0x162>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a35      	ldr	r2, [pc, #212]	@ (8003a10 <HAL_DMA_IRQHandler+0x1f8>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d01a      	beq.n	8003974 <HAL_DMA_IRQHandler+0x15c>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a34      	ldr	r2, [pc, #208]	@ (8003a14 <HAL_DMA_IRQHandler+0x1fc>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d012      	beq.n	800396e <HAL_DMA_IRQHandler+0x156>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a32      	ldr	r2, [pc, #200]	@ (8003a18 <HAL_DMA_IRQHandler+0x200>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d00a      	beq.n	8003968 <HAL_DMA_IRQHandler+0x150>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a31      	ldr	r2, [pc, #196]	@ (8003a1c <HAL_DMA_IRQHandler+0x204>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d102      	bne.n	8003962 <HAL_DMA_IRQHandler+0x14a>
 800395c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003960:	e00e      	b.n	8003980 <HAL_DMA_IRQHandler+0x168>
 8003962:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003966:	e00b      	b.n	8003980 <HAL_DMA_IRQHandler+0x168>
 8003968:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800396c:	e008      	b.n	8003980 <HAL_DMA_IRQHandler+0x168>
 800396e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003972:	e005      	b.n	8003980 <HAL_DMA_IRQHandler+0x168>
 8003974:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003978:	e002      	b.n	8003980 <HAL_DMA_IRQHandler+0x168>
 800397a:	2320      	movs	r3, #32
 800397c:	e000      	b.n	8003980 <HAL_DMA_IRQHandler+0x168>
 800397e:	2302      	movs	r3, #2
 8003980:	4a27      	ldr	r2, [pc, #156]	@ (8003a20 <HAL_DMA_IRQHandler+0x208>)
 8003982:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003990:	2b00      	cmp	r3, #0
 8003992:	d034      	beq.n	80039fe <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800399c:	e02f      	b.n	80039fe <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a2:	2208      	movs	r2, #8
 80039a4:	409a      	lsls	r2, r3
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	4013      	ands	r3, r2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d028      	beq.n	8003a00 <HAL_DMA_IRQHandler+0x1e8>
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	f003 0308 	and.w	r3, r3, #8
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d023      	beq.n	8003a00 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f022 020e 	bic.w	r2, r2, #14
 80039c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039d0:	2101      	movs	r1, #1
 80039d2:	fa01 f202 	lsl.w	r2, r1, r2
 80039d6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2201      	movs	r2, #1
 80039dc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2201      	movs	r2, #1
 80039e2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d004      	beq.n	8003a00 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	4798      	blx	r3
    }
  }
  return;
 80039fe:	bf00      	nop
 8003a00:	bf00      	nop
}
 8003a02:	3710      	adds	r7, #16
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	40020008 	.word	0x40020008
 8003a0c:	4002001c 	.word	0x4002001c
 8003a10:	40020030 	.word	0x40020030
 8003a14:	40020044 	.word	0x40020044
 8003a18:	40020058 	.word	0x40020058
 8003a1c:	4002006c 	.word	0x4002006c
 8003a20:	40020000 	.word	0x40020000

08003a24 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b085      	sub	sp, #20
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	60b9      	str	r1, [r7, #8]
 8003a2e:	607a      	str	r2, [r7, #4]
 8003a30:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a3a:	2101      	movs	r1, #1
 8003a3c:	fa01 f202 	lsl.w	r2, r1, r2
 8003a40:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	683a      	ldr	r2, [r7, #0]
 8003a48:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	2b10      	cmp	r3, #16
 8003a50:	d108      	bne.n	8003a64 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	68ba      	ldr	r2, [r7, #8]
 8003a60:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003a62:	e007      	b.n	8003a74 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	68ba      	ldr	r2, [r7, #8]
 8003a6a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	60da      	str	r2, [r3, #12]
}
 8003a74:	bf00      	nop
 8003a76:	3714      	adds	r7, #20
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bc80      	pop	{r7}
 8003a7c:	4770      	bx	lr
	...

08003a80 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b08b      	sub	sp, #44	@ 0x2c
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a92:	e169      	b.n	8003d68 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003a94:	2201      	movs	r2, #1
 8003a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a98:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	69fa      	ldr	r2, [r7, #28]
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003aa8:	69ba      	ldr	r2, [r7, #24]
 8003aaa:	69fb      	ldr	r3, [r7, #28]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	f040 8158 	bne.w	8003d62 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	4a9a      	ldr	r2, [pc, #616]	@ (8003d20 <HAL_GPIO_Init+0x2a0>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d05e      	beq.n	8003b7a <HAL_GPIO_Init+0xfa>
 8003abc:	4a98      	ldr	r2, [pc, #608]	@ (8003d20 <HAL_GPIO_Init+0x2a0>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d875      	bhi.n	8003bae <HAL_GPIO_Init+0x12e>
 8003ac2:	4a98      	ldr	r2, [pc, #608]	@ (8003d24 <HAL_GPIO_Init+0x2a4>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d058      	beq.n	8003b7a <HAL_GPIO_Init+0xfa>
 8003ac8:	4a96      	ldr	r2, [pc, #600]	@ (8003d24 <HAL_GPIO_Init+0x2a4>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d86f      	bhi.n	8003bae <HAL_GPIO_Init+0x12e>
 8003ace:	4a96      	ldr	r2, [pc, #600]	@ (8003d28 <HAL_GPIO_Init+0x2a8>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d052      	beq.n	8003b7a <HAL_GPIO_Init+0xfa>
 8003ad4:	4a94      	ldr	r2, [pc, #592]	@ (8003d28 <HAL_GPIO_Init+0x2a8>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d869      	bhi.n	8003bae <HAL_GPIO_Init+0x12e>
 8003ada:	4a94      	ldr	r2, [pc, #592]	@ (8003d2c <HAL_GPIO_Init+0x2ac>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d04c      	beq.n	8003b7a <HAL_GPIO_Init+0xfa>
 8003ae0:	4a92      	ldr	r2, [pc, #584]	@ (8003d2c <HAL_GPIO_Init+0x2ac>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d863      	bhi.n	8003bae <HAL_GPIO_Init+0x12e>
 8003ae6:	4a92      	ldr	r2, [pc, #584]	@ (8003d30 <HAL_GPIO_Init+0x2b0>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d046      	beq.n	8003b7a <HAL_GPIO_Init+0xfa>
 8003aec:	4a90      	ldr	r2, [pc, #576]	@ (8003d30 <HAL_GPIO_Init+0x2b0>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d85d      	bhi.n	8003bae <HAL_GPIO_Init+0x12e>
 8003af2:	2b12      	cmp	r3, #18
 8003af4:	d82a      	bhi.n	8003b4c <HAL_GPIO_Init+0xcc>
 8003af6:	2b12      	cmp	r3, #18
 8003af8:	d859      	bhi.n	8003bae <HAL_GPIO_Init+0x12e>
 8003afa:	a201      	add	r2, pc, #4	@ (adr r2, 8003b00 <HAL_GPIO_Init+0x80>)
 8003afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b00:	08003b7b 	.word	0x08003b7b
 8003b04:	08003b55 	.word	0x08003b55
 8003b08:	08003b67 	.word	0x08003b67
 8003b0c:	08003ba9 	.word	0x08003ba9
 8003b10:	08003baf 	.word	0x08003baf
 8003b14:	08003baf 	.word	0x08003baf
 8003b18:	08003baf 	.word	0x08003baf
 8003b1c:	08003baf 	.word	0x08003baf
 8003b20:	08003baf 	.word	0x08003baf
 8003b24:	08003baf 	.word	0x08003baf
 8003b28:	08003baf 	.word	0x08003baf
 8003b2c:	08003baf 	.word	0x08003baf
 8003b30:	08003baf 	.word	0x08003baf
 8003b34:	08003baf 	.word	0x08003baf
 8003b38:	08003baf 	.word	0x08003baf
 8003b3c:	08003baf 	.word	0x08003baf
 8003b40:	08003baf 	.word	0x08003baf
 8003b44:	08003b5d 	.word	0x08003b5d
 8003b48:	08003b71 	.word	0x08003b71
 8003b4c:	4a79      	ldr	r2, [pc, #484]	@ (8003d34 <HAL_GPIO_Init+0x2b4>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d013      	beq.n	8003b7a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003b52:	e02c      	b.n	8003bae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	623b      	str	r3, [r7, #32]
          break;
 8003b5a:	e029      	b.n	8003bb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	3304      	adds	r3, #4
 8003b62:	623b      	str	r3, [r7, #32]
          break;
 8003b64:	e024      	b.n	8003bb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	3308      	adds	r3, #8
 8003b6c:	623b      	str	r3, [r7, #32]
          break;
 8003b6e:	e01f      	b.n	8003bb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	330c      	adds	r3, #12
 8003b76:	623b      	str	r3, [r7, #32]
          break;
 8003b78:	e01a      	b.n	8003bb0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d102      	bne.n	8003b88 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003b82:	2304      	movs	r3, #4
 8003b84:	623b      	str	r3, [r7, #32]
          break;
 8003b86:	e013      	b.n	8003bb0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d105      	bne.n	8003b9c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b90:	2308      	movs	r3, #8
 8003b92:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	69fa      	ldr	r2, [r7, #28]
 8003b98:	611a      	str	r2, [r3, #16]
          break;
 8003b9a:	e009      	b.n	8003bb0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b9c:	2308      	movs	r3, #8
 8003b9e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	69fa      	ldr	r2, [r7, #28]
 8003ba4:	615a      	str	r2, [r3, #20]
          break;
 8003ba6:	e003      	b.n	8003bb0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	623b      	str	r3, [r7, #32]
          break;
 8003bac:	e000      	b.n	8003bb0 <HAL_GPIO_Init+0x130>
          break;
 8003bae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003bb0:	69bb      	ldr	r3, [r7, #24]
 8003bb2:	2bff      	cmp	r3, #255	@ 0xff
 8003bb4:	d801      	bhi.n	8003bba <HAL_GPIO_Init+0x13a>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	e001      	b.n	8003bbe <HAL_GPIO_Init+0x13e>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	3304      	adds	r3, #4
 8003bbe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003bc0:	69bb      	ldr	r3, [r7, #24]
 8003bc2:	2bff      	cmp	r3, #255	@ 0xff
 8003bc4:	d802      	bhi.n	8003bcc <HAL_GPIO_Init+0x14c>
 8003bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	e002      	b.n	8003bd2 <HAL_GPIO_Init+0x152>
 8003bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bce:	3b08      	subs	r3, #8
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	210f      	movs	r1, #15
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	fa01 f303 	lsl.w	r3, r1, r3
 8003be0:	43db      	mvns	r3, r3
 8003be2:	401a      	ands	r2, r3
 8003be4:	6a39      	ldr	r1, [r7, #32]
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	fa01 f303 	lsl.w	r3, r1, r3
 8003bec:	431a      	orrs	r2, r3
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	f000 80b1 	beq.w	8003d62 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003c00:	4b4d      	ldr	r3, [pc, #308]	@ (8003d38 <HAL_GPIO_Init+0x2b8>)
 8003c02:	699b      	ldr	r3, [r3, #24]
 8003c04:	4a4c      	ldr	r2, [pc, #304]	@ (8003d38 <HAL_GPIO_Init+0x2b8>)
 8003c06:	f043 0301 	orr.w	r3, r3, #1
 8003c0a:	6193      	str	r3, [r2, #24]
 8003c0c:	4b4a      	ldr	r3, [pc, #296]	@ (8003d38 <HAL_GPIO_Init+0x2b8>)
 8003c0e:	699b      	ldr	r3, [r3, #24]
 8003c10:	f003 0301 	and.w	r3, r3, #1
 8003c14:	60bb      	str	r3, [r7, #8]
 8003c16:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003c18:	4a48      	ldr	r2, [pc, #288]	@ (8003d3c <HAL_GPIO_Init+0x2bc>)
 8003c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c1c:	089b      	lsrs	r3, r3, #2
 8003c1e:	3302      	adds	r3, #2
 8003c20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c24:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c28:	f003 0303 	and.w	r3, r3, #3
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	220f      	movs	r2, #15
 8003c30:	fa02 f303 	lsl.w	r3, r2, r3
 8003c34:	43db      	mvns	r3, r3
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	4013      	ands	r3, r2
 8003c3a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	4a40      	ldr	r2, [pc, #256]	@ (8003d40 <HAL_GPIO_Init+0x2c0>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d013      	beq.n	8003c6c <HAL_GPIO_Init+0x1ec>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	4a3f      	ldr	r2, [pc, #252]	@ (8003d44 <HAL_GPIO_Init+0x2c4>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d00d      	beq.n	8003c68 <HAL_GPIO_Init+0x1e8>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	4a3e      	ldr	r2, [pc, #248]	@ (8003d48 <HAL_GPIO_Init+0x2c8>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d007      	beq.n	8003c64 <HAL_GPIO_Init+0x1e4>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	4a3d      	ldr	r2, [pc, #244]	@ (8003d4c <HAL_GPIO_Init+0x2cc>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d101      	bne.n	8003c60 <HAL_GPIO_Init+0x1e0>
 8003c5c:	2303      	movs	r3, #3
 8003c5e:	e006      	b.n	8003c6e <HAL_GPIO_Init+0x1ee>
 8003c60:	2304      	movs	r3, #4
 8003c62:	e004      	b.n	8003c6e <HAL_GPIO_Init+0x1ee>
 8003c64:	2302      	movs	r3, #2
 8003c66:	e002      	b.n	8003c6e <HAL_GPIO_Init+0x1ee>
 8003c68:	2301      	movs	r3, #1
 8003c6a:	e000      	b.n	8003c6e <HAL_GPIO_Init+0x1ee>
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c70:	f002 0203 	and.w	r2, r2, #3
 8003c74:	0092      	lsls	r2, r2, #2
 8003c76:	4093      	lsls	r3, r2
 8003c78:	68fa      	ldr	r2, [r7, #12]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003c7e:	492f      	ldr	r1, [pc, #188]	@ (8003d3c <HAL_GPIO_Init+0x2bc>)
 8003c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c82:	089b      	lsrs	r3, r3, #2
 8003c84:	3302      	adds	r3, #2
 8003c86:	68fa      	ldr	r2, [r7, #12]
 8003c88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d006      	beq.n	8003ca6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003c98:	4b2d      	ldr	r3, [pc, #180]	@ (8003d50 <HAL_GPIO_Init+0x2d0>)
 8003c9a:	689a      	ldr	r2, [r3, #8]
 8003c9c:	492c      	ldr	r1, [pc, #176]	@ (8003d50 <HAL_GPIO_Init+0x2d0>)
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	608b      	str	r3, [r1, #8]
 8003ca4:	e006      	b.n	8003cb4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003ca6:	4b2a      	ldr	r3, [pc, #168]	@ (8003d50 <HAL_GPIO_Init+0x2d0>)
 8003ca8:	689a      	ldr	r2, [r3, #8]
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	43db      	mvns	r3, r3
 8003cae:	4928      	ldr	r1, [pc, #160]	@ (8003d50 <HAL_GPIO_Init+0x2d0>)
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d006      	beq.n	8003cce <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003cc0:	4b23      	ldr	r3, [pc, #140]	@ (8003d50 <HAL_GPIO_Init+0x2d0>)
 8003cc2:	68da      	ldr	r2, [r3, #12]
 8003cc4:	4922      	ldr	r1, [pc, #136]	@ (8003d50 <HAL_GPIO_Init+0x2d0>)
 8003cc6:	69bb      	ldr	r3, [r7, #24]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	60cb      	str	r3, [r1, #12]
 8003ccc:	e006      	b.n	8003cdc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003cce:	4b20      	ldr	r3, [pc, #128]	@ (8003d50 <HAL_GPIO_Init+0x2d0>)
 8003cd0:	68da      	ldr	r2, [r3, #12]
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	43db      	mvns	r3, r3
 8003cd6:	491e      	ldr	r1, [pc, #120]	@ (8003d50 <HAL_GPIO_Init+0x2d0>)
 8003cd8:	4013      	ands	r3, r2
 8003cda:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d006      	beq.n	8003cf6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003ce8:	4b19      	ldr	r3, [pc, #100]	@ (8003d50 <HAL_GPIO_Init+0x2d0>)
 8003cea:	685a      	ldr	r2, [r3, #4]
 8003cec:	4918      	ldr	r1, [pc, #96]	@ (8003d50 <HAL_GPIO_Init+0x2d0>)
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	604b      	str	r3, [r1, #4]
 8003cf4:	e006      	b.n	8003d04 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003cf6:	4b16      	ldr	r3, [pc, #88]	@ (8003d50 <HAL_GPIO_Init+0x2d0>)
 8003cf8:	685a      	ldr	r2, [r3, #4]
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	43db      	mvns	r3, r3
 8003cfe:	4914      	ldr	r1, [pc, #80]	@ (8003d50 <HAL_GPIO_Init+0x2d0>)
 8003d00:	4013      	ands	r3, r2
 8003d02:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d021      	beq.n	8003d54 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003d10:	4b0f      	ldr	r3, [pc, #60]	@ (8003d50 <HAL_GPIO_Init+0x2d0>)
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	490e      	ldr	r1, [pc, #56]	@ (8003d50 <HAL_GPIO_Init+0x2d0>)
 8003d16:	69bb      	ldr	r3, [r7, #24]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	600b      	str	r3, [r1, #0]
 8003d1c:	e021      	b.n	8003d62 <HAL_GPIO_Init+0x2e2>
 8003d1e:	bf00      	nop
 8003d20:	10320000 	.word	0x10320000
 8003d24:	10310000 	.word	0x10310000
 8003d28:	10220000 	.word	0x10220000
 8003d2c:	10210000 	.word	0x10210000
 8003d30:	10120000 	.word	0x10120000
 8003d34:	10110000 	.word	0x10110000
 8003d38:	40021000 	.word	0x40021000
 8003d3c:	40010000 	.word	0x40010000
 8003d40:	40010800 	.word	0x40010800
 8003d44:	40010c00 	.word	0x40010c00
 8003d48:	40011000 	.word	0x40011000
 8003d4c:	40011400 	.word	0x40011400
 8003d50:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003d54:	4b0b      	ldr	r3, [pc, #44]	@ (8003d84 <HAL_GPIO_Init+0x304>)
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	69bb      	ldr	r3, [r7, #24]
 8003d5a:	43db      	mvns	r3, r3
 8003d5c:	4909      	ldr	r1, [pc, #36]	@ (8003d84 <HAL_GPIO_Init+0x304>)
 8003d5e:	4013      	ands	r3, r2
 8003d60:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d64:	3301      	adds	r3, #1
 8003d66:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d6e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	f47f ae8e 	bne.w	8003a94 <HAL_GPIO_Init+0x14>
  }
}
 8003d78:	bf00      	nop
 8003d7a:	bf00      	nop
 8003d7c:	372c      	adds	r7, #44	@ 0x2c
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bc80      	pop	{r7}
 8003d82:	4770      	bx	lr
 8003d84:	40010400 	.word	0x40010400

08003d88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b085      	sub	sp, #20
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	460b      	mov	r3, r1
 8003d92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	689a      	ldr	r2, [r3, #8]
 8003d98:	887b      	ldrh	r3, [r7, #2]
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d002      	beq.n	8003da6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003da0:	2301      	movs	r3, #1
 8003da2:	73fb      	strb	r3, [r7, #15]
 8003da4:	e001      	b.n	8003daa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003da6:	2300      	movs	r3, #0
 8003da8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3714      	adds	r7, #20
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bc80      	pop	{r7}
 8003db4:	4770      	bx	lr

08003db6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003db6:	b480      	push	{r7}
 8003db8:	b083      	sub	sp, #12
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	6078      	str	r0, [r7, #4]
 8003dbe:	460b      	mov	r3, r1
 8003dc0:	807b      	strh	r3, [r7, #2]
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003dc6:	787b      	ldrb	r3, [r7, #1]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d003      	beq.n	8003dd4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003dcc:	887a      	ldrh	r2, [r7, #2]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003dd2:	e003      	b.n	8003ddc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003dd4:	887b      	ldrh	r3, [r7, #2]
 8003dd6:	041a      	lsls	r2, r3, #16
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	611a      	str	r2, [r3, #16]
}
 8003ddc:	bf00      	nop
 8003dde:	370c      	adds	r7, #12
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bc80      	pop	{r7}
 8003de4:	4770      	bx	lr
	...

08003de8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b082      	sub	sp, #8
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	4603      	mov	r3, r0
 8003df0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003df2:	4b08      	ldr	r3, [pc, #32]	@ (8003e14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003df4:	695a      	ldr	r2, [r3, #20]
 8003df6:	88fb      	ldrh	r3, [r7, #6]
 8003df8:	4013      	ands	r3, r2
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d006      	beq.n	8003e0c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003dfe:	4a05      	ldr	r2, [pc, #20]	@ (8003e14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e00:	88fb      	ldrh	r3, [r7, #6]
 8003e02:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e04:	88fb      	ldrh	r3, [r7, #6]
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7fe f878 	bl	8001efc <HAL_GPIO_EXTI_Callback>
  }
}
 8003e0c:	bf00      	nop
 8003e0e:	3708      	adds	r7, #8
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	40010400 	.word	0x40010400

08003e18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b086      	sub	sp, #24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d101      	bne.n	8003e2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e272      	b.n	8004310 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 0301 	and.w	r3, r3, #1
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	f000 8087 	beq.w	8003f46 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e38:	4b92      	ldr	r3, [pc, #584]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	f003 030c 	and.w	r3, r3, #12
 8003e40:	2b04      	cmp	r3, #4
 8003e42:	d00c      	beq.n	8003e5e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003e44:	4b8f      	ldr	r3, [pc, #572]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f003 030c 	and.w	r3, r3, #12
 8003e4c:	2b08      	cmp	r3, #8
 8003e4e:	d112      	bne.n	8003e76 <HAL_RCC_OscConfig+0x5e>
 8003e50:	4b8c      	ldr	r3, [pc, #560]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e5c:	d10b      	bne.n	8003e76 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e5e:	4b89      	ldr	r3, [pc, #548]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d06c      	beq.n	8003f44 <HAL_RCC_OscConfig+0x12c>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d168      	bne.n	8003f44 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e24c      	b.n	8004310 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e7e:	d106      	bne.n	8003e8e <HAL_RCC_OscConfig+0x76>
 8003e80:	4b80      	ldr	r3, [pc, #512]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a7f      	ldr	r2, [pc, #508]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003e86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e8a:	6013      	str	r3, [r2, #0]
 8003e8c:	e02e      	b.n	8003eec <HAL_RCC_OscConfig+0xd4>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d10c      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x98>
 8003e96:	4b7b      	ldr	r3, [pc, #492]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a7a      	ldr	r2, [pc, #488]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003e9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ea0:	6013      	str	r3, [r2, #0]
 8003ea2:	4b78      	ldr	r3, [pc, #480]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a77      	ldr	r2, [pc, #476]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003ea8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003eac:	6013      	str	r3, [r2, #0]
 8003eae:	e01d      	b.n	8003eec <HAL_RCC_OscConfig+0xd4>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003eb8:	d10c      	bne.n	8003ed4 <HAL_RCC_OscConfig+0xbc>
 8003eba:	4b72      	ldr	r3, [pc, #456]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a71      	ldr	r2, [pc, #452]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003ec0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ec4:	6013      	str	r3, [r2, #0]
 8003ec6:	4b6f      	ldr	r3, [pc, #444]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a6e      	ldr	r2, [pc, #440]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003ecc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ed0:	6013      	str	r3, [r2, #0]
 8003ed2:	e00b      	b.n	8003eec <HAL_RCC_OscConfig+0xd4>
 8003ed4:	4b6b      	ldr	r3, [pc, #428]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a6a      	ldr	r2, [pc, #424]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003eda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ede:	6013      	str	r3, [r2, #0]
 8003ee0:	4b68      	ldr	r3, [pc, #416]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a67      	ldr	r2, [pc, #412]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003ee6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003eea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d013      	beq.n	8003f1c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef4:	f7fe fd52 	bl	800299c <HAL_GetTick>
 8003ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003efa:	e008      	b.n	8003f0e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003efc:	f7fe fd4e 	bl	800299c <HAL_GetTick>
 8003f00:	4602      	mov	r2, r0
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	2b64      	cmp	r3, #100	@ 0x64
 8003f08:	d901      	bls.n	8003f0e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003f0a:	2303      	movs	r3, #3
 8003f0c:	e200      	b.n	8004310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f0e:	4b5d      	ldr	r3, [pc, #372]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d0f0      	beq.n	8003efc <HAL_RCC_OscConfig+0xe4>
 8003f1a:	e014      	b.n	8003f46 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f1c:	f7fe fd3e 	bl	800299c <HAL_GetTick>
 8003f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f22:	e008      	b.n	8003f36 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f24:	f7fe fd3a 	bl	800299c <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	2b64      	cmp	r3, #100	@ 0x64
 8003f30:	d901      	bls.n	8003f36 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e1ec      	b.n	8004310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f36:	4b53      	ldr	r3, [pc, #332]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d1f0      	bne.n	8003f24 <HAL_RCC_OscConfig+0x10c>
 8003f42:	e000      	b.n	8003f46 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0302 	and.w	r3, r3, #2
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d063      	beq.n	800401a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f52:	4b4c      	ldr	r3, [pc, #304]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	f003 030c 	and.w	r3, r3, #12
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d00b      	beq.n	8003f76 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003f5e:	4b49      	ldr	r3, [pc, #292]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	f003 030c 	and.w	r3, r3, #12
 8003f66:	2b08      	cmp	r3, #8
 8003f68:	d11c      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x18c>
 8003f6a:	4b46      	ldr	r3, [pc, #280]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d116      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f76:	4b43      	ldr	r3, [pc, #268]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0302 	and.w	r3, r3, #2
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d005      	beq.n	8003f8e <HAL_RCC_OscConfig+0x176>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	691b      	ldr	r3, [r3, #16]
 8003f86:	2b01      	cmp	r3, #1
 8003f88:	d001      	beq.n	8003f8e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e1c0      	b.n	8004310 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f8e:	4b3d      	ldr	r3, [pc, #244]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	695b      	ldr	r3, [r3, #20]
 8003f9a:	00db      	lsls	r3, r3, #3
 8003f9c:	4939      	ldr	r1, [pc, #228]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fa2:	e03a      	b.n	800401a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d020      	beq.n	8003fee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fac:	4b36      	ldr	r3, [pc, #216]	@ (8004088 <HAL_RCC_OscConfig+0x270>)
 8003fae:	2201      	movs	r2, #1
 8003fb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb2:	f7fe fcf3 	bl	800299c <HAL_GetTick>
 8003fb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fb8:	e008      	b.n	8003fcc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fba:	f7fe fcef 	bl	800299c <HAL_GetTick>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	1ad3      	subs	r3, r2, r3
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d901      	bls.n	8003fcc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003fc8:	2303      	movs	r3, #3
 8003fca:	e1a1      	b.n	8004310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fcc:	4b2d      	ldr	r3, [pc, #180]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0302 	and.w	r3, r3, #2
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d0f0      	beq.n	8003fba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fd8:	4b2a      	ldr	r3, [pc, #168]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	695b      	ldr	r3, [r3, #20]
 8003fe4:	00db      	lsls	r3, r3, #3
 8003fe6:	4927      	ldr	r1, [pc, #156]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	600b      	str	r3, [r1, #0]
 8003fec:	e015      	b.n	800401a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fee:	4b26      	ldr	r3, [pc, #152]	@ (8004088 <HAL_RCC_OscConfig+0x270>)
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ff4:	f7fe fcd2 	bl	800299c <HAL_GetTick>
 8003ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ffa:	e008      	b.n	800400e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ffc:	f7fe fcce 	bl	800299c <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	2b02      	cmp	r3, #2
 8004008:	d901      	bls.n	800400e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e180      	b.n	8004310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800400e:	4b1d      	ldr	r3, [pc, #116]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0302 	and.w	r3, r3, #2
 8004016:	2b00      	cmp	r3, #0
 8004018:	d1f0      	bne.n	8003ffc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0308 	and.w	r3, r3, #8
 8004022:	2b00      	cmp	r3, #0
 8004024:	d03a      	beq.n	800409c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	699b      	ldr	r3, [r3, #24]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d019      	beq.n	8004062 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800402e:	4b17      	ldr	r3, [pc, #92]	@ (800408c <HAL_RCC_OscConfig+0x274>)
 8004030:	2201      	movs	r2, #1
 8004032:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004034:	f7fe fcb2 	bl	800299c <HAL_GetTick>
 8004038:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800403a:	e008      	b.n	800404e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800403c:	f7fe fcae 	bl	800299c <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	2b02      	cmp	r3, #2
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e160      	b.n	8004310 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800404e:	4b0d      	ldr	r3, [pc, #52]	@ (8004084 <HAL_RCC_OscConfig+0x26c>)
 8004050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d0f0      	beq.n	800403c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800405a:	2001      	movs	r0, #1
 800405c:	f000 face 	bl	80045fc <RCC_Delay>
 8004060:	e01c      	b.n	800409c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004062:	4b0a      	ldr	r3, [pc, #40]	@ (800408c <HAL_RCC_OscConfig+0x274>)
 8004064:	2200      	movs	r2, #0
 8004066:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004068:	f7fe fc98 	bl	800299c <HAL_GetTick>
 800406c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800406e:	e00f      	b.n	8004090 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004070:	f7fe fc94 	bl	800299c <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	2b02      	cmp	r3, #2
 800407c:	d908      	bls.n	8004090 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	e146      	b.n	8004310 <HAL_RCC_OscConfig+0x4f8>
 8004082:	bf00      	nop
 8004084:	40021000 	.word	0x40021000
 8004088:	42420000 	.word	0x42420000
 800408c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004090:	4b92      	ldr	r3, [pc, #584]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 8004092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004094:	f003 0302 	and.w	r3, r3, #2
 8004098:	2b00      	cmp	r3, #0
 800409a:	d1e9      	bne.n	8004070 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0304 	and.w	r3, r3, #4
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	f000 80a6 	beq.w	80041f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040aa:	2300      	movs	r3, #0
 80040ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040ae:	4b8b      	ldr	r3, [pc, #556]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 80040b0:	69db      	ldr	r3, [r3, #28]
 80040b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d10d      	bne.n	80040d6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040ba:	4b88      	ldr	r3, [pc, #544]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 80040bc:	69db      	ldr	r3, [r3, #28]
 80040be:	4a87      	ldr	r2, [pc, #540]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 80040c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040c4:	61d3      	str	r3, [r2, #28]
 80040c6:	4b85      	ldr	r3, [pc, #532]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 80040c8:	69db      	ldr	r3, [r3, #28]
 80040ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040ce:	60bb      	str	r3, [r7, #8]
 80040d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040d2:	2301      	movs	r3, #1
 80040d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040d6:	4b82      	ldr	r3, [pc, #520]	@ (80042e0 <HAL_RCC_OscConfig+0x4c8>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d118      	bne.n	8004114 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040e2:	4b7f      	ldr	r3, [pc, #508]	@ (80042e0 <HAL_RCC_OscConfig+0x4c8>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a7e      	ldr	r2, [pc, #504]	@ (80042e0 <HAL_RCC_OscConfig+0x4c8>)
 80040e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040ee:	f7fe fc55 	bl	800299c <HAL_GetTick>
 80040f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040f4:	e008      	b.n	8004108 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040f6:	f7fe fc51 	bl	800299c <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	2b64      	cmp	r3, #100	@ 0x64
 8004102:	d901      	bls.n	8004108 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004104:	2303      	movs	r3, #3
 8004106:	e103      	b.n	8004310 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004108:	4b75      	ldr	r3, [pc, #468]	@ (80042e0 <HAL_RCC_OscConfig+0x4c8>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004110:	2b00      	cmp	r3, #0
 8004112:	d0f0      	beq.n	80040f6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	2b01      	cmp	r3, #1
 800411a:	d106      	bne.n	800412a <HAL_RCC_OscConfig+0x312>
 800411c:	4b6f      	ldr	r3, [pc, #444]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 800411e:	6a1b      	ldr	r3, [r3, #32]
 8004120:	4a6e      	ldr	r2, [pc, #440]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 8004122:	f043 0301 	orr.w	r3, r3, #1
 8004126:	6213      	str	r3, [r2, #32]
 8004128:	e02d      	b.n	8004186 <HAL_RCC_OscConfig+0x36e>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d10c      	bne.n	800414c <HAL_RCC_OscConfig+0x334>
 8004132:	4b6a      	ldr	r3, [pc, #424]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 8004134:	6a1b      	ldr	r3, [r3, #32]
 8004136:	4a69      	ldr	r2, [pc, #420]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 8004138:	f023 0301 	bic.w	r3, r3, #1
 800413c:	6213      	str	r3, [r2, #32]
 800413e:	4b67      	ldr	r3, [pc, #412]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 8004140:	6a1b      	ldr	r3, [r3, #32]
 8004142:	4a66      	ldr	r2, [pc, #408]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 8004144:	f023 0304 	bic.w	r3, r3, #4
 8004148:	6213      	str	r3, [r2, #32]
 800414a:	e01c      	b.n	8004186 <HAL_RCC_OscConfig+0x36e>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	2b05      	cmp	r3, #5
 8004152:	d10c      	bne.n	800416e <HAL_RCC_OscConfig+0x356>
 8004154:	4b61      	ldr	r3, [pc, #388]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 8004156:	6a1b      	ldr	r3, [r3, #32]
 8004158:	4a60      	ldr	r2, [pc, #384]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 800415a:	f043 0304 	orr.w	r3, r3, #4
 800415e:	6213      	str	r3, [r2, #32]
 8004160:	4b5e      	ldr	r3, [pc, #376]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 8004162:	6a1b      	ldr	r3, [r3, #32]
 8004164:	4a5d      	ldr	r2, [pc, #372]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 8004166:	f043 0301 	orr.w	r3, r3, #1
 800416a:	6213      	str	r3, [r2, #32]
 800416c:	e00b      	b.n	8004186 <HAL_RCC_OscConfig+0x36e>
 800416e:	4b5b      	ldr	r3, [pc, #364]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 8004170:	6a1b      	ldr	r3, [r3, #32]
 8004172:	4a5a      	ldr	r2, [pc, #360]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 8004174:	f023 0301 	bic.w	r3, r3, #1
 8004178:	6213      	str	r3, [r2, #32]
 800417a:	4b58      	ldr	r3, [pc, #352]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 800417c:	6a1b      	ldr	r3, [r3, #32]
 800417e:	4a57      	ldr	r2, [pc, #348]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 8004180:	f023 0304 	bic.w	r3, r3, #4
 8004184:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	68db      	ldr	r3, [r3, #12]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d015      	beq.n	80041ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800418e:	f7fe fc05 	bl	800299c <HAL_GetTick>
 8004192:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004194:	e00a      	b.n	80041ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004196:	f7fe fc01 	bl	800299c <HAL_GetTick>
 800419a:	4602      	mov	r2, r0
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d901      	bls.n	80041ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e0b1      	b.n	8004310 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041ac:	4b4b      	ldr	r3, [pc, #300]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 80041ae:	6a1b      	ldr	r3, [r3, #32]
 80041b0:	f003 0302 	and.w	r3, r3, #2
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d0ee      	beq.n	8004196 <HAL_RCC_OscConfig+0x37e>
 80041b8:	e014      	b.n	80041e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041ba:	f7fe fbef 	bl	800299c <HAL_GetTick>
 80041be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041c0:	e00a      	b.n	80041d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041c2:	f7fe fbeb 	bl	800299c <HAL_GetTick>
 80041c6:	4602      	mov	r2, r0
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	1ad3      	subs	r3, r2, r3
 80041cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d901      	bls.n	80041d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80041d4:	2303      	movs	r3, #3
 80041d6:	e09b      	b.n	8004310 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041d8:	4b40      	ldr	r3, [pc, #256]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 80041da:	6a1b      	ldr	r3, [r3, #32]
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d1ee      	bne.n	80041c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80041e4:	7dfb      	ldrb	r3, [r7, #23]
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d105      	bne.n	80041f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041ea:	4b3c      	ldr	r3, [pc, #240]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 80041ec:	69db      	ldr	r3, [r3, #28]
 80041ee:	4a3b      	ldr	r2, [pc, #236]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 80041f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	69db      	ldr	r3, [r3, #28]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	f000 8087 	beq.w	800430e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004200:	4b36      	ldr	r3, [pc, #216]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f003 030c 	and.w	r3, r3, #12
 8004208:	2b08      	cmp	r3, #8
 800420a:	d061      	beq.n	80042d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	69db      	ldr	r3, [r3, #28]
 8004210:	2b02      	cmp	r3, #2
 8004212:	d146      	bne.n	80042a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004214:	4b33      	ldr	r3, [pc, #204]	@ (80042e4 <HAL_RCC_OscConfig+0x4cc>)
 8004216:	2200      	movs	r2, #0
 8004218:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800421a:	f7fe fbbf 	bl	800299c <HAL_GetTick>
 800421e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004220:	e008      	b.n	8004234 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004222:	f7fe fbbb 	bl	800299c <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	2b02      	cmp	r3, #2
 800422e:	d901      	bls.n	8004234 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004230:	2303      	movs	r3, #3
 8004232:	e06d      	b.n	8004310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004234:	4b29      	ldr	r3, [pc, #164]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d1f0      	bne.n	8004222 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a1b      	ldr	r3, [r3, #32]
 8004244:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004248:	d108      	bne.n	800425c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800424a:	4b24      	ldr	r3, [pc, #144]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	4921      	ldr	r1, [pc, #132]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 8004258:	4313      	orrs	r3, r2
 800425a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800425c:	4b1f      	ldr	r3, [pc, #124]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6a19      	ldr	r1, [r3, #32]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800426c:	430b      	orrs	r3, r1
 800426e:	491b      	ldr	r1, [pc, #108]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 8004270:	4313      	orrs	r3, r2
 8004272:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004274:	4b1b      	ldr	r3, [pc, #108]	@ (80042e4 <HAL_RCC_OscConfig+0x4cc>)
 8004276:	2201      	movs	r2, #1
 8004278:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800427a:	f7fe fb8f 	bl	800299c <HAL_GetTick>
 800427e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004280:	e008      	b.n	8004294 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004282:	f7fe fb8b 	bl	800299c <HAL_GetTick>
 8004286:	4602      	mov	r2, r0
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	2b02      	cmp	r3, #2
 800428e:	d901      	bls.n	8004294 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004290:	2303      	movs	r3, #3
 8004292:	e03d      	b.n	8004310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004294:	4b11      	ldr	r3, [pc, #68]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d0f0      	beq.n	8004282 <HAL_RCC_OscConfig+0x46a>
 80042a0:	e035      	b.n	800430e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042a2:	4b10      	ldr	r3, [pc, #64]	@ (80042e4 <HAL_RCC_OscConfig+0x4cc>)
 80042a4:	2200      	movs	r2, #0
 80042a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042a8:	f7fe fb78 	bl	800299c <HAL_GetTick>
 80042ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042ae:	e008      	b.n	80042c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042b0:	f7fe fb74 	bl	800299c <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d901      	bls.n	80042c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e026      	b.n	8004310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042c2:	4b06      	ldr	r3, [pc, #24]	@ (80042dc <HAL_RCC_OscConfig+0x4c4>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d1f0      	bne.n	80042b0 <HAL_RCC_OscConfig+0x498>
 80042ce:	e01e      	b.n	800430e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	69db      	ldr	r3, [r3, #28]
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d107      	bne.n	80042e8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e019      	b.n	8004310 <HAL_RCC_OscConfig+0x4f8>
 80042dc:	40021000 	.word	0x40021000
 80042e0:	40007000 	.word	0x40007000
 80042e4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80042e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004318 <HAL_RCC_OscConfig+0x500>)
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a1b      	ldr	r3, [r3, #32]
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d106      	bne.n	800430a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004306:	429a      	cmp	r2, r3
 8004308:	d001      	beq.n	800430e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e000      	b.n	8004310 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800430e:	2300      	movs	r3, #0
}
 8004310:	4618      	mov	r0, r3
 8004312:	3718      	adds	r7, #24
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}
 8004318:	40021000 	.word	0x40021000

0800431c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d101      	bne.n	8004330 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e0d0      	b.n	80044d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004330:	4b6a      	ldr	r3, [pc, #424]	@ (80044dc <HAL_RCC_ClockConfig+0x1c0>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0307 	and.w	r3, r3, #7
 8004338:	683a      	ldr	r2, [r7, #0]
 800433a:	429a      	cmp	r2, r3
 800433c:	d910      	bls.n	8004360 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800433e:	4b67      	ldr	r3, [pc, #412]	@ (80044dc <HAL_RCC_ClockConfig+0x1c0>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f023 0207 	bic.w	r2, r3, #7
 8004346:	4965      	ldr	r1, [pc, #404]	@ (80044dc <HAL_RCC_ClockConfig+0x1c0>)
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	4313      	orrs	r3, r2
 800434c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800434e:	4b63      	ldr	r3, [pc, #396]	@ (80044dc <HAL_RCC_ClockConfig+0x1c0>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f003 0307 	and.w	r3, r3, #7
 8004356:	683a      	ldr	r2, [r7, #0]
 8004358:	429a      	cmp	r2, r3
 800435a:	d001      	beq.n	8004360 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	e0b8      	b.n	80044d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f003 0302 	and.w	r3, r3, #2
 8004368:	2b00      	cmp	r3, #0
 800436a:	d020      	beq.n	80043ae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0304 	and.w	r3, r3, #4
 8004374:	2b00      	cmp	r3, #0
 8004376:	d005      	beq.n	8004384 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004378:	4b59      	ldr	r3, [pc, #356]	@ (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	4a58      	ldr	r2, [pc, #352]	@ (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 800437e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004382:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0308 	and.w	r3, r3, #8
 800438c:	2b00      	cmp	r3, #0
 800438e:	d005      	beq.n	800439c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004390:	4b53      	ldr	r3, [pc, #332]	@ (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	4a52      	ldr	r2, [pc, #328]	@ (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004396:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800439a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800439c:	4b50      	ldr	r3, [pc, #320]	@ (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	494d      	ldr	r1, [pc, #308]	@ (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 80043aa:	4313      	orrs	r3, r2
 80043ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0301 	and.w	r3, r3, #1
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d040      	beq.n	800443c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d107      	bne.n	80043d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043c2:	4b47      	ldr	r3, [pc, #284]	@ (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d115      	bne.n	80043fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e07f      	b.n	80044d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d107      	bne.n	80043ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043da:	4b41      	ldr	r3, [pc, #260]	@ (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d109      	bne.n	80043fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e073      	b.n	80044d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043ea:	4b3d      	ldr	r3, [pc, #244]	@ (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0302 	and.w	r3, r3, #2
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d101      	bne.n	80043fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e06b      	b.n	80044d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043fa:	4b39      	ldr	r3, [pc, #228]	@ (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	f023 0203 	bic.w	r2, r3, #3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	4936      	ldr	r1, [pc, #216]	@ (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004408:	4313      	orrs	r3, r2
 800440a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800440c:	f7fe fac6 	bl	800299c <HAL_GetTick>
 8004410:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004412:	e00a      	b.n	800442a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004414:	f7fe fac2 	bl	800299c <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004422:	4293      	cmp	r3, r2
 8004424:	d901      	bls.n	800442a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e053      	b.n	80044d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800442a:	4b2d      	ldr	r3, [pc, #180]	@ (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	f003 020c 	and.w	r2, r3, #12
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	429a      	cmp	r2, r3
 800443a:	d1eb      	bne.n	8004414 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800443c:	4b27      	ldr	r3, [pc, #156]	@ (80044dc <HAL_RCC_ClockConfig+0x1c0>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0307 	and.w	r3, r3, #7
 8004444:	683a      	ldr	r2, [r7, #0]
 8004446:	429a      	cmp	r2, r3
 8004448:	d210      	bcs.n	800446c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800444a:	4b24      	ldr	r3, [pc, #144]	@ (80044dc <HAL_RCC_ClockConfig+0x1c0>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f023 0207 	bic.w	r2, r3, #7
 8004452:	4922      	ldr	r1, [pc, #136]	@ (80044dc <HAL_RCC_ClockConfig+0x1c0>)
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	4313      	orrs	r3, r2
 8004458:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800445a:	4b20      	ldr	r3, [pc, #128]	@ (80044dc <HAL_RCC_ClockConfig+0x1c0>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0307 	and.w	r3, r3, #7
 8004462:	683a      	ldr	r2, [r7, #0]
 8004464:	429a      	cmp	r2, r3
 8004466:	d001      	beq.n	800446c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e032      	b.n	80044d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 0304 	and.w	r3, r3, #4
 8004474:	2b00      	cmp	r3, #0
 8004476:	d008      	beq.n	800448a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004478:	4b19      	ldr	r3, [pc, #100]	@ (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	4916      	ldr	r1, [pc, #88]	@ (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004486:	4313      	orrs	r3, r2
 8004488:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f003 0308 	and.w	r3, r3, #8
 8004492:	2b00      	cmp	r3, #0
 8004494:	d009      	beq.n	80044aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004496:	4b12      	ldr	r3, [pc, #72]	@ (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	691b      	ldr	r3, [r3, #16]
 80044a2:	00db      	lsls	r3, r3, #3
 80044a4:	490e      	ldr	r1, [pc, #56]	@ (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80044aa:	f000 f821 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
 80044ae:	4602      	mov	r2, r0
 80044b0:	4b0b      	ldr	r3, [pc, #44]	@ (80044e0 <HAL_RCC_ClockConfig+0x1c4>)
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	091b      	lsrs	r3, r3, #4
 80044b6:	f003 030f 	and.w	r3, r3, #15
 80044ba:	490a      	ldr	r1, [pc, #40]	@ (80044e4 <HAL_RCC_ClockConfig+0x1c8>)
 80044bc:	5ccb      	ldrb	r3, [r1, r3]
 80044be:	fa22 f303 	lsr.w	r3, r2, r3
 80044c2:	4a09      	ldr	r2, [pc, #36]	@ (80044e8 <HAL_RCC_ClockConfig+0x1cc>)
 80044c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80044c6:	4b09      	ldr	r3, [pc, #36]	@ (80044ec <HAL_RCC_ClockConfig+0x1d0>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4618      	mov	r0, r3
 80044cc:	f7fe fa24 	bl	8002918 <HAL_InitTick>

  return HAL_OK;
 80044d0:	2300      	movs	r3, #0
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3710      	adds	r7, #16
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	40022000 	.word	0x40022000
 80044e0:	40021000 	.word	0x40021000
 80044e4:	0800a0dc 	.word	0x0800a0dc
 80044e8:	20000000 	.word	0x20000000
 80044ec:	20000004 	.word	0x20000004

080044f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b087      	sub	sp, #28
 80044f4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80044f6:	2300      	movs	r3, #0
 80044f8:	60fb      	str	r3, [r7, #12]
 80044fa:	2300      	movs	r3, #0
 80044fc:	60bb      	str	r3, [r7, #8]
 80044fe:	2300      	movs	r3, #0
 8004500:	617b      	str	r3, [r7, #20]
 8004502:	2300      	movs	r3, #0
 8004504:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004506:	2300      	movs	r3, #0
 8004508:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800450a:	4b1e      	ldr	r3, [pc, #120]	@ (8004584 <HAL_RCC_GetSysClockFreq+0x94>)
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f003 030c 	and.w	r3, r3, #12
 8004516:	2b04      	cmp	r3, #4
 8004518:	d002      	beq.n	8004520 <HAL_RCC_GetSysClockFreq+0x30>
 800451a:	2b08      	cmp	r3, #8
 800451c:	d003      	beq.n	8004526 <HAL_RCC_GetSysClockFreq+0x36>
 800451e:	e027      	b.n	8004570 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004520:	4b19      	ldr	r3, [pc, #100]	@ (8004588 <HAL_RCC_GetSysClockFreq+0x98>)
 8004522:	613b      	str	r3, [r7, #16]
      break;
 8004524:	e027      	b.n	8004576 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	0c9b      	lsrs	r3, r3, #18
 800452a:	f003 030f 	and.w	r3, r3, #15
 800452e:	4a17      	ldr	r2, [pc, #92]	@ (800458c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004530:	5cd3      	ldrb	r3, [r2, r3]
 8004532:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800453a:	2b00      	cmp	r3, #0
 800453c:	d010      	beq.n	8004560 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800453e:	4b11      	ldr	r3, [pc, #68]	@ (8004584 <HAL_RCC_GetSysClockFreq+0x94>)
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	0c5b      	lsrs	r3, r3, #17
 8004544:	f003 0301 	and.w	r3, r3, #1
 8004548:	4a11      	ldr	r2, [pc, #68]	@ (8004590 <HAL_RCC_GetSysClockFreq+0xa0>)
 800454a:	5cd3      	ldrb	r3, [r2, r3]
 800454c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a0d      	ldr	r2, [pc, #52]	@ (8004588 <HAL_RCC_GetSysClockFreq+0x98>)
 8004552:	fb03 f202 	mul.w	r2, r3, r2
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	fbb2 f3f3 	udiv	r3, r2, r3
 800455c:	617b      	str	r3, [r7, #20]
 800455e:	e004      	b.n	800456a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	4a0c      	ldr	r2, [pc, #48]	@ (8004594 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004564:	fb02 f303 	mul.w	r3, r2, r3
 8004568:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	613b      	str	r3, [r7, #16]
      break;
 800456e:	e002      	b.n	8004576 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004570:	4b05      	ldr	r3, [pc, #20]	@ (8004588 <HAL_RCC_GetSysClockFreq+0x98>)
 8004572:	613b      	str	r3, [r7, #16]
      break;
 8004574:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004576:	693b      	ldr	r3, [r7, #16]
}
 8004578:	4618      	mov	r0, r3
 800457a:	371c      	adds	r7, #28
 800457c:	46bd      	mov	sp, r7
 800457e:	bc80      	pop	{r7}
 8004580:	4770      	bx	lr
 8004582:	bf00      	nop
 8004584:	40021000 	.word	0x40021000
 8004588:	007a1200 	.word	0x007a1200
 800458c:	0800a0f4 	.word	0x0800a0f4
 8004590:	0800a104 	.word	0x0800a104
 8004594:	003d0900 	.word	0x003d0900

08004598 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004598:	b480      	push	{r7}
 800459a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800459c:	4b02      	ldr	r3, [pc, #8]	@ (80045a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800459e:	681b      	ldr	r3, [r3, #0]
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bc80      	pop	{r7}
 80045a6:	4770      	bx	lr
 80045a8:	20000000 	.word	0x20000000

080045ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80045b0:	f7ff fff2 	bl	8004598 <HAL_RCC_GetHCLKFreq>
 80045b4:	4602      	mov	r2, r0
 80045b6:	4b05      	ldr	r3, [pc, #20]	@ (80045cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	0a1b      	lsrs	r3, r3, #8
 80045bc:	f003 0307 	and.w	r3, r3, #7
 80045c0:	4903      	ldr	r1, [pc, #12]	@ (80045d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045c2:	5ccb      	ldrb	r3, [r1, r3]
 80045c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	40021000 	.word	0x40021000
 80045d0:	0800a0ec 	.word	0x0800a0ec

080045d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80045d8:	f7ff ffde 	bl	8004598 <HAL_RCC_GetHCLKFreq>
 80045dc:	4602      	mov	r2, r0
 80045de:	4b05      	ldr	r3, [pc, #20]	@ (80045f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	0adb      	lsrs	r3, r3, #11
 80045e4:	f003 0307 	and.w	r3, r3, #7
 80045e8:	4903      	ldr	r1, [pc, #12]	@ (80045f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045ea:	5ccb      	ldrb	r3, [r1, r3]
 80045ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	40021000 	.word	0x40021000
 80045f8:	0800a0ec 	.word	0x0800a0ec

080045fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004604:	4b0a      	ldr	r3, [pc, #40]	@ (8004630 <RCC_Delay+0x34>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a0a      	ldr	r2, [pc, #40]	@ (8004634 <RCC_Delay+0x38>)
 800460a:	fba2 2303 	umull	r2, r3, r2, r3
 800460e:	0a5b      	lsrs	r3, r3, #9
 8004610:	687a      	ldr	r2, [r7, #4]
 8004612:	fb02 f303 	mul.w	r3, r2, r3
 8004616:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004618:	bf00      	nop
  }
  while (Delay --);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	1e5a      	subs	r2, r3, #1
 800461e:	60fa      	str	r2, [r7, #12]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d1f9      	bne.n	8004618 <RCC_Delay+0x1c>
}
 8004624:	bf00      	nop
 8004626:	bf00      	nop
 8004628:	3714      	adds	r7, #20
 800462a:	46bd      	mov	sp, r7
 800462c:	bc80      	pop	{r7}
 800462e:	4770      	bx	lr
 8004630:	20000000 	.word	0x20000000
 8004634:	10624dd3 	.word	0x10624dd3

08004638 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b086      	sub	sp, #24
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004640:	2300      	movs	r3, #0
 8004642:	613b      	str	r3, [r7, #16]
 8004644:	2300      	movs	r3, #0
 8004646:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0301 	and.w	r3, r3, #1
 8004650:	2b00      	cmp	r3, #0
 8004652:	d07d      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004654:	2300      	movs	r3, #0
 8004656:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004658:	4b4f      	ldr	r3, [pc, #316]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800465a:	69db      	ldr	r3, [r3, #28]
 800465c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004660:	2b00      	cmp	r3, #0
 8004662:	d10d      	bne.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004664:	4b4c      	ldr	r3, [pc, #304]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004666:	69db      	ldr	r3, [r3, #28]
 8004668:	4a4b      	ldr	r2, [pc, #300]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800466a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800466e:	61d3      	str	r3, [r2, #28]
 8004670:	4b49      	ldr	r3, [pc, #292]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004672:	69db      	ldr	r3, [r3, #28]
 8004674:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004678:	60bb      	str	r3, [r7, #8]
 800467a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800467c:	2301      	movs	r3, #1
 800467e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004680:	4b46      	ldr	r3, [pc, #280]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004688:	2b00      	cmp	r3, #0
 800468a:	d118      	bne.n	80046be <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800468c:	4b43      	ldr	r3, [pc, #268]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a42      	ldr	r2, [pc, #264]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004692:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004696:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004698:	f7fe f980 	bl	800299c <HAL_GetTick>
 800469c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800469e:	e008      	b.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046a0:	f7fe f97c 	bl	800299c <HAL_GetTick>
 80046a4:	4602      	mov	r2, r0
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	2b64      	cmp	r3, #100	@ 0x64
 80046ac:	d901      	bls.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	e06d      	b.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046b2:	4b3a      	ldr	r3, [pc, #232]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d0f0      	beq.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80046be:	4b36      	ldr	r3, [pc, #216]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046c0:	6a1b      	ldr	r3, [r3, #32]
 80046c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046c6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d02e      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046d6:	68fa      	ldr	r2, [r7, #12]
 80046d8:	429a      	cmp	r2, r3
 80046da:	d027      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80046dc:	4b2e      	ldr	r3, [pc, #184]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046de:	6a1b      	ldr	r3, [r3, #32]
 80046e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046e4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80046e6:	4b2e      	ldr	r3, [pc, #184]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80046e8:	2201      	movs	r2, #1
 80046ea:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80046ec:	4b2c      	ldr	r3, [pc, #176]	@ (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80046ee:	2200      	movs	r2, #0
 80046f0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80046f2:	4a29      	ldr	r2, [pc, #164]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f003 0301 	and.w	r3, r3, #1
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d014      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004702:	f7fe f94b 	bl	800299c <HAL_GetTick>
 8004706:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004708:	e00a      	b.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800470a:	f7fe f947 	bl	800299c <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004718:	4293      	cmp	r3, r2
 800471a:	d901      	bls.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	e036      	b.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004720:	4b1d      	ldr	r3, [pc, #116]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004722:	6a1b      	ldr	r3, [r3, #32]
 8004724:	f003 0302 	and.w	r3, r3, #2
 8004728:	2b00      	cmp	r3, #0
 800472a:	d0ee      	beq.n	800470a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800472c:	4b1a      	ldr	r3, [pc, #104]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800472e:	6a1b      	ldr	r3, [r3, #32]
 8004730:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	4917      	ldr	r1, [pc, #92]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800473a:	4313      	orrs	r3, r2
 800473c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800473e:	7dfb      	ldrb	r3, [r7, #23]
 8004740:	2b01      	cmp	r3, #1
 8004742:	d105      	bne.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004744:	4b14      	ldr	r3, [pc, #80]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004746:	69db      	ldr	r3, [r3, #28]
 8004748:	4a13      	ldr	r2, [pc, #76]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800474a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800474e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 0302 	and.w	r3, r3, #2
 8004758:	2b00      	cmp	r3, #0
 800475a:	d008      	beq.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800475c:	4b0e      	ldr	r3, [pc, #56]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	490b      	ldr	r1, [pc, #44]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800476a:	4313      	orrs	r3, r2
 800476c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 0310 	and.w	r3, r3, #16
 8004776:	2b00      	cmp	r3, #0
 8004778:	d008      	beq.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800477a:	4b07      	ldr	r3, [pc, #28]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	4904      	ldr	r1, [pc, #16]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004788:	4313      	orrs	r3, r2
 800478a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800478c:	2300      	movs	r3, #0
}
 800478e:	4618      	mov	r0, r3
 8004790:	3718      	adds	r7, #24
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}
 8004796:	bf00      	nop
 8004798:	40021000 	.word	0x40021000
 800479c:	40007000 	.word	0x40007000
 80047a0:	42420440 	.word	0x42420440

080047a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d101      	bne.n	80047b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e076      	b.n	80048a4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d108      	bne.n	80047d0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047c6:	d009      	beq.n	80047dc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2200      	movs	r2, #0
 80047cc:	61da      	str	r2, [r3, #28]
 80047ce:	e005      	b.n	80047dc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2200      	movs	r2, #0
 80047d4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2200      	movs	r2, #0
 80047da:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d106      	bne.n	80047fc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2200      	movs	r2, #0
 80047f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f7fd fd24 	bl	8002244 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2202      	movs	r2, #2
 8004800:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004812:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004824:	431a      	orrs	r2, r3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	68db      	ldr	r3, [r3, #12]
 800482a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800482e:	431a      	orrs	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	691b      	ldr	r3, [r3, #16]
 8004834:	f003 0302 	and.w	r3, r3, #2
 8004838:	431a      	orrs	r2, r3
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	695b      	ldr	r3, [r3, #20]
 800483e:	f003 0301 	and.w	r3, r3, #1
 8004842:	431a      	orrs	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800484c:	431a      	orrs	r2, r3
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	69db      	ldr	r3, [r3, #28]
 8004852:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004856:	431a      	orrs	r2, r3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6a1b      	ldr	r3, [r3, #32]
 800485c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004860:	ea42 0103 	orr.w	r1, r2, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004868:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	430a      	orrs	r2, r1
 8004872:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	699b      	ldr	r3, [r3, #24]
 8004878:	0c1a      	lsrs	r2, r3, #16
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f002 0204 	and.w	r2, r2, #4
 8004882:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	69da      	ldr	r2, [r3, #28]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004892:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2200      	movs	r2, #0
 8004898:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2201      	movs	r2, #1
 800489e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80048a2:	2300      	movs	r3, #0
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	3708      	adds	r7, #8
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}

080048ac <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b088      	sub	sp, #32
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	60b9      	str	r1, [r7, #8]
 80048b6:	603b      	str	r3, [r7, #0]
 80048b8:	4613      	mov	r3, r2
 80048ba:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80048bc:	f7fe f86e 	bl	800299c <HAL_GetTick>
 80048c0:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80048c2:	88fb      	ldrh	r3, [r7, #6]
 80048c4:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d001      	beq.n	80048d6 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80048d2:	2302      	movs	r3, #2
 80048d4:	e12a      	b.n	8004b2c <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d002      	beq.n	80048e2 <HAL_SPI_Transmit+0x36>
 80048dc:	88fb      	ldrh	r3, [r7, #6]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d101      	bne.n	80048e6 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e122      	b.n	8004b2c <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d101      	bne.n	80048f4 <HAL_SPI_Transmit+0x48>
 80048f0:	2302      	movs	r3, #2
 80048f2:	e11b      	b.n	8004b2c <HAL_SPI_Transmit+0x280>
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2201      	movs	r2, #1
 80048f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2203      	movs	r2, #3
 8004900:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2200      	movs	r2, #0
 8004908:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	88fa      	ldrh	r2, [r7, #6]
 8004914:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	88fa      	ldrh	r2, [r7, #6]
 800491a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2200      	movs	r2, #0
 8004926:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2200      	movs	r2, #0
 800492c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2200      	movs	r2, #0
 8004938:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004942:	d10f      	bne.n	8004964 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004952:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004962:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800496e:	2b40      	cmp	r3, #64	@ 0x40
 8004970:	d007      	beq.n	8004982 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004980:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800498a:	d152      	bne.n	8004a32 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d002      	beq.n	800499a <HAL_SPI_Transmit+0xee>
 8004994:	8b7b      	ldrh	r3, [r7, #26]
 8004996:	2b01      	cmp	r3, #1
 8004998:	d145      	bne.n	8004a26 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800499e:	881a      	ldrh	r2, [r3, #0]
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049aa:	1c9a      	adds	r2, r3, #2
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	3b01      	subs	r3, #1
 80049b8:	b29a      	uxth	r2, r3
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80049be:	e032      	b.n	8004a26 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	689b      	ldr	r3, [r3, #8]
 80049c6:	f003 0302 	and.w	r3, r3, #2
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	d112      	bne.n	80049f4 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049d2:	881a      	ldrh	r2, [r3, #0]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049de:	1c9a      	adds	r2, r3, #2
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	3b01      	subs	r3, #1
 80049ec:	b29a      	uxth	r2, r3
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80049f2:	e018      	b.n	8004a26 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80049f4:	f7fd ffd2 	bl	800299c <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	69fb      	ldr	r3, [r7, #28]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	683a      	ldr	r2, [r7, #0]
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d803      	bhi.n	8004a0c <HAL_SPI_Transmit+0x160>
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a0a:	d102      	bne.n	8004a12 <HAL_SPI_Transmit+0x166>
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d109      	bne.n	8004a26 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2201      	movs	r2, #1
 8004a16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004a22:	2303      	movs	r3, #3
 8004a24:	e082      	b.n	8004b2c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a2a:	b29b      	uxth	r3, r3
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d1c7      	bne.n	80049c0 <HAL_SPI_Transmit+0x114>
 8004a30:	e053      	b.n	8004ada <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d002      	beq.n	8004a40 <HAL_SPI_Transmit+0x194>
 8004a3a:	8b7b      	ldrh	r3, [r7, #26]
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d147      	bne.n	8004ad0 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	330c      	adds	r3, #12
 8004a4a:	7812      	ldrb	r2, [r2, #0]
 8004a4c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a52:	1c5a      	adds	r2, r3, #1
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a5c:	b29b      	uxth	r3, r3
 8004a5e:	3b01      	subs	r3, #1
 8004a60:	b29a      	uxth	r2, r3
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004a66:	e033      	b.n	8004ad0 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	f003 0302 	and.w	r3, r3, #2
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d113      	bne.n	8004a9e <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	330c      	adds	r3, #12
 8004a80:	7812      	ldrb	r2, [r2, #0]
 8004a82:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a88:	1c5a      	adds	r2, r3, #1
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a92:	b29b      	uxth	r3, r3
 8004a94:	3b01      	subs	r3, #1
 8004a96:	b29a      	uxth	r2, r3
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004a9c:	e018      	b.n	8004ad0 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a9e:	f7fd ff7d 	bl	800299c <HAL_GetTick>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	1ad3      	subs	r3, r2, r3
 8004aa8:	683a      	ldr	r2, [r7, #0]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d803      	bhi.n	8004ab6 <HAL_SPI_Transmit+0x20a>
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ab4:	d102      	bne.n	8004abc <HAL_SPI_Transmit+0x210>
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d109      	bne.n	8004ad0 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004acc:	2303      	movs	r3, #3
 8004ace:	e02d      	b.n	8004b2c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d1c6      	bne.n	8004a68 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ada:	69fa      	ldr	r2, [r7, #28]
 8004adc:	6839      	ldr	r1, [r7, #0]
 8004ade:	68f8      	ldr	r0, [r7, #12]
 8004ae0:	f000 fbc4 	bl	800526c <SPI_EndRxTxTransaction>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d002      	beq.n	8004af0 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2220      	movs	r2, #32
 8004aee:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d10a      	bne.n	8004b0e <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004af8:	2300      	movs	r3, #0
 8004afa:	617b      	str	r3, [r7, #20]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	68db      	ldr	r3, [r3, #12]
 8004b02:	617b      	str	r3, [r7, #20]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	617b      	str	r3, [r7, #20]
 8004b0c:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2201      	movs	r2, #1
 8004b12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d001      	beq.n	8004b2a <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e000      	b.n	8004b2c <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004b2a:	2300      	movs	r3, #0
  }
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3720      	adds	r7, #32
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b088      	sub	sp, #32
 8004b38:	af02      	add	r7, sp, #8
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	60b9      	str	r1, [r7, #8]
 8004b3e:	603b      	str	r3, [r7, #0]
 8004b40:	4613      	mov	r3, r2
 8004b42:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d001      	beq.n	8004b54 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004b50:	2302      	movs	r3, #2
 8004b52:	e104      	b.n	8004d5e <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b5c:	d112      	bne.n	8004b84 <HAL_SPI_Receive+0x50>
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d10e      	bne.n	8004b84 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2204      	movs	r2, #4
 8004b6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004b6e:	88fa      	ldrh	r2, [r7, #6]
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	9300      	str	r3, [sp, #0]
 8004b74:	4613      	mov	r3, r2
 8004b76:	68ba      	ldr	r2, [r7, #8]
 8004b78:	68b9      	ldr	r1, [r7, #8]
 8004b7a:	68f8      	ldr	r0, [r7, #12]
 8004b7c:	f000 f8f3 	bl	8004d66 <HAL_SPI_TransmitReceive>
 8004b80:	4603      	mov	r3, r0
 8004b82:	e0ec      	b.n	8004d5e <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b84:	f7fd ff0a 	bl	800299c <HAL_GetTick>
 8004b88:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d002      	beq.n	8004b96 <HAL_SPI_Receive+0x62>
 8004b90:	88fb      	ldrh	r3, [r7, #6]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d101      	bne.n	8004b9a <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	e0e1      	b.n	8004d5e <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d101      	bne.n	8004ba8 <HAL_SPI_Receive+0x74>
 8004ba4:	2302      	movs	r3, #2
 8004ba6:	e0da      	b.n	8004d5e <HAL_SPI_Receive+0x22a>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2204      	movs	r2, #4
 8004bb4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	68ba      	ldr	r2, [r7, #8]
 8004bc2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	88fa      	ldrh	r2, [r7, #6]
 8004bc8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	88fa      	ldrh	r2, [r7, #6]
 8004bce:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2200      	movs	r2, #0
 8004be0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2200      	movs	r2, #0
 8004be6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2200      	movs	r2, #0
 8004bec:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	689b      	ldr	r3, [r3, #8]
 8004bf2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bf6:	d10f      	bne.n	8004c18 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c06:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004c16:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c22:	2b40      	cmp	r3, #64	@ 0x40
 8004c24:	d007      	beq.n	8004c36 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c34:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d170      	bne.n	8004d20 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004c3e:	e035      	b.n	8004cac <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	f003 0301 	and.w	r3, r3, #1
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d115      	bne.n	8004c7a <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f103 020c 	add.w	r2, r3, #12
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c5a:	7812      	ldrb	r2, [r2, #0]
 8004c5c:	b2d2      	uxtb	r2, r2
 8004c5e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c64:	1c5a      	adds	r2, r3, #1
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	3b01      	subs	r3, #1
 8004c72:	b29a      	uxth	r2, r3
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004c78:	e018      	b.n	8004cac <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c7a:	f7fd fe8f 	bl	800299c <HAL_GetTick>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	683a      	ldr	r2, [r7, #0]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d803      	bhi.n	8004c92 <HAL_SPI_Receive+0x15e>
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c90:	d102      	bne.n	8004c98 <HAL_SPI_Receive+0x164>
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d109      	bne.n	8004cac <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004ca8:	2303      	movs	r3, #3
 8004caa:	e058      	b.n	8004d5e <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cb0:	b29b      	uxth	r3, r3
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d1c4      	bne.n	8004c40 <HAL_SPI_Receive+0x10c>
 8004cb6:	e038      	b.n	8004d2a <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	f003 0301 	and.w	r3, r3, #1
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d113      	bne.n	8004cee <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	68da      	ldr	r2, [r3, #12]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cd0:	b292      	uxth	r2, r2
 8004cd2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cd8:	1c9a      	adds	r2, r3, #2
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ce2:	b29b      	uxth	r3, r3
 8004ce4:	3b01      	subs	r3, #1
 8004ce6:	b29a      	uxth	r2, r3
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004cec:	e018      	b.n	8004d20 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cee:	f7fd fe55 	bl	800299c <HAL_GetTick>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	1ad3      	subs	r3, r2, r3
 8004cf8:	683a      	ldr	r2, [r7, #0]
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d803      	bhi.n	8004d06 <HAL_SPI_Receive+0x1d2>
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d04:	d102      	bne.n	8004d0c <HAL_SPI_Receive+0x1d8>
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d109      	bne.n	8004d20 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2200      	movs	r2, #0
 8004d18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	e01e      	b.n	8004d5e <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d24:	b29b      	uxth	r3, r3
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d1c6      	bne.n	8004cb8 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d2a:	697a      	ldr	r2, [r7, #20]
 8004d2c:	6839      	ldr	r1, [r7, #0]
 8004d2e:	68f8      	ldr	r0, [r7, #12]
 8004d30:	f000 fa4a 	bl	80051c8 <SPI_EndRxTransaction>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d002      	beq.n	8004d40 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2220      	movs	r2, #32
 8004d3e:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2201      	movs	r2, #1
 8004d44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d001      	beq.n	8004d5c <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e000      	b.n	8004d5e <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004d5c:	2300      	movs	r3, #0
  }
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3718      	adds	r7, #24
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}

08004d66 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004d66:	b580      	push	{r7, lr}
 8004d68:	b08a      	sub	sp, #40	@ 0x28
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	60f8      	str	r0, [r7, #12]
 8004d6e:	60b9      	str	r1, [r7, #8]
 8004d70:	607a      	str	r2, [r7, #4]
 8004d72:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004d74:	2301      	movs	r3, #1
 8004d76:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d78:	f7fd fe10 	bl	800299c <HAL_GetTick>
 8004d7c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d84:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004d8c:	887b      	ldrh	r3, [r7, #2]
 8004d8e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004d90:	7ffb      	ldrb	r3, [r7, #31]
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d00c      	beq.n	8004db0 <HAL_SPI_TransmitReceive+0x4a>
 8004d96:	69bb      	ldr	r3, [r7, #24]
 8004d98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d9c:	d106      	bne.n	8004dac <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d102      	bne.n	8004dac <HAL_SPI_TransmitReceive+0x46>
 8004da6:	7ffb      	ldrb	r3, [r7, #31]
 8004da8:	2b04      	cmp	r3, #4
 8004daa:	d001      	beq.n	8004db0 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004dac:	2302      	movs	r3, #2
 8004dae:	e17f      	b.n	80050b0 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d005      	beq.n	8004dc2 <HAL_SPI_TransmitReceive+0x5c>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d002      	beq.n	8004dc2 <HAL_SPI_TransmitReceive+0x5c>
 8004dbc:	887b      	ldrh	r3, [r7, #2]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d101      	bne.n	8004dc6 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e174      	b.n	80050b0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d101      	bne.n	8004dd4 <HAL_SPI_TransmitReceive+0x6e>
 8004dd0:	2302      	movs	r3, #2
 8004dd2:	e16d      	b.n	80050b0 <HAL_SPI_TransmitReceive+0x34a>
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004de2:	b2db      	uxtb	r3, r3
 8004de4:	2b04      	cmp	r3, #4
 8004de6:	d003      	beq.n	8004df0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2205      	movs	r2, #5
 8004dec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2200      	movs	r2, #0
 8004df4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	687a      	ldr	r2, [r7, #4]
 8004dfa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	887a      	ldrh	r2, [r7, #2]
 8004e00:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	887a      	ldrh	r2, [r7, #2]
 8004e06:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	68ba      	ldr	r2, [r7, #8]
 8004e0c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	887a      	ldrh	r2, [r7, #2]
 8004e12:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	887a      	ldrh	r2, [r7, #2]
 8004e18:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2200      	movs	r2, #0
 8004e24:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e30:	2b40      	cmp	r3, #64	@ 0x40
 8004e32:	d007      	beq.n	8004e44 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e42:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e4c:	d17e      	bne.n	8004f4c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d002      	beq.n	8004e5c <HAL_SPI_TransmitReceive+0xf6>
 8004e56:	8afb      	ldrh	r3, [r7, #22]
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d16c      	bne.n	8004f36 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e60:	881a      	ldrh	r2, [r3, #0]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e6c:	1c9a      	adds	r2, r3, #2
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	3b01      	subs	r3, #1
 8004e7a:	b29a      	uxth	r2, r3
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e80:	e059      	b.n	8004f36 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	f003 0302 	and.w	r3, r3, #2
 8004e8c:	2b02      	cmp	r3, #2
 8004e8e:	d11b      	bne.n	8004ec8 <HAL_SPI_TransmitReceive+0x162>
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e94:	b29b      	uxth	r3, r3
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d016      	beq.n	8004ec8 <HAL_SPI_TransmitReceive+0x162>
 8004e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d113      	bne.n	8004ec8 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ea4:	881a      	ldrh	r2, [r3, #0]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eb0:	1c9a      	adds	r2, r3, #2
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	3b01      	subs	r3, #1
 8004ebe:	b29a      	uxth	r2, r3
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	f003 0301 	and.w	r3, r3, #1
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d119      	bne.n	8004f0a <HAL_SPI_TransmitReceive+0x1a4>
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004eda:	b29b      	uxth	r3, r3
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d014      	beq.n	8004f0a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68da      	ldr	r2, [r3, #12]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eea:	b292      	uxth	r2, r2
 8004eec:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef2:	1c9a      	adds	r2, r3, #2
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	3b01      	subs	r3, #1
 8004f00:	b29a      	uxth	r2, r3
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f06:	2301      	movs	r3, #1
 8004f08:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004f0a:	f7fd fd47 	bl	800299c <HAL_GetTick>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	6a3b      	ldr	r3, [r7, #32]
 8004f12:	1ad3      	subs	r3, r2, r3
 8004f14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d80d      	bhi.n	8004f36 <HAL_SPI_TransmitReceive+0x1d0>
 8004f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f20:	d009      	beq.n	8004f36 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2201      	movs	r2, #1
 8004f26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004f32:	2303      	movs	r3, #3
 8004f34:	e0bc      	b.n	80050b0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f3a:	b29b      	uxth	r3, r3
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d1a0      	bne.n	8004e82 <HAL_SPI_TransmitReceive+0x11c>
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f44:	b29b      	uxth	r3, r3
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d19b      	bne.n	8004e82 <HAL_SPI_TransmitReceive+0x11c>
 8004f4a:	e082      	b.n	8005052 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d002      	beq.n	8004f5a <HAL_SPI_TransmitReceive+0x1f4>
 8004f54:	8afb      	ldrh	r3, [r7, #22]
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d171      	bne.n	800503e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	330c      	adds	r3, #12
 8004f64:	7812      	ldrb	r2, [r2, #0]
 8004f66:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f6c:	1c5a      	adds	r2, r3, #1
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	b29a      	uxth	r2, r3
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f80:	e05d      	b.n	800503e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f003 0302 	and.w	r3, r3, #2
 8004f8c:	2b02      	cmp	r3, #2
 8004f8e:	d11c      	bne.n	8004fca <HAL_SPI_TransmitReceive+0x264>
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f94:	b29b      	uxth	r3, r3
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d017      	beq.n	8004fca <HAL_SPI_TransmitReceive+0x264>
 8004f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d114      	bne.n	8004fca <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	330c      	adds	r3, #12
 8004faa:	7812      	ldrb	r2, [r2, #0]
 8004fac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fb2:	1c5a      	adds	r2, r3, #1
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	b29a      	uxth	r2, r3
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	f003 0301 	and.w	r3, r3, #1
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d119      	bne.n	800500c <HAL_SPI_TransmitReceive+0x2a6>
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d014      	beq.n	800500c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	68da      	ldr	r2, [r3, #12]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fec:	b2d2      	uxtb	r2, r2
 8004fee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ff4:	1c5a      	adds	r2, r3, #1
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	3b01      	subs	r3, #1
 8005002:	b29a      	uxth	r2, r3
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005008:	2301      	movs	r3, #1
 800500a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800500c:	f7fd fcc6 	bl	800299c <HAL_GetTick>
 8005010:	4602      	mov	r2, r0
 8005012:	6a3b      	ldr	r3, [r7, #32]
 8005014:	1ad3      	subs	r3, r2, r3
 8005016:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005018:	429a      	cmp	r2, r3
 800501a:	d803      	bhi.n	8005024 <HAL_SPI_TransmitReceive+0x2be>
 800501c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800501e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005022:	d102      	bne.n	800502a <HAL_SPI_TransmitReceive+0x2c4>
 8005024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005026:	2b00      	cmp	r3, #0
 8005028:	d109      	bne.n	800503e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2201      	movs	r2, #1
 800502e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2200      	movs	r2, #0
 8005036:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800503a:	2303      	movs	r3, #3
 800503c:	e038      	b.n	80050b0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005042:	b29b      	uxth	r3, r3
 8005044:	2b00      	cmp	r3, #0
 8005046:	d19c      	bne.n	8004f82 <HAL_SPI_TransmitReceive+0x21c>
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800504c:	b29b      	uxth	r3, r3
 800504e:	2b00      	cmp	r3, #0
 8005050:	d197      	bne.n	8004f82 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005052:	6a3a      	ldr	r2, [r7, #32]
 8005054:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005056:	68f8      	ldr	r0, [r7, #12]
 8005058:	f000 f908 	bl	800526c <SPI_EndRxTxTransaction>
 800505c:	4603      	mov	r3, r0
 800505e:	2b00      	cmp	r3, #0
 8005060:	d008      	beq.n	8005074 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2220      	movs	r2, #32
 8005066:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2200      	movs	r2, #0
 800506c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e01d      	b.n	80050b0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d10a      	bne.n	8005092 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800507c:	2300      	movs	r3, #0
 800507e:	613b      	str	r3, [r7, #16]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68db      	ldr	r3, [r3, #12]
 8005086:	613b      	str	r3, [r7, #16]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	613b      	str	r3, [r7, #16]
 8005090:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2200      	movs	r2, #0
 800509e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d001      	beq.n	80050ae <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	e000      	b.n	80050b0 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80050ae:	2300      	movs	r3, #0
  }
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3728      	adds	r7, #40	@ 0x28
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}

080050b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b088      	sub	sp, #32
 80050bc:	af00      	add	r7, sp, #0
 80050be:	60f8      	str	r0, [r7, #12]
 80050c0:	60b9      	str	r1, [r7, #8]
 80050c2:	603b      	str	r3, [r7, #0]
 80050c4:	4613      	mov	r3, r2
 80050c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80050c8:	f7fd fc68 	bl	800299c <HAL_GetTick>
 80050cc:	4602      	mov	r2, r0
 80050ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050d0:	1a9b      	subs	r3, r3, r2
 80050d2:	683a      	ldr	r2, [r7, #0]
 80050d4:	4413      	add	r3, r2
 80050d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80050d8:	f7fd fc60 	bl	800299c <HAL_GetTick>
 80050dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80050de:	4b39      	ldr	r3, [pc, #228]	@ (80051c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	015b      	lsls	r3, r3, #5
 80050e4:	0d1b      	lsrs	r3, r3, #20
 80050e6:	69fa      	ldr	r2, [r7, #28]
 80050e8:	fb02 f303 	mul.w	r3, r2, r3
 80050ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050ee:	e054      	b.n	800519a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050f6:	d050      	beq.n	800519a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80050f8:	f7fd fc50 	bl	800299c <HAL_GetTick>
 80050fc:	4602      	mov	r2, r0
 80050fe:	69bb      	ldr	r3, [r7, #24]
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	69fa      	ldr	r2, [r7, #28]
 8005104:	429a      	cmp	r2, r3
 8005106:	d902      	bls.n	800510e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005108:	69fb      	ldr	r3, [r7, #28]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d13d      	bne.n	800518a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	685a      	ldr	r2, [r3, #4]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800511c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005126:	d111      	bne.n	800514c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005130:	d004      	beq.n	800513c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800513a:	d107      	bne.n	800514c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800514a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005150:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005154:	d10f      	bne.n	8005176 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005164:	601a      	str	r2, [r3, #0]
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005174:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2201      	movs	r2, #1
 800517a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2200      	movs	r2, #0
 8005182:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	e017      	b.n	80051ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d101      	bne.n	8005194 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005190:	2300      	movs	r3, #0
 8005192:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	3b01      	subs	r3, #1
 8005198:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	689a      	ldr	r2, [r3, #8]
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	4013      	ands	r3, r2
 80051a4:	68ba      	ldr	r2, [r7, #8]
 80051a6:	429a      	cmp	r2, r3
 80051a8:	bf0c      	ite	eq
 80051aa:	2301      	moveq	r3, #1
 80051ac:	2300      	movne	r3, #0
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	461a      	mov	r2, r3
 80051b2:	79fb      	ldrb	r3, [r7, #7]
 80051b4:	429a      	cmp	r2, r3
 80051b6:	d19b      	bne.n	80050f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80051b8:	2300      	movs	r3, #0
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3720      	adds	r7, #32
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}
 80051c2:	bf00      	nop
 80051c4:	20000000 	.word	0x20000000

080051c8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b086      	sub	sp, #24
 80051cc:	af02      	add	r7, sp, #8
 80051ce:	60f8      	str	r0, [r7, #12]
 80051d0:	60b9      	str	r1, [r7, #8]
 80051d2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80051dc:	d111      	bne.n	8005202 <SPI_EndRxTransaction+0x3a>
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051e6:	d004      	beq.n	80051f2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051f0:	d107      	bne.n	8005202 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005200:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800520a:	d117      	bne.n	800523c <SPI_EndRxTransaction+0x74>
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005214:	d112      	bne.n	800523c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	9300      	str	r3, [sp, #0]
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	2200      	movs	r2, #0
 800521e:	2101      	movs	r1, #1
 8005220:	68f8      	ldr	r0, [r7, #12]
 8005222:	f7ff ff49 	bl	80050b8 <SPI_WaitFlagStateUntilTimeout>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d01a      	beq.n	8005262 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005230:	f043 0220 	orr.w	r2, r3, #32
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005238:	2303      	movs	r3, #3
 800523a:	e013      	b.n	8005264 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	9300      	str	r3, [sp, #0]
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	2200      	movs	r2, #0
 8005244:	2180      	movs	r1, #128	@ 0x80
 8005246:	68f8      	ldr	r0, [r7, #12]
 8005248:	f7ff ff36 	bl	80050b8 <SPI_WaitFlagStateUntilTimeout>
 800524c:	4603      	mov	r3, r0
 800524e:	2b00      	cmp	r3, #0
 8005250:	d007      	beq.n	8005262 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005256:	f043 0220 	orr.w	r2, r3, #32
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800525e:	2303      	movs	r3, #3
 8005260:	e000      	b.n	8005264 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8005262:	2300      	movs	r3, #0
}
 8005264:	4618      	mov	r0, r3
 8005266:	3710      	adds	r7, #16
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}

0800526c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b086      	sub	sp, #24
 8005270:	af02      	add	r7, sp, #8
 8005272:	60f8      	str	r0, [r7, #12]
 8005274:	60b9      	str	r1, [r7, #8]
 8005276:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	9300      	str	r3, [sp, #0]
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	2201      	movs	r2, #1
 8005280:	2102      	movs	r1, #2
 8005282:	68f8      	ldr	r0, [r7, #12]
 8005284:	f7ff ff18 	bl	80050b8 <SPI_WaitFlagStateUntilTimeout>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d007      	beq.n	800529e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005292:	f043 0220 	orr.w	r2, r3, #32
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800529a:	2303      	movs	r3, #3
 800529c:	e013      	b.n	80052c6 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	9300      	str	r3, [sp, #0]
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	2200      	movs	r2, #0
 80052a6:	2180      	movs	r1, #128	@ 0x80
 80052a8:	68f8      	ldr	r0, [r7, #12]
 80052aa:	f7ff ff05 	bl	80050b8 <SPI_WaitFlagStateUntilTimeout>
 80052ae:	4603      	mov	r3, r0
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d007      	beq.n	80052c4 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052b8:	f043 0220 	orr.w	r2, r3, #32
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e000      	b.n	80052c6 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80052c4:	2300      	movs	r3, #0
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3710      	adds	r7, #16
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}

080052ce <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052ce:	b580      	push	{r7, lr}
 80052d0:	b082      	sub	sp, #8
 80052d2:	af00      	add	r7, sp, #0
 80052d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d101      	bne.n	80052e0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e041      	b.n	8005364 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052e6:	b2db      	uxtb	r3, r3
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d106      	bne.n	80052fa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2200      	movs	r2, #0
 80052f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f7fd fa0b 	bl	8002710 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2202      	movs	r2, #2
 80052fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	3304      	adds	r3, #4
 800530a:	4619      	mov	r1, r3
 800530c:	4610      	mov	r0, r2
 800530e:	f000 fab1 	bl	8005874 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2201      	movs	r2, #1
 8005316:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2201      	movs	r2, #1
 800531e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2201      	movs	r2, #1
 8005326:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2201      	movs	r2, #1
 800532e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2201      	movs	r2, #1
 8005336:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2201      	movs	r2, #1
 800533e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2201      	movs	r2, #1
 8005346:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2201      	movs	r2, #1
 800534e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2201      	movs	r2, #1
 8005356:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2201      	movs	r2, #1
 800535e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005362:	2300      	movs	r3, #0
}
 8005364:	4618      	mov	r0, r3
 8005366:	3708      	adds	r7, #8
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b082      	sub	sp, #8
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d101      	bne.n	800537e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	e041      	b.n	8005402 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005384:	b2db      	uxtb	r3, r3
 8005386:	2b00      	cmp	r3, #0
 8005388:	d106      	bne.n	8005398 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f000 f839 	bl	800540a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2202      	movs	r2, #2
 800539c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	3304      	adds	r3, #4
 80053a8:	4619      	mov	r1, r3
 80053aa:	4610      	mov	r0, r2
 80053ac:	f000 fa62 	bl	8005874 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2201      	movs	r2, #1
 80053cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2201      	movs	r2, #1
 80053d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2201      	movs	r2, #1
 80053e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005400:	2300      	movs	r3, #0
}
 8005402:	4618      	mov	r0, r3
 8005404:	3708      	adds	r7, #8
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}

0800540a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800540a:	b480      	push	{r7}
 800540c:	b083      	sub	sp, #12
 800540e:	af00      	add	r7, sp, #0
 8005410:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005412:	bf00      	nop
 8005414:	370c      	adds	r7, #12
 8005416:	46bd      	mov	sp, r7
 8005418:	bc80      	pop	{r7}
 800541a:	4770      	bx	lr

0800541c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b084      	sub	sp, #16
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
 8005424:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d109      	bne.n	8005440 <HAL_TIM_PWM_Start+0x24>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005432:	b2db      	uxtb	r3, r3
 8005434:	2b01      	cmp	r3, #1
 8005436:	bf14      	ite	ne
 8005438:	2301      	movne	r3, #1
 800543a:	2300      	moveq	r3, #0
 800543c:	b2db      	uxtb	r3, r3
 800543e:	e022      	b.n	8005486 <HAL_TIM_PWM_Start+0x6a>
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	2b04      	cmp	r3, #4
 8005444:	d109      	bne.n	800545a <HAL_TIM_PWM_Start+0x3e>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800544c:	b2db      	uxtb	r3, r3
 800544e:	2b01      	cmp	r3, #1
 8005450:	bf14      	ite	ne
 8005452:	2301      	movne	r3, #1
 8005454:	2300      	moveq	r3, #0
 8005456:	b2db      	uxtb	r3, r3
 8005458:	e015      	b.n	8005486 <HAL_TIM_PWM_Start+0x6a>
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	2b08      	cmp	r3, #8
 800545e:	d109      	bne.n	8005474 <HAL_TIM_PWM_Start+0x58>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005466:	b2db      	uxtb	r3, r3
 8005468:	2b01      	cmp	r3, #1
 800546a:	bf14      	ite	ne
 800546c:	2301      	movne	r3, #1
 800546e:	2300      	moveq	r3, #0
 8005470:	b2db      	uxtb	r3, r3
 8005472:	e008      	b.n	8005486 <HAL_TIM_PWM_Start+0x6a>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800547a:	b2db      	uxtb	r3, r3
 800547c:	2b01      	cmp	r3, #1
 800547e:	bf14      	ite	ne
 8005480:	2301      	movne	r3, #1
 8005482:	2300      	moveq	r3, #0
 8005484:	b2db      	uxtb	r3, r3
 8005486:	2b00      	cmp	r3, #0
 8005488:	d001      	beq.n	800548e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	e05e      	b.n	800554c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d104      	bne.n	800549e <HAL_TIM_PWM_Start+0x82>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2202      	movs	r2, #2
 8005498:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800549c:	e013      	b.n	80054c6 <HAL_TIM_PWM_Start+0xaa>
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	2b04      	cmp	r3, #4
 80054a2:	d104      	bne.n	80054ae <HAL_TIM_PWM_Start+0x92>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2202      	movs	r2, #2
 80054a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054ac:	e00b      	b.n	80054c6 <HAL_TIM_PWM_Start+0xaa>
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	2b08      	cmp	r3, #8
 80054b2:	d104      	bne.n	80054be <HAL_TIM_PWM_Start+0xa2>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2202      	movs	r2, #2
 80054b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054bc:	e003      	b.n	80054c6 <HAL_TIM_PWM_Start+0xaa>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2202      	movs	r2, #2
 80054c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2201      	movs	r2, #1
 80054cc:	6839      	ldr	r1, [r7, #0]
 80054ce:	4618      	mov	r0, r3
 80054d0:	f000 fc5c 	bl	8005d8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a1e      	ldr	r2, [pc, #120]	@ (8005554 <HAL_TIM_PWM_Start+0x138>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d107      	bne.n	80054ee <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80054ec:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a18      	ldr	r2, [pc, #96]	@ (8005554 <HAL_TIM_PWM_Start+0x138>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d00e      	beq.n	8005516 <HAL_TIM_PWM_Start+0xfa>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005500:	d009      	beq.n	8005516 <HAL_TIM_PWM_Start+0xfa>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a14      	ldr	r2, [pc, #80]	@ (8005558 <HAL_TIM_PWM_Start+0x13c>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d004      	beq.n	8005516 <HAL_TIM_PWM_Start+0xfa>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a12      	ldr	r2, [pc, #72]	@ (800555c <HAL_TIM_PWM_Start+0x140>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d111      	bne.n	800553a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	f003 0307 	and.w	r3, r3, #7
 8005520:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2b06      	cmp	r3, #6
 8005526:	d010      	beq.n	800554a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f042 0201 	orr.w	r2, r2, #1
 8005536:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005538:	e007      	b.n	800554a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f042 0201 	orr.w	r2, r2, #1
 8005548:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800554a:	2300      	movs	r3, #0
}
 800554c:	4618      	mov	r0, r3
 800554e:	3710      	adds	r7, #16
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}
 8005554:	40012c00 	.word	0x40012c00
 8005558:	40000400 	.word	0x40000400
 800555c:	40000800 	.word	0x40000800

08005560 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b086      	sub	sp, #24
 8005564:	af00      	add	r7, sp, #0
 8005566:	60f8      	str	r0, [r7, #12]
 8005568:	60b9      	str	r1, [r7, #8]
 800556a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800556c:	2300      	movs	r3, #0
 800556e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005576:	2b01      	cmp	r3, #1
 8005578:	d101      	bne.n	800557e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800557a:	2302      	movs	r3, #2
 800557c:	e0ae      	b.n	80056dc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2201      	movs	r2, #1
 8005582:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2b0c      	cmp	r3, #12
 800558a:	f200 809f 	bhi.w	80056cc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800558e:	a201      	add	r2, pc, #4	@ (adr r2, 8005594 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005594:	080055c9 	.word	0x080055c9
 8005598:	080056cd 	.word	0x080056cd
 800559c:	080056cd 	.word	0x080056cd
 80055a0:	080056cd 	.word	0x080056cd
 80055a4:	08005609 	.word	0x08005609
 80055a8:	080056cd 	.word	0x080056cd
 80055ac:	080056cd 	.word	0x080056cd
 80055b0:	080056cd 	.word	0x080056cd
 80055b4:	0800564b 	.word	0x0800564b
 80055b8:	080056cd 	.word	0x080056cd
 80055bc:	080056cd 	.word	0x080056cd
 80055c0:	080056cd 	.word	0x080056cd
 80055c4:	0800568b 	.word	0x0800568b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	68b9      	ldr	r1, [r7, #8]
 80055ce:	4618      	mov	r0, r3
 80055d0:	f000 f9be 	bl	8005950 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	699a      	ldr	r2, [r3, #24]
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f042 0208 	orr.w	r2, r2, #8
 80055e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	699a      	ldr	r2, [r3, #24]
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f022 0204 	bic.w	r2, r2, #4
 80055f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	6999      	ldr	r1, [r3, #24]
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	691a      	ldr	r2, [r3, #16]
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	430a      	orrs	r2, r1
 8005604:	619a      	str	r2, [r3, #24]
      break;
 8005606:	e064      	b.n	80056d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	68b9      	ldr	r1, [r7, #8]
 800560e:	4618      	mov	r0, r3
 8005610:	f000 fa04 	bl	8005a1c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	699a      	ldr	r2, [r3, #24]
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005622:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	699a      	ldr	r2, [r3, #24]
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005632:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	6999      	ldr	r1, [r3, #24]
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	691b      	ldr	r3, [r3, #16]
 800563e:	021a      	lsls	r2, r3, #8
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	430a      	orrs	r2, r1
 8005646:	619a      	str	r2, [r3, #24]
      break;
 8005648:	e043      	b.n	80056d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	68b9      	ldr	r1, [r7, #8]
 8005650:	4618      	mov	r0, r3
 8005652:	f000 fa4d 	bl	8005af0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	69da      	ldr	r2, [r3, #28]
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f042 0208 	orr.w	r2, r2, #8
 8005664:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	69da      	ldr	r2, [r3, #28]
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f022 0204 	bic.w	r2, r2, #4
 8005674:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	69d9      	ldr	r1, [r3, #28]
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	691a      	ldr	r2, [r3, #16]
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	430a      	orrs	r2, r1
 8005686:	61da      	str	r2, [r3, #28]
      break;
 8005688:	e023      	b.n	80056d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	68b9      	ldr	r1, [r7, #8]
 8005690:	4618      	mov	r0, r3
 8005692:	f000 fa97 	bl	8005bc4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	69da      	ldr	r2, [r3, #28]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	69da      	ldr	r2, [r3, #28]
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	69d9      	ldr	r1, [r3, #28]
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	691b      	ldr	r3, [r3, #16]
 80056c0:	021a      	lsls	r2, r3, #8
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	430a      	orrs	r2, r1
 80056c8:	61da      	str	r2, [r3, #28]
      break;
 80056ca:	e002      	b.n	80056d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80056cc:	2301      	movs	r3, #1
 80056ce:	75fb      	strb	r3, [r7, #23]
      break;
 80056d0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80056da:	7dfb      	ldrb	r3, [r7, #23]
}
 80056dc:	4618      	mov	r0, r3
 80056de:	3718      	adds	r7, #24
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}

080056e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b084      	sub	sp, #16
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
 80056ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80056ee:	2300      	movs	r3, #0
 80056f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d101      	bne.n	8005700 <HAL_TIM_ConfigClockSource+0x1c>
 80056fc:	2302      	movs	r3, #2
 80056fe:	e0b4      	b.n	800586a <HAL_TIM_ConfigClockSource+0x186>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2201      	movs	r2, #1
 8005704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2202      	movs	r2, #2
 800570c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800571e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005726:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	68ba      	ldr	r2, [r7, #8]
 800572e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005738:	d03e      	beq.n	80057b8 <HAL_TIM_ConfigClockSource+0xd4>
 800573a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800573e:	f200 8087 	bhi.w	8005850 <HAL_TIM_ConfigClockSource+0x16c>
 8005742:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005746:	f000 8086 	beq.w	8005856 <HAL_TIM_ConfigClockSource+0x172>
 800574a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800574e:	d87f      	bhi.n	8005850 <HAL_TIM_ConfigClockSource+0x16c>
 8005750:	2b70      	cmp	r3, #112	@ 0x70
 8005752:	d01a      	beq.n	800578a <HAL_TIM_ConfigClockSource+0xa6>
 8005754:	2b70      	cmp	r3, #112	@ 0x70
 8005756:	d87b      	bhi.n	8005850 <HAL_TIM_ConfigClockSource+0x16c>
 8005758:	2b60      	cmp	r3, #96	@ 0x60
 800575a:	d050      	beq.n	80057fe <HAL_TIM_ConfigClockSource+0x11a>
 800575c:	2b60      	cmp	r3, #96	@ 0x60
 800575e:	d877      	bhi.n	8005850 <HAL_TIM_ConfigClockSource+0x16c>
 8005760:	2b50      	cmp	r3, #80	@ 0x50
 8005762:	d03c      	beq.n	80057de <HAL_TIM_ConfigClockSource+0xfa>
 8005764:	2b50      	cmp	r3, #80	@ 0x50
 8005766:	d873      	bhi.n	8005850 <HAL_TIM_ConfigClockSource+0x16c>
 8005768:	2b40      	cmp	r3, #64	@ 0x40
 800576a:	d058      	beq.n	800581e <HAL_TIM_ConfigClockSource+0x13a>
 800576c:	2b40      	cmp	r3, #64	@ 0x40
 800576e:	d86f      	bhi.n	8005850 <HAL_TIM_ConfigClockSource+0x16c>
 8005770:	2b30      	cmp	r3, #48	@ 0x30
 8005772:	d064      	beq.n	800583e <HAL_TIM_ConfigClockSource+0x15a>
 8005774:	2b30      	cmp	r3, #48	@ 0x30
 8005776:	d86b      	bhi.n	8005850 <HAL_TIM_ConfigClockSource+0x16c>
 8005778:	2b20      	cmp	r3, #32
 800577a:	d060      	beq.n	800583e <HAL_TIM_ConfigClockSource+0x15a>
 800577c:	2b20      	cmp	r3, #32
 800577e:	d867      	bhi.n	8005850 <HAL_TIM_ConfigClockSource+0x16c>
 8005780:	2b00      	cmp	r3, #0
 8005782:	d05c      	beq.n	800583e <HAL_TIM_ConfigClockSource+0x15a>
 8005784:	2b10      	cmp	r3, #16
 8005786:	d05a      	beq.n	800583e <HAL_TIM_ConfigClockSource+0x15a>
 8005788:	e062      	b.n	8005850 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800579a:	f000 fad8 	bl	8005d4e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80057ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	68ba      	ldr	r2, [r7, #8]
 80057b4:	609a      	str	r2, [r3, #8]
      break;
 80057b6:	e04f      	b.n	8005858 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80057c8:	f000 fac1 	bl	8005d4e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	689a      	ldr	r2, [r3, #8]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80057da:	609a      	str	r2, [r3, #8]
      break;
 80057dc:	e03c      	b.n	8005858 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80057ea:	461a      	mov	r2, r3
 80057ec:	f000 fa38 	bl	8005c60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	2150      	movs	r1, #80	@ 0x50
 80057f6:	4618      	mov	r0, r3
 80057f8:	f000 fa8f 	bl	8005d1a <TIM_ITRx_SetConfig>
      break;
 80057fc:	e02c      	b.n	8005858 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800580a:	461a      	mov	r2, r3
 800580c:	f000 fa56 	bl	8005cbc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	2160      	movs	r1, #96	@ 0x60
 8005816:	4618      	mov	r0, r3
 8005818:	f000 fa7f 	bl	8005d1a <TIM_ITRx_SetConfig>
      break;
 800581c:	e01c      	b.n	8005858 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800582a:	461a      	mov	r2, r3
 800582c:	f000 fa18 	bl	8005c60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	2140      	movs	r1, #64	@ 0x40
 8005836:	4618      	mov	r0, r3
 8005838:	f000 fa6f 	bl	8005d1a <TIM_ITRx_SetConfig>
      break;
 800583c:	e00c      	b.n	8005858 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4619      	mov	r1, r3
 8005848:	4610      	mov	r0, r2
 800584a:	f000 fa66 	bl	8005d1a <TIM_ITRx_SetConfig>
      break;
 800584e:	e003      	b.n	8005858 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005850:	2301      	movs	r3, #1
 8005852:	73fb      	strb	r3, [r7, #15]
      break;
 8005854:	e000      	b.n	8005858 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005856:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2200      	movs	r2, #0
 8005864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005868:	7bfb      	ldrb	r3, [r7, #15]
}
 800586a:	4618      	mov	r0, r3
 800586c:	3710      	adds	r7, #16
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}
	...

08005874 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005874:	b480      	push	{r7}
 8005876:	b085      	sub	sp, #20
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	4a2f      	ldr	r2, [pc, #188]	@ (8005944 <TIM_Base_SetConfig+0xd0>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d00b      	beq.n	80058a4 <TIM_Base_SetConfig+0x30>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005892:	d007      	beq.n	80058a4 <TIM_Base_SetConfig+0x30>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	4a2c      	ldr	r2, [pc, #176]	@ (8005948 <TIM_Base_SetConfig+0xd4>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d003      	beq.n	80058a4 <TIM_Base_SetConfig+0x30>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	4a2b      	ldr	r2, [pc, #172]	@ (800594c <TIM_Base_SetConfig+0xd8>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d108      	bne.n	80058b6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	68fa      	ldr	r2, [r7, #12]
 80058b2:	4313      	orrs	r3, r2
 80058b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	4a22      	ldr	r2, [pc, #136]	@ (8005944 <TIM_Base_SetConfig+0xd0>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d00b      	beq.n	80058d6 <TIM_Base_SetConfig+0x62>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058c4:	d007      	beq.n	80058d6 <TIM_Base_SetConfig+0x62>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	4a1f      	ldr	r2, [pc, #124]	@ (8005948 <TIM_Base_SetConfig+0xd4>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d003      	beq.n	80058d6 <TIM_Base_SetConfig+0x62>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	4a1e      	ldr	r2, [pc, #120]	@ (800594c <TIM_Base_SetConfig+0xd8>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d108      	bne.n	80058e8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	68db      	ldr	r3, [r3, #12]
 80058e2:	68fa      	ldr	r2, [r7, #12]
 80058e4:	4313      	orrs	r3, r2
 80058e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	695b      	ldr	r3, [r3, #20]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	68fa      	ldr	r2, [r7, #12]
 80058fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	689a      	ldr	r2, [r3, #8]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	4a0d      	ldr	r2, [pc, #52]	@ (8005944 <TIM_Base_SetConfig+0xd0>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d103      	bne.n	800591c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	691a      	ldr	r2, [r3, #16]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	691b      	ldr	r3, [r3, #16]
 8005926:	f003 0301 	and.w	r3, r3, #1
 800592a:	2b00      	cmp	r3, #0
 800592c:	d005      	beq.n	800593a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	f023 0201 	bic.w	r2, r3, #1
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	611a      	str	r2, [r3, #16]
  }
}
 800593a:	bf00      	nop
 800593c:	3714      	adds	r7, #20
 800593e:	46bd      	mov	sp, r7
 8005940:	bc80      	pop	{r7}
 8005942:	4770      	bx	lr
 8005944:	40012c00 	.word	0x40012c00
 8005948:	40000400 	.word	0x40000400
 800594c:	40000800 	.word	0x40000800

08005950 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005950:	b480      	push	{r7}
 8005952:	b087      	sub	sp, #28
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
 8005958:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6a1b      	ldr	r3, [r3, #32]
 800595e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6a1b      	ldr	r3, [r3, #32]
 8005964:	f023 0201 	bic.w	r2, r3, #1
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	699b      	ldr	r3, [r3, #24]
 8005976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800597e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	f023 0303 	bic.w	r3, r3, #3
 8005986:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	68fa      	ldr	r2, [r7, #12]
 800598e:	4313      	orrs	r3, r2
 8005990:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	f023 0302 	bic.w	r3, r3, #2
 8005998:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	697a      	ldr	r2, [r7, #20]
 80059a0:	4313      	orrs	r3, r2
 80059a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	4a1c      	ldr	r2, [pc, #112]	@ (8005a18 <TIM_OC1_SetConfig+0xc8>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d10c      	bne.n	80059c6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	f023 0308 	bic.w	r3, r3, #8
 80059b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	697a      	ldr	r2, [r7, #20]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	f023 0304 	bic.w	r3, r3, #4
 80059c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a13      	ldr	r2, [pc, #76]	@ (8005a18 <TIM_OC1_SetConfig+0xc8>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d111      	bne.n	80059f2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80059d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80059dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	695b      	ldr	r3, [r3, #20]
 80059e2:	693a      	ldr	r2, [r7, #16]
 80059e4:	4313      	orrs	r3, r2
 80059e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	699b      	ldr	r3, [r3, #24]
 80059ec:	693a      	ldr	r2, [r7, #16]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	693a      	ldr	r2, [r7, #16]
 80059f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	68fa      	ldr	r2, [r7, #12]
 80059fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	685a      	ldr	r2, [r3, #4]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	697a      	ldr	r2, [r7, #20]
 8005a0a:	621a      	str	r2, [r3, #32]
}
 8005a0c:	bf00      	nop
 8005a0e:	371c      	adds	r7, #28
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bc80      	pop	{r7}
 8005a14:	4770      	bx	lr
 8005a16:	bf00      	nop
 8005a18:	40012c00 	.word	0x40012c00

08005a1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b087      	sub	sp, #28
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
 8005a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6a1b      	ldr	r3, [r3, #32]
 8005a2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6a1b      	ldr	r3, [r3, #32]
 8005a30:	f023 0210 	bic.w	r2, r3, #16
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	699b      	ldr	r3, [r3, #24]
 8005a42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	021b      	lsls	r3, r3, #8
 8005a5a:	68fa      	ldr	r2, [r7, #12]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	f023 0320 	bic.w	r3, r3, #32
 8005a66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	011b      	lsls	r3, r3, #4
 8005a6e:	697a      	ldr	r2, [r7, #20]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	4a1d      	ldr	r2, [pc, #116]	@ (8005aec <TIM_OC2_SetConfig+0xd0>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d10d      	bne.n	8005a98 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	011b      	lsls	r3, r3, #4
 8005a8a:	697a      	ldr	r2, [r7, #20]
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a96:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	4a14      	ldr	r2, [pc, #80]	@ (8005aec <TIM_OC2_SetConfig+0xd0>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d113      	bne.n	8005ac8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005aa6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005aae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	695b      	ldr	r3, [r3, #20]
 8005ab4:	009b      	lsls	r3, r3, #2
 8005ab6:	693a      	ldr	r2, [r7, #16]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	699b      	ldr	r3, [r3, #24]
 8005ac0:	009b      	lsls	r3, r3, #2
 8005ac2:	693a      	ldr	r2, [r7, #16]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	693a      	ldr	r2, [r7, #16]
 8005acc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	68fa      	ldr	r2, [r7, #12]
 8005ad2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	685a      	ldr	r2, [r3, #4]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	697a      	ldr	r2, [r7, #20]
 8005ae0:	621a      	str	r2, [r3, #32]
}
 8005ae2:	bf00      	nop
 8005ae4:	371c      	adds	r7, #28
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bc80      	pop	{r7}
 8005aea:	4770      	bx	lr
 8005aec:	40012c00 	.word	0x40012c00

08005af0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b087      	sub	sp, #28
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6a1b      	ldr	r3, [r3, #32]
 8005afe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6a1b      	ldr	r3, [r3, #32]
 8005b04:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	69db      	ldr	r3, [r3, #28]
 8005b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f023 0303 	bic.w	r3, r3, #3
 8005b26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	68fa      	ldr	r2, [r7, #12]
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	021b      	lsls	r3, r3, #8
 8005b40:	697a      	ldr	r2, [r7, #20]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	4a1d      	ldr	r2, [pc, #116]	@ (8005bc0 <TIM_OC3_SetConfig+0xd0>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d10d      	bne.n	8005b6a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005b54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	68db      	ldr	r3, [r3, #12]
 8005b5a:	021b      	lsls	r3, r3, #8
 8005b5c:	697a      	ldr	r2, [r7, #20]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005b68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	4a14      	ldr	r2, [pc, #80]	@ (8005bc0 <TIM_OC3_SetConfig+0xd0>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d113      	bne.n	8005b9a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	695b      	ldr	r3, [r3, #20]
 8005b86:	011b      	lsls	r3, r3, #4
 8005b88:	693a      	ldr	r2, [r7, #16]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	699b      	ldr	r3, [r3, #24]
 8005b92:	011b      	lsls	r3, r3, #4
 8005b94:	693a      	ldr	r2, [r7, #16]
 8005b96:	4313      	orrs	r3, r2
 8005b98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	693a      	ldr	r2, [r7, #16]
 8005b9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	68fa      	ldr	r2, [r7, #12]
 8005ba4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	685a      	ldr	r2, [r3, #4]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	697a      	ldr	r2, [r7, #20]
 8005bb2:	621a      	str	r2, [r3, #32]
}
 8005bb4:	bf00      	nop
 8005bb6:	371c      	adds	r7, #28
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bc80      	pop	{r7}
 8005bbc:	4770      	bx	lr
 8005bbe:	bf00      	nop
 8005bc0:	40012c00 	.word	0x40012c00

08005bc4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b087      	sub	sp, #28
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
 8005bcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6a1b      	ldr	r3, [r3, #32]
 8005bd2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6a1b      	ldr	r3, [r3, #32]
 8005bd8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	69db      	ldr	r3, [r3, #28]
 8005bea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005bf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	021b      	lsls	r3, r3, #8
 8005c02:	68fa      	ldr	r2, [r7, #12]
 8005c04:	4313      	orrs	r3, r2
 8005c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005c0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	031b      	lsls	r3, r3, #12
 8005c16:	693a      	ldr	r2, [r7, #16]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	4a0f      	ldr	r2, [pc, #60]	@ (8005c5c <TIM_OC4_SetConfig+0x98>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d109      	bne.n	8005c38 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c2a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	695b      	ldr	r3, [r3, #20]
 8005c30:	019b      	lsls	r3, r3, #6
 8005c32:	697a      	ldr	r2, [r7, #20]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	697a      	ldr	r2, [r7, #20]
 8005c3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	68fa      	ldr	r2, [r7, #12]
 8005c42:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	685a      	ldr	r2, [r3, #4]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	693a      	ldr	r2, [r7, #16]
 8005c50:	621a      	str	r2, [r3, #32]
}
 8005c52:	bf00      	nop
 8005c54:	371c      	adds	r7, #28
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bc80      	pop	{r7}
 8005c5a:	4770      	bx	lr
 8005c5c:	40012c00 	.word	0x40012c00

08005c60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b087      	sub	sp, #28
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	60b9      	str	r1, [r7, #8]
 8005c6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6a1b      	ldr	r3, [r3, #32]
 8005c70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6a1b      	ldr	r3, [r3, #32]
 8005c76:	f023 0201 	bic.w	r2, r3, #1
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	699b      	ldr	r3, [r3, #24]
 8005c82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	011b      	lsls	r3, r3, #4
 8005c90:	693a      	ldr	r2, [r7, #16]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	f023 030a 	bic.w	r3, r3, #10
 8005c9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c9e:	697a      	ldr	r2, [r7, #20]
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	693a      	ldr	r2, [r7, #16]
 8005caa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	697a      	ldr	r2, [r7, #20]
 8005cb0:	621a      	str	r2, [r3, #32]
}
 8005cb2:	bf00      	nop
 8005cb4:	371c      	adds	r7, #28
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bc80      	pop	{r7}
 8005cba:	4770      	bx	lr

08005cbc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b087      	sub	sp, #28
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	60f8      	str	r0, [r7, #12]
 8005cc4:	60b9      	str	r1, [r7, #8]
 8005cc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	6a1b      	ldr	r3, [r3, #32]
 8005ccc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	6a1b      	ldr	r3, [r3, #32]
 8005cd2:	f023 0210 	bic.w	r2, r3, #16
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	699b      	ldr	r3, [r3, #24]
 8005cde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005ce6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	031b      	lsls	r3, r3, #12
 8005cec:	693a      	ldr	r2, [r7, #16]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005cf8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	011b      	lsls	r3, r3, #4
 8005cfe:	697a      	ldr	r2, [r7, #20]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	693a      	ldr	r2, [r7, #16]
 8005d08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	697a      	ldr	r2, [r7, #20]
 8005d0e:	621a      	str	r2, [r3, #32]
}
 8005d10:	bf00      	nop
 8005d12:	371c      	adds	r7, #28
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bc80      	pop	{r7}
 8005d18:	4770      	bx	lr

08005d1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d1a:	b480      	push	{r7}
 8005d1c:	b085      	sub	sp, #20
 8005d1e:	af00      	add	r7, sp, #0
 8005d20:	6078      	str	r0, [r7, #4]
 8005d22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d32:	683a      	ldr	r2, [r7, #0]
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	f043 0307 	orr.w	r3, r3, #7
 8005d3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	68fa      	ldr	r2, [r7, #12]
 8005d42:	609a      	str	r2, [r3, #8]
}
 8005d44:	bf00      	nop
 8005d46:	3714      	adds	r7, #20
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bc80      	pop	{r7}
 8005d4c:	4770      	bx	lr

08005d4e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d4e:	b480      	push	{r7}
 8005d50:	b087      	sub	sp, #28
 8005d52:	af00      	add	r7, sp, #0
 8005d54:	60f8      	str	r0, [r7, #12]
 8005d56:	60b9      	str	r1, [r7, #8]
 8005d58:	607a      	str	r2, [r7, #4]
 8005d5a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d68:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	021a      	lsls	r2, r3, #8
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	431a      	orrs	r2, r3
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	697a      	ldr	r2, [r7, #20]
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	697a      	ldr	r2, [r7, #20]
 8005d80:	609a      	str	r2, [r3, #8]
}
 8005d82:	bf00      	nop
 8005d84:	371c      	adds	r7, #28
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bc80      	pop	{r7}
 8005d8a:	4770      	bx	lr

08005d8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b087      	sub	sp, #28
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	60f8      	str	r0, [r7, #12]
 8005d94:	60b9      	str	r1, [r7, #8]
 8005d96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	f003 031f 	and.w	r3, r3, #31
 8005d9e:	2201      	movs	r2, #1
 8005da0:	fa02 f303 	lsl.w	r3, r2, r3
 8005da4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	6a1a      	ldr	r2, [r3, #32]
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	43db      	mvns	r3, r3
 8005dae:	401a      	ands	r2, r3
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	6a1a      	ldr	r2, [r3, #32]
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	f003 031f 	and.w	r3, r3, #31
 8005dbe:	6879      	ldr	r1, [r7, #4]
 8005dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8005dc4:	431a      	orrs	r2, r3
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	621a      	str	r2, [r3, #32]
}
 8005dca:	bf00      	nop
 8005dcc:	371c      	adds	r7, #28
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bc80      	pop	{r7}
 8005dd2:	4770      	bx	lr

08005dd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b085      	sub	sp, #20
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005de4:	2b01      	cmp	r3, #1
 8005de6:	d101      	bne.n	8005dec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005de8:	2302      	movs	r3, #2
 8005dea:	e046      	b.n	8005e7a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2201      	movs	r2, #1
 8005df0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2202      	movs	r2, #2
 8005df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	68fa      	ldr	r2, [r7, #12]
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	68fa      	ldr	r2, [r7, #12]
 8005e24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4a16      	ldr	r2, [pc, #88]	@ (8005e84 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d00e      	beq.n	8005e4e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e38:	d009      	beq.n	8005e4e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a12      	ldr	r2, [pc, #72]	@ (8005e88 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d004      	beq.n	8005e4e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a10      	ldr	r2, [pc, #64]	@ (8005e8c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d10c      	bne.n	8005e68 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	68ba      	ldr	r2, [r7, #8]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	68ba      	ldr	r2, [r7, #8]
 8005e66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e78:	2300      	movs	r3, #0
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3714      	adds	r7, #20
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bc80      	pop	{r7}
 8005e82:	4770      	bx	lr
 8005e84:	40012c00 	.word	0x40012c00
 8005e88:	40000400 	.word	0x40000400
 8005e8c:	40000800 	.word	0x40000800

08005e90 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b085      	sub	sp, #20
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d101      	bne.n	8005eac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005ea8:	2302      	movs	r3, #2
 8005eaa:	e03d      	b.n	8005f28 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	68db      	ldr	r3, [r3, #12]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	4313      	orrs	r3, r2
 8005edc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	691b      	ldr	r3, [r3, #16]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	695b      	ldr	r3, [r3, #20]
 8005f04:	4313      	orrs	r3, r2
 8005f06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	69db      	ldr	r3, [r3, #28]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	68fa      	ldr	r2, [r7, #12]
 8005f1c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005f26:	2300      	movs	r3, #0
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3714      	adds	r7, #20
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bc80      	pop	{r7}
 8005f30:	4770      	bx	lr

08005f32 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f32:	b580      	push	{r7, lr}
 8005f34:	b082      	sub	sp, #8
 8005f36:	af00      	add	r7, sp, #0
 8005f38:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d101      	bne.n	8005f44 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f40:	2301      	movs	r3, #1
 8005f42:	e042      	b.n	8005fca <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d106      	bne.n	8005f5e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2200      	movs	r2, #0
 8005f54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f58:	6878      	ldr	r0, [r7, #4]
 8005f5a:	f7fc fc55 	bl	8002808 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2224      	movs	r2, #36	@ 0x24
 8005f62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	68da      	ldr	r2, [r3, #12]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f74:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f000 f972 	bl	8006260 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	691a      	ldr	r2, [r3, #16]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005f8a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	695a      	ldr	r2, [r3, #20]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005f9a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	68da      	ldr	r2, [r3, #12]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005faa:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2220      	movs	r2, #32
 8005fb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2220      	movs	r2, #32
 8005fbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005fc8:	2300      	movs	r3, #0
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3708      	adds	r7, #8
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}

08005fd2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005fd2:	b580      	push	{r7, lr}
 8005fd4:	b08a      	sub	sp, #40	@ 0x28
 8005fd6:	af02      	add	r7, sp, #8
 8005fd8:	60f8      	str	r0, [r7, #12]
 8005fda:	60b9      	str	r1, [r7, #8]
 8005fdc:	603b      	str	r3, [r7, #0]
 8005fde:	4613      	mov	r3, r2
 8005fe0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fec:	b2db      	uxtb	r3, r3
 8005fee:	2b20      	cmp	r3, #32
 8005ff0:	d175      	bne.n	80060de <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d002      	beq.n	8005ffe <HAL_UART_Transmit+0x2c>
 8005ff8:	88fb      	ldrh	r3, [r7, #6]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d101      	bne.n	8006002 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	e06e      	b.n	80060e0 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2200      	movs	r2, #0
 8006006:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2221      	movs	r2, #33	@ 0x21
 800600c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006010:	f7fc fcc4 	bl	800299c <HAL_GetTick>
 8006014:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	88fa      	ldrh	r2, [r7, #6]
 800601a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	88fa      	ldrh	r2, [r7, #6]
 8006020:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	689b      	ldr	r3, [r3, #8]
 8006026:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800602a:	d108      	bne.n	800603e <HAL_UART_Transmit+0x6c>
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	691b      	ldr	r3, [r3, #16]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d104      	bne.n	800603e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006034:	2300      	movs	r3, #0
 8006036:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	61bb      	str	r3, [r7, #24]
 800603c:	e003      	b.n	8006046 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006042:	2300      	movs	r3, #0
 8006044:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006046:	e02e      	b.n	80060a6 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	9300      	str	r3, [sp, #0]
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	2200      	movs	r2, #0
 8006050:	2180      	movs	r1, #128	@ 0x80
 8006052:	68f8      	ldr	r0, [r7, #12]
 8006054:	f000 f848 	bl	80060e8 <UART_WaitOnFlagUntilTimeout>
 8006058:	4603      	mov	r3, r0
 800605a:	2b00      	cmp	r3, #0
 800605c:	d005      	beq.n	800606a <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2220      	movs	r2, #32
 8006062:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006066:	2303      	movs	r3, #3
 8006068:	e03a      	b.n	80060e0 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800606a:	69fb      	ldr	r3, [r7, #28]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d10b      	bne.n	8006088 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006070:	69bb      	ldr	r3, [r7, #24]
 8006072:	881b      	ldrh	r3, [r3, #0]
 8006074:	461a      	mov	r2, r3
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800607e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006080:	69bb      	ldr	r3, [r7, #24]
 8006082:	3302      	adds	r3, #2
 8006084:	61bb      	str	r3, [r7, #24]
 8006086:	e007      	b.n	8006098 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006088:	69fb      	ldr	r3, [r7, #28]
 800608a:	781a      	ldrb	r2, [r3, #0]
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	3301      	adds	r3, #1
 8006096:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800609c:	b29b      	uxth	r3, r3
 800609e:	3b01      	subs	r3, #1
 80060a0:	b29a      	uxth	r2, r3
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80060aa:	b29b      	uxth	r3, r3
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d1cb      	bne.n	8006048 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	9300      	str	r3, [sp, #0]
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	2200      	movs	r2, #0
 80060b8:	2140      	movs	r1, #64	@ 0x40
 80060ba:	68f8      	ldr	r0, [r7, #12]
 80060bc:	f000 f814 	bl	80060e8 <UART_WaitOnFlagUntilTimeout>
 80060c0:	4603      	mov	r3, r0
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d005      	beq.n	80060d2 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	2220      	movs	r2, #32
 80060ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80060ce:	2303      	movs	r3, #3
 80060d0:	e006      	b.n	80060e0 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2220      	movs	r2, #32
 80060d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80060da:	2300      	movs	r3, #0
 80060dc:	e000      	b.n	80060e0 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80060de:	2302      	movs	r3, #2
  }
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3720      	adds	r7, #32
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}

080060e8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b086      	sub	sp, #24
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	60f8      	str	r0, [r7, #12]
 80060f0:	60b9      	str	r1, [r7, #8]
 80060f2:	603b      	str	r3, [r7, #0]
 80060f4:	4613      	mov	r3, r2
 80060f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060f8:	e03b      	b.n	8006172 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060fa:	6a3b      	ldr	r3, [r7, #32]
 80060fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006100:	d037      	beq.n	8006172 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006102:	f7fc fc4b 	bl	800299c <HAL_GetTick>
 8006106:	4602      	mov	r2, r0
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	1ad3      	subs	r3, r2, r3
 800610c:	6a3a      	ldr	r2, [r7, #32]
 800610e:	429a      	cmp	r2, r3
 8006110:	d302      	bcc.n	8006118 <UART_WaitOnFlagUntilTimeout+0x30>
 8006112:	6a3b      	ldr	r3, [r7, #32]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d101      	bne.n	800611c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006118:	2303      	movs	r3, #3
 800611a:	e03a      	b.n	8006192 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	68db      	ldr	r3, [r3, #12]
 8006122:	f003 0304 	and.w	r3, r3, #4
 8006126:	2b00      	cmp	r3, #0
 8006128:	d023      	beq.n	8006172 <UART_WaitOnFlagUntilTimeout+0x8a>
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	2b80      	cmp	r3, #128	@ 0x80
 800612e:	d020      	beq.n	8006172 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	2b40      	cmp	r3, #64	@ 0x40
 8006134:	d01d      	beq.n	8006172 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f003 0308 	and.w	r3, r3, #8
 8006140:	2b08      	cmp	r3, #8
 8006142:	d116      	bne.n	8006172 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006144:	2300      	movs	r3, #0
 8006146:	617b      	str	r3, [r7, #20]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	617b      	str	r3, [r7, #20]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	617b      	str	r3, [r7, #20]
 8006158:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800615a:	68f8      	ldr	r0, [r7, #12]
 800615c:	f000 f81d 	bl	800619a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2208      	movs	r2, #8
 8006164:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2200      	movs	r2, #0
 800616a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	e00f      	b.n	8006192 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	4013      	ands	r3, r2
 800617c:	68ba      	ldr	r2, [r7, #8]
 800617e:	429a      	cmp	r2, r3
 8006180:	bf0c      	ite	eq
 8006182:	2301      	moveq	r3, #1
 8006184:	2300      	movne	r3, #0
 8006186:	b2db      	uxtb	r3, r3
 8006188:	461a      	mov	r2, r3
 800618a:	79fb      	ldrb	r3, [r7, #7]
 800618c:	429a      	cmp	r2, r3
 800618e:	d0b4      	beq.n	80060fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006190:	2300      	movs	r3, #0
}
 8006192:	4618      	mov	r0, r3
 8006194:	3718      	adds	r7, #24
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}

0800619a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800619a:	b480      	push	{r7}
 800619c:	b095      	sub	sp, #84	@ 0x54
 800619e:	af00      	add	r7, sp, #0
 80061a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	330c      	adds	r3, #12
 80061a8:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061ac:	e853 3f00 	ldrex	r3, [r3]
 80061b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80061b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80061b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	330c      	adds	r3, #12
 80061c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80061c2:	643a      	str	r2, [r7, #64]	@ 0x40
 80061c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80061c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80061ca:	e841 2300 	strex	r3, r2, [r1]
 80061ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80061d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d1e5      	bne.n	80061a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	3314      	adds	r3, #20
 80061dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061de:	6a3b      	ldr	r3, [r7, #32]
 80061e0:	e853 3f00 	ldrex	r3, [r3]
 80061e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80061e6:	69fb      	ldr	r3, [r7, #28]
 80061e8:	f023 0301 	bic.w	r3, r3, #1
 80061ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	3314      	adds	r3, #20
 80061f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80061f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061fe:	e841 2300 	strex	r3, r2, [r1]
 8006202:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006206:	2b00      	cmp	r3, #0
 8006208:	d1e5      	bne.n	80061d6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800620e:	2b01      	cmp	r3, #1
 8006210:	d119      	bne.n	8006246 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	330c      	adds	r3, #12
 8006218:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	e853 3f00 	ldrex	r3, [r3]
 8006220:	60bb      	str	r3, [r7, #8]
   return(result);
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	f023 0310 	bic.w	r3, r3, #16
 8006228:	647b      	str	r3, [r7, #68]	@ 0x44
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	330c      	adds	r3, #12
 8006230:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006232:	61ba      	str	r2, [r7, #24]
 8006234:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006236:	6979      	ldr	r1, [r7, #20]
 8006238:	69ba      	ldr	r2, [r7, #24]
 800623a:	e841 2300 	strex	r3, r2, [r1]
 800623e:	613b      	str	r3, [r7, #16]
   return(result);
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d1e5      	bne.n	8006212 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2220      	movs	r2, #32
 800624a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2200      	movs	r2, #0
 8006252:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006254:	bf00      	nop
 8006256:	3754      	adds	r7, #84	@ 0x54
 8006258:	46bd      	mov	sp, r7
 800625a:	bc80      	pop	{r7}
 800625c:	4770      	bx	lr
	...

08006260 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b084      	sub	sp, #16
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	68da      	ldr	r2, [r3, #12]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	430a      	orrs	r2, r1
 800627c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	689a      	ldr	r2, [r3, #8]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	691b      	ldr	r3, [r3, #16]
 8006286:	431a      	orrs	r2, r3
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	695b      	ldr	r3, [r3, #20]
 800628c:	4313      	orrs	r3, r2
 800628e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	68db      	ldr	r3, [r3, #12]
 8006296:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800629a:	f023 030c 	bic.w	r3, r3, #12
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	6812      	ldr	r2, [r2, #0]
 80062a2:	68b9      	ldr	r1, [r7, #8]
 80062a4:	430b      	orrs	r3, r1
 80062a6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	695b      	ldr	r3, [r3, #20]
 80062ae:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	699a      	ldr	r2, [r3, #24]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	430a      	orrs	r2, r1
 80062bc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a2c      	ldr	r2, [pc, #176]	@ (8006374 <UART_SetConfig+0x114>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d103      	bne.n	80062d0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80062c8:	f7fe f984 	bl	80045d4 <HAL_RCC_GetPCLK2Freq>
 80062cc:	60f8      	str	r0, [r7, #12]
 80062ce:	e002      	b.n	80062d6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80062d0:	f7fe f96c 	bl	80045ac <HAL_RCC_GetPCLK1Freq>
 80062d4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80062d6:	68fa      	ldr	r2, [r7, #12]
 80062d8:	4613      	mov	r3, r2
 80062da:	009b      	lsls	r3, r3, #2
 80062dc:	4413      	add	r3, r2
 80062de:	009a      	lsls	r2, r3, #2
 80062e0:	441a      	add	r2, r3
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	009b      	lsls	r3, r3, #2
 80062e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80062ec:	4a22      	ldr	r2, [pc, #136]	@ (8006378 <UART_SetConfig+0x118>)
 80062ee:	fba2 2303 	umull	r2, r3, r2, r3
 80062f2:	095b      	lsrs	r3, r3, #5
 80062f4:	0119      	lsls	r1, r3, #4
 80062f6:	68fa      	ldr	r2, [r7, #12]
 80062f8:	4613      	mov	r3, r2
 80062fa:	009b      	lsls	r3, r3, #2
 80062fc:	4413      	add	r3, r2
 80062fe:	009a      	lsls	r2, r3, #2
 8006300:	441a      	add	r2, r3
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	685b      	ldr	r3, [r3, #4]
 8006306:	009b      	lsls	r3, r3, #2
 8006308:	fbb2 f2f3 	udiv	r2, r2, r3
 800630c:	4b1a      	ldr	r3, [pc, #104]	@ (8006378 <UART_SetConfig+0x118>)
 800630e:	fba3 0302 	umull	r0, r3, r3, r2
 8006312:	095b      	lsrs	r3, r3, #5
 8006314:	2064      	movs	r0, #100	@ 0x64
 8006316:	fb00 f303 	mul.w	r3, r0, r3
 800631a:	1ad3      	subs	r3, r2, r3
 800631c:	011b      	lsls	r3, r3, #4
 800631e:	3332      	adds	r3, #50	@ 0x32
 8006320:	4a15      	ldr	r2, [pc, #84]	@ (8006378 <UART_SetConfig+0x118>)
 8006322:	fba2 2303 	umull	r2, r3, r2, r3
 8006326:	095b      	lsrs	r3, r3, #5
 8006328:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800632c:	4419      	add	r1, r3
 800632e:	68fa      	ldr	r2, [r7, #12]
 8006330:	4613      	mov	r3, r2
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	4413      	add	r3, r2
 8006336:	009a      	lsls	r2, r3, #2
 8006338:	441a      	add	r2, r3
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	fbb2 f2f3 	udiv	r2, r2, r3
 8006344:	4b0c      	ldr	r3, [pc, #48]	@ (8006378 <UART_SetConfig+0x118>)
 8006346:	fba3 0302 	umull	r0, r3, r3, r2
 800634a:	095b      	lsrs	r3, r3, #5
 800634c:	2064      	movs	r0, #100	@ 0x64
 800634e:	fb00 f303 	mul.w	r3, r0, r3
 8006352:	1ad3      	subs	r3, r2, r3
 8006354:	011b      	lsls	r3, r3, #4
 8006356:	3332      	adds	r3, #50	@ 0x32
 8006358:	4a07      	ldr	r2, [pc, #28]	@ (8006378 <UART_SetConfig+0x118>)
 800635a:	fba2 2303 	umull	r2, r3, r2, r3
 800635e:	095b      	lsrs	r3, r3, #5
 8006360:	f003 020f 	and.w	r2, r3, #15
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	440a      	add	r2, r1
 800636a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800636c:	bf00      	nop
 800636e:	3710      	adds	r7, #16
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}
 8006374:	40013800 	.word	0x40013800
 8006378:	51eb851f 	.word	0x51eb851f

0800637c <__cvt>:
 800637c:	2b00      	cmp	r3, #0
 800637e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006382:	461d      	mov	r5, r3
 8006384:	bfbb      	ittet	lt
 8006386:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800638a:	461d      	movlt	r5, r3
 800638c:	2300      	movge	r3, #0
 800638e:	232d      	movlt	r3, #45	@ 0x2d
 8006390:	b088      	sub	sp, #32
 8006392:	4614      	mov	r4, r2
 8006394:	bfb8      	it	lt
 8006396:	4614      	movlt	r4, r2
 8006398:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800639a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800639c:	7013      	strb	r3, [r2, #0]
 800639e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80063a0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80063a4:	f023 0820 	bic.w	r8, r3, #32
 80063a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80063ac:	d005      	beq.n	80063ba <__cvt+0x3e>
 80063ae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80063b2:	d100      	bne.n	80063b6 <__cvt+0x3a>
 80063b4:	3601      	adds	r6, #1
 80063b6:	2302      	movs	r3, #2
 80063b8:	e000      	b.n	80063bc <__cvt+0x40>
 80063ba:	2303      	movs	r3, #3
 80063bc:	aa07      	add	r2, sp, #28
 80063be:	9204      	str	r2, [sp, #16]
 80063c0:	aa06      	add	r2, sp, #24
 80063c2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80063c6:	e9cd 3600 	strd	r3, r6, [sp]
 80063ca:	4622      	mov	r2, r4
 80063cc:	462b      	mov	r3, r5
 80063ce:	f000 fe6f 	bl	80070b0 <_dtoa_r>
 80063d2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80063d6:	4607      	mov	r7, r0
 80063d8:	d119      	bne.n	800640e <__cvt+0x92>
 80063da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80063dc:	07db      	lsls	r3, r3, #31
 80063de:	d50e      	bpl.n	80063fe <__cvt+0x82>
 80063e0:	eb00 0906 	add.w	r9, r0, r6
 80063e4:	2200      	movs	r2, #0
 80063e6:	2300      	movs	r3, #0
 80063e8:	4620      	mov	r0, r4
 80063ea:	4629      	mov	r1, r5
 80063ec:	f7fa fadc 	bl	80009a8 <__aeabi_dcmpeq>
 80063f0:	b108      	cbz	r0, 80063f6 <__cvt+0x7a>
 80063f2:	f8cd 901c 	str.w	r9, [sp, #28]
 80063f6:	2230      	movs	r2, #48	@ 0x30
 80063f8:	9b07      	ldr	r3, [sp, #28]
 80063fa:	454b      	cmp	r3, r9
 80063fc:	d31e      	bcc.n	800643c <__cvt+0xc0>
 80063fe:	4638      	mov	r0, r7
 8006400:	9b07      	ldr	r3, [sp, #28]
 8006402:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006404:	1bdb      	subs	r3, r3, r7
 8006406:	6013      	str	r3, [r2, #0]
 8006408:	b008      	add	sp, #32
 800640a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800640e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006412:	eb00 0906 	add.w	r9, r0, r6
 8006416:	d1e5      	bne.n	80063e4 <__cvt+0x68>
 8006418:	7803      	ldrb	r3, [r0, #0]
 800641a:	2b30      	cmp	r3, #48	@ 0x30
 800641c:	d10a      	bne.n	8006434 <__cvt+0xb8>
 800641e:	2200      	movs	r2, #0
 8006420:	2300      	movs	r3, #0
 8006422:	4620      	mov	r0, r4
 8006424:	4629      	mov	r1, r5
 8006426:	f7fa fabf 	bl	80009a8 <__aeabi_dcmpeq>
 800642a:	b918      	cbnz	r0, 8006434 <__cvt+0xb8>
 800642c:	f1c6 0601 	rsb	r6, r6, #1
 8006430:	f8ca 6000 	str.w	r6, [sl]
 8006434:	f8da 3000 	ldr.w	r3, [sl]
 8006438:	4499      	add	r9, r3
 800643a:	e7d3      	b.n	80063e4 <__cvt+0x68>
 800643c:	1c59      	adds	r1, r3, #1
 800643e:	9107      	str	r1, [sp, #28]
 8006440:	701a      	strb	r2, [r3, #0]
 8006442:	e7d9      	b.n	80063f8 <__cvt+0x7c>

08006444 <__exponent>:
 8006444:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006446:	2900      	cmp	r1, #0
 8006448:	bfb6      	itet	lt
 800644a:	232d      	movlt	r3, #45	@ 0x2d
 800644c:	232b      	movge	r3, #43	@ 0x2b
 800644e:	4249      	neglt	r1, r1
 8006450:	2909      	cmp	r1, #9
 8006452:	7002      	strb	r2, [r0, #0]
 8006454:	7043      	strb	r3, [r0, #1]
 8006456:	dd29      	ble.n	80064ac <__exponent+0x68>
 8006458:	f10d 0307 	add.w	r3, sp, #7
 800645c:	461d      	mov	r5, r3
 800645e:	270a      	movs	r7, #10
 8006460:	fbb1 f6f7 	udiv	r6, r1, r7
 8006464:	461a      	mov	r2, r3
 8006466:	fb07 1416 	mls	r4, r7, r6, r1
 800646a:	3430      	adds	r4, #48	@ 0x30
 800646c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006470:	460c      	mov	r4, r1
 8006472:	2c63      	cmp	r4, #99	@ 0x63
 8006474:	4631      	mov	r1, r6
 8006476:	f103 33ff 	add.w	r3, r3, #4294967295
 800647a:	dcf1      	bgt.n	8006460 <__exponent+0x1c>
 800647c:	3130      	adds	r1, #48	@ 0x30
 800647e:	1e94      	subs	r4, r2, #2
 8006480:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006484:	4623      	mov	r3, r4
 8006486:	1c41      	adds	r1, r0, #1
 8006488:	42ab      	cmp	r3, r5
 800648a:	d30a      	bcc.n	80064a2 <__exponent+0x5e>
 800648c:	f10d 0309 	add.w	r3, sp, #9
 8006490:	1a9b      	subs	r3, r3, r2
 8006492:	42ac      	cmp	r4, r5
 8006494:	bf88      	it	hi
 8006496:	2300      	movhi	r3, #0
 8006498:	3302      	adds	r3, #2
 800649a:	4403      	add	r3, r0
 800649c:	1a18      	subs	r0, r3, r0
 800649e:	b003      	add	sp, #12
 80064a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064a2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80064a6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80064aa:	e7ed      	b.n	8006488 <__exponent+0x44>
 80064ac:	2330      	movs	r3, #48	@ 0x30
 80064ae:	3130      	adds	r1, #48	@ 0x30
 80064b0:	7083      	strb	r3, [r0, #2]
 80064b2:	70c1      	strb	r1, [r0, #3]
 80064b4:	1d03      	adds	r3, r0, #4
 80064b6:	e7f1      	b.n	800649c <__exponent+0x58>

080064b8 <_printf_float>:
 80064b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064bc:	b091      	sub	sp, #68	@ 0x44
 80064be:	460c      	mov	r4, r1
 80064c0:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80064c4:	4616      	mov	r6, r2
 80064c6:	461f      	mov	r7, r3
 80064c8:	4605      	mov	r5, r0
 80064ca:	f000 fce1 	bl	8006e90 <_localeconv_r>
 80064ce:	6803      	ldr	r3, [r0, #0]
 80064d0:	4618      	mov	r0, r3
 80064d2:	9308      	str	r3, [sp, #32]
 80064d4:	f7f9 fe3c 	bl	8000150 <strlen>
 80064d8:	2300      	movs	r3, #0
 80064da:	930e      	str	r3, [sp, #56]	@ 0x38
 80064dc:	f8d8 3000 	ldr.w	r3, [r8]
 80064e0:	9009      	str	r0, [sp, #36]	@ 0x24
 80064e2:	3307      	adds	r3, #7
 80064e4:	f023 0307 	bic.w	r3, r3, #7
 80064e8:	f103 0208 	add.w	r2, r3, #8
 80064ec:	f894 a018 	ldrb.w	sl, [r4, #24]
 80064f0:	f8d4 b000 	ldr.w	fp, [r4]
 80064f4:	f8c8 2000 	str.w	r2, [r8]
 80064f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80064fc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006500:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006502:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006506:	f04f 32ff 	mov.w	r2, #4294967295
 800650a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800650e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006512:	4b9c      	ldr	r3, [pc, #624]	@ (8006784 <_printf_float+0x2cc>)
 8006514:	f7fa fa7a 	bl	8000a0c <__aeabi_dcmpun>
 8006518:	bb70      	cbnz	r0, 8006578 <_printf_float+0xc0>
 800651a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800651e:	f04f 32ff 	mov.w	r2, #4294967295
 8006522:	4b98      	ldr	r3, [pc, #608]	@ (8006784 <_printf_float+0x2cc>)
 8006524:	f7fa fa54 	bl	80009d0 <__aeabi_dcmple>
 8006528:	bb30      	cbnz	r0, 8006578 <_printf_float+0xc0>
 800652a:	2200      	movs	r2, #0
 800652c:	2300      	movs	r3, #0
 800652e:	4640      	mov	r0, r8
 8006530:	4649      	mov	r1, r9
 8006532:	f7fa fa43 	bl	80009bc <__aeabi_dcmplt>
 8006536:	b110      	cbz	r0, 800653e <_printf_float+0x86>
 8006538:	232d      	movs	r3, #45	@ 0x2d
 800653a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800653e:	4a92      	ldr	r2, [pc, #584]	@ (8006788 <_printf_float+0x2d0>)
 8006540:	4b92      	ldr	r3, [pc, #584]	@ (800678c <_printf_float+0x2d4>)
 8006542:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006546:	bf8c      	ite	hi
 8006548:	4690      	movhi	r8, r2
 800654a:	4698      	movls	r8, r3
 800654c:	2303      	movs	r3, #3
 800654e:	f04f 0900 	mov.w	r9, #0
 8006552:	6123      	str	r3, [r4, #16]
 8006554:	f02b 0304 	bic.w	r3, fp, #4
 8006558:	6023      	str	r3, [r4, #0]
 800655a:	4633      	mov	r3, r6
 800655c:	4621      	mov	r1, r4
 800655e:	4628      	mov	r0, r5
 8006560:	9700      	str	r7, [sp, #0]
 8006562:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006564:	f000 f9d4 	bl	8006910 <_printf_common>
 8006568:	3001      	adds	r0, #1
 800656a:	f040 8090 	bne.w	800668e <_printf_float+0x1d6>
 800656e:	f04f 30ff 	mov.w	r0, #4294967295
 8006572:	b011      	add	sp, #68	@ 0x44
 8006574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006578:	4642      	mov	r2, r8
 800657a:	464b      	mov	r3, r9
 800657c:	4640      	mov	r0, r8
 800657e:	4649      	mov	r1, r9
 8006580:	f7fa fa44 	bl	8000a0c <__aeabi_dcmpun>
 8006584:	b148      	cbz	r0, 800659a <_printf_float+0xe2>
 8006586:	464b      	mov	r3, r9
 8006588:	2b00      	cmp	r3, #0
 800658a:	bfb8      	it	lt
 800658c:	232d      	movlt	r3, #45	@ 0x2d
 800658e:	4a80      	ldr	r2, [pc, #512]	@ (8006790 <_printf_float+0x2d8>)
 8006590:	bfb8      	it	lt
 8006592:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006596:	4b7f      	ldr	r3, [pc, #508]	@ (8006794 <_printf_float+0x2dc>)
 8006598:	e7d3      	b.n	8006542 <_printf_float+0x8a>
 800659a:	6863      	ldr	r3, [r4, #4]
 800659c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80065a0:	1c5a      	adds	r2, r3, #1
 80065a2:	d13f      	bne.n	8006624 <_printf_float+0x16c>
 80065a4:	2306      	movs	r3, #6
 80065a6:	6063      	str	r3, [r4, #4]
 80065a8:	2200      	movs	r2, #0
 80065aa:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80065ae:	6023      	str	r3, [r4, #0]
 80065b0:	9206      	str	r2, [sp, #24]
 80065b2:	aa0e      	add	r2, sp, #56	@ 0x38
 80065b4:	e9cd a204 	strd	sl, r2, [sp, #16]
 80065b8:	aa0d      	add	r2, sp, #52	@ 0x34
 80065ba:	9203      	str	r2, [sp, #12]
 80065bc:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80065c0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80065c4:	6863      	ldr	r3, [r4, #4]
 80065c6:	4642      	mov	r2, r8
 80065c8:	9300      	str	r3, [sp, #0]
 80065ca:	4628      	mov	r0, r5
 80065cc:	464b      	mov	r3, r9
 80065ce:	910a      	str	r1, [sp, #40]	@ 0x28
 80065d0:	f7ff fed4 	bl	800637c <__cvt>
 80065d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80065d6:	4680      	mov	r8, r0
 80065d8:	2947      	cmp	r1, #71	@ 0x47
 80065da:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80065dc:	d128      	bne.n	8006630 <_printf_float+0x178>
 80065de:	1cc8      	adds	r0, r1, #3
 80065e0:	db02      	blt.n	80065e8 <_printf_float+0x130>
 80065e2:	6863      	ldr	r3, [r4, #4]
 80065e4:	4299      	cmp	r1, r3
 80065e6:	dd40      	ble.n	800666a <_printf_float+0x1b2>
 80065e8:	f1aa 0a02 	sub.w	sl, sl, #2
 80065ec:	fa5f fa8a 	uxtb.w	sl, sl
 80065f0:	4652      	mov	r2, sl
 80065f2:	3901      	subs	r1, #1
 80065f4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80065f8:	910d      	str	r1, [sp, #52]	@ 0x34
 80065fa:	f7ff ff23 	bl	8006444 <__exponent>
 80065fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006600:	4681      	mov	r9, r0
 8006602:	1813      	adds	r3, r2, r0
 8006604:	2a01      	cmp	r2, #1
 8006606:	6123      	str	r3, [r4, #16]
 8006608:	dc02      	bgt.n	8006610 <_printf_float+0x158>
 800660a:	6822      	ldr	r2, [r4, #0]
 800660c:	07d2      	lsls	r2, r2, #31
 800660e:	d501      	bpl.n	8006614 <_printf_float+0x15c>
 8006610:	3301      	adds	r3, #1
 8006612:	6123      	str	r3, [r4, #16]
 8006614:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006618:	2b00      	cmp	r3, #0
 800661a:	d09e      	beq.n	800655a <_printf_float+0xa2>
 800661c:	232d      	movs	r3, #45	@ 0x2d
 800661e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006622:	e79a      	b.n	800655a <_printf_float+0xa2>
 8006624:	2947      	cmp	r1, #71	@ 0x47
 8006626:	d1bf      	bne.n	80065a8 <_printf_float+0xf0>
 8006628:	2b00      	cmp	r3, #0
 800662a:	d1bd      	bne.n	80065a8 <_printf_float+0xf0>
 800662c:	2301      	movs	r3, #1
 800662e:	e7ba      	b.n	80065a6 <_printf_float+0xee>
 8006630:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006634:	d9dc      	bls.n	80065f0 <_printf_float+0x138>
 8006636:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800663a:	d118      	bne.n	800666e <_printf_float+0x1b6>
 800663c:	2900      	cmp	r1, #0
 800663e:	6863      	ldr	r3, [r4, #4]
 8006640:	dd0b      	ble.n	800665a <_printf_float+0x1a2>
 8006642:	6121      	str	r1, [r4, #16]
 8006644:	b913      	cbnz	r3, 800664c <_printf_float+0x194>
 8006646:	6822      	ldr	r2, [r4, #0]
 8006648:	07d0      	lsls	r0, r2, #31
 800664a:	d502      	bpl.n	8006652 <_printf_float+0x19a>
 800664c:	3301      	adds	r3, #1
 800664e:	440b      	add	r3, r1
 8006650:	6123      	str	r3, [r4, #16]
 8006652:	f04f 0900 	mov.w	r9, #0
 8006656:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006658:	e7dc      	b.n	8006614 <_printf_float+0x15c>
 800665a:	b913      	cbnz	r3, 8006662 <_printf_float+0x1aa>
 800665c:	6822      	ldr	r2, [r4, #0]
 800665e:	07d2      	lsls	r2, r2, #31
 8006660:	d501      	bpl.n	8006666 <_printf_float+0x1ae>
 8006662:	3302      	adds	r3, #2
 8006664:	e7f4      	b.n	8006650 <_printf_float+0x198>
 8006666:	2301      	movs	r3, #1
 8006668:	e7f2      	b.n	8006650 <_printf_float+0x198>
 800666a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800666e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006670:	4299      	cmp	r1, r3
 8006672:	db05      	blt.n	8006680 <_printf_float+0x1c8>
 8006674:	6823      	ldr	r3, [r4, #0]
 8006676:	6121      	str	r1, [r4, #16]
 8006678:	07d8      	lsls	r0, r3, #31
 800667a:	d5ea      	bpl.n	8006652 <_printf_float+0x19a>
 800667c:	1c4b      	adds	r3, r1, #1
 800667e:	e7e7      	b.n	8006650 <_printf_float+0x198>
 8006680:	2900      	cmp	r1, #0
 8006682:	bfcc      	ite	gt
 8006684:	2201      	movgt	r2, #1
 8006686:	f1c1 0202 	rsble	r2, r1, #2
 800668a:	4413      	add	r3, r2
 800668c:	e7e0      	b.n	8006650 <_printf_float+0x198>
 800668e:	6823      	ldr	r3, [r4, #0]
 8006690:	055a      	lsls	r2, r3, #21
 8006692:	d407      	bmi.n	80066a4 <_printf_float+0x1ec>
 8006694:	6923      	ldr	r3, [r4, #16]
 8006696:	4642      	mov	r2, r8
 8006698:	4631      	mov	r1, r6
 800669a:	4628      	mov	r0, r5
 800669c:	47b8      	blx	r7
 800669e:	3001      	adds	r0, #1
 80066a0:	d12b      	bne.n	80066fa <_printf_float+0x242>
 80066a2:	e764      	b.n	800656e <_printf_float+0xb6>
 80066a4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80066a8:	f240 80dc 	bls.w	8006864 <_printf_float+0x3ac>
 80066ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80066b0:	2200      	movs	r2, #0
 80066b2:	2300      	movs	r3, #0
 80066b4:	f7fa f978 	bl	80009a8 <__aeabi_dcmpeq>
 80066b8:	2800      	cmp	r0, #0
 80066ba:	d033      	beq.n	8006724 <_printf_float+0x26c>
 80066bc:	2301      	movs	r3, #1
 80066be:	4631      	mov	r1, r6
 80066c0:	4628      	mov	r0, r5
 80066c2:	4a35      	ldr	r2, [pc, #212]	@ (8006798 <_printf_float+0x2e0>)
 80066c4:	47b8      	blx	r7
 80066c6:	3001      	adds	r0, #1
 80066c8:	f43f af51 	beq.w	800656e <_printf_float+0xb6>
 80066cc:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80066d0:	4543      	cmp	r3, r8
 80066d2:	db02      	blt.n	80066da <_printf_float+0x222>
 80066d4:	6823      	ldr	r3, [r4, #0]
 80066d6:	07d8      	lsls	r0, r3, #31
 80066d8:	d50f      	bpl.n	80066fa <_printf_float+0x242>
 80066da:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80066de:	4631      	mov	r1, r6
 80066e0:	4628      	mov	r0, r5
 80066e2:	47b8      	blx	r7
 80066e4:	3001      	adds	r0, #1
 80066e6:	f43f af42 	beq.w	800656e <_printf_float+0xb6>
 80066ea:	f04f 0900 	mov.w	r9, #0
 80066ee:	f108 38ff 	add.w	r8, r8, #4294967295
 80066f2:	f104 0a1a 	add.w	sl, r4, #26
 80066f6:	45c8      	cmp	r8, r9
 80066f8:	dc09      	bgt.n	800670e <_printf_float+0x256>
 80066fa:	6823      	ldr	r3, [r4, #0]
 80066fc:	079b      	lsls	r3, r3, #30
 80066fe:	f100 8102 	bmi.w	8006906 <_printf_float+0x44e>
 8006702:	68e0      	ldr	r0, [r4, #12]
 8006704:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006706:	4298      	cmp	r0, r3
 8006708:	bfb8      	it	lt
 800670a:	4618      	movlt	r0, r3
 800670c:	e731      	b.n	8006572 <_printf_float+0xba>
 800670e:	2301      	movs	r3, #1
 8006710:	4652      	mov	r2, sl
 8006712:	4631      	mov	r1, r6
 8006714:	4628      	mov	r0, r5
 8006716:	47b8      	blx	r7
 8006718:	3001      	adds	r0, #1
 800671a:	f43f af28 	beq.w	800656e <_printf_float+0xb6>
 800671e:	f109 0901 	add.w	r9, r9, #1
 8006722:	e7e8      	b.n	80066f6 <_printf_float+0x23e>
 8006724:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006726:	2b00      	cmp	r3, #0
 8006728:	dc38      	bgt.n	800679c <_printf_float+0x2e4>
 800672a:	2301      	movs	r3, #1
 800672c:	4631      	mov	r1, r6
 800672e:	4628      	mov	r0, r5
 8006730:	4a19      	ldr	r2, [pc, #100]	@ (8006798 <_printf_float+0x2e0>)
 8006732:	47b8      	blx	r7
 8006734:	3001      	adds	r0, #1
 8006736:	f43f af1a 	beq.w	800656e <_printf_float+0xb6>
 800673a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800673e:	ea59 0303 	orrs.w	r3, r9, r3
 8006742:	d102      	bne.n	800674a <_printf_float+0x292>
 8006744:	6823      	ldr	r3, [r4, #0]
 8006746:	07d9      	lsls	r1, r3, #31
 8006748:	d5d7      	bpl.n	80066fa <_printf_float+0x242>
 800674a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800674e:	4631      	mov	r1, r6
 8006750:	4628      	mov	r0, r5
 8006752:	47b8      	blx	r7
 8006754:	3001      	adds	r0, #1
 8006756:	f43f af0a 	beq.w	800656e <_printf_float+0xb6>
 800675a:	f04f 0a00 	mov.w	sl, #0
 800675e:	f104 0b1a 	add.w	fp, r4, #26
 8006762:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006764:	425b      	negs	r3, r3
 8006766:	4553      	cmp	r3, sl
 8006768:	dc01      	bgt.n	800676e <_printf_float+0x2b6>
 800676a:	464b      	mov	r3, r9
 800676c:	e793      	b.n	8006696 <_printf_float+0x1de>
 800676e:	2301      	movs	r3, #1
 8006770:	465a      	mov	r2, fp
 8006772:	4631      	mov	r1, r6
 8006774:	4628      	mov	r0, r5
 8006776:	47b8      	blx	r7
 8006778:	3001      	adds	r0, #1
 800677a:	f43f aef8 	beq.w	800656e <_printf_float+0xb6>
 800677e:	f10a 0a01 	add.w	sl, sl, #1
 8006782:	e7ee      	b.n	8006762 <_printf_float+0x2aa>
 8006784:	7fefffff 	.word	0x7fefffff
 8006788:	0800a10a 	.word	0x0800a10a
 800678c:	0800a106 	.word	0x0800a106
 8006790:	0800a112 	.word	0x0800a112
 8006794:	0800a10e 	.word	0x0800a10e
 8006798:	0800a116 	.word	0x0800a116
 800679c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800679e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80067a2:	4553      	cmp	r3, sl
 80067a4:	bfa8      	it	ge
 80067a6:	4653      	movge	r3, sl
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	4699      	mov	r9, r3
 80067ac:	dc36      	bgt.n	800681c <_printf_float+0x364>
 80067ae:	f04f 0b00 	mov.w	fp, #0
 80067b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80067b6:	f104 021a 	add.w	r2, r4, #26
 80067ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80067bc:	930a      	str	r3, [sp, #40]	@ 0x28
 80067be:	eba3 0309 	sub.w	r3, r3, r9
 80067c2:	455b      	cmp	r3, fp
 80067c4:	dc31      	bgt.n	800682a <_printf_float+0x372>
 80067c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80067c8:	459a      	cmp	sl, r3
 80067ca:	dc3a      	bgt.n	8006842 <_printf_float+0x38a>
 80067cc:	6823      	ldr	r3, [r4, #0]
 80067ce:	07da      	lsls	r2, r3, #31
 80067d0:	d437      	bmi.n	8006842 <_printf_float+0x38a>
 80067d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80067d4:	ebaa 0903 	sub.w	r9, sl, r3
 80067d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067da:	ebaa 0303 	sub.w	r3, sl, r3
 80067de:	4599      	cmp	r9, r3
 80067e0:	bfa8      	it	ge
 80067e2:	4699      	movge	r9, r3
 80067e4:	f1b9 0f00 	cmp.w	r9, #0
 80067e8:	dc33      	bgt.n	8006852 <_printf_float+0x39a>
 80067ea:	f04f 0800 	mov.w	r8, #0
 80067ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80067f2:	f104 0b1a 	add.w	fp, r4, #26
 80067f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80067f8:	ebaa 0303 	sub.w	r3, sl, r3
 80067fc:	eba3 0309 	sub.w	r3, r3, r9
 8006800:	4543      	cmp	r3, r8
 8006802:	f77f af7a 	ble.w	80066fa <_printf_float+0x242>
 8006806:	2301      	movs	r3, #1
 8006808:	465a      	mov	r2, fp
 800680a:	4631      	mov	r1, r6
 800680c:	4628      	mov	r0, r5
 800680e:	47b8      	blx	r7
 8006810:	3001      	adds	r0, #1
 8006812:	f43f aeac 	beq.w	800656e <_printf_float+0xb6>
 8006816:	f108 0801 	add.w	r8, r8, #1
 800681a:	e7ec      	b.n	80067f6 <_printf_float+0x33e>
 800681c:	4642      	mov	r2, r8
 800681e:	4631      	mov	r1, r6
 8006820:	4628      	mov	r0, r5
 8006822:	47b8      	blx	r7
 8006824:	3001      	adds	r0, #1
 8006826:	d1c2      	bne.n	80067ae <_printf_float+0x2f6>
 8006828:	e6a1      	b.n	800656e <_printf_float+0xb6>
 800682a:	2301      	movs	r3, #1
 800682c:	4631      	mov	r1, r6
 800682e:	4628      	mov	r0, r5
 8006830:	920a      	str	r2, [sp, #40]	@ 0x28
 8006832:	47b8      	blx	r7
 8006834:	3001      	adds	r0, #1
 8006836:	f43f ae9a 	beq.w	800656e <_printf_float+0xb6>
 800683a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800683c:	f10b 0b01 	add.w	fp, fp, #1
 8006840:	e7bb      	b.n	80067ba <_printf_float+0x302>
 8006842:	4631      	mov	r1, r6
 8006844:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006848:	4628      	mov	r0, r5
 800684a:	47b8      	blx	r7
 800684c:	3001      	adds	r0, #1
 800684e:	d1c0      	bne.n	80067d2 <_printf_float+0x31a>
 8006850:	e68d      	b.n	800656e <_printf_float+0xb6>
 8006852:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006854:	464b      	mov	r3, r9
 8006856:	4631      	mov	r1, r6
 8006858:	4628      	mov	r0, r5
 800685a:	4442      	add	r2, r8
 800685c:	47b8      	blx	r7
 800685e:	3001      	adds	r0, #1
 8006860:	d1c3      	bne.n	80067ea <_printf_float+0x332>
 8006862:	e684      	b.n	800656e <_printf_float+0xb6>
 8006864:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006868:	f1ba 0f01 	cmp.w	sl, #1
 800686c:	dc01      	bgt.n	8006872 <_printf_float+0x3ba>
 800686e:	07db      	lsls	r3, r3, #31
 8006870:	d536      	bpl.n	80068e0 <_printf_float+0x428>
 8006872:	2301      	movs	r3, #1
 8006874:	4642      	mov	r2, r8
 8006876:	4631      	mov	r1, r6
 8006878:	4628      	mov	r0, r5
 800687a:	47b8      	blx	r7
 800687c:	3001      	adds	r0, #1
 800687e:	f43f ae76 	beq.w	800656e <_printf_float+0xb6>
 8006882:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006886:	4631      	mov	r1, r6
 8006888:	4628      	mov	r0, r5
 800688a:	47b8      	blx	r7
 800688c:	3001      	adds	r0, #1
 800688e:	f43f ae6e 	beq.w	800656e <_printf_float+0xb6>
 8006892:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006896:	2200      	movs	r2, #0
 8006898:	2300      	movs	r3, #0
 800689a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800689e:	f7fa f883 	bl	80009a8 <__aeabi_dcmpeq>
 80068a2:	b9c0      	cbnz	r0, 80068d6 <_printf_float+0x41e>
 80068a4:	4653      	mov	r3, sl
 80068a6:	f108 0201 	add.w	r2, r8, #1
 80068aa:	4631      	mov	r1, r6
 80068ac:	4628      	mov	r0, r5
 80068ae:	47b8      	blx	r7
 80068b0:	3001      	adds	r0, #1
 80068b2:	d10c      	bne.n	80068ce <_printf_float+0x416>
 80068b4:	e65b      	b.n	800656e <_printf_float+0xb6>
 80068b6:	2301      	movs	r3, #1
 80068b8:	465a      	mov	r2, fp
 80068ba:	4631      	mov	r1, r6
 80068bc:	4628      	mov	r0, r5
 80068be:	47b8      	blx	r7
 80068c0:	3001      	adds	r0, #1
 80068c2:	f43f ae54 	beq.w	800656e <_printf_float+0xb6>
 80068c6:	f108 0801 	add.w	r8, r8, #1
 80068ca:	45d0      	cmp	r8, sl
 80068cc:	dbf3      	blt.n	80068b6 <_printf_float+0x3fe>
 80068ce:	464b      	mov	r3, r9
 80068d0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80068d4:	e6e0      	b.n	8006698 <_printf_float+0x1e0>
 80068d6:	f04f 0800 	mov.w	r8, #0
 80068da:	f104 0b1a 	add.w	fp, r4, #26
 80068de:	e7f4      	b.n	80068ca <_printf_float+0x412>
 80068e0:	2301      	movs	r3, #1
 80068e2:	4642      	mov	r2, r8
 80068e4:	e7e1      	b.n	80068aa <_printf_float+0x3f2>
 80068e6:	2301      	movs	r3, #1
 80068e8:	464a      	mov	r2, r9
 80068ea:	4631      	mov	r1, r6
 80068ec:	4628      	mov	r0, r5
 80068ee:	47b8      	blx	r7
 80068f0:	3001      	adds	r0, #1
 80068f2:	f43f ae3c 	beq.w	800656e <_printf_float+0xb6>
 80068f6:	f108 0801 	add.w	r8, r8, #1
 80068fa:	68e3      	ldr	r3, [r4, #12]
 80068fc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80068fe:	1a5b      	subs	r3, r3, r1
 8006900:	4543      	cmp	r3, r8
 8006902:	dcf0      	bgt.n	80068e6 <_printf_float+0x42e>
 8006904:	e6fd      	b.n	8006702 <_printf_float+0x24a>
 8006906:	f04f 0800 	mov.w	r8, #0
 800690a:	f104 0919 	add.w	r9, r4, #25
 800690e:	e7f4      	b.n	80068fa <_printf_float+0x442>

08006910 <_printf_common>:
 8006910:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006914:	4616      	mov	r6, r2
 8006916:	4698      	mov	r8, r3
 8006918:	688a      	ldr	r2, [r1, #8]
 800691a:	690b      	ldr	r3, [r1, #16]
 800691c:	4607      	mov	r7, r0
 800691e:	4293      	cmp	r3, r2
 8006920:	bfb8      	it	lt
 8006922:	4613      	movlt	r3, r2
 8006924:	6033      	str	r3, [r6, #0]
 8006926:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800692a:	460c      	mov	r4, r1
 800692c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006930:	b10a      	cbz	r2, 8006936 <_printf_common+0x26>
 8006932:	3301      	adds	r3, #1
 8006934:	6033      	str	r3, [r6, #0]
 8006936:	6823      	ldr	r3, [r4, #0]
 8006938:	0699      	lsls	r1, r3, #26
 800693a:	bf42      	ittt	mi
 800693c:	6833      	ldrmi	r3, [r6, #0]
 800693e:	3302      	addmi	r3, #2
 8006940:	6033      	strmi	r3, [r6, #0]
 8006942:	6825      	ldr	r5, [r4, #0]
 8006944:	f015 0506 	ands.w	r5, r5, #6
 8006948:	d106      	bne.n	8006958 <_printf_common+0x48>
 800694a:	f104 0a19 	add.w	sl, r4, #25
 800694e:	68e3      	ldr	r3, [r4, #12]
 8006950:	6832      	ldr	r2, [r6, #0]
 8006952:	1a9b      	subs	r3, r3, r2
 8006954:	42ab      	cmp	r3, r5
 8006956:	dc2b      	bgt.n	80069b0 <_printf_common+0xa0>
 8006958:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800695c:	6822      	ldr	r2, [r4, #0]
 800695e:	3b00      	subs	r3, #0
 8006960:	bf18      	it	ne
 8006962:	2301      	movne	r3, #1
 8006964:	0692      	lsls	r2, r2, #26
 8006966:	d430      	bmi.n	80069ca <_printf_common+0xba>
 8006968:	4641      	mov	r1, r8
 800696a:	4638      	mov	r0, r7
 800696c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006970:	47c8      	blx	r9
 8006972:	3001      	adds	r0, #1
 8006974:	d023      	beq.n	80069be <_printf_common+0xae>
 8006976:	6823      	ldr	r3, [r4, #0]
 8006978:	6922      	ldr	r2, [r4, #16]
 800697a:	f003 0306 	and.w	r3, r3, #6
 800697e:	2b04      	cmp	r3, #4
 8006980:	bf14      	ite	ne
 8006982:	2500      	movne	r5, #0
 8006984:	6833      	ldreq	r3, [r6, #0]
 8006986:	f04f 0600 	mov.w	r6, #0
 800698a:	bf08      	it	eq
 800698c:	68e5      	ldreq	r5, [r4, #12]
 800698e:	f104 041a 	add.w	r4, r4, #26
 8006992:	bf08      	it	eq
 8006994:	1aed      	subeq	r5, r5, r3
 8006996:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800699a:	bf08      	it	eq
 800699c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069a0:	4293      	cmp	r3, r2
 80069a2:	bfc4      	itt	gt
 80069a4:	1a9b      	subgt	r3, r3, r2
 80069a6:	18ed      	addgt	r5, r5, r3
 80069a8:	42b5      	cmp	r5, r6
 80069aa:	d11a      	bne.n	80069e2 <_printf_common+0xd2>
 80069ac:	2000      	movs	r0, #0
 80069ae:	e008      	b.n	80069c2 <_printf_common+0xb2>
 80069b0:	2301      	movs	r3, #1
 80069b2:	4652      	mov	r2, sl
 80069b4:	4641      	mov	r1, r8
 80069b6:	4638      	mov	r0, r7
 80069b8:	47c8      	blx	r9
 80069ba:	3001      	adds	r0, #1
 80069bc:	d103      	bne.n	80069c6 <_printf_common+0xb6>
 80069be:	f04f 30ff 	mov.w	r0, #4294967295
 80069c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069c6:	3501      	adds	r5, #1
 80069c8:	e7c1      	b.n	800694e <_printf_common+0x3e>
 80069ca:	2030      	movs	r0, #48	@ 0x30
 80069cc:	18e1      	adds	r1, r4, r3
 80069ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80069d2:	1c5a      	adds	r2, r3, #1
 80069d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80069d8:	4422      	add	r2, r4
 80069da:	3302      	adds	r3, #2
 80069dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80069e0:	e7c2      	b.n	8006968 <_printf_common+0x58>
 80069e2:	2301      	movs	r3, #1
 80069e4:	4622      	mov	r2, r4
 80069e6:	4641      	mov	r1, r8
 80069e8:	4638      	mov	r0, r7
 80069ea:	47c8      	blx	r9
 80069ec:	3001      	adds	r0, #1
 80069ee:	d0e6      	beq.n	80069be <_printf_common+0xae>
 80069f0:	3601      	adds	r6, #1
 80069f2:	e7d9      	b.n	80069a8 <_printf_common+0x98>

080069f4 <_printf_i>:
 80069f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80069f8:	7e0f      	ldrb	r7, [r1, #24]
 80069fa:	4691      	mov	r9, r2
 80069fc:	2f78      	cmp	r7, #120	@ 0x78
 80069fe:	4680      	mov	r8, r0
 8006a00:	460c      	mov	r4, r1
 8006a02:	469a      	mov	sl, r3
 8006a04:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006a06:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006a0a:	d807      	bhi.n	8006a1c <_printf_i+0x28>
 8006a0c:	2f62      	cmp	r7, #98	@ 0x62
 8006a0e:	d80a      	bhi.n	8006a26 <_printf_i+0x32>
 8006a10:	2f00      	cmp	r7, #0
 8006a12:	f000 80d1 	beq.w	8006bb8 <_printf_i+0x1c4>
 8006a16:	2f58      	cmp	r7, #88	@ 0x58
 8006a18:	f000 80b8 	beq.w	8006b8c <_printf_i+0x198>
 8006a1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a20:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006a24:	e03a      	b.n	8006a9c <_printf_i+0xa8>
 8006a26:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006a2a:	2b15      	cmp	r3, #21
 8006a2c:	d8f6      	bhi.n	8006a1c <_printf_i+0x28>
 8006a2e:	a101      	add	r1, pc, #4	@ (adr r1, 8006a34 <_printf_i+0x40>)
 8006a30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a34:	08006a8d 	.word	0x08006a8d
 8006a38:	08006aa1 	.word	0x08006aa1
 8006a3c:	08006a1d 	.word	0x08006a1d
 8006a40:	08006a1d 	.word	0x08006a1d
 8006a44:	08006a1d 	.word	0x08006a1d
 8006a48:	08006a1d 	.word	0x08006a1d
 8006a4c:	08006aa1 	.word	0x08006aa1
 8006a50:	08006a1d 	.word	0x08006a1d
 8006a54:	08006a1d 	.word	0x08006a1d
 8006a58:	08006a1d 	.word	0x08006a1d
 8006a5c:	08006a1d 	.word	0x08006a1d
 8006a60:	08006b9f 	.word	0x08006b9f
 8006a64:	08006acb 	.word	0x08006acb
 8006a68:	08006b59 	.word	0x08006b59
 8006a6c:	08006a1d 	.word	0x08006a1d
 8006a70:	08006a1d 	.word	0x08006a1d
 8006a74:	08006bc1 	.word	0x08006bc1
 8006a78:	08006a1d 	.word	0x08006a1d
 8006a7c:	08006acb 	.word	0x08006acb
 8006a80:	08006a1d 	.word	0x08006a1d
 8006a84:	08006a1d 	.word	0x08006a1d
 8006a88:	08006b61 	.word	0x08006b61
 8006a8c:	6833      	ldr	r3, [r6, #0]
 8006a8e:	1d1a      	adds	r2, r3, #4
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	6032      	str	r2, [r6, #0]
 8006a94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a98:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e09c      	b.n	8006bda <_printf_i+0x1e6>
 8006aa0:	6833      	ldr	r3, [r6, #0]
 8006aa2:	6820      	ldr	r0, [r4, #0]
 8006aa4:	1d19      	adds	r1, r3, #4
 8006aa6:	6031      	str	r1, [r6, #0]
 8006aa8:	0606      	lsls	r6, r0, #24
 8006aaa:	d501      	bpl.n	8006ab0 <_printf_i+0xbc>
 8006aac:	681d      	ldr	r5, [r3, #0]
 8006aae:	e003      	b.n	8006ab8 <_printf_i+0xc4>
 8006ab0:	0645      	lsls	r5, r0, #25
 8006ab2:	d5fb      	bpl.n	8006aac <_printf_i+0xb8>
 8006ab4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006ab8:	2d00      	cmp	r5, #0
 8006aba:	da03      	bge.n	8006ac4 <_printf_i+0xd0>
 8006abc:	232d      	movs	r3, #45	@ 0x2d
 8006abe:	426d      	negs	r5, r5
 8006ac0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ac4:	230a      	movs	r3, #10
 8006ac6:	4858      	ldr	r0, [pc, #352]	@ (8006c28 <_printf_i+0x234>)
 8006ac8:	e011      	b.n	8006aee <_printf_i+0xfa>
 8006aca:	6821      	ldr	r1, [r4, #0]
 8006acc:	6833      	ldr	r3, [r6, #0]
 8006ace:	0608      	lsls	r0, r1, #24
 8006ad0:	f853 5b04 	ldr.w	r5, [r3], #4
 8006ad4:	d402      	bmi.n	8006adc <_printf_i+0xe8>
 8006ad6:	0649      	lsls	r1, r1, #25
 8006ad8:	bf48      	it	mi
 8006ada:	b2ad      	uxthmi	r5, r5
 8006adc:	2f6f      	cmp	r7, #111	@ 0x6f
 8006ade:	6033      	str	r3, [r6, #0]
 8006ae0:	bf14      	ite	ne
 8006ae2:	230a      	movne	r3, #10
 8006ae4:	2308      	moveq	r3, #8
 8006ae6:	4850      	ldr	r0, [pc, #320]	@ (8006c28 <_printf_i+0x234>)
 8006ae8:	2100      	movs	r1, #0
 8006aea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006aee:	6866      	ldr	r6, [r4, #4]
 8006af0:	2e00      	cmp	r6, #0
 8006af2:	60a6      	str	r6, [r4, #8]
 8006af4:	db05      	blt.n	8006b02 <_printf_i+0x10e>
 8006af6:	6821      	ldr	r1, [r4, #0]
 8006af8:	432e      	orrs	r6, r5
 8006afa:	f021 0104 	bic.w	r1, r1, #4
 8006afe:	6021      	str	r1, [r4, #0]
 8006b00:	d04b      	beq.n	8006b9a <_printf_i+0x1a6>
 8006b02:	4616      	mov	r6, r2
 8006b04:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b08:	fb03 5711 	mls	r7, r3, r1, r5
 8006b0c:	5dc7      	ldrb	r7, [r0, r7]
 8006b0e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b12:	462f      	mov	r7, r5
 8006b14:	42bb      	cmp	r3, r7
 8006b16:	460d      	mov	r5, r1
 8006b18:	d9f4      	bls.n	8006b04 <_printf_i+0x110>
 8006b1a:	2b08      	cmp	r3, #8
 8006b1c:	d10b      	bne.n	8006b36 <_printf_i+0x142>
 8006b1e:	6823      	ldr	r3, [r4, #0]
 8006b20:	07df      	lsls	r7, r3, #31
 8006b22:	d508      	bpl.n	8006b36 <_printf_i+0x142>
 8006b24:	6923      	ldr	r3, [r4, #16]
 8006b26:	6861      	ldr	r1, [r4, #4]
 8006b28:	4299      	cmp	r1, r3
 8006b2a:	bfde      	ittt	le
 8006b2c:	2330      	movle	r3, #48	@ 0x30
 8006b2e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006b32:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006b36:	1b92      	subs	r2, r2, r6
 8006b38:	6122      	str	r2, [r4, #16]
 8006b3a:	464b      	mov	r3, r9
 8006b3c:	4621      	mov	r1, r4
 8006b3e:	4640      	mov	r0, r8
 8006b40:	f8cd a000 	str.w	sl, [sp]
 8006b44:	aa03      	add	r2, sp, #12
 8006b46:	f7ff fee3 	bl	8006910 <_printf_common>
 8006b4a:	3001      	adds	r0, #1
 8006b4c:	d14a      	bne.n	8006be4 <_printf_i+0x1f0>
 8006b4e:	f04f 30ff 	mov.w	r0, #4294967295
 8006b52:	b004      	add	sp, #16
 8006b54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b58:	6823      	ldr	r3, [r4, #0]
 8006b5a:	f043 0320 	orr.w	r3, r3, #32
 8006b5e:	6023      	str	r3, [r4, #0]
 8006b60:	2778      	movs	r7, #120	@ 0x78
 8006b62:	4832      	ldr	r0, [pc, #200]	@ (8006c2c <_printf_i+0x238>)
 8006b64:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006b68:	6823      	ldr	r3, [r4, #0]
 8006b6a:	6831      	ldr	r1, [r6, #0]
 8006b6c:	061f      	lsls	r7, r3, #24
 8006b6e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006b72:	d402      	bmi.n	8006b7a <_printf_i+0x186>
 8006b74:	065f      	lsls	r7, r3, #25
 8006b76:	bf48      	it	mi
 8006b78:	b2ad      	uxthmi	r5, r5
 8006b7a:	6031      	str	r1, [r6, #0]
 8006b7c:	07d9      	lsls	r1, r3, #31
 8006b7e:	bf44      	itt	mi
 8006b80:	f043 0320 	orrmi.w	r3, r3, #32
 8006b84:	6023      	strmi	r3, [r4, #0]
 8006b86:	b11d      	cbz	r5, 8006b90 <_printf_i+0x19c>
 8006b88:	2310      	movs	r3, #16
 8006b8a:	e7ad      	b.n	8006ae8 <_printf_i+0xf4>
 8006b8c:	4826      	ldr	r0, [pc, #152]	@ (8006c28 <_printf_i+0x234>)
 8006b8e:	e7e9      	b.n	8006b64 <_printf_i+0x170>
 8006b90:	6823      	ldr	r3, [r4, #0]
 8006b92:	f023 0320 	bic.w	r3, r3, #32
 8006b96:	6023      	str	r3, [r4, #0]
 8006b98:	e7f6      	b.n	8006b88 <_printf_i+0x194>
 8006b9a:	4616      	mov	r6, r2
 8006b9c:	e7bd      	b.n	8006b1a <_printf_i+0x126>
 8006b9e:	6833      	ldr	r3, [r6, #0]
 8006ba0:	6825      	ldr	r5, [r4, #0]
 8006ba2:	1d18      	adds	r0, r3, #4
 8006ba4:	6961      	ldr	r1, [r4, #20]
 8006ba6:	6030      	str	r0, [r6, #0]
 8006ba8:	062e      	lsls	r6, r5, #24
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	d501      	bpl.n	8006bb2 <_printf_i+0x1be>
 8006bae:	6019      	str	r1, [r3, #0]
 8006bb0:	e002      	b.n	8006bb8 <_printf_i+0x1c4>
 8006bb2:	0668      	lsls	r0, r5, #25
 8006bb4:	d5fb      	bpl.n	8006bae <_printf_i+0x1ba>
 8006bb6:	8019      	strh	r1, [r3, #0]
 8006bb8:	2300      	movs	r3, #0
 8006bba:	4616      	mov	r6, r2
 8006bbc:	6123      	str	r3, [r4, #16]
 8006bbe:	e7bc      	b.n	8006b3a <_printf_i+0x146>
 8006bc0:	6833      	ldr	r3, [r6, #0]
 8006bc2:	2100      	movs	r1, #0
 8006bc4:	1d1a      	adds	r2, r3, #4
 8006bc6:	6032      	str	r2, [r6, #0]
 8006bc8:	681e      	ldr	r6, [r3, #0]
 8006bca:	6862      	ldr	r2, [r4, #4]
 8006bcc:	4630      	mov	r0, r6
 8006bce:	f000 f9d6 	bl	8006f7e <memchr>
 8006bd2:	b108      	cbz	r0, 8006bd8 <_printf_i+0x1e4>
 8006bd4:	1b80      	subs	r0, r0, r6
 8006bd6:	6060      	str	r0, [r4, #4]
 8006bd8:	6863      	ldr	r3, [r4, #4]
 8006bda:	6123      	str	r3, [r4, #16]
 8006bdc:	2300      	movs	r3, #0
 8006bde:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006be2:	e7aa      	b.n	8006b3a <_printf_i+0x146>
 8006be4:	4632      	mov	r2, r6
 8006be6:	4649      	mov	r1, r9
 8006be8:	4640      	mov	r0, r8
 8006bea:	6923      	ldr	r3, [r4, #16]
 8006bec:	47d0      	blx	sl
 8006bee:	3001      	adds	r0, #1
 8006bf0:	d0ad      	beq.n	8006b4e <_printf_i+0x15a>
 8006bf2:	6823      	ldr	r3, [r4, #0]
 8006bf4:	079b      	lsls	r3, r3, #30
 8006bf6:	d413      	bmi.n	8006c20 <_printf_i+0x22c>
 8006bf8:	68e0      	ldr	r0, [r4, #12]
 8006bfa:	9b03      	ldr	r3, [sp, #12]
 8006bfc:	4298      	cmp	r0, r3
 8006bfe:	bfb8      	it	lt
 8006c00:	4618      	movlt	r0, r3
 8006c02:	e7a6      	b.n	8006b52 <_printf_i+0x15e>
 8006c04:	2301      	movs	r3, #1
 8006c06:	4632      	mov	r2, r6
 8006c08:	4649      	mov	r1, r9
 8006c0a:	4640      	mov	r0, r8
 8006c0c:	47d0      	blx	sl
 8006c0e:	3001      	adds	r0, #1
 8006c10:	d09d      	beq.n	8006b4e <_printf_i+0x15a>
 8006c12:	3501      	adds	r5, #1
 8006c14:	68e3      	ldr	r3, [r4, #12]
 8006c16:	9903      	ldr	r1, [sp, #12]
 8006c18:	1a5b      	subs	r3, r3, r1
 8006c1a:	42ab      	cmp	r3, r5
 8006c1c:	dcf2      	bgt.n	8006c04 <_printf_i+0x210>
 8006c1e:	e7eb      	b.n	8006bf8 <_printf_i+0x204>
 8006c20:	2500      	movs	r5, #0
 8006c22:	f104 0619 	add.w	r6, r4, #25
 8006c26:	e7f5      	b.n	8006c14 <_printf_i+0x220>
 8006c28:	0800a118 	.word	0x0800a118
 8006c2c:	0800a129 	.word	0x0800a129

08006c30 <std>:
 8006c30:	2300      	movs	r3, #0
 8006c32:	b510      	push	{r4, lr}
 8006c34:	4604      	mov	r4, r0
 8006c36:	e9c0 3300 	strd	r3, r3, [r0]
 8006c3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c3e:	6083      	str	r3, [r0, #8]
 8006c40:	8181      	strh	r1, [r0, #12]
 8006c42:	6643      	str	r3, [r0, #100]	@ 0x64
 8006c44:	81c2      	strh	r2, [r0, #14]
 8006c46:	6183      	str	r3, [r0, #24]
 8006c48:	4619      	mov	r1, r3
 8006c4a:	2208      	movs	r2, #8
 8006c4c:	305c      	adds	r0, #92	@ 0x5c
 8006c4e:	f000 f916 	bl	8006e7e <memset>
 8006c52:	4b0d      	ldr	r3, [pc, #52]	@ (8006c88 <std+0x58>)
 8006c54:	6224      	str	r4, [r4, #32]
 8006c56:	6263      	str	r3, [r4, #36]	@ 0x24
 8006c58:	4b0c      	ldr	r3, [pc, #48]	@ (8006c8c <std+0x5c>)
 8006c5a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8006c90 <std+0x60>)
 8006c5e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006c60:	4b0c      	ldr	r3, [pc, #48]	@ (8006c94 <std+0x64>)
 8006c62:	6323      	str	r3, [r4, #48]	@ 0x30
 8006c64:	4b0c      	ldr	r3, [pc, #48]	@ (8006c98 <std+0x68>)
 8006c66:	429c      	cmp	r4, r3
 8006c68:	d006      	beq.n	8006c78 <std+0x48>
 8006c6a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006c6e:	4294      	cmp	r4, r2
 8006c70:	d002      	beq.n	8006c78 <std+0x48>
 8006c72:	33d0      	adds	r3, #208	@ 0xd0
 8006c74:	429c      	cmp	r4, r3
 8006c76:	d105      	bne.n	8006c84 <std+0x54>
 8006c78:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006c7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c80:	f000 b97a 	b.w	8006f78 <__retarget_lock_init_recursive>
 8006c84:	bd10      	pop	{r4, pc}
 8006c86:	bf00      	nop
 8006c88:	08006df9 	.word	0x08006df9
 8006c8c:	08006e1b 	.word	0x08006e1b
 8006c90:	08006e53 	.word	0x08006e53
 8006c94:	08006e77 	.word	0x08006e77
 8006c98:	200003e8 	.word	0x200003e8

08006c9c <stdio_exit_handler>:
 8006c9c:	4a02      	ldr	r2, [pc, #8]	@ (8006ca8 <stdio_exit_handler+0xc>)
 8006c9e:	4903      	ldr	r1, [pc, #12]	@ (8006cac <stdio_exit_handler+0x10>)
 8006ca0:	4803      	ldr	r0, [pc, #12]	@ (8006cb0 <stdio_exit_handler+0x14>)
 8006ca2:	f000 b869 	b.w	8006d78 <_fwalk_sglue>
 8006ca6:	bf00      	nop
 8006ca8:	2000000c 	.word	0x2000000c
 8006cac:	080088f9 	.word	0x080088f9
 8006cb0:	2000001c 	.word	0x2000001c

08006cb4 <cleanup_stdio>:
 8006cb4:	6841      	ldr	r1, [r0, #4]
 8006cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8006ce8 <cleanup_stdio+0x34>)
 8006cb8:	b510      	push	{r4, lr}
 8006cba:	4299      	cmp	r1, r3
 8006cbc:	4604      	mov	r4, r0
 8006cbe:	d001      	beq.n	8006cc4 <cleanup_stdio+0x10>
 8006cc0:	f001 fe1a 	bl	80088f8 <_fflush_r>
 8006cc4:	68a1      	ldr	r1, [r4, #8]
 8006cc6:	4b09      	ldr	r3, [pc, #36]	@ (8006cec <cleanup_stdio+0x38>)
 8006cc8:	4299      	cmp	r1, r3
 8006cca:	d002      	beq.n	8006cd2 <cleanup_stdio+0x1e>
 8006ccc:	4620      	mov	r0, r4
 8006cce:	f001 fe13 	bl	80088f8 <_fflush_r>
 8006cd2:	68e1      	ldr	r1, [r4, #12]
 8006cd4:	4b06      	ldr	r3, [pc, #24]	@ (8006cf0 <cleanup_stdio+0x3c>)
 8006cd6:	4299      	cmp	r1, r3
 8006cd8:	d004      	beq.n	8006ce4 <cleanup_stdio+0x30>
 8006cda:	4620      	mov	r0, r4
 8006cdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ce0:	f001 be0a 	b.w	80088f8 <_fflush_r>
 8006ce4:	bd10      	pop	{r4, pc}
 8006ce6:	bf00      	nop
 8006ce8:	200003e8 	.word	0x200003e8
 8006cec:	20000450 	.word	0x20000450
 8006cf0:	200004b8 	.word	0x200004b8

08006cf4 <global_stdio_init.part.0>:
 8006cf4:	b510      	push	{r4, lr}
 8006cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8006d24 <global_stdio_init.part.0+0x30>)
 8006cf8:	4c0b      	ldr	r4, [pc, #44]	@ (8006d28 <global_stdio_init.part.0+0x34>)
 8006cfa:	4a0c      	ldr	r2, [pc, #48]	@ (8006d2c <global_stdio_init.part.0+0x38>)
 8006cfc:	4620      	mov	r0, r4
 8006cfe:	601a      	str	r2, [r3, #0]
 8006d00:	2104      	movs	r1, #4
 8006d02:	2200      	movs	r2, #0
 8006d04:	f7ff ff94 	bl	8006c30 <std>
 8006d08:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006d0c:	2201      	movs	r2, #1
 8006d0e:	2109      	movs	r1, #9
 8006d10:	f7ff ff8e 	bl	8006c30 <std>
 8006d14:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006d18:	2202      	movs	r2, #2
 8006d1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d1e:	2112      	movs	r1, #18
 8006d20:	f7ff bf86 	b.w	8006c30 <std>
 8006d24:	20000520 	.word	0x20000520
 8006d28:	200003e8 	.word	0x200003e8
 8006d2c:	08006c9d 	.word	0x08006c9d

08006d30 <__sfp_lock_acquire>:
 8006d30:	4801      	ldr	r0, [pc, #4]	@ (8006d38 <__sfp_lock_acquire+0x8>)
 8006d32:	f000 b922 	b.w	8006f7a <__retarget_lock_acquire_recursive>
 8006d36:	bf00      	nop
 8006d38:	20000529 	.word	0x20000529

08006d3c <__sfp_lock_release>:
 8006d3c:	4801      	ldr	r0, [pc, #4]	@ (8006d44 <__sfp_lock_release+0x8>)
 8006d3e:	f000 b91d 	b.w	8006f7c <__retarget_lock_release_recursive>
 8006d42:	bf00      	nop
 8006d44:	20000529 	.word	0x20000529

08006d48 <__sinit>:
 8006d48:	b510      	push	{r4, lr}
 8006d4a:	4604      	mov	r4, r0
 8006d4c:	f7ff fff0 	bl	8006d30 <__sfp_lock_acquire>
 8006d50:	6a23      	ldr	r3, [r4, #32]
 8006d52:	b11b      	cbz	r3, 8006d5c <__sinit+0x14>
 8006d54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d58:	f7ff bff0 	b.w	8006d3c <__sfp_lock_release>
 8006d5c:	4b04      	ldr	r3, [pc, #16]	@ (8006d70 <__sinit+0x28>)
 8006d5e:	6223      	str	r3, [r4, #32]
 8006d60:	4b04      	ldr	r3, [pc, #16]	@ (8006d74 <__sinit+0x2c>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d1f5      	bne.n	8006d54 <__sinit+0xc>
 8006d68:	f7ff ffc4 	bl	8006cf4 <global_stdio_init.part.0>
 8006d6c:	e7f2      	b.n	8006d54 <__sinit+0xc>
 8006d6e:	bf00      	nop
 8006d70:	08006cb5 	.word	0x08006cb5
 8006d74:	20000520 	.word	0x20000520

08006d78 <_fwalk_sglue>:
 8006d78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d7c:	4607      	mov	r7, r0
 8006d7e:	4688      	mov	r8, r1
 8006d80:	4614      	mov	r4, r2
 8006d82:	2600      	movs	r6, #0
 8006d84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d88:	f1b9 0901 	subs.w	r9, r9, #1
 8006d8c:	d505      	bpl.n	8006d9a <_fwalk_sglue+0x22>
 8006d8e:	6824      	ldr	r4, [r4, #0]
 8006d90:	2c00      	cmp	r4, #0
 8006d92:	d1f7      	bne.n	8006d84 <_fwalk_sglue+0xc>
 8006d94:	4630      	mov	r0, r6
 8006d96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d9a:	89ab      	ldrh	r3, [r5, #12]
 8006d9c:	2b01      	cmp	r3, #1
 8006d9e:	d907      	bls.n	8006db0 <_fwalk_sglue+0x38>
 8006da0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006da4:	3301      	adds	r3, #1
 8006da6:	d003      	beq.n	8006db0 <_fwalk_sglue+0x38>
 8006da8:	4629      	mov	r1, r5
 8006daa:	4638      	mov	r0, r7
 8006dac:	47c0      	blx	r8
 8006dae:	4306      	orrs	r6, r0
 8006db0:	3568      	adds	r5, #104	@ 0x68
 8006db2:	e7e9      	b.n	8006d88 <_fwalk_sglue+0x10>

08006db4 <siprintf>:
 8006db4:	b40e      	push	{r1, r2, r3}
 8006db6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006dba:	b510      	push	{r4, lr}
 8006dbc:	2400      	movs	r4, #0
 8006dbe:	b09d      	sub	sp, #116	@ 0x74
 8006dc0:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006dc2:	9002      	str	r0, [sp, #8]
 8006dc4:	9006      	str	r0, [sp, #24]
 8006dc6:	9107      	str	r1, [sp, #28]
 8006dc8:	9104      	str	r1, [sp, #16]
 8006dca:	4809      	ldr	r0, [pc, #36]	@ (8006df0 <siprintf+0x3c>)
 8006dcc:	4909      	ldr	r1, [pc, #36]	@ (8006df4 <siprintf+0x40>)
 8006dce:	f853 2b04 	ldr.w	r2, [r3], #4
 8006dd2:	9105      	str	r1, [sp, #20]
 8006dd4:	6800      	ldr	r0, [r0, #0]
 8006dd6:	a902      	add	r1, sp, #8
 8006dd8:	9301      	str	r3, [sp, #4]
 8006dda:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006ddc:	f001 fc10 	bl	8008600 <_svfiprintf_r>
 8006de0:	9b02      	ldr	r3, [sp, #8]
 8006de2:	701c      	strb	r4, [r3, #0]
 8006de4:	b01d      	add	sp, #116	@ 0x74
 8006de6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006dea:	b003      	add	sp, #12
 8006dec:	4770      	bx	lr
 8006dee:	bf00      	nop
 8006df0:	20000018 	.word	0x20000018
 8006df4:	ffff0208 	.word	0xffff0208

08006df8 <__sread>:
 8006df8:	b510      	push	{r4, lr}
 8006dfa:	460c      	mov	r4, r1
 8006dfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e00:	f000 f86c 	bl	8006edc <_read_r>
 8006e04:	2800      	cmp	r0, #0
 8006e06:	bfab      	itete	ge
 8006e08:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006e0a:	89a3      	ldrhlt	r3, [r4, #12]
 8006e0c:	181b      	addge	r3, r3, r0
 8006e0e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006e12:	bfac      	ite	ge
 8006e14:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006e16:	81a3      	strhlt	r3, [r4, #12]
 8006e18:	bd10      	pop	{r4, pc}

08006e1a <__swrite>:
 8006e1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e1e:	461f      	mov	r7, r3
 8006e20:	898b      	ldrh	r3, [r1, #12]
 8006e22:	4605      	mov	r5, r0
 8006e24:	05db      	lsls	r3, r3, #23
 8006e26:	460c      	mov	r4, r1
 8006e28:	4616      	mov	r6, r2
 8006e2a:	d505      	bpl.n	8006e38 <__swrite+0x1e>
 8006e2c:	2302      	movs	r3, #2
 8006e2e:	2200      	movs	r2, #0
 8006e30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e34:	f000 f840 	bl	8006eb8 <_lseek_r>
 8006e38:	89a3      	ldrh	r3, [r4, #12]
 8006e3a:	4632      	mov	r2, r6
 8006e3c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006e40:	81a3      	strh	r3, [r4, #12]
 8006e42:	4628      	mov	r0, r5
 8006e44:	463b      	mov	r3, r7
 8006e46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e4e:	f000 b857 	b.w	8006f00 <_write_r>

08006e52 <__sseek>:
 8006e52:	b510      	push	{r4, lr}
 8006e54:	460c      	mov	r4, r1
 8006e56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e5a:	f000 f82d 	bl	8006eb8 <_lseek_r>
 8006e5e:	1c43      	adds	r3, r0, #1
 8006e60:	89a3      	ldrh	r3, [r4, #12]
 8006e62:	bf15      	itete	ne
 8006e64:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006e66:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006e6a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006e6e:	81a3      	strheq	r3, [r4, #12]
 8006e70:	bf18      	it	ne
 8006e72:	81a3      	strhne	r3, [r4, #12]
 8006e74:	bd10      	pop	{r4, pc}

08006e76 <__sclose>:
 8006e76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e7a:	f000 b80d 	b.w	8006e98 <_close_r>

08006e7e <memset>:
 8006e7e:	4603      	mov	r3, r0
 8006e80:	4402      	add	r2, r0
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d100      	bne.n	8006e88 <memset+0xa>
 8006e86:	4770      	bx	lr
 8006e88:	f803 1b01 	strb.w	r1, [r3], #1
 8006e8c:	e7f9      	b.n	8006e82 <memset+0x4>
	...

08006e90 <_localeconv_r>:
 8006e90:	4800      	ldr	r0, [pc, #0]	@ (8006e94 <_localeconv_r+0x4>)
 8006e92:	4770      	bx	lr
 8006e94:	20000158 	.word	0x20000158

08006e98 <_close_r>:
 8006e98:	b538      	push	{r3, r4, r5, lr}
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	4d05      	ldr	r5, [pc, #20]	@ (8006eb4 <_close_r+0x1c>)
 8006e9e:	4604      	mov	r4, r0
 8006ea0:	4608      	mov	r0, r1
 8006ea2:	602b      	str	r3, [r5, #0]
 8006ea4:	f7fb fb03 	bl	80024ae <_close>
 8006ea8:	1c43      	adds	r3, r0, #1
 8006eaa:	d102      	bne.n	8006eb2 <_close_r+0x1a>
 8006eac:	682b      	ldr	r3, [r5, #0]
 8006eae:	b103      	cbz	r3, 8006eb2 <_close_r+0x1a>
 8006eb0:	6023      	str	r3, [r4, #0]
 8006eb2:	bd38      	pop	{r3, r4, r5, pc}
 8006eb4:	20000524 	.word	0x20000524

08006eb8 <_lseek_r>:
 8006eb8:	b538      	push	{r3, r4, r5, lr}
 8006eba:	4604      	mov	r4, r0
 8006ebc:	4608      	mov	r0, r1
 8006ebe:	4611      	mov	r1, r2
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	4d05      	ldr	r5, [pc, #20]	@ (8006ed8 <_lseek_r+0x20>)
 8006ec4:	602a      	str	r2, [r5, #0]
 8006ec6:	461a      	mov	r2, r3
 8006ec8:	f7fb fb15 	bl	80024f6 <_lseek>
 8006ecc:	1c43      	adds	r3, r0, #1
 8006ece:	d102      	bne.n	8006ed6 <_lseek_r+0x1e>
 8006ed0:	682b      	ldr	r3, [r5, #0]
 8006ed2:	b103      	cbz	r3, 8006ed6 <_lseek_r+0x1e>
 8006ed4:	6023      	str	r3, [r4, #0]
 8006ed6:	bd38      	pop	{r3, r4, r5, pc}
 8006ed8:	20000524 	.word	0x20000524

08006edc <_read_r>:
 8006edc:	b538      	push	{r3, r4, r5, lr}
 8006ede:	4604      	mov	r4, r0
 8006ee0:	4608      	mov	r0, r1
 8006ee2:	4611      	mov	r1, r2
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	4d05      	ldr	r5, [pc, #20]	@ (8006efc <_read_r+0x20>)
 8006ee8:	602a      	str	r2, [r5, #0]
 8006eea:	461a      	mov	r2, r3
 8006eec:	f7fb faa6 	bl	800243c <_read>
 8006ef0:	1c43      	adds	r3, r0, #1
 8006ef2:	d102      	bne.n	8006efa <_read_r+0x1e>
 8006ef4:	682b      	ldr	r3, [r5, #0]
 8006ef6:	b103      	cbz	r3, 8006efa <_read_r+0x1e>
 8006ef8:	6023      	str	r3, [r4, #0]
 8006efa:	bd38      	pop	{r3, r4, r5, pc}
 8006efc:	20000524 	.word	0x20000524

08006f00 <_write_r>:
 8006f00:	b538      	push	{r3, r4, r5, lr}
 8006f02:	4604      	mov	r4, r0
 8006f04:	4608      	mov	r0, r1
 8006f06:	4611      	mov	r1, r2
 8006f08:	2200      	movs	r2, #0
 8006f0a:	4d05      	ldr	r5, [pc, #20]	@ (8006f20 <_write_r+0x20>)
 8006f0c:	602a      	str	r2, [r5, #0]
 8006f0e:	461a      	mov	r2, r3
 8006f10:	f7fb fab1 	bl	8002476 <_write>
 8006f14:	1c43      	adds	r3, r0, #1
 8006f16:	d102      	bne.n	8006f1e <_write_r+0x1e>
 8006f18:	682b      	ldr	r3, [r5, #0]
 8006f1a:	b103      	cbz	r3, 8006f1e <_write_r+0x1e>
 8006f1c:	6023      	str	r3, [r4, #0]
 8006f1e:	bd38      	pop	{r3, r4, r5, pc}
 8006f20:	20000524 	.word	0x20000524

08006f24 <__errno>:
 8006f24:	4b01      	ldr	r3, [pc, #4]	@ (8006f2c <__errno+0x8>)
 8006f26:	6818      	ldr	r0, [r3, #0]
 8006f28:	4770      	bx	lr
 8006f2a:	bf00      	nop
 8006f2c:	20000018 	.word	0x20000018

08006f30 <__libc_init_array>:
 8006f30:	b570      	push	{r4, r5, r6, lr}
 8006f32:	2600      	movs	r6, #0
 8006f34:	4d0c      	ldr	r5, [pc, #48]	@ (8006f68 <__libc_init_array+0x38>)
 8006f36:	4c0d      	ldr	r4, [pc, #52]	@ (8006f6c <__libc_init_array+0x3c>)
 8006f38:	1b64      	subs	r4, r4, r5
 8006f3a:	10a4      	asrs	r4, r4, #2
 8006f3c:	42a6      	cmp	r6, r4
 8006f3e:	d109      	bne.n	8006f54 <__libc_init_array+0x24>
 8006f40:	f003 f88a 	bl	800a058 <_init>
 8006f44:	2600      	movs	r6, #0
 8006f46:	4d0a      	ldr	r5, [pc, #40]	@ (8006f70 <__libc_init_array+0x40>)
 8006f48:	4c0a      	ldr	r4, [pc, #40]	@ (8006f74 <__libc_init_array+0x44>)
 8006f4a:	1b64      	subs	r4, r4, r5
 8006f4c:	10a4      	asrs	r4, r4, #2
 8006f4e:	42a6      	cmp	r6, r4
 8006f50:	d105      	bne.n	8006f5e <__libc_init_array+0x2e>
 8006f52:	bd70      	pop	{r4, r5, r6, pc}
 8006f54:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f58:	4798      	blx	r3
 8006f5a:	3601      	adds	r6, #1
 8006f5c:	e7ee      	b.n	8006f3c <__libc_init_array+0xc>
 8006f5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f62:	4798      	blx	r3
 8006f64:	3601      	adds	r6, #1
 8006f66:	e7f2      	b.n	8006f4e <__libc_init_array+0x1e>
 8006f68:	0800a660 	.word	0x0800a660
 8006f6c:	0800a660 	.word	0x0800a660
 8006f70:	0800a660 	.word	0x0800a660
 8006f74:	0800a664 	.word	0x0800a664

08006f78 <__retarget_lock_init_recursive>:
 8006f78:	4770      	bx	lr

08006f7a <__retarget_lock_acquire_recursive>:
 8006f7a:	4770      	bx	lr

08006f7c <__retarget_lock_release_recursive>:
 8006f7c:	4770      	bx	lr

08006f7e <memchr>:
 8006f7e:	4603      	mov	r3, r0
 8006f80:	b510      	push	{r4, lr}
 8006f82:	b2c9      	uxtb	r1, r1
 8006f84:	4402      	add	r2, r0
 8006f86:	4293      	cmp	r3, r2
 8006f88:	4618      	mov	r0, r3
 8006f8a:	d101      	bne.n	8006f90 <memchr+0x12>
 8006f8c:	2000      	movs	r0, #0
 8006f8e:	e003      	b.n	8006f98 <memchr+0x1a>
 8006f90:	7804      	ldrb	r4, [r0, #0]
 8006f92:	3301      	adds	r3, #1
 8006f94:	428c      	cmp	r4, r1
 8006f96:	d1f6      	bne.n	8006f86 <memchr+0x8>
 8006f98:	bd10      	pop	{r4, pc}

08006f9a <quorem>:
 8006f9a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f9e:	6903      	ldr	r3, [r0, #16]
 8006fa0:	690c      	ldr	r4, [r1, #16]
 8006fa2:	4607      	mov	r7, r0
 8006fa4:	42a3      	cmp	r3, r4
 8006fa6:	db7e      	blt.n	80070a6 <quorem+0x10c>
 8006fa8:	3c01      	subs	r4, #1
 8006faa:	00a3      	lsls	r3, r4, #2
 8006fac:	f100 0514 	add.w	r5, r0, #20
 8006fb0:	f101 0814 	add.w	r8, r1, #20
 8006fb4:	9300      	str	r3, [sp, #0]
 8006fb6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006fba:	9301      	str	r3, [sp, #4]
 8006fbc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006fc0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006fc4:	3301      	adds	r3, #1
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	fbb2 f6f3 	udiv	r6, r2, r3
 8006fcc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006fd0:	d32e      	bcc.n	8007030 <quorem+0x96>
 8006fd2:	f04f 0a00 	mov.w	sl, #0
 8006fd6:	46c4      	mov	ip, r8
 8006fd8:	46ae      	mov	lr, r5
 8006fda:	46d3      	mov	fp, sl
 8006fdc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006fe0:	b298      	uxth	r0, r3
 8006fe2:	fb06 a000 	mla	r0, r6, r0, sl
 8006fe6:	0c1b      	lsrs	r3, r3, #16
 8006fe8:	0c02      	lsrs	r2, r0, #16
 8006fea:	fb06 2303 	mla	r3, r6, r3, r2
 8006fee:	f8de 2000 	ldr.w	r2, [lr]
 8006ff2:	b280      	uxth	r0, r0
 8006ff4:	b292      	uxth	r2, r2
 8006ff6:	1a12      	subs	r2, r2, r0
 8006ff8:	445a      	add	r2, fp
 8006ffa:	f8de 0000 	ldr.w	r0, [lr]
 8006ffe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007002:	b29b      	uxth	r3, r3
 8007004:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007008:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800700c:	b292      	uxth	r2, r2
 800700e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007012:	45e1      	cmp	r9, ip
 8007014:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007018:	f84e 2b04 	str.w	r2, [lr], #4
 800701c:	d2de      	bcs.n	8006fdc <quorem+0x42>
 800701e:	9b00      	ldr	r3, [sp, #0]
 8007020:	58eb      	ldr	r3, [r5, r3]
 8007022:	b92b      	cbnz	r3, 8007030 <quorem+0x96>
 8007024:	9b01      	ldr	r3, [sp, #4]
 8007026:	3b04      	subs	r3, #4
 8007028:	429d      	cmp	r5, r3
 800702a:	461a      	mov	r2, r3
 800702c:	d32f      	bcc.n	800708e <quorem+0xf4>
 800702e:	613c      	str	r4, [r7, #16]
 8007030:	4638      	mov	r0, r7
 8007032:	f001 f981 	bl	8008338 <__mcmp>
 8007036:	2800      	cmp	r0, #0
 8007038:	db25      	blt.n	8007086 <quorem+0xec>
 800703a:	4629      	mov	r1, r5
 800703c:	2000      	movs	r0, #0
 800703e:	f858 2b04 	ldr.w	r2, [r8], #4
 8007042:	f8d1 c000 	ldr.w	ip, [r1]
 8007046:	fa1f fe82 	uxth.w	lr, r2
 800704a:	fa1f f38c 	uxth.w	r3, ip
 800704e:	eba3 030e 	sub.w	r3, r3, lr
 8007052:	4403      	add	r3, r0
 8007054:	0c12      	lsrs	r2, r2, #16
 8007056:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800705a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800705e:	b29b      	uxth	r3, r3
 8007060:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007064:	45c1      	cmp	r9, r8
 8007066:	ea4f 4022 	mov.w	r0, r2, asr #16
 800706a:	f841 3b04 	str.w	r3, [r1], #4
 800706e:	d2e6      	bcs.n	800703e <quorem+0xa4>
 8007070:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007074:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007078:	b922      	cbnz	r2, 8007084 <quorem+0xea>
 800707a:	3b04      	subs	r3, #4
 800707c:	429d      	cmp	r5, r3
 800707e:	461a      	mov	r2, r3
 8007080:	d30b      	bcc.n	800709a <quorem+0x100>
 8007082:	613c      	str	r4, [r7, #16]
 8007084:	3601      	adds	r6, #1
 8007086:	4630      	mov	r0, r6
 8007088:	b003      	add	sp, #12
 800708a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800708e:	6812      	ldr	r2, [r2, #0]
 8007090:	3b04      	subs	r3, #4
 8007092:	2a00      	cmp	r2, #0
 8007094:	d1cb      	bne.n	800702e <quorem+0x94>
 8007096:	3c01      	subs	r4, #1
 8007098:	e7c6      	b.n	8007028 <quorem+0x8e>
 800709a:	6812      	ldr	r2, [r2, #0]
 800709c:	3b04      	subs	r3, #4
 800709e:	2a00      	cmp	r2, #0
 80070a0:	d1ef      	bne.n	8007082 <quorem+0xe8>
 80070a2:	3c01      	subs	r4, #1
 80070a4:	e7ea      	b.n	800707c <quorem+0xe2>
 80070a6:	2000      	movs	r0, #0
 80070a8:	e7ee      	b.n	8007088 <quorem+0xee>
 80070aa:	0000      	movs	r0, r0
 80070ac:	0000      	movs	r0, r0
	...

080070b0 <_dtoa_r>:
 80070b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070b4:	4614      	mov	r4, r2
 80070b6:	461d      	mov	r5, r3
 80070b8:	69c7      	ldr	r7, [r0, #28]
 80070ba:	b097      	sub	sp, #92	@ 0x5c
 80070bc:	4681      	mov	r9, r0
 80070be:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80070c2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80070c4:	b97f      	cbnz	r7, 80070e6 <_dtoa_r+0x36>
 80070c6:	2010      	movs	r0, #16
 80070c8:	f000 fe0e 	bl	8007ce8 <malloc>
 80070cc:	4602      	mov	r2, r0
 80070ce:	f8c9 001c 	str.w	r0, [r9, #28]
 80070d2:	b920      	cbnz	r0, 80070de <_dtoa_r+0x2e>
 80070d4:	21ef      	movs	r1, #239	@ 0xef
 80070d6:	4bac      	ldr	r3, [pc, #688]	@ (8007388 <_dtoa_r+0x2d8>)
 80070d8:	48ac      	ldr	r0, [pc, #688]	@ (800738c <_dtoa_r+0x2dc>)
 80070da:	f001 fc6d 	bl	80089b8 <__assert_func>
 80070de:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80070e2:	6007      	str	r7, [r0, #0]
 80070e4:	60c7      	str	r7, [r0, #12]
 80070e6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80070ea:	6819      	ldr	r1, [r3, #0]
 80070ec:	b159      	cbz	r1, 8007106 <_dtoa_r+0x56>
 80070ee:	685a      	ldr	r2, [r3, #4]
 80070f0:	2301      	movs	r3, #1
 80070f2:	4093      	lsls	r3, r2
 80070f4:	604a      	str	r2, [r1, #4]
 80070f6:	608b      	str	r3, [r1, #8]
 80070f8:	4648      	mov	r0, r9
 80070fa:	f000 feeb 	bl	8007ed4 <_Bfree>
 80070fe:	2200      	movs	r2, #0
 8007100:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007104:	601a      	str	r2, [r3, #0]
 8007106:	1e2b      	subs	r3, r5, #0
 8007108:	bfaf      	iteee	ge
 800710a:	2300      	movge	r3, #0
 800710c:	2201      	movlt	r2, #1
 800710e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007112:	9307      	strlt	r3, [sp, #28]
 8007114:	bfa8      	it	ge
 8007116:	6033      	strge	r3, [r6, #0]
 8007118:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800711c:	4b9c      	ldr	r3, [pc, #624]	@ (8007390 <_dtoa_r+0x2e0>)
 800711e:	bfb8      	it	lt
 8007120:	6032      	strlt	r2, [r6, #0]
 8007122:	ea33 0308 	bics.w	r3, r3, r8
 8007126:	d112      	bne.n	800714e <_dtoa_r+0x9e>
 8007128:	f242 730f 	movw	r3, #9999	@ 0x270f
 800712c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800712e:	6013      	str	r3, [r2, #0]
 8007130:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007134:	4323      	orrs	r3, r4
 8007136:	f000 855e 	beq.w	8007bf6 <_dtoa_r+0xb46>
 800713a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800713c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007394 <_dtoa_r+0x2e4>
 8007140:	2b00      	cmp	r3, #0
 8007142:	f000 8560 	beq.w	8007c06 <_dtoa_r+0xb56>
 8007146:	f10a 0303 	add.w	r3, sl, #3
 800714a:	f000 bd5a 	b.w	8007c02 <_dtoa_r+0xb52>
 800714e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007152:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007156:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800715a:	2200      	movs	r2, #0
 800715c:	2300      	movs	r3, #0
 800715e:	f7f9 fc23 	bl	80009a8 <__aeabi_dcmpeq>
 8007162:	4607      	mov	r7, r0
 8007164:	b158      	cbz	r0, 800717e <_dtoa_r+0xce>
 8007166:	2301      	movs	r3, #1
 8007168:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800716a:	6013      	str	r3, [r2, #0]
 800716c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800716e:	b113      	cbz	r3, 8007176 <_dtoa_r+0xc6>
 8007170:	4b89      	ldr	r3, [pc, #548]	@ (8007398 <_dtoa_r+0x2e8>)
 8007172:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007174:	6013      	str	r3, [r2, #0]
 8007176:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800739c <_dtoa_r+0x2ec>
 800717a:	f000 bd44 	b.w	8007c06 <_dtoa_r+0xb56>
 800717e:	ab14      	add	r3, sp, #80	@ 0x50
 8007180:	9301      	str	r3, [sp, #4]
 8007182:	ab15      	add	r3, sp, #84	@ 0x54
 8007184:	9300      	str	r3, [sp, #0]
 8007186:	4648      	mov	r0, r9
 8007188:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800718c:	f001 f984 	bl	8008498 <__d2b>
 8007190:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8007194:	9003      	str	r0, [sp, #12]
 8007196:	2e00      	cmp	r6, #0
 8007198:	d078      	beq.n	800728c <_dtoa_r+0x1dc>
 800719a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800719e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80071a0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80071a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80071a8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80071ac:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80071b0:	9712      	str	r7, [sp, #72]	@ 0x48
 80071b2:	4619      	mov	r1, r3
 80071b4:	2200      	movs	r2, #0
 80071b6:	4b7a      	ldr	r3, [pc, #488]	@ (80073a0 <_dtoa_r+0x2f0>)
 80071b8:	f7f8 ffd6 	bl	8000168 <__aeabi_dsub>
 80071bc:	a36c      	add	r3, pc, #432	@ (adr r3, 8007370 <_dtoa_r+0x2c0>)
 80071be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071c2:	f7f9 f989 	bl	80004d8 <__aeabi_dmul>
 80071c6:	a36c      	add	r3, pc, #432	@ (adr r3, 8007378 <_dtoa_r+0x2c8>)
 80071c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071cc:	f7f8 ffce 	bl	800016c <__adddf3>
 80071d0:	4604      	mov	r4, r0
 80071d2:	4630      	mov	r0, r6
 80071d4:	460d      	mov	r5, r1
 80071d6:	f7f9 f915 	bl	8000404 <__aeabi_i2d>
 80071da:	a369      	add	r3, pc, #420	@ (adr r3, 8007380 <_dtoa_r+0x2d0>)
 80071dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071e0:	f7f9 f97a 	bl	80004d8 <__aeabi_dmul>
 80071e4:	4602      	mov	r2, r0
 80071e6:	460b      	mov	r3, r1
 80071e8:	4620      	mov	r0, r4
 80071ea:	4629      	mov	r1, r5
 80071ec:	f7f8 ffbe 	bl	800016c <__adddf3>
 80071f0:	4604      	mov	r4, r0
 80071f2:	460d      	mov	r5, r1
 80071f4:	f7f9 fc20 	bl	8000a38 <__aeabi_d2iz>
 80071f8:	2200      	movs	r2, #0
 80071fa:	4607      	mov	r7, r0
 80071fc:	2300      	movs	r3, #0
 80071fe:	4620      	mov	r0, r4
 8007200:	4629      	mov	r1, r5
 8007202:	f7f9 fbdb 	bl	80009bc <__aeabi_dcmplt>
 8007206:	b140      	cbz	r0, 800721a <_dtoa_r+0x16a>
 8007208:	4638      	mov	r0, r7
 800720a:	f7f9 f8fb 	bl	8000404 <__aeabi_i2d>
 800720e:	4622      	mov	r2, r4
 8007210:	462b      	mov	r3, r5
 8007212:	f7f9 fbc9 	bl	80009a8 <__aeabi_dcmpeq>
 8007216:	b900      	cbnz	r0, 800721a <_dtoa_r+0x16a>
 8007218:	3f01      	subs	r7, #1
 800721a:	2f16      	cmp	r7, #22
 800721c:	d854      	bhi.n	80072c8 <_dtoa_r+0x218>
 800721e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007222:	4b60      	ldr	r3, [pc, #384]	@ (80073a4 <_dtoa_r+0x2f4>)
 8007224:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800722c:	f7f9 fbc6 	bl	80009bc <__aeabi_dcmplt>
 8007230:	2800      	cmp	r0, #0
 8007232:	d04b      	beq.n	80072cc <_dtoa_r+0x21c>
 8007234:	2300      	movs	r3, #0
 8007236:	3f01      	subs	r7, #1
 8007238:	930f      	str	r3, [sp, #60]	@ 0x3c
 800723a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800723c:	1b9b      	subs	r3, r3, r6
 800723e:	1e5a      	subs	r2, r3, #1
 8007240:	bf49      	itett	mi
 8007242:	f1c3 0301 	rsbmi	r3, r3, #1
 8007246:	2300      	movpl	r3, #0
 8007248:	9304      	strmi	r3, [sp, #16]
 800724a:	2300      	movmi	r3, #0
 800724c:	9209      	str	r2, [sp, #36]	@ 0x24
 800724e:	bf54      	ite	pl
 8007250:	9304      	strpl	r3, [sp, #16]
 8007252:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007254:	2f00      	cmp	r7, #0
 8007256:	db3b      	blt.n	80072d0 <_dtoa_r+0x220>
 8007258:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800725a:	970e      	str	r7, [sp, #56]	@ 0x38
 800725c:	443b      	add	r3, r7
 800725e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007260:	2300      	movs	r3, #0
 8007262:	930a      	str	r3, [sp, #40]	@ 0x28
 8007264:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007266:	2b09      	cmp	r3, #9
 8007268:	d865      	bhi.n	8007336 <_dtoa_r+0x286>
 800726a:	2b05      	cmp	r3, #5
 800726c:	bfc4      	itt	gt
 800726e:	3b04      	subgt	r3, #4
 8007270:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007272:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007274:	bfc8      	it	gt
 8007276:	2400      	movgt	r4, #0
 8007278:	f1a3 0302 	sub.w	r3, r3, #2
 800727c:	bfd8      	it	le
 800727e:	2401      	movle	r4, #1
 8007280:	2b03      	cmp	r3, #3
 8007282:	d864      	bhi.n	800734e <_dtoa_r+0x29e>
 8007284:	e8df f003 	tbb	[pc, r3]
 8007288:	2c385553 	.word	0x2c385553
 800728c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007290:	441e      	add	r6, r3
 8007292:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007296:	2b20      	cmp	r3, #32
 8007298:	bfc1      	itttt	gt
 800729a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800729e:	fa08 f803 	lslgt.w	r8, r8, r3
 80072a2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80072a6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80072aa:	bfd6      	itet	le
 80072ac:	f1c3 0320 	rsble	r3, r3, #32
 80072b0:	ea48 0003 	orrgt.w	r0, r8, r3
 80072b4:	fa04 f003 	lslle.w	r0, r4, r3
 80072b8:	f7f9 f894 	bl	80003e4 <__aeabi_ui2d>
 80072bc:	2201      	movs	r2, #1
 80072be:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80072c2:	3e01      	subs	r6, #1
 80072c4:	9212      	str	r2, [sp, #72]	@ 0x48
 80072c6:	e774      	b.n	80071b2 <_dtoa_r+0x102>
 80072c8:	2301      	movs	r3, #1
 80072ca:	e7b5      	b.n	8007238 <_dtoa_r+0x188>
 80072cc:	900f      	str	r0, [sp, #60]	@ 0x3c
 80072ce:	e7b4      	b.n	800723a <_dtoa_r+0x18a>
 80072d0:	9b04      	ldr	r3, [sp, #16]
 80072d2:	1bdb      	subs	r3, r3, r7
 80072d4:	9304      	str	r3, [sp, #16]
 80072d6:	427b      	negs	r3, r7
 80072d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80072da:	2300      	movs	r3, #0
 80072dc:	930e      	str	r3, [sp, #56]	@ 0x38
 80072de:	e7c1      	b.n	8007264 <_dtoa_r+0x1b4>
 80072e0:	2301      	movs	r3, #1
 80072e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80072e6:	eb07 0b03 	add.w	fp, r7, r3
 80072ea:	f10b 0301 	add.w	r3, fp, #1
 80072ee:	2b01      	cmp	r3, #1
 80072f0:	9308      	str	r3, [sp, #32]
 80072f2:	bfb8      	it	lt
 80072f4:	2301      	movlt	r3, #1
 80072f6:	e006      	b.n	8007306 <_dtoa_r+0x256>
 80072f8:	2301      	movs	r3, #1
 80072fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072fc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80072fe:	2b00      	cmp	r3, #0
 8007300:	dd28      	ble.n	8007354 <_dtoa_r+0x2a4>
 8007302:	469b      	mov	fp, r3
 8007304:	9308      	str	r3, [sp, #32]
 8007306:	2100      	movs	r1, #0
 8007308:	2204      	movs	r2, #4
 800730a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800730e:	f102 0514 	add.w	r5, r2, #20
 8007312:	429d      	cmp	r5, r3
 8007314:	d926      	bls.n	8007364 <_dtoa_r+0x2b4>
 8007316:	6041      	str	r1, [r0, #4]
 8007318:	4648      	mov	r0, r9
 800731a:	f000 fd9b 	bl	8007e54 <_Balloc>
 800731e:	4682      	mov	sl, r0
 8007320:	2800      	cmp	r0, #0
 8007322:	d143      	bne.n	80073ac <_dtoa_r+0x2fc>
 8007324:	4602      	mov	r2, r0
 8007326:	f240 11af 	movw	r1, #431	@ 0x1af
 800732a:	4b1f      	ldr	r3, [pc, #124]	@ (80073a8 <_dtoa_r+0x2f8>)
 800732c:	e6d4      	b.n	80070d8 <_dtoa_r+0x28>
 800732e:	2300      	movs	r3, #0
 8007330:	e7e3      	b.n	80072fa <_dtoa_r+0x24a>
 8007332:	2300      	movs	r3, #0
 8007334:	e7d5      	b.n	80072e2 <_dtoa_r+0x232>
 8007336:	2401      	movs	r4, #1
 8007338:	2300      	movs	r3, #0
 800733a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800733c:	9320      	str	r3, [sp, #128]	@ 0x80
 800733e:	f04f 3bff 	mov.w	fp, #4294967295
 8007342:	2200      	movs	r2, #0
 8007344:	2312      	movs	r3, #18
 8007346:	f8cd b020 	str.w	fp, [sp, #32]
 800734a:	9221      	str	r2, [sp, #132]	@ 0x84
 800734c:	e7db      	b.n	8007306 <_dtoa_r+0x256>
 800734e:	2301      	movs	r3, #1
 8007350:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007352:	e7f4      	b.n	800733e <_dtoa_r+0x28e>
 8007354:	f04f 0b01 	mov.w	fp, #1
 8007358:	465b      	mov	r3, fp
 800735a:	f8cd b020 	str.w	fp, [sp, #32]
 800735e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8007362:	e7d0      	b.n	8007306 <_dtoa_r+0x256>
 8007364:	3101      	adds	r1, #1
 8007366:	0052      	lsls	r2, r2, #1
 8007368:	e7d1      	b.n	800730e <_dtoa_r+0x25e>
 800736a:	bf00      	nop
 800736c:	f3af 8000 	nop.w
 8007370:	636f4361 	.word	0x636f4361
 8007374:	3fd287a7 	.word	0x3fd287a7
 8007378:	8b60c8b3 	.word	0x8b60c8b3
 800737c:	3fc68a28 	.word	0x3fc68a28
 8007380:	509f79fb 	.word	0x509f79fb
 8007384:	3fd34413 	.word	0x3fd34413
 8007388:	0800a147 	.word	0x0800a147
 800738c:	0800a15e 	.word	0x0800a15e
 8007390:	7ff00000 	.word	0x7ff00000
 8007394:	0800a143 	.word	0x0800a143
 8007398:	0800a117 	.word	0x0800a117
 800739c:	0800a116 	.word	0x0800a116
 80073a0:	3ff80000 	.word	0x3ff80000
 80073a4:	0800a2b0 	.word	0x0800a2b0
 80073a8:	0800a1b6 	.word	0x0800a1b6
 80073ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80073b0:	6018      	str	r0, [r3, #0]
 80073b2:	9b08      	ldr	r3, [sp, #32]
 80073b4:	2b0e      	cmp	r3, #14
 80073b6:	f200 80a1 	bhi.w	80074fc <_dtoa_r+0x44c>
 80073ba:	2c00      	cmp	r4, #0
 80073bc:	f000 809e 	beq.w	80074fc <_dtoa_r+0x44c>
 80073c0:	2f00      	cmp	r7, #0
 80073c2:	dd33      	ble.n	800742c <_dtoa_r+0x37c>
 80073c4:	4b9c      	ldr	r3, [pc, #624]	@ (8007638 <_dtoa_r+0x588>)
 80073c6:	f007 020f 	and.w	r2, r7, #15
 80073ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073ce:	05f8      	lsls	r0, r7, #23
 80073d0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80073d4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80073d8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80073dc:	d516      	bpl.n	800740c <_dtoa_r+0x35c>
 80073de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80073e2:	4b96      	ldr	r3, [pc, #600]	@ (800763c <_dtoa_r+0x58c>)
 80073e4:	2603      	movs	r6, #3
 80073e6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80073ea:	f7f9 f99f 	bl	800072c <__aeabi_ddiv>
 80073ee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80073f2:	f004 040f 	and.w	r4, r4, #15
 80073f6:	4d91      	ldr	r5, [pc, #580]	@ (800763c <_dtoa_r+0x58c>)
 80073f8:	b954      	cbnz	r4, 8007410 <_dtoa_r+0x360>
 80073fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80073fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007402:	f7f9 f993 	bl	800072c <__aeabi_ddiv>
 8007406:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800740a:	e028      	b.n	800745e <_dtoa_r+0x3ae>
 800740c:	2602      	movs	r6, #2
 800740e:	e7f2      	b.n	80073f6 <_dtoa_r+0x346>
 8007410:	07e1      	lsls	r1, r4, #31
 8007412:	d508      	bpl.n	8007426 <_dtoa_r+0x376>
 8007414:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007418:	e9d5 2300 	ldrd	r2, r3, [r5]
 800741c:	f7f9 f85c 	bl	80004d8 <__aeabi_dmul>
 8007420:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007424:	3601      	adds	r6, #1
 8007426:	1064      	asrs	r4, r4, #1
 8007428:	3508      	adds	r5, #8
 800742a:	e7e5      	b.n	80073f8 <_dtoa_r+0x348>
 800742c:	f000 80af 	beq.w	800758e <_dtoa_r+0x4de>
 8007430:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007434:	427c      	negs	r4, r7
 8007436:	4b80      	ldr	r3, [pc, #512]	@ (8007638 <_dtoa_r+0x588>)
 8007438:	f004 020f 	and.w	r2, r4, #15
 800743c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007444:	f7f9 f848 	bl	80004d8 <__aeabi_dmul>
 8007448:	2602      	movs	r6, #2
 800744a:	2300      	movs	r3, #0
 800744c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007450:	4d7a      	ldr	r5, [pc, #488]	@ (800763c <_dtoa_r+0x58c>)
 8007452:	1124      	asrs	r4, r4, #4
 8007454:	2c00      	cmp	r4, #0
 8007456:	f040 808f 	bne.w	8007578 <_dtoa_r+0x4c8>
 800745a:	2b00      	cmp	r3, #0
 800745c:	d1d3      	bne.n	8007406 <_dtoa_r+0x356>
 800745e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007462:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007464:	2b00      	cmp	r3, #0
 8007466:	f000 8094 	beq.w	8007592 <_dtoa_r+0x4e2>
 800746a:	2200      	movs	r2, #0
 800746c:	4620      	mov	r0, r4
 800746e:	4629      	mov	r1, r5
 8007470:	4b73      	ldr	r3, [pc, #460]	@ (8007640 <_dtoa_r+0x590>)
 8007472:	f7f9 faa3 	bl	80009bc <__aeabi_dcmplt>
 8007476:	2800      	cmp	r0, #0
 8007478:	f000 808b 	beq.w	8007592 <_dtoa_r+0x4e2>
 800747c:	9b08      	ldr	r3, [sp, #32]
 800747e:	2b00      	cmp	r3, #0
 8007480:	f000 8087 	beq.w	8007592 <_dtoa_r+0x4e2>
 8007484:	f1bb 0f00 	cmp.w	fp, #0
 8007488:	dd34      	ble.n	80074f4 <_dtoa_r+0x444>
 800748a:	4620      	mov	r0, r4
 800748c:	2200      	movs	r2, #0
 800748e:	4629      	mov	r1, r5
 8007490:	4b6c      	ldr	r3, [pc, #432]	@ (8007644 <_dtoa_r+0x594>)
 8007492:	f7f9 f821 	bl	80004d8 <__aeabi_dmul>
 8007496:	465c      	mov	r4, fp
 8007498:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800749c:	f107 38ff 	add.w	r8, r7, #4294967295
 80074a0:	3601      	adds	r6, #1
 80074a2:	4630      	mov	r0, r6
 80074a4:	f7f8 ffae 	bl	8000404 <__aeabi_i2d>
 80074a8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80074ac:	f7f9 f814 	bl	80004d8 <__aeabi_dmul>
 80074b0:	2200      	movs	r2, #0
 80074b2:	4b65      	ldr	r3, [pc, #404]	@ (8007648 <_dtoa_r+0x598>)
 80074b4:	f7f8 fe5a 	bl	800016c <__adddf3>
 80074b8:	4605      	mov	r5, r0
 80074ba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80074be:	2c00      	cmp	r4, #0
 80074c0:	d16a      	bne.n	8007598 <_dtoa_r+0x4e8>
 80074c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80074c6:	2200      	movs	r2, #0
 80074c8:	4b60      	ldr	r3, [pc, #384]	@ (800764c <_dtoa_r+0x59c>)
 80074ca:	f7f8 fe4d 	bl	8000168 <__aeabi_dsub>
 80074ce:	4602      	mov	r2, r0
 80074d0:	460b      	mov	r3, r1
 80074d2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80074d6:	462a      	mov	r2, r5
 80074d8:	4633      	mov	r3, r6
 80074da:	f7f9 fa8d 	bl	80009f8 <__aeabi_dcmpgt>
 80074de:	2800      	cmp	r0, #0
 80074e0:	f040 8298 	bne.w	8007a14 <_dtoa_r+0x964>
 80074e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80074e8:	462a      	mov	r2, r5
 80074ea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80074ee:	f7f9 fa65 	bl	80009bc <__aeabi_dcmplt>
 80074f2:	bb38      	cbnz	r0, 8007544 <_dtoa_r+0x494>
 80074f4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80074f8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80074fc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80074fe:	2b00      	cmp	r3, #0
 8007500:	f2c0 8157 	blt.w	80077b2 <_dtoa_r+0x702>
 8007504:	2f0e      	cmp	r7, #14
 8007506:	f300 8154 	bgt.w	80077b2 <_dtoa_r+0x702>
 800750a:	4b4b      	ldr	r3, [pc, #300]	@ (8007638 <_dtoa_r+0x588>)
 800750c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007510:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007514:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007518:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800751a:	2b00      	cmp	r3, #0
 800751c:	f280 80e5 	bge.w	80076ea <_dtoa_r+0x63a>
 8007520:	9b08      	ldr	r3, [sp, #32]
 8007522:	2b00      	cmp	r3, #0
 8007524:	f300 80e1 	bgt.w	80076ea <_dtoa_r+0x63a>
 8007528:	d10c      	bne.n	8007544 <_dtoa_r+0x494>
 800752a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800752e:	2200      	movs	r2, #0
 8007530:	4b46      	ldr	r3, [pc, #280]	@ (800764c <_dtoa_r+0x59c>)
 8007532:	f7f8 ffd1 	bl	80004d8 <__aeabi_dmul>
 8007536:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800753a:	f7f9 fa53 	bl	80009e4 <__aeabi_dcmpge>
 800753e:	2800      	cmp	r0, #0
 8007540:	f000 8266 	beq.w	8007a10 <_dtoa_r+0x960>
 8007544:	2400      	movs	r4, #0
 8007546:	4625      	mov	r5, r4
 8007548:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800754a:	4656      	mov	r6, sl
 800754c:	ea6f 0803 	mvn.w	r8, r3
 8007550:	2700      	movs	r7, #0
 8007552:	4621      	mov	r1, r4
 8007554:	4648      	mov	r0, r9
 8007556:	f000 fcbd 	bl	8007ed4 <_Bfree>
 800755a:	2d00      	cmp	r5, #0
 800755c:	f000 80bd 	beq.w	80076da <_dtoa_r+0x62a>
 8007560:	b12f      	cbz	r7, 800756e <_dtoa_r+0x4be>
 8007562:	42af      	cmp	r7, r5
 8007564:	d003      	beq.n	800756e <_dtoa_r+0x4be>
 8007566:	4639      	mov	r1, r7
 8007568:	4648      	mov	r0, r9
 800756a:	f000 fcb3 	bl	8007ed4 <_Bfree>
 800756e:	4629      	mov	r1, r5
 8007570:	4648      	mov	r0, r9
 8007572:	f000 fcaf 	bl	8007ed4 <_Bfree>
 8007576:	e0b0      	b.n	80076da <_dtoa_r+0x62a>
 8007578:	07e2      	lsls	r2, r4, #31
 800757a:	d505      	bpl.n	8007588 <_dtoa_r+0x4d8>
 800757c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007580:	f7f8 ffaa 	bl	80004d8 <__aeabi_dmul>
 8007584:	2301      	movs	r3, #1
 8007586:	3601      	adds	r6, #1
 8007588:	1064      	asrs	r4, r4, #1
 800758a:	3508      	adds	r5, #8
 800758c:	e762      	b.n	8007454 <_dtoa_r+0x3a4>
 800758e:	2602      	movs	r6, #2
 8007590:	e765      	b.n	800745e <_dtoa_r+0x3ae>
 8007592:	46b8      	mov	r8, r7
 8007594:	9c08      	ldr	r4, [sp, #32]
 8007596:	e784      	b.n	80074a2 <_dtoa_r+0x3f2>
 8007598:	4b27      	ldr	r3, [pc, #156]	@ (8007638 <_dtoa_r+0x588>)
 800759a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800759c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80075a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80075a4:	4454      	add	r4, sl
 80075a6:	2900      	cmp	r1, #0
 80075a8:	d054      	beq.n	8007654 <_dtoa_r+0x5a4>
 80075aa:	2000      	movs	r0, #0
 80075ac:	4928      	ldr	r1, [pc, #160]	@ (8007650 <_dtoa_r+0x5a0>)
 80075ae:	f7f9 f8bd 	bl	800072c <__aeabi_ddiv>
 80075b2:	4633      	mov	r3, r6
 80075b4:	462a      	mov	r2, r5
 80075b6:	f7f8 fdd7 	bl	8000168 <__aeabi_dsub>
 80075ba:	4656      	mov	r6, sl
 80075bc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80075c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075c4:	f7f9 fa38 	bl	8000a38 <__aeabi_d2iz>
 80075c8:	4605      	mov	r5, r0
 80075ca:	f7f8 ff1b 	bl	8000404 <__aeabi_i2d>
 80075ce:	4602      	mov	r2, r0
 80075d0:	460b      	mov	r3, r1
 80075d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075d6:	f7f8 fdc7 	bl	8000168 <__aeabi_dsub>
 80075da:	4602      	mov	r2, r0
 80075dc:	460b      	mov	r3, r1
 80075de:	3530      	adds	r5, #48	@ 0x30
 80075e0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80075e4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80075e8:	f806 5b01 	strb.w	r5, [r6], #1
 80075ec:	f7f9 f9e6 	bl	80009bc <__aeabi_dcmplt>
 80075f0:	2800      	cmp	r0, #0
 80075f2:	d172      	bne.n	80076da <_dtoa_r+0x62a>
 80075f4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80075f8:	2000      	movs	r0, #0
 80075fa:	4911      	ldr	r1, [pc, #68]	@ (8007640 <_dtoa_r+0x590>)
 80075fc:	f7f8 fdb4 	bl	8000168 <__aeabi_dsub>
 8007600:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007604:	f7f9 f9da 	bl	80009bc <__aeabi_dcmplt>
 8007608:	2800      	cmp	r0, #0
 800760a:	f040 80b4 	bne.w	8007776 <_dtoa_r+0x6c6>
 800760e:	42a6      	cmp	r6, r4
 8007610:	f43f af70 	beq.w	80074f4 <_dtoa_r+0x444>
 8007614:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007618:	2200      	movs	r2, #0
 800761a:	4b0a      	ldr	r3, [pc, #40]	@ (8007644 <_dtoa_r+0x594>)
 800761c:	f7f8 ff5c 	bl	80004d8 <__aeabi_dmul>
 8007620:	2200      	movs	r2, #0
 8007622:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007626:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800762a:	4b06      	ldr	r3, [pc, #24]	@ (8007644 <_dtoa_r+0x594>)
 800762c:	f7f8 ff54 	bl	80004d8 <__aeabi_dmul>
 8007630:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007634:	e7c4      	b.n	80075c0 <_dtoa_r+0x510>
 8007636:	bf00      	nop
 8007638:	0800a2b0 	.word	0x0800a2b0
 800763c:	0800a288 	.word	0x0800a288
 8007640:	3ff00000 	.word	0x3ff00000
 8007644:	40240000 	.word	0x40240000
 8007648:	401c0000 	.word	0x401c0000
 800764c:	40140000 	.word	0x40140000
 8007650:	3fe00000 	.word	0x3fe00000
 8007654:	4631      	mov	r1, r6
 8007656:	4628      	mov	r0, r5
 8007658:	f7f8 ff3e 	bl	80004d8 <__aeabi_dmul>
 800765c:	4656      	mov	r6, sl
 800765e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007662:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007664:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007668:	f7f9 f9e6 	bl	8000a38 <__aeabi_d2iz>
 800766c:	4605      	mov	r5, r0
 800766e:	f7f8 fec9 	bl	8000404 <__aeabi_i2d>
 8007672:	4602      	mov	r2, r0
 8007674:	460b      	mov	r3, r1
 8007676:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800767a:	f7f8 fd75 	bl	8000168 <__aeabi_dsub>
 800767e:	4602      	mov	r2, r0
 8007680:	460b      	mov	r3, r1
 8007682:	3530      	adds	r5, #48	@ 0x30
 8007684:	f806 5b01 	strb.w	r5, [r6], #1
 8007688:	42a6      	cmp	r6, r4
 800768a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800768e:	f04f 0200 	mov.w	r2, #0
 8007692:	d124      	bne.n	80076de <_dtoa_r+0x62e>
 8007694:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007698:	4bae      	ldr	r3, [pc, #696]	@ (8007954 <_dtoa_r+0x8a4>)
 800769a:	f7f8 fd67 	bl	800016c <__adddf3>
 800769e:	4602      	mov	r2, r0
 80076a0:	460b      	mov	r3, r1
 80076a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80076a6:	f7f9 f9a7 	bl	80009f8 <__aeabi_dcmpgt>
 80076aa:	2800      	cmp	r0, #0
 80076ac:	d163      	bne.n	8007776 <_dtoa_r+0x6c6>
 80076ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80076b2:	2000      	movs	r0, #0
 80076b4:	49a7      	ldr	r1, [pc, #668]	@ (8007954 <_dtoa_r+0x8a4>)
 80076b6:	f7f8 fd57 	bl	8000168 <__aeabi_dsub>
 80076ba:	4602      	mov	r2, r0
 80076bc:	460b      	mov	r3, r1
 80076be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80076c2:	f7f9 f97b 	bl	80009bc <__aeabi_dcmplt>
 80076c6:	2800      	cmp	r0, #0
 80076c8:	f43f af14 	beq.w	80074f4 <_dtoa_r+0x444>
 80076cc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80076ce:	1e73      	subs	r3, r6, #1
 80076d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80076d2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80076d6:	2b30      	cmp	r3, #48	@ 0x30
 80076d8:	d0f8      	beq.n	80076cc <_dtoa_r+0x61c>
 80076da:	4647      	mov	r7, r8
 80076dc:	e03b      	b.n	8007756 <_dtoa_r+0x6a6>
 80076de:	4b9e      	ldr	r3, [pc, #632]	@ (8007958 <_dtoa_r+0x8a8>)
 80076e0:	f7f8 fefa 	bl	80004d8 <__aeabi_dmul>
 80076e4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80076e8:	e7bc      	b.n	8007664 <_dtoa_r+0x5b4>
 80076ea:	4656      	mov	r6, sl
 80076ec:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80076f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076f4:	4620      	mov	r0, r4
 80076f6:	4629      	mov	r1, r5
 80076f8:	f7f9 f818 	bl	800072c <__aeabi_ddiv>
 80076fc:	f7f9 f99c 	bl	8000a38 <__aeabi_d2iz>
 8007700:	4680      	mov	r8, r0
 8007702:	f7f8 fe7f 	bl	8000404 <__aeabi_i2d>
 8007706:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800770a:	f7f8 fee5 	bl	80004d8 <__aeabi_dmul>
 800770e:	4602      	mov	r2, r0
 8007710:	460b      	mov	r3, r1
 8007712:	4620      	mov	r0, r4
 8007714:	4629      	mov	r1, r5
 8007716:	f7f8 fd27 	bl	8000168 <__aeabi_dsub>
 800771a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800771e:	9d08      	ldr	r5, [sp, #32]
 8007720:	f806 4b01 	strb.w	r4, [r6], #1
 8007724:	eba6 040a 	sub.w	r4, r6, sl
 8007728:	42a5      	cmp	r5, r4
 800772a:	4602      	mov	r2, r0
 800772c:	460b      	mov	r3, r1
 800772e:	d133      	bne.n	8007798 <_dtoa_r+0x6e8>
 8007730:	f7f8 fd1c 	bl	800016c <__adddf3>
 8007734:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007738:	4604      	mov	r4, r0
 800773a:	460d      	mov	r5, r1
 800773c:	f7f9 f95c 	bl	80009f8 <__aeabi_dcmpgt>
 8007740:	b9c0      	cbnz	r0, 8007774 <_dtoa_r+0x6c4>
 8007742:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007746:	4620      	mov	r0, r4
 8007748:	4629      	mov	r1, r5
 800774a:	f7f9 f92d 	bl	80009a8 <__aeabi_dcmpeq>
 800774e:	b110      	cbz	r0, 8007756 <_dtoa_r+0x6a6>
 8007750:	f018 0f01 	tst.w	r8, #1
 8007754:	d10e      	bne.n	8007774 <_dtoa_r+0x6c4>
 8007756:	4648      	mov	r0, r9
 8007758:	9903      	ldr	r1, [sp, #12]
 800775a:	f000 fbbb 	bl	8007ed4 <_Bfree>
 800775e:	2300      	movs	r3, #0
 8007760:	7033      	strb	r3, [r6, #0]
 8007762:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007764:	3701      	adds	r7, #1
 8007766:	601f      	str	r7, [r3, #0]
 8007768:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800776a:	2b00      	cmp	r3, #0
 800776c:	f000 824b 	beq.w	8007c06 <_dtoa_r+0xb56>
 8007770:	601e      	str	r6, [r3, #0]
 8007772:	e248      	b.n	8007c06 <_dtoa_r+0xb56>
 8007774:	46b8      	mov	r8, r7
 8007776:	4633      	mov	r3, r6
 8007778:	461e      	mov	r6, r3
 800777a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800777e:	2a39      	cmp	r2, #57	@ 0x39
 8007780:	d106      	bne.n	8007790 <_dtoa_r+0x6e0>
 8007782:	459a      	cmp	sl, r3
 8007784:	d1f8      	bne.n	8007778 <_dtoa_r+0x6c8>
 8007786:	2230      	movs	r2, #48	@ 0x30
 8007788:	f108 0801 	add.w	r8, r8, #1
 800778c:	f88a 2000 	strb.w	r2, [sl]
 8007790:	781a      	ldrb	r2, [r3, #0]
 8007792:	3201      	adds	r2, #1
 8007794:	701a      	strb	r2, [r3, #0]
 8007796:	e7a0      	b.n	80076da <_dtoa_r+0x62a>
 8007798:	2200      	movs	r2, #0
 800779a:	4b6f      	ldr	r3, [pc, #444]	@ (8007958 <_dtoa_r+0x8a8>)
 800779c:	f7f8 fe9c 	bl	80004d8 <__aeabi_dmul>
 80077a0:	2200      	movs	r2, #0
 80077a2:	2300      	movs	r3, #0
 80077a4:	4604      	mov	r4, r0
 80077a6:	460d      	mov	r5, r1
 80077a8:	f7f9 f8fe 	bl	80009a8 <__aeabi_dcmpeq>
 80077ac:	2800      	cmp	r0, #0
 80077ae:	d09f      	beq.n	80076f0 <_dtoa_r+0x640>
 80077b0:	e7d1      	b.n	8007756 <_dtoa_r+0x6a6>
 80077b2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80077b4:	2a00      	cmp	r2, #0
 80077b6:	f000 80ea 	beq.w	800798e <_dtoa_r+0x8de>
 80077ba:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80077bc:	2a01      	cmp	r2, #1
 80077be:	f300 80cd 	bgt.w	800795c <_dtoa_r+0x8ac>
 80077c2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80077c4:	2a00      	cmp	r2, #0
 80077c6:	f000 80c1 	beq.w	800794c <_dtoa_r+0x89c>
 80077ca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80077ce:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80077d0:	9e04      	ldr	r6, [sp, #16]
 80077d2:	9a04      	ldr	r2, [sp, #16]
 80077d4:	2101      	movs	r1, #1
 80077d6:	441a      	add	r2, r3
 80077d8:	9204      	str	r2, [sp, #16]
 80077da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80077dc:	4648      	mov	r0, r9
 80077de:	441a      	add	r2, r3
 80077e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80077e2:	f000 fc2b 	bl	800803c <__i2b>
 80077e6:	4605      	mov	r5, r0
 80077e8:	b166      	cbz	r6, 8007804 <_dtoa_r+0x754>
 80077ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	dd09      	ble.n	8007804 <_dtoa_r+0x754>
 80077f0:	42b3      	cmp	r3, r6
 80077f2:	bfa8      	it	ge
 80077f4:	4633      	movge	r3, r6
 80077f6:	9a04      	ldr	r2, [sp, #16]
 80077f8:	1af6      	subs	r6, r6, r3
 80077fa:	1ad2      	subs	r2, r2, r3
 80077fc:	9204      	str	r2, [sp, #16]
 80077fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007800:	1ad3      	subs	r3, r2, r3
 8007802:	9309      	str	r3, [sp, #36]	@ 0x24
 8007804:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007806:	b30b      	cbz	r3, 800784c <_dtoa_r+0x79c>
 8007808:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800780a:	2b00      	cmp	r3, #0
 800780c:	f000 80c6 	beq.w	800799c <_dtoa_r+0x8ec>
 8007810:	2c00      	cmp	r4, #0
 8007812:	f000 80c0 	beq.w	8007996 <_dtoa_r+0x8e6>
 8007816:	4629      	mov	r1, r5
 8007818:	4622      	mov	r2, r4
 800781a:	4648      	mov	r0, r9
 800781c:	f000 fcc6 	bl	80081ac <__pow5mult>
 8007820:	9a03      	ldr	r2, [sp, #12]
 8007822:	4601      	mov	r1, r0
 8007824:	4605      	mov	r5, r0
 8007826:	4648      	mov	r0, r9
 8007828:	f000 fc1e 	bl	8008068 <__multiply>
 800782c:	9903      	ldr	r1, [sp, #12]
 800782e:	4680      	mov	r8, r0
 8007830:	4648      	mov	r0, r9
 8007832:	f000 fb4f 	bl	8007ed4 <_Bfree>
 8007836:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007838:	1b1b      	subs	r3, r3, r4
 800783a:	930a      	str	r3, [sp, #40]	@ 0x28
 800783c:	f000 80b1 	beq.w	80079a2 <_dtoa_r+0x8f2>
 8007840:	4641      	mov	r1, r8
 8007842:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007844:	4648      	mov	r0, r9
 8007846:	f000 fcb1 	bl	80081ac <__pow5mult>
 800784a:	9003      	str	r0, [sp, #12]
 800784c:	2101      	movs	r1, #1
 800784e:	4648      	mov	r0, r9
 8007850:	f000 fbf4 	bl	800803c <__i2b>
 8007854:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007856:	4604      	mov	r4, r0
 8007858:	2b00      	cmp	r3, #0
 800785a:	f000 81d8 	beq.w	8007c0e <_dtoa_r+0xb5e>
 800785e:	461a      	mov	r2, r3
 8007860:	4601      	mov	r1, r0
 8007862:	4648      	mov	r0, r9
 8007864:	f000 fca2 	bl	80081ac <__pow5mult>
 8007868:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800786a:	4604      	mov	r4, r0
 800786c:	2b01      	cmp	r3, #1
 800786e:	f300 809f 	bgt.w	80079b0 <_dtoa_r+0x900>
 8007872:	9b06      	ldr	r3, [sp, #24]
 8007874:	2b00      	cmp	r3, #0
 8007876:	f040 8097 	bne.w	80079a8 <_dtoa_r+0x8f8>
 800787a:	9b07      	ldr	r3, [sp, #28]
 800787c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007880:	2b00      	cmp	r3, #0
 8007882:	f040 8093 	bne.w	80079ac <_dtoa_r+0x8fc>
 8007886:	9b07      	ldr	r3, [sp, #28]
 8007888:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800788c:	0d1b      	lsrs	r3, r3, #20
 800788e:	051b      	lsls	r3, r3, #20
 8007890:	b133      	cbz	r3, 80078a0 <_dtoa_r+0x7f0>
 8007892:	9b04      	ldr	r3, [sp, #16]
 8007894:	3301      	adds	r3, #1
 8007896:	9304      	str	r3, [sp, #16]
 8007898:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800789a:	3301      	adds	r3, #1
 800789c:	9309      	str	r3, [sp, #36]	@ 0x24
 800789e:	2301      	movs	r3, #1
 80078a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80078a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	f000 81b8 	beq.w	8007c1a <_dtoa_r+0xb6a>
 80078aa:	6923      	ldr	r3, [r4, #16]
 80078ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80078b0:	6918      	ldr	r0, [r3, #16]
 80078b2:	f000 fb77 	bl	8007fa4 <__hi0bits>
 80078b6:	f1c0 0020 	rsb	r0, r0, #32
 80078ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078bc:	4418      	add	r0, r3
 80078be:	f010 001f 	ands.w	r0, r0, #31
 80078c2:	f000 8082 	beq.w	80079ca <_dtoa_r+0x91a>
 80078c6:	f1c0 0320 	rsb	r3, r0, #32
 80078ca:	2b04      	cmp	r3, #4
 80078cc:	dd73      	ble.n	80079b6 <_dtoa_r+0x906>
 80078ce:	9b04      	ldr	r3, [sp, #16]
 80078d0:	f1c0 001c 	rsb	r0, r0, #28
 80078d4:	4403      	add	r3, r0
 80078d6:	9304      	str	r3, [sp, #16]
 80078d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078da:	4406      	add	r6, r0
 80078dc:	4403      	add	r3, r0
 80078de:	9309      	str	r3, [sp, #36]	@ 0x24
 80078e0:	9b04      	ldr	r3, [sp, #16]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	dd05      	ble.n	80078f2 <_dtoa_r+0x842>
 80078e6:	461a      	mov	r2, r3
 80078e8:	4648      	mov	r0, r9
 80078ea:	9903      	ldr	r1, [sp, #12]
 80078ec:	f000 fcb8 	bl	8008260 <__lshift>
 80078f0:	9003      	str	r0, [sp, #12]
 80078f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	dd05      	ble.n	8007904 <_dtoa_r+0x854>
 80078f8:	4621      	mov	r1, r4
 80078fa:	461a      	mov	r2, r3
 80078fc:	4648      	mov	r0, r9
 80078fe:	f000 fcaf 	bl	8008260 <__lshift>
 8007902:	4604      	mov	r4, r0
 8007904:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007906:	2b00      	cmp	r3, #0
 8007908:	d061      	beq.n	80079ce <_dtoa_r+0x91e>
 800790a:	4621      	mov	r1, r4
 800790c:	9803      	ldr	r0, [sp, #12]
 800790e:	f000 fd13 	bl	8008338 <__mcmp>
 8007912:	2800      	cmp	r0, #0
 8007914:	da5b      	bge.n	80079ce <_dtoa_r+0x91e>
 8007916:	2300      	movs	r3, #0
 8007918:	220a      	movs	r2, #10
 800791a:	4648      	mov	r0, r9
 800791c:	9903      	ldr	r1, [sp, #12]
 800791e:	f000 fafb 	bl	8007f18 <__multadd>
 8007922:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007924:	f107 38ff 	add.w	r8, r7, #4294967295
 8007928:	9003      	str	r0, [sp, #12]
 800792a:	2b00      	cmp	r3, #0
 800792c:	f000 8177 	beq.w	8007c1e <_dtoa_r+0xb6e>
 8007930:	4629      	mov	r1, r5
 8007932:	2300      	movs	r3, #0
 8007934:	220a      	movs	r2, #10
 8007936:	4648      	mov	r0, r9
 8007938:	f000 faee 	bl	8007f18 <__multadd>
 800793c:	f1bb 0f00 	cmp.w	fp, #0
 8007940:	4605      	mov	r5, r0
 8007942:	dc6f      	bgt.n	8007a24 <_dtoa_r+0x974>
 8007944:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007946:	2b02      	cmp	r3, #2
 8007948:	dc49      	bgt.n	80079de <_dtoa_r+0x92e>
 800794a:	e06b      	b.n	8007a24 <_dtoa_r+0x974>
 800794c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800794e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007952:	e73c      	b.n	80077ce <_dtoa_r+0x71e>
 8007954:	3fe00000 	.word	0x3fe00000
 8007958:	40240000 	.word	0x40240000
 800795c:	9b08      	ldr	r3, [sp, #32]
 800795e:	1e5c      	subs	r4, r3, #1
 8007960:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007962:	42a3      	cmp	r3, r4
 8007964:	db09      	blt.n	800797a <_dtoa_r+0x8ca>
 8007966:	1b1c      	subs	r4, r3, r4
 8007968:	9b08      	ldr	r3, [sp, #32]
 800796a:	2b00      	cmp	r3, #0
 800796c:	f6bf af30 	bge.w	80077d0 <_dtoa_r+0x720>
 8007970:	9b04      	ldr	r3, [sp, #16]
 8007972:	9a08      	ldr	r2, [sp, #32]
 8007974:	1a9e      	subs	r6, r3, r2
 8007976:	2300      	movs	r3, #0
 8007978:	e72b      	b.n	80077d2 <_dtoa_r+0x722>
 800797a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800797c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800797e:	1ae3      	subs	r3, r4, r3
 8007980:	441a      	add	r2, r3
 8007982:	940a      	str	r4, [sp, #40]	@ 0x28
 8007984:	9e04      	ldr	r6, [sp, #16]
 8007986:	2400      	movs	r4, #0
 8007988:	9b08      	ldr	r3, [sp, #32]
 800798a:	920e      	str	r2, [sp, #56]	@ 0x38
 800798c:	e721      	b.n	80077d2 <_dtoa_r+0x722>
 800798e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007990:	9e04      	ldr	r6, [sp, #16]
 8007992:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007994:	e728      	b.n	80077e8 <_dtoa_r+0x738>
 8007996:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800799a:	e751      	b.n	8007840 <_dtoa_r+0x790>
 800799c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800799e:	9903      	ldr	r1, [sp, #12]
 80079a0:	e750      	b.n	8007844 <_dtoa_r+0x794>
 80079a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80079a6:	e751      	b.n	800784c <_dtoa_r+0x79c>
 80079a8:	2300      	movs	r3, #0
 80079aa:	e779      	b.n	80078a0 <_dtoa_r+0x7f0>
 80079ac:	9b06      	ldr	r3, [sp, #24]
 80079ae:	e777      	b.n	80078a0 <_dtoa_r+0x7f0>
 80079b0:	2300      	movs	r3, #0
 80079b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80079b4:	e779      	b.n	80078aa <_dtoa_r+0x7fa>
 80079b6:	d093      	beq.n	80078e0 <_dtoa_r+0x830>
 80079b8:	9a04      	ldr	r2, [sp, #16]
 80079ba:	331c      	adds	r3, #28
 80079bc:	441a      	add	r2, r3
 80079be:	9204      	str	r2, [sp, #16]
 80079c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079c2:	441e      	add	r6, r3
 80079c4:	441a      	add	r2, r3
 80079c6:	9209      	str	r2, [sp, #36]	@ 0x24
 80079c8:	e78a      	b.n	80078e0 <_dtoa_r+0x830>
 80079ca:	4603      	mov	r3, r0
 80079cc:	e7f4      	b.n	80079b8 <_dtoa_r+0x908>
 80079ce:	9b08      	ldr	r3, [sp, #32]
 80079d0:	46b8      	mov	r8, r7
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	dc20      	bgt.n	8007a18 <_dtoa_r+0x968>
 80079d6:	469b      	mov	fp, r3
 80079d8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80079da:	2b02      	cmp	r3, #2
 80079dc:	dd1e      	ble.n	8007a1c <_dtoa_r+0x96c>
 80079de:	f1bb 0f00 	cmp.w	fp, #0
 80079e2:	f47f adb1 	bne.w	8007548 <_dtoa_r+0x498>
 80079e6:	4621      	mov	r1, r4
 80079e8:	465b      	mov	r3, fp
 80079ea:	2205      	movs	r2, #5
 80079ec:	4648      	mov	r0, r9
 80079ee:	f000 fa93 	bl	8007f18 <__multadd>
 80079f2:	4601      	mov	r1, r0
 80079f4:	4604      	mov	r4, r0
 80079f6:	9803      	ldr	r0, [sp, #12]
 80079f8:	f000 fc9e 	bl	8008338 <__mcmp>
 80079fc:	2800      	cmp	r0, #0
 80079fe:	f77f ada3 	ble.w	8007548 <_dtoa_r+0x498>
 8007a02:	4656      	mov	r6, sl
 8007a04:	2331      	movs	r3, #49	@ 0x31
 8007a06:	f108 0801 	add.w	r8, r8, #1
 8007a0a:	f806 3b01 	strb.w	r3, [r6], #1
 8007a0e:	e59f      	b.n	8007550 <_dtoa_r+0x4a0>
 8007a10:	46b8      	mov	r8, r7
 8007a12:	9c08      	ldr	r4, [sp, #32]
 8007a14:	4625      	mov	r5, r4
 8007a16:	e7f4      	b.n	8007a02 <_dtoa_r+0x952>
 8007a18:	f8dd b020 	ldr.w	fp, [sp, #32]
 8007a1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	f000 8101 	beq.w	8007c26 <_dtoa_r+0xb76>
 8007a24:	2e00      	cmp	r6, #0
 8007a26:	dd05      	ble.n	8007a34 <_dtoa_r+0x984>
 8007a28:	4629      	mov	r1, r5
 8007a2a:	4632      	mov	r2, r6
 8007a2c:	4648      	mov	r0, r9
 8007a2e:	f000 fc17 	bl	8008260 <__lshift>
 8007a32:	4605      	mov	r5, r0
 8007a34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d05c      	beq.n	8007af4 <_dtoa_r+0xa44>
 8007a3a:	4648      	mov	r0, r9
 8007a3c:	6869      	ldr	r1, [r5, #4]
 8007a3e:	f000 fa09 	bl	8007e54 <_Balloc>
 8007a42:	4606      	mov	r6, r0
 8007a44:	b928      	cbnz	r0, 8007a52 <_dtoa_r+0x9a2>
 8007a46:	4602      	mov	r2, r0
 8007a48:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007a4c:	4b80      	ldr	r3, [pc, #512]	@ (8007c50 <_dtoa_r+0xba0>)
 8007a4e:	f7ff bb43 	b.w	80070d8 <_dtoa_r+0x28>
 8007a52:	692a      	ldr	r2, [r5, #16]
 8007a54:	f105 010c 	add.w	r1, r5, #12
 8007a58:	3202      	adds	r2, #2
 8007a5a:	0092      	lsls	r2, r2, #2
 8007a5c:	300c      	adds	r0, #12
 8007a5e:	f000 ff9d 	bl	800899c <memcpy>
 8007a62:	2201      	movs	r2, #1
 8007a64:	4631      	mov	r1, r6
 8007a66:	4648      	mov	r0, r9
 8007a68:	f000 fbfa 	bl	8008260 <__lshift>
 8007a6c:	462f      	mov	r7, r5
 8007a6e:	4605      	mov	r5, r0
 8007a70:	f10a 0301 	add.w	r3, sl, #1
 8007a74:	9304      	str	r3, [sp, #16]
 8007a76:	eb0a 030b 	add.w	r3, sl, fp
 8007a7a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a7c:	9b06      	ldr	r3, [sp, #24]
 8007a7e:	f003 0301 	and.w	r3, r3, #1
 8007a82:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a84:	9b04      	ldr	r3, [sp, #16]
 8007a86:	4621      	mov	r1, r4
 8007a88:	9803      	ldr	r0, [sp, #12]
 8007a8a:	f103 3bff 	add.w	fp, r3, #4294967295
 8007a8e:	f7ff fa84 	bl	8006f9a <quorem>
 8007a92:	4603      	mov	r3, r0
 8007a94:	4639      	mov	r1, r7
 8007a96:	3330      	adds	r3, #48	@ 0x30
 8007a98:	9006      	str	r0, [sp, #24]
 8007a9a:	9803      	ldr	r0, [sp, #12]
 8007a9c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a9e:	f000 fc4b 	bl	8008338 <__mcmp>
 8007aa2:	462a      	mov	r2, r5
 8007aa4:	9008      	str	r0, [sp, #32]
 8007aa6:	4621      	mov	r1, r4
 8007aa8:	4648      	mov	r0, r9
 8007aaa:	f000 fc61 	bl	8008370 <__mdiff>
 8007aae:	68c2      	ldr	r2, [r0, #12]
 8007ab0:	4606      	mov	r6, r0
 8007ab2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ab4:	bb02      	cbnz	r2, 8007af8 <_dtoa_r+0xa48>
 8007ab6:	4601      	mov	r1, r0
 8007ab8:	9803      	ldr	r0, [sp, #12]
 8007aba:	f000 fc3d 	bl	8008338 <__mcmp>
 8007abe:	4602      	mov	r2, r0
 8007ac0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ac2:	4631      	mov	r1, r6
 8007ac4:	4648      	mov	r0, r9
 8007ac6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8007aca:	f000 fa03 	bl	8007ed4 <_Bfree>
 8007ace:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007ad0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007ad2:	9e04      	ldr	r6, [sp, #16]
 8007ad4:	ea42 0103 	orr.w	r1, r2, r3
 8007ad8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ada:	4319      	orrs	r1, r3
 8007adc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ade:	d10d      	bne.n	8007afc <_dtoa_r+0xa4c>
 8007ae0:	2b39      	cmp	r3, #57	@ 0x39
 8007ae2:	d027      	beq.n	8007b34 <_dtoa_r+0xa84>
 8007ae4:	9a08      	ldr	r2, [sp, #32]
 8007ae6:	2a00      	cmp	r2, #0
 8007ae8:	dd01      	ble.n	8007aee <_dtoa_r+0xa3e>
 8007aea:	9b06      	ldr	r3, [sp, #24]
 8007aec:	3331      	adds	r3, #49	@ 0x31
 8007aee:	f88b 3000 	strb.w	r3, [fp]
 8007af2:	e52e      	b.n	8007552 <_dtoa_r+0x4a2>
 8007af4:	4628      	mov	r0, r5
 8007af6:	e7b9      	b.n	8007a6c <_dtoa_r+0x9bc>
 8007af8:	2201      	movs	r2, #1
 8007afa:	e7e2      	b.n	8007ac2 <_dtoa_r+0xa12>
 8007afc:	9908      	ldr	r1, [sp, #32]
 8007afe:	2900      	cmp	r1, #0
 8007b00:	db04      	blt.n	8007b0c <_dtoa_r+0xa5c>
 8007b02:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8007b04:	4301      	orrs	r1, r0
 8007b06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b08:	4301      	orrs	r1, r0
 8007b0a:	d120      	bne.n	8007b4e <_dtoa_r+0xa9e>
 8007b0c:	2a00      	cmp	r2, #0
 8007b0e:	ddee      	ble.n	8007aee <_dtoa_r+0xa3e>
 8007b10:	2201      	movs	r2, #1
 8007b12:	9903      	ldr	r1, [sp, #12]
 8007b14:	4648      	mov	r0, r9
 8007b16:	9304      	str	r3, [sp, #16]
 8007b18:	f000 fba2 	bl	8008260 <__lshift>
 8007b1c:	4621      	mov	r1, r4
 8007b1e:	9003      	str	r0, [sp, #12]
 8007b20:	f000 fc0a 	bl	8008338 <__mcmp>
 8007b24:	2800      	cmp	r0, #0
 8007b26:	9b04      	ldr	r3, [sp, #16]
 8007b28:	dc02      	bgt.n	8007b30 <_dtoa_r+0xa80>
 8007b2a:	d1e0      	bne.n	8007aee <_dtoa_r+0xa3e>
 8007b2c:	07da      	lsls	r2, r3, #31
 8007b2e:	d5de      	bpl.n	8007aee <_dtoa_r+0xa3e>
 8007b30:	2b39      	cmp	r3, #57	@ 0x39
 8007b32:	d1da      	bne.n	8007aea <_dtoa_r+0xa3a>
 8007b34:	2339      	movs	r3, #57	@ 0x39
 8007b36:	f88b 3000 	strb.w	r3, [fp]
 8007b3a:	4633      	mov	r3, r6
 8007b3c:	461e      	mov	r6, r3
 8007b3e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007b42:	3b01      	subs	r3, #1
 8007b44:	2a39      	cmp	r2, #57	@ 0x39
 8007b46:	d04e      	beq.n	8007be6 <_dtoa_r+0xb36>
 8007b48:	3201      	adds	r2, #1
 8007b4a:	701a      	strb	r2, [r3, #0]
 8007b4c:	e501      	b.n	8007552 <_dtoa_r+0x4a2>
 8007b4e:	2a00      	cmp	r2, #0
 8007b50:	dd03      	ble.n	8007b5a <_dtoa_r+0xaaa>
 8007b52:	2b39      	cmp	r3, #57	@ 0x39
 8007b54:	d0ee      	beq.n	8007b34 <_dtoa_r+0xa84>
 8007b56:	3301      	adds	r3, #1
 8007b58:	e7c9      	b.n	8007aee <_dtoa_r+0xa3e>
 8007b5a:	9a04      	ldr	r2, [sp, #16]
 8007b5c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007b5e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007b62:	428a      	cmp	r2, r1
 8007b64:	d028      	beq.n	8007bb8 <_dtoa_r+0xb08>
 8007b66:	2300      	movs	r3, #0
 8007b68:	220a      	movs	r2, #10
 8007b6a:	9903      	ldr	r1, [sp, #12]
 8007b6c:	4648      	mov	r0, r9
 8007b6e:	f000 f9d3 	bl	8007f18 <__multadd>
 8007b72:	42af      	cmp	r7, r5
 8007b74:	9003      	str	r0, [sp, #12]
 8007b76:	f04f 0300 	mov.w	r3, #0
 8007b7a:	f04f 020a 	mov.w	r2, #10
 8007b7e:	4639      	mov	r1, r7
 8007b80:	4648      	mov	r0, r9
 8007b82:	d107      	bne.n	8007b94 <_dtoa_r+0xae4>
 8007b84:	f000 f9c8 	bl	8007f18 <__multadd>
 8007b88:	4607      	mov	r7, r0
 8007b8a:	4605      	mov	r5, r0
 8007b8c:	9b04      	ldr	r3, [sp, #16]
 8007b8e:	3301      	adds	r3, #1
 8007b90:	9304      	str	r3, [sp, #16]
 8007b92:	e777      	b.n	8007a84 <_dtoa_r+0x9d4>
 8007b94:	f000 f9c0 	bl	8007f18 <__multadd>
 8007b98:	4629      	mov	r1, r5
 8007b9a:	4607      	mov	r7, r0
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	220a      	movs	r2, #10
 8007ba0:	4648      	mov	r0, r9
 8007ba2:	f000 f9b9 	bl	8007f18 <__multadd>
 8007ba6:	4605      	mov	r5, r0
 8007ba8:	e7f0      	b.n	8007b8c <_dtoa_r+0xadc>
 8007baa:	f1bb 0f00 	cmp.w	fp, #0
 8007bae:	bfcc      	ite	gt
 8007bb0:	465e      	movgt	r6, fp
 8007bb2:	2601      	movle	r6, #1
 8007bb4:	2700      	movs	r7, #0
 8007bb6:	4456      	add	r6, sl
 8007bb8:	2201      	movs	r2, #1
 8007bba:	9903      	ldr	r1, [sp, #12]
 8007bbc:	4648      	mov	r0, r9
 8007bbe:	9304      	str	r3, [sp, #16]
 8007bc0:	f000 fb4e 	bl	8008260 <__lshift>
 8007bc4:	4621      	mov	r1, r4
 8007bc6:	9003      	str	r0, [sp, #12]
 8007bc8:	f000 fbb6 	bl	8008338 <__mcmp>
 8007bcc:	2800      	cmp	r0, #0
 8007bce:	dcb4      	bgt.n	8007b3a <_dtoa_r+0xa8a>
 8007bd0:	d102      	bne.n	8007bd8 <_dtoa_r+0xb28>
 8007bd2:	9b04      	ldr	r3, [sp, #16]
 8007bd4:	07db      	lsls	r3, r3, #31
 8007bd6:	d4b0      	bmi.n	8007b3a <_dtoa_r+0xa8a>
 8007bd8:	4633      	mov	r3, r6
 8007bda:	461e      	mov	r6, r3
 8007bdc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007be0:	2a30      	cmp	r2, #48	@ 0x30
 8007be2:	d0fa      	beq.n	8007bda <_dtoa_r+0xb2a>
 8007be4:	e4b5      	b.n	8007552 <_dtoa_r+0x4a2>
 8007be6:	459a      	cmp	sl, r3
 8007be8:	d1a8      	bne.n	8007b3c <_dtoa_r+0xa8c>
 8007bea:	2331      	movs	r3, #49	@ 0x31
 8007bec:	f108 0801 	add.w	r8, r8, #1
 8007bf0:	f88a 3000 	strb.w	r3, [sl]
 8007bf4:	e4ad      	b.n	8007552 <_dtoa_r+0x4a2>
 8007bf6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007bf8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007c54 <_dtoa_r+0xba4>
 8007bfc:	b11b      	cbz	r3, 8007c06 <_dtoa_r+0xb56>
 8007bfe:	f10a 0308 	add.w	r3, sl, #8
 8007c02:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007c04:	6013      	str	r3, [r2, #0]
 8007c06:	4650      	mov	r0, sl
 8007c08:	b017      	add	sp, #92	@ 0x5c
 8007c0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c0e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007c10:	2b01      	cmp	r3, #1
 8007c12:	f77f ae2e 	ble.w	8007872 <_dtoa_r+0x7c2>
 8007c16:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c18:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c1a:	2001      	movs	r0, #1
 8007c1c:	e64d      	b.n	80078ba <_dtoa_r+0x80a>
 8007c1e:	f1bb 0f00 	cmp.w	fp, #0
 8007c22:	f77f aed9 	ble.w	80079d8 <_dtoa_r+0x928>
 8007c26:	4656      	mov	r6, sl
 8007c28:	4621      	mov	r1, r4
 8007c2a:	9803      	ldr	r0, [sp, #12]
 8007c2c:	f7ff f9b5 	bl	8006f9a <quorem>
 8007c30:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007c34:	f806 3b01 	strb.w	r3, [r6], #1
 8007c38:	eba6 020a 	sub.w	r2, r6, sl
 8007c3c:	4593      	cmp	fp, r2
 8007c3e:	ddb4      	ble.n	8007baa <_dtoa_r+0xafa>
 8007c40:	2300      	movs	r3, #0
 8007c42:	220a      	movs	r2, #10
 8007c44:	4648      	mov	r0, r9
 8007c46:	9903      	ldr	r1, [sp, #12]
 8007c48:	f000 f966 	bl	8007f18 <__multadd>
 8007c4c:	9003      	str	r0, [sp, #12]
 8007c4e:	e7eb      	b.n	8007c28 <_dtoa_r+0xb78>
 8007c50:	0800a1b6 	.word	0x0800a1b6
 8007c54:	0800a13a 	.word	0x0800a13a

08007c58 <_free_r>:
 8007c58:	b538      	push	{r3, r4, r5, lr}
 8007c5a:	4605      	mov	r5, r0
 8007c5c:	2900      	cmp	r1, #0
 8007c5e:	d040      	beq.n	8007ce2 <_free_r+0x8a>
 8007c60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c64:	1f0c      	subs	r4, r1, #4
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	bfb8      	it	lt
 8007c6a:	18e4      	addlt	r4, r4, r3
 8007c6c:	f000 f8e6 	bl	8007e3c <__malloc_lock>
 8007c70:	4a1c      	ldr	r2, [pc, #112]	@ (8007ce4 <_free_r+0x8c>)
 8007c72:	6813      	ldr	r3, [r2, #0]
 8007c74:	b933      	cbnz	r3, 8007c84 <_free_r+0x2c>
 8007c76:	6063      	str	r3, [r4, #4]
 8007c78:	6014      	str	r4, [r2, #0]
 8007c7a:	4628      	mov	r0, r5
 8007c7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c80:	f000 b8e2 	b.w	8007e48 <__malloc_unlock>
 8007c84:	42a3      	cmp	r3, r4
 8007c86:	d908      	bls.n	8007c9a <_free_r+0x42>
 8007c88:	6820      	ldr	r0, [r4, #0]
 8007c8a:	1821      	adds	r1, r4, r0
 8007c8c:	428b      	cmp	r3, r1
 8007c8e:	bf01      	itttt	eq
 8007c90:	6819      	ldreq	r1, [r3, #0]
 8007c92:	685b      	ldreq	r3, [r3, #4]
 8007c94:	1809      	addeq	r1, r1, r0
 8007c96:	6021      	streq	r1, [r4, #0]
 8007c98:	e7ed      	b.n	8007c76 <_free_r+0x1e>
 8007c9a:	461a      	mov	r2, r3
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	b10b      	cbz	r3, 8007ca4 <_free_r+0x4c>
 8007ca0:	42a3      	cmp	r3, r4
 8007ca2:	d9fa      	bls.n	8007c9a <_free_r+0x42>
 8007ca4:	6811      	ldr	r1, [r2, #0]
 8007ca6:	1850      	adds	r0, r2, r1
 8007ca8:	42a0      	cmp	r0, r4
 8007caa:	d10b      	bne.n	8007cc4 <_free_r+0x6c>
 8007cac:	6820      	ldr	r0, [r4, #0]
 8007cae:	4401      	add	r1, r0
 8007cb0:	1850      	adds	r0, r2, r1
 8007cb2:	4283      	cmp	r3, r0
 8007cb4:	6011      	str	r1, [r2, #0]
 8007cb6:	d1e0      	bne.n	8007c7a <_free_r+0x22>
 8007cb8:	6818      	ldr	r0, [r3, #0]
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	4408      	add	r0, r1
 8007cbe:	6010      	str	r0, [r2, #0]
 8007cc0:	6053      	str	r3, [r2, #4]
 8007cc2:	e7da      	b.n	8007c7a <_free_r+0x22>
 8007cc4:	d902      	bls.n	8007ccc <_free_r+0x74>
 8007cc6:	230c      	movs	r3, #12
 8007cc8:	602b      	str	r3, [r5, #0]
 8007cca:	e7d6      	b.n	8007c7a <_free_r+0x22>
 8007ccc:	6820      	ldr	r0, [r4, #0]
 8007cce:	1821      	adds	r1, r4, r0
 8007cd0:	428b      	cmp	r3, r1
 8007cd2:	bf01      	itttt	eq
 8007cd4:	6819      	ldreq	r1, [r3, #0]
 8007cd6:	685b      	ldreq	r3, [r3, #4]
 8007cd8:	1809      	addeq	r1, r1, r0
 8007cda:	6021      	streq	r1, [r4, #0]
 8007cdc:	6063      	str	r3, [r4, #4]
 8007cde:	6054      	str	r4, [r2, #4]
 8007ce0:	e7cb      	b.n	8007c7a <_free_r+0x22>
 8007ce2:	bd38      	pop	{r3, r4, r5, pc}
 8007ce4:	20000530 	.word	0x20000530

08007ce8 <malloc>:
 8007ce8:	4b02      	ldr	r3, [pc, #8]	@ (8007cf4 <malloc+0xc>)
 8007cea:	4601      	mov	r1, r0
 8007cec:	6818      	ldr	r0, [r3, #0]
 8007cee:	f000 b825 	b.w	8007d3c <_malloc_r>
 8007cf2:	bf00      	nop
 8007cf4:	20000018 	.word	0x20000018

08007cf8 <sbrk_aligned>:
 8007cf8:	b570      	push	{r4, r5, r6, lr}
 8007cfa:	4e0f      	ldr	r6, [pc, #60]	@ (8007d38 <sbrk_aligned+0x40>)
 8007cfc:	460c      	mov	r4, r1
 8007cfe:	6831      	ldr	r1, [r6, #0]
 8007d00:	4605      	mov	r5, r0
 8007d02:	b911      	cbnz	r1, 8007d0a <sbrk_aligned+0x12>
 8007d04:	f000 fe3a 	bl	800897c <_sbrk_r>
 8007d08:	6030      	str	r0, [r6, #0]
 8007d0a:	4621      	mov	r1, r4
 8007d0c:	4628      	mov	r0, r5
 8007d0e:	f000 fe35 	bl	800897c <_sbrk_r>
 8007d12:	1c43      	adds	r3, r0, #1
 8007d14:	d103      	bne.n	8007d1e <sbrk_aligned+0x26>
 8007d16:	f04f 34ff 	mov.w	r4, #4294967295
 8007d1a:	4620      	mov	r0, r4
 8007d1c:	bd70      	pop	{r4, r5, r6, pc}
 8007d1e:	1cc4      	adds	r4, r0, #3
 8007d20:	f024 0403 	bic.w	r4, r4, #3
 8007d24:	42a0      	cmp	r0, r4
 8007d26:	d0f8      	beq.n	8007d1a <sbrk_aligned+0x22>
 8007d28:	1a21      	subs	r1, r4, r0
 8007d2a:	4628      	mov	r0, r5
 8007d2c:	f000 fe26 	bl	800897c <_sbrk_r>
 8007d30:	3001      	adds	r0, #1
 8007d32:	d1f2      	bne.n	8007d1a <sbrk_aligned+0x22>
 8007d34:	e7ef      	b.n	8007d16 <sbrk_aligned+0x1e>
 8007d36:	bf00      	nop
 8007d38:	2000052c 	.word	0x2000052c

08007d3c <_malloc_r>:
 8007d3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d40:	1ccd      	adds	r5, r1, #3
 8007d42:	f025 0503 	bic.w	r5, r5, #3
 8007d46:	3508      	adds	r5, #8
 8007d48:	2d0c      	cmp	r5, #12
 8007d4a:	bf38      	it	cc
 8007d4c:	250c      	movcc	r5, #12
 8007d4e:	2d00      	cmp	r5, #0
 8007d50:	4606      	mov	r6, r0
 8007d52:	db01      	blt.n	8007d58 <_malloc_r+0x1c>
 8007d54:	42a9      	cmp	r1, r5
 8007d56:	d904      	bls.n	8007d62 <_malloc_r+0x26>
 8007d58:	230c      	movs	r3, #12
 8007d5a:	6033      	str	r3, [r6, #0]
 8007d5c:	2000      	movs	r0, #0
 8007d5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007e38 <_malloc_r+0xfc>
 8007d66:	f000 f869 	bl	8007e3c <__malloc_lock>
 8007d6a:	f8d8 3000 	ldr.w	r3, [r8]
 8007d6e:	461c      	mov	r4, r3
 8007d70:	bb44      	cbnz	r4, 8007dc4 <_malloc_r+0x88>
 8007d72:	4629      	mov	r1, r5
 8007d74:	4630      	mov	r0, r6
 8007d76:	f7ff ffbf 	bl	8007cf8 <sbrk_aligned>
 8007d7a:	1c43      	adds	r3, r0, #1
 8007d7c:	4604      	mov	r4, r0
 8007d7e:	d158      	bne.n	8007e32 <_malloc_r+0xf6>
 8007d80:	f8d8 4000 	ldr.w	r4, [r8]
 8007d84:	4627      	mov	r7, r4
 8007d86:	2f00      	cmp	r7, #0
 8007d88:	d143      	bne.n	8007e12 <_malloc_r+0xd6>
 8007d8a:	2c00      	cmp	r4, #0
 8007d8c:	d04b      	beq.n	8007e26 <_malloc_r+0xea>
 8007d8e:	6823      	ldr	r3, [r4, #0]
 8007d90:	4639      	mov	r1, r7
 8007d92:	4630      	mov	r0, r6
 8007d94:	eb04 0903 	add.w	r9, r4, r3
 8007d98:	f000 fdf0 	bl	800897c <_sbrk_r>
 8007d9c:	4581      	cmp	r9, r0
 8007d9e:	d142      	bne.n	8007e26 <_malloc_r+0xea>
 8007da0:	6821      	ldr	r1, [r4, #0]
 8007da2:	4630      	mov	r0, r6
 8007da4:	1a6d      	subs	r5, r5, r1
 8007da6:	4629      	mov	r1, r5
 8007da8:	f7ff ffa6 	bl	8007cf8 <sbrk_aligned>
 8007dac:	3001      	adds	r0, #1
 8007dae:	d03a      	beq.n	8007e26 <_malloc_r+0xea>
 8007db0:	6823      	ldr	r3, [r4, #0]
 8007db2:	442b      	add	r3, r5
 8007db4:	6023      	str	r3, [r4, #0]
 8007db6:	f8d8 3000 	ldr.w	r3, [r8]
 8007dba:	685a      	ldr	r2, [r3, #4]
 8007dbc:	bb62      	cbnz	r2, 8007e18 <_malloc_r+0xdc>
 8007dbe:	f8c8 7000 	str.w	r7, [r8]
 8007dc2:	e00f      	b.n	8007de4 <_malloc_r+0xa8>
 8007dc4:	6822      	ldr	r2, [r4, #0]
 8007dc6:	1b52      	subs	r2, r2, r5
 8007dc8:	d420      	bmi.n	8007e0c <_malloc_r+0xd0>
 8007dca:	2a0b      	cmp	r2, #11
 8007dcc:	d917      	bls.n	8007dfe <_malloc_r+0xc2>
 8007dce:	1961      	adds	r1, r4, r5
 8007dd0:	42a3      	cmp	r3, r4
 8007dd2:	6025      	str	r5, [r4, #0]
 8007dd4:	bf18      	it	ne
 8007dd6:	6059      	strne	r1, [r3, #4]
 8007dd8:	6863      	ldr	r3, [r4, #4]
 8007dda:	bf08      	it	eq
 8007ddc:	f8c8 1000 	streq.w	r1, [r8]
 8007de0:	5162      	str	r2, [r4, r5]
 8007de2:	604b      	str	r3, [r1, #4]
 8007de4:	4630      	mov	r0, r6
 8007de6:	f000 f82f 	bl	8007e48 <__malloc_unlock>
 8007dea:	f104 000b 	add.w	r0, r4, #11
 8007dee:	1d23      	adds	r3, r4, #4
 8007df0:	f020 0007 	bic.w	r0, r0, #7
 8007df4:	1ac2      	subs	r2, r0, r3
 8007df6:	bf1c      	itt	ne
 8007df8:	1a1b      	subne	r3, r3, r0
 8007dfa:	50a3      	strne	r3, [r4, r2]
 8007dfc:	e7af      	b.n	8007d5e <_malloc_r+0x22>
 8007dfe:	6862      	ldr	r2, [r4, #4]
 8007e00:	42a3      	cmp	r3, r4
 8007e02:	bf0c      	ite	eq
 8007e04:	f8c8 2000 	streq.w	r2, [r8]
 8007e08:	605a      	strne	r2, [r3, #4]
 8007e0a:	e7eb      	b.n	8007de4 <_malloc_r+0xa8>
 8007e0c:	4623      	mov	r3, r4
 8007e0e:	6864      	ldr	r4, [r4, #4]
 8007e10:	e7ae      	b.n	8007d70 <_malloc_r+0x34>
 8007e12:	463c      	mov	r4, r7
 8007e14:	687f      	ldr	r7, [r7, #4]
 8007e16:	e7b6      	b.n	8007d86 <_malloc_r+0x4a>
 8007e18:	461a      	mov	r2, r3
 8007e1a:	685b      	ldr	r3, [r3, #4]
 8007e1c:	42a3      	cmp	r3, r4
 8007e1e:	d1fb      	bne.n	8007e18 <_malloc_r+0xdc>
 8007e20:	2300      	movs	r3, #0
 8007e22:	6053      	str	r3, [r2, #4]
 8007e24:	e7de      	b.n	8007de4 <_malloc_r+0xa8>
 8007e26:	230c      	movs	r3, #12
 8007e28:	4630      	mov	r0, r6
 8007e2a:	6033      	str	r3, [r6, #0]
 8007e2c:	f000 f80c 	bl	8007e48 <__malloc_unlock>
 8007e30:	e794      	b.n	8007d5c <_malloc_r+0x20>
 8007e32:	6005      	str	r5, [r0, #0]
 8007e34:	e7d6      	b.n	8007de4 <_malloc_r+0xa8>
 8007e36:	bf00      	nop
 8007e38:	20000530 	.word	0x20000530

08007e3c <__malloc_lock>:
 8007e3c:	4801      	ldr	r0, [pc, #4]	@ (8007e44 <__malloc_lock+0x8>)
 8007e3e:	f7ff b89c 	b.w	8006f7a <__retarget_lock_acquire_recursive>
 8007e42:	bf00      	nop
 8007e44:	20000528 	.word	0x20000528

08007e48 <__malloc_unlock>:
 8007e48:	4801      	ldr	r0, [pc, #4]	@ (8007e50 <__malloc_unlock+0x8>)
 8007e4a:	f7ff b897 	b.w	8006f7c <__retarget_lock_release_recursive>
 8007e4e:	bf00      	nop
 8007e50:	20000528 	.word	0x20000528

08007e54 <_Balloc>:
 8007e54:	b570      	push	{r4, r5, r6, lr}
 8007e56:	69c6      	ldr	r6, [r0, #28]
 8007e58:	4604      	mov	r4, r0
 8007e5a:	460d      	mov	r5, r1
 8007e5c:	b976      	cbnz	r6, 8007e7c <_Balloc+0x28>
 8007e5e:	2010      	movs	r0, #16
 8007e60:	f7ff ff42 	bl	8007ce8 <malloc>
 8007e64:	4602      	mov	r2, r0
 8007e66:	61e0      	str	r0, [r4, #28]
 8007e68:	b920      	cbnz	r0, 8007e74 <_Balloc+0x20>
 8007e6a:	216b      	movs	r1, #107	@ 0x6b
 8007e6c:	4b17      	ldr	r3, [pc, #92]	@ (8007ecc <_Balloc+0x78>)
 8007e6e:	4818      	ldr	r0, [pc, #96]	@ (8007ed0 <_Balloc+0x7c>)
 8007e70:	f000 fda2 	bl	80089b8 <__assert_func>
 8007e74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e78:	6006      	str	r6, [r0, #0]
 8007e7a:	60c6      	str	r6, [r0, #12]
 8007e7c:	69e6      	ldr	r6, [r4, #28]
 8007e7e:	68f3      	ldr	r3, [r6, #12]
 8007e80:	b183      	cbz	r3, 8007ea4 <_Balloc+0x50>
 8007e82:	69e3      	ldr	r3, [r4, #28]
 8007e84:	68db      	ldr	r3, [r3, #12]
 8007e86:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007e8a:	b9b8      	cbnz	r0, 8007ebc <_Balloc+0x68>
 8007e8c:	2101      	movs	r1, #1
 8007e8e:	fa01 f605 	lsl.w	r6, r1, r5
 8007e92:	1d72      	adds	r2, r6, #5
 8007e94:	4620      	mov	r0, r4
 8007e96:	0092      	lsls	r2, r2, #2
 8007e98:	f000 fdac 	bl	80089f4 <_calloc_r>
 8007e9c:	b160      	cbz	r0, 8007eb8 <_Balloc+0x64>
 8007e9e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007ea2:	e00e      	b.n	8007ec2 <_Balloc+0x6e>
 8007ea4:	2221      	movs	r2, #33	@ 0x21
 8007ea6:	2104      	movs	r1, #4
 8007ea8:	4620      	mov	r0, r4
 8007eaa:	f000 fda3 	bl	80089f4 <_calloc_r>
 8007eae:	69e3      	ldr	r3, [r4, #28]
 8007eb0:	60f0      	str	r0, [r6, #12]
 8007eb2:	68db      	ldr	r3, [r3, #12]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d1e4      	bne.n	8007e82 <_Balloc+0x2e>
 8007eb8:	2000      	movs	r0, #0
 8007eba:	bd70      	pop	{r4, r5, r6, pc}
 8007ebc:	6802      	ldr	r2, [r0, #0]
 8007ebe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ec8:	e7f7      	b.n	8007eba <_Balloc+0x66>
 8007eca:	bf00      	nop
 8007ecc:	0800a147 	.word	0x0800a147
 8007ed0:	0800a1c7 	.word	0x0800a1c7

08007ed4 <_Bfree>:
 8007ed4:	b570      	push	{r4, r5, r6, lr}
 8007ed6:	69c6      	ldr	r6, [r0, #28]
 8007ed8:	4605      	mov	r5, r0
 8007eda:	460c      	mov	r4, r1
 8007edc:	b976      	cbnz	r6, 8007efc <_Bfree+0x28>
 8007ede:	2010      	movs	r0, #16
 8007ee0:	f7ff ff02 	bl	8007ce8 <malloc>
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	61e8      	str	r0, [r5, #28]
 8007ee8:	b920      	cbnz	r0, 8007ef4 <_Bfree+0x20>
 8007eea:	218f      	movs	r1, #143	@ 0x8f
 8007eec:	4b08      	ldr	r3, [pc, #32]	@ (8007f10 <_Bfree+0x3c>)
 8007eee:	4809      	ldr	r0, [pc, #36]	@ (8007f14 <_Bfree+0x40>)
 8007ef0:	f000 fd62 	bl	80089b8 <__assert_func>
 8007ef4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ef8:	6006      	str	r6, [r0, #0]
 8007efa:	60c6      	str	r6, [r0, #12]
 8007efc:	b13c      	cbz	r4, 8007f0e <_Bfree+0x3a>
 8007efe:	69eb      	ldr	r3, [r5, #28]
 8007f00:	6862      	ldr	r2, [r4, #4]
 8007f02:	68db      	ldr	r3, [r3, #12]
 8007f04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007f08:	6021      	str	r1, [r4, #0]
 8007f0a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007f0e:	bd70      	pop	{r4, r5, r6, pc}
 8007f10:	0800a147 	.word	0x0800a147
 8007f14:	0800a1c7 	.word	0x0800a1c7

08007f18 <__multadd>:
 8007f18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f1c:	4607      	mov	r7, r0
 8007f1e:	460c      	mov	r4, r1
 8007f20:	461e      	mov	r6, r3
 8007f22:	2000      	movs	r0, #0
 8007f24:	690d      	ldr	r5, [r1, #16]
 8007f26:	f101 0c14 	add.w	ip, r1, #20
 8007f2a:	f8dc 3000 	ldr.w	r3, [ip]
 8007f2e:	3001      	adds	r0, #1
 8007f30:	b299      	uxth	r1, r3
 8007f32:	fb02 6101 	mla	r1, r2, r1, r6
 8007f36:	0c1e      	lsrs	r6, r3, #16
 8007f38:	0c0b      	lsrs	r3, r1, #16
 8007f3a:	fb02 3306 	mla	r3, r2, r6, r3
 8007f3e:	b289      	uxth	r1, r1
 8007f40:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007f44:	4285      	cmp	r5, r0
 8007f46:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007f4a:	f84c 1b04 	str.w	r1, [ip], #4
 8007f4e:	dcec      	bgt.n	8007f2a <__multadd+0x12>
 8007f50:	b30e      	cbz	r6, 8007f96 <__multadd+0x7e>
 8007f52:	68a3      	ldr	r3, [r4, #8]
 8007f54:	42ab      	cmp	r3, r5
 8007f56:	dc19      	bgt.n	8007f8c <__multadd+0x74>
 8007f58:	6861      	ldr	r1, [r4, #4]
 8007f5a:	4638      	mov	r0, r7
 8007f5c:	3101      	adds	r1, #1
 8007f5e:	f7ff ff79 	bl	8007e54 <_Balloc>
 8007f62:	4680      	mov	r8, r0
 8007f64:	b928      	cbnz	r0, 8007f72 <__multadd+0x5a>
 8007f66:	4602      	mov	r2, r0
 8007f68:	21ba      	movs	r1, #186	@ 0xba
 8007f6a:	4b0c      	ldr	r3, [pc, #48]	@ (8007f9c <__multadd+0x84>)
 8007f6c:	480c      	ldr	r0, [pc, #48]	@ (8007fa0 <__multadd+0x88>)
 8007f6e:	f000 fd23 	bl	80089b8 <__assert_func>
 8007f72:	6922      	ldr	r2, [r4, #16]
 8007f74:	f104 010c 	add.w	r1, r4, #12
 8007f78:	3202      	adds	r2, #2
 8007f7a:	0092      	lsls	r2, r2, #2
 8007f7c:	300c      	adds	r0, #12
 8007f7e:	f000 fd0d 	bl	800899c <memcpy>
 8007f82:	4621      	mov	r1, r4
 8007f84:	4638      	mov	r0, r7
 8007f86:	f7ff ffa5 	bl	8007ed4 <_Bfree>
 8007f8a:	4644      	mov	r4, r8
 8007f8c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007f90:	3501      	adds	r5, #1
 8007f92:	615e      	str	r6, [r3, #20]
 8007f94:	6125      	str	r5, [r4, #16]
 8007f96:	4620      	mov	r0, r4
 8007f98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f9c:	0800a1b6 	.word	0x0800a1b6
 8007fa0:	0800a1c7 	.word	0x0800a1c7

08007fa4 <__hi0bits>:
 8007fa4:	4603      	mov	r3, r0
 8007fa6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007faa:	bf3a      	itte	cc
 8007fac:	0403      	lslcc	r3, r0, #16
 8007fae:	2010      	movcc	r0, #16
 8007fb0:	2000      	movcs	r0, #0
 8007fb2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007fb6:	bf3c      	itt	cc
 8007fb8:	021b      	lslcc	r3, r3, #8
 8007fba:	3008      	addcc	r0, #8
 8007fbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007fc0:	bf3c      	itt	cc
 8007fc2:	011b      	lslcc	r3, r3, #4
 8007fc4:	3004      	addcc	r0, #4
 8007fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fca:	bf3c      	itt	cc
 8007fcc:	009b      	lslcc	r3, r3, #2
 8007fce:	3002      	addcc	r0, #2
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	db05      	blt.n	8007fe0 <__hi0bits+0x3c>
 8007fd4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007fd8:	f100 0001 	add.w	r0, r0, #1
 8007fdc:	bf08      	it	eq
 8007fde:	2020      	moveq	r0, #32
 8007fe0:	4770      	bx	lr

08007fe2 <__lo0bits>:
 8007fe2:	6803      	ldr	r3, [r0, #0]
 8007fe4:	4602      	mov	r2, r0
 8007fe6:	f013 0007 	ands.w	r0, r3, #7
 8007fea:	d00b      	beq.n	8008004 <__lo0bits+0x22>
 8007fec:	07d9      	lsls	r1, r3, #31
 8007fee:	d421      	bmi.n	8008034 <__lo0bits+0x52>
 8007ff0:	0798      	lsls	r0, r3, #30
 8007ff2:	bf49      	itett	mi
 8007ff4:	085b      	lsrmi	r3, r3, #1
 8007ff6:	089b      	lsrpl	r3, r3, #2
 8007ff8:	2001      	movmi	r0, #1
 8007ffa:	6013      	strmi	r3, [r2, #0]
 8007ffc:	bf5c      	itt	pl
 8007ffe:	2002      	movpl	r0, #2
 8008000:	6013      	strpl	r3, [r2, #0]
 8008002:	4770      	bx	lr
 8008004:	b299      	uxth	r1, r3
 8008006:	b909      	cbnz	r1, 800800c <__lo0bits+0x2a>
 8008008:	2010      	movs	r0, #16
 800800a:	0c1b      	lsrs	r3, r3, #16
 800800c:	b2d9      	uxtb	r1, r3
 800800e:	b909      	cbnz	r1, 8008014 <__lo0bits+0x32>
 8008010:	3008      	adds	r0, #8
 8008012:	0a1b      	lsrs	r3, r3, #8
 8008014:	0719      	lsls	r1, r3, #28
 8008016:	bf04      	itt	eq
 8008018:	091b      	lsreq	r3, r3, #4
 800801a:	3004      	addeq	r0, #4
 800801c:	0799      	lsls	r1, r3, #30
 800801e:	bf04      	itt	eq
 8008020:	089b      	lsreq	r3, r3, #2
 8008022:	3002      	addeq	r0, #2
 8008024:	07d9      	lsls	r1, r3, #31
 8008026:	d403      	bmi.n	8008030 <__lo0bits+0x4e>
 8008028:	085b      	lsrs	r3, r3, #1
 800802a:	f100 0001 	add.w	r0, r0, #1
 800802e:	d003      	beq.n	8008038 <__lo0bits+0x56>
 8008030:	6013      	str	r3, [r2, #0]
 8008032:	4770      	bx	lr
 8008034:	2000      	movs	r0, #0
 8008036:	4770      	bx	lr
 8008038:	2020      	movs	r0, #32
 800803a:	4770      	bx	lr

0800803c <__i2b>:
 800803c:	b510      	push	{r4, lr}
 800803e:	460c      	mov	r4, r1
 8008040:	2101      	movs	r1, #1
 8008042:	f7ff ff07 	bl	8007e54 <_Balloc>
 8008046:	4602      	mov	r2, r0
 8008048:	b928      	cbnz	r0, 8008056 <__i2b+0x1a>
 800804a:	f240 1145 	movw	r1, #325	@ 0x145
 800804e:	4b04      	ldr	r3, [pc, #16]	@ (8008060 <__i2b+0x24>)
 8008050:	4804      	ldr	r0, [pc, #16]	@ (8008064 <__i2b+0x28>)
 8008052:	f000 fcb1 	bl	80089b8 <__assert_func>
 8008056:	2301      	movs	r3, #1
 8008058:	6144      	str	r4, [r0, #20]
 800805a:	6103      	str	r3, [r0, #16]
 800805c:	bd10      	pop	{r4, pc}
 800805e:	bf00      	nop
 8008060:	0800a1b6 	.word	0x0800a1b6
 8008064:	0800a1c7 	.word	0x0800a1c7

08008068 <__multiply>:
 8008068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800806c:	4617      	mov	r7, r2
 800806e:	690a      	ldr	r2, [r1, #16]
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	4689      	mov	r9, r1
 8008074:	429a      	cmp	r2, r3
 8008076:	bfa2      	ittt	ge
 8008078:	463b      	movge	r3, r7
 800807a:	460f      	movge	r7, r1
 800807c:	4699      	movge	r9, r3
 800807e:	693d      	ldr	r5, [r7, #16]
 8008080:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	6879      	ldr	r1, [r7, #4]
 8008088:	eb05 060a 	add.w	r6, r5, sl
 800808c:	42b3      	cmp	r3, r6
 800808e:	b085      	sub	sp, #20
 8008090:	bfb8      	it	lt
 8008092:	3101      	addlt	r1, #1
 8008094:	f7ff fede 	bl	8007e54 <_Balloc>
 8008098:	b930      	cbnz	r0, 80080a8 <__multiply+0x40>
 800809a:	4602      	mov	r2, r0
 800809c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80080a0:	4b40      	ldr	r3, [pc, #256]	@ (80081a4 <__multiply+0x13c>)
 80080a2:	4841      	ldr	r0, [pc, #260]	@ (80081a8 <__multiply+0x140>)
 80080a4:	f000 fc88 	bl	80089b8 <__assert_func>
 80080a8:	f100 0414 	add.w	r4, r0, #20
 80080ac:	4623      	mov	r3, r4
 80080ae:	2200      	movs	r2, #0
 80080b0:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80080b4:	4573      	cmp	r3, lr
 80080b6:	d320      	bcc.n	80080fa <__multiply+0x92>
 80080b8:	f107 0814 	add.w	r8, r7, #20
 80080bc:	f109 0114 	add.w	r1, r9, #20
 80080c0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80080c4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80080c8:	9302      	str	r3, [sp, #8]
 80080ca:	1beb      	subs	r3, r5, r7
 80080cc:	3b15      	subs	r3, #21
 80080ce:	f023 0303 	bic.w	r3, r3, #3
 80080d2:	3304      	adds	r3, #4
 80080d4:	3715      	adds	r7, #21
 80080d6:	42bd      	cmp	r5, r7
 80080d8:	bf38      	it	cc
 80080da:	2304      	movcc	r3, #4
 80080dc:	9301      	str	r3, [sp, #4]
 80080de:	9b02      	ldr	r3, [sp, #8]
 80080e0:	9103      	str	r1, [sp, #12]
 80080e2:	428b      	cmp	r3, r1
 80080e4:	d80c      	bhi.n	8008100 <__multiply+0x98>
 80080e6:	2e00      	cmp	r6, #0
 80080e8:	dd03      	ble.n	80080f2 <__multiply+0x8a>
 80080ea:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d055      	beq.n	800819e <__multiply+0x136>
 80080f2:	6106      	str	r6, [r0, #16]
 80080f4:	b005      	add	sp, #20
 80080f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080fa:	f843 2b04 	str.w	r2, [r3], #4
 80080fe:	e7d9      	b.n	80080b4 <__multiply+0x4c>
 8008100:	f8b1 a000 	ldrh.w	sl, [r1]
 8008104:	f1ba 0f00 	cmp.w	sl, #0
 8008108:	d01f      	beq.n	800814a <__multiply+0xe2>
 800810a:	46c4      	mov	ip, r8
 800810c:	46a1      	mov	r9, r4
 800810e:	2700      	movs	r7, #0
 8008110:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008114:	f8d9 3000 	ldr.w	r3, [r9]
 8008118:	fa1f fb82 	uxth.w	fp, r2
 800811c:	b29b      	uxth	r3, r3
 800811e:	fb0a 330b 	mla	r3, sl, fp, r3
 8008122:	443b      	add	r3, r7
 8008124:	f8d9 7000 	ldr.w	r7, [r9]
 8008128:	0c12      	lsrs	r2, r2, #16
 800812a:	0c3f      	lsrs	r7, r7, #16
 800812c:	fb0a 7202 	mla	r2, sl, r2, r7
 8008130:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008134:	b29b      	uxth	r3, r3
 8008136:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800813a:	4565      	cmp	r5, ip
 800813c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008140:	f849 3b04 	str.w	r3, [r9], #4
 8008144:	d8e4      	bhi.n	8008110 <__multiply+0xa8>
 8008146:	9b01      	ldr	r3, [sp, #4]
 8008148:	50e7      	str	r7, [r4, r3]
 800814a:	9b03      	ldr	r3, [sp, #12]
 800814c:	3104      	adds	r1, #4
 800814e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008152:	f1b9 0f00 	cmp.w	r9, #0
 8008156:	d020      	beq.n	800819a <__multiply+0x132>
 8008158:	4647      	mov	r7, r8
 800815a:	46a4      	mov	ip, r4
 800815c:	f04f 0a00 	mov.w	sl, #0
 8008160:	6823      	ldr	r3, [r4, #0]
 8008162:	f8b7 b000 	ldrh.w	fp, [r7]
 8008166:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800816a:	b29b      	uxth	r3, r3
 800816c:	fb09 220b 	mla	r2, r9, fp, r2
 8008170:	4452      	add	r2, sl
 8008172:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008176:	f84c 3b04 	str.w	r3, [ip], #4
 800817a:	f857 3b04 	ldr.w	r3, [r7], #4
 800817e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008182:	f8bc 3000 	ldrh.w	r3, [ip]
 8008186:	42bd      	cmp	r5, r7
 8008188:	fb09 330a 	mla	r3, r9, sl, r3
 800818c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008190:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008194:	d8e5      	bhi.n	8008162 <__multiply+0xfa>
 8008196:	9a01      	ldr	r2, [sp, #4]
 8008198:	50a3      	str	r3, [r4, r2]
 800819a:	3404      	adds	r4, #4
 800819c:	e79f      	b.n	80080de <__multiply+0x76>
 800819e:	3e01      	subs	r6, #1
 80081a0:	e7a1      	b.n	80080e6 <__multiply+0x7e>
 80081a2:	bf00      	nop
 80081a4:	0800a1b6 	.word	0x0800a1b6
 80081a8:	0800a1c7 	.word	0x0800a1c7

080081ac <__pow5mult>:
 80081ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081b0:	4615      	mov	r5, r2
 80081b2:	f012 0203 	ands.w	r2, r2, #3
 80081b6:	4607      	mov	r7, r0
 80081b8:	460e      	mov	r6, r1
 80081ba:	d007      	beq.n	80081cc <__pow5mult+0x20>
 80081bc:	4c25      	ldr	r4, [pc, #148]	@ (8008254 <__pow5mult+0xa8>)
 80081be:	3a01      	subs	r2, #1
 80081c0:	2300      	movs	r3, #0
 80081c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80081c6:	f7ff fea7 	bl	8007f18 <__multadd>
 80081ca:	4606      	mov	r6, r0
 80081cc:	10ad      	asrs	r5, r5, #2
 80081ce:	d03d      	beq.n	800824c <__pow5mult+0xa0>
 80081d0:	69fc      	ldr	r4, [r7, #28]
 80081d2:	b97c      	cbnz	r4, 80081f4 <__pow5mult+0x48>
 80081d4:	2010      	movs	r0, #16
 80081d6:	f7ff fd87 	bl	8007ce8 <malloc>
 80081da:	4602      	mov	r2, r0
 80081dc:	61f8      	str	r0, [r7, #28]
 80081de:	b928      	cbnz	r0, 80081ec <__pow5mult+0x40>
 80081e0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80081e4:	4b1c      	ldr	r3, [pc, #112]	@ (8008258 <__pow5mult+0xac>)
 80081e6:	481d      	ldr	r0, [pc, #116]	@ (800825c <__pow5mult+0xb0>)
 80081e8:	f000 fbe6 	bl	80089b8 <__assert_func>
 80081ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80081f0:	6004      	str	r4, [r0, #0]
 80081f2:	60c4      	str	r4, [r0, #12]
 80081f4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80081f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80081fc:	b94c      	cbnz	r4, 8008212 <__pow5mult+0x66>
 80081fe:	f240 2171 	movw	r1, #625	@ 0x271
 8008202:	4638      	mov	r0, r7
 8008204:	f7ff ff1a 	bl	800803c <__i2b>
 8008208:	2300      	movs	r3, #0
 800820a:	4604      	mov	r4, r0
 800820c:	f8c8 0008 	str.w	r0, [r8, #8]
 8008210:	6003      	str	r3, [r0, #0]
 8008212:	f04f 0900 	mov.w	r9, #0
 8008216:	07eb      	lsls	r3, r5, #31
 8008218:	d50a      	bpl.n	8008230 <__pow5mult+0x84>
 800821a:	4631      	mov	r1, r6
 800821c:	4622      	mov	r2, r4
 800821e:	4638      	mov	r0, r7
 8008220:	f7ff ff22 	bl	8008068 <__multiply>
 8008224:	4680      	mov	r8, r0
 8008226:	4631      	mov	r1, r6
 8008228:	4638      	mov	r0, r7
 800822a:	f7ff fe53 	bl	8007ed4 <_Bfree>
 800822e:	4646      	mov	r6, r8
 8008230:	106d      	asrs	r5, r5, #1
 8008232:	d00b      	beq.n	800824c <__pow5mult+0xa0>
 8008234:	6820      	ldr	r0, [r4, #0]
 8008236:	b938      	cbnz	r0, 8008248 <__pow5mult+0x9c>
 8008238:	4622      	mov	r2, r4
 800823a:	4621      	mov	r1, r4
 800823c:	4638      	mov	r0, r7
 800823e:	f7ff ff13 	bl	8008068 <__multiply>
 8008242:	6020      	str	r0, [r4, #0]
 8008244:	f8c0 9000 	str.w	r9, [r0]
 8008248:	4604      	mov	r4, r0
 800824a:	e7e4      	b.n	8008216 <__pow5mult+0x6a>
 800824c:	4630      	mov	r0, r6
 800824e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008252:	bf00      	nop
 8008254:	0800a278 	.word	0x0800a278
 8008258:	0800a147 	.word	0x0800a147
 800825c:	0800a1c7 	.word	0x0800a1c7

08008260 <__lshift>:
 8008260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008264:	460c      	mov	r4, r1
 8008266:	4607      	mov	r7, r0
 8008268:	4691      	mov	r9, r2
 800826a:	6923      	ldr	r3, [r4, #16]
 800826c:	6849      	ldr	r1, [r1, #4]
 800826e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008272:	68a3      	ldr	r3, [r4, #8]
 8008274:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008278:	f108 0601 	add.w	r6, r8, #1
 800827c:	42b3      	cmp	r3, r6
 800827e:	db0b      	blt.n	8008298 <__lshift+0x38>
 8008280:	4638      	mov	r0, r7
 8008282:	f7ff fde7 	bl	8007e54 <_Balloc>
 8008286:	4605      	mov	r5, r0
 8008288:	b948      	cbnz	r0, 800829e <__lshift+0x3e>
 800828a:	4602      	mov	r2, r0
 800828c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008290:	4b27      	ldr	r3, [pc, #156]	@ (8008330 <__lshift+0xd0>)
 8008292:	4828      	ldr	r0, [pc, #160]	@ (8008334 <__lshift+0xd4>)
 8008294:	f000 fb90 	bl	80089b8 <__assert_func>
 8008298:	3101      	adds	r1, #1
 800829a:	005b      	lsls	r3, r3, #1
 800829c:	e7ee      	b.n	800827c <__lshift+0x1c>
 800829e:	2300      	movs	r3, #0
 80082a0:	f100 0114 	add.w	r1, r0, #20
 80082a4:	f100 0210 	add.w	r2, r0, #16
 80082a8:	4618      	mov	r0, r3
 80082aa:	4553      	cmp	r3, sl
 80082ac:	db33      	blt.n	8008316 <__lshift+0xb6>
 80082ae:	6920      	ldr	r0, [r4, #16]
 80082b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80082b4:	f104 0314 	add.w	r3, r4, #20
 80082b8:	f019 091f 	ands.w	r9, r9, #31
 80082bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80082c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80082c4:	d02b      	beq.n	800831e <__lshift+0xbe>
 80082c6:	468a      	mov	sl, r1
 80082c8:	2200      	movs	r2, #0
 80082ca:	f1c9 0e20 	rsb	lr, r9, #32
 80082ce:	6818      	ldr	r0, [r3, #0]
 80082d0:	fa00 f009 	lsl.w	r0, r0, r9
 80082d4:	4310      	orrs	r0, r2
 80082d6:	f84a 0b04 	str.w	r0, [sl], #4
 80082da:	f853 2b04 	ldr.w	r2, [r3], #4
 80082de:	459c      	cmp	ip, r3
 80082e0:	fa22 f20e 	lsr.w	r2, r2, lr
 80082e4:	d8f3      	bhi.n	80082ce <__lshift+0x6e>
 80082e6:	ebac 0304 	sub.w	r3, ip, r4
 80082ea:	3b15      	subs	r3, #21
 80082ec:	f023 0303 	bic.w	r3, r3, #3
 80082f0:	3304      	adds	r3, #4
 80082f2:	f104 0015 	add.w	r0, r4, #21
 80082f6:	4560      	cmp	r0, ip
 80082f8:	bf88      	it	hi
 80082fa:	2304      	movhi	r3, #4
 80082fc:	50ca      	str	r2, [r1, r3]
 80082fe:	b10a      	cbz	r2, 8008304 <__lshift+0xa4>
 8008300:	f108 0602 	add.w	r6, r8, #2
 8008304:	3e01      	subs	r6, #1
 8008306:	4638      	mov	r0, r7
 8008308:	4621      	mov	r1, r4
 800830a:	612e      	str	r6, [r5, #16]
 800830c:	f7ff fde2 	bl	8007ed4 <_Bfree>
 8008310:	4628      	mov	r0, r5
 8008312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008316:	f842 0f04 	str.w	r0, [r2, #4]!
 800831a:	3301      	adds	r3, #1
 800831c:	e7c5      	b.n	80082aa <__lshift+0x4a>
 800831e:	3904      	subs	r1, #4
 8008320:	f853 2b04 	ldr.w	r2, [r3], #4
 8008324:	459c      	cmp	ip, r3
 8008326:	f841 2f04 	str.w	r2, [r1, #4]!
 800832a:	d8f9      	bhi.n	8008320 <__lshift+0xc0>
 800832c:	e7ea      	b.n	8008304 <__lshift+0xa4>
 800832e:	bf00      	nop
 8008330:	0800a1b6 	.word	0x0800a1b6
 8008334:	0800a1c7 	.word	0x0800a1c7

08008338 <__mcmp>:
 8008338:	4603      	mov	r3, r0
 800833a:	690a      	ldr	r2, [r1, #16]
 800833c:	6900      	ldr	r0, [r0, #16]
 800833e:	b530      	push	{r4, r5, lr}
 8008340:	1a80      	subs	r0, r0, r2
 8008342:	d10e      	bne.n	8008362 <__mcmp+0x2a>
 8008344:	3314      	adds	r3, #20
 8008346:	3114      	adds	r1, #20
 8008348:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800834c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008350:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008354:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008358:	4295      	cmp	r5, r2
 800835a:	d003      	beq.n	8008364 <__mcmp+0x2c>
 800835c:	d205      	bcs.n	800836a <__mcmp+0x32>
 800835e:	f04f 30ff 	mov.w	r0, #4294967295
 8008362:	bd30      	pop	{r4, r5, pc}
 8008364:	42a3      	cmp	r3, r4
 8008366:	d3f3      	bcc.n	8008350 <__mcmp+0x18>
 8008368:	e7fb      	b.n	8008362 <__mcmp+0x2a>
 800836a:	2001      	movs	r0, #1
 800836c:	e7f9      	b.n	8008362 <__mcmp+0x2a>
	...

08008370 <__mdiff>:
 8008370:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008374:	4689      	mov	r9, r1
 8008376:	4606      	mov	r6, r0
 8008378:	4611      	mov	r1, r2
 800837a:	4648      	mov	r0, r9
 800837c:	4614      	mov	r4, r2
 800837e:	f7ff ffdb 	bl	8008338 <__mcmp>
 8008382:	1e05      	subs	r5, r0, #0
 8008384:	d112      	bne.n	80083ac <__mdiff+0x3c>
 8008386:	4629      	mov	r1, r5
 8008388:	4630      	mov	r0, r6
 800838a:	f7ff fd63 	bl	8007e54 <_Balloc>
 800838e:	4602      	mov	r2, r0
 8008390:	b928      	cbnz	r0, 800839e <__mdiff+0x2e>
 8008392:	f240 2137 	movw	r1, #567	@ 0x237
 8008396:	4b3e      	ldr	r3, [pc, #248]	@ (8008490 <__mdiff+0x120>)
 8008398:	483e      	ldr	r0, [pc, #248]	@ (8008494 <__mdiff+0x124>)
 800839a:	f000 fb0d 	bl	80089b8 <__assert_func>
 800839e:	2301      	movs	r3, #1
 80083a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80083a4:	4610      	mov	r0, r2
 80083a6:	b003      	add	sp, #12
 80083a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083ac:	bfbc      	itt	lt
 80083ae:	464b      	movlt	r3, r9
 80083b0:	46a1      	movlt	r9, r4
 80083b2:	4630      	mov	r0, r6
 80083b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80083b8:	bfba      	itte	lt
 80083ba:	461c      	movlt	r4, r3
 80083bc:	2501      	movlt	r5, #1
 80083be:	2500      	movge	r5, #0
 80083c0:	f7ff fd48 	bl	8007e54 <_Balloc>
 80083c4:	4602      	mov	r2, r0
 80083c6:	b918      	cbnz	r0, 80083d0 <__mdiff+0x60>
 80083c8:	f240 2145 	movw	r1, #581	@ 0x245
 80083cc:	4b30      	ldr	r3, [pc, #192]	@ (8008490 <__mdiff+0x120>)
 80083ce:	e7e3      	b.n	8008398 <__mdiff+0x28>
 80083d0:	f100 0b14 	add.w	fp, r0, #20
 80083d4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80083d8:	f109 0310 	add.w	r3, r9, #16
 80083dc:	60c5      	str	r5, [r0, #12]
 80083de:	f04f 0c00 	mov.w	ip, #0
 80083e2:	f109 0514 	add.w	r5, r9, #20
 80083e6:	46d9      	mov	r9, fp
 80083e8:	6926      	ldr	r6, [r4, #16]
 80083ea:	f104 0e14 	add.w	lr, r4, #20
 80083ee:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80083f2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80083f6:	9301      	str	r3, [sp, #4]
 80083f8:	9b01      	ldr	r3, [sp, #4]
 80083fa:	f85e 0b04 	ldr.w	r0, [lr], #4
 80083fe:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008402:	b281      	uxth	r1, r0
 8008404:	9301      	str	r3, [sp, #4]
 8008406:	fa1f f38a 	uxth.w	r3, sl
 800840a:	1a5b      	subs	r3, r3, r1
 800840c:	0c00      	lsrs	r0, r0, #16
 800840e:	4463      	add	r3, ip
 8008410:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008414:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008418:	b29b      	uxth	r3, r3
 800841a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800841e:	4576      	cmp	r6, lr
 8008420:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008424:	f849 3b04 	str.w	r3, [r9], #4
 8008428:	d8e6      	bhi.n	80083f8 <__mdiff+0x88>
 800842a:	1b33      	subs	r3, r6, r4
 800842c:	3b15      	subs	r3, #21
 800842e:	f023 0303 	bic.w	r3, r3, #3
 8008432:	3415      	adds	r4, #21
 8008434:	3304      	adds	r3, #4
 8008436:	42a6      	cmp	r6, r4
 8008438:	bf38      	it	cc
 800843a:	2304      	movcc	r3, #4
 800843c:	441d      	add	r5, r3
 800843e:	445b      	add	r3, fp
 8008440:	461e      	mov	r6, r3
 8008442:	462c      	mov	r4, r5
 8008444:	4544      	cmp	r4, r8
 8008446:	d30e      	bcc.n	8008466 <__mdiff+0xf6>
 8008448:	f108 0103 	add.w	r1, r8, #3
 800844c:	1b49      	subs	r1, r1, r5
 800844e:	f021 0103 	bic.w	r1, r1, #3
 8008452:	3d03      	subs	r5, #3
 8008454:	45a8      	cmp	r8, r5
 8008456:	bf38      	it	cc
 8008458:	2100      	movcc	r1, #0
 800845a:	440b      	add	r3, r1
 800845c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008460:	b199      	cbz	r1, 800848a <__mdiff+0x11a>
 8008462:	6117      	str	r7, [r2, #16]
 8008464:	e79e      	b.n	80083a4 <__mdiff+0x34>
 8008466:	46e6      	mov	lr, ip
 8008468:	f854 1b04 	ldr.w	r1, [r4], #4
 800846c:	fa1f fc81 	uxth.w	ip, r1
 8008470:	44f4      	add	ip, lr
 8008472:	0c08      	lsrs	r0, r1, #16
 8008474:	4471      	add	r1, lr
 8008476:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800847a:	b289      	uxth	r1, r1
 800847c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008480:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008484:	f846 1b04 	str.w	r1, [r6], #4
 8008488:	e7dc      	b.n	8008444 <__mdiff+0xd4>
 800848a:	3f01      	subs	r7, #1
 800848c:	e7e6      	b.n	800845c <__mdiff+0xec>
 800848e:	bf00      	nop
 8008490:	0800a1b6 	.word	0x0800a1b6
 8008494:	0800a1c7 	.word	0x0800a1c7

08008498 <__d2b>:
 8008498:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800849c:	2101      	movs	r1, #1
 800849e:	4690      	mov	r8, r2
 80084a0:	4699      	mov	r9, r3
 80084a2:	9e08      	ldr	r6, [sp, #32]
 80084a4:	f7ff fcd6 	bl	8007e54 <_Balloc>
 80084a8:	4604      	mov	r4, r0
 80084aa:	b930      	cbnz	r0, 80084ba <__d2b+0x22>
 80084ac:	4602      	mov	r2, r0
 80084ae:	f240 310f 	movw	r1, #783	@ 0x30f
 80084b2:	4b23      	ldr	r3, [pc, #140]	@ (8008540 <__d2b+0xa8>)
 80084b4:	4823      	ldr	r0, [pc, #140]	@ (8008544 <__d2b+0xac>)
 80084b6:	f000 fa7f 	bl	80089b8 <__assert_func>
 80084ba:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80084be:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80084c2:	b10d      	cbz	r5, 80084c8 <__d2b+0x30>
 80084c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80084c8:	9301      	str	r3, [sp, #4]
 80084ca:	f1b8 0300 	subs.w	r3, r8, #0
 80084ce:	d024      	beq.n	800851a <__d2b+0x82>
 80084d0:	4668      	mov	r0, sp
 80084d2:	9300      	str	r3, [sp, #0]
 80084d4:	f7ff fd85 	bl	8007fe2 <__lo0bits>
 80084d8:	e9dd 1200 	ldrd	r1, r2, [sp]
 80084dc:	b1d8      	cbz	r0, 8008516 <__d2b+0x7e>
 80084de:	f1c0 0320 	rsb	r3, r0, #32
 80084e2:	fa02 f303 	lsl.w	r3, r2, r3
 80084e6:	430b      	orrs	r3, r1
 80084e8:	40c2      	lsrs	r2, r0
 80084ea:	6163      	str	r3, [r4, #20]
 80084ec:	9201      	str	r2, [sp, #4]
 80084ee:	9b01      	ldr	r3, [sp, #4]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	bf0c      	ite	eq
 80084f4:	2201      	moveq	r2, #1
 80084f6:	2202      	movne	r2, #2
 80084f8:	61a3      	str	r3, [r4, #24]
 80084fa:	6122      	str	r2, [r4, #16]
 80084fc:	b1ad      	cbz	r5, 800852a <__d2b+0x92>
 80084fe:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008502:	4405      	add	r5, r0
 8008504:	6035      	str	r5, [r6, #0]
 8008506:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800850a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800850c:	6018      	str	r0, [r3, #0]
 800850e:	4620      	mov	r0, r4
 8008510:	b002      	add	sp, #8
 8008512:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008516:	6161      	str	r1, [r4, #20]
 8008518:	e7e9      	b.n	80084ee <__d2b+0x56>
 800851a:	a801      	add	r0, sp, #4
 800851c:	f7ff fd61 	bl	8007fe2 <__lo0bits>
 8008520:	9b01      	ldr	r3, [sp, #4]
 8008522:	2201      	movs	r2, #1
 8008524:	6163      	str	r3, [r4, #20]
 8008526:	3020      	adds	r0, #32
 8008528:	e7e7      	b.n	80084fa <__d2b+0x62>
 800852a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800852e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008532:	6030      	str	r0, [r6, #0]
 8008534:	6918      	ldr	r0, [r3, #16]
 8008536:	f7ff fd35 	bl	8007fa4 <__hi0bits>
 800853a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800853e:	e7e4      	b.n	800850a <__d2b+0x72>
 8008540:	0800a1b6 	.word	0x0800a1b6
 8008544:	0800a1c7 	.word	0x0800a1c7

08008548 <__ssputs_r>:
 8008548:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800854c:	461f      	mov	r7, r3
 800854e:	688e      	ldr	r6, [r1, #8]
 8008550:	4682      	mov	sl, r0
 8008552:	42be      	cmp	r6, r7
 8008554:	460c      	mov	r4, r1
 8008556:	4690      	mov	r8, r2
 8008558:	680b      	ldr	r3, [r1, #0]
 800855a:	d82d      	bhi.n	80085b8 <__ssputs_r+0x70>
 800855c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008560:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008564:	d026      	beq.n	80085b4 <__ssputs_r+0x6c>
 8008566:	6965      	ldr	r5, [r4, #20]
 8008568:	6909      	ldr	r1, [r1, #16]
 800856a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800856e:	eba3 0901 	sub.w	r9, r3, r1
 8008572:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008576:	1c7b      	adds	r3, r7, #1
 8008578:	444b      	add	r3, r9
 800857a:	106d      	asrs	r5, r5, #1
 800857c:	429d      	cmp	r5, r3
 800857e:	bf38      	it	cc
 8008580:	461d      	movcc	r5, r3
 8008582:	0553      	lsls	r3, r2, #21
 8008584:	d527      	bpl.n	80085d6 <__ssputs_r+0x8e>
 8008586:	4629      	mov	r1, r5
 8008588:	f7ff fbd8 	bl	8007d3c <_malloc_r>
 800858c:	4606      	mov	r6, r0
 800858e:	b360      	cbz	r0, 80085ea <__ssputs_r+0xa2>
 8008590:	464a      	mov	r2, r9
 8008592:	6921      	ldr	r1, [r4, #16]
 8008594:	f000 fa02 	bl	800899c <memcpy>
 8008598:	89a3      	ldrh	r3, [r4, #12]
 800859a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800859e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085a2:	81a3      	strh	r3, [r4, #12]
 80085a4:	6126      	str	r6, [r4, #16]
 80085a6:	444e      	add	r6, r9
 80085a8:	6026      	str	r6, [r4, #0]
 80085aa:	463e      	mov	r6, r7
 80085ac:	6165      	str	r5, [r4, #20]
 80085ae:	eba5 0509 	sub.w	r5, r5, r9
 80085b2:	60a5      	str	r5, [r4, #8]
 80085b4:	42be      	cmp	r6, r7
 80085b6:	d900      	bls.n	80085ba <__ssputs_r+0x72>
 80085b8:	463e      	mov	r6, r7
 80085ba:	4632      	mov	r2, r6
 80085bc:	4641      	mov	r1, r8
 80085be:	6820      	ldr	r0, [r4, #0]
 80085c0:	f000 f9c2 	bl	8008948 <memmove>
 80085c4:	2000      	movs	r0, #0
 80085c6:	68a3      	ldr	r3, [r4, #8]
 80085c8:	1b9b      	subs	r3, r3, r6
 80085ca:	60a3      	str	r3, [r4, #8]
 80085cc:	6823      	ldr	r3, [r4, #0]
 80085ce:	4433      	add	r3, r6
 80085d0:	6023      	str	r3, [r4, #0]
 80085d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085d6:	462a      	mov	r2, r5
 80085d8:	f000 fa32 	bl	8008a40 <_realloc_r>
 80085dc:	4606      	mov	r6, r0
 80085de:	2800      	cmp	r0, #0
 80085e0:	d1e0      	bne.n	80085a4 <__ssputs_r+0x5c>
 80085e2:	4650      	mov	r0, sl
 80085e4:	6921      	ldr	r1, [r4, #16]
 80085e6:	f7ff fb37 	bl	8007c58 <_free_r>
 80085ea:	230c      	movs	r3, #12
 80085ec:	f8ca 3000 	str.w	r3, [sl]
 80085f0:	89a3      	ldrh	r3, [r4, #12]
 80085f2:	f04f 30ff 	mov.w	r0, #4294967295
 80085f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085fa:	81a3      	strh	r3, [r4, #12]
 80085fc:	e7e9      	b.n	80085d2 <__ssputs_r+0x8a>
	...

08008600 <_svfiprintf_r>:
 8008600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008604:	4698      	mov	r8, r3
 8008606:	898b      	ldrh	r3, [r1, #12]
 8008608:	4607      	mov	r7, r0
 800860a:	061b      	lsls	r3, r3, #24
 800860c:	460d      	mov	r5, r1
 800860e:	4614      	mov	r4, r2
 8008610:	b09d      	sub	sp, #116	@ 0x74
 8008612:	d510      	bpl.n	8008636 <_svfiprintf_r+0x36>
 8008614:	690b      	ldr	r3, [r1, #16]
 8008616:	b973      	cbnz	r3, 8008636 <_svfiprintf_r+0x36>
 8008618:	2140      	movs	r1, #64	@ 0x40
 800861a:	f7ff fb8f 	bl	8007d3c <_malloc_r>
 800861e:	6028      	str	r0, [r5, #0]
 8008620:	6128      	str	r0, [r5, #16]
 8008622:	b930      	cbnz	r0, 8008632 <_svfiprintf_r+0x32>
 8008624:	230c      	movs	r3, #12
 8008626:	603b      	str	r3, [r7, #0]
 8008628:	f04f 30ff 	mov.w	r0, #4294967295
 800862c:	b01d      	add	sp, #116	@ 0x74
 800862e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008632:	2340      	movs	r3, #64	@ 0x40
 8008634:	616b      	str	r3, [r5, #20]
 8008636:	2300      	movs	r3, #0
 8008638:	9309      	str	r3, [sp, #36]	@ 0x24
 800863a:	2320      	movs	r3, #32
 800863c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008640:	2330      	movs	r3, #48	@ 0x30
 8008642:	f04f 0901 	mov.w	r9, #1
 8008646:	f8cd 800c 	str.w	r8, [sp, #12]
 800864a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80087e4 <_svfiprintf_r+0x1e4>
 800864e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008652:	4623      	mov	r3, r4
 8008654:	469a      	mov	sl, r3
 8008656:	f813 2b01 	ldrb.w	r2, [r3], #1
 800865a:	b10a      	cbz	r2, 8008660 <_svfiprintf_r+0x60>
 800865c:	2a25      	cmp	r2, #37	@ 0x25
 800865e:	d1f9      	bne.n	8008654 <_svfiprintf_r+0x54>
 8008660:	ebba 0b04 	subs.w	fp, sl, r4
 8008664:	d00b      	beq.n	800867e <_svfiprintf_r+0x7e>
 8008666:	465b      	mov	r3, fp
 8008668:	4622      	mov	r2, r4
 800866a:	4629      	mov	r1, r5
 800866c:	4638      	mov	r0, r7
 800866e:	f7ff ff6b 	bl	8008548 <__ssputs_r>
 8008672:	3001      	adds	r0, #1
 8008674:	f000 80a7 	beq.w	80087c6 <_svfiprintf_r+0x1c6>
 8008678:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800867a:	445a      	add	r2, fp
 800867c:	9209      	str	r2, [sp, #36]	@ 0x24
 800867e:	f89a 3000 	ldrb.w	r3, [sl]
 8008682:	2b00      	cmp	r3, #0
 8008684:	f000 809f 	beq.w	80087c6 <_svfiprintf_r+0x1c6>
 8008688:	2300      	movs	r3, #0
 800868a:	f04f 32ff 	mov.w	r2, #4294967295
 800868e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008692:	f10a 0a01 	add.w	sl, sl, #1
 8008696:	9304      	str	r3, [sp, #16]
 8008698:	9307      	str	r3, [sp, #28]
 800869a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800869e:	931a      	str	r3, [sp, #104]	@ 0x68
 80086a0:	4654      	mov	r4, sl
 80086a2:	2205      	movs	r2, #5
 80086a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086a8:	484e      	ldr	r0, [pc, #312]	@ (80087e4 <_svfiprintf_r+0x1e4>)
 80086aa:	f7fe fc68 	bl	8006f7e <memchr>
 80086ae:	9a04      	ldr	r2, [sp, #16]
 80086b0:	b9d8      	cbnz	r0, 80086ea <_svfiprintf_r+0xea>
 80086b2:	06d0      	lsls	r0, r2, #27
 80086b4:	bf44      	itt	mi
 80086b6:	2320      	movmi	r3, #32
 80086b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80086bc:	0711      	lsls	r1, r2, #28
 80086be:	bf44      	itt	mi
 80086c0:	232b      	movmi	r3, #43	@ 0x2b
 80086c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80086c6:	f89a 3000 	ldrb.w	r3, [sl]
 80086ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80086cc:	d015      	beq.n	80086fa <_svfiprintf_r+0xfa>
 80086ce:	4654      	mov	r4, sl
 80086d0:	2000      	movs	r0, #0
 80086d2:	f04f 0c0a 	mov.w	ip, #10
 80086d6:	9a07      	ldr	r2, [sp, #28]
 80086d8:	4621      	mov	r1, r4
 80086da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086de:	3b30      	subs	r3, #48	@ 0x30
 80086e0:	2b09      	cmp	r3, #9
 80086e2:	d94b      	bls.n	800877c <_svfiprintf_r+0x17c>
 80086e4:	b1b0      	cbz	r0, 8008714 <_svfiprintf_r+0x114>
 80086e6:	9207      	str	r2, [sp, #28]
 80086e8:	e014      	b.n	8008714 <_svfiprintf_r+0x114>
 80086ea:	eba0 0308 	sub.w	r3, r0, r8
 80086ee:	fa09 f303 	lsl.w	r3, r9, r3
 80086f2:	4313      	orrs	r3, r2
 80086f4:	46a2      	mov	sl, r4
 80086f6:	9304      	str	r3, [sp, #16]
 80086f8:	e7d2      	b.n	80086a0 <_svfiprintf_r+0xa0>
 80086fa:	9b03      	ldr	r3, [sp, #12]
 80086fc:	1d19      	adds	r1, r3, #4
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	9103      	str	r1, [sp, #12]
 8008702:	2b00      	cmp	r3, #0
 8008704:	bfbb      	ittet	lt
 8008706:	425b      	neglt	r3, r3
 8008708:	f042 0202 	orrlt.w	r2, r2, #2
 800870c:	9307      	strge	r3, [sp, #28]
 800870e:	9307      	strlt	r3, [sp, #28]
 8008710:	bfb8      	it	lt
 8008712:	9204      	strlt	r2, [sp, #16]
 8008714:	7823      	ldrb	r3, [r4, #0]
 8008716:	2b2e      	cmp	r3, #46	@ 0x2e
 8008718:	d10a      	bne.n	8008730 <_svfiprintf_r+0x130>
 800871a:	7863      	ldrb	r3, [r4, #1]
 800871c:	2b2a      	cmp	r3, #42	@ 0x2a
 800871e:	d132      	bne.n	8008786 <_svfiprintf_r+0x186>
 8008720:	9b03      	ldr	r3, [sp, #12]
 8008722:	3402      	adds	r4, #2
 8008724:	1d1a      	adds	r2, r3, #4
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	9203      	str	r2, [sp, #12]
 800872a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800872e:	9305      	str	r3, [sp, #20]
 8008730:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80087e8 <_svfiprintf_r+0x1e8>
 8008734:	2203      	movs	r2, #3
 8008736:	4650      	mov	r0, sl
 8008738:	7821      	ldrb	r1, [r4, #0]
 800873a:	f7fe fc20 	bl	8006f7e <memchr>
 800873e:	b138      	cbz	r0, 8008750 <_svfiprintf_r+0x150>
 8008740:	2240      	movs	r2, #64	@ 0x40
 8008742:	9b04      	ldr	r3, [sp, #16]
 8008744:	eba0 000a 	sub.w	r0, r0, sl
 8008748:	4082      	lsls	r2, r0
 800874a:	4313      	orrs	r3, r2
 800874c:	3401      	adds	r4, #1
 800874e:	9304      	str	r3, [sp, #16]
 8008750:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008754:	2206      	movs	r2, #6
 8008756:	4825      	ldr	r0, [pc, #148]	@ (80087ec <_svfiprintf_r+0x1ec>)
 8008758:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800875c:	f7fe fc0f 	bl	8006f7e <memchr>
 8008760:	2800      	cmp	r0, #0
 8008762:	d036      	beq.n	80087d2 <_svfiprintf_r+0x1d2>
 8008764:	4b22      	ldr	r3, [pc, #136]	@ (80087f0 <_svfiprintf_r+0x1f0>)
 8008766:	bb1b      	cbnz	r3, 80087b0 <_svfiprintf_r+0x1b0>
 8008768:	9b03      	ldr	r3, [sp, #12]
 800876a:	3307      	adds	r3, #7
 800876c:	f023 0307 	bic.w	r3, r3, #7
 8008770:	3308      	adds	r3, #8
 8008772:	9303      	str	r3, [sp, #12]
 8008774:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008776:	4433      	add	r3, r6
 8008778:	9309      	str	r3, [sp, #36]	@ 0x24
 800877a:	e76a      	b.n	8008652 <_svfiprintf_r+0x52>
 800877c:	460c      	mov	r4, r1
 800877e:	2001      	movs	r0, #1
 8008780:	fb0c 3202 	mla	r2, ip, r2, r3
 8008784:	e7a8      	b.n	80086d8 <_svfiprintf_r+0xd8>
 8008786:	2300      	movs	r3, #0
 8008788:	f04f 0c0a 	mov.w	ip, #10
 800878c:	4619      	mov	r1, r3
 800878e:	3401      	adds	r4, #1
 8008790:	9305      	str	r3, [sp, #20]
 8008792:	4620      	mov	r0, r4
 8008794:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008798:	3a30      	subs	r2, #48	@ 0x30
 800879a:	2a09      	cmp	r2, #9
 800879c:	d903      	bls.n	80087a6 <_svfiprintf_r+0x1a6>
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d0c6      	beq.n	8008730 <_svfiprintf_r+0x130>
 80087a2:	9105      	str	r1, [sp, #20]
 80087a4:	e7c4      	b.n	8008730 <_svfiprintf_r+0x130>
 80087a6:	4604      	mov	r4, r0
 80087a8:	2301      	movs	r3, #1
 80087aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80087ae:	e7f0      	b.n	8008792 <_svfiprintf_r+0x192>
 80087b0:	ab03      	add	r3, sp, #12
 80087b2:	9300      	str	r3, [sp, #0]
 80087b4:	462a      	mov	r2, r5
 80087b6:	4638      	mov	r0, r7
 80087b8:	4b0e      	ldr	r3, [pc, #56]	@ (80087f4 <_svfiprintf_r+0x1f4>)
 80087ba:	a904      	add	r1, sp, #16
 80087bc:	f7fd fe7c 	bl	80064b8 <_printf_float>
 80087c0:	1c42      	adds	r2, r0, #1
 80087c2:	4606      	mov	r6, r0
 80087c4:	d1d6      	bne.n	8008774 <_svfiprintf_r+0x174>
 80087c6:	89ab      	ldrh	r3, [r5, #12]
 80087c8:	065b      	lsls	r3, r3, #25
 80087ca:	f53f af2d 	bmi.w	8008628 <_svfiprintf_r+0x28>
 80087ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80087d0:	e72c      	b.n	800862c <_svfiprintf_r+0x2c>
 80087d2:	ab03      	add	r3, sp, #12
 80087d4:	9300      	str	r3, [sp, #0]
 80087d6:	462a      	mov	r2, r5
 80087d8:	4638      	mov	r0, r7
 80087da:	4b06      	ldr	r3, [pc, #24]	@ (80087f4 <_svfiprintf_r+0x1f4>)
 80087dc:	a904      	add	r1, sp, #16
 80087de:	f7fe f909 	bl	80069f4 <_printf_i>
 80087e2:	e7ed      	b.n	80087c0 <_svfiprintf_r+0x1c0>
 80087e4:	0800a220 	.word	0x0800a220
 80087e8:	0800a226 	.word	0x0800a226
 80087ec:	0800a22a 	.word	0x0800a22a
 80087f0:	080064b9 	.word	0x080064b9
 80087f4:	08008549 	.word	0x08008549

080087f8 <__sflush_r>:
 80087f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80087fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087fe:	0716      	lsls	r6, r2, #28
 8008800:	4605      	mov	r5, r0
 8008802:	460c      	mov	r4, r1
 8008804:	d454      	bmi.n	80088b0 <__sflush_r+0xb8>
 8008806:	684b      	ldr	r3, [r1, #4]
 8008808:	2b00      	cmp	r3, #0
 800880a:	dc02      	bgt.n	8008812 <__sflush_r+0x1a>
 800880c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800880e:	2b00      	cmp	r3, #0
 8008810:	dd48      	ble.n	80088a4 <__sflush_r+0xac>
 8008812:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008814:	2e00      	cmp	r6, #0
 8008816:	d045      	beq.n	80088a4 <__sflush_r+0xac>
 8008818:	2300      	movs	r3, #0
 800881a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800881e:	682f      	ldr	r7, [r5, #0]
 8008820:	6a21      	ldr	r1, [r4, #32]
 8008822:	602b      	str	r3, [r5, #0]
 8008824:	d030      	beq.n	8008888 <__sflush_r+0x90>
 8008826:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008828:	89a3      	ldrh	r3, [r4, #12]
 800882a:	0759      	lsls	r1, r3, #29
 800882c:	d505      	bpl.n	800883a <__sflush_r+0x42>
 800882e:	6863      	ldr	r3, [r4, #4]
 8008830:	1ad2      	subs	r2, r2, r3
 8008832:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008834:	b10b      	cbz	r3, 800883a <__sflush_r+0x42>
 8008836:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008838:	1ad2      	subs	r2, r2, r3
 800883a:	2300      	movs	r3, #0
 800883c:	4628      	mov	r0, r5
 800883e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008840:	6a21      	ldr	r1, [r4, #32]
 8008842:	47b0      	blx	r6
 8008844:	1c43      	adds	r3, r0, #1
 8008846:	89a3      	ldrh	r3, [r4, #12]
 8008848:	d106      	bne.n	8008858 <__sflush_r+0x60>
 800884a:	6829      	ldr	r1, [r5, #0]
 800884c:	291d      	cmp	r1, #29
 800884e:	d82b      	bhi.n	80088a8 <__sflush_r+0xb0>
 8008850:	4a28      	ldr	r2, [pc, #160]	@ (80088f4 <__sflush_r+0xfc>)
 8008852:	40ca      	lsrs	r2, r1
 8008854:	07d6      	lsls	r6, r2, #31
 8008856:	d527      	bpl.n	80088a8 <__sflush_r+0xb0>
 8008858:	2200      	movs	r2, #0
 800885a:	6062      	str	r2, [r4, #4]
 800885c:	6922      	ldr	r2, [r4, #16]
 800885e:	04d9      	lsls	r1, r3, #19
 8008860:	6022      	str	r2, [r4, #0]
 8008862:	d504      	bpl.n	800886e <__sflush_r+0x76>
 8008864:	1c42      	adds	r2, r0, #1
 8008866:	d101      	bne.n	800886c <__sflush_r+0x74>
 8008868:	682b      	ldr	r3, [r5, #0]
 800886a:	b903      	cbnz	r3, 800886e <__sflush_r+0x76>
 800886c:	6560      	str	r0, [r4, #84]	@ 0x54
 800886e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008870:	602f      	str	r7, [r5, #0]
 8008872:	b1b9      	cbz	r1, 80088a4 <__sflush_r+0xac>
 8008874:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008878:	4299      	cmp	r1, r3
 800887a:	d002      	beq.n	8008882 <__sflush_r+0x8a>
 800887c:	4628      	mov	r0, r5
 800887e:	f7ff f9eb 	bl	8007c58 <_free_r>
 8008882:	2300      	movs	r3, #0
 8008884:	6363      	str	r3, [r4, #52]	@ 0x34
 8008886:	e00d      	b.n	80088a4 <__sflush_r+0xac>
 8008888:	2301      	movs	r3, #1
 800888a:	4628      	mov	r0, r5
 800888c:	47b0      	blx	r6
 800888e:	4602      	mov	r2, r0
 8008890:	1c50      	adds	r0, r2, #1
 8008892:	d1c9      	bne.n	8008828 <__sflush_r+0x30>
 8008894:	682b      	ldr	r3, [r5, #0]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d0c6      	beq.n	8008828 <__sflush_r+0x30>
 800889a:	2b1d      	cmp	r3, #29
 800889c:	d001      	beq.n	80088a2 <__sflush_r+0xaa>
 800889e:	2b16      	cmp	r3, #22
 80088a0:	d11d      	bne.n	80088de <__sflush_r+0xe6>
 80088a2:	602f      	str	r7, [r5, #0]
 80088a4:	2000      	movs	r0, #0
 80088a6:	e021      	b.n	80088ec <__sflush_r+0xf4>
 80088a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088ac:	b21b      	sxth	r3, r3
 80088ae:	e01a      	b.n	80088e6 <__sflush_r+0xee>
 80088b0:	690f      	ldr	r7, [r1, #16]
 80088b2:	2f00      	cmp	r7, #0
 80088b4:	d0f6      	beq.n	80088a4 <__sflush_r+0xac>
 80088b6:	0793      	lsls	r3, r2, #30
 80088b8:	bf18      	it	ne
 80088ba:	2300      	movne	r3, #0
 80088bc:	680e      	ldr	r6, [r1, #0]
 80088be:	bf08      	it	eq
 80088c0:	694b      	ldreq	r3, [r1, #20]
 80088c2:	1bf6      	subs	r6, r6, r7
 80088c4:	600f      	str	r7, [r1, #0]
 80088c6:	608b      	str	r3, [r1, #8]
 80088c8:	2e00      	cmp	r6, #0
 80088ca:	ddeb      	ble.n	80088a4 <__sflush_r+0xac>
 80088cc:	4633      	mov	r3, r6
 80088ce:	463a      	mov	r2, r7
 80088d0:	4628      	mov	r0, r5
 80088d2:	6a21      	ldr	r1, [r4, #32]
 80088d4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80088d8:	47e0      	blx	ip
 80088da:	2800      	cmp	r0, #0
 80088dc:	dc07      	bgt.n	80088ee <__sflush_r+0xf6>
 80088de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088e6:	f04f 30ff 	mov.w	r0, #4294967295
 80088ea:	81a3      	strh	r3, [r4, #12]
 80088ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088ee:	4407      	add	r7, r0
 80088f0:	1a36      	subs	r6, r6, r0
 80088f2:	e7e9      	b.n	80088c8 <__sflush_r+0xd0>
 80088f4:	20400001 	.word	0x20400001

080088f8 <_fflush_r>:
 80088f8:	b538      	push	{r3, r4, r5, lr}
 80088fa:	690b      	ldr	r3, [r1, #16]
 80088fc:	4605      	mov	r5, r0
 80088fe:	460c      	mov	r4, r1
 8008900:	b913      	cbnz	r3, 8008908 <_fflush_r+0x10>
 8008902:	2500      	movs	r5, #0
 8008904:	4628      	mov	r0, r5
 8008906:	bd38      	pop	{r3, r4, r5, pc}
 8008908:	b118      	cbz	r0, 8008912 <_fflush_r+0x1a>
 800890a:	6a03      	ldr	r3, [r0, #32]
 800890c:	b90b      	cbnz	r3, 8008912 <_fflush_r+0x1a>
 800890e:	f7fe fa1b 	bl	8006d48 <__sinit>
 8008912:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d0f3      	beq.n	8008902 <_fflush_r+0xa>
 800891a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800891c:	07d0      	lsls	r0, r2, #31
 800891e:	d404      	bmi.n	800892a <_fflush_r+0x32>
 8008920:	0599      	lsls	r1, r3, #22
 8008922:	d402      	bmi.n	800892a <_fflush_r+0x32>
 8008924:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008926:	f7fe fb28 	bl	8006f7a <__retarget_lock_acquire_recursive>
 800892a:	4628      	mov	r0, r5
 800892c:	4621      	mov	r1, r4
 800892e:	f7ff ff63 	bl	80087f8 <__sflush_r>
 8008932:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008934:	4605      	mov	r5, r0
 8008936:	07da      	lsls	r2, r3, #31
 8008938:	d4e4      	bmi.n	8008904 <_fflush_r+0xc>
 800893a:	89a3      	ldrh	r3, [r4, #12]
 800893c:	059b      	lsls	r3, r3, #22
 800893e:	d4e1      	bmi.n	8008904 <_fflush_r+0xc>
 8008940:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008942:	f7fe fb1b 	bl	8006f7c <__retarget_lock_release_recursive>
 8008946:	e7dd      	b.n	8008904 <_fflush_r+0xc>

08008948 <memmove>:
 8008948:	4288      	cmp	r0, r1
 800894a:	b510      	push	{r4, lr}
 800894c:	eb01 0402 	add.w	r4, r1, r2
 8008950:	d902      	bls.n	8008958 <memmove+0x10>
 8008952:	4284      	cmp	r4, r0
 8008954:	4623      	mov	r3, r4
 8008956:	d807      	bhi.n	8008968 <memmove+0x20>
 8008958:	1e43      	subs	r3, r0, #1
 800895a:	42a1      	cmp	r1, r4
 800895c:	d008      	beq.n	8008970 <memmove+0x28>
 800895e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008962:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008966:	e7f8      	b.n	800895a <memmove+0x12>
 8008968:	4601      	mov	r1, r0
 800896a:	4402      	add	r2, r0
 800896c:	428a      	cmp	r2, r1
 800896e:	d100      	bne.n	8008972 <memmove+0x2a>
 8008970:	bd10      	pop	{r4, pc}
 8008972:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008976:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800897a:	e7f7      	b.n	800896c <memmove+0x24>

0800897c <_sbrk_r>:
 800897c:	b538      	push	{r3, r4, r5, lr}
 800897e:	2300      	movs	r3, #0
 8008980:	4d05      	ldr	r5, [pc, #20]	@ (8008998 <_sbrk_r+0x1c>)
 8008982:	4604      	mov	r4, r0
 8008984:	4608      	mov	r0, r1
 8008986:	602b      	str	r3, [r5, #0]
 8008988:	f7f9 fdc2 	bl	8002510 <_sbrk>
 800898c:	1c43      	adds	r3, r0, #1
 800898e:	d102      	bne.n	8008996 <_sbrk_r+0x1a>
 8008990:	682b      	ldr	r3, [r5, #0]
 8008992:	b103      	cbz	r3, 8008996 <_sbrk_r+0x1a>
 8008994:	6023      	str	r3, [r4, #0]
 8008996:	bd38      	pop	{r3, r4, r5, pc}
 8008998:	20000524 	.word	0x20000524

0800899c <memcpy>:
 800899c:	440a      	add	r2, r1
 800899e:	4291      	cmp	r1, r2
 80089a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80089a4:	d100      	bne.n	80089a8 <memcpy+0xc>
 80089a6:	4770      	bx	lr
 80089a8:	b510      	push	{r4, lr}
 80089aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089ae:	4291      	cmp	r1, r2
 80089b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089b4:	d1f9      	bne.n	80089aa <memcpy+0xe>
 80089b6:	bd10      	pop	{r4, pc}

080089b8 <__assert_func>:
 80089b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80089ba:	4614      	mov	r4, r2
 80089bc:	461a      	mov	r2, r3
 80089be:	4b09      	ldr	r3, [pc, #36]	@ (80089e4 <__assert_func+0x2c>)
 80089c0:	4605      	mov	r5, r0
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	68d8      	ldr	r0, [r3, #12]
 80089c6:	b14c      	cbz	r4, 80089dc <__assert_func+0x24>
 80089c8:	4b07      	ldr	r3, [pc, #28]	@ (80089e8 <__assert_func+0x30>)
 80089ca:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80089ce:	9100      	str	r1, [sp, #0]
 80089d0:	462b      	mov	r3, r5
 80089d2:	4906      	ldr	r1, [pc, #24]	@ (80089ec <__assert_func+0x34>)
 80089d4:	f000 f870 	bl	8008ab8 <fiprintf>
 80089d8:	f000 f880 	bl	8008adc <abort>
 80089dc:	4b04      	ldr	r3, [pc, #16]	@ (80089f0 <__assert_func+0x38>)
 80089de:	461c      	mov	r4, r3
 80089e0:	e7f3      	b.n	80089ca <__assert_func+0x12>
 80089e2:	bf00      	nop
 80089e4:	20000018 	.word	0x20000018
 80089e8:	0800a23b 	.word	0x0800a23b
 80089ec:	0800a248 	.word	0x0800a248
 80089f0:	0800a276 	.word	0x0800a276

080089f4 <_calloc_r>:
 80089f4:	b570      	push	{r4, r5, r6, lr}
 80089f6:	fba1 5402 	umull	r5, r4, r1, r2
 80089fa:	b934      	cbnz	r4, 8008a0a <_calloc_r+0x16>
 80089fc:	4629      	mov	r1, r5
 80089fe:	f7ff f99d 	bl	8007d3c <_malloc_r>
 8008a02:	4606      	mov	r6, r0
 8008a04:	b928      	cbnz	r0, 8008a12 <_calloc_r+0x1e>
 8008a06:	4630      	mov	r0, r6
 8008a08:	bd70      	pop	{r4, r5, r6, pc}
 8008a0a:	220c      	movs	r2, #12
 8008a0c:	2600      	movs	r6, #0
 8008a0e:	6002      	str	r2, [r0, #0]
 8008a10:	e7f9      	b.n	8008a06 <_calloc_r+0x12>
 8008a12:	462a      	mov	r2, r5
 8008a14:	4621      	mov	r1, r4
 8008a16:	f7fe fa32 	bl	8006e7e <memset>
 8008a1a:	e7f4      	b.n	8008a06 <_calloc_r+0x12>

08008a1c <__ascii_mbtowc>:
 8008a1c:	b082      	sub	sp, #8
 8008a1e:	b901      	cbnz	r1, 8008a22 <__ascii_mbtowc+0x6>
 8008a20:	a901      	add	r1, sp, #4
 8008a22:	b142      	cbz	r2, 8008a36 <__ascii_mbtowc+0x1a>
 8008a24:	b14b      	cbz	r3, 8008a3a <__ascii_mbtowc+0x1e>
 8008a26:	7813      	ldrb	r3, [r2, #0]
 8008a28:	600b      	str	r3, [r1, #0]
 8008a2a:	7812      	ldrb	r2, [r2, #0]
 8008a2c:	1e10      	subs	r0, r2, #0
 8008a2e:	bf18      	it	ne
 8008a30:	2001      	movne	r0, #1
 8008a32:	b002      	add	sp, #8
 8008a34:	4770      	bx	lr
 8008a36:	4610      	mov	r0, r2
 8008a38:	e7fb      	b.n	8008a32 <__ascii_mbtowc+0x16>
 8008a3a:	f06f 0001 	mvn.w	r0, #1
 8008a3e:	e7f8      	b.n	8008a32 <__ascii_mbtowc+0x16>

08008a40 <_realloc_r>:
 8008a40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a44:	4607      	mov	r7, r0
 8008a46:	4614      	mov	r4, r2
 8008a48:	460d      	mov	r5, r1
 8008a4a:	b921      	cbnz	r1, 8008a56 <_realloc_r+0x16>
 8008a4c:	4611      	mov	r1, r2
 8008a4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a52:	f7ff b973 	b.w	8007d3c <_malloc_r>
 8008a56:	b92a      	cbnz	r2, 8008a64 <_realloc_r+0x24>
 8008a58:	f7ff f8fe 	bl	8007c58 <_free_r>
 8008a5c:	4625      	mov	r5, r4
 8008a5e:	4628      	mov	r0, r5
 8008a60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a64:	f000 f841 	bl	8008aea <_malloc_usable_size_r>
 8008a68:	4284      	cmp	r4, r0
 8008a6a:	4606      	mov	r6, r0
 8008a6c:	d802      	bhi.n	8008a74 <_realloc_r+0x34>
 8008a6e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008a72:	d8f4      	bhi.n	8008a5e <_realloc_r+0x1e>
 8008a74:	4621      	mov	r1, r4
 8008a76:	4638      	mov	r0, r7
 8008a78:	f7ff f960 	bl	8007d3c <_malloc_r>
 8008a7c:	4680      	mov	r8, r0
 8008a7e:	b908      	cbnz	r0, 8008a84 <_realloc_r+0x44>
 8008a80:	4645      	mov	r5, r8
 8008a82:	e7ec      	b.n	8008a5e <_realloc_r+0x1e>
 8008a84:	42b4      	cmp	r4, r6
 8008a86:	4622      	mov	r2, r4
 8008a88:	4629      	mov	r1, r5
 8008a8a:	bf28      	it	cs
 8008a8c:	4632      	movcs	r2, r6
 8008a8e:	f7ff ff85 	bl	800899c <memcpy>
 8008a92:	4629      	mov	r1, r5
 8008a94:	4638      	mov	r0, r7
 8008a96:	f7ff f8df 	bl	8007c58 <_free_r>
 8008a9a:	e7f1      	b.n	8008a80 <_realloc_r+0x40>

08008a9c <__ascii_wctomb>:
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	4608      	mov	r0, r1
 8008aa0:	b141      	cbz	r1, 8008ab4 <__ascii_wctomb+0x18>
 8008aa2:	2aff      	cmp	r2, #255	@ 0xff
 8008aa4:	d904      	bls.n	8008ab0 <__ascii_wctomb+0x14>
 8008aa6:	228a      	movs	r2, #138	@ 0x8a
 8008aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8008aac:	601a      	str	r2, [r3, #0]
 8008aae:	4770      	bx	lr
 8008ab0:	2001      	movs	r0, #1
 8008ab2:	700a      	strb	r2, [r1, #0]
 8008ab4:	4770      	bx	lr
	...

08008ab8 <fiprintf>:
 8008ab8:	b40e      	push	{r1, r2, r3}
 8008aba:	b503      	push	{r0, r1, lr}
 8008abc:	4601      	mov	r1, r0
 8008abe:	ab03      	add	r3, sp, #12
 8008ac0:	4805      	ldr	r0, [pc, #20]	@ (8008ad8 <fiprintf+0x20>)
 8008ac2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ac6:	6800      	ldr	r0, [r0, #0]
 8008ac8:	9301      	str	r3, [sp, #4]
 8008aca:	f000 f83d 	bl	8008b48 <_vfiprintf_r>
 8008ace:	b002      	add	sp, #8
 8008ad0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ad4:	b003      	add	sp, #12
 8008ad6:	4770      	bx	lr
 8008ad8:	20000018 	.word	0x20000018

08008adc <abort>:
 8008adc:	2006      	movs	r0, #6
 8008ade:	b508      	push	{r3, lr}
 8008ae0:	f000 fa06 	bl	8008ef0 <raise>
 8008ae4:	2001      	movs	r0, #1
 8008ae6:	f7f9 fc9e 	bl	8002426 <_exit>

08008aea <_malloc_usable_size_r>:
 8008aea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008aee:	1f18      	subs	r0, r3, #4
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	bfbc      	itt	lt
 8008af4:	580b      	ldrlt	r3, [r1, r0]
 8008af6:	18c0      	addlt	r0, r0, r3
 8008af8:	4770      	bx	lr

08008afa <__sfputc_r>:
 8008afa:	6893      	ldr	r3, [r2, #8]
 8008afc:	b410      	push	{r4}
 8008afe:	3b01      	subs	r3, #1
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	6093      	str	r3, [r2, #8]
 8008b04:	da07      	bge.n	8008b16 <__sfputc_r+0x1c>
 8008b06:	6994      	ldr	r4, [r2, #24]
 8008b08:	42a3      	cmp	r3, r4
 8008b0a:	db01      	blt.n	8008b10 <__sfputc_r+0x16>
 8008b0c:	290a      	cmp	r1, #10
 8008b0e:	d102      	bne.n	8008b16 <__sfputc_r+0x1c>
 8008b10:	bc10      	pop	{r4}
 8008b12:	f000 b931 	b.w	8008d78 <__swbuf_r>
 8008b16:	6813      	ldr	r3, [r2, #0]
 8008b18:	1c58      	adds	r0, r3, #1
 8008b1a:	6010      	str	r0, [r2, #0]
 8008b1c:	7019      	strb	r1, [r3, #0]
 8008b1e:	4608      	mov	r0, r1
 8008b20:	bc10      	pop	{r4}
 8008b22:	4770      	bx	lr

08008b24 <__sfputs_r>:
 8008b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b26:	4606      	mov	r6, r0
 8008b28:	460f      	mov	r7, r1
 8008b2a:	4614      	mov	r4, r2
 8008b2c:	18d5      	adds	r5, r2, r3
 8008b2e:	42ac      	cmp	r4, r5
 8008b30:	d101      	bne.n	8008b36 <__sfputs_r+0x12>
 8008b32:	2000      	movs	r0, #0
 8008b34:	e007      	b.n	8008b46 <__sfputs_r+0x22>
 8008b36:	463a      	mov	r2, r7
 8008b38:	4630      	mov	r0, r6
 8008b3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b3e:	f7ff ffdc 	bl	8008afa <__sfputc_r>
 8008b42:	1c43      	adds	r3, r0, #1
 8008b44:	d1f3      	bne.n	8008b2e <__sfputs_r+0xa>
 8008b46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008b48 <_vfiprintf_r>:
 8008b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b4c:	460d      	mov	r5, r1
 8008b4e:	4614      	mov	r4, r2
 8008b50:	4698      	mov	r8, r3
 8008b52:	4606      	mov	r6, r0
 8008b54:	b09d      	sub	sp, #116	@ 0x74
 8008b56:	b118      	cbz	r0, 8008b60 <_vfiprintf_r+0x18>
 8008b58:	6a03      	ldr	r3, [r0, #32]
 8008b5a:	b90b      	cbnz	r3, 8008b60 <_vfiprintf_r+0x18>
 8008b5c:	f7fe f8f4 	bl	8006d48 <__sinit>
 8008b60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b62:	07d9      	lsls	r1, r3, #31
 8008b64:	d405      	bmi.n	8008b72 <_vfiprintf_r+0x2a>
 8008b66:	89ab      	ldrh	r3, [r5, #12]
 8008b68:	059a      	lsls	r2, r3, #22
 8008b6a:	d402      	bmi.n	8008b72 <_vfiprintf_r+0x2a>
 8008b6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b6e:	f7fe fa04 	bl	8006f7a <__retarget_lock_acquire_recursive>
 8008b72:	89ab      	ldrh	r3, [r5, #12]
 8008b74:	071b      	lsls	r3, r3, #28
 8008b76:	d501      	bpl.n	8008b7c <_vfiprintf_r+0x34>
 8008b78:	692b      	ldr	r3, [r5, #16]
 8008b7a:	b99b      	cbnz	r3, 8008ba4 <_vfiprintf_r+0x5c>
 8008b7c:	4629      	mov	r1, r5
 8008b7e:	4630      	mov	r0, r6
 8008b80:	f000 f938 	bl	8008df4 <__swsetup_r>
 8008b84:	b170      	cbz	r0, 8008ba4 <_vfiprintf_r+0x5c>
 8008b86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b88:	07dc      	lsls	r4, r3, #31
 8008b8a:	d504      	bpl.n	8008b96 <_vfiprintf_r+0x4e>
 8008b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b90:	b01d      	add	sp, #116	@ 0x74
 8008b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b96:	89ab      	ldrh	r3, [r5, #12]
 8008b98:	0598      	lsls	r0, r3, #22
 8008b9a:	d4f7      	bmi.n	8008b8c <_vfiprintf_r+0x44>
 8008b9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b9e:	f7fe f9ed 	bl	8006f7c <__retarget_lock_release_recursive>
 8008ba2:	e7f3      	b.n	8008b8c <_vfiprintf_r+0x44>
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ba8:	2320      	movs	r3, #32
 8008baa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008bae:	2330      	movs	r3, #48	@ 0x30
 8008bb0:	f04f 0901 	mov.w	r9, #1
 8008bb4:	f8cd 800c 	str.w	r8, [sp, #12]
 8008bb8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008d64 <_vfiprintf_r+0x21c>
 8008bbc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008bc0:	4623      	mov	r3, r4
 8008bc2:	469a      	mov	sl, r3
 8008bc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bc8:	b10a      	cbz	r2, 8008bce <_vfiprintf_r+0x86>
 8008bca:	2a25      	cmp	r2, #37	@ 0x25
 8008bcc:	d1f9      	bne.n	8008bc2 <_vfiprintf_r+0x7a>
 8008bce:	ebba 0b04 	subs.w	fp, sl, r4
 8008bd2:	d00b      	beq.n	8008bec <_vfiprintf_r+0xa4>
 8008bd4:	465b      	mov	r3, fp
 8008bd6:	4622      	mov	r2, r4
 8008bd8:	4629      	mov	r1, r5
 8008bda:	4630      	mov	r0, r6
 8008bdc:	f7ff ffa2 	bl	8008b24 <__sfputs_r>
 8008be0:	3001      	adds	r0, #1
 8008be2:	f000 80a7 	beq.w	8008d34 <_vfiprintf_r+0x1ec>
 8008be6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008be8:	445a      	add	r2, fp
 8008bea:	9209      	str	r2, [sp, #36]	@ 0x24
 8008bec:	f89a 3000 	ldrb.w	r3, [sl]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	f000 809f 	beq.w	8008d34 <_vfiprintf_r+0x1ec>
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8008bfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c00:	f10a 0a01 	add.w	sl, sl, #1
 8008c04:	9304      	str	r3, [sp, #16]
 8008c06:	9307      	str	r3, [sp, #28]
 8008c08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008c0c:	931a      	str	r3, [sp, #104]	@ 0x68
 8008c0e:	4654      	mov	r4, sl
 8008c10:	2205      	movs	r2, #5
 8008c12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c16:	4853      	ldr	r0, [pc, #332]	@ (8008d64 <_vfiprintf_r+0x21c>)
 8008c18:	f7fe f9b1 	bl	8006f7e <memchr>
 8008c1c:	9a04      	ldr	r2, [sp, #16]
 8008c1e:	b9d8      	cbnz	r0, 8008c58 <_vfiprintf_r+0x110>
 8008c20:	06d1      	lsls	r1, r2, #27
 8008c22:	bf44      	itt	mi
 8008c24:	2320      	movmi	r3, #32
 8008c26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c2a:	0713      	lsls	r3, r2, #28
 8008c2c:	bf44      	itt	mi
 8008c2e:	232b      	movmi	r3, #43	@ 0x2b
 8008c30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c34:	f89a 3000 	ldrb.w	r3, [sl]
 8008c38:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c3a:	d015      	beq.n	8008c68 <_vfiprintf_r+0x120>
 8008c3c:	4654      	mov	r4, sl
 8008c3e:	2000      	movs	r0, #0
 8008c40:	f04f 0c0a 	mov.w	ip, #10
 8008c44:	9a07      	ldr	r2, [sp, #28]
 8008c46:	4621      	mov	r1, r4
 8008c48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c4c:	3b30      	subs	r3, #48	@ 0x30
 8008c4e:	2b09      	cmp	r3, #9
 8008c50:	d94b      	bls.n	8008cea <_vfiprintf_r+0x1a2>
 8008c52:	b1b0      	cbz	r0, 8008c82 <_vfiprintf_r+0x13a>
 8008c54:	9207      	str	r2, [sp, #28]
 8008c56:	e014      	b.n	8008c82 <_vfiprintf_r+0x13a>
 8008c58:	eba0 0308 	sub.w	r3, r0, r8
 8008c5c:	fa09 f303 	lsl.w	r3, r9, r3
 8008c60:	4313      	orrs	r3, r2
 8008c62:	46a2      	mov	sl, r4
 8008c64:	9304      	str	r3, [sp, #16]
 8008c66:	e7d2      	b.n	8008c0e <_vfiprintf_r+0xc6>
 8008c68:	9b03      	ldr	r3, [sp, #12]
 8008c6a:	1d19      	adds	r1, r3, #4
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	9103      	str	r1, [sp, #12]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	bfbb      	ittet	lt
 8008c74:	425b      	neglt	r3, r3
 8008c76:	f042 0202 	orrlt.w	r2, r2, #2
 8008c7a:	9307      	strge	r3, [sp, #28]
 8008c7c:	9307      	strlt	r3, [sp, #28]
 8008c7e:	bfb8      	it	lt
 8008c80:	9204      	strlt	r2, [sp, #16]
 8008c82:	7823      	ldrb	r3, [r4, #0]
 8008c84:	2b2e      	cmp	r3, #46	@ 0x2e
 8008c86:	d10a      	bne.n	8008c9e <_vfiprintf_r+0x156>
 8008c88:	7863      	ldrb	r3, [r4, #1]
 8008c8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c8c:	d132      	bne.n	8008cf4 <_vfiprintf_r+0x1ac>
 8008c8e:	9b03      	ldr	r3, [sp, #12]
 8008c90:	3402      	adds	r4, #2
 8008c92:	1d1a      	adds	r2, r3, #4
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	9203      	str	r2, [sp, #12]
 8008c98:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008c9c:	9305      	str	r3, [sp, #20]
 8008c9e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008d68 <_vfiprintf_r+0x220>
 8008ca2:	2203      	movs	r2, #3
 8008ca4:	4650      	mov	r0, sl
 8008ca6:	7821      	ldrb	r1, [r4, #0]
 8008ca8:	f7fe f969 	bl	8006f7e <memchr>
 8008cac:	b138      	cbz	r0, 8008cbe <_vfiprintf_r+0x176>
 8008cae:	2240      	movs	r2, #64	@ 0x40
 8008cb0:	9b04      	ldr	r3, [sp, #16]
 8008cb2:	eba0 000a 	sub.w	r0, r0, sl
 8008cb6:	4082      	lsls	r2, r0
 8008cb8:	4313      	orrs	r3, r2
 8008cba:	3401      	adds	r4, #1
 8008cbc:	9304      	str	r3, [sp, #16]
 8008cbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cc2:	2206      	movs	r2, #6
 8008cc4:	4829      	ldr	r0, [pc, #164]	@ (8008d6c <_vfiprintf_r+0x224>)
 8008cc6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008cca:	f7fe f958 	bl	8006f7e <memchr>
 8008cce:	2800      	cmp	r0, #0
 8008cd0:	d03f      	beq.n	8008d52 <_vfiprintf_r+0x20a>
 8008cd2:	4b27      	ldr	r3, [pc, #156]	@ (8008d70 <_vfiprintf_r+0x228>)
 8008cd4:	bb1b      	cbnz	r3, 8008d1e <_vfiprintf_r+0x1d6>
 8008cd6:	9b03      	ldr	r3, [sp, #12]
 8008cd8:	3307      	adds	r3, #7
 8008cda:	f023 0307 	bic.w	r3, r3, #7
 8008cde:	3308      	adds	r3, #8
 8008ce0:	9303      	str	r3, [sp, #12]
 8008ce2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ce4:	443b      	add	r3, r7
 8008ce6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ce8:	e76a      	b.n	8008bc0 <_vfiprintf_r+0x78>
 8008cea:	460c      	mov	r4, r1
 8008cec:	2001      	movs	r0, #1
 8008cee:	fb0c 3202 	mla	r2, ip, r2, r3
 8008cf2:	e7a8      	b.n	8008c46 <_vfiprintf_r+0xfe>
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	f04f 0c0a 	mov.w	ip, #10
 8008cfa:	4619      	mov	r1, r3
 8008cfc:	3401      	adds	r4, #1
 8008cfe:	9305      	str	r3, [sp, #20]
 8008d00:	4620      	mov	r0, r4
 8008d02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d06:	3a30      	subs	r2, #48	@ 0x30
 8008d08:	2a09      	cmp	r2, #9
 8008d0a:	d903      	bls.n	8008d14 <_vfiprintf_r+0x1cc>
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d0c6      	beq.n	8008c9e <_vfiprintf_r+0x156>
 8008d10:	9105      	str	r1, [sp, #20]
 8008d12:	e7c4      	b.n	8008c9e <_vfiprintf_r+0x156>
 8008d14:	4604      	mov	r4, r0
 8008d16:	2301      	movs	r3, #1
 8008d18:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d1c:	e7f0      	b.n	8008d00 <_vfiprintf_r+0x1b8>
 8008d1e:	ab03      	add	r3, sp, #12
 8008d20:	9300      	str	r3, [sp, #0]
 8008d22:	462a      	mov	r2, r5
 8008d24:	4630      	mov	r0, r6
 8008d26:	4b13      	ldr	r3, [pc, #76]	@ (8008d74 <_vfiprintf_r+0x22c>)
 8008d28:	a904      	add	r1, sp, #16
 8008d2a:	f7fd fbc5 	bl	80064b8 <_printf_float>
 8008d2e:	4607      	mov	r7, r0
 8008d30:	1c78      	adds	r0, r7, #1
 8008d32:	d1d6      	bne.n	8008ce2 <_vfiprintf_r+0x19a>
 8008d34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d36:	07d9      	lsls	r1, r3, #31
 8008d38:	d405      	bmi.n	8008d46 <_vfiprintf_r+0x1fe>
 8008d3a:	89ab      	ldrh	r3, [r5, #12]
 8008d3c:	059a      	lsls	r2, r3, #22
 8008d3e:	d402      	bmi.n	8008d46 <_vfiprintf_r+0x1fe>
 8008d40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d42:	f7fe f91b 	bl	8006f7c <__retarget_lock_release_recursive>
 8008d46:	89ab      	ldrh	r3, [r5, #12]
 8008d48:	065b      	lsls	r3, r3, #25
 8008d4a:	f53f af1f 	bmi.w	8008b8c <_vfiprintf_r+0x44>
 8008d4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008d50:	e71e      	b.n	8008b90 <_vfiprintf_r+0x48>
 8008d52:	ab03      	add	r3, sp, #12
 8008d54:	9300      	str	r3, [sp, #0]
 8008d56:	462a      	mov	r2, r5
 8008d58:	4630      	mov	r0, r6
 8008d5a:	4b06      	ldr	r3, [pc, #24]	@ (8008d74 <_vfiprintf_r+0x22c>)
 8008d5c:	a904      	add	r1, sp, #16
 8008d5e:	f7fd fe49 	bl	80069f4 <_printf_i>
 8008d62:	e7e4      	b.n	8008d2e <_vfiprintf_r+0x1e6>
 8008d64:	0800a220 	.word	0x0800a220
 8008d68:	0800a226 	.word	0x0800a226
 8008d6c:	0800a22a 	.word	0x0800a22a
 8008d70:	080064b9 	.word	0x080064b9
 8008d74:	08008b25 	.word	0x08008b25

08008d78 <__swbuf_r>:
 8008d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d7a:	460e      	mov	r6, r1
 8008d7c:	4614      	mov	r4, r2
 8008d7e:	4605      	mov	r5, r0
 8008d80:	b118      	cbz	r0, 8008d8a <__swbuf_r+0x12>
 8008d82:	6a03      	ldr	r3, [r0, #32]
 8008d84:	b90b      	cbnz	r3, 8008d8a <__swbuf_r+0x12>
 8008d86:	f7fd ffdf 	bl	8006d48 <__sinit>
 8008d8a:	69a3      	ldr	r3, [r4, #24]
 8008d8c:	60a3      	str	r3, [r4, #8]
 8008d8e:	89a3      	ldrh	r3, [r4, #12]
 8008d90:	071a      	lsls	r2, r3, #28
 8008d92:	d501      	bpl.n	8008d98 <__swbuf_r+0x20>
 8008d94:	6923      	ldr	r3, [r4, #16]
 8008d96:	b943      	cbnz	r3, 8008daa <__swbuf_r+0x32>
 8008d98:	4621      	mov	r1, r4
 8008d9a:	4628      	mov	r0, r5
 8008d9c:	f000 f82a 	bl	8008df4 <__swsetup_r>
 8008da0:	b118      	cbz	r0, 8008daa <__swbuf_r+0x32>
 8008da2:	f04f 37ff 	mov.w	r7, #4294967295
 8008da6:	4638      	mov	r0, r7
 8008da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008daa:	6823      	ldr	r3, [r4, #0]
 8008dac:	6922      	ldr	r2, [r4, #16]
 8008dae:	b2f6      	uxtb	r6, r6
 8008db0:	1a98      	subs	r0, r3, r2
 8008db2:	6963      	ldr	r3, [r4, #20]
 8008db4:	4637      	mov	r7, r6
 8008db6:	4283      	cmp	r3, r0
 8008db8:	dc05      	bgt.n	8008dc6 <__swbuf_r+0x4e>
 8008dba:	4621      	mov	r1, r4
 8008dbc:	4628      	mov	r0, r5
 8008dbe:	f7ff fd9b 	bl	80088f8 <_fflush_r>
 8008dc2:	2800      	cmp	r0, #0
 8008dc4:	d1ed      	bne.n	8008da2 <__swbuf_r+0x2a>
 8008dc6:	68a3      	ldr	r3, [r4, #8]
 8008dc8:	3b01      	subs	r3, #1
 8008dca:	60a3      	str	r3, [r4, #8]
 8008dcc:	6823      	ldr	r3, [r4, #0]
 8008dce:	1c5a      	adds	r2, r3, #1
 8008dd0:	6022      	str	r2, [r4, #0]
 8008dd2:	701e      	strb	r6, [r3, #0]
 8008dd4:	6962      	ldr	r2, [r4, #20]
 8008dd6:	1c43      	adds	r3, r0, #1
 8008dd8:	429a      	cmp	r2, r3
 8008dda:	d004      	beq.n	8008de6 <__swbuf_r+0x6e>
 8008ddc:	89a3      	ldrh	r3, [r4, #12]
 8008dde:	07db      	lsls	r3, r3, #31
 8008de0:	d5e1      	bpl.n	8008da6 <__swbuf_r+0x2e>
 8008de2:	2e0a      	cmp	r6, #10
 8008de4:	d1df      	bne.n	8008da6 <__swbuf_r+0x2e>
 8008de6:	4621      	mov	r1, r4
 8008de8:	4628      	mov	r0, r5
 8008dea:	f7ff fd85 	bl	80088f8 <_fflush_r>
 8008dee:	2800      	cmp	r0, #0
 8008df0:	d0d9      	beq.n	8008da6 <__swbuf_r+0x2e>
 8008df2:	e7d6      	b.n	8008da2 <__swbuf_r+0x2a>

08008df4 <__swsetup_r>:
 8008df4:	b538      	push	{r3, r4, r5, lr}
 8008df6:	4b29      	ldr	r3, [pc, #164]	@ (8008e9c <__swsetup_r+0xa8>)
 8008df8:	4605      	mov	r5, r0
 8008dfa:	6818      	ldr	r0, [r3, #0]
 8008dfc:	460c      	mov	r4, r1
 8008dfe:	b118      	cbz	r0, 8008e08 <__swsetup_r+0x14>
 8008e00:	6a03      	ldr	r3, [r0, #32]
 8008e02:	b90b      	cbnz	r3, 8008e08 <__swsetup_r+0x14>
 8008e04:	f7fd ffa0 	bl	8006d48 <__sinit>
 8008e08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e0c:	0719      	lsls	r1, r3, #28
 8008e0e:	d422      	bmi.n	8008e56 <__swsetup_r+0x62>
 8008e10:	06da      	lsls	r2, r3, #27
 8008e12:	d407      	bmi.n	8008e24 <__swsetup_r+0x30>
 8008e14:	2209      	movs	r2, #9
 8008e16:	602a      	str	r2, [r5, #0]
 8008e18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8008e20:	81a3      	strh	r3, [r4, #12]
 8008e22:	e033      	b.n	8008e8c <__swsetup_r+0x98>
 8008e24:	0758      	lsls	r0, r3, #29
 8008e26:	d512      	bpl.n	8008e4e <__swsetup_r+0x5a>
 8008e28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e2a:	b141      	cbz	r1, 8008e3e <__swsetup_r+0x4a>
 8008e2c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e30:	4299      	cmp	r1, r3
 8008e32:	d002      	beq.n	8008e3a <__swsetup_r+0x46>
 8008e34:	4628      	mov	r0, r5
 8008e36:	f7fe ff0f 	bl	8007c58 <_free_r>
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e3e:	89a3      	ldrh	r3, [r4, #12]
 8008e40:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008e44:	81a3      	strh	r3, [r4, #12]
 8008e46:	2300      	movs	r3, #0
 8008e48:	6063      	str	r3, [r4, #4]
 8008e4a:	6923      	ldr	r3, [r4, #16]
 8008e4c:	6023      	str	r3, [r4, #0]
 8008e4e:	89a3      	ldrh	r3, [r4, #12]
 8008e50:	f043 0308 	orr.w	r3, r3, #8
 8008e54:	81a3      	strh	r3, [r4, #12]
 8008e56:	6923      	ldr	r3, [r4, #16]
 8008e58:	b94b      	cbnz	r3, 8008e6e <__swsetup_r+0x7a>
 8008e5a:	89a3      	ldrh	r3, [r4, #12]
 8008e5c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008e60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e64:	d003      	beq.n	8008e6e <__swsetup_r+0x7a>
 8008e66:	4621      	mov	r1, r4
 8008e68:	4628      	mov	r0, r5
 8008e6a:	f000 f882 	bl	8008f72 <__smakebuf_r>
 8008e6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e72:	f013 0201 	ands.w	r2, r3, #1
 8008e76:	d00a      	beq.n	8008e8e <__swsetup_r+0x9a>
 8008e78:	2200      	movs	r2, #0
 8008e7a:	60a2      	str	r2, [r4, #8]
 8008e7c:	6962      	ldr	r2, [r4, #20]
 8008e7e:	4252      	negs	r2, r2
 8008e80:	61a2      	str	r2, [r4, #24]
 8008e82:	6922      	ldr	r2, [r4, #16]
 8008e84:	b942      	cbnz	r2, 8008e98 <__swsetup_r+0xa4>
 8008e86:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008e8a:	d1c5      	bne.n	8008e18 <__swsetup_r+0x24>
 8008e8c:	bd38      	pop	{r3, r4, r5, pc}
 8008e8e:	0799      	lsls	r1, r3, #30
 8008e90:	bf58      	it	pl
 8008e92:	6962      	ldrpl	r2, [r4, #20]
 8008e94:	60a2      	str	r2, [r4, #8]
 8008e96:	e7f4      	b.n	8008e82 <__swsetup_r+0x8e>
 8008e98:	2000      	movs	r0, #0
 8008e9a:	e7f7      	b.n	8008e8c <__swsetup_r+0x98>
 8008e9c:	20000018 	.word	0x20000018

08008ea0 <_raise_r>:
 8008ea0:	291f      	cmp	r1, #31
 8008ea2:	b538      	push	{r3, r4, r5, lr}
 8008ea4:	4605      	mov	r5, r0
 8008ea6:	460c      	mov	r4, r1
 8008ea8:	d904      	bls.n	8008eb4 <_raise_r+0x14>
 8008eaa:	2316      	movs	r3, #22
 8008eac:	6003      	str	r3, [r0, #0]
 8008eae:	f04f 30ff 	mov.w	r0, #4294967295
 8008eb2:	bd38      	pop	{r3, r4, r5, pc}
 8008eb4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008eb6:	b112      	cbz	r2, 8008ebe <_raise_r+0x1e>
 8008eb8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008ebc:	b94b      	cbnz	r3, 8008ed2 <_raise_r+0x32>
 8008ebe:	4628      	mov	r0, r5
 8008ec0:	f000 f830 	bl	8008f24 <_getpid_r>
 8008ec4:	4622      	mov	r2, r4
 8008ec6:	4601      	mov	r1, r0
 8008ec8:	4628      	mov	r0, r5
 8008eca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ece:	f000 b817 	b.w	8008f00 <_kill_r>
 8008ed2:	2b01      	cmp	r3, #1
 8008ed4:	d00a      	beq.n	8008eec <_raise_r+0x4c>
 8008ed6:	1c59      	adds	r1, r3, #1
 8008ed8:	d103      	bne.n	8008ee2 <_raise_r+0x42>
 8008eda:	2316      	movs	r3, #22
 8008edc:	6003      	str	r3, [r0, #0]
 8008ede:	2001      	movs	r0, #1
 8008ee0:	e7e7      	b.n	8008eb2 <_raise_r+0x12>
 8008ee2:	2100      	movs	r1, #0
 8008ee4:	4620      	mov	r0, r4
 8008ee6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008eea:	4798      	blx	r3
 8008eec:	2000      	movs	r0, #0
 8008eee:	e7e0      	b.n	8008eb2 <_raise_r+0x12>

08008ef0 <raise>:
 8008ef0:	4b02      	ldr	r3, [pc, #8]	@ (8008efc <raise+0xc>)
 8008ef2:	4601      	mov	r1, r0
 8008ef4:	6818      	ldr	r0, [r3, #0]
 8008ef6:	f7ff bfd3 	b.w	8008ea0 <_raise_r>
 8008efa:	bf00      	nop
 8008efc:	20000018 	.word	0x20000018

08008f00 <_kill_r>:
 8008f00:	b538      	push	{r3, r4, r5, lr}
 8008f02:	2300      	movs	r3, #0
 8008f04:	4d06      	ldr	r5, [pc, #24]	@ (8008f20 <_kill_r+0x20>)
 8008f06:	4604      	mov	r4, r0
 8008f08:	4608      	mov	r0, r1
 8008f0a:	4611      	mov	r1, r2
 8008f0c:	602b      	str	r3, [r5, #0]
 8008f0e:	f7f9 fa7a 	bl	8002406 <_kill>
 8008f12:	1c43      	adds	r3, r0, #1
 8008f14:	d102      	bne.n	8008f1c <_kill_r+0x1c>
 8008f16:	682b      	ldr	r3, [r5, #0]
 8008f18:	b103      	cbz	r3, 8008f1c <_kill_r+0x1c>
 8008f1a:	6023      	str	r3, [r4, #0]
 8008f1c:	bd38      	pop	{r3, r4, r5, pc}
 8008f1e:	bf00      	nop
 8008f20:	20000524 	.word	0x20000524

08008f24 <_getpid_r>:
 8008f24:	f7f9 ba68 	b.w	80023f8 <_getpid>

08008f28 <__swhatbuf_r>:
 8008f28:	b570      	push	{r4, r5, r6, lr}
 8008f2a:	460c      	mov	r4, r1
 8008f2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f30:	4615      	mov	r5, r2
 8008f32:	2900      	cmp	r1, #0
 8008f34:	461e      	mov	r6, r3
 8008f36:	b096      	sub	sp, #88	@ 0x58
 8008f38:	da0c      	bge.n	8008f54 <__swhatbuf_r+0x2c>
 8008f3a:	89a3      	ldrh	r3, [r4, #12]
 8008f3c:	2100      	movs	r1, #0
 8008f3e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008f42:	bf14      	ite	ne
 8008f44:	2340      	movne	r3, #64	@ 0x40
 8008f46:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008f4a:	2000      	movs	r0, #0
 8008f4c:	6031      	str	r1, [r6, #0]
 8008f4e:	602b      	str	r3, [r5, #0]
 8008f50:	b016      	add	sp, #88	@ 0x58
 8008f52:	bd70      	pop	{r4, r5, r6, pc}
 8008f54:	466a      	mov	r2, sp
 8008f56:	f000 f849 	bl	8008fec <_fstat_r>
 8008f5a:	2800      	cmp	r0, #0
 8008f5c:	dbed      	blt.n	8008f3a <__swhatbuf_r+0x12>
 8008f5e:	9901      	ldr	r1, [sp, #4]
 8008f60:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008f64:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008f68:	4259      	negs	r1, r3
 8008f6a:	4159      	adcs	r1, r3
 8008f6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008f70:	e7eb      	b.n	8008f4a <__swhatbuf_r+0x22>

08008f72 <__smakebuf_r>:
 8008f72:	898b      	ldrh	r3, [r1, #12]
 8008f74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f76:	079d      	lsls	r5, r3, #30
 8008f78:	4606      	mov	r6, r0
 8008f7a:	460c      	mov	r4, r1
 8008f7c:	d507      	bpl.n	8008f8e <__smakebuf_r+0x1c>
 8008f7e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008f82:	6023      	str	r3, [r4, #0]
 8008f84:	6123      	str	r3, [r4, #16]
 8008f86:	2301      	movs	r3, #1
 8008f88:	6163      	str	r3, [r4, #20]
 8008f8a:	b003      	add	sp, #12
 8008f8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f8e:	466a      	mov	r2, sp
 8008f90:	ab01      	add	r3, sp, #4
 8008f92:	f7ff ffc9 	bl	8008f28 <__swhatbuf_r>
 8008f96:	9f00      	ldr	r7, [sp, #0]
 8008f98:	4605      	mov	r5, r0
 8008f9a:	4639      	mov	r1, r7
 8008f9c:	4630      	mov	r0, r6
 8008f9e:	f7fe fecd 	bl	8007d3c <_malloc_r>
 8008fa2:	b948      	cbnz	r0, 8008fb8 <__smakebuf_r+0x46>
 8008fa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fa8:	059a      	lsls	r2, r3, #22
 8008faa:	d4ee      	bmi.n	8008f8a <__smakebuf_r+0x18>
 8008fac:	f023 0303 	bic.w	r3, r3, #3
 8008fb0:	f043 0302 	orr.w	r3, r3, #2
 8008fb4:	81a3      	strh	r3, [r4, #12]
 8008fb6:	e7e2      	b.n	8008f7e <__smakebuf_r+0xc>
 8008fb8:	89a3      	ldrh	r3, [r4, #12]
 8008fba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008fbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fc2:	81a3      	strh	r3, [r4, #12]
 8008fc4:	9b01      	ldr	r3, [sp, #4]
 8008fc6:	6020      	str	r0, [r4, #0]
 8008fc8:	b15b      	cbz	r3, 8008fe2 <__smakebuf_r+0x70>
 8008fca:	4630      	mov	r0, r6
 8008fcc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008fd0:	f000 f81e 	bl	8009010 <_isatty_r>
 8008fd4:	b128      	cbz	r0, 8008fe2 <__smakebuf_r+0x70>
 8008fd6:	89a3      	ldrh	r3, [r4, #12]
 8008fd8:	f023 0303 	bic.w	r3, r3, #3
 8008fdc:	f043 0301 	orr.w	r3, r3, #1
 8008fe0:	81a3      	strh	r3, [r4, #12]
 8008fe2:	89a3      	ldrh	r3, [r4, #12]
 8008fe4:	431d      	orrs	r5, r3
 8008fe6:	81a5      	strh	r5, [r4, #12]
 8008fe8:	e7cf      	b.n	8008f8a <__smakebuf_r+0x18>
	...

08008fec <_fstat_r>:
 8008fec:	b538      	push	{r3, r4, r5, lr}
 8008fee:	2300      	movs	r3, #0
 8008ff0:	4d06      	ldr	r5, [pc, #24]	@ (800900c <_fstat_r+0x20>)
 8008ff2:	4604      	mov	r4, r0
 8008ff4:	4608      	mov	r0, r1
 8008ff6:	4611      	mov	r1, r2
 8008ff8:	602b      	str	r3, [r5, #0]
 8008ffa:	f7f9 fa63 	bl	80024c4 <_fstat>
 8008ffe:	1c43      	adds	r3, r0, #1
 8009000:	d102      	bne.n	8009008 <_fstat_r+0x1c>
 8009002:	682b      	ldr	r3, [r5, #0]
 8009004:	b103      	cbz	r3, 8009008 <_fstat_r+0x1c>
 8009006:	6023      	str	r3, [r4, #0]
 8009008:	bd38      	pop	{r3, r4, r5, pc}
 800900a:	bf00      	nop
 800900c:	20000524 	.word	0x20000524

08009010 <_isatty_r>:
 8009010:	b538      	push	{r3, r4, r5, lr}
 8009012:	2300      	movs	r3, #0
 8009014:	4d05      	ldr	r5, [pc, #20]	@ (800902c <_isatty_r+0x1c>)
 8009016:	4604      	mov	r4, r0
 8009018:	4608      	mov	r0, r1
 800901a:	602b      	str	r3, [r5, #0]
 800901c:	f7f9 fa61 	bl	80024e2 <_isatty>
 8009020:	1c43      	adds	r3, r0, #1
 8009022:	d102      	bne.n	800902a <_isatty_r+0x1a>
 8009024:	682b      	ldr	r3, [r5, #0]
 8009026:	b103      	cbz	r3, 800902a <_isatty_r+0x1a>
 8009028:	6023      	str	r3, [r4, #0]
 800902a:	bd38      	pop	{r3, r4, r5, pc}
 800902c:	20000524 	.word	0x20000524

08009030 <cos>:
 8009030:	b530      	push	{r4, r5, lr}
 8009032:	4d20      	ldr	r5, [pc, #128]	@ (80090b4 <cos+0x84>)
 8009034:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 8009038:	42ac      	cmp	r4, r5
 800903a:	4602      	mov	r2, r0
 800903c:	460b      	mov	r3, r1
 800903e:	b087      	sub	sp, #28
 8009040:	d806      	bhi.n	8009050 <cos+0x20>
 8009042:	2200      	movs	r2, #0
 8009044:	2300      	movs	r3, #0
 8009046:	b007      	add	sp, #28
 8009048:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800904c:	f000 b87c 	b.w	8009148 <__kernel_cos>
 8009050:	4d19      	ldr	r5, [pc, #100]	@ (80090b8 <cos+0x88>)
 8009052:	42ac      	cmp	r4, r5
 8009054:	d903      	bls.n	800905e <cos+0x2e>
 8009056:	f7f7 f887 	bl	8000168 <__aeabi_dsub>
 800905a:	b007      	add	sp, #28
 800905c:	bd30      	pop	{r4, r5, pc}
 800905e:	aa02      	add	r2, sp, #8
 8009060:	f000 f9ea 	bl	8009438 <__ieee754_rem_pio2>
 8009064:	f000 0003 	and.w	r0, r0, #3
 8009068:	2801      	cmp	r0, #1
 800906a:	d009      	beq.n	8009080 <cos+0x50>
 800906c:	2802      	cmp	r0, #2
 800906e:	d011      	beq.n	8009094 <cos+0x64>
 8009070:	b9b8      	cbnz	r0, 80090a2 <cos+0x72>
 8009072:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009076:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800907a:	f000 f865 	bl	8009148 <__kernel_cos>
 800907e:	e7ec      	b.n	800905a <cos+0x2a>
 8009080:	9000      	str	r0, [sp, #0]
 8009082:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009086:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800908a:	f000 f91d 	bl	80092c8 <__kernel_sin>
 800908e:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 8009092:	e7e2      	b.n	800905a <cos+0x2a>
 8009094:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009098:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800909c:	f000 f854 	bl	8009148 <__kernel_cos>
 80090a0:	e7f5      	b.n	800908e <cos+0x5e>
 80090a2:	2301      	movs	r3, #1
 80090a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80090a8:	9300      	str	r3, [sp, #0]
 80090aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090ae:	f000 f90b 	bl	80092c8 <__kernel_sin>
 80090b2:	e7d2      	b.n	800905a <cos+0x2a>
 80090b4:	3fe921fb 	.word	0x3fe921fb
 80090b8:	7fefffff 	.word	0x7fefffff

080090bc <sin>:
 80090bc:	b530      	push	{r4, r5, lr}
 80090be:	4d20      	ldr	r5, [pc, #128]	@ (8009140 <sin+0x84>)
 80090c0:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 80090c4:	42ac      	cmp	r4, r5
 80090c6:	4602      	mov	r2, r0
 80090c8:	460b      	mov	r3, r1
 80090ca:	b087      	sub	sp, #28
 80090cc:	d806      	bhi.n	80090dc <sin+0x20>
 80090ce:	2300      	movs	r3, #0
 80090d0:	2200      	movs	r2, #0
 80090d2:	9300      	str	r3, [sp, #0]
 80090d4:	2300      	movs	r3, #0
 80090d6:	f000 f8f7 	bl	80092c8 <__kernel_sin>
 80090da:	e004      	b.n	80090e6 <sin+0x2a>
 80090dc:	4d19      	ldr	r5, [pc, #100]	@ (8009144 <sin+0x88>)
 80090de:	42ac      	cmp	r4, r5
 80090e0:	d903      	bls.n	80090ea <sin+0x2e>
 80090e2:	f7f7 f841 	bl	8000168 <__aeabi_dsub>
 80090e6:	b007      	add	sp, #28
 80090e8:	bd30      	pop	{r4, r5, pc}
 80090ea:	aa02      	add	r2, sp, #8
 80090ec:	f000 f9a4 	bl	8009438 <__ieee754_rem_pio2>
 80090f0:	f000 0003 	and.w	r0, r0, #3
 80090f4:	2801      	cmp	r0, #1
 80090f6:	d009      	beq.n	800910c <sin+0x50>
 80090f8:	2802      	cmp	r0, #2
 80090fa:	d00e      	beq.n	800911a <sin+0x5e>
 80090fc:	b9c0      	cbnz	r0, 8009130 <sin+0x74>
 80090fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009102:	2301      	movs	r3, #1
 8009104:	9300      	str	r3, [sp, #0]
 8009106:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800910a:	e7e4      	b.n	80090d6 <sin+0x1a>
 800910c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009110:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009114:	f000 f818 	bl	8009148 <__kernel_cos>
 8009118:	e7e5      	b.n	80090e6 <sin+0x2a>
 800911a:	2301      	movs	r3, #1
 800911c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009120:	9300      	str	r3, [sp, #0]
 8009122:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009126:	f000 f8cf 	bl	80092c8 <__kernel_sin>
 800912a:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 800912e:	e7da      	b.n	80090e6 <sin+0x2a>
 8009130:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009134:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009138:	f000 f806 	bl	8009148 <__kernel_cos>
 800913c:	e7f5      	b.n	800912a <sin+0x6e>
 800913e:	bf00      	nop
 8009140:	3fe921fb 	.word	0x3fe921fb
 8009144:	7fefffff 	.word	0x7fefffff

08009148 <__kernel_cos>:
 8009148:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800914c:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8009150:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8009154:	4680      	mov	r8, r0
 8009156:	4689      	mov	r9, r1
 8009158:	e9cd 2300 	strd	r2, r3, [sp]
 800915c:	d204      	bcs.n	8009168 <__kernel_cos+0x20>
 800915e:	f7f7 fc6b 	bl	8000a38 <__aeabi_d2iz>
 8009162:	2800      	cmp	r0, #0
 8009164:	f000 8086 	beq.w	8009274 <__kernel_cos+0x12c>
 8009168:	4642      	mov	r2, r8
 800916a:	464b      	mov	r3, r9
 800916c:	4640      	mov	r0, r8
 800916e:	4649      	mov	r1, r9
 8009170:	f7f7 f9b2 	bl	80004d8 <__aeabi_dmul>
 8009174:	2200      	movs	r2, #0
 8009176:	4b4e      	ldr	r3, [pc, #312]	@ (80092b0 <__kernel_cos+0x168>)
 8009178:	4604      	mov	r4, r0
 800917a:	460d      	mov	r5, r1
 800917c:	f7f7 f9ac 	bl	80004d8 <__aeabi_dmul>
 8009180:	a33f      	add	r3, pc, #252	@ (adr r3, 8009280 <__kernel_cos+0x138>)
 8009182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009186:	4682      	mov	sl, r0
 8009188:	468b      	mov	fp, r1
 800918a:	4620      	mov	r0, r4
 800918c:	4629      	mov	r1, r5
 800918e:	f7f7 f9a3 	bl	80004d8 <__aeabi_dmul>
 8009192:	a33d      	add	r3, pc, #244	@ (adr r3, 8009288 <__kernel_cos+0x140>)
 8009194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009198:	f7f6 ffe8 	bl	800016c <__adddf3>
 800919c:	4622      	mov	r2, r4
 800919e:	462b      	mov	r3, r5
 80091a0:	f7f7 f99a 	bl	80004d8 <__aeabi_dmul>
 80091a4:	a33a      	add	r3, pc, #232	@ (adr r3, 8009290 <__kernel_cos+0x148>)
 80091a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091aa:	f7f6 ffdd 	bl	8000168 <__aeabi_dsub>
 80091ae:	4622      	mov	r2, r4
 80091b0:	462b      	mov	r3, r5
 80091b2:	f7f7 f991 	bl	80004d8 <__aeabi_dmul>
 80091b6:	a338      	add	r3, pc, #224	@ (adr r3, 8009298 <__kernel_cos+0x150>)
 80091b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091bc:	f7f6 ffd6 	bl	800016c <__adddf3>
 80091c0:	4622      	mov	r2, r4
 80091c2:	462b      	mov	r3, r5
 80091c4:	f7f7 f988 	bl	80004d8 <__aeabi_dmul>
 80091c8:	a335      	add	r3, pc, #212	@ (adr r3, 80092a0 <__kernel_cos+0x158>)
 80091ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ce:	f7f6 ffcb 	bl	8000168 <__aeabi_dsub>
 80091d2:	4622      	mov	r2, r4
 80091d4:	462b      	mov	r3, r5
 80091d6:	f7f7 f97f 	bl	80004d8 <__aeabi_dmul>
 80091da:	a333      	add	r3, pc, #204	@ (adr r3, 80092a8 <__kernel_cos+0x160>)
 80091dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091e0:	f7f6 ffc4 	bl	800016c <__adddf3>
 80091e4:	4622      	mov	r2, r4
 80091e6:	462b      	mov	r3, r5
 80091e8:	f7f7 f976 	bl	80004d8 <__aeabi_dmul>
 80091ec:	4622      	mov	r2, r4
 80091ee:	462b      	mov	r3, r5
 80091f0:	f7f7 f972 	bl	80004d8 <__aeabi_dmul>
 80091f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80091f8:	4604      	mov	r4, r0
 80091fa:	460d      	mov	r5, r1
 80091fc:	4640      	mov	r0, r8
 80091fe:	4649      	mov	r1, r9
 8009200:	f7f7 f96a 	bl	80004d8 <__aeabi_dmul>
 8009204:	460b      	mov	r3, r1
 8009206:	4602      	mov	r2, r0
 8009208:	4629      	mov	r1, r5
 800920a:	4620      	mov	r0, r4
 800920c:	f7f6 ffac 	bl	8000168 <__aeabi_dsub>
 8009210:	4b28      	ldr	r3, [pc, #160]	@ (80092b4 <__kernel_cos+0x16c>)
 8009212:	4680      	mov	r8, r0
 8009214:	429e      	cmp	r6, r3
 8009216:	4689      	mov	r9, r1
 8009218:	d80e      	bhi.n	8009238 <__kernel_cos+0xf0>
 800921a:	4602      	mov	r2, r0
 800921c:	460b      	mov	r3, r1
 800921e:	4650      	mov	r0, sl
 8009220:	4659      	mov	r1, fp
 8009222:	f7f6 ffa1 	bl	8000168 <__aeabi_dsub>
 8009226:	4602      	mov	r2, r0
 8009228:	2000      	movs	r0, #0
 800922a:	460b      	mov	r3, r1
 800922c:	4922      	ldr	r1, [pc, #136]	@ (80092b8 <__kernel_cos+0x170>)
 800922e:	f7f6 ff9b 	bl	8000168 <__aeabi_dsub>
 8009232:	b003      	add	sp, #12
 8009234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009238:	2400      	movs	r4, #0
 800923a:	4b20      	ldr	r3, [pc, #128]	@ (80092bc <__kernel_cos+0x174>)
 800923c:	4622      	mov	r2, r4
 800923e:	429e      	cmp	r6, r3
 8009240:	bf8c      	ite	hi
 8009242:	4d1f      	ldrhi	r5, [pc, #124]	@ (80092c0 <__kernel_cos+0x178>)
 8009244:	f5a6 1500 	subls.w	r5, r6, #2097152	@ 0x200000
 8009248:	462b      	mov	r3, r5
 800924a:	2000      	movs	r0, #0
 800924c:	491a      	ldr	r1, [pc, #104]	@ (80092b8 <__kernel_cos+0x170>)
 800924e:	f7f6 ff8b 	bl	8000168 <__aeabi_dsub>
 8009252:	4622      	mov	r2, r4
 8009254:	4606      	mov	r6, r0
 8009256:	460f      	mov	r7, r1
 8009258:	462b      	mov	r3, r5
 800925a:	4650      	mov	r0, sl
 800925c:	4659      	mov	r1, fp
 800925e:	f7f6 ff83 	bl	8000168 <__aeabi_dsub>
 8009262:	4642      	mov	r2, r8
 8009264:	464b      	mov	r3, r9
 8009266:	f7f6 ff7f 	bl	8000168 <__aeabi_dsub>
 800926a:	4602      	mov	r2, r0
 800926c:	460b      	mov	r3, r1
 800926e:	4630      	mov	r0, r6
 8009270:	4639      	mov	r1, r7
 8009272:	e7dc      	b.n	800922e <__kernel_cos+0xe6>
 8009274:	2000      	movs	r0, #0
 8009276:	4910      	ldr	r1, [pc, #64]	@ (80092b8 <__kernel_cos+0x170>)
 8009278:	e7db      	b.n	8009232 <__kernel_cos+0xea>
 800927a:	bf00      	nop
 800927c:	f3af 8000 	nop.w
 8009280:	be8838d4 	.word	0xbe8838d4
 8009284:	bda8fae9 	.word	0xbda8fae9
 8009288:	bdb4b1c4 	.word	0xbdb4b1c4
 800928c:	3e21ee9e 	.word	0x3e21ee9e
 8009290:	809c52ad 	.word	0x809c52ad
 8009294:	3e927e4f 	.word	0x3e927e4f
 8009298:	19cb1590 	.word	0x19cb1590
 800929c:	3efa01a0 	.word	0x3efa01a0
 80092a0:	16c15177 	.word	0x16c15177
 80092a4:	3f56c16c 	.word	0x3f56c16c
 80092a8:	5555554c 	.word	0x5555554c
 80092ac:	3fa55555 	.word	0x3fa55555
 80092b0:	3fe00000 	.word	0x3fe00000
 80092b4:	3fd33332 	.word	0x3fd33332
 80092b8:	3ff00000 	.word	0x3ff00000
 80092bc:	3fe90000 	.word	0x3fe90000
 80092c0:	3fd20000 	.word	0x3fd20000
 80092c4:	00000000 	.word	0x00000000

080092c8 <__kernel_sin>:
 80092c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092cc:	461f      	mov	r7, r3
 80092ce:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80092d2:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 80092d6:	4604      	mov	r4, r0
 80092d8:	460d      	mov	r5, r1
 80092da:	4616      	mov	r6, r2
 80092dc:	b085      	sub	sp, #20
 80092de:	d203      	bcs.n	80092e8 <__kernel_sin+0x20>
 80092e0:	f7f7 fbaa 	bl	8000a38 <__aeabi_d2iz>
 80092e4:	2800      	cmp	r0, #0
 80092e6:	d051      	beq.n	800938c <__kernel_sin+0xc4>
 80092e8:	4622      	mov	r2, r4
 80092ea:	462b      	mov	r3, r5
 80092ec:	4620      	mov	r0, r4
 80092ee:	4629      	mov	r1, r5
 80092f0:	f7f7 f8f2 	bl	80004d8 <__aeabi_dmul>
 80092f4:	4682      	mov	sl, r0
 80092f6:	468b      	mov	fp, r1
 80092f8:	4602      	mov	r2, r0
 80092fa:	460b      	mov	r3, r1
 80092fc:	4620      	mov	r0, r4
 80092fe:	4629      	mov	r1, r5
 8009300:	f7f7 f8ea 	bl	80004d8 <__aeabi_dmul>
 8009304:	a33e      	add	r3, pc, #248	@ (adr r3, 8009400 <__kernel_sin+0x138>)
 8009306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800930a:	4680      	mov	r8, r0
 800930c:	4689      	mov	r9, r1
 800930e:	4650      	mov	r0, sl
 8009310:	4659      	mov	r1, fp
 8009312:	f7f7 f8e1 	bl	80004d8 <__aeabi_dmul>
 8009316:	a33c      	add	r3, pc, #240	@ (adr r3, 8009408 <__kernel_sin+0x140>)
 8009318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800931c:	f7f6 ff24 	bl	8000168 <__aeabi_dsub>
 8009320:	4652      	mov	r2, sl
 8009322:	465b      	mov	r3, fp
 8009324:	f7f7 f8d8 	bl	80004d8 <__aeabi_dmul>
 8009328:	a339      	add	r3, pc, #228	@ (adr r3, 8009410 <__kernel_sin+0x148>)
 800932a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800932e:	f7f6 ff1d 	bl	800016c <__adddf3>
 8009332:	4652      	mov	r2, sl
 8009334:	465b      	mov	r3, fp
 8009336:	f7f7 f8cf 	bl	80004d8 <__aeabi_dmul>
 800933a:	a337      	add	r3, pc, #220	@ (adr r3, 8009418 <__kernel_sin+0x150>)
 800933c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009340:	f7f6 ff12 	bl	8000168 <__aeabi_dsub>
 8009344:	4652      	mov	r2, sl
 8009346:	465b      	mov	r3, fp
 8009348:	f7f7 f8c6 	bl	80004d8 <__aeabi_dmul>
 800934c:	a334      	add	r3, pc, #208	@ (adr r3, 8009420 <__kernel_sin+0x158>)
 800934e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009352:	f7f6 ff0b 	bl	800016c <__adddf3>
 8009356:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009358:	e9cd 0100 	strd	r0, r1, [sp]
 800935c:	b9db      	cbnz	r3, 8009396 <__kernel_sin+0xce>
 800935e:	4602      	mov	r2, r0
 8009360:	460b      	mov	r3, r1
 8009362:	4650      	mov	r0, sl
 8009364:	4659      	mov	r1, fp
 8009366:	f7f7 f8b7 	bl	80004d8 <__aeabi_dmul>
 800936a:	a32f      	add	r3, pc, #188	@ (adr r3, 8009428 <__kernel_sin+0x160>)
 800936c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009370:	f7f6 fefa 	bl	8000168 <__aeabi_dsub>
 8009374:	4642      	mov	r2, r8
 8009376:	464b      	mov	r3, r9
 8009378:	f7f7 f8ae 	bl	80004d8 <__aeabi_dmul>
 800937c:	4602      	mov	r2, r0
 800937e:	460b      	mov	r3, r1
 8009380:	4620      	mov	r0, r4
 8009382:	4629      	mov	r1, r5
 8009384:	f7f6 fef2 	bl	800016c <__adddf3>
 8009388:	4604      	mov	r4, r0
 800938a:	460d      	mov	r5, r1
 800938c:	4620      	mov	r0, r4
 800938e:	4629      	mov	r1, r5
 8009390:	b005      	add	sp, #20
 8009392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009396:	2200      	movs	r2, #0
 8009398:	4630      	mov	r0, r6
 800939a:	4639      	mov	r1, r7
 800939c:	4b24      	ldr	r3, [pc, #144]	@ (8009430 <__kernel_sin+0x168>)
 800939e:	f7f7 f89b 	bl	80004d8 <__aeabi_dmul>
 80093a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80093a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80093aa:	4640      	mov	r0, r8
 80093ac:	4649      	mov	r1, r9
 80093ae:	f7f7 f893 	bl	80004d8 <__aeabi_dmul>
 80093b2:	4602      	mov	r2, r0
 80093b4:	460b      	mov	r3, r1
 80093b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093ba:	f7f6 fed5 	bl	8000168 <__aeabi_dsub>
 80093be:	4652      	mov	r2, sl
 80093c0:	465b      	mov	r3, fp
 80093c2:	f7f7 f889 	bl	80004d8 <__aeabi_dmul>
 80093c6:	4632      	mov	r2, r6
 80093c8:	463b      	mov	r3, r7
 80093ca:	f7f6 fecd 	bl	8000168 <__aeabi_dsub>
 80093ce:	a316      	add	r3, pc, #88	@ (adr r3, 8009428 <__kernel_sin+0x160>)
 80093d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093d4:	4606      	mov	r6, r0
 80093d6:	460f      	mov	r7, r1
 80093d8:	4640      	mov	r0, r8
 80093da:	4649      	mov	r1, r9
 80093dc:	f7f7 f87c 	bl	80004d8 <__aeabi_dmul>
 80093e0:	4602      	mov	r2, r0
 80093e2:	460b      	mov	r3, r1
 80093e4:	4630      	mov	r0, r6
 80093e6:	4639      	mov	r1, r7
 80093e8:	f7f6 fec0 	bl	800016c <__adddf3>
 80093ec:	4602      	mov	r2, r0
 80093ee:	460b      	mov	r3, r1
 80093f0:	4620      	mov	r0, r4
 80093f2:	4629      	mov	r1, r5
 80093f4:	f7f6 feb8 	bl	8000168 <__aeabi_dsub>
 80093f8:	e7c6      	b.n	8009388 <__kernel_sin+0xc0>
 80093fa:	bf00      	nop
 80093fc:	f3af 8000 	nop.w
 8009400:	5acfd57c 	.word	0x5acfd57c
 8009404:	3de5d93a 	.word	0x3de5d93a
 8009408:	8a2b9ceb 	.word	0x8a2b9ceb
 800940c:	3e5ae5e6 	.word	0x3e5ae5e6
 8009410:	57b1fe7d 	.word	0x57b1fe7d
 8009414:	3ec71de3 	.word	0x3ec71de3
 8009418:	19c161d5 	.word	0x19c161d5
 800941c:	3f2a01a0 	.word	0x3f2a01a0
 8009420:	1110f8a6 	.word	0x1110f8a6
 8009424:	3f811111 	.word	0x3f811111
 8009428:	55555549 	.word	0x55555549
 800942c:	3fc55555 	.word	0x3fc55555
 8009430:	3fe00000 	.word	0x3fe00000
 8009434:	00000000 	.word	0x00000000

08009438 <__ieee754_rem_pio2>:
 8009438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800943c:	4bc4      	ldr	r3, [pc, #784]	@ (8009750 <__ieee754_rem_pio2+0x318>)
 800943e:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 8009442:	b08d      	sub	sp, #52	@ 0x34
 8009444:	4598      	cmp	r8, r3
 8009446:	4606      	mov	r6, r0
 8009448:	460f      	mov	r7, r1
 800944a:	4614      	mov	r4, r2
 800944c:	9104      	str	r1, [sp, #16]
 800944e:	d807      	bhi.n	8009460 <__ieee754_rem_pio2+0x28>
 8009450:	e9c2 6700 	strd	r6, r7, [r2]
 8009454:	2300      	movs	r3, #0
 8009456:	2200      	movs	r2, #0
 8009458:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800945c:	2500      	movs	r5, #0
 800945e:	e026      	b.n	80094ae <__ieee754_rem_pio2+0x76>
 8009460:	4bbc      	ldr	r3, [pc, #752]	@ (8009754 <__ieee754_rem_pio2+0x31c>)
 8009462:	4598      	cmp	r8, r3
 8009464:	d876      	bhi.n	8009554 <__ieee754_rem_pio2+0x11c>
 8009466:	9b04      	ldr	r3, [sp, #16]
 8009468:	4dbb      	ldr	r5, [pc, #748]	@ (8009758 <__ieee754_rem_pio2+0x320>)
 800946a:	2b00      	cmp	r3, #0
 800946c:	a3aa      	add	r3, pc, #680	@ (adr r3, 8009718 <__ieee754_rem_pio2+0x2e0>)
 800946e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009472:	dd38      	ble.n	80094e6 <__ieee754_rem_pio2+0xae>
 8009474:	f7f6 fe78 	bl	8000168 <__aeabi_dsub>
 8009478:	45a8      	cmp	r8, r5
 800947a:	4606      	mov	r6, r0
 800947c:	460f      	mov	r7, r1
 800947e:	d01a      	beq.n	80094b6 <__ieee754_rem_pio2+0x7e>
 8009480:	a3a7      	add	r3, pc, #668	@ (adr r3, 8009720 <__ieee754_rem_pio2+0x2e8>)
 8009482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009486:	f7f6 fe6f 	bl	8000168 <__aeabi_dsub>
 800948a:	4602      	mov	r2, r0
 800948c:	460b      	mov	r3, r1
 800948e:	4680      	mov	r8, r0
 8009490:	4689      	mov	r9, r1
 8009492:	4630      	mov	r0, r6
 8009494:	4639      	mov	r1, r7
 8009496:	f7f6 fe67 	bl	8000168 <__aeabi_dsub>
 800949a:	a3a1      	add	r3, pc, #644	@ (adr r3, 8009720 <__ieee754_rem_pio2+0x2e8>)
 800949c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a0:	f7f6 fe62 	bl	8000168 <__aeabi_dsub>
 80094a4:	2501      	movs	r5, #1
 80094a6:	e9c4 8900 	strd	r8, r9, [r4]
 80094aa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80094ae:	4628      	mov	r0, r5
 80094b0:	b00d      	add	sp, #52	@ 0x34
 80094b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094b6:	a39c      	add	r3, pc, #624	@ (adr r3, 8009728 <__ieee754_rem_pio2+0x2f0>)
 80094b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094bc:	f7f6 fe54 	bl	8000168 <__aeabi_dsub>
 80094c0:	a39b      	add	r3, pc, #620	@ (adr r3, 8009730 <__ieee754_rem_pio2+0x2f8>)
 80094c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094c6:	4606      	mov	r6, r0
 80094c8:	460f      	mov	r7, r1
 80094ca:	f7f6 fe4d 	bl	8000168 <__aeabi_dsub>
 80094ce:	4602      	mov	r2, r0
 80094d0:	460b      	mov	r3, r1
 80094d2:	4680      	mov	r8, r0
 80094d4:	4689      	mov	r9, r1
 80094d6:	4630      	mov	r0, r6
 80094d8:	4639      	mov	r1, r7
 80094da:	f7f6 fe45 	bl	8000168 <__aeabi_dsub>
 80094de:	a394      	add	r3, pc, #592	@ (adr r3, 8009730 <__ieee754_rem_pio2+0x2f8>)
 80094e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094e4:	e7dc      	b.n	80094a0 <__ieee754_rem_pio2+0x68>
 80094e6:	f7f6 fe41 	bl	800016c <__adddf3>
 80094ea:	45a8      	cmp	r8, r5
 80094ec:	4606      	mov	r6, r0
 80094ee:	460f      	mov	r7, r1
 80094f0:	d018      	beq.n	8009524 <__ieee754_rem_pio2+0xec>
 80094f2:	a38b      	add	r3, pc, #556	@ (adr r3, 8009720 <__ieee754_rem_pio2+0x2e8>)
 80094f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094f8:	f7f6 fe38 	bl	800016c <__adddf3>
 80094fc:	4602      	mov	r2, r0
 80094fe:	460b      	mov	r3, r1
 8009500:	4680      	mov	r8, r0
 8009502:	4689      	mov	r9, r1
 8009504:	4630      	mov	r0, r6
 8009506:	4639      	mov	r1, r7
 8009508:	f7f6 fe2e 	bl	8000168 <__aeabi_dsub>
 800950c:	a384      	add	r3, pc, #528	@ (adr r3, 8009720 <__ieee754_rem_pio2+0x2e8>)
 800950e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009512:	f7f6 fe2b 	bl	800016c <__adddf3>
 8009516:	f04f 35ff 	mov.w	r5, #4294967295
 800951a:	e9c4 8900 	strd	r8, r9, [r4]
 800951e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009522:	e7c4      	b.n	80094ae <__ieee754_rem_pio2+0x76>
 8009524:	a380      	add	r3, pc, #512	@ (adr r3, 8009728 <__ieee754_rem_pio2+0x2f0>)
 8009526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800952a:	f7f6 fe1f 	bl	800016c <__adddf3>
 800952e:	a380      	add	r3, pc, #512	@ (adr r3, 8009730 <__ieee754_rem_pio2+0x2f8>)
 8009530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009534:	4606      	mov	r6, r0
 8009536:	460f      	mov	r7, r1
 8009538:	f7f6 fe18 	bl	800016c <__adddf3>
 800953c:	4602      	mov	r2, r0
 800953e:	460b      	mov	r3, r1
 8009540:	4680      	mov	r8, r0
 8009542:	4689      	mov	r9, r1
 8009544:	4630      	mov	r0, r6
 8009546:	4639      	mov	r1, r7
 8009548:	f7f6 fe0e 	bl	8000168 <__aeabi_dsub>
 800954c:	a378      	add	r3, pc, #480	@ (adr r3, 8009730 <__ieee754_rem_pio2+0x2f8>)
 800954e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009552:	e7de      	b.n	8009512 <__ieee754_rem_pio2+0xda>
 8009554:	4b81      	ldr	r3, [pc, #516]	@ (800975c <__ieee754_rem_pio2+0x324>)
 8009556:	4598      	cmp	r8, r3
 8009558:	f200 80cf 	bhi.w	80096fa <__ieee754_rem_pio2+0x2c2>
 800955c:	f000 f962 	bl	8009824 <fabs>
 8009560:	a375      	add	r3, pc, #468	@ (adr r3, 8009738 <__ieee754_rem_pio2+0x300>)
 8009562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009566:	4606      	mov	r6, r0
 8009568:	460f      	mov	r7, r1
 800956a:	f7f6 ffb5 	bl	80004d8 <__aeabi_dmul>
 800956e:	2200      	movs	r2, #0
 8009570:	4b7b      	ldr	r3, [pc, #492]	@ (8009760 <__ieee754_rem_pio2+0x328>)
 8009572:	f7f6 fdfb 	bl	800016c <__adddf3>
 8009576:	f7f7 fa5f 	bl	8000a38 <__aeabi_d2iz>
 800957a:	4605      	mov	r5, r0
 800957c:	f7f6 ff42 	bl	8000404 <__aeabi_i2d>
 8009580:	4602      	mov	r2, r0
 8009582:	460b      	mov	r3, r1
 8009584:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009588:	a363      	add	r3, pc, #396	@ (adr r3, 8009718 <__ieee754_rem_pio2+0x2e0>)
 800958a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800958e:	f7f6 ffa3 	bl	80004d8 <__aeabi_dmul>
 8009592:	4602      	mov	r2, r0
 8009594:	460b      	mov	r3, r1
 8009596:	4630      	mov	r0, r6
 8009598:	4639      	mov	r1, r7
 800959a:	f7f6 fde5 	bl	8000168 <__aeabi_dsub>
 800959e:	a360      	add	r3, pc, #384	@ (adr r3, 8009720 <__ieee754_rem_pio2+0x2e8>)
 80095a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095a4:	4682      	mov	sl, r0
 80095a6:	468b      	mov	fp, r1
 80095a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80095ac:	f7f6 ff94 	bl	80004d8 <__aeabi_dmul>
 80095b0:	2d1f      	cmp	r5, #31
 80095b2:	4606      	mov	r6, r0
 80095b4:	460f      	mov	r7, r1
 80095b6:	dc0c      	bgt.n	80095d2 <__ieee754_rem_pio2+0x19a>
 80095b8:	4b6a      	ldr	r3, [pc, #424]	@ (8009764 <__ieee754_rem_pio2+0x32c>)
 80095ba:	1e6a      	subs	r2, r5, #1
 80095bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095c0:	4543      	cmp	r3, r8
 80095c2:	d006      	beq.n	80095d2 <__ieee754_rem_pio2+0x19a>
 80095c4:	4632      	mov	r2, r6
 80095c6:	463b      	mov	r3, r7
 80095c8:	4650      	mov	r0, sl
 80095ca:	4659      	mov	r1, fp
 80095cc:	f7f6 fdcc 	bl	8000168 <__aeabi_dsub>
 80095d0:	e00e      	b.n	80095f0 <__ieee754_rem_pio2+0x1b8>
 80095d2:	463b      	mov	r3, r7
 80095d4:	4632      	mov	r2, r6
 80095d6:	4650      	mov	r0, sl
 80095d8:	4659      	mov	r1, fp
 80095da:	f7f6 fdc5 	bl	8000168 <__aeabi_dsub>
 80095de:	ea4f 5328 	mov.w	r3, r8, asr #20
 80095e2:	9305      	str	r3, [sp, #20]
 80095e4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80095e8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80095ec:	2b10      	cmp	r3, #16
 80095ee:	dc02      	bgt.n	80095f6 <__ieee754_rem_pio2+0x1be>
 80095f0:	e9c4 0100 	strd	r0, r1, [r4]
 80095f4:	e039      	b.n	800966a <__ieee754_rem_pio2+0x232>
 80095f6:	a34c      	add	r3, pc, #304	@ (adr r3, 8009728 <__ieee754_rem_pio2+0x2f0>)
 80095f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009600:	f7f6 ff6a 	bl	80004d8 <__aeabi_dmul>
 8009604:	4606      	mov	r6, r0
 8009606:	460f      	mov	r7, r1
 8009608:	4602      	mov	r2, r0
 800960a:	460b      	mov	r3, r1
 800960c:	4650      	mov	r0, sl
 800960e:	4659      	mov	r1, fp
 8009610:	f7f6 fdaa 	bl	8000168 <__aeabi_dsub>
 8009614:	4602      	mov	r2, r0
 8009616:	460b      	mov	r3, r1
 8009618:	4680      	mov	r8, r0
 800961a:	4689      	mov	r9, r1
 800961c:	4650      	mov	r0, sl
 800961e:	4659      	mov	r1, fp
 8009620:	f7f6 fda2 	bl	8000168 <__aeabi_dsub>
 8009624:	4632      	mov	r2, r6
 8009626:	463b      	mov	r3, r7
 8009628:	f7f6 fd9e 	bl	8000168 <__aeabi_dsub>
 800962c:	a340      	add	r3, pc, #256	@ (adr r3, 8009730 <__ieee754_rem_pio2+0x2f8>)
 800962e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009632:	4606      	mov	r6, r0
 8009634:	460f      	mov	r7, r1
 8009636:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800963a:	f7f6 ff4d 	bl	80004d8 <__aeabi_dmul>
 800963e:	4632      	mov	r2, r6
 8009640:	463b      	mov	r3, r7
 8009642:	f7f6 fd91 	bl	8000168 <__aeabi_dsub>
 8009646:	4602      	mov	r2, r0
 8009648:	460b      	mov	r3, r1
 800964a:	4606      	mov	r6, r0
 800964c:	460f      	mov	r7, r1
 800964e:	4640      	mov	r0, r8
 8009650:	4649      	mov	r1, r9
 8009652:	f7f6 fd89 	bl	8000168 <__aeabi_dsub>
 8009656:	9a05      	ldr	r2, [sp, #20]
 8009658:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800965c:	1ad3      	subs	r3, r2, r3
 800965e:	2b31      	cmp	r3, #49	@ 0x31
 8009660:	dc20      	bgt.n	80096a4 <__ieee754_rem_pio2+0x26c>
 8009662:	46c2      	mov	sl, r8
 8009664:	46cb      	mov	fp, r9
 8009666:	e9c4 0100 	strd	r0, r1, [r4]
 800966a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800966e:	4650      	mov	r0, sl
 8009670:	4642      	mov	r2, r8
 8009672:	464b      	mov	r3, r9
 8009674:	4659      	mov	r1, fp
 8009676:	f7f6 fd77 	bl	8000168 <__aeabi_dsub>
 800967a:	463b      	mov	r3, r7
 800967c:	4632      	mov	r2, r6
 800967e:	f7f6 fd73 	bl	8000168 <__aeabi_dsub>
 8009682:	9b04      	ldr	r3, [sp, #16]
 8009684:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009688:	2b00      	cmp	r3, #0
 800968a:	f6bf af10 	bge.w	80094ae <__ieee754_rem_pio2+0x76>
 800968e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8009692:	6063      	str	r3, [r4, #4]
 8009694:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009698:	f8c4 8000 	str.w	r8, [r4]
 800969c:	60a0      	str	r0, [r4, #8]
 800969e:	60e3      	str	r3, [r4, #12]
 80096a0:	426d      	negs	r5, r5
 80096a2:	e704      	b.n	80094ae <__ieee754_rem_pio2+0x76>
 80096a4:	a326      	add	r3, pc, #152	@ (adr r3, 8009740 <__ieee754_rem_pio2+0x308>)
 80096a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80096ae:	f7f6 ff13 	bl	80004d8 <__aeabi_dmul>
 80096b2:	4606      	mov	r6, r0
 80096b4:	460f      	mov	r7, r1
 80096b6:	4602      	mov	r2, r0
 80096b8:	460b      	mov	r3, r1
 80096ba:	4640      	mov	r0, r8
 80096bc:	4649      	mov	r1, r9
 80096be:	f7f6 fd53 	bl	8000168 <__aeabi_dsub>
 80096c2:	4602      	mov	r2, r0
 80096c4:	460b      	mov	r3, r1
 80096c6:	4682      	mov	sl, r0
 80096c8:	468b      	mov	fp, r1
 80096ca:	4640      	mov	r0, r8
 80096cc:	4649      	mov	r1, r9
 80096ce:	f7f6 fd4b 	bl	8000168 <__aeabi_dsub>
 80096d2:	4632      	mov	r2, r6
 80096d4:	463b      	mov	r3, r7
 80096d6:	f7f6 fd47 	bl	8000168 <__aeabi_dsub>
 80096da:	a31b      	add	r3, pc, #108	@ (adr r3, 8009748 <__ieee754_rem_pio2+0x310>)
 80096dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096e0:	4606      	mov	r6, r0
 80096e2:	460f      	mov	r7, r1
 80096e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80096e8:	f7f6 fef6 	bl	80004d8 <__aeabi_dmul>
 80096ec:	4632      	mov	r2, r6
 80096ee:	463b      	mov	r3, r7
 80096f0:	f7f6 fd3a 	bl	8000168 <__aeabi_dsub>
 80096f4:	4606      	mov	r6, r0
 80096f6:	460f      	mov	r7, r1
 80096f8:	e764      	b.n	80095c4 <__ieee754_rem_pio2+0x18c>
 80096fa:	4b1b      	ldr	r3, [pc, #108]	@ (8009768 <__ieee754_rem_pio2+0x330>)
 80096fc:	4598      	cmp	r8, r3
 80096fe:	d935      	bls.n	800976c <__ieee754_rem_pio2+0x334>
 8009700:	4602      	mov	r2, r0
 8009702:	460b      	mov	r3, r1
 8009704:	f7f6 fd30 	bl	8000168 <__aeabi_dsub>
 8009708:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800970c:	e9c4 0100 	strd	r0, r1, [r4]
 8009710:	e6a4      	b.n	800945c <__ieee754_rem_pio2+0x24>
 8009712:	bf00      	nop
 8009714:	f3af 8000 	nop.w
 8009718:	54400000 	.word	0x54400000
 800971c:	3ff921fb 	.word	0x3ff921fb
 8009720:	1a626331 	.word	0x1a626331
 8009724:	3dd0b461 	.word	0x3dd0b461
 8009728:	1a600000 	.word	0x1a600000
 800972c:	3dd0b461 	.word	0x3dd0b461
 8009730:	2e037073 	.word	0x2e037073
 8009734:	3ba3198a 	.word	0x3ba3198a
 8009738:	6dc9c883 	.word	0x6dc9c883
 800973c:	3fe45f30 	.word	0x3fe45f30
 8009740:	2e000000 	.word	0x2e000000
 8009744:	3ba3198a 	.word	0x3ba3198a
 8009748:	252049c1 	.word	0x252049c1
 800974c:	397b839a 	.word	0x397b839a
 8009750:	3fe921fb 	.word	0x3fe921fb
 8009754:	4002d97b 	.word	0x4002d97b
 8009758:	3ff921fb 	.word	0x3ff921fb
 800975c:	413921fb 	.word	0x413921fb
 8009760:	3fe00000 	.word	0x3fe00000
 8009764:	0800a47c 	.word	0x0800a47c
 8009768:	7fefffff 	.word	0x7fefffff
 800976c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8009770:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8009774:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8009778:	460f      	mov	r7, r1
 800977a:	f7f7 f95d 	bl	8000a38 <__aeabi_d2iz>
 800977e:	f7f6 fe41 	bl	8000404 <__aeabi_i2d>
 8009782:	4602      	mov	r2, r0
 8009784:	460b      	mov	r3, r1
 8009786:	4630      	mov	r0, r6
 8009788:	4639      	mov	r1, r7
 800978a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800978e:	f7f6 fceb 	bl	8000168 <__aeabi_dsub>
 8009792:	2200      	movs	r2, #0
 8009794:	4b21      	ldr	r3, [pc, #132]	@ (800981c <__ieee754_rem_pio2+0x3e4>)
 8009796:	f7f6 fe9f 	bl	80004d8 <__aeabi_dmul>
 800979a:	460f      	mov	r7, r1
 800979c:	4606      	mov	r6, r0
 800979e:	f7f7 f94b 	bl	8000a38 <__aeabi_d2iz>
 80097a2:	f7f6 fe2f 	bl	8000404 <__aeabi_i2d>
 80097a6:	4602      	mov	r2, r0
 80097a8:	460b      	mov	r3, r1
 80097aa:	4630      	mov	r0, r6
 80097ac:	4639      	mov	r1, r7
 80097ae:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80097b2:	f7f6 fcd9 	bl	8000168 <__aeabi_dsub>
 80097b6:	2200      	movs	r2, #0
 80097b8:	4b18      	ldr	r3, [pc, #96]	@ (800981c <__ieee754_rem_pio2+0x3e4>)
 80097ba:	f7f6 fe8d 	bl	80004d8 <__aeabi_dmul>
 80097be:	f04f 0803 	mov.w	r8, #3
 80097c2:	2600      	movs	r6, #0
 80097c4:	2700      	movs	r7, #0
 80097c6:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80097ca:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 80097ce:	4632      	mov	r2, r6
 80097d0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80097d4:	463b      	mov	r3, r7
 80097d6:	46c2      	mov	sl, r8
 80097d8:	f108 38ff 	add.w	r8, r8, #4294967295
 80097dc:	f7f7 f8e4 	bl	80009a8 <__aeabi_dcmpeq>
 80097e0:	2800      	cmp	r0, #0
 80097e2:	d1f4      	bne.n	80097ce <__ieee754_rem_pio2+0x396>
 80097e4:	4b0e      	ldr	r3, [pc, #56]	@ (8009820 <__ieee754_rem_pio2+0x3e8>)
 80097e6:	462a      	mov	r2, r5
 80097e8:	9301      	str	r3, [sp, #4]
 80097ea:	2302      	movs	r3, #2
 80097ec:	4621      	mov	r1, r4
 80097ee:	9300      	str	r3, [sp, #0]
 80097f0:	a806      	add	r0, sp, #24
 80097f2:	4653      	mov	r3, sl
 80097f4:	f000 f81a 	bl	800982c <__kernel_rem_pio2>
 80097f8:	9b04      	ldr	r3, [sp, #16]
 80097fa:	4605      	mov	r5, r0
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	f6bf ae56 	bge.w	80094ae <__ieee754_rem_pio2+0x76>
 8009802:	e9d4 2100 	ldrd	r2, r1, [r4]
 8009806:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800980a:	e9c4 2300 	strd	r2, r3, [r4]
 800980e:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8009812:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009816:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800981a:	e741      	b.n	80096a0 <__ieee754_rem_pio2+0x268>
 800981c:	41700000 	.word	0x41700000
 8009820:	0800a4fc 	.word	0x0800a4fc

08009824 <fabs>:
 8009824:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009828:	4619      	mov	r1, r3
 800982a:	4770      	bx	lr

0800982c <__kernel_rem_pio2>:
 800982c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009830:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8009834:	9308      	str	r3, [sp, #32]
 8009836:	9104      	str	r1, [sp, #16]
 8009838:	4bba      	ldr	r3, [pc, #744]	@ (8009b24 <__kernel_rem_pio2+0x2f8>)
 800983a:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 800983c:	f112 0f14 	cmn.w	r2, #20
 8009840:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009844:	bfa8      	it	ge
 8009846:	1ed4      	subge	r4, r2, #3
 8009848:	9302      	str	r3, [sp, #8]
 800984a:	9b08      	ldr	r3, [sp, #32]
 800984c:	bfb8      	it	lt
 800984e:	2400      	movlt	r4, #0
 8009850:	f103 33ff 	add.w	r3, r3, #4294967295
 8009854:	9306      	str	r3, [sp, #24]
 8009856:	bfa4      	itt	ge
 8009858:	2318      	movge	r3, #24
 800985a:	fb94 f4f3 	sdivge	r4, r4, r3
 800985e:	f06f 0317 	mvn.w	r3, #23
 8009862:	fb04 3303 	mla	r3, r4, r3, r3
 8009866:	eb03 0a02 	add.w	sl, r3, r2
 800986a:	9a06      	ldr	r2, [sp, #24]
 800986c:	9b02      	ldr	r3, [sp, #8]
 800986e:	1aa7      	subs	r7, r4, r2
 8009870:	eb03 0802 	add.w	r8, r3, r2
 8009874:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 8009876:	2500      	movs	r5, #0
 8009878:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800987c:	2200      	movs	r2, #0
 800987e:	2300      	movs	r3, #0
 8009880:	9009      	str	r0, [sp, #36]	@ 0x24
 8009882:	ae20      	add	r6, sp, #128	@ 0x80
 8009884:	4545      	cmp	r5, r8
 8009886:	dd13      	ble.n	80098b0 <__kernel_rem_pio2+0x84>
 8009888:	2700      	movs	r7, #0
 800988a:	9a08      	ldr	r2, [sp, #32]
 800988c:	ab20      	add	r3, sp, #128	@ 0x80
 800988e:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 8009892:	f50d 7be0 	add.w	fp, sp, #448	@ 0x1c0
 8009896:	9b02      	ldr	r3, [sp, #8]
 8009898:	429f      	cmp	r7, r3
 800989a:	dc33      	bgt.n	8009904 <__kernel_rem_pio2+0xd8>
 800989c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800989e:	2200      	movs	r2, #0
 80098a0:	f1a3 0908 	sub.w	r9, r3, #8
 80098a4:	2300      	movs	r3, #0
 80098a6:	46a8      	mov	r8, r5
 80098a8:	2600      	movs	r6, #0
 80098aa:	e9cd 2300 	strd	r2, r3, [sp]
 80098ae:	e01f      	b.n	80098f0 <__kernel_rem_pio2+0xc4>
 80098b0:	42ef      	cmn	r7, r5
 80098b2:	d40b      	bmi.n	80098cc <__kernel_rem_pio2+0xa0>
 80098b4:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80098b8:	e9cd 2300 	strd	r2, r3, [sp]
 80098bc:	f7f6 fda2 	bl	8000404 <__aeabi_i2d>
 80098c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80098c4:	e8e6 0102 	strd	r0, r1, [r6], #8
 80098c8:	3501      	adds	r5, #1
 80098ca:	e7db      	b.n	8009884 <__kernel_rem_pio2+0x58>
 80098cc:	4610      	mov	r0, r2
 80098ce:	4619      	mov	r1, r3
 80098d0:	e7f8      	b.n	80098c4 <__kernel_rem_pio2+0x98>
 80098d2:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 80098d6:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 80098da:	f7f6 fdfd 	bl	80004d8 <__aeabi_dmul>
 80098de:	4602      	mov	r2, r0
 80098e0:	460b      	mov	r3, r1
 80098e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80098e6:	f7f6 fc41 	bl	800016c <__adddf3>
 80098ea:	e9cd 0100 	strd	r0, r1, [sp]
 80098ee:	3601      	adds	r6, #1
 80098f0:	9b06      	ldr	r3, [sp, #24]
 80098f2:	429e      	cmp	r6, r3
 80098f4:	dded      	ble.n	80098d2 <__kernel_rem_pio2+0xa6>
 80098f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80098fa:	3701      	adds	r7, #1
 80098fc:	e8eb 2302 	strd	r2, r3, [fp], #8
 8009900:	3508      	adds	r5, #8
 8009902:	e7c8      	b.n	8009896 <__kernel_rem_pio2+0x6a>
 8009904:	9b02      	ldr	r3, [sp, #8]
 8009906:	aa0c      	add	r2, sp, #48	@ 0x30
 8009908:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800990c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800990e:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 8009910:	f8dd b008 	ldr.w	fp, [sp, #8]
 8009914:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8009918:	930a      	str	r3, [sp, #40]	@ 0x28
 800991a:	ab98      	add	r3, sp, #608	@ 0x260
 800991c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009920:	e953 4528 	ldrd	r4, r5, [r3, #-160]	@ 0xa0
 8009924:	ab70      	add	r3, sp, #448	@ 0x1c0
 8009926:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800992a:	ae0c      	add	r6, sp, #48	@ 0x30
 800992c:	4699      	mov	r9, r3
 800992e:	46b0      	mov	r8, r6
 8009930:	465f      	mov	r7, fp
 8009932:	9307      	str	r3, [sp, #28]
 8009934:	2f00      	cmp	r7, #0
 8009936:	dc71      	bgt.n	8009a1c <__kernel_rem_pio2+0x1f0>
 8009938:	4652      	mov	r2, sl
 800993a:	4620      	mov	r0, r4
 800993c:	4629      	mov	r1, r5
 800993e:	f000 fa97 	bl	8009e70 <scalbn>
 8009942:	2200      	movs	r2, #0
 8009944:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8009948:	4604      	mov	r4, r0
 800994a:	460d      	mov	r5, r1
 800994c:	f7f6 fdc4 	bl	80004d8 <__aeabi_dmul>
 8009950:	f000 fb02 	bl	8009f58 <floor>
 8009954:	2200      	movs	r2, #0
 8009956:	4b74      	ldr	r3, [pc, #464]	@ (8009b28 <__kernel_rem_pio2+0x2fc>)
 8009958:	f7f6 fdbe 	bl	80004d8 <__aeabi_dmul>
 800995c:	4602      	mov	r2, r0
 800995e:	460b      	mov	r3, r1
 8009960:	4620      	mov	r0, r4
 8009962:	4629      	mov	r1, r5
 8009964:	f7f6 fc00 	bl	8000168 <__aeabi_dsub>
 8009968:	460d      	mov	r5, r1
 800996a:	4604      	mov	r4, r0
 800996c:	f7f7 f864 	bl	8000a38 <__aeabi_d2iz>
 8009970:	9005      	str	r0, [sp, #20]
 8009972:	f7f6 fd47 	bl	8000404 <__aeabi_i2d>
 8009976:	4602      	mov	r2, r0
 8009978:	460b      	mov	r3, r1
 800997a:	4620      	mov	r0, r4
 800997c:	4629      	mov	r1, r5
 800997e:	f7f6 fbf3 	bl	8000168 <__aeabi_dsub>
 8009982:	f1ba 0f00 	cmp.w	sl, #0
 8009986:	4680      	mov	r8, r0
 8009988:	4689      	mov	r9, r1
 800998a:	dd6d      	ble.n	8009a68 <__kernel_rem_pio2+0x23c>
 800998c:	f10b 31ff 	add.w	r1, fp, #4294967295
 8009990:	ab0c      	add	r3, sp, #48	@ 0x30
 8009992:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009996:	9c05      	ldr	r4, [sp, #20]
 8009998:	f1ca 0018 	rsb	r0, sl, #24
 800999c:	fa43 f200 	asr.w	r2, r3, r0
 80099a0:	4414      	add	r4, r2
 80099a2:	4082      	lsls	r2, r0
 80099a4:	1a9b      	subs	r3, r3, r2
 80099a6:	aa0c      	add	r2, sp, #48	@ 0x30
 80099a8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80099ac:	f1ca 0217 	rsb	r2, sl, #23
 80099b0:	9405      	str	r4, [sp, #20]
 80099b2:	4113      	asrs	r3, r2
 80099b4:	9300      	str	r3, [sp, #0]
 80099b6:	9b00      	ldr	r3, [sp, #0]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	dd64      	ble.n	8009a86 <__kernel_rem_pio2+0x25a>
 80099bc:	2200      	movs	r2, #0
 80099be:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 80099c2:	4614      	mov	r4, r2
 80099c4:	9b05      	ldr	r3, [sp, #20]
 80099c6:	3301      	adds	r3, #1
 80099c8:	9305      	str	r3, [sp, #20]
 80099ca:	4593      	cmp	fp, r2
 80099cc:	f300 809d 	bgt.w	8009b0a <__kernel_rem_pio2+0x2de>
 80099d0:	f1ba 0f00 	cmp.w	sl, #0
 80099d4:	dd07      	ble.n	80099e6 <__kernel_rem_pio2+0x1ba>
 80099d6:	f1ba 0f01 	cmp.w	sl, #1
 80099da:	f000 80b3 	beq.w	8009b44 <__kernel_rem_pio2+0x318>
 80099de:	f1ba 0f02 	cmp.w	sl, #2
 80099e2:	f000 80ba 	beq.w	8009b5a <__kernel_rem_pio2+0x32e>
 80099e6:	9b00      	ldr	r3, [sp, #0]
 80099e8:	2b02      	cmp	r3, #2
 80099ea:	d14c      	bne.n	8009a86 <__kernel_rem_pio2+0x25a>
 80099ec:	4642      	mov	r2, r8
 80099ee:	464b      	mov	r3, r9
 80099f0:	2000      	movs	r0, #0
 80099f2:	494e      	ldr	r1, [pc, #312]	@ (8009b2c <__kernel_rem_pio2+0x300>)
 80099f4:	f7f6 fbb8 	bl	8000168 <__aeabi_dsub>
 80099f8:	4680      	mov	r8, r0
 80099fa:	4689      	mov	r9, r1
 80099fc:	2c00      	cmp	r4, #0
 80099fe:	d042      	beq.n	8009a86 <__kernel_rem_pio2+0x25a>
 8009a00:	4652      	mov	r2, sl
 8009a02:	2000      	movs	r0, #0
 8009a04:	4949      	ldr	r1, [pc, #292]	@ (8009b2c <__kernel_rem_pio2+0x300>)
 8009a06:	f000 fa33 	bl	8009e70 <scalbn>
 8009a0a:	4602      	mov	r2, r0
 8009a0c:	460b      	mov	r3, r1
 8009a0e:	4640      	mov	r0, r8
 8009a10:	4649      	mov	r1, r9
 8009a12:	f7f6 fba9 	bl	8000168 <__aeabi_dsub>
 8009a16:	4680      	mov	r8, r0
 8009a18:	4689      	mov	r9, r1
 8009a1a:	e034      	b.n	8009a86 <__kernel_rem_pio2+0x25a>
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	4b44      	ldr	r3, [pc, #272]	@ (8009b30 <__kernel_rem_pio2+0x304>)
 8009a20:	4620      	mov	r0, r4
 8009a22:	4629      	mov	r1, r5
 8009a24:	f7f6 fd58 	bl	80004d8 <__aeabi_dmul>
 8009a28:	f7f7 f806 	bl	8000a38 <__aeabi_d2iz>
 8009a2c:	f7f6 fcea 	bl	8000404 <__aeabi_i2d>
 8009a30:	4602      	mov	r2, r0
 8009a32:	460b      	mov	r3, r1
 8009a34:	e9cd 2300 	strd	r2, r3, [sp]
 8009a38:	2200      	movs	r2, #0
 8009a3a:	4b3e      	ldr	r3, [pc, #248]	@ (8009b34 <__kernel_rem_pio2+0x308>)
 8009a3c:	f7f6 fd4c 	bl	80004d8 <__aeabi_dmul>
 8009a40:	4602      	mov	r2, r0
 8009a42:	460b      	mov	r3, r1
 8009a44:	4620      	mov	r0, r4
 8009a46:	4629      	mov	r1, r5
 8009a48:	f7f6 fb8e 	bl	8000168 <__aeabi_dsub>
 8009a4c:	f7f6 fff4 	bl	8000a38 <__aeabi_d2iz>
 8009a50:	e979 2302 	ldrd	r2, r3, [r9, #-8]!
 8009a54:	f848 0b04 	str.w	r0, [r8], #4
 8009a58:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a5c:	f7f6 fb86 	bl	800016c <__adddf3>
 8009a60:	3f01      	subs	r7, #1
 8009a62:	4604      	mov	r4, r0
 8009a64:	460d      	mov	r5, r1
 8009a66:	e765      	b.n	8009934 <__kernel_rem_pio2+0x108>
 8009a68:	d106      	bne.n	8009a78 <__kernel_rem_pio2+0x24c>
 8009a6a:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009a6e:	aa0c      	add	r2, sp, #48	@ 0x30
 8009a70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009a74:	15db      	asrs	r3, r3, #23
 8009a76:	e79d      	b.n	80099b4 <__kernel_rem_pio2+0x188>
 8009a78:	2200      	movs	r2, #0
 8009a7a:	4b2f      	ldr	r3, [pc, #188]	@ (8009b38 <__kernel_rem_pio2+0x30c>)
 8009a7c:	f7f6 ffb2 	bl	80009e4 <__aeabi_dcmpge>
 8009a80:	2800      	cmp	r0, #0
 8009a82:	d13f      	bne.n	8009b04 <__kernel_rem_pio2+0x2d8>
 8009a84:	9000      	str	r0, [sp, #0]
 8009a86:	2200      	movs	r2, #0
 8009a88:	2300      	movs	r3, #0
 8009a8a:	4640      	mov	r0, r8
 8009a8c:	4649      	mov	r1, r9
 8009a8e:	f7f6 ff8b 	bl	80009a8 <__aeabi_dcmpeq>
 8009a92:	2800      	cmp	r0, #0
 8009a94:	f000 80b0 	beq.w	8009bf8 <__kernel_rem_pio2+0x3cc>
 8009a98:	2200      	movs	r2, #0
 8009a9a:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009a9e:	9902      	ldr	r1, [sp, #8]
 8009aa0:	428b      	cmp	r3, r1
 8009aa2:	da62      	bge.n	8009b6a <__kernel_rem_pio2+0x33e>
 8009aa4:	2a00      	cmp	r2, #0
 8009aa6:	d077      	beq.n	8009b98 <__kernel_rem_pio2+0x36c>
 8009aa8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009aac:	ab0c      	add	r3, sp, #48	@ 0x30
 8009aae:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8009ab2:	f1aa 0a18 	sub.w	sl, sl, #24
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d0f6      	beq.n	8009aa8 <__kernel_rem_pio2+0x27c>
 8009aba:	4652      	mov	r2, sl
 8009abc:	2000      	movs	r0, #0
 8009abe:	491b      	ldr	r1, [pc, #108]	@ (8009b2c <__kernel_rem_pio2+0x300>)
 8009ac0:	f000 f9d6 	bl	8009e70 <scalbn>
 8009ac4:	465d      	mov	r5, fp
 8009ac6:	4606      	mov	r6, r0
 8009ac8:	460f      	mov	r7, r1
 8009aca:	f04f 0900 	mov.w	r9, #0
 8009ace:	ab70      	add	r3, sp, #448	@ 0x1c0
 8009ad0:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009b30 <__kernel_rem_pio2+0x304>
 8009ad4:	ea4f 04cb 	mov.w	r4, fp, lsl #3
 8009ad8:	eb03 08cb 	add.w	r8, r3, fp, lsl #3
 8009adc:	2d00      	cmp	r5, #0
 8009ade:	f280 80c1 	bge.w	8009c64 <__kernel_rem_pio2+0x438>
 8009ae2:	465d      	mov	r5, fp
 8009ae4:	2d00      	cmp	r5, #0
 8009ae6:	f2c0 80f1 	blt.w	8009ccc <__kernel_rem_pio2+0x4a0>
 8009aea:	4b14      	ldr	r3, [pc, #80]	@ (8009b3c <__kernel_rem_pio2+0x310>)
 8009aec:	f04f 0900 	mov.w	r9, #0
 8009af0:	9306      	str	r3, [sp, #24]
 8009af2:	ab70      	add	r3, sp, #448	@ 0x1c0
 8009af4:	f04f 0a00 	mov.w	sl, #0
 8009af8:	2700      	movs	r7, #0
 8009afa:	eb03 08c5 	add.w	r8, r3, r5, lsl #3
 8009afe:	ebab 0605 	sub.w	r6, fp, r5
 8009b02:	e0d7      	b.n	8009cb4 <__kernel_rem_pio2+0x488>
 8009b04:	2302      	movs	r3, #2
 8009b06:	9300      	str	r3, [sp, #0]
 8009b08:	e758      	b.n	80099bc <__kernel_rem_pio2+0x190>
 8009b0a:	f856 3b04 	ldr.w	r3, [r6], #4
 8009b0e:	b9bc      	cbnz	r4, 8009b40 <__kernel_rem_pio2+0x314>
 8009b10:	b123      	cbz	r3, 8009b1c <__kernel_rem_pio2+0x2f0>
 8009b12:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8009b16:	f846 3c04 	str.w	r3, [r6, #-4]
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	461c      	mov	r4, r3
 8009b1e:	3201      	adds	r2, #1
 8009b20:	e753      	b.n	80099ca <__kernel_rem_pio2+0x19e>
 8009b22:	bf00      	nop
 8009b24:	0800a648 	.word	0x0800a648
 8009b28:	40200000 	.word	0x40200000
 8009b2c:	3ff00000 	.word	0x3ff00000
 8009b30:	3e700000 	.word	0x3e700000
 8009b34:	41700000 	.word	0x41700000
 8009b38:	3fe00000 	.word	0x3fe00000
 8009b3c:	0800a608 	.word	0x0800a608
 8009b40:	1acb      	subs	r3, r1, r3
 8009b42:	e7e8      	b.n	8009b16 <__kernel_rem_pio2+0x2ea>
 8009b44:	f10b 32ff 	add.w	r2, fp, #4294967295
 8009b48:	ab0c      	add	r3, sp, #48	@ 0x30
 8009b4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b4e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8009b52:	a90c      	add	r1, sp, #48	@ 0x30
 8009b54:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8009b58:	e745      	b.n	80099e6 <__kernel_rem_pio2+0x1ba>
 8009b5a:	f10b 32ff 	add.w	r2, fp, #4294967295
 8009b5e:	ab0c      	add	r3, sp, #48	@ 0x30
 8009b60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b64:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8009b68:	e7f3      	b.n	8009b52 <__kernel_rem_pio2+0x326>
 8009b6a:	a90c      	add	r1, sp, #48	@ 0x30
 8009b6c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8009b70:	3b01      	subs	r3, #1
 8009b72:	430a      	orrs	r2, r1
 8009b74:	e793      	b.n	8009a9e <__kernel_rem_pio2+0x272>
 8009b76:	3401      	adds	r4, #1
 8009b78:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009b7c:	2a00      	cmp	r2, #0
 8009b7e:	d0fa      	beq.n	8009b76 <__kernel_rem_pio2+0x34a>
 8009b80:	9b08      	ldr	r3, [sp, #32]
 8009b82:	aa20      	add	r2, sp, #128	@ 0x80
 8009b84:	445b      	add	r3, fp
 8009b86:	f10b 0801 	add.w	r8, fp, #1
 8009b8a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8009b8e:	445c      	add	r4, fp
 8009b90:	4544      	cmp	r4, r8
 8009b92:	da04      	bge.n	8009b9e <__kernel_rem_pio2+0x372>
 8009b94:	46a3      	mov	fp, r4
 8009b96:	e6c0      	b.n	800991a <__kernel_rem_pio2+0xee>
 8009b98:	2401      	movs	r4, #1
 8009b9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b9c:	e7ec      	b.n	8009b78 <__kernel_rem_pio2+0x34c>
 8009b9e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ba0:	46ab      	mov	fp, r5
 8009ba2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8009ba6:	f7f6 fc2d 	bl	8000404 <__aeabi_i2d>
 8009baa:	f04f 0900 	mov.w	r9, #0
 8009bae:	2600      	movs	r6, #0
 8009bb0:	2700      	movs	r7, #0
 8009bb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bb4:	e9c5 0100 	strd	r0, r1, [r5]
 8009bb8:	3b08      	subs	r3, #8
 8009bba:	9300      	str	r3, [sp, #0]
 8009bbc:	9b06      	ldr	r3, [sp, #24]
 8009bbe:	4599      	cmp	r9, r3
 8009bc0:	dd07      	ble.n	8009bd2 <__kernel_rem_pio2+0x3a6>
 8009bc2:	9b07      	ldr	r3, [sp, #28]
 8009bc4:	f108 0801 	add.w	r8, r8, #1
 8009bc8:	e9e3 6702 	strd	r6, r7, [r3, #8]!
 8009bcc:	3508      	adds	r5, #8
 8009bce:	9307      	str	r3, [sp, #28]
 8009bd0:	e7de      	b.n	8009b90 <__kernel_rem_pio2+0x364>
 8009bd2:	9900      	ldr	r1, [sp, #0]
 8009bd4:	f109 0901 	add.w	r9, r9, #1
 8009bd8:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 8009bdc:	9100      	str	r1, [sp, #0]
 8009bde:	e87b 0102 	ldrd	r0, r1, [fp], #-8
 8009be2:	f7f6 fc79 	bl	80004d8 <__aeabi_dmul>
 8009be6:	4602      	mov	r2, r0
 8009be8:	460b      	mov	r3, r1
 8009bea:	4630      	mov	r0, r6
 8009bec:	4639      	mov	r1, r7
 8009bee:	f7f6 fabd 	bl	800016c <__adddf3>
 8009bf2:	4606      	mov	r6, r0
 8009bf4:	460f      	mov	r7, r1
 8009bf6:	e7e1      	b.n	8009bbc <__kernel_rem_pio2+0x390>
 8009bf8:	f1ca 0200 	rsb	r2, sl, #0
 8009bfc:	4640      	mov	r0, r8
 8009bfe:	4649      	mov	r1, r9
 8009c00:	f000 f936 	bl	8009e70 <scalbn>
 8009c04:	2200      	movs	r2, #0
 8009c06:	4b97      	ldr	r3, [pc, #604]	@ (8009e64 <__kernel_rem_pio2+0x638>)
 8009c08:	4604      	mov	r4, r0
 8009c0a:	460d      	mov	r5, r1
 8009c0c:	f7f6 feea 	bl	80009e4 <__aeabi_dcmpge>
 8009c10:	b300      	cbz	r0, 8009c54 <__kernel_rem_pio2+0x428>
 8009c12:	2200      	movs	r2, #0
 8009c14:	4b94      	ldr	r3, [pc, #592]	@ (8009e68 <__kernel_rem_pio2+0x63c>)
 8009c16:	4620      	mov	r0, r4
 8009c18:	4629      	mov	r1, r5
 8009c1a:	f7f6 fc5d 	bl	80004d8 <__aeabi_dmul>
 8009c1e:	f7f6 ff0b 	bl	8000a38 <__aeabi_d2iz>
 8009c22:	4606      	mov	r6, r0
 8009c24:	f7f6 fbee 	bl	8000404 <__aeabi_i2d>
 8009c28:	2200      	movs	r2, #0
 8009c2a:	4b8e      	ldr	r3, [pc, #568]	@ (8009e64 <__kernel_rem_pio2+0x638>)
 8009c2c:	f7f6 fc54 	bl	80004d8 <__aeabi_dmul>
 8009c30:	460b      	mov	r3, r1
 8009c32:	4602      	mov	r2, r0
 8009c34:	4629      	mov	r1, r5
 8009c36:	4620      	mov	r0, r4
 8009c38:	f7f6 fa96 	bl	8000168 <__aeabi_dsub>
 8009c3c:	f7f6 fefc 	bl	8000a38 <__aeabi_d2iz>
 8009c40:	ab0c      	add	r3, sp, #48	@ 0x30
 8009c42:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 8009c46:	f10b 0b01 	add.w	fp, fp, #1
 8009c4a:	f10a 0a18 	add.w	sl, sl, #24
 8009c4e:	f843 602b 	str.w	r6, [r3, fp, lsl #2]
 8009c52:	e732      	b.n	8009aba <__kernel_rem_pio2+0x28e>
 8009c54:	4620      	mov	r0, r4
 8009c56:	4629      	mov	r1, r5
 8009c58:	f7f6 feee 	bl	8000a38 <__aeabi_d2iz>
 8009c5c:	ab0c      	add	r3, sp, #48	@ 0x30
 8009c5e:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 8009c62:	e72a      	b.n	8009aba <__kernel_rem_pio2+0x28e>
 8009c64:	ab0c      	add	r3, sp, #48	@ 0x30
 8009c66:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009c6a:	f7f6 fbcb 	bl	8000404 <__aeabi_i2d>
 8009c6e:	4632      	mov	r2, r6
 8009c70:	463b      	mov	r3, r7
 8009c72:	f7f6 fc31 	bl	80004d8 <__aeabi_dmul>
 8009c76:	464a      	mov	r2, r9
 8009c78:	e868 0102 	strd	r0, r1, [r8], #-8
 8009c7c:	4653      	mov	r3, sl
 8009c7e:	4630      	mov	r0, r6
 8009c80:	4639      	mov	r1, r7
 8009c82:	f7f6 fc29 	bl	80004d8 <__aeabi_dmul>
 8009c86:	3d01      	subs	r5, #1
 8009c88:	4606      	mov	r6, r0
 8009c8a:	460f      	mov	r7, r1
 8009c8c:	e726      	b.n	8009adc <__kernel_rem_pio2+0x2b0>
 8009c8e:	f8dd c018 	ldr.w	ip, [sp, #24]
 8009c92:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8009c96:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 8009c9a:	f8cd c018 	str.w	ip, [sp, #24]
 8009c9e:	f7f6 fc1b 	bl	80004d8 <__aeabi_dmul>
 8009ca2:	4602      	mov	r2, r0
 8009ca4:	460b      	mov	r3, r1
 8009ca6:	4648      	mov	r0, r9
 8009ca8:	4651      	mov	r1, sl
 8009caa:	f7f6 fa5f 	bl	800016c <__adddf3>
 8009cae:	4681      	mov	r9, r0
 8009cb0:	468a      	mov	sl, r1
 8009cb2:	3701      	adds	r7, #1
 8009cb4:	9b02      	ldr	r3, [sp, #8]
 8009cb6:	429f      	cmp	r7, r3
 8009cb8:	dc01      	bgt.n	8009cbe <__kernel_rem_pio2+0x492>
 8009cba:	42b7      	cmp	r7, r6
 8009cbc:	dde7      	ble.n	8009c8e <__kernel_rem_pio2+0x462>
 8009cbe:	ab48      	add	r3, sp, #288	@ 0x120
 8009cc0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8009cc4:	e9c6 9a00 	strd	r9, sl, [r6]
 8009cc8:	3d01      	subs	r5, #1
 8009cca:	e70b      	b.n	8009ae4 <__kernel_rem_pio2+0x2b8>
 8009ccc:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 8009cce:	2b02      	cmp	r3, #2
 8009cd0:	dc09      	bgt.n	8009ce6 <__kernel_rem_pio2+0x4ba>
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	dc2c      	bgt.n	8009d30 <__kernel_rem_pio2+0x504>
 8009cd6:	d04e      	beq.n	8009d76 <__kernel_rem_pio2+0x54a>
 8009cd8:	9b05      	ldr	r3, [sp, #20]
 8009cda:	f003 0007 	and.w	r0, r3, #7
 8009cde:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8009ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ce6:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 8009ce8:	2b03      	cmp	r3, #3
 8009cea:	d1f5      	bne.n	8009cd8 <__kernel_rem_pio2+0x4ac>
 8009cec:	ab48      	add	r3, sp, #288	@ 0x120
 8009cee:	441c      	add	r4, r3
 8009cf0:	4625      	mov	r5, r4
 8009cf2:	46da      	mov	sl, fp
 8009cf4:	f1ba 0f00 	cmp.w	sl, #0
 8009cf8:	dc63      	bgt.n	8009dc2 <__kernel_rem_pio2+0x596>
 8009cfa:	4625      	mov	r5, r4
 8009cfc:	46da      	mov	sl, fp
 8009cfe:	f1ba 0f01 	cmp.w	sl, #1
 8009d02:	dc7b      	bgt.n	8009dfc <__kernel_rem_pio2+0x5d0>
 8009d04:	2000      	movs	r0, #0
 8009d06:	2100      	movs	r1, #0
 8009d08:	f1bb 0f01 	cmp.w	fp, #1
 8009d0c:	f300 8093 	bgt.w	8009e36 <__kernel_rem_pio2+0x60a>
 8009d10:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8009d14:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8009d18:	9b00      	ldr	r3, [sp, #0]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	f040 8092 	bne.w	8009e44 <__kernel_rem_pio2+0x618>
 8009d20:	9b04      	ldr	r3, [sp, #16]
 8009d22:	e9c3 5600 	strd	r5, r6, [r3]
 8009d26:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8009d2a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8009d2e:	e7d3      	b.n	8009cd8 <__kernel_rem_pio2+0x4ac>
 8009d30:	465d      	mov	r5, fp
 8009d32:	2000      	movs	r0, #0
 8009d34:	2100      	movs	r1, #0
 8009d36:	ab48      	add	r3, sp, #288	@ 0x120
 8009d38:	441c      	add	r4, r3
 8009d3a:	2d00      	cmp	r5, #0
 8009d3c:	da32      	bge.n	8009da4 <__kernel_rem_pio2+0x578>
 8009d3e:	9b00      	ldr	r3, [sp, #0]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d035      	beq.n	8009db0 <__kernel_rem_pio2+0x584>
 8009d44:	4602      	mov	r2, r0
 8009d46:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009d4a:	9c04      	ldr	r4, [sp, #16]
 8009d4c:	2501      	movs	r5, #1
 8009d4e:	e9c4 2300 	strd	r2, r3, [r4]
 8009d52:	4602      	mov	r2, r0
 8009d54:	460b      	mov	r3, r1
 8009d56:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8009d5a:	f7f6 fa05 	bl	8000168 <__aeabi_dsub>
 8009d5e:	ac48      	add	r4, sp, #288	@ 0x120
 8009d60:	45ab      	cmp	fp, r5
 8009d62:	da28      	bge.n	8009db6 <__kernel_rem_pio2+0x58a>
 8009d64:	9b00      	ldr	r3, [sp, #0]
 8009d66:	b113      	cbz	r3, 8009d6e <__kernel_rem_pio2+0x542>
 8009d68:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009d6c:	4619      	mov	r1, r3
 8009d6e:	9b04      	ldr	r3, [sp, #16]
 8009d70:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8009d74:	e7b0      	b.n	8009cd8 <__kernel_rem_pio2+0x4ac>
 8009d76:	2000      	movs	r0, #0
 8009d78:	2100      	movs	r1, #0
 8009d7a:	ab48      	add	r3, sp, #288	@ 0x120
 8009d7c:	441c      	add	r4, r3
 8009d7e:	f1bb 0f00 	cmp.w	fp, #0
 8009d82:	da08      	bge.n	8009d96 <__kernel_rem_pio2+0x56a>
 8009d84:	9b00      	ldr	r3, [sp, #0]
 8009d86:	b113      	cbz	r3, 8009d8e <__kernel_rem_pio2+0x562>
 8009d88:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009d8c:	4619      	mov	r1, r3
 8009d8e:	9b04      	ldr	r3, [sp, #16]
 8009d90:	e9c3 0100 	strd	r0, r1, [r3]
 8009d94:	e7a0      	b.n	8009cd8 <__kernel_rem_pio2+0x4ac>
 8009d96:	e874 2302 	ldrd	r2, r3, [r4], #-8
 8009d9a:	f7f6 f9e7 	bl	800016c <__adddf3>
 8009d9e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009da2:	e7ec      	b.n	8009d7e <__kernel_rem_pio2+0x552>
 8009da4:	e874 2302 	ldrd	r2, r3, [r4], #-8
 8009da8:	f7f6 f9e0 	bl	800016c <__adddf3>
 8009dac:	3d01      	subs	r5, #1
 8009dae:	e7c4      	b.n	8009d3a <__kernel_rem_pio2+0x50e>
 8009db0:	4602      	mov	r2, r0
 8009db2:	460b      	mov	r3, r1
 8009db4:	e7c9      	b.n	8009d4a <__kernel_rem_pio2+0x51e>
 8009db6:	e9f4 2302 	ldrd	r2, r3, [r4, #8]!
 8009dba:	f7f6 f9d7 	bl	800016c <__adddf3>
 8009dbe:	3501      	adds	r5, #1
 8009dc0:	e7ce      	b.n	8009d60 <__kernel_rem_pio2+0x534>
 8009dc2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009dc6:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 8009dca:	4640      	mov	r0, r8
 8009dcc:	4649      	mov	r1, r9
 8009dce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009dd2:	f7f6 f9cb 	bl	800016c <__adddf3>
 8009dd6:	4602      	mov	r2, r0
 8009dd8:	460b      	mov	r3, r1
 8009dda:	4606      	mov	r6, r0
 8009ddc:	460f      	mov	r7, r1
 8009dde:	4640      	mov	r0, r8
 8009de0:	4649      	mov	r1, r9
 8009de2:	f7f6 f9c1 	bl	8000168 <__aeabi_dsub>
 8009de6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009dea:	f7f6 f9bf 	bl	800016c <__adddf3>
 8009dee:	e865 0102 	strd	r0, r1, [r5], #-8
 8009df2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009df6:	e9c5 6700 	strd	r6, r7, [r5]
 8009dfa:	e77b      	b.n	8009cf4 <__kernel_rem_pio2+0x4c8>
 8009dfc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009e00:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 8009e04:	4640      	mov	r0, r8
 8009e06:	4649      	mov	r1, r9
 8009e08:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009e0c:	f7f6 f9ae 	bl	800016c <__adddf3>
 8009e10:	4602      	mov	r2, r0
 8009e12:	460b      	mov	r3, r1
 8009e14:	4606      	mov	r6, r0
 8009e16:	460f      	mov	r7, r1
 8009e18:	4640      	mov	r0, r8
 8009e1a:	4649      	mov	r1, r9
 8009e1c:	f7f6 f9a4 	bl	8000168 <__aeabi_dsub>
 8009e20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009e24:	f7f6 f9a2 	bl	800016c <__adddf3>
 8009e28:	e865 0102 	strd	r0, r1, [r5], #-8
 8009e2c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009e30:	e9c5 6700 	strd	r6, r7, [r5]
 8009e34:	e763      	b.n	8009cfe <__kernel_rem_pio2+0x4d2>
 8009e36:	e874 2302 	ldrd	r2, r3, [r4], #-8
 8009e3a:	f7f6 f997 	bl	800016c <__adddf3>
 8009e3e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009e42:	e761      	b.n	8009d08 <__kernel_rem_pio2+0x4dc>
 8009e44:	9b04      	ldr	r3, [sp, #16]
 8009e46:	9a04      	ldr	r2, [sp, #16]
 8009e48:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8009e4c:	601d      	str	r5, [r3, #0]
 8009e4e:	605c      	str	r4, [r3, #4]
 8009e50:	609f      	str	r7, [r3, #8]
 8009e52:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8009e56:	60d3      	str	r3, [r2, #12]
 8009e58:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009e5c:	6110      	str	r0, [r2, #16]
 8009e5e:	6153      	str	r3, [r2, #20]
 8009e60:	e73a      	b.n	8009cd8 <__kernel_rem_pio2+0x4ac>
 8009e62:	bf00      	nop
 8009e64:	41700000 	.word	0x41700000
 8009e68:	3e700000 	.word	0x3e700000
 8009e6c:	00000000 	.word	0x00000000

08009e70 <scalbn>:
 8009e70:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8009e74:	4616      	mov	r6, r2
 8009e76:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009e7a:	4683      	mov	fp, r0
 8009e7c:	468c      	mov	ip, r1
 8009e7e:	460b      	mov	r3, r1
 8009e80:	b982      	cbnz	r2, 8009ea4 <scalbn+0x34>
 8009e82:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009e86:	4303      	orrs	r3, r0
 8009e88:	d035      	beq.n	8009ef6 <scalbn+0x86>
 8009e8a:	4b2d      	ldr	r3, [pc, #180]	@ (8009f40 <scalbn+0xd0>)
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	f7f6 fb23 	bl	80004d8 <__aeabi_dmul>
 8009e92:	4b2c      	ldr	r3, [pc, #176]	@ (8009f44 <scalbn+0xd4>)
 8009e94:	4683      	mov	fp, r0
 8009e96:	429e      	cmp	r6, r3
 8009e98:	468c      	mov	ip, r1
 8009e9a:	da0d      	bge.n	8009eb8 <scalbn+0x48>
 8009e9c:	a324      	add	r3, pc, #144	@ (adr r3, 8009f30 <scalbn+0xc0>)
 8009e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ea2:	e019      	b.n	8009ed8 <scalbn+0x68>
 8009ea4:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 8009ea8:	42ba      	cmp	r2, r7
 8009eaa:	d109      	bne.n	8009ec0 <scalbn+0x50>
 8009eac:	4602      	mov	r2, r0
 8009eae:	f7f6 f95d 	bl	800016c <__adddf3>
 8009eb2:	4683      	mov	fp, r0
 8009eb4:	468c      	mov	ip, r1
 8009eb6:	e01e      	b.n	8009ef6 <scalbn+0x86>
 8009eb8:	460b      	mov	r3, r1
 8009eba:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009ebe:	3a36      	subs	r2, #54	@ 0x36
 8009ec0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8009ec4:	428e      	cmp	r6, r1
 8009ec6:	dd0a      	ble.n	8009ede <scalbn+0x6e>
 8009ec8:	a31b      	add	r3, pc, #108	@ (adr r3, 8009f38 <scalbn+0xc8>)
 8009eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ece:	4665      	mov	r5, ip
 8009ed0:	f363 051e 	bfi	r5, r3, #0, #31
 8009ed4:	4629      	mov	r1, r5
 8009ed6:	481c      	ldr	r0, [pc, #112]	@ (8009f48 <scalbn+0xd8>)
 8009ed8:	f7f6 fafe 	bl	80004d8 <__aeabi_dmul>
 8009edc:	e7e9      	b.n	8009eb2 <scalbn+0x42>
 8009ede:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8009ee2:	4432      	add	r2, r6
 8009ee4:	428a      	cmp	r2, r1
 8009ee6:	dcef      	bgt.n	8009ec8 <scalbn+0x58>
 8009ee8:	2a00      	cmp	r2, #0
 8009eea:	dd08      	ble.n	8009efe <scalbn+0x8e>
 8009eec:	f36f 531e 	bfc	r3, #20, #11
 8009ef0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009ef4:	46ac      	mov	ip, r5
 8009ef6:	4658      	mov	r0, fp
 8009ef8:	4661      	mov	r1, ip
 8009efa:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8009efe:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8009f02:	da09      	bge.n	8009f18 <scalbn+0xa8>
 8009f04:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 8009f08:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 8009f0c:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 8009f10:	480e      	ldr	r0, [pc, #56]	@ (8009f4c <scalbn+0xdc>)
 8009f12:	f041 011f 	orr.w	r1, r1, #31
 8009f16:	e7c1      	b.n	8009e9c <scalbn+0x2c>
 8009f18:	3236      	adds	r2, #54	@ 0x36
 8009f1a:	f36f 531e 	bfc	r3, #20, #11
 8009f1e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009f22:	4658      	mov	r0, fp
 8009f24:	4629      	mov	r1, r5
 8009f26:	2200      	movs	r2, #0
 8009f28:	4b09      	ldr	r3, [pc, #36]	@ (8009f50 <scalbn+0xe0>)
 8009f2a:	e7d5      	b.n	8009ed8 <scalbn+0x68>
 8009f2c:	f3af 8000 	nop.w
 8009f30:	c2f8f359 	.word	0xc2f8f359
 8009f34:	01a56e1f 	.word	0x01a56e1f
 8009f38:	8800759c 	.word	0x8800759c
 8009f3c:	7e37e43c 	.word	0x7e37e43c
 8009f40:	43500000 	.word	0x43500000
 8009f44:	ffff3cb0 	.word	0xffff3cb0
 8009f48:	8800759c 	.word	0x8800759c
 8009f4c:	c2f8f359 	.word	0xc2f8f359
 8009f50:	3c900000 	.word	0x3c900000
 8009f54:	00000000 	.word	0x00000000

08009f58 <floor>:
 8009f58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f5c:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8009f60:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 8009f64:	2e13      	cmp	r6, #19
 8009f66:	4602      	mov	r2, r0
 8009f68:	460b      	mov	r3, r1
 8009f6a:	460c      	mov	r4, r1
 8009f6c:	4605      	mov	r5, r0
 8009f6e:	4680      	mov	r8, r0
 8009f70:	dc35      	bgt.n	8009fde <floor+0x86>
 8009f72:	2e00      	cmp	r6, #0
 8009f74:	da17      	bge.n	8009fa6 <floor+0x4e>
 8009f76:	a334      	add	r3, pc, #208	@ (adr r3, 800a048 <floor+0xf0>)
 8009f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f7c:	f7f6 f8f6 	bl	800016c <__adddf3>
 8009f80:	2200      	movs	r2, #0
 8009f82:	2300      	movs	r3, #0
 8009f84:	f7f6 fd38 	bl	80009f8 <__aeabi_dcmpgt>
 8009f88:	b150      	cbz	r0, 8009fa0 <floor+0x48>
 8009f8a:	2c00      	cmp	r4, #0
 8009f8c:	da57      	bge.n	800a03e <floor+0xe6>
 8009f8e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8009f92:	432c      	orrs	r4, r5
 8009f94:	2500      	movs	r5, #0
 8009f96:	42ac      	cmp	r4, r5
 8009f98:	4c2d      	ldr	r4, [pc, #180]	@ (800a050 <floor+0xf8>)
 8009f9a:	bf08      	it	eq
 8009f9c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8009fa0:	4623      	mov	r3, r4
 8009fa2:	462a      	mov	r2, r5
 8009fa4:	e024      	b.n	8009ff0 <floor+0x98>
 8009fa6:	4f2b      	ldr	r7, [pc, #172]	@ (800a054 <floor+0xfc>)
 8009fa8:	4137      	asrs	r7, r6
 8009faa:	ea01 0c07 	and.w	ip, r1, r7
 8009fae:	ea5c 0c00 	orrs.w	ip, ip, r0
 8009fb2:	d01d      	beq.n	8009ff0 <floor+0x98>
 8009fb4:	a324      	add	r3, pc, #144	@ (adr r3, 800a048 <floor+0xf0>)
 8009fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fba:	f7f6 f8d7 	bl	800016c <__adddf3>
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	f7f6 fd19 	bl	80009f8 <__aeabi_dcmpgt>
 8009fc6:	2800      	cmp	r0, #0
 8009fc8:	d0ea      	beq.n	8009fa0 <floor+0x48>
 8009fca:	2c00      	cmp	r4, #0
 8009fcc:	bfbe      	ittt	lt
 8009fce:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8009fd2:	4133      	asrlt	r3, r6
 8009fd4:	18e4      	addlt	r4, r4, r3
 8009fd6:	2500      	movs	r5, #0
 8009fd8:	ea24 0407 	bic.w	r4, r4, r7
 8009fdc:	e7e0      	b.n	8009fa0 <floor+0x48>
 8009fde:	2e33      	cmp	r6, #51	@ 0x33
 8009fe0:	dd0a      	ble.n	8009ff8 <floor+0xa0>
 8009fe2:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8009fe6:	d103      	bne.n	8009ff0 <floor+0x98>
 8009fe8:	f7f6 f8c0 	bl	800016c <__adddf3>
 8009fec:	4602      	mov	r2, r0
 8009fee:	460b      	mov	r3, r1
 8009ff0:	4610      	mov	r0, r2
 8009ff2:	4619      	mov	r1, r3
 8009ff4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ff8:	f04f 3cff 	mov.w	ip, #4294967295
 8009ffc:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 800a000:	fa2c f707 	lsr.w	r7, ip, r7
 800a004:	4207      	tst	r7, r0
 800a006:	d0f3      	beq.n	8009ff0 <floor+0x98>
 800a008:	a30f      	add	r3, pc, #60	@ (adr r3, 800a048 <floor+0xf0>)
 800a00a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a00e:	f7f6 f8ad 	bl	800016c <__adddf3>
 800a012:	2200      	movs	r2, #0
 800a014:	2300      	movs	r3, #0
 800a016:	f7f6 fcef 	bl	80009f8 <__aeabi_dcmpgt>
 800a01a:	2800      	cmp	r0, #0
 800a01c:	d0c0      	beq.n	8009fa0 <floor+0x48>
 800a01e:	2c00      	cmp	r4, #0
 800a020:	da0a      	bge.n	800a038 <floor+0xe0>
 800a022:	2e14      	cmp	r6, #20
 800a024:	d101      	bne.n	800a02a <floor+0xd2>
 800a026:	3401      	adds	r4, #1
 800a028:	e006      	b.n	800a038 <floor+0xe0>
 800a02a:	2301      	movs	r3, #1
 800a02c:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800a030:	40b3      	lsls	r3, r6
 800a032:	441d      	add	r5, r3
 800a034:	4545      	cmp	r5, r8
 800a036:	d3f6      	bcc.n	800a026 <floor+0xce>
 800a038:	ea25 0507 	bic.w	r5, r5, r7
 800a03c:	e7b0      	b.n	8009fa0 <floor+0x48>
 800a03e:	2500      	movs	r5, #0
 800a040:	462c      	mov	r4, r5
 800a042:	e7ad      	b.n	8009fa0 <floor+0x48>
 800a044:	f3af 8000 	nop.w
 800a048:	8800759c 	.word	0x8800759c
 800a04c:	7e37e43c 	.word	0x7e37e43c
 800a050:	bff00000 	.word	0xbff00000
 800a054:	000fffff 	.word	0x000fffff

0800a058 <_init>:
 800a058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a05a:	bf00      	nop
 800a05c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a05e:	bc08      	pop	{r3}
 800a060:	469e      	mov	lr, r3
 800a062:	4770      	bx	lr

0800a064 <_fini>:
 800a064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a066:	bf00      	nop
 800a068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a06a:	bc08      	pop	{r3}
 800a06c:	469e      	mov	lr, r3
 800a06e:	4770      	bx	lr
