{  Startpoint: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_sync_autoreg_sw_reset_clk_rx/z_o_reg} {               (rising edge-triggered flip-flop clocked by AFE_LN2_CLK_RX_DIV_core0_lifcc)} {  Endpoint: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/edges_o_reg_5__short_pulses_o_reg_4_} {               (rising edge-triggered flip-flop clocked by AFE_LN2_CLK_RX_DIV_core0_lifcc)} {  Last common pin: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/Y} {  Path Group: AFE_LN2_CLK_RX_DIV_core0_lifcc} {  Path Type: min} {} {  Point                                                                                                                                                                                Fanout   Cap   DTrans  Trans   Derate  Delta    Incr      Path} {  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  clock AFE_LN2_CLK_RX_DIV_core0_lifcc (rise edge)                                                                                                                                                                                   0.000     0.000} {  clock source latency                                                                                                                                                                                                               0.000     0.000} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_afe/afe_ln2_clk_rxdiv_o (sbphys2a1s14lpp28g4l1c_afe)                                                                                                     0.000                   0.000     0.000 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/afe_ln2_clk_rxdiv (net)                                                                                                                1   0.016 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270189/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                            0.000   0.000   0.930   0.000   0.008     0.008 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270189/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                    0.005   0.986           0.004     0.012 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts109 (net)                                                                                                                           1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270188/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                            0.000   0.005   0.930   0.000   0.013     0.026 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270188/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                    0.005   0.987           0.004     0.030 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts108 (net)                                                                                                                           2   0.027 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9829265964/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                            0.000   0.005   0.930   0.000   0.011     0.041 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9829265964/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                    0.004   0.990           0.004     0.045 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/ctsbuf_net_1314242406 (net)                                                                                                            1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9828265963/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                            0.000   0.004   0.930   0.000   0.013     0.058 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9828265963/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                    0.002   0.990           0.002     0.061 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/ctsbuf_net_1313242405 (net)                                                                                                            1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                                  0.000   0.002   0.930   0.000   0.004     0.065 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                                          0.026   0.978           0.026     0.090 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/ctsbuf_net_1303242395 (net)                                                       2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9816265931/A (INV_X24N_DCAP32_A9PP84TL_C14)                                       0.000   0.026   0.930   0.000   0.011     0.101 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9816265931/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                               0.007   0.990           0.007     0.108 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/ctsbuf_net_1312242404 (net)                                                       1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9815265930/A (INV_X24N_DCAP32_A9PP84TL_C14)                                       0.000   0.007   0.930   0.000   0.013     0.122 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9815265930/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                               0.005   0.990           0.005     0.127 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/p_abuf1 (net)                                                                     2   0.029 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/sb_ss14lpp_ICG/CK (PREICG_X4R_A9PP84TL_C14)                               0.000   0.005   0.930   0.000   0.003     0.130 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/sb_ss14lpp_ICG/ECK (PREICG_X4R_A9PP84TL_C14)                                      0.006   0.981           0.011     0.141 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/z_o (net)                                                     1   0.006 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/sb_ss14lpp_clk_2or/B (OR2_X2N_A9PP84TL_C14)                                     0.000   0.006   0.930   0.000   0.003     0.145 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/sb_ss14lpp_clk_2or/Y (OR2_X2N_A9PP84TL_C14)                                             0.032   0.971           0.026     0.170 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/ctsbuf_net_1052242144 (net)                                         1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8787264208/A (INV_X24N_DCAP32_A9PP84TL_C14)                         0.000   0.032   0.930   0.000   0.013     0.183 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8787264208/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                 0.008   0.987           0.007     0.191 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/ctsbuf_net_1053242145 (net)                                         1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8786264207/A (INV_X24N_DCAP32_A9PP84TL_C14)                         0.000   0.008   0.930   0.000   0.013     0.204 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8786264207/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                 0.003   0.988           0.003     0.207 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/z_o (net)                                                           1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                    0.000   0.003   0.930   0.000   0.004     0.211 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                            0.009   0.972           0.015     0.227 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/p_abuf2 (net)                                                       1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_drc_270197/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                 0.000   0.009   0.930   0.000   0.005     0.232 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_drc_270197/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                         0.015   0.981           0.012     0.244 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/cts87 (net)                                                                                               2   0.031 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_cln_270631/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                               0.000   0.015   0.930   0.000   0.011     0.254 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_cln_270631/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                       0.006   0.985           0.005     0.260 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/cts22 (net)                                                                                               1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8704264093/A (INV_X24N_DCAP32_A9PP84TL_C14)                         0.000   0.006   0.930   0.000   0.013     0.273 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8704264093/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                 0.007   0.984           0.007     0.280 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/ctsbuf_net_1022242114 (net)                                         3   0.057 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8703264092/A (INV_X24N_DCAP32_A9PP84TL_C14)                         0.000   0.007   0.930   0.000   0.010     0.290 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8703264092/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                 0.003   0.986           0.003     0.293 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/p_abuf1 (net)                                                       1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux1/B (MXT2_X4N_A9PP84TL_C14)                                                       0.000   0.003   0.930   0.000   0.004     0.296 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux1/Y (MXT2_X4N_A9PP84TL_C14)                                                               0.008   0.970           0.014     0.310 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/Y1 (net)                                                                                1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/A (MXT2_X4N_A9PP84TL_C14)                                                       0.000   0.008   0.930   0.000   0.004     0.314 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/Y (MXT2_X4N_A9PP84TL_C14)                                                               0.018   0.970           0.022     0.336 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf8 (net)                                                                           1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                           0.000   0.018   0.930   0.000   0.013     0.350 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                   0.005   0.986           0.005     0.355 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts10 (net)                                                                                                           1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                           0.000   0.005   0.930   0.000   0.008     0.363 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                   0.012   0.979           0.009     0.372 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts9 (net)                                                                                                            4   0.047 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/A (INV_X24N_DCAP32_A9PP84TL_C14)                                             0.000   0.012   0.930   0.000   0.009     0.381 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                     0.007   0.981           0.007     0.388 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts0 (net)                                                                              2   0.045 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7994263323/A (INV_X24N_DCAP32_A9PP84TL_C14)                                             0.000   0.007   0.930   0.000   0.011     0.399 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7994263323/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                     0.004   0.981           0.004     0.403 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/ctsbuf_net_510241602 (net)                                                              1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7992263321/A (INV_X12N_DCAP16_A9PP84TL_C14)                                             0.000   0.004   0.930   0.000   0.008     0.411 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7992263321/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                     0.010   0.980           0.007     0.418 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/ctsbuf_net_507241599 (net)                                                              2   0.045 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7988263317/A (INV_X24N_DCAP32_A9PP84TL_C14)                                             0.000   0.010   0.930   0.000   0.011     0.429 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7988263317/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                     0.009   0.977           0.008     0.437 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf7 (net)                                                                           6   0.058 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7983263312/A (INV_X12N_DCAP16_A9PP84TL_C14)                                             0.000   0.009   0.930   0.000   0.005     0.442 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7983263312/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                     0.005   0.976           0.005     0.447 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/ctsbuf_net_499241591 (net)                                                              1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7979263308/A (INV_X12N_DCAP16_A9PP84TL_C14)                                             0.000   0.005   0.930   0.000   0.008     0.455 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7979263308/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                     0.032   0.965           0.019     0.474 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf1 (net)                                                                          31   0.135 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_sync_autoreg_sw_reset_clk_rx/z_o_reg/CK (SDFFXRPQ_X3N_A9PP84TR_C16)                                              0.000   0.032   0.930   0.000   0.002     0.476 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_sync_autoreg_sw_reset_clk_rx/z_o_reg/Q (SDFFXRPQ_X3N_A9PP84TR_C16)                                                       0.088   0.955           0.079     0.555 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_sync_autoreg_sw_reset_clk_rx/p_abuf0 (net)                                                          18   0.078 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/U775/C0 (OA21A1OI2_X1N_A9PP84TR_C16)                                               0.000   0.088   0.930   0.000   0.002     0.557 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/U775/Y (OA21A1OI2_X1N_A9PP84TR_C16)                                                        0.030   0.934           0.034     0.591 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/N311 (net)                                                             1   0.006 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/edges_o_reg_5__short_pulses_o_reg_4_/D0 (SDFFRPQL2W_X2N_A9PP84TR_C16)              0.000   0.030   0.930   0.000   0.003     0.594 f} {  data arrival time                                                                                                                                                                                                                            0.594} {} {  clock AFE_LN2_CLK_RX_DIV_core0_lifcc (rise edge)                                                                                                                                                                                   0.000     0.000} {  clock source latency                                                                                                                                                                                                               0.000     0.000} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_afe/afe_ln2_clk_rxdiv_o (sbphys2a1s14lpp28g4l1c_afe)                                                                                                     0.000                   0.000     0.000 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/afe_ln2_clk_rxdiv (net)                                                                                                                1   0.016 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270189/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                            0.000   0.000   1.070   0.000   0.009     0.009 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270189/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                    0.005   1.058           0.004     0.014 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts109 (net)                                                                                                                           1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270188/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                            0.000   0.005   1.070   0.000   0.015     0.029 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270188/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                    0.005   1.047           0.005     0.034 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts108 (net)                                                                                                                           2   0.027 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9829265964/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                            0.000   0.005   1.070   0.000   0.012     0.046 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9829265964/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                    0.004   1.057           0.004     0.050 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/ctsbuf_net_1314242406 (net)                                                                                                            1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9828265963/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                            0.000   0.004   1.070   0.000   0.015     0.066 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9828265963/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                    0.002   1.047           0.003     0.069 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/ctsbuf_net_1313242405 (net)                                                                                                            1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                                  0.000   0.002   1.070   0.000   0.005     0.073 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                                          0.026   1.074           0.028     0.101 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/ctsbuf_net_1303242395 (net)                                                       2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9816265931/A (INV_X24N_DCAP32_A9PP84TL_C14)                                       0.000   0.026   1.070   0.000   0.012     0.114 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9816265931/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                               0.007   1.106           0.008     0.122 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/ctsbuf_net_1312242404 (net)                                                       1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9815265930/A (INV_X24N_DCAP32_A9PP84TL_C14)                                       0.000   0.007   1.070   0.000   0.015     0.137 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9815265930/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                               0.005   1.087           0.005     0.143 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/p_abuf1 (net)                                                                     2   0.029 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/sb_ss14lpp_ICG/CK (PREICG_X4R_A9PP84TL_C14)                               0.000   0.005   1.070   0.000   0.004     0.146 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/sb_ss14lpp_ICG/ECK (PREICG_X4R_A9PP84TL_C14)                                      0.006   1.048           0.012     0.158 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/z_o (net)                                                     1   0.006 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/sb_ss14lpp_clk_2or/B (OR2_X2N_A9PP84TL_C14)                                     0.000   0.006   1.070   0.000   0.004     0.162 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/sb_ss14lpp_clk_2or/Y (OR2_X2N_A9PP84TL_C14)                                             0.032   1.056           0.028     0.190 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/ctsbuf_net_1052242144 (net)                                         1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8787264208/A (INV_X24N_DCAP32_A9PP84TL_C14)                         0.000   0.032   1.070   0.000   0.015     0.205 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8787264208/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                 0.008   1.050           0.008     0.213 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/ctsbuf_net_1053242145 (net)                                         1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8786264207/A (INV_X24N_DCAP32_A9PP84TL_C14)                         0.000   0.008   1.070   0.000   0.015     0.229 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8786264207/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                 0.003   1.041           0.003     0.232 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/z_o (net)                                                           1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                    0.000   0.003   1.070   0.000   0.005     0.237 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                            0.009   1.065           0.017     0.253 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/p_abuf2 (net)                                                       1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_drc_270197/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                 0.000   0.009   1.070   0.000   0.006     0.259 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_drc_270197/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                         0.015   1.054           0.013     0.272 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/cts87 (net)                                                                                               2   0.031 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_cln_270631/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                               0.000   0.015   1.070   0.000   0.012     0.285 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_cln_270631/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                       0.006   1.035           0.006     0.290 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/cts22 (net)                                                                                               1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8704264093/A (INV_X24N_DCAP32_A9PP84TL_C14)                         0.000   0.006   1.070   0.000   0.015     0.306 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8704264093/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                 0.007   1.043           0.007     0.313 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/ctsbuf_net_1022242114 (net)                                         3   0.057 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8703264092/A (INV_X24N_DCAP32_A9PP84TL_C14)                         0.000   0.007   1.070   0.000   0.011     0.324 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8703264092/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                 0.003   1.047           0.003     0.327 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/p_abuf1 (net)                                                       1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux1/B (MXT2_X4N_A9PP84TL_C14)                                                       0.000   0.003   1.070   0.000   0.005     0.332 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux1/Y (MXT2_X4N_A9PP84TL_C14)                                                               0.008   1.074           0.015     0.347 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/Y1 (net)                                                                                1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/A (MXT2_X4N_A9PP84TL_C14)                                                       0.000   0.008   1.070   0.000   0.005     0.352 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/Y (MXT2_X4N_A9PP84TL_C14)                                                               0.018   1.074           0.024     0.376 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf8 (net)                                                                           1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                           0.000   0.018   1.070   0.000   0.015     0.391 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                   0.005   1.057           0.005     0.397 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts10 (net)                                                                                                           1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                           0.000   0.005   1.070   0.000   0.009     0.406 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                   0.012   1.048           0.009     0.415 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts9 (net)                                                                                                            4   0.047 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/A (INV_X24N_DCAP32_A9PP84TL_C14)                                             0.000   0.012   1.070   0.000   0.011     0.426 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                     0.007   1.075           0.008     0.434 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts0 (net)                                                                              2   0.045 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270568/A (INV_X24N_DCAP32_A9PP84TL_C14)                                             0.000   0.007   1.070   0.000   0.012     0.446 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270568/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                     0.005   1.055           0.005     0.451 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts1 (net)                                                                              1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273451/A (INV_X24N_DCAP32_A9PP84TL_C14)                                              0.000   0.005   1.070   0.000   0.015     0.467 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273451/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                      0.004   1.067           0.004     0.471 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_1 (net)                                                                       1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273450/A (INV_X24N_DCAP32_A9PP84TL_C14)                                              0.000   0.004   1.070   0.000   0.015     0.486 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273450/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                      0.005   1.055           0.005     0.491 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_0 (net)                                                                       2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270621/A (INV_X24N_DCAP32_A9PP84TL_C14)                                             0.000   0.005   1.070   0.000   0.012     0.504 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270621/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                     0.004   1.106           0.005     0.508 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts2 (net)                                                                              1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7986263315/A (INV_X24N_DCAP32_A9PP84TL_C14)                                             0.000   0.004   1.070   0.000   0.015     0.524 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7986263315/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                     0.007   1.087           0.007     0.530 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf4 (net)                                                                          10   0.056 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/POWERGATING_clk_i_N305_0/latch/CK (PREICG_X1N_A9PP84TL_C14)                        0.000   0.007   1.070   0.000   0.003     0.533 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/POWERGATING_clk_i_N305_0/latch/ECK (PREICG_X1N_A9PP84TL_C14)                               0.122   1.173           0.090     0.623 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/POWERGATING_clk_i_N305_0/ENCLK (net)                                  11   0.048 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/edges_o_reg_5__short_pulses_o_reg_4_/CK (SDFFRPQL2W_X2N_A9PP84TR_C16)              0.000   0.122   1.070   0.000   0.002     0.625 r} {  clock reconvergence pessimism                                                                                                                                                                                                     -0.046     0.579} {  clock uncertainty                                                                                                                                                                                                                  0.040     0.619} {  library hold time                                                                                                                                                                                                  1.000           0.028     0.648} {  data required time                                                                                                                                                                                                                           0.648} {  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  data required time                                                                                                                                                                                                                           0.648} {  data arrival time                                                                                                                                                                                                                           -0.594} {  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  slack (VIOLATED)                                                                                                                                                                                                                            -0.053} {} {  Derate Summary Report} {  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  total derate : required time                                                                                                                                                                                                      -0.047 } {  total derate : arrival time                                                                                                                                                                                                        0.030 } {  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  total derate : slack                                                                                                                                                                                                               0.077 } {} {  slack (with derating applied) (VIOLATED)                                                                                                                                                                                          -0.053 } {  clock reconvergence pessimism (due to derating)                                                                                                                                                                                   -0.046 } {  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  slack (with no derating) (VIOLATED)                                                                                                                                                                                               -0.022 } {  slack (with no derating) (VIOLATED)                                                                                                                                                                                               -0.022 }
{  Startpoint: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_rx_regbus_sync/dst_wr_bit_en_o_reg_5__dst_wr_data_o_reg_5_} {               (rising edge-triggered flip-flop clocked by AFE_LN2_CLK_RX_DIV_core0_lifcc)} {  Endpoint: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/rw_prbs_ctrl1__lock_threshold_o_reg_4__rw_prbs_ctrl1__lock_threshold_o_reg_5_} {               (rising edge-triggered flip-flop clocked by AFE_LN2_CLK_RX_DIV_core0_lifcc)} {  Last common pin: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/Y} {  Path Group: AFE_LN2_CLK_RX_DIV_core0_lifcc} {  Path Type: min} {} {  Point                                                                                                                                                                                                                Fanout   Cap   DTrans  Trans   Derate  Delta    Incr      Path} {  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  clock AFE_LN2_CLK_RX_DIV_core0_lifcc (rise edge)                                                                                                                                                                                                                   0.000     0.000} {  clock source latency                                                                                                                                                                                                                                               0.000     0.000} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_afe/afe_ln2_clk_rxdiv_o (sbphys2a1s14lpp28g4l1c_afe)                                                                                                                                     0.000                   0.000     0.000 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/afe_ln2_clk_rxdiv (net)                                                                                                                                                1   0.016 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270189/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                                            0.000   0.000   0.930   0.000   0.008     0.008 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270189/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                                                    0.005   0.986           0.004     0.012 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts109 (net)                                                                                                                                                           1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270188/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                            0.000   0.005   0.930   0.000   0.013     0.026 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270188/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                    0.005   0.987           0.004     0.030 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts108 (net)                                                                                                                                                           2   0.027 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9829265964/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                            0.000   0.005   0.930   0.000   0.011     0.041 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9829265964/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                    0.004   0.990           0.004     0.045 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/ctsbuf_net_1314242406 (net)                                                                                                                                            1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9828265963/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                            0.000   0.004   0.930   0.000   0.013     0.058 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9828265963/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                    0.002   0.990           0.002     0.061 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/ctsbuf_net_1313242405 (net)                                                                                                                                            1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                                                                  0.000   0.002   0.930   0.000   0.004     0.065 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                                                                          0.026   0.978           0.026     0.090 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/ctsbuf_net_1303242395 (net)                                                                                       2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9816265931/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                       0.000   0.026   0.930   0.000   0.011     0.101 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9816265931/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                               0.007   0.990           0.007     0.108 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/ctsbuf_net_1312242404 (net)                                                                                       1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9815265930/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                       0.000   0.007   0.930   0.000   0.013     0.122 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9815265930/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                               0.005   0.990           0.005     0.127 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/p_abuf1 (net)                                                                                                     2   0.029 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/sb_ss14lpp_ICG/CK (PREICG_X4R_A9PP84TL_C14)                                                               0.000   0.005   0.930   0.000   0.003     0.130 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/sb_ss14lpp_ICG/ECK (PREICG_X4R_A9PP84TL_C14)                                                                      0.006   0.981           0.011     0.141 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/z_o (net)                                                                                     1   0.006 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/sb_ss14lpp_clk_2or/B (OR2_X2N_A9PP84TL_C14)                                                                     0.000   0.006   0.930   0.000   0.003     0.145 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/sb_ss14lpp_clk_2or/Y (OR2_X2N_A9PP84TL_C14)                                                                             0.032   0.971           0.026     0.170 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/ctsbuf_net_1052242144 (net)                                                                         1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8787264208/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                         0.000   0.032   0.930   0.000   0.013     0.183 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8787264208/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                 0.008   0.987           0.007     0.191 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/ctsbuf_net_1053242145 (net)                                                                         1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8786264207/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                         0.000   0.008   0.930   0.000   0.013     0.204 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8786264207/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                 0.003   0.988           0.003     0.207 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/z_o (net)                                                                                           1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                                                    0.000   0.003   0.930   0.000   0.004     0.211 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                                                            0.009   0.972           0.015     0.227 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/p_abuf2 (net)                                                                                       1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_drc_270197/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                                 0.000   0.009   0.930   0.000   0.005     0.232 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_drc_270197/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                                         0.015   0.981           0.012     0.244 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/cts87 (net)                                                                                                                               2   0.031 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_cln_270631/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                               0.000   0.015   0.930   0.000   0.011     0.254 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_cln_270631/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                       0.006   0.985           0.005     0.260 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/cts22 (net)                                                                                                                               1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8704264093/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                         0.000   0.006   0.930   0.000   0.013     0.273 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8704264093/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                 0.007   0.984           0.007     0.280 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/ctsbuf_net_1022242114 (net)                                                                         3   0.057 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8703264092/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                         0.000   0.007   0.930   0.000   0.010     0.290 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8703264092/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                 0.003   0.986           0.003     0.293 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/p_abuf1 (net)                                                                                       1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux1/B (MXT2_X4N_A9PP84TL_C14)                                                                                       0.000   0.003   0.930   0.000   0.004     0.296 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux1/Y (MXT2_X4N_A9PP84TL_C14)                                                                                               0.008   0.970           0.014     0.310 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/Y1 (net)                                                                                                                1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/A (MXT2_X4N_A9PP84TL_C14)                                                                                       0.000   0.008   0.930   0.000   0.004     0.314 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/Y (MXT2_X4N_A9PP84TL_C14)                                                                                               0.018   0.970           0.022     0.336 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf8 (net)                                                                                                           1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                           0.000   0.018   0.930   0.000   0.013     0.350 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                   0.005   0.986           0.005     0.355 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts10 (net)                                                                                                                                           1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                           0.000   0.005   0.930   0.000   0.008     0.363 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                                   0.012   0.979           0.009     0.372 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts9 (net)                                                                                                                                            4   0.047 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.012   0.930   0.000   0.009     0.381 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.007   0.981           0.007     0.388 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts0 (net)                                                                                                              2   0.045 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7994263323/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.007   0.930   0.000   0.011     0.399 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7994263323/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.004   0.981           0.004     0.403 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/ctsbuf_net_510241602 (net)                                                                                              1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7992263321/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                             0.000   0.004   0.930   0.000   0.008     0.411 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7992263321/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                     0.010   0.980           0.007     0.418 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/ctsbuf_net_507241599 (net)                                                                                              2   0.045 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7988263317/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.010   0.930   0.000   0.011     0.429 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7988263317/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.009   0.977           0.008     0.437 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf7 (net)                                                                                                           6   0.058 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270623/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.009   0.930   0.000   0.009     0.446 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270623/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.004   0.976           0.005     0.450 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts3 (net)                                                                                                              1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7978263307/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.004   0.930   0.000   0.013     0.464 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7978263307/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.017   0.977           0.011     0.475 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf0 (net)                                                                                                          32   0.135 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_rx_regbus_sync/dst_wr_bit_en_o_reg_5__dst_wr_data_o_reg_5_/CK (SDFFRPQL2W_X2N_A9PP84TR_C16)                                                            0.000   0.017   0.930   0.000   0.002     0.477 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_rx_regbus_sync/dst_wr_bit_en_o_reg_5__dst_wr_data_o_reg_5_/Q1 (SDFFRPQL2W_X2N_A9PP84TR_C16)                                                                    0.014   0.935           0.047     0.523 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_rx_regbus_sync/dst_wr_data_o[5] (net)                                                                                                      2   0.010 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/U60/B (MXT2_X1N_A9PP84TR_C16)                                                                                               0.000   0.014   0.930   0.000   0.002     0.526 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/U60/Y (MXT2_X1N_A9PP84TR_C16)                                                                                                       0.017   0.932           0.026     0.552 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/N34 (net)                                                                                                       1   0.006 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/rw_prbs_ctrl1__lock_threshold_o_reg_4__rw_prbs_ctrl1__lock_threshold_o_reg_5_/D1 (SDFFRPQL2W_X2N_A9PP84TR_C16)              0.000   0.017   0.930   0.000   0.003     0.555 f} {  data arrival time                                                                                                                                                                                                                                                            0.555} {} {  clock AFE_LN2_CLK_RX_DIV_core0_lifcc (rise edge)                                                                                                                                                                                                                   0.000     0.000} {  clock source latency                                                                                                                                                                                                                                               0.000     0.000} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_afe/afe_ln2_clk_rxdiv_o (sbphys2a1s14lpp28g4l1c_afe)                                                                                                                                     0.000                   0.000     0.000 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/afe_ln2_clk_rxdiv (net)                                                                                                                                                1   0.016 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270189/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                                            0.000   0.000   1.070   0.000   0.009     0.009 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270189/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                                                    0.005   1.058           0.004     0.014 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts109 (net)                                                                                                                                                           1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270188/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                            0.000   0.005   1.070   0.000   0.015     0.029 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270188/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                    0.005   1.047           0.005     0.034 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts108 (net)                                                                                                                                                           2   0.027 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9829265964/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                            0.000   0.005   1.070   0.000   0.012     0.046 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9829265964/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                    0.004   1.057           0.004     0.050 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/ctsbuf_net_1314242406 (net)                                                                                                                                            1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9828265963/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                            0.000   0.004   1.070   0.000   0.015     0.066 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9828265963/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                    0.002   1.047           0.003     0.069 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/ctsbuf_net_1313242405 (net)                                                                                                                                            1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                                                                  0.000   0.002   1.070   0.000   0.005     0.073 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                                                                          0.026   1.074           0.028     0.101 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/ctsbuf_net_1303242395 (net)                                                                                       2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9816265931/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                       0.000   0.026   1.070   0.000   0.012     0.114 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9816265931/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                               0.007   1.106           0.008     0.122 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/ctsbuf_net_1312242404 (net)                                                                                       1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9815265930/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                       0.000   0.007   1.070   0.000   0.015     0.137 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9815265930/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                               0.005   1.087           0.005     0.143 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/p_abuf1 (net)                                                                                                     2   0.029 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/sb_ss14lpp_ICG/CK (PREICG_X4R_A9PP84TL_C14)                                                               0.000   0.005   1.070   0.000   0.004     0.146 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/sb_ss14lpp_ICG/ECK (PREICG_X4R_A9PP84TL_C14)                                                                      0.006   1.048           0.012     0.158 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/z_o (net)                                                                                     1   0.006 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/sb_ss14lpp_clk_2or/B (OR2_X2N_A9PP84TL_C14)                                                                     0.000   0.006   1.070   0.000   0.004     0.162 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/sb_ss14lpp_clk_2or/Y (OR2_X2N_A9PP84TL_C14)                                                                             0.032   1.056           0.028     0.190 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/ctsbuf_net_1052242144 (net)                                                                         1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8787264208/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                         0.000   0.032   1.070   0.000   0.015     0.205 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8787264208/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                 0.008   1.050           0.008     0.213 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/ctsbuf_net_1053242145 (net)                                                                         1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8786264207/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                         0.000   0.008   1.070   0.000   0.015     0.229 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8786264207/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                 0.003   1.041           0.003     0.232 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/z_o (net)                                                                                           1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                                                    0.000   0.003   1.070   0.000   0.005     0.237 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                                                            0.009   1.065           0.017     0.253 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/p_abuf2 (net)                                                                                       1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_drc_270197/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                                 0.000   0.009   1.070   0.000   0.006     0.259 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_drc_270197/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                                         0.015   1.054           0.013     0.272 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/cts87 (net)                                                                                                                               2   0.031 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_cln_270631/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                               0.000   0.015   1.070   0.000   0.012     0.285 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_cln_270631/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                       0.006   1.035           0.006     0.290 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/cts22 (net)                                                                                                                               1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8704264093/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                         0.000   0.006   1.070   0.000   0.015     0.306 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8704264093/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                 0.007   1.043           0.007     0.313 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/ctsbuf_net_1022242114 (net)                                                                         3   0.057 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8703264092/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                         0.000   0.007   1.070   0.000   0.011     0.324 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8703264092/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                 0.003   1.047           0.003     0.327 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/p_abuf1 (net)                                                                                       1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux1/B (MXT2_X4N_A9PP84TL_C14)                                                                                       0.000   0.003   1.070   0.000   0.005     0.332 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux1/Y (MXT2_X4N_A9PP84TL_C14)                                                                                               0.008   1.074           0.015     0.347 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/Y1 (net)                                                                                                                1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/A (MXT2_X4N_A9PP84TL_C14)                                                                                       0.000   0.008   1.070   0.000   0.005     0.352 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/Y (MXT2_X4N_A9PP84TL_C14)                                                                                               0.018   1.074           0.024     0.376 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf8 (net)                                                                                                           1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                           0.000   0.018   1.070   0.000   0.015     0.391 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                   0.005   1.057           0.005     0.397 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts10 (net)                                                                                                                                           1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                           0.000   0.005   1.070   0.000   0.009     0.406 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                                   0.012   1.048           0.009     0.415 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts9 (net)                                                                                                                                            4   0.047 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.012   1.070   0.000   0.011     0.426 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.007   1.075           0.008     0.434 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts0 (net)                                                                                                              2   0.045 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270568/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.007   1.070   0.000   0.012     0.446 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270568/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.005   1.055           0.005     0.451 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts1 (net)                                                                                                              1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273451/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.000   0.005   1.070   0.000   0.015     0.467 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273451/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                      0.004   1.067           0.004     0.471 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_1 (net)                                                                                                       1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273450/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.000   0.004   1.070   0.000   0.015     0.486 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273450/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                      0.005   1.055           0.005     0.491 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_0 (net)                                                                                                       2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270621/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.005   1.070   0.000   0.012     0.504 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270621/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.004   1.106           0.005     0.508 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts2 (net)                                                                                                              1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7986263315/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.004   1.070   0.000   0.015     0.524 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7986263315/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.007   1.087           0.007     0.530 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf4 (net)                                                                                                          10   0.056 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/POWERGATING_clk_i_N185_0/latch/CK (PREICG_X1N_A9PP84TL_C16)                                                                 0.000   0.007   1.070   0.000   0.003     0.533 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/POWERGATING_clk_i_N185_0/latch/ECK (PREICG_X1N_A9PP84TL_C16)                                                                        0.060   1.170           0.049     0.582 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/POWERGATING_clk_i_N185_0/ENCLK (net)                                                                            5   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/rw_prbs_ctrl1__lock_threshold_o_reg_4__rw_prbs_ctrl1__lock_threshold_o_reg_5_/CK (SDFFRPQL2W_X2N_A9PP84TR_C16)              0.000   0.060   1.070   0.000   0.002     0.584 r} {  clock reconvergence pessimism                                                                                                                                                                                                                                     -0.046     0.538} {  clock uncertainty                                                                                                                                                                                                                                                  0.040     0.578} {  library hold time                                                                                                                                                                                                                                  1.000           0.019     0.597} {  data required time                                                                                                                                                                                                                                                           0.597} {  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  data required time                                                                                                                                                                                                                                                           0.597} {  data arrival time                                                                                                                                                                                                                                                           -0.555} {  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  slack (VIOLATED)                                                                                                                                                                                                                                                            -0.042} {} {  Derate Summary Report} {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  total derate : required time                                                                                                                                                                                                                                      -0.041 } {  total derate : arrival time                                                                                                                                                                                                                                        0.029 } {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  total derate : slack                                                                                                                                                                                                                                               0.070 } {} {  slack (with derating applied) (VIOLATED)                                                                                                                                                                                                                          -0.042 } {  clock reconvergence pessimism (due to derating)                                                                                                                                                                                                                   -0.046 } {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  slack (with no derating) (VIOLATED)                                                                                                                                                                                                                               -0.018 } {  slack (with no derating) (VIOLATED)                                                                                                                                                                                                                               -0.018 }
{  Startpoint: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_rx_regbus_sync/dst_wr_data_o_reg_3__dst_wr_data_o_reg_4_} {               (rising edge-triggered flip-flop clocked by AFE_LN2_CLK_RX_DIV_core0_lifcc)} {  Endpoint: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/rw_prbs_ctrl1__lock_threshold_o_reg_1__rw_prbs_ctrl1__lock_threshold_o_reg_3_} {               (rising edge-triggered flip-flop clocked by AFE_LN2_CLK_RX_DIV_core0_lifcc)} {  Last common pin: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/Y} {  Path Group: AFE_LN2_CLK_RX_DIV_core0_lifcc} {  Path Type: min} {} {  Point                                                                                                                                                                                                                Fanout   Cap   DTrans  Trans   Derate  Delta    Incr      Path} {  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  clock AFE_LN2_CLK_RX_DIV_core0_lifcc (rise edge)                                                                                                                                                                                                                   0.000     0.000} {  clock source latency                                                                                                                                                                                                                                               0.000     0.000} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_afe/afe_ln2_clk_rxdiv_o (sbphys2a1s14lpp28g4l1c_afe)                                                                                                                                     0.000                   0.000     0.000 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/afe_ln2_clk_rxdiv (net)                                                                                                                                                1   0.016 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270189/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                                            0.000   0.000   0.930   0.000   0.008     0.008 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270189/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                                                    0.005   0.986           0.004     0.012 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts109 (net)                                                                                                                                                           1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270188/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                            0.000   0.005   0.930   0.000   0.013     0.026 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270188/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                    0.005   0.987           0.004     0.030 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts108 (net)                                                                                                                                                           2   0.027 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9829265964/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                            0.000   0.005   0.930   0.000   0.011     0.041 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9829265964/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                    0.004   0.990           0.004     0.045 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/ctsbuf_net_1314242406 (net)                                                                                                                                            1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9828265963/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                            0.000   0.004   0.930   0.000   0.013     0.058 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9828265963/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                    0.002   0.990           0.002     0.061 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/ctsbuf_net_1313242405 (net)                                                                                                                                            1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                                                                  0.000   0.002   0.930   0.000   0.004     0.065 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                                                                          0.026   0.978           0.026     0.090 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/ctsbuf_net_1303242395 (net)                                                                                       2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9816265931/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                       0.000   0.026   0.930   0.000   0.011     0.101 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9816265931/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                               0.007   0.990           0.007     0.108 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/ctsbuf_net_1312242404 (net)                                                                                       1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9815265930/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                       0.000   0.007   0.930   0.000   0.013     0.122 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9815265930/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                               0.005   0.990           0.005     0.127 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/p_abuf1 (net)                                                                                                     2   0.029 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/sb_ss14lpp_ICG/CK (PREICG_X4R_A9PP84TL_C14)                                                               0.000   0.005   0.930   0.000   0.003     0.130 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/sb_ss14lpp_ICG/ECK (PREICG_X4R_A9PP84TL_C14)                                                                      0.006   0.981           0.011     0.141 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/z_o (net)                                                                                     1   0.006 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/sb_ss14lpp_clk_2or/B (OR2_X2N_A9PP84TL_C14)                                                                     0.000   0.006   0.930   0.000   0.003     0.145 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/sb_ss14lpp_clk_2or/Y (OR2_X2N_A9PP84TL_C14)                                                                             0.032   0.971           0.026     0.170 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/ctsbuf_net_1052242144 (net)                                                                         1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8787264208/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                         0.000   0.032   0.930   0.000   0.013     0.183 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8787264208/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                 0.008   0.987           0.007     0.191 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/ctsbuf_net_1053242145 (net)                                                                         1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8786264207/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                         0.000   0.008   0.930   0.000   0.013     0.204 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8786264207/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                 0.003   0.988           0.003     0.207 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/z_o (net)                                                                                           1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                                                    0.000   0.003   0.930   0.000   0.004     0.211 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                                                            0.009   0.972           0.015     0.227 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/p_abuf2 (net)                                                                                       1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_drc_270197/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                                 0.000   0.009   0.930   0.000   0.005     0.232 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_drc_270197/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                                         0.015   0.981           0.012     0.244 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/cts87 (net)                                                                                                                               2   0.031 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_cln_270631/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                               0.000   0.015   0.930   0.000   0.011     0.254 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_cln_270631/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                       0.006   0.985           0.005     0.260 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/cts22 (net)                                                                                                                               1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8704264093/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                         0.000   0.006   0.930   0.000   0.013     0.273 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8704264093/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                 0.007   0.984           0.007     0.280 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/ctsbuf_net_1022242114 (net)                                                                         3   0.057 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8703264092/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                         0.000   0.007   0.930   0.000   0.010     0.290 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8703264092/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                 0.003   0.986           0.003     0.293 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/p_abuf1 (net)                                                                                       1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux1/B (MXT2_X4N_A9PP84TL_C14)                                                                                       0.000   0.003   0.930   0.000   0.004     0.296 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux1/Y (MXT2_X4N_A9PP84TL_C14)                                                                                               0.008   0.970           0.014     0.310 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/Y1 (net)                                                                                                                1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/A (MXT2_X4N_A9PP84TL_C14)                                                                                       0.000   0.008   0.930   0.000   0.004     0.314 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/Y (MXT2_X4N_A9PP84TL_C14)                                                                                               0.018   0.970           0.022     0.336 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf8 (net)                                                                                                           1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                           0.000   0.018   0.930   0.000   0.013     0.350 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                   0.005   0.986           0.005     0.355 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts10 (net)                                                                                                                                           1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                           0.000   0.005   0.930   0.000   0.008     0.363 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                                   0.012   0.979           0.009     0.372 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts9 (net)                                                                                                                                            4   0.047 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.012   0.930   0.000   0.009     0.381 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.007   0.981           0.007     0.388 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts0 (net)                                                                                                              2   0.045 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7994263323/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.007   0.930   0.000   0.011     0.399 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7994263323/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.004   0.981           0.004     0.403 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/ctsbuf_net_510241602 (net)                                                                                              1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7992263321/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                             0.000   0.004   0.930   0.000   0.008     0.411 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7992263321/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                     0.010   0.980           0.007     0.418 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/ctsbuf_net_507241599 (net)                                                                                              2   0.045 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7988263317/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.010   0.930   0.000   0.011     0.429 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7988263317/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.009   0.977           0.008     0.437 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf7 (net)                                                                                                           6   0.058 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270623/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.009   0.930   0.000   0.009     0.446 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270623/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.004   0.976           0.005     0.450 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts3 (net)                                                                                                              1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7978263307/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.004   0.930   0.000   0.013     0.464 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7978263307/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.017   0.977           0.011     0.475 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf0 (net)                                                                                                          32   0.135 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_rx_regbus_sync/dst_wr_data_o_reg_3__dst_wr_data_o_reg_4_/CK (SDFFRPQL2W_X2N_A9PP84TR_C16)                                                              0.000   0.017   0.930   0.000   0.002     0.477 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_rx_regbus_sync/dst_wr_data_o_reg_3__dst_wr_data_o_reg_4_/Q0 (SDFFRPQL2W_X2N_A9PP84TR_C16)                                                                      0.015   0.935           0.048     0.524 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_rx_regbus_sync/dst_wr_data_o[3] (net)                                                                                                      2   0.010 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/U68/B (MXT2_X1N_A9PP84TR_C16)                                                                                               0.000   0.015   0.930   0.000   0.002     0.527 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/U68/Y (MXT2_X1N_A9PP84TR_C16)                                                                                                       0.017   0.932           0.026     0.553 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/N36 (net)                                                                                                       1   0.006 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/rw_prbs_ctrl1__lock_threshold_o_reg_1__rw_prbs_ctrl1__lock_threshold_o_reg_3_/D1 (SDFFRPQL2W_X2N_A9PP84TR_C16)              0.000   0.017   0.930   0.000   0.003     0.556 f} {  data arrival time                                                                                                                                                                                                                                                            0.556} {} {  clock AFE_LN2_CLK_RX_DIV_core0_lifcc (rise edge)                                                                                                                                                                                                                   0.000     0.000} {  clock source latency                                                                                                                                                                                                                                               0.000     0.000} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_afe/afe_ln2_clk_rxdiv_o (sbphys2a1s14lpp28g4l1c_afe)                                                                                                                                     0.000                   0.000     0.000 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/afe_ln2_clk_rxdiv (net)                                                                                                                                                1   0.016 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270189/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                                            0.000   0.000   1.070   0.000   0.009     0.009 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270189/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                                                    0.005   1.058           0.004     0.014 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts109 (net)                                                                                                                                                           1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270188/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                            0.000   0.005   1.070   0.000   0.015     0.029 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270188/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                    0.005   1.047           0.005     0.034 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts108 (net)                                                                                                                                                           2   0.027 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9829265964/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                            0.000   0.005   1.070   0.000   0.012     0.046 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9829265964/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                    0.004   1.057           0.004     0.050 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/ctsbuf_net_1314242406 (net)                                                                                                                                            1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9828265963/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                            0.000   0.004   1.070   0.000   0.015     0.066 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9828265963/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                    0.002   1.047           0.003     0.069 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/ctsbuf_net_1313242405 (net)                                                                                                                                            1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                                                                  0.000   0.002   1.070   0.000   0.005     0.073 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                                                                          0.026   1.074           0.028     0.101 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/ctsbuf_net_1303242395 (net)                                                                                       2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9816265931/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                       0.000   0.026   1.070   0.000   0.012     0.114 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9816265931/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                               0.007   1.106           0.008     0.122 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/ctsbuf_net_1312242404 (net)                                                                                       1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9815265930/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                       0.000   0.007   1.070   0.000   0.015     0.137 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9815265930/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                               0.005   1.087           0.005     0.143 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/p_abuf1 (net)                                                                                                     2   0.029 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/sb_ss14lpp_ICG/CK (PREICG_X4R_A9PP84TL_C14)                                                               0.000   0.005   1.070   0.000   0.004     0.146 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/sb_ss14lpp_ICG/ECK (PREICG_X4R_A9PP84TL_C14)                                                                      0.006   1.048           0.012     0.158 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/z_o (net)                                                                                     1   0.006 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/sb_ss14lpp_clk_2or/B (OR2_X2N_A9PP84TL_C14)                                                                     0.000   0.006   1.070   0.000   0.004     0.162 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/sb_ss14lpp_clk_2or/Y (OR2_X2N_A9PP84TL_C14)                                                                             0.032   1.056           0.028     0.190 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/ctsbuf_net_1052242144 (net)                                                                         1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8787264208/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                         0.000   0.032   1.070   0.000   0.015     0.205 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8787264208/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                 0.008   1.050           0.008     0.213 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/ctsbuf_net_1053242145 (net)                                                                         1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8786264207/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                         0.000   0.008   1.070   0.000   0.015     0.229 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8786264207/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                 0.003   1.041           0.003     0.232 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/z_o (net)                                                                                           1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                                                    0.000   0.003   1.070   0.000   0.005     0.237 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                                                            0.009   1.065           0.017     0.253 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/p_abuf2 (net)                                                                                       1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_drc_270197/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                                 0.000   0.009   1.070   0.000   0.006     0.259 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_drc_270197/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                                         0.015   1.054           0.013     0.272 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/cts87 (net)                                                                                                                               2   0.031 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_cln_270631/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                               0.000   0.015   1.070   0.000   0.012     0.285 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_cln_270631/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                       0.006   1.035           0.006     0.290 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/cts22 (net)                                                                                                                               1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8704264093/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                         0.000   0.006   1.070   0.000   0.015     0.306 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8704264093/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                 0.007   1.043           0.007     0.313 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/ctsbuf_net_1022242114 (net)                                                                         3   0.057 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8703264092/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                         0.000   0.007   1.070   0.000   0.011     0.324 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8703264092/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                 0.003   1.047           0.003     0.327 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/p_abuf1 (net)                                                                                       1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux1/B (MXT2_X4N_A9PP84TL_C14)                                                                                       0.000   0.003   1.070   0.000   0.005     0.332 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux1/Y (MXT2_X4N_A9PP84TL_C14)                                                                                               0.008   1.074           0.015     0.347 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/Y1 (net)                                                                                                                1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/A (MXT2_X4N_A9PP84TL_C14)                                                                                       0.000   0.008   1.070   0.000   0.005     0.352 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/Y (MXT2_X4N_A9PP84TL_C14)                                                                                               0.018   1.074           0.024     0.376 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf8 (net)                                                                                                           1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                           0.000   0.018   1.070   0.000   0.015     0.391 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                   0.005   1.057           0.005     0.397 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts10 (net)                                                                                                                                           1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                           0.000   0.005   1.070   0.000   0.009     0.406 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                                   0.012   1.048           0.009     0.415 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts9 (net)                                                                                                                                            4   0.047 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.012   1.070   0.000   0.011     0.426 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.007   1.075           0.008     0.434 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts0 (net)                                                                                                              2   0.045 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270568/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.007   1.070   0.000   0.012     0.446 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270568/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.005   1.055           0.005     0.451 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts1 (net)                                                                                                              1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273451/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.000   0.005   1.070   0.000   0.015     0.467 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273451/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                      0.004   1.067           0.004     0.471 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_1 (net)                                                                                                       1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273450/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.000   0.004   1.070   0.000   0.015     0.486 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273450/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                      0.005   1.055           0.005     0.491 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_0 (net)                                                                                                       2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270621/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.005   1.070   0.000   0.012     0.504 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270621/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.004   1.106           0.005     0.508 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts2 (net)                                                                                                              1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7986263315/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.004   1.070   0.000   0.015     0.524 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7986263315/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.007   1.087           0.007     0.530 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf4 (net)                                                                                                          10   0.056 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/POWERGATING_clk_i_N185_0/latch/CK (PREICG_X1N_A9PP84TL_C16)                                                                 0.000   0.007   1.070   0.000   0.003     0.533 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/POWERGATING_clk_i_N185_0/latch/ECK (PREICG_X1N_A9PP84TL_C16)                                                                        0.060   1.170           0.049     0.582 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/POWERGATING_clk_i_N185_0/ENCLK (net)                                                                            5   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/rw_prbs_ctrl1__lock_threshold_o_reg_1__rw_prbs_ctrl1__lock_threshold_o_reg_3_/CK (SDFFRPQL2W_X2N_A9PP84TR_C16)              0.000   0.060   1.070   0.000   0.002     0.584 r} {  clock reconvergence pessimism                                                                                                                                                                                                                                     -0.046     0.538} {  clock uncertainty                                                                                                                                                                                                                                                  0.040     0.578} {  library hold time                                                                                                                                                                                                                                  1.000           0.019     0.597} {  data required time                                                                                                                                                                                                                                                           0.597} {  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  data required time                                                                                                                                                                                                                                                           0.597} {  data arrival time                                                                                                                                                                                                                                                           -0.556} {  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  slack (VIOLATED)                                                                                                                                                                                                                                                            -0.041} {} {  Derate Summary Report} {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  total derate : required time                                                                                                                                                                                                                                      -0.041 } {  total derate : arrival time                                                                                                                                                                                                                                        0.029 } {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  total derate : slack                                                                                                                                                                                                                                               0.070 } {} {  slack (with derating applied) (VIOLATED)                                                                                                                                                                                                                          -0.041 } {  clock reconvergence pessimism (due to derating)                                                                                                                                                                                                                   -0.046 } {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  slack (with no derating) (VIOLATED)                                                                                                                                                                                                                               -0.017 } {  slack (with no derating) (VIOLATED)                                                                                                                                                                                                                               -0.017 }
{  Startpoint: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_sync_autoreg_sw_reset_clk_rx/z_o_reg} {               (rising edge-triggered flip-flop clocked by AFE_LN2_CLK_RX_DIV_core0_lifcc)} {  Endpoint: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/edges_o_reg_0__samp_flag_reg} {               (rising edge-triggered flip-flop clocked by AFE_LN2_CLK_RX_DIV_core0_lifcc)} {  Last common pin: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/Y} {  Path Group: AFE_LN2_CLK_RX_DIV_core0_lifcc} {  Path Type: min} {} {  Point                                                                                                                                                                        Fanout   Cap   DTrans  Trans   Derate  Delta    Incr      Path} {  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  clock AFE_LN2_CLK_RX_DIV_core0_lifcc (rise edge)                                                                                                                                                                           0.000     0.000} {  clock source latency                                                                                                                                                                                                       0.000     0.000} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_afe/afe_ln2_clk_rxdiv_o (sbphys2a1s14lpp28g4l1c_afe)                                                                                             0.000                   0.000     0.000 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/afe_ln2_clk_rxdiv (net)                                                                                                        1   0.016 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270189/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                    0.000   0.000   0.930   0.000   0.008     0.008 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270189/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                            0.005   0.986           0.004     0.012 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts109 (net)                                                                                                                   1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270188/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                    0.000   0.005   0.930   0.000   0.013     0.026 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270188/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                            0.005   0.987           0.004     0.030 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts108 (net)                                                                                                                   2   0.027 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9829265964/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                    0.000   0.005   0.930   0.000   0.011     0.041 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9829265964/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                            0.004   0.990           0.004     0.045 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/ctsbuf_net_1314242406 (net)                                                                                                    1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9828265963/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                    0.000   0.004   0.930   0.000   0.013     0.058 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9828265963/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                            0.002   0.990           0.002     0.061 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/ctsbuf_net_1313242405 (net)                                                                                                    1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                          0.000   0.002   0.930   0.000   0.004     0.065 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                                  0.026   0.978           0.026     0.090 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/ctsbuf_net_1303242395 (net)                                               2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9816265931/A (INV_X24N_DCAP32_A9PP84TL_C14)                               0.000   0.026   0.930   0.000   0.011     0.101 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9816265931/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                       0.007   0.990           0.007     0.108 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/ctsbuf_net_1312242404 (net)                                               1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9815265930/A (INV_X24N_DCAP32_A9PP84TL_C14)                               0.000   0.007   0.930   0.000   0.013     0.122 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9815265930/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                       0.005   0.990           0.005     0.127 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/p_abuf1 (net)                                                             2   0.029 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/sb_ss14lpp_ICG/CK (PREICG_X4R_A9PP84TL_C14)                       0.000   0.005   0.930   0.000   0.003     0.130 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/sb_ss14lpp_ICG/ECK (PREICG_X4R_A9PP84TL_C14)                              0.006   0.981           0.011     0.141 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/z_o (net)                                             1   0.006 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/sb_ss14lpp_clk_2or/B (OR2_X2N_A9PP84TL_C14)                             0.000   0.006   0.930   0.000   0.003     0.145 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/sb_ss14lpp_clk_2or/Y (OR2_X2N_A9PP84TL_C14)                                     0.032   0.971           0.026     0.170 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/ctsbuf_net_1052242144 (net)                                 1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8787264208/A (INV_X24N_DCAP32_A9PP84TL_C14)                 0.000   0.032   0.930   0.000   0.013     0.183 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8787264208/Y (INV_X24N_DCAP32_A9PP84TL_C14)                         0.008   0.987           0.007     0.191 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/ctsbuf_net_1053242145 (net)                                 1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8786264207/A (INV_X24N_DCAP32_A9PP84TL_C14)                 0.000   0.008   0.930   0.000   0.013     0.204 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8786264207/Y (INV_X24N_DCAP32_A9PP84TL_C14)                         0.003   0.988           0.003     0.207 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/z_o (net)                                                   1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                            0.000   0.003   0.930   0.000   0.004     0.211 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                    0.009   0.972           0.015     0.227 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/p_abuf2 (net)                                               1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_drc_270197/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                         0.000   0.009   0.930   0.000   0.005     0.232 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_drc_270197/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                 0.015   0.981           0.012     0.244 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/cts87 (net)                                                                                       2   0.031 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_cln_270631/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                       0.000   0.015   0.930   0.000   0.011     0.254 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_cln_270631/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                               0.006   0.985           0.005     0.260 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/cts22 (net)                                                                                       1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8704264093/A (INV_X24N_DCAP32_A9PP84TL_C14)                 0.000   0.006   0.930   0.000   0.013     0.273 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8704264093/Y (INV_X24N_DCAP32_A9PP84TL_C14)                         0.007   0.984           0.007     0.280 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/ctsbuf_net_1022242114 (net)                                 3   0.057 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8703264092/A (INV_X24N_DCAP32_A9PP84TL_C14)                 0.000   0.007   0.930   0.000   0.010     0.290 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8703264092/Y (INV_X24N_DCAP32_A9PP84TL_C14)                         0.003   0.986           0.003     0.293 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/p_abuf1 (net)                                               1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux1/B (MXT2_X4N_A9PP84TL_C14)                                               0.000   0.003   0.930   0.000   0.004     0.296 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux1/Y (MXT2_X4N_A9PP84TL_C14)                                                       0.008   0.970           0.014     0.310 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/Y1 (net)                                                                        1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/A (MXT2_X4N_A9PP84TL_C14)                                               0.000   0.008   0.930   0.000   0.004     0.314 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/Y (MXT2_X4N_A9PP84TL_C14)                                                       0.018   0.970           0.022     0.336 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf8 (net)                                                                   1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                   0.000   0.018   0.930   0.000   0.013     0.350 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                           0.005   0.986           0.005     0.355 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts10 (net)                                                                                                   1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                   0.000   0.005   0.930   0.000   0.008     0.363 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                           0.012   0.979           0.009     0.372 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts9 (net)                                                                                                    4   0.047 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/A (INV_X24N_DCAP32_A9PP84TL_C14)                                     0.000   0.012   0.930   0.000   0.009     0.381 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                             0.007   0.981           0.007     0.388 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts0 (net)                                                                      2   0.045 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7994263323/A (INV_X24N_DCAP32_A9PP84TL_C14)                                     0.000   0.007   0.930   0.000   0.011     0.399 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7994263323/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                             0.004   0.981           0.004     0.403 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/ctsbuf_net_510241602 (net)                                                      1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7992263321/A (INV_X12N_DCAP16_A9PP84TL_C14)                                     0.000   0.004   0.930   0.000   0.008     0.411 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7992263321/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                             0.010   0.980           0.007     0.418 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/ctsbuf_net_507241599 (net)                                                      2   0.045 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7988263317/A (INV_X24N_DCAP32_A9PP84TL_C14)                                     0.000   0.010   0.930   0.000   0.011     0.429 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7988263317/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                             0.009   0.977           0.008     0.437 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf7 (net)                                                                   6   0.058 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7983263312/A (INV_X12N_DCAP16_A9PP84TL_C14)                                     0.000   0.009   0.930   0.000   0.005     0.442 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7983263312/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                             0.005   0.976           0.005     0.447 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/ctsbuf_net_499241591 (net)                                                      1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7979263308/A (INV_X12N_DCAP16_A9PP84TL_C14)                                     0.000   0.005   0.930   0.000   0.008     0.455 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7979263308/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                             0.032   0.965           0.019     0.474 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf1 (net)                                                                  31   0.135 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_sync_autoreg_sw_reset_clk_rx/z_o_reg/CK (SDFFXRPQ_X3N_A9PP84TR_C16)                                      0.000   0.032   0.930   0.000   0.002     0.476 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_sync_autoreg_sw_reset_clk_rx/z_o_reg/Q (SDFFXRPQ_X3N_A9PP84TR_C16)                                               0.088   0.955           0.079     0.555 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_sync_autoreg_sw_reset_clk_rx/p_abuf0 (net)                                                  18   0.078 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/U798/B0 (AOI2XB1_X1N_A9PP84TR_C16)                                         0.000   0.088   0.930   0.000   0.002     0.557 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/U798/Y (AOI2XB1_X1N_A9PP84TR_C16)                                                  0.041   0.933           0.046     0.603 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/N306 (net)                                                     2   0.010 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/edges_o_reg_0__samp_flag_reg/D0 (SDFFRPQL2W_X2N_A9PP84TR_C16)              0.000   0.041   0.930   0.000   0.002     0.605 f} {  data arrival time                                                                                                                                                                                                                    0.605} {} {  clock AFE_LN2_CLK_RX_DIV_core0_lifcc (rise edge)                                                                                                                                                                           0.000     0.000} {  clock source latency                                                                                                                                                                                                       0.000     0.000} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_afe/afe_ln2_clk_rxdiv_o (sbphys2a1s14lpp28g4l1c_afe)                                                                                             0.000                   0.000     0.000 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/afe_ln2_clk_rxdiv (net)                                                                                                        1   0.016 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270189/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                    0.000   0.000   1.070   0.000   0.009     0.009 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270189/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                            0.005   1.058           0.004     0.014 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts109 (net)                                                                                                                   1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270188/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                    0.000   0.005   1.070   0.000   0.015     0.029 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270188/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                            0.005   1.047           0.005     0.034 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts108 (net)                                                                                                                   2   0.027 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9829265964/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                    0.000   0.005   1.070   0.000   0.012     0.046 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9829265964/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                            0.004   1.057           0.004     0.050 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/ctsbuf_net_1314242406 (net)                                                                                                    1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9828265963/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                    0.000   0.004   1.070   0.000   0.015     0.066 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cts_inv_9828265963/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                            0.002   1.047           0.003     0.069 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/ctsbuf_net_1313242405 (net)                                                                                                    1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                          0.000   0.002   1.070   0.000   0.005     0.073 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                                  0.026   1.074           0.028     0.101 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/ctsbuf_net_1303242395 (net)                                               2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9816265931/A (INV_X24N_DCAP32_A9PP84TL_C14)                               0.000   0.026   1.070   0.000   0.012     0.114 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9816265931/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                       0.007   1.106           0.008     0.122 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/ctsbuf_net_1312242404 (net)                                               1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9815265930/A (INV_X24N_DCAP32_A9PP84TL_C14)                               0.000   0.007   1.070   0.000   0.015     0.137 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/CTS_cts_inv_9815265930/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                       0.005   1.087           0.005     0.143 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rxdiv/p_abuf1 (net)                                                             2   0.029 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/sb_ss14lpp_ICG/CK (PREICG_X4R_A9PP84TL_C14)                       0.000   0.005   1.070   0.000   0.004     0.146 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/sb_ss14lpp_ICG/ECK (PREICG_X4R_A9PP84TL_C14)                              0.006   1.048           0.012     0.158 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/clk_gate_clk_a1/z_o (net)                                             1   0.006 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/sb_ss14lpp_clk_2or/B (OR2_X2N_A9PP84TL_C14)                             0.000   0.006   1.070   0.000   0.004     0.162 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/sb_ss14lpp_clk_2or/Y (OR2_X2N_A9PP84TL_C14)                                     0.032   1.056           0.028     0.190 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/ctsbuf_net_1052242144 (net)                                 1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8787264208/A (INV_X24N_DCAP32_A9PP84TL_C14)                 0.000   0.032   1.070   0.000   0.015     0.205 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8787264208/Y (INV_X24N_DCAP32_A9PP84TL_C14)                         0.008   1.050           0.008     0.213 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/ctsbuf_net_1053242145 (net)                                 1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8786264207/A (INV_X24N_DCAP32_A9PP84TL_C14)                 0.000   0.008   1.070   0.000   0.015     0.229 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/CTS_cts_inv_8786264207/Y (INV_X24N_DCAP32_A9PP84TL_C14)                         0.003   1.041           0.003     0.232 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_2or/z_o (net)                                                   1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                            0.000   0.003   1.070   0.000   0.005     0.237 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                    0.009   1.065           0.017     0.253 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/p_abuf2 (net)                                               1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_drc_270197/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                         0.000   0.009   1.070   0.000   0.006     0.259 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_drc_270197/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                 0.015   1.054           0.013     0.272 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/cts87 (net)                                                                                       2   0.031 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_cln_270631/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                       0.000   0.015   1.070   0.000   0.012     0.285 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/CTS_cto_inv_cln_270631/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                               0.006   1.035           0.006     0.290 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/cts22 (net)                                                                                       1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8704264093/A (INV_X24N_DCAP32_A9PP84TL_C14)                 0.000   0.006   1.070   0.000   0.015     0.306 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8704264093/Y (INV_X24N_DCAP32_A9PP84TL_C14)                         0.007   1.043           0.007     0.313 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/ctsbuf_net_1022242114 (net)                                 3   0.057 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8703264092/A (INV_X24N_DCAP32_A9PP84TL_C14)                 0.000   0.007   1.070   0.000   0.011     0.324 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/CTS_cts_inv_8703264092/Y (INV_X24N_DCAP32_A9PP84TL_C14)                         0.003   1.047           0.003     0.327 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rxdiv/i_clk_mux/p_abuf1 (net)                                               1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux1/B (MXT2_X4N_A9PP84TL_C14)                                               0.000   0.003   1.070   0.000   0.005     0.332 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux1/Y (MXT2_X4N_A9PP84TL_C14)                                                       0.008   1.074           0.015     0.347 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/Y1 (net)                                                                        1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/A (MXT2_X4N_A9PP84TL_C14)                                               0.000   0.008   1.070   0.000   0.005     0.352 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/Y (MXT2_X4N_A9PP84TL_C14)                                                       0.018   1.074           0.024     0.376 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf8 (net)                                                                   1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                   0.000   0.018   1.070   0.000   0.015     0.391 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                           0.005   1.057           0.005     0.397 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts10 (net)                                                                                                   1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                   0.000   0.005   1.070   0.000   0.009     0.406 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                           0.012   1.048           0.009     0.415 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts9 (net)                                                                                                    4   0.047 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/A (INV_X24N_DCAP32_A9PP84TL_C14)                                     0.000   0.012   1.070   0.000   0.011     0.426 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                             0.007   1.075           0.008     0.434 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts0 (net)                                                                      2   0.045 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270568/A (INV_X24N_DCAP32_A9PP84TL_C14)                                     0.000   0.007   1.070   0.000   0.012     0.446 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270568/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                             0.005   1.055           0.005     0.451 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts1 (net)                                                                      1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273451/A (INV_X24N_DCAP32_A9PP84TL_C14)                                      0.000   0.005   1.070   0.000   0.015     0.467 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273451/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                              0.004   1.067           0.004     0.471 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_1 (net)                                                               1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273450/A (INV_X24N_DCAP32_A9PP84TL_C14)                                      0.000   0.004   1.070   0.000   0.015     0.486 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273450/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                              0.005   1.055           0.005     0.491 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_0 (net)                                                               2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270621/A (INV_X24N_DCAP32_A9PP84TL_C14)                                     0.000   0.005   1.070   0.000   0.012     0.504 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270621/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                             0.004   1.106           0.005     0.508 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts2 (net)                                                                      1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7986263315/A (INV_X24N_DCAP32_A9PP84TL_C14)                                     0.000   0.004   1.070   0.000   0.015     0.524 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7986263315/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                             0.007   1.087           0.007     0.530 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf4 (net)                                                                  10   0.056 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/POWERGATING_clk_i_N305_0/latch/CK (PREICG_X1N_A9PP84TL_C14)                0.000   0.007   1.070   0.000   0.003     0.533 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/POWERGATING_clk_i_N305_0/latch/ECK (PREICG_X1N_A9PP84TL_C14)                       0.122   1.173           0.090     0.623 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/POWERGATING_clk_i_N305_0/ENCLK (net)                          11   0.048 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/edges_o_reg_0__samp_flag_reg/CK (SDFFRPQL2W_X2N_A9PP84TR_C16)              0.000   0.122   1.070   0.000   0.002     0.625 r} {  clock reconvergence pessimism                                                                                                                                                                                             -0.046     0.579} {  clock uncertainty                                                                                                                                                                                                          0.040     0.619} {  library hold time                                                                                                                                                                                          1.000           0.026     0.646} {  data required time                                                                                                                                                                                                                   0.646} {  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  data required time                                                                                                                                                                                                                   0.646} {  data arrival time                                                                                                                                                                                                                   -0.605} {  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  slack (VIOLATED)                                                                                                                                                                                                                    -0.041} {} {  Derate Summary Report} {  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  total derate : required time                                                                                                                                                                                              -0.047 } {  total derate : arrival time                                                                                                                                                                                                0.031 } {  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  total derate : slack                                                                                                                                                                                                       0.078 } {} {  slack (with derating applied) (VIOLATED)                                                                                                                                                                                  -0.041 } {  clock reconvergence pessimism (due to derating)                                                                                                                                                                           -0.046 } {  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  slack (with no derating) (VIOLATED)                                                                                                                                                                                       -0.009 } {  slack (with no derating) (VIOLATED)                                                                                                                                                                                       -0.009 }
