#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x114f310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x112a160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x11424d0 .functor NOT 1, L_0x1177ce0, C4<0>, C4<0>, C4<0>;
L_0x1177a70 .functor XOR 5, L_0x11778a0, L_0x11779d0, C4<00000>, C4<00000>;
L_0x1177bd0 .functor XOR 5, L_0x1177a70, L_0x1177b30, C4<00000>, C4<00000>;
v0x1174050_0 .net *"_ivl_10", 4 0, L_0x1177b30;  1 drivers
v0x1174150_0 .net *"_ivl_12", 4 0, L_0x1177bd0;  1 drivers
v0x1174230_0 .net *"_ivl_2", 4 0, L_0x1177800;  1 drivers
v0x11742f0_0 .net *"_ivl_4", 4 0, L_0x11778a0;  1 drivers
v0x11743d0_0 .net *"_ivl_6", 4 0, L_0x11779d0;  1 drivers
v0x1174500_0 .net *"_ivl_8", 4 0, L_0x1177a70;  1 drivers
v0x11745e0_0 .var "clk", 0 0;
v0x1174680_0 .var/2u "stats1", 159 0;
v0x1174740_0 .var/2u "strobe", 0 0;
v0x1174890_0 .net "sum_dut", 4 0, L_0x1177650;  1 drivers
v0x1174950_0 .net "sum_ref", 4 0, L_0x1175060;  1 drivers
v0x11749f0_0 .net "tb_match", 0 0, L_0x1177ce0;  1 drivers
v0x1174a90_0 .net "tb_mismatch", 0 0, L_0x11424d0;  1 drivers
v0x1174b50_0 .net "x", 3 0, v0x11704f0_0;  1 drivers
v0x1174c10_0 .net "y", 3 0, v0x11705b0_0;  1 drivers
L_0x1177800 .concat [ 5 0 0 0], L_0x1175060;
L_0x11778a0 .concat [ 5 0 0 0], L_0x1175060;
L_0x11779d0 .concat [ 5 0 0 0], L_0x1177650;
L_0x1177b30 .concat [ 5 0 0 0], L_0x1175060;
L_0x1177ce0 .cmp/eeq 5, L_0x1177800, L_0x1177bd0;
S_0x114d770 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x112a160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x113a460_0 .net *"_ivl_0", 4 0, L_0x1174d50;  1 drivers
L_0x7f209b72d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11374b0_0 .net *"_ivl_3", 0 0, L_0x7f209b72d018;  1 drivers
v0x11344a0_0 .net *"_ivl_4", 4 0, L_0x1174ee0;  1 drivers
L_0x7f209b72d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x114ae90_0 .net *"_ivl_7", 0 0, L_0x7f209b72d060;  1 drivers
v0x11377d0_0 .net "sum", 4 0, L_0x1175060;  alias, 1 drivers
v0x11347f0_0 .net "x", 3 0, v0x11704f0_0;  alias, 1 drivers
v0x11700e0_0 .net "y", 3 0, v0x11705b0_0;  alias, 1 drivers
L_0x1174d50 .concat [ 4 1 0 0], v0x11704f0_0, L_0x7f209b72d018;
L_0x1174ee0 .concat [ 4 1 0 0], v0x11705b0_0, L_0x7f209b72d060;
L_0x1175060 .arith/sum 5, L_0x1174d50, L_0x1174ee0;
S_0x1170240 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x112a160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1170410_0 .net "clk", 0 0, v0x11745e0_0;  1 drivers
v0x11704f0_0 .var "x", 3 0;
v0x11705b0_0 .var "y", 3 0;
E_0x113d820/0 .event negedge, v0x1170410_0;
E_0x113d820/1 .event posedge, v0x1170410_0;
E_0x113d820 .event/or E_0x113d820/0, E_0x113d820/1;
S_0x1170690 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x112a160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
o0x7f209b776df8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1173910_0 name=_ivl_43
v0x1173a10_0 .net "carry", 3 0, L_0x1177e70;  1 drivers
v0x1173af0_0 .net "sum", 4 0, L_0x1177650;  alias, 1 drivers
v0x1173bb0_0 .net "x", 3 0, v0x11704f0_0;  alias, 1 drivers
v0x1173c70_0 .net "y", 3 0, v0x11705b0_0;  alias, 1 drivers
L_0x1175760 .part v0x11704f0_0, 0, 1;
L_0x1175890 .part v0x11705b0_0, 0, 1;
L_0x1175fc0 .part v0x11704f0_0, 1, 1;
L_0x11760f0 .part v0x11705b0_0, 1, 1;
L_0x1176250 .part L_0x1177e70, 0, 1;
L_0x11768f0 .part v0x11704f0_0, 2, 1;
L_0x1176a60 .part v0x11705b0_0, 2, 1;
L_0x1176b90 .part L_0x1177e70, 1, 1;
L_0x1177270 .part v0x11704f0_0, 3, 1;
L_0x11773a0 .part v0x11705b0_0, 3, 1;
L_0x11775b0 .part L_0x1177e70, 2, 1;
LS_0x1177650_0_0 .concat8 [ 1 1 1 1], L_0x11751a0, L_0x1175ac0, L_0x11763f0, L_0x1176d80;
LS_0x1177650_0_4 .concat8 [ 1 0 0 0], L_0x1177160;
L_0x1177650 .concat8 [ 4 1 0 0], LS_0x1177650_0_0, LS_0x1177650_0_4;
L_0x1177e70 .concat [ 1 1 1 1], L_0x1175650, L_0x1175eb0, L_0x11767e0, o0x7f209b776df8;
S_0x1170870 .scope module, "fa0" "full_adder" 4 10, 4 16 0, S_0x1170690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1150d00 .functor XOR 1, L_0x1175760, L_0x1175890, C4<0>, C4<0>;
L_0x7f209b72d0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11751a0 .functor XOR 1, L_0x1150d00, L_0x7f209b72d0a8, C4<0>, C4<0>;
L_0x1175260 .functor AND 1, L_0x1175760, L_0x1175890, C4<1>, C4<1>;
L_0x11753a0 .functor AND 1, L_0x1175760, L_0x7f209b72d0a8, C4<1>, C4<1>;
L_0x1175490 .functor OR 1, L_0x1175260, L_0x11753a0, C4<0>, C4<0>;
L_0x11755a0 .functor AND 1, L_0x1175890, L_0x7f209b72d0a8, C4<1>, C4<1>;
L_0x1175650 .functor OR 1, L_0x1175490, L_0x11755a0, C4<0>, C4<0>;
v0x1170b00_0 .net *"_ivl_0", 0 0, L_0x1150d00;  1 drivers
v0x1170c00_0 .net *"_ivl_10", 0 0, L_0x11755a0;  1 drivers
v0x1170ce0_0 .net *"_ivl_4", 0 0, L_0x1175260;  1 drivers
v0x1170dd0_0 .net *"_ivl_6", 0 0, L_0x11753a0;  1 drivers
v0x1170eb0_0 .net *"_ivl_8", 0 0, L_0x1175490;  1 drivers
v0x1170fe0_0 .net "a", 0 0, L_0x1175760;  1 drivers
v0x11710a0_0 .net "b", 0 0, L_0x1175890;  1 drivers
v0x1171160_0 .net "cin", 0 0, L_0x7f209b72d0a8;  1 drivers
v0x1171220_0 .net "cout", 0 0, L_0x1175650;  1 drivers
v0x1171370_0 .net "sum", 0 0, L_0x11751a0;  1 drivers
S_0x11714d0 .scope module, "fa1" "full_adder" 4 11, 4 16 0, S_0x1170690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1175a50 .functor XOR 1, L_0x1175fc0, L_0x11760f0, C4<0>, C4<0>;
L_0x1175ac0 .functor XOR 1, L_0x1175a50, L_0x1176250, C4<0>, C4<0>;
L_0x1175b60 .functor AND 1, L_0x1175fc0, L_0x11760f0, C4<1>, C4<1>;
L_0x1175c00 .functor AND 1, L_0x1175fc0, L_0x1176250, C4<1>, C4<1>;
L_0x1175cf0 .functor OR 1, L_0x1175b60, L_0x1175c00, C4<0>, C4<0>;
L_0x1175e00 .functor AND 1, L_0x11760f0, L_0x1176250, C4<1>, C4<1>;
L_0x1175eb0 .functor OR 1, L_0x1175cf0, L_0x1175e00, C4<0>, C4<0>;
v0x1171730_0 .net *"_ivl_0", 0 0, L_0x1175a50;  1 drivers
v0x1171810_0 .net *"_ivl_10", 0 0, L_0x1175e00;  1 drivers
v0x11718f0_0 .net *"_ivl_4", 0 0, L_0x1175b60;  1 drivers
v0x11719e0_0 .net *"_ivl_6", 0 0, L_0x1175c00;  1 drivers
v0x1171ac0_0 .net *"_ivl_8", 0 0, L_0x1175cf0;  1 drivers
v0x1171bf0_0 .net "a", 0 0, L_0x1175fc0;  1 drivers
v0x1171cb0_0 .net "b", 0 0, L_0x11760f0;  1 drivers
v0x1171d70_0 .net "cin", 0 0, L_0x1176250;  1 drivers
v0x1171e30_0 .net "cout", 0 0, L_0x1175eb0;  1 drivers
v0x1171f80_0 .net "sum", 0 0, L_0x1175ac0;  1 drivers
S_0x11720e0 .scope module, "fa2" "full_adder" 4 12, 4 16 0, S_0x1170690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1176380 .functor XOR 1, L_0x11768f0, L_0x1176a60, C4<0>, C4<0>;
L_0x11763f0 .functor XOR 1, L_0x1176380, L_0x1176b90, C4<0>, C4<0>;
L_0x1176490 .functor AND 1, L_0x11768f0, L_0x1176a60, C4<1>, C4<1>;
L_0x1176530 .functor AND 1, L_0x11768f0, L_0x1176b90, C4<1>, C4<1>;
L_0x1176620 .functor OR 1, L_0x1176490, L_0x1176530, C4<0>, C4<0>;
L_0x1176730 .functor AND 1, L_0x1176a60, L_0x1176b90, C4<1>, C4<1>;
L_0x11767e0 .functor OR 1, L_0x1176620, L_0x1176730, C4<0>, C4<0>;
v0x1172350_0 .net *"_ivl_0", 0 0, L_0x1176380;  1 drivers
v0x1172430_0 .net *"_ivl_10", 0 0, L_0x1176730;  1 drivers
v0x1172510_0 .net *"_ivl_4", 0 0, L_0x1176490;  1 drivers
v0x1172600_0 .net *"_ivl_6", 0 0, L_0x1176530;  1 drivers
v0x11726e0_0 .net *"_ivl_8", 0 0, L_0x1176620;  1 drivers
v0x1172810_0 .net "a", 0 0, L_0x11768f0;  1 drivers
v0x11728d0_0 .net "b", 0 0, L_0x1176a60;  1 drivers
v0x1172990_0 .net "cin", 0 0, L_0x1176b90;  1 drivers
v0x1172a50_0 .net "cout", 0 0, L_0x11767e0;  1 drivers
v0x1172ba0_0 .net "sum", 0 0, L_0x11763f0;  1 drivers
S_0x1172d00 .scope module, "fa3" "full_adder" 4 13, 4 16 0, S_0x1170690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1176d10 .functor XOR 1, L_0x1177270, L_0x11773a0, C4<0>, C4<0>;
L_0x1176d80 .functor XOR 1, L_0x1176d10, L_0x11775b0, C4<0>, C4<0>;
L_0x1176df0 .functor AND 1, L_0x1177270, L_0x11773a0, C4<1>, C4<1>;
L_0x1176eb0 .functor AND 1, L_0x1177270, L_0x11775b0, C4<1>, C4<1>;
L_0x1176fa0 .functor OR 1, L_0x1176df0, L_0x1176eb0, C4<0>, C4<0>;
L_0x11770b0 .functor AND 1, L_0x11773a0, L_0x11775b0, C4<1>, C4<1>;
L_0x1177160 .functor OR 1, L_0x1176fa0, L_0x11770b0, C4<0>, C4<0>;
v0x1172f40_0 .net *"_ivl_0", 0 0, L_0x1176d10;  1 drivers
v0x1173040_0 .net *"_ivl_10", 0 0, L_0x11770b0;  1 drivers
v0x1173120_0 .net *"_ivl_4", 0 0, L_0x1176df0;  1 drivers
v0x1173210_0 .net *"_ivl_6", 0 0, L_0x1176eb0;  1 drivers
v0x11732f0_0 .net *"_ivl_8", 0 0, L_0x1176fa0;  1 drivers
v0x1173420_0 .net "a", 0 0, L_0x1177270;  1 drivers
v0x11734e0_0 .net "b", 0 0, L_0x11773a0;  1 drivers
v0x11735a0_0 .net "cin", 0 0, L_0x11775b0;  1 drivers
v0x1173660_0 .net "cout", 0 0, L_0x1177160;  1 drivers
v0x11737b0_0 .net "sum", 0 0, L_0x1176d80;  1 drivers
S_0x1173e50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x112a160;
 .timescale -12 -12;
E_0x113dcd0 .event anyedge, v0x1174740_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1174740_0;
    %nor/r;
    %assign/vec4 v0x1174740_0, 0;
    %wait E_0x113dcd0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1170240;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x113d820;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x11705b0_0, 0;
    %assign/vec4 v0x11704f0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x112a160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11745e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1174740_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x112a160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x11745e0_0;
    %inv;
    %store/vec4 v0x11745e0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x112a160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1170410_0, v0x1174a90_0, v0x1174b50_0, v0x1174c10_0, v0x1174950_0, v0x1174890_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x112a160;
T_5 ;
    %load/vec4 v0x1174680_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1174680_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1174680_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1174680_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1174680_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1174680_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1174680_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x112a160;
T_6 ;
    %wait E_0x113d820;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1174680_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1174680_0, 4, 32;
    %load/vec4 v0x11749f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1174680_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1174680_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1174680_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1174680_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1174950_0;
    %load/vec4 v0x1174950_0;
    %load/vec4 v0x1174890_0;
    %xor;
    %load/vec4 v0x1174950_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1174680_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1174680_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1174680_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1174680_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/m2014_q4j/iter0/response2/top_module.sv";
