{"vcs1":{"timestamp_begin":1741171446.858970882, "rt":4.53, "ut":4.27, "st":0.20}}
{"vcselab":{"timestamp_begin":1741171451.469392755, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1741171451.808577153, "rt":0.25, "ut":0.12, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741171446.545664676}
{"VCS_COMP_START_TIME": 1741171446.545664676}
{"VCS_COMP_END_TIME": 1741171452.134811444}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f ../tb/filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 351480}}
{"vcselab": {"peak_mem": 174896}}
