{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561838578406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561838578409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 16:02:57 2019 " "Processing started: Sat Jun 29 16:02:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561838578409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561838578409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561838578409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561838578890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab3_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab3_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab3_top-Energy_Monitor " "Found design unit 1: LogicalStep_Lab3_top-Energy_Monitor" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE-124/Lab3/LogicalStep_Lab3_top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561838590707 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab3_top " "Found entity 1: LogicalStep_Lab3_top" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE-124/Lab3/LogicalStep_Lab3_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561838590707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561838590707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE-124/Lab3/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561838590712 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE-124/Lab3/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561838590712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561838590712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE-124/Lab3/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561838590716 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE-124/Lab3/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561838590716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561838590716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_Bit_Comparator-Comparator " "Found design unit 1: Four_Bit_Comparator-Comparator" {  } { { "Four_Bit_Comparator.vhd" "" { Text "N:/ECE-124/Lab3/Four_Bit_Comparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561838590719 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_Bit_Comparator " "Found entity 1: Four_Bit_Comparator" {  } { { "Four_Bit_Comparator.vhd" "" { Text "N:/ECE-124/Lab3/Four_Bit_Comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561838590719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561838590719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/desired_temp_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/desired_temp_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Desired_Temp_MUX-Behavioral " "Found design unit 1: Desired_Temp_MUX-Behavioral" {  } { { "output_files/Desired_Temp_Mux.vhd" "" { Text "N:/ECE-124/Lab3/output_files/Desired_Temp_Mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561838590727 ""} { "Info" "ISGN_ENTITY_NAME" "1 Desired_Temp_MUX " "Found entity 1: Desired_Temp_MUX" {  } { { "output_files/Desired_Temp_Mux.vhd" "" { Text "N:/ECE-124/Lab3/output_files/Desired_Temp_Mux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561838590727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561838590727 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "N:/ECE-124/Lab3/output_files/segment7_mux.vhd N:/ECE-124/Lab3/segment7_mux.vhd " "File \"N:/ECE-124/Lab3/output_files/segment7_mux.vhd\" is a duplicate of already analyzed file \"N:/ECE-124/Lab3/segment7_mux.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1561838590730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/segment7_mux.vhd 0 0 " "Found 0 design units, including 0 entities, in source file output_files/segment7_mux.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561838590731 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "N:/ECE-124/Lab3/output_files/SevenSegment.vhd N:/ECE-124/Lab3/SevenSegment.vhd " "File \"N:/ECE-124/Lab3/output_files/SevenSegment.vhd\" is a duplicate of already analyzed file \"N:/ECE-124/Lab3/SevenSegment.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1561838590735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sevensegment.vhd 0 0 " "Found 0 design units, including 0 entities, in source file output_files/sevensegment.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561838590735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/energy_monitor_control_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/energy_monitor_control_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Energy_Monitor_Control_Logic-Energy_Monitor " "Found design unit 1: Energy_Monitor_Control_Logic-Energy_Monitor" {  } { { "output_files/Energy_Monitor_Control_Logic.vhd" "" { Text "N:/ECE-124/Lab3/output_files/Energy_Monitor_Control_Logic.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561838590742 ""} { "Info" "ISGN_ENTITY_NAME" "1 Energy_Monitor_Control_Logic " "Found entity 1: Energy_Monitor_Control_Logic" {  } { { "output_files/Energy_Monitor_Control_Logic.vhd" "" { Text "N:/ECE-124/Lab3/output_files/Energy_Monitor_Control_Logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561838590742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561838590742 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab3_top " "Elaborating entity \"LogicalStep_Lab3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561838590800 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEST_PASS LogicalStep_Lab3_top.vhd(121) " "VHDL Process Statement warning at LogicalStep_Lab3_top.vhd(121): signal \"TEST_PASS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE-124/Lab3/LogicalStep_Lab3_top.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561838590805 "|LogicalStep_Lab3_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Desired_Temp_MUX Desired_Temp_MUX:VACATION_MODE " "Elaborating entity \"Desired_Temp_MUX\" for hierarchy \"Desired_Temp_MUX:VACATION_MODE\"" {  } { { "LogicalStep_Lab3_top.vhd" "VACATION_MODE" { Text "N:/ECE-124/Lab3/LogicalStep_Lab3_top.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561838590806 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Desired_Temp Desired_Temp_Mux.vhd(22) " "VHDL Process Statement warning at Desired_Temp_Mux.vhd(22): signal \"Desired_Temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Desired_Temp_Mux.vhd" "" { Text "N:/ECE-124/Lab3/output_files/Desired_Temp_Mux.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561838590810 "|LogicalStep_Lab3_top|Desired_Temp_MUX:VACATION_MODE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST1 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST1\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST1" { Text "N:/ECE-124/Lab3/LogicalStep_Lab3_top.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561838590811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST3 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST3\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST3" { Text "N:/ECE-124/Lab3/LogicalStep_Lab3_top.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561838590816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Bit_Comparator Four_Bit_Comparator:A_COMPARE_B " "Elaborating entity \"Four_Bit_Comparator\" for hierarchy \"Four_Bit_Comparator:A_COMPARE_B\"" {  } { { "LogicalStep_Lab3_top.vhd" "A_COMPARE_B" { Text "N:/ECE-124/Lab3/LogicalStep_Lab3_top.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561838590821 ""}
{ "Warning" "WSGN_SEARCH_FILE" "single_bit_comparator.vhd 2 1 " "Using design file single_bit_comparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Single_Bit_Comparator-Comparator " "Found design unit 1: Single_Bit_Comparator-Comparator" {  } { { "single_bit_comparator.vhd" "" { Text "N:/ECE-124/Lab3/single_bit_comparator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561838590840 ""} { "Info" "ISGN_ENTITY_NAME" "1 Single_Bit_Comparator " "Found entity 1: Single_Bit_Comparator" {  } { { "single_bit_comparator.vhd" "" { Text "N:/ECE-124/Lab3/single_bit_comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561838590840 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561838590840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Single_Bit_Comparator Four_Bit_Comparator:A_COMPARE_B\|Single_Bit_Comparator:FIRST_BIT " "Elaborating entity \"Single_Bit_Comparator\" for hierarchy \"Four_Bit_Comparator:A_COMPARE_B\|Single_Bit_Comparator:FIRST_BIT\"" {  } { { "Four_Bit_Comparator.vhd" "FIRST_BIT" { Text "N:/ECE-124/Lab3/Four_Bit_Comparator.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561838590840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Energy_Monitor_Control_Logic Energy_Monitor_Control_Logic:ENERGY_MONITOR " "Elaborating entity \"Energy_Monitor_Control_Logic\" for hierarchy \"Energy_Monitor_Control_Logic:ENERGY_MONITOR\"" {  } { { "LogicalStep_Lab3_top.vhd" "ENERGY_MONITOR" { Text "N:/ECE-124/Lab3/LogicalStep_Lab3_top.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561838590846 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561838591338 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561838592022 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561838592022 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561838592133 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561838592133 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561838592133 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561838592133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4992 " "Peak virtual memory: 4992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561838592168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 16:03:12 2019 " "Processing ended: Sat Jun 29 16:03:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561838592168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561838592168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561838592168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561838592168 ""}
