{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698814813315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698814813320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 22:00:13 2023 " "Processing started: Tue Oct 31 22:00:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698814813320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814813320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off combined_parts -c combined_parts " "Command: quartus_map --read_settings_files=on --write_settings_files=off combined_parts -c combined_parts" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814813320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698814813530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698814813530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "D:/Documents/ee_371/lab4/seg7.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814819760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814819760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom32x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom32x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom32x8 " "Found entity 1: rom32x8" {  } { { "rom32x8.sv" "" { Text "D:/Documents/ee_371/lab4/rom32x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814819761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814819761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2_top_level.sv 2 2 " "Found 2 design units, including 2 entities, in source file p2_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p2_top_level " "Found entity 1: p2_top_level" {  } { { "p2_top_level.sv" "" { Text "D:/Documents/ee_371/lab4/p2_top_level.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814819762 ""} { "Info" "ISGN_ENTITY_NAME" "2 p2_top_level_tb " "Found entity 2: p2_top_level_tb" {  } { { "p2_top_level.sv" "" { Text "D:/Documents/ee_371/lab4/p2_top_level.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814819762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814819762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file p2_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p2_datapath " "Found entity 1: p2_datapath" {  } { { "p2_datapath.sv" "" { Text "D:/Documents/ee_371/lab4/p2_datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814819762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814819762 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "p2_controller.sv(17) " "Verilog HDL information at p2_controller.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "p2_controller.sv" "" { Text "D:/Documents/ee_371/lab4/p2_controller.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698814819763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file p2_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p2_controller " "Found entity 1: p2_controller" {  } { { "p2_controller.sv" "" { Text "D:/Documents/ee_371/lab4/p2_controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814819763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814819763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1_top_level.sv 2 2 " "Found 2 design units, including 2 entities, in source file p1_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p1_top_level " "Found entity 1: p1_top_level" {  } { { "p1_top_level.sv" "" { Text "D:/Documents/ee_371/lab4/p1_top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814819764 ""} { "Info" "ISGN_ENTITY_NAME" "2 p1_top_level_tb " "Found entity 2: p1_top_level_tb" {  } { { "p1_top_level.sv" "" { Text "D:/Documents/ee_371/lab4/p1_top_level.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814819764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814819764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file p1_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p1_datapath " "Found entity 1: p1_datapath" {  } { { "p1_datapath.sv" "" { Text "D:/Documents/ee_371/lab4/p1_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814819765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814819765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file p1_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p1_controller " "Found entity 1: p1_controller" {  } { { "p1_controller.sv" "" { Text "D:/Documents/ee_371/lab4/p1_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814819765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814819765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_single.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_single.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_single " "Found entity 1: dff_single" {  } { { "dff_single.sv" "" { Text "D:/Documents/ee_371/lab4/dff_single.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814819766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814819766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_pair.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_pair.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_pair " "Found entity 1: dff_pair" {  } { { "dff_pair.sv" "" { Text "D:/Documents/ee_371/lab4/dff_pair.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814819767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814819767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698814819768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814819768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698814819784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE1_SoC.sv(12) " "Verilog HDL assignment warning at DE1_SoC.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698814819784 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_SoC.sv(15) " "Verilog HDL assignment warning at DE1_SoC.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698814819784 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..1\] DE1_SoC.sv(6) " "Output port \"LEDR\[8..1\]\" at DE1_SoC.sv(6) has no driver" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698814819785 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_pair dff_pair:dff_1 " "Elaborating entity \"dff_pair\" for hierarchy \"dff_pair:dff_1\"" {  } { { "DE1_SoC.sv" "dff_1" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698814819789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_single dff_pair:dff_1\|dff_single:dff1 " "Elaborating entity \"dff_single\" for hierarchy \"dff_pair:dff_1\|dff_single:dff1\"" {  } { { "dff_pair.sv" "dff1" { Text "D:/Documents/ee_371/lab4/dff_pair.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698814819789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p1_top_level p1_top_level:tl_unit " "Elaborating entity \"p1_top_level\" for hierarchy \"p1_top_level:tl_unit\"" {  } { { "DE1_SoC.sv" "tl_unit" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698814819790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p1_controller p1_top_level:tl_unit\|p1_controller:c_unit " "Elaborating entity \"p1_controller\" for hierarchy \"p1_top_level:tl_unit\|p1_controller:c_unit\"" {  } { { "p1_top_level.sv" "c_unit" { Text "D:/Documents/ee_371/lab4/p1_top_level.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698814819794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p1_datapath p1_top_level:tl_unit\|p1_datapath:d_unit " "Elaborating entity \"p1_datapath\" for hierarchy \"p1_top_level:tl_unit\|p1_datapath:d_unit\"" {  } { { "p1_top_level.sv" "d_unit" { Text "D:/Documents/ee_371/lab4/p1_top_level.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698814819795 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 p1_datapath.sv(17) " "Verilog HDL assignment warning at p1_datapath.sv(17): truncated value with size 32 to match size of target (4)" {  } { { "p1_datapath.sv" "" { Text "D:/Documents/ee_371/lab4/p1_datapath.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698814819795 "|DE1_SoC|p1_top_level:tl_unit|p1_datapath:d_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2_top_level p2_top_level:p2_tl_unit " "Elaborating entity \"p2_top_level\" for hierarchy \"p2_top_level:p2_tl_unit\"" {  } { { "DE1_SoC.sv" "p2_tl_unit" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698814819799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2_controller p2_top_level:p2_tl_unit\|p2_controller:c_unit " "Elaborating entity \"p2_controller\" for hierarchy \"p2_top_level:p2_tl_unit\|p2_controller:c_unit\"" {  } { { "p2_top_level.sv" "c_unit" { Text "D:/Documents/ee_371/lab4/p2_top_level.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698814819800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2_datapath p2_top_level:p2_tl_unit\|p2_datapath:d_unit " "Elaborating entity \"p2_datapath\" for hierarchy \"p2_top_level:p2_tl_unit\|p2_datapath:d_unit\"" {  } { { "p2_top_level.sv" "d_unit" { Text "D:/Documents/ee_371/lab4/p2_top_level.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698814819801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom32x8 p2_top_level:p2_tl_unit\|p2_datapath:d_unit\|rom32x8:r_unit " "Elaborating entity \"rom32x8\" for hierarchy \"p2_top_level:p2_tl_unit\|p2_datapath:d_unit\|rom32x8:r_unit\"" {  } { { "p2_datapath.sv" "r_unit" { Text "D:/Documents/ee_371/lab4/p2_datapath.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698814819801 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 rom32x8.sv(5) " "Net \"rom.data_a\" at rom32x8.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom32x8.sv" "" { Text "D:/Documents/ee_371/lab4/rom32x8.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698814819802 "|DE1_SoC|p2_top_level:p2_tl_unit|p2_datapath:d_unit|rom32x8:r_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 rom32x8.sv(5) " "Net \"rom.waddr_a\" at rom32x8.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom32x8.sv" "" { Text "D:/Documents/ee_371/lab4/rom32x8.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698814819802 "|DE1_SoC|p2_top_level:p2_tl_unit|p2_datapath:d_unit|rom32x8:r_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 rom32x8.sv(5) " "Net \"rom.we_a\" at rom32x8.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom32x8.sv" "" { Text "D:/Documents/ee_371/lab4/rom32x8.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698814819802 "|DE1_SoC|p2_top_level:p2_tl_unit|p2_datapath:d_unit|rom32x8:r_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:h_unit0 " "Elaborating entity \"seg7\" for hierarchy \"seg7:h_unit0\"" {  } { { "DE1_SoC.sv" "h_unit0" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698814819802 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "p2_top_level:p2_tl_unit\|p2_datapath:d_unit\|rom32x8:r_unit\|rom " "RAM logic \"p2_top_level:p2_tl_unit\|p2_datapath:d_unit\|rom32x8:r_unit\|rom\" is uninferred due to inappropriate RAM size" {  } { { "rom32x8.sv" "rom" { Text "D:/Documents/ee_371/lab4/rom32x8.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1698814819967 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1698814819967 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698814820083 "|DE1_SoC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698814820083 "|DE1_SoC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698814820083 "|DE1_SoC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698814820083 "|DE1_SoC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698814820083 "|DE1_SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698814820083 "|DE1_SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698814820083 "|DE1_SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698814820083 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698814820083 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698814820083 "|DE1_SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698814820083 "|DE1_SoC|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698814820083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698814820130 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/ee_371/lab4/combined_parts.map.smsg " "Generated suppressed messages file D:/Documents/ee_371/lab4/combined_parts.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814820351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698814820438 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698814820438 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698814820458 "|DE1_SoC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698814820458 "|DE1_SoC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/DE1_SoC.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698814820458 "|DE1_SoC|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698814820458 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698814820459 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698814820459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698814820459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698814820459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698814820473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 22:00:20 2023 " "Processing ended: Tue Oct 31 22:00:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698814820473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698814820473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698814820473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698814820473 ""}
