#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Sat Sep 19 11:05:09 2020
# Process ID: 4148
# Current directory: D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Mux_1bit_and_FullAdder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8624 D:\Computer_Programming\Logic_Designer\LogicDesignLAB\lab1\Mux_1bit_and_FullAdder\Mux_1bit_and_FullAdder.xpr
# Log file: D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Mux_1bit_and_FullAdder/vivado.log
# Journal file: D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Mux_1bit_and_FullAdder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Mux_1bit_and_FullAdder/Mux_1bit_and_FullAdder.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Mux_1bit_and_FullAdder'
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/Lab1_FullAdder.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/Lab1_Mux_1bit.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/FullAdder_t.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/Mux_1bit_t.v'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/Mux_1bit_and_FullAdder/Mux_1bit_and_FullAdder.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_Files/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/LogicDesignLAB/FullAdder_t.v] -no_script -reset -force -quiet
remove_files  D:/Computer_Programming/Logic_Designer/LogicDesignLAB/FullAdder_t.v
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/LogicDesignLAB/Lab1_FullAdder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/LogicDesignLAB/Lab1_Mux_1bit.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/LogicDesignLAB/Mux_1bit_t.v] -no_script -reset -force -quiet
remove_files  {D:/Computer_Programming/Logic_Designer/LogicDesignLAB/Lab1_FullAdder.v D:/Computer_Programming/Logic_Designer/LogicDesignLAB/Lab1_Mux_1bit.v D:/Computer_Programming/Logic_Designer/LogicDesignLAB/Mux_1bit_t.v}
add_files -norecurse {D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_templates/Mux_1bit_t.v D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_templates/Lab1_Mux_1bit.v D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_templates/Lab1_FullAdder.v D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_templates/FullAdder_t.v}
close_project
create_project AQ1_8bit_cascaded_MUX D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_Files/Xilinx/Vivado/2020.1/data/ip'.
add_files -norecurse D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v
update_compile_order -fileset sources_1
file mkdir D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new
close [ open D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Mux_8bits_t.v w ]
add_files D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Mux_8bits_t.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Mux_8bits_t.v] -no_script -reset -force -quiet
remove_files  D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Mux_8bits_t.v
file delete -force D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Mux_8bits_t.v
close [ open D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Lab1_TeamX_Mux_8bits_t.v w ]
add_files D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Lab1_TeamX_Mux_8bits_t.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Computer_Programming\Logic_Designer\LogicDesignLAB\lab1\AQ1_8bit_cascaded_MUX\AQ1_8bit_cascaded_MUX.srcs\sources_1\new\Lab1_TeamX_Mux_8bits_t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Computer_Programming\Logic_Designer\LogicDesignLAB\lab1\AQ1_8bit_cascaded_MUX\AQ1_8bit_cascaded_MUX.srcs\sources_1\new\Mux_8bits_t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Computer_Programming\Logic_Designer\LogicDesignLAB\lab1\lab1_Advance_Q_templates\Lab1_TeamX_Mux_8bits.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Mux_8bits_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Mux_8bits_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:2]
INFO: [VRFC 10-311] analyzing module Mux_8bits
ERROR: [VRFC 10-2865] module 'Mux_8bits' ignored due to previous errors [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Mux_8bits_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Mux_8bits_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:2]
INFO: [VRFC 10-311] analyzing module Mux_8bits
WARNING: [VRFC 10-3676] redeclaration of ansi port 'a' is not allowed [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:5]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'sel1' is not allowed [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:6]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'f' is not allowed [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:8]
ERROR: [VRFC 10-2865] module 'Mux_8bits' ignored due to previous errors [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 19 16:52:43 2020...
