Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Feb 26 21:39:38 2023
| Host         : DESKTOP-1UDCE0K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Radio_Top_Pynq_wrapper_control_sets_placed.rpt
| Design       : Radio_Top_Pynq_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1048 |
|    Minimum number of control sets                        |  1048 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3741 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1048 |
| >= 0 to < 4        |   250 |
| >= 4 to < 6        |   167 |
| >= 6 to < 8        |    82 |
| >= 8 to < 10       |    95 |
| >= 10 to < 12      |    50 |
| >= 12 to < 14      |    69 |
| >= 14 to < 16      |    33 |
| >= 16              |   302 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2340 |          772 |
| No           | No                    | Yes                    |             386 |          162 |
| No           | Yes                   | No                     |            1691 |          714 |
| Yes          | No                    | No                     |            9365 |         2271 |
| Yes          | No                    | Yes                    |             158 |           35 |
| Yes          | Yes                   | No                     |            6247 |         1791 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                          Clock Signal                                         |                                                                                                                                  Enable Signal                                                                                                                                 |                                                                                                                                         Set/Reset Signal                                                                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[8]_LDC_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[24]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[20]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[20]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[19]_LDC_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[9]_LDC_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[16]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[16]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[15]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[15]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[3]_LDC_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[3]_LDC_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[5]_LDC_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[8]_LDC_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[2]_LDC_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[6]_LDC_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[4]_LDC_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[4]_LDC_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[5]_LDC_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[18]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[18]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[7]_LDC_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[6]_LDC_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[7]_LDC_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[9]_LDC_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[2]_LDC_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[26]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[26]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[12]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[12]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/p_0_in                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[21]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[21]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                   |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[11]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[11]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/reset_sustained_raw[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                              |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/reset_sustained_raw[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[25]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[25]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[0]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[0]_LDC_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[14]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[14]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                   | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[10]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[10]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                  | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[13]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[13]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                  | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[0]_LDC_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[11]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[13]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[14]_LDC_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[12]_LDC_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[12]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[13]_LDC_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[14]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                    | Radio_Top_Pynq_i/Transmit_Chain_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                              |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[10]_LDC_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[10]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[0]_LDC_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[25]_LDC_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[18]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[21]_LDC_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[25]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[26]_LDC_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[26]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[18]_LDC_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[1]_LDC_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[15]_LDC_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[21]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[19]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[16]_LDC_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[20]_LDC_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[24]_LDC_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[20]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[1]_LDC_i_1_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[17]_LDC_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[23]_LDC_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[16]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[17]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[23]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[22]_LDC_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[22]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[15]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[11]_LDC_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                   |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                              |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                         | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[9]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[9]_LDC_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[7]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[7]_LDC_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[6]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[6]_LDC_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[8]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[8]_LDC_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[4]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[4]_LDC_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[2]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[2]_LDC_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[5]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[5]_LDC_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[3]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[3]_LDC_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[19]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[19]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[22]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[22]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[23]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[23]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[17]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[17]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[1]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[1]_LDC_i_2_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[24]_LDC_i_1_n_0 |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[24]_LDC_i_2_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                            |                1 |              2 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                        |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                 |                2 |              2 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                         |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                         |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cp_len_two0                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/aw_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                            |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                   |                2 |              3 |         1.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                           |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                         |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                         |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                           | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                                                                                                                       |                3 |              3 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                               |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_thread_loop[2].r_unshelve_reg[2][0]                                                                                     | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                                             | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                                                                          | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                                                                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                             | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__14_n_0                                                     | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                            |                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                                                                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                                                                                                              |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                                                              |                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                                                              | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                                                                |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                             | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                                                                                                                |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                             | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                                                                                                              |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                             | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                                                                                                              |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                            |                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                                                                              |                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                                                                              | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                                                                |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                                                                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                                                                                                              |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                             | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                                                                                                              |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                        | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                             | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                                                                                                |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                             | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                                                                                                              |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1]_1[0]                                                                                         |                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                 | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg                                                                                                                                   |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                 | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                                                                |                3 |              4 |         1.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                                                                |                3 |              4 |         1.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                              | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                 | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                         | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                        | Radio_Top_Pynq_i/Transmit_Chain_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                               |                4 |              4 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/count_ce_5                                                                                                                                                                                                       | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/count_ce_6                                                                                                                                                                                                       | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_0[0]                                                                                                                                                                       | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/start_reg_delay/SR[0]                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/playback_ctrl_0/inst/symbol_counter0                                                                                                                                                                                                         | Radio_Top_Pynq_i/Transmit_Chain_0/playback_ctrl_0/inst/symbol_counter[3]_i_1_n_0                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/tlast_gen_0/inst/symbol_counter[3]_i_1_n_0                                                                                                                                                                                                   | Radio_Top_Pynq_i/Transmit_Chain_0/tlast_gen_0/inst/clear                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                     | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/E[0]                                                                                                                                                    | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[3]_i_1_n_0                                                                                                   | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                           | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].pe_reset                                                                                                                                                                              |                3 |              4 |         1.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__10_n_0                                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0                                                                                             | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                           | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                 | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                             | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                                                                                                             |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                    | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |              5 |         1.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                3 |              5 |         1.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                                                                                    | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                                                                                     |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                    | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                                                                                    |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[9]_i_1_n_0                                                                                                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                   | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/proc_sys_reset_100/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1024]_0[0]                                                                                                                                                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                        | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                               |                2 |              5 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                                                                                    | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |              5 |         1.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                    | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/E[0]                                                                                                                                             | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[4]_i_1_n_0                                                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/data_in_channel_fifo/E[0]                                                                                                                                                                                        | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                                                                                    | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                                                                          | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                           | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].pe_reset                                                                                                                                                                              |                5 |              5 |         1.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                           | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].pe_reset                                                                                                                                                                              |                4 |              5 |         1.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                           | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].pe_reset                                                                                                                                                                              |                4 |              5 |         1.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                           | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].pe_reset                                                                                                                                                                              |                4 |              5 |         1.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                                                                          | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                                                                                    |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                     | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                                                                                                             |                2 |              5 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                         | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/count_ce_4                                                                                                                                                                                                       | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/proc_sys_reset_100/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/proc_sys_reset_100/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/count_ce_3                                                                                                                                                                                                       | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push134_out                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                 | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                 | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                 | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                              | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                 | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/count_ce_2                                                                                                                                                                                                       | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/count_ce                                                                                                                                                                                                         | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                                                                    | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                5 |              7 |         1.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              7 |         3.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel_10                                                                                                                                                                                              | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                    | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_0[0]                                                                                                                                                                       | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                        | Radio_Top_Pynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                                                                    | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                        | Radio_Top_Pynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/count_ce_0                                                                                                                                                                                                       | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                   |                2 |              7 |         3.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce                                                                                                                                                            |                                                                                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                                                                    | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/count_ce_1                                                                                                                                                                                                       | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                   |                2 |              7 |         3.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                           |                4 |              7 |         1.75 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                            |                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                       | Radio_Top_Pynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                             |                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                    | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                5 |              8 |         1.60 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_thread_loop[2].r_packing_boundary_reg[2][0]                                                                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                            |                2 |              8 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                             | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift_qual                                              |                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                    |                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                           | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                                          |                2 |              8 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                           | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_tlast_out_reg[0]                                                                                                            |                2 |              8 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                       |                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                |                                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                             | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                             |                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                           | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                        |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                            |                2 |              8 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                       | Radio_Top_Pynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                    | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_thread_loop[3].r_packing_boundary_reg[3][0]                                                                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                            | Radio_Top_Pynq_i/Transmit_Chain_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                               |                4 |              8 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                                                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                             |                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                      | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_thread_loop[1].r_unshelve_reg[1][0]                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                             |                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                            |                3 |              9 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                                                          |                2 |              9 |         4.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                                   | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                   | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                                         |                2 |              9 |         4.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                  | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                   | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                                         |                2 |              9 |         4.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                  | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                  | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                5 |              9 |         1.80 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/nfft_expandedm10                                                                                                                                                                                                 | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                   | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                                         |                2 |              9 |         4.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                            | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                                                                    |                3 |              9 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                            | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                                                                    |                3 |              9 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                            | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                                                                    |                2 |              9 |         4.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                            | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                                                                                    |                2 |              9 |         4.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                           | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                2 |              9 |         4.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                 | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                3 |              9 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                 | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg[0]                                                           |                3 |              9 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                        | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                   |                4 |              9 |         2.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                        | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                   |                2 |              9 |         4.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                        | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                   |                3 |              9 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                        | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                   |                3 |              9 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                 | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                       |                                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                   | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                                         |                2 |              9 |         4.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                  | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                4 |             10 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                          | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                     |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_1_n_0                                                                                                                                          |                3 |             10 |         3.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                          | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                     |                4 |             10 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                          | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                     |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                              | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                                                                      |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[0].r_cmd_active_reg[0][0]                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                              | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                                                                      |                3 |             10 |         3.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                               | Radio_Top_Pynq_i/Transmit_Chain_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                 |                6 |             10 |         1.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                    | Radio_Top_Pynq_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[9]_i_1_n_0                                                                                                                                    | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                            |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                     | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                                                         |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_1_1[0]                                                                                  | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                                                         |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_1_2[0]                                                                                  | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                     |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/E[0]                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_1_0[0]                                                                                  | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                         |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[2].r_cmd_active_reg[2][0]                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_0[0]                                                                      | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_0[0]                                          |                4 |             10 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[2]_0[0]                                                                      | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_1[0]                                          |                3 |             10 |         3.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_0[0]                                                                      | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg[0]                                            |                3 |             10 |         3.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_0[0]                                                                      | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db1_reg_0[0]                               |                3 |             10 |         3.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                           | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[1].r_cmd_active_reg[1][0]                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                5 |             10 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                              | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                                                                      |                2 |             10 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                      | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                           |                3 |             11 |         3.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                           |                                                                                                                                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                  |                                                                                                                                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                      | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                     |                2 |             11 |         5.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                           | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                    | Radio_Top_Pynq_i/Transmit_Chain_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                               |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/reset_3_raw1                                                                                                                                                   |                5 |             12 |         2.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                            |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                            |                2 |             12 |         6.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                           | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                           | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/playback_ctrl_0/inst/nfft_counter0                                                                                                                                                                                                           | Radio_Top_Pynq_i/Transmit_Chain_0/playback_ctrl_0/inst/nfft_counter[0]_i_1_n_0                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/playback_ctrl_0/inst/bram_addr0                                                                                                                                                                                                              | Radio_Top_Pynq_i/Transmit_Chain_0/playback_ctrl_0/inst/bram_addr[31]_i_1_n_0                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                     | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/tlast_gen_0/inst/counter[11]_i_1_n_0                                                                                                                                                                                                         | Radio_Top_Pynq_i/Transmit_Chain_0/tlast_gen_0/inst/clear                                                                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/symbols_out_remaining                                                                                                                                                                                            | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce                                                                                                                                                            | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/timing_cnts_has_nfft.run_time_sel_reg[1]                                                                                             |                3 |             12 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                           | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                           | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                           | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                     | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                           | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                           | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                           | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                     | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                           | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                |                7 |             13 |         1.86 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                       | Radio_Top_Pynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                     |                5 |             13 |         2.60 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                               |                                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                           |                                                                                                                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                    |                4 |             13 |         3.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                       | Radio_Top_Pynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                        |                                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                               |                                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                           |                                                                                                                                                                                                                                                                                                 |                2 |             13 |         6.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                        |                                                                                                                                                                                                                                                                                                 |                6 |             13 |         2.17 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                 | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                2 |             13 |         6.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                        |                                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                               |                                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                        |                                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                               |                                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                5 |             14 |         2.80 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_2                                                                                                                                                                          | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].pe_reset                                                                                                                                                                              |                5 |             14 |         2.80 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                                                                                                 | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                                              |                5 |             14 |         2.80 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                      | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                       |                3 |             14 |         4.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/CE                                                                                                                                                                                                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                                              |                5 |             14 |         2.80 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_4                                                                                                                                                                          | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].pe_reset                                                                                                                                                                              |                5 |             14 |         2.80 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_7                                                                                                                                                                          | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].pe_reset                                                                                                                                                                              |                5 |             14 |         2.80 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_11                                                                                                                                                                         | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].pe_reset                                                                                                                                                                              |                5 |             14 |         2.80 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_10                                                                                                                                                                         | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].pe_reset                                                                                                                                                                              |                5 |             14 |         2.80 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_14                                                                                                                                                                         | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].pe_reset                                                                                                                                                                              |                5 |             14 |         2.80 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_3                                                                                                                                                                          | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].pe_reset                                                                                                                                                                              |                5 |             14 |         2.80 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_5                                                                                                                                                                          | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].pe_reset                                                                                                                                                                              |                5 |             14 |         2.80 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_8                                                                                                                                                                          | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].pe_reset                                                                                                                                                                              |                5 |             14 |         2.80 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_13                                                                                                                                                                         | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].pe_reset                                                                                                                                                                              |                5 |             14 |         2.80 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                     |                4 |             14 |         3.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/CE                                                                                                                                                          | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                                              |                7 |             15 |         2.14 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_target                                                                                                            |                                                                                                                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d_reg[1]                                                                                                       |                                                                                                                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                                                            |                                                                                                                                                                                                                                                                                                 |                3 |             15 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d_reg[2]                                                                                                       |                                                                                                                                                                                                                                                                                                 |                3 |             15 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                             |                3 |             15 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_15[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d_reg[3]                                                                                                       |                                                                                                                                                                                                                                                                                                 |                6 |             15 |         2.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                                                            |                                                                                                                                                                                                                                                                                                 |                5 |             15 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                       |                7 |             15 |         2.14 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.has_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1/cnt/cnt_ce                                                                                                        | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                                              |                7 |             15 |         2.14 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_target                                                                                                            |                                                                                                                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                                                            |                                                                                                                                                                                                                                                                                                 |                5 |             15 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                            | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                    |                7 |             16 |         2.29 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_12[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                       |                                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                     | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                      |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                            |                3 |             16 |         5.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                  | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                    |                4 |             16 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                     | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                      |                4 |             16 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                            |                3 |             16 |         5.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_9[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                7 |             17 |         2.43 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                           | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                                       |                5 |             18 |         3.60 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_6[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                6 |             18 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                                        | Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                   |                4 |             18 |         4.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                                                    | Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                   |                4 |             18 |         4.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                            |                4 |             18 |         4.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/fft_config_0/inst/m_axis_tdata[24]_i_1_n_0                                                                                                                                                                                                                    |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                            |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                4 |             18 |         4.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                5 |             18 |         3.60 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                3 |             18 |         6.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                 |                                                                                                                                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_1[0]                                                                                                                                                                       | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                          |                3 |             19 |         6.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |               12 |             19 |         1.58 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                           |                                                                                                                                                                                                                                                                                                 |                3 |             20 |         6.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                   | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                6 |             22 |         3.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                             | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                6 |             22 |         3.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                8 |             23 |         2.88 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                           | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                            |                6 |             23 |         3.83 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                     | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                            |                6 |             23 |         3.83 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                9 |             24 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                9 |             24 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                           | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                8 |             24 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                           | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                9 |             24 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                9 |             24 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                                 |                7 |             24 |         3.43 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                                 |                7 |             24 |         3.43 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             24 |         1.85 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               10 |             24 |         2.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                9 |             24 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                9 |             24 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                8 |             25 |         3.12 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                |                5 |             25 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                8 |             25 |         3.12 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                9 |             25 |         2.78 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                             | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                    |                7 |             25 |         3.57 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                    |                6 |             25 |         4.17 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                           | Radio_Top_Pynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                     |                5 |             26 |         5.20 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                      |                7 |             26 |         3.71 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                       | Radio_Top_Pynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                     |                4 |             26 |         6.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                  | Radio_Top_Pynq_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                    |                8 |             26 |         3.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                   | Radio_Top_Pynq_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                    |                8 |             26 |         3.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                9 |             27 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               10 |             27 |         2.70 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               10 |             27 |         2.70 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                  |                                                                                                                                                                                                                                                                                                 |                7 |             27 |         3.86 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/playback_ctrl_0/inst/quiet_counter0                                                                                                                                                                                                          | Radio_Top_Pynq_i/Transmit_Chain_0/playback_ctrl_0/inst/quiet_counter[0]_i_1_n_0                                                                                                                                                                                                                 |                7 |             27 |         3.86 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                  | Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                   |                8 |             28 |         3.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                 | Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                   |                8 |             28 |         3.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                4 |             28 |         7.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                           |               15 |             29 |         1.93 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                           |               14 |             29 |         2.07 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |               13 |             29 |         2.23 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                            |                                                                                                                                                                                                                                                                                                 |                4 |             29 |         7.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                           |               15 |             29 |         1.93 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               10 |             30 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                9 |             30 |         3.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                     |               11 |             30 |         2.73 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                               |               18 |             31 |         1.72 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0[0]                                                                                                                          | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |                5 |             31 |         6.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                          |                6 |             31 |         5.17 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                       |                                                                                                                                                                                                                                                                                                 |                5 |             31 |         6.20 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                           | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                        | Radio_Top_Pynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                               |                                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                        | Radio_Top_Pynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                     |               11 |             32 |         2.91 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                          | Radio_Top_Pynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                     | Radio_Top_Pynq_i/Transmit_Chain_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                 |                5 |             32 |         6.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                         |                                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                   | Radio_Top_Pynq_i/Transmit_Chain_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                               |                5 |             32 |         6.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                    |                                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/w_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/playback_ctrl_0/inst/p_0_in                                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                           | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/r_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                           | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                   |                                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                           | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/E[0]                                                                                                                                                     | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/rd_valid_2_reg[0]                                                                                                                                        | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/in_tdata0                                                                                                                                                                                                           | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/in_tdata[31]_i_1_n_0                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                          | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                    |                9 |             32 |         3.56 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                6 |             33 |         5.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                    |                6 |             33 |         5.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                5 |             33 |         6.60 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                              | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1[0]                                                                                                                 |                6 |             33 |         5.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |                5 |             33 |         6.60 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                8 |             34 |         4.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                8 |             34 |         4.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                             |               11 |             34 |         3.09 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                7 |             34 |         4.86 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/m_axis_tdata[31]_i_1_n_0                                                                                                                                                                                                             |               15 |             34 |         2.27 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                7 |             35 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                               |                8 |             35 |         4.38 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                          |                                                                                                                                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                          |                                                                                                                                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_burst_continue_reg[1]_inv_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                   |                                                                                                                                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_burst_continue_reg[2]_inv_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_burst_continue_reg[3]_inv_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                 |               17 |             36 |         2.12 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                          |                                                                                                                                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                          |                                                                                                                                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                   |                                                                                                                                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                   |                                                                                                                                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                      |               16 |             36 |         2.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                   |                                                                                                                                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                   | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                                   |                6 |             36 |         6.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |               27 |             37 |         1.37 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                        | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |                9 |             37 |         4.11 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                             | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                 |                9 |             37 |         4.11 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                         | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                            |               10 |             37 |         3.70 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                7 |             37 |         5.29 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                7 |             37 |         5.29 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                              | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                       |               10 |             37 |         3.70 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |                7 |             39 |         5.57 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |               11 |             39 |         3.55 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                7 |             39 |         5.57 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                9 |             39 |         4.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/s_aready                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                6 |             40 |         6.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___5_n_0                                                                                                                |                                                                                                                                                                                                                                                                                                 |                7 |             40 |         5.71 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                8 |             40 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                                                                               |                                                                                                                                                                                                                                                                                                 |                8 |             40 |         5.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                    | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |               10 |             41 |         4.10 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                       | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |               14 |             41 |         2.93 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                     |                                                                                                                                                                                                                                                                                                 |               12 |             41 |         3.42 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |               18 |             41 |         2.28 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___5_n_0                                                                                                                |                                                                                                                                                                                                                                                                                                 |               10 |             41 |         4.10 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                                                                               |                                                                                                                                                                                                                                                                                                 |               10 |             41 |         4.10 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                 |               11 |             41 |         3.73 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                                        |                7 |             41 |         5.86 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                        |                                                                                                                                                                                                                                                                                                 |               13 |             42 |         3.23 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                9 |             42 |         4.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                 | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                    |               14 |             42 |         3.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                                                 |                6 |             43 |         7.17 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                9 |             43 |         4.78 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                                                 |                6 |             43 |         7.17 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               10 |             43 |         4.30 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                9 |             43 |         4.78 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                9 |             43 |         4.78 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                        | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                     |               12 |             44 |         3.67 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                 |               11 |             44 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                           |               17 |             44 |         2.59 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                 |               14 |             44 |         3.14 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               13 |             45 |         3.46 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                          | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                |                8 |             46 |         5.75 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                  |                7 |             46 |         6.57 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                          | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               12 |             46 |         3.83 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                           | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                                              |               20 |             46 |         2.30 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                9 |             46 |         5.11 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                9 |             47 |         5.22 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               11 |             47 |         4.27 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                9 |             47 |         5.22 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |               14 |             47 |         3.36 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |               14 |             47 |         3.36 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |               15 |             47 |         3.13 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                9 |             47 |         5.22 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |               16 |             47 |         2.94 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               10 |             47 |         4.70 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |               12 |             47 |         3.92 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                9 |             47 |         5.22 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |               13 |             49 |         3.77 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |               13 |             49 |         3.77 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                              |                8 |             50 |         6.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                 |               11 |             52 |         4.73 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                                      |               15 |             52 |         3.47 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |               10 |             52 |         5.20 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                 |                8 |             52 |         6.50 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |               11 |             52 |         4.73 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                         |               24 |             54 |         2.25 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |               24 |             56 |         2.33 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                  | Radio_Top_Pynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                                    |               10 |             59 |         5.90 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                                        |                8 |             59 |         7.38 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0[0]                                                                                                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                 |               10 |             60 |         6.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                 | Radio_Top_Pynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                 |               10 |             60 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |               23 |             63 |         2.74 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                              |                9 |             64 |         7.11 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/gpio_regs/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                              |               16 |             64 |         4.00 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             66 |         4.71 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                 |               19 |             67 |         3.53 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               17 |             67 |         3.94 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                                 |               20 |             67 |         3.35 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |               13 |             67 |         5.15 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                                                 |               19 |             67 |         3.53 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                                                 |                9 |             68 |         7.56 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                | Radio_Top_Pynq_i/PS_Zynq_0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |               40 |             81 |         2.03 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/system_ila_DMA/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |               25 |            103 |         4.12 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |              759 |           2386 |         3.14 |
|  Radio_Top_Pynq_i/PS_Zynq_0/processing_system7_0/inst/FCLK_CLK0                               | Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                 |             1304 |           6899 |         5.29 |
+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


