
AVRASM ver. 2.1.30  C:\Users\Nikita\Desktop\MCU\test\List\test.asm Thu Jan 04 20:38:38 2018

C:\Users\Nikita\Desktop\MCU\test\List\test.asm(1074): warning: Register r4 already defined by the .DEF directive
C:\Users\Nikita\Desktop\MCU\test\List\test.asm(1075): warning: Register r3 already defined by the .DEF directive
C:\Users\Nikita\Desktop\MCU\test\List\test.asm(1076): warning: Register r6 already defined by the .DEF directive
C:\Users\Nikita\Desktop\MCU\test\List\test.asm(1077): warning: Register r7 already defined by the .DEF directive
C:\Users\Nikita\Desktop\MCU\test\List\test.asm(1078): warning: Register r9 already defined by the .DEF directive
C:\Users\Nikita\Desktop\MCU\test\List\test.asm(1079): warning: Register r11 already defined by the .DEF directive
C:\Users\Nikita\Desktop\MCU\test\List\test.asm(1080): warning: Register r13 already defined by the .DEF directive
C:\Users\Nikita\Desktop\MCU\test\List\test.asm(1081): warning: Register r5 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.3 Standard
                 ;(C) Copyright 1998-2011 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega328P
                 ;Program type             : Application
                 ;Clock frequency          : 16,000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 512 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;Global 'const' stored in FLASH     : No
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions         : On
                 ;Smart register allocation          : On
                 ;Automatic register allocation      : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega328P
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2303
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR0A=0xC0
                 	.EQU UDR0=0xC6
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x1E
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x08FF
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _Permit=R4
                 	.DEF _counter_digitizing=R3
                 	.DEF _checksum=R6
                 	.DEF _current=R7
                 	.DEF _voltage=R9
                 	.DEF _avarage_current=R11
                 	.DEF _avarage_voltage=R13
                 	.DEF _status_power=R5
                 
                 ;GPIOR0 INITIALIZATION VALUE
                 	.EQU __GPIOR0_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0039 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0290 	JMP  _timer0_ovf_isr
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 03bb 	JMP  _twi_int_handler
000032 940c 0000 	JMP  0x00
                 
                 _0x2000003:
C:\Users\Nikita\Desktop\MCU\test\List\test.asm(1121): warning: .cseg .db misalignment - padding zero byte
000034 0007      	.DB  0x7
                 
                 __GLOBAL_INI_TBL:
000035 0001      	.DW  0x01
000036 0302      	.DW  _twi_result
000037 0068      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
000038 0000      	.DW  0
                 
                 __RESET:
000039 94f8      	CLI
00003a 27ee      	CLR  R30
00003b bbef      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00003c e0f1      	LDI  R31,1
00003d bff5      	OUT  MCUCR,R31
00003e bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00003f e1f8      	LDI  R31,0x18
000040 95a8      	WDR
000041 b7a4      	IN   R26,MCUSR
000042 7fa7      	CBR  R26,8
000043 bfa4      	OUT  MCUSR,R26
000044 93f0 0060 	STS  WDTCSR,R31
000046 93e0 0060 	STS  WDTCSR,R30
                 
                 ;CLEAR R2-R14
000048 e08d      	LDI  R24,(14-2)+1
000049 e0a2      	LDI  R26,2
00004a 27bb      	CLR  R27
                 __CLEAR_REG:
00004b 93ed      	ST   X+,R30
00004c 958a      	DEC  R24
00004d f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00004e e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00004f e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000050 e0a0      	LDI  R26,LOW(__SRAM_START)
000051 e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000052 93ed      	ST   X+,R30
000053 9701      	SBIW R24,1
000054 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000055 e6ea      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000056 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000057 9185      	LPM  R24,Z+
000058 9195      	LPM  R25,Z+
000059 9700      	SBIW R24,0
00005a f061      	BREQ __GLOBAL_INI_END
00005b 91a5      	LPM  R26,Z+
00005c 91b5      	LPM  R27,Z+
00005d 9005      	LPM  R0,Z+
00005e 9015      	LPM  R1,Z+
00005f 01bf      	MOVW R22,R30
000060 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000061 9005      	LPM  R0,Z+
000062 920d      	ST   X+,R0
000063 9701      	SBIW R24,1
000064 f7e1      	BRNE __GLOBAL_INI_LOOP
000065 01fb      	MOVW R30,R22
000066 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;GPIOR0 INITIALIZATION
000067 e0e0      	LDI  R30,__GPIOR0_INIT
000068 bbee      	OUT  GPIOR0,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000069 efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00006a bfed      	OUT  SPL,R30
00006b e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00006c bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00006d e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00006e e0d3      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00006f 940c 0292 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x300
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.3 Standard
                 ;Automatic Program Generator
                 ;© Copyright 1998-2011 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 27.04.2017
                 ;Author  : Nikita
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega328P
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 16,000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*****************************************************/
                 ;
                 ;#include <mega328p.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                 	.EQU __sm_adc_noise_red=0x02
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 	.EQU __sm_ext_standby=0x0E
                 	.SET power_ctrl_reg=smcr
                 	#endif
                 ;// TWI functions
                 ;#include <twi.h>
                 ;
                 ;bit b1, status_phone, status_lock, status_LED;
                 ;unsigned char Permit, counter_digitizing, checksum;
                 ;
                 ;unsigned int current, voltage, avarage_current, avarage_voltage;
                 ;unsigned char status_power;
                 ;
                 ;unsigned char read_command, current_command, i, size_commands, write_command, color_R, color_G, color_B;
                 ;
                 ;//I2C Bus Slave Address
                 ;#define SLAVE_ADDRESS 0x0f //10 = 0x0a
                 ;
                 ;//Restrictive current
                 ;#define RESTRICTIVE_CURRENT 1000 //700 = 2A
                 ;
                 ;//minimum supply current
                 ;#define MIN_SUPPLY_CURRENT 50
                 ;
                 ;// TWI Slave receive buffer
                 ;#define TWI_RX_BUFFER_SIZE 13
                 ;unsigned char twi_rx_buffer[TWI_RX_BUFFER_SIZE];
                 ;
                 ;// TWI Slave transmit buffer
                 ;#define TWI_TX_BUFFER_SIZE 21
                 ;unsigned char twi_tx_buffer[TWI_TX_BUFFER_SIZE];
                 ;
                 ;
                 ;void setPower(char x){
                 ; 0000 0036 void setPower(char x){
                 
                 	.CSEG
                 _setPower:
                 ; 0000 0037     PORTD.5 = x;
000071 93aa      	ST   -Y,R26
                 ;	x -> Y+0
000072 81e8      	LD   R30,Y
000073 30e0      	CPI  R30,0
000074 f411      	BRNE _0x3
000075 985d      	CBI  0xB,5
000076 c001      	RJMP _0x4
                 _0x3:
000077 9a5d      	SBI  0xB,5
                 _0x4:
                 ; 0000 0038     status_power = x;
000078 8058      	LDD  R5,Y+0
                 ; 0000 0039 }
000079 c214      	RJMP _0x2040001
                 ;
                 ;// TWI Slave receive handler
                 ;// This handler is called everytime a byte
                 ;// is received by the TWI slave
                 ;bool twi_rx_handler(bool rx_complete)
                 ; 0000 003F {
                 _twi_rx_handler:
                 ; 0000 0040 if (twi_result==TWI_RES_OK)
00007a 93aa      	ST   -Y,R26
                 ;	rx_complete -> Y+0
00007b 91e0 0302 	LDS  R30,_twi_result
00007d 30e0      	CPI  R30,0
00007e f011      	BREQ PC+3
00007f 940c 027d 	JMP _0x5
                 ; 0000 0041    {
                 ; 0000 0042    // A data byte was received without error
                 ; 0000 0043    // and it was stored at twi_rx_buffer[twi_rx_index]
                 ; 0000 0044    // Place your code here to process the received byte
                 ; 0000 0045    // Note: processing must be VERY FAST, otherwise
                 ; 0000 0046    // it is better to process the received data when
                 ; 0000 0047    // all communication with the master has finished
                 ; 0000 0048    if(((twi_rx_buffer[0]>3) && (twi_rx_buffer[0] < 22)) && ((twi_rx_buffer[1]==0 || (twi_rx_buffer[1]==1)))){
000081 91a0 030b 	LDS  R26,_twi_rx_buffer
000083 30a4      	CPI  R26,LOW(0x4)
000084 f010      	BRLO _0x7
000085 31a6      	CPI  R26,LOW(0x16)
000086 f008      	BRLO _0x8
                 _0x7:
000087 c009      	RJMP _0x9
                 _0x8:
                +
000088 91a0 030c+LDS R26 , _twi_rx_buffer + ( 1 )
                 	__GETB2MN _twi_rx_buffer,1
00008a 30a0      	CPI  R26,LOW(0x0)
00008b f021      	BREQ _0xA
                +
00008c 91a0 030c+LDS R26 , _twi_rx_buffer + ( 1 )
                 	__GETB2MN _twi_rx_buffer,1
00008e 30a1      	CPI  R26,LOW(0x1)
00008f f409      	BRNE _0x9
                 _0xA:
000090 c001      	RJMP _0xC
                 _0x9:
000091 c1e7      	RJMP _0x6
                 _0xC:
                 ; 0000 0049 
                 ; 0000 004A 
                 ; 0000 004B    checksum = 0;
000092 2466      	CLR  R6
                 ; 0000 004C     for (i = 0; i < twi_rx_buffer[0] - 1; i++) {
000093 e0e0      	LDI  R30,LOW(0)
000094 93e0 0305 	STS  _i,R30
                 _0xE:
000096 940e 0537 	CALL SUBOPT_0x0
000098 940e 053c 	CALL SUBOPT_0x1
00009a f434      	BRGE _0xF
                 ; 0000 004D         checksum += twi_rx_buffer[i];
00009b 940e 0542 	CALL SUBOPT_0x2
00009d 0e6e      	ADD  R6,R30
                 ; 0000 004E     };
00009e 940e 0549 	CALL SUBOPT_0x3
0000a0 cff5      	RJMP _0xE
                 _0xF:
                 ; 0000 004F 
                 ; 0000 0050     if(checksum == twi_rx_buffer[twi_rx_buffer[0] - 1]){
0000a1 940e 0537 	CALL SUBOPT_0x0
0000a3 5fe5      	SUBI R30,LOW(-_twi_rx_buffer)
0000a4 4ffc      	SBCI R31,HIGH(-_twi_rx_buffer)
0000a5 81e0      	LD   R30,Z
0000a6 15e6      	CP   R30,R6
0000a7 f011      	BREQ PC+3
0000a8 940c 0275 	JMP _0x10
                 ; 0000 0051     checksum = 0;
0000aa 2466      	CLR  R6
                 ; 0000 0052     read_command = 0;
0000ab e0e0      	LDI  R30,LOW(0)
0000ac 93e0 0303 	STS  _read_command,R30
                 ; 0000 0053     current_command = 0;
0000ae 93e0 0304 	STS  _current_command,R30
                 ; 0000 0054     size_commands = 1;
0000b0 e0e1      	LDI  R30,LOW(1)
0000b1 93e0 0306 	STS  _size_commands,R30
                 ; 0000 0055     write_command = 0;
0000b3 e0e0      	LDI  R30,LOW(0)
0000b4 93e0 0307 	STS  _write_command,R30
                 ; 0000 0056     if (twi_rx_buffer[1] == 0) {        //command set
                +
0000b6 91e0 030c+LDS R30 , _twi_rx_buffer + ( 1 )
                 	__GETB1MN _twi_rx_buffer,1
0000b8 30e0      	CPI  R30,0
0000b9 f011      	BREQ PC+3
0000ba 940c 013c 	JMP _0x11
                 ; 0000 0057         for (i = 2; i < twi_rx_buffer[0] - 1; i++) {  //twi_rx_buffer[0] - count command
0000bc e0e2      	LDI  R30,LOW(2)
0000bd 93e0 0305 	STS  _i,R30
                 _0x13:
0000bf 940e 0537 	CALL SUBOPT_0x0
0000c1 940e 053c 	CALL SUBOPT_0x1
0000c3 f014      	BRLT PC+3
0000c4 940c 0138 	JMP _0x14
                 ; 0000 0058                 if (read_command == 0) {
0000c6 91e0 0303 	LDS  R30,_read_command
0000c8 30e0      	CPI  R30,0
0000c9 f431      	BRNE _0x15
                 ; 0000 0059                     current_command = twi_rx_buffer[i];
0000ca 940e 0542 	CALL SUBOPT_0x2
0000cc 93e0 0304 	STS  _current_command,R30
                 ; 0000 005A                     read_command = 1;
0000ce e0e1      	LDI  R30,LOW(1)
0000cf c063      	RJMP _0xA2
                 ; 0000 005B                 }
                 ; 0000 005C                 else{
                 _0x15:
                 ; 0000 005D                     switch (current_command) {
0000d0 940e 054f 	CALL SUBOPT_0x4
                 ; 0000 005E                         case 0:{   //set power
0000d2 f4a1      	BRNE _0x1A
                 ; 0000 005F                             switch(twi_rx_buffer[i]){
0000d3 940e 0542 	CALL SUBOPT_0x2
0000d5 e0f0      	LDI  R31,0
                 ; 0000 0060                                 case 0: setPower(1); //OFF
0000d6 9730      	SBIW R30,0
0000d7 f061      	BREQ _0xA3
                 ; 0000 0061                                     break;
                 ; 0000 0062                                 case 1: setPower(0); //ON
0000d8 30e1      	CPI  R30,LOW(0x1)
0000d9 e0a0      	LDI  R26,HIGH(0x1)
0000da 07fa      	CPC  R31,R26
0000db f411      	BRNE _0x1F
0000dc e0a0      	LDI  R26,LOW(0)
0000dd c007      	RJMP _0xA4
                 ; 0000 0063                                     break;
                 ; 0000 0064                                 case 2: setPower(2); //FAIL
                 _0x1F:
0000de 30e2      	CPI  R30,LOW(0x2)
0000df e0a0      	LDI  R26,HIGH(0x2)
0000e0 07fa      	CPC  R31,R26
0000e1 f411      	BRNE _0x21
0000e2 e0a2      	LDI  R26,LOW(2)
0000e3 c001      	RJMP _0xA4
                 ; 0000 0065                                     break;
                 ; 0000 0066                                  default: setPower(1); //OFF
                 _0x21:
                 _0xA3:
0000e4 e0a1      	LDI  R26,LOW(1)
                 _0xA4:
0000e5 df8b      	RCALL _setPower
                 ; 0000 0067                             };
                 ; 0000 0068 
                 ; 0000 0069                             read_command = 0;
0000e6 c04b      	RJMP _0xA5
                 ; 0000 006A                         }
                 ; 0000 006B                         break;
                 ; 0000 006C                         case 1:{    //set color rgb
                 _0x1A:
0000e7 30e1      	CPI  R30,LOW(0x1)
0000e8 e0a0      	LDI  R26,HIGH(0x1)
0000e9 07fa      	CPC  R31,R26
0000ea f581      	BRNE _0x22
                 ; 0000 006D                             switch (read_command) {
0000eb 91e0 0303 	LDS  R30,_read_command
0000ed 940e 0554 	CALL SUBOPT_0x5
                 ; 0000 006E                                  case 1: PORTB.3 = twi_rx_buffer[i]; //color_R
0000ef f441      	BRNE _0x26
0000f0 940e 0542 	CALL SUBOPT_0x2
0000f2 30e0      	CPI  R30,0
0000f3 f411      	BRNE _0x27
0000f4 982b      	CBI  0x5,3
0000f5 c001      	RJMP _0x28
                 _0x27:
0000f6 9a2b      	SBI  0x5,3
                 _0x28:
                 ; 0000 006F                                     break;
0000f7 c017      	RJMP _0x25
                 ; 0000 0070                                  case 2: PORTB.2 = twi_rx_buffer[i]; //color_G
                 _0x26:
0000f8 30e2      	CPI  R30,LOW(0x2)
0000f9 e0a0      	LDI  R26,HIGH(0x2)
0000fa 07fa      	CPC  R31,R26
0000fb f441      	BRNE _0x29
0000fc 940e 0542 	CALL SUBOPT_0x2
0000fe 30e0      	CPI  R30,0
0000ff f411      	BRNE _0x2A
000100 982a      	CBI  0x5,2
000101 c001      	RJMP _0x2B
                 _0x2A:
000102 9a2a      	SBI  0x5,2
                 _0x2B:
                 ; 0000 0071                                     break;
000103 c00b      	RJMP _0x25
                 ; 0000 0072                                  case 3: PORTB.1 = twi_rx_buffer[i]; //color_B
                 _0x29:
000104 30e3      	CPI  R30,LOW(0x3)
000105 e0a0      	LDI  R26,HIGH(0x3)
000106 07fa      	CPC  R31,R26
000107 f439      	BRNE _0x25
000108 940e 0542 	CALL SUBOPT_0x2
00010a 30e0      	CPI  R30,0
00010b f411      	BRNE _0x2D
00010c 9829      	CBI  0x5,1
00010d c001      	RJMP _0x2E
                 _0x2D:
00010e 9a29      	SBI  0x5,1
                 _0x2E:
                 ; 0000 0073                                     break;
                 ; 0000 0074                                 };
                 _0x25:
                 ; 0000 0075                             if(read_command == 3){
00010f 91a0 0303 	LDS  R26,_read_command
000111 30a3      	CPI  R26,LOW(0x3)
000112 f411      	BRNE _0x2F
                 ; 0000 0076                                 read_command = 0;
000113 e0e0      	LDI  R30,LOW(0)
000114 c003      	RJMP _0xA6
                 ; 0000 0077                             }
                 ; 0000 0078                             else
                 _0x2F:
                 ; 0000 0079                                 read_command++;
000115 91e0 0303 	LDS  R30,_read_command
000117 5fef      	SUBI R30,-LOW(1)
                 _0xA6:
000118 93e0 0303 	STS  _read_command,R30
                 ; 0000 007A                         }
                 ; 0000 007B                         break;
00011a c01a      	RJMP _0x19
                 ; 0000 007C                         case 2:{    //set LED
                 _0x22:
00011b 30e2      	CPI  R30,LOW(0x2)
00011c e0a0      	LDI  R26,HIGH(0x2)
00011d 07fa      	CPC  R31,R26
00011e f441      	BRNE _0x31
                 ; 0000 007D                             PORTD.6 = twi_rx_buffer[i];
00011f 940e 0542 	CALL SUBOPT_0x2
000121 30e0      	CPI  R30,0
000122 f411      	BRNE _0x32
000123 985e      	CBI  0xB,6
000124 c001      	RJMP _0x33
                 _0x32:
000125 9a5e      	SBI  0xB,6
                 _0x33:
                 ; 0000 007E                             read_command = 0;
000126 c00b      	RJMP _0xA5
                 ; 0000 007F                         }
                 ; 0000 0080                         break;
                 ; 0000 0081                         case 3:{    //open door
                 _0x31:
000127 30e3      	CPI  R30,LOW(0x3)
000128 e0a0      	LDI  R26,HIGH(0x3)
000129 07fa      	CPC  R31,R26
00012a f451      	BRNE _0x19
                 ; 0000 0082                             PORTB.4 = twi_rx_buffer[i];
00012b 940e 0542 	CALL SUBOPT_0x2
00012d 30e0      	CPI  R30,0
00012e f411      	BRNE _0x35
00012f 982c      	CBI  0x5,4
000130 c001      	RJMP _0x36
                 _0x35:
000131 9a2c      	SBI  0x5,4
                 _0x36:
                 ; 0000 0083                             read_command = 0;
                 _0xA5:
000132 e0e0      	LDI  R30,LOW(0)
                 _0xA2:
000133 93e0 0303 	STS  _read_command,R30
                 ; 0000 0084                         }
                 ; 0000 0085                         break;
                 ; 0000 0086                         };
                 _0x19:
                 ; 0000 0087                 }
                 ; 0000 0088         };
000135 940e 0549 	CALL SUBOPT_0x3
000137 cf87      	RJMP _0x13
                 _0x14:
                 ; 0000 0089         twi_tx_buffer[0] = 0;
000138 e0e0      	LDI  R30,LOW(0)
000139 93e0 0318 	STS  _twi_tx_buffer,R30
                 ; 0000 008A     }
                 ; 0000 008B     else  {                            //command get
00013b c138      	RJMP _0x37
                 _0x11:
                 ; 0000 008C         for (i = 0; i < 21; i++) {
00013c e0e0      	LDI  R30,LOW(0)
00013d 93e0 0305 	STS  _i,R30
                 _0x39:
00013f 91a0 0305 	LDS  R26,_i
000141 31a5      	CPI  R26,LOW(0x15)
000142 f448      	BRSH _0x3A
                 ; 0000 008D             twi_tx_buffer[i] = 0;
000143 940e 0559 	CALL SUBOPT_0x6
000145 5ee8      	SUBI R30,LOW(-_twi_tx_buffer)
000146 4ffc      	SBCI R31,HIGH(-_twi_tx_buffer)
000147 e0a0      	LDI  R26,LOW(0)
000148 83a0      	STD  Z+0,R26
                 ; 0000 008E         };
000149 940e 0549 	CALL SUBOPT_0x3
00014b cff3      	RJMP _0x39
                 _0x3A:
                 ; 0000 008F         for (i = 2; i < twi_rx_buffer[0] - 1; i++) {  //twi_rx_buffer[0] - count command
00014c e0e2      	LDI  R30,LOW(2)
00014d 93e0 0305 	STS  _i,R30
                 _0x3C:
00014f 940e 0537 	CALL SUBOPT_0x0
000151 940e 053c 	CALL SUBOPT_0x1
000153 f544      	BRGE _0x3D
                 ; 0000 0090             twi_tx_buffer[size_commands + 1] = twi_rx_buffer[i];
000154 940e 055d 	CALL SUBOPT_0x7
                +
000156 5ee7     +SUBI R30 , LOW ( - _twi_tx_buffer - ( 1 ) )
000157 4ffc     +SBCI R31 , HIGH ( - _twi_tx_buffer - ( 1 ) )
                 	__ADDW1MN _twi_tx_buffer,1
000158 01df      	MOVW R26,R30
000159 940e 0542 	CALL SUBOPT_0x2
00015b 93ec      	ST   X,R30
                 ; 0000 0091             if(twi_rx_buffer[i] == 1){
00015c 940e 0559 	CALL SUBOPT_0x6
00015e 5fe5      	SUBI R30,LOW(-_twi_rx_buffer)
00015f 4ffc      	SBCI R31,HIGH(-_twi_rx_buffer)
000160 81a0      	LD   R26,Z
000161 30a1      	CPI  R26,LOW(0x1)
000162 f421      	BRNE _0x3E
                 ; 0000 0092                 size_commands += 4;
000163 91e0 0306 	LDS  R30,_size_commands
000165 5fec      	SUBI R30,-LOW(4)
000166 c010      	RJMP _0xA7
                 ; 0000 0093             }else{
                 _0x3E:
                 ; 0000 0094                 if((twi_rx_buffer[i] == 5) || (twi_rx_buffer[i] == 6)){
000167 940e 0559 	CALL SUBOPT_0x6
000169 5fe5      	SUBI R30,LOW(-_twi_rx_buffer)
00016a 4ffc      	SBCI R31,HIGH(-_twi_rx_buffer)
00016b 81a0      	LD   R26,Z
00016c 30a5      	CPI  R26,LOW(0x5)
00016d f011      	BREQ _0x41
00016e 30a6      	CPI  R26,LOW(0x6)
00016f f421      	BRNE _0x40
                 _0x41:
                 ; 0000 0095                     size_commands += 3;
000170 91e0 0306 	LDS  R30,_size_commands
000172 5fed      	SUBI R30,-LOW(3)
000173 c003      	RJMP _0xA7
                 ; 0000 0096                 }else
                 _0x40:
                 ; 0000 0097                     size_commands += 2;
000174 91e0 0306 	LDS  R30,_size_commands
000176 5fee      	SUBI R30,-LOW(2)
                 _0xA7:
000177 93e0 0306 	STS  _size_commands,R30
                 ; 0000 0098             }
                 ; 0000 0099         };
000179 940e 0549 	CALL SUBOPT_0x3
00017b cfd3      	RJMP _0x3C
                 _0x3D:
                 ; 0000 009A 
                 ; 0000 009B         size_commands++;
00017c 91e0 0306 	LDS  R30,_size_commands
00017e 5fef      	SUBI R30,-LOW(1)
00017f 93e0 0306 	STS  _size_commands,R30
                 ; 0000 009C 
                 ; 0000 009D         for (i = 2; i < size_commands; i++) {  //twi_rx_buffer[0] - count command
000181 e0e2      	LDI  R30,LOW(2)
000182 93e0 0305 	STS  _i,R30
                 _0x45:
000184 91e0 0306 	LDS  R30,_size_commands
000186 91a0 0305 	LDS  R26,_i
000188 17ae      	CP   R26,R30
000189 f010      	BRLO PC+3
00018a 940c 0252 	JMP _0x46
                 ; 0000 009E             if (write_command == 0) {
00018c 91e0 0307 	LDS  R30,_write_command
00018e 30e0      	CPI  R30,0
00018f f449      	BRNE _0x47
                 ; 0000 009F                     current_command = twi_tx_buffer[i];
000190 940e 0559 	CALL SUBOPT_0x6
000192 5ee8      	SUBI R30,LOW(-_twi_tx_buffer)
000193 4ffc      	SBCI R31,HIGH(-_twi_tx_buffer)
000194 81e0      	LD   R30,Z
000195 93e0 0304 	STS  _current_command,R30
                 ; 0000 00A0                     write_command = 1;
000197 e0e1      	LDI  R30,LOW(1)
000198 c0b4      	RJMP _0xA8
                 ; 0000 00A1                 }
                 ; 0000 00A2                 else{
                 _0x47:
                 ; 0000 00A3                     switch (current_command) {
000199 940e 054f 	CALL SUBOPT_0x4
                 ; 0000 00A4                         case 0:{   //get power
00019b f501      	BRNE _0x4C
                 ; 0000 00A5                             switch(status_power){
00019c 2de5      	MOV  R30,R5
00019d e0f0      	LDI  R31,0
                 ; 0000 00A6                                 case 0: twi_tx_buffer[i] = 1;; //OFF
00019e 9730      	SBIW R30,0
00019f f431      	BRNE _0x50
0001a0 940e 0559 	CALL SUBOPT_0x6
0001a2 5ee8      	SUBI R30,LOW(-_twi_tx_buffer)
0001a3 4ffc      	SBCI R31,HIGH(-_twi_tx_buffer)
0001a4 e0a1      	LDI  R26,LOW(1)
0001a5 c013      	RJMP _0xA9
                 ; 0000 00A7                                     break;
                 ; 0000 00A8                                 case 1: twi_tx_buffer[i] = 0; //ON
                 _0x50:
0001a6 30e1      	CPI  R30,LOW(0x1)
0001a7 e0a0      	LDI  R26,HIGH(0x1)
0001a8 07fa      	CPC  R31,R26
0001a9 f431      	BRNE _0x51
0001aa 940e 0559 	CALL SUBOPT_0x6
0001ac 5ee8      	SUBI R30,LOW(-_twi_tx_buffer)
0001ad 4ffc      	SBCI R31,HIGH(-_twi_tx_buffer)
0001ae e0a0      	LDI  R26,LOW(0)
0001af c009      	RJMP _0xA9
                 ; 0000 00A9                                     break;
                 ; 0000 00AA                                 case 2: twi_tx_buffer[i] = 2; //FAIL
                 _0x51:
0001b0 30e2      	CPI  R30,LOW(0x2)
0001b1 e0a0      	LDI  R26,HIGH(0x2)
0001b2 07fa      	CPC  R31,R26
0001b3 f431      	BRNE _0x4F
0001b4 940e 0559 	CALL SUBOPT_0x6
0001b6 5ee8      	SUBI R30,LOW(-_twi_tx_buffer)
0001b7 4ffc      	SBCI R31,HIGH(-_twi_tx_buffer)
0001b8 e0a2      	LDI  R26,LOW(2)
                 _0xA9:
0001b9 83a0      	STD  Z+0,R26
                 ; 0000 00AB                                     break;
                 ; 0000 00AC                             };
                 _0x4F:
                 ; 0000 00AD 
                 ; 0000 00AE                             write_command = 0;
0001ba e0e0      	LDI  R30,LOW(0)
0001bb c091      	RJMP _0xA8
                 ; 0000 00AF                         }
                 ; 0000 00B0                         break;
                 ; 0000 00B1                         case 1:{    //get color rgb
                 _0x4C:
0001bc 30e1      	CPI  R30,LOW(0x1)
0001bd e0a0      	LDI  R26,HIGH(0x1)
0001be 07fa      	CPC  R31,R26
0001bf f561      	BRNE _0x53
                 ; 0000 00B2                             switch (write_command) {
0001c0 940e 0561 	CALL SUBOPT_0x8
                 ; 0000 00B3                                  case 1: twi_tx_buffer[i] = color_R;
0001c2 f439      	BRNE _0x57
0001c3 940e 0559 	CALL SUBOPT_0x6
0001c5 5ee8      	SUBI R30,LOW(-_twi_tx_buffer)
0001c6 4ffc      	SBCI R31,HIGH(-_twi_tx_buffer)
0001c7 91a0 0308 	LDS  R26,_color_R
0001c9 c015      	RJMP _0xAA
                 ; 0000 00B4                                     break;
                 ; 0000 00B5                                  case 2: twi_tx_buffer[i] = color_G;
                 _0x57:
0001ca 30e2      	CPI  R30,LOW(0x2)
0001cb e0a0      	LDI  R26,HIGH(0x2)
0001cc 07fa      	CPC  R31,R26
0001cd f439      	BRNE _0x58
0001ce 940e 0559 	CALL SUBOPT_0x6
0001d0 5ee8      	SUBI R30,LOW(-_twi_tx_buffer)
0001d1 4ffc      	SBCI R31,HIGH(-_twi_tx_buffer)
0001d2 91a0 0309 	LDS  R26,_color_G
0001d4 c00a      	RJMP _0xAA
                 ; 0000 00B6                                     break;
                 ; 0000 00B7                                  case 3: twi_tx_buffer[i] = color_B;
                 _0x58:
0001d5 30e3      	CPI  R30,LOW(0x3)
0001d6 e0a0      	LDI  R26,HIGH(0x3)
0001d7 07fa      	CPC  R31,R26
0001d8 f439      	BRNE _0x56
0001d9 940e 0559 	CALL SUBOPT_0x6
0001db 5ee8      	SUBI R30,LOW(-_twi_tx_buffer)
0001dc 4ffc      	SBCI R31,HIGH(-_twi_tx_buffer)
0001dd 91a0 030a 	LDS  R26,_color_B
                 _0xAA:
0001df 83a0      	STD  Z+0,R26
                 ; 0000 00B8                                     break;
                 ; 0000 00B9                                 };
                 _0x56:
                 ; 0000 00BA                             if(write_command == 3){
0001e0 91a0 0307 	LDS  R26,_write_command
0001e2 30a3      	CPI  R26,LOW(0x3)
0001e3 f411      	BRNE _0x5A
                 ; 0000 00BB                                 write_command = 0;
0001e4 e0e0      	LDI  R30,LOW(0)
0001e5 c003      	RJMP _0xAB
                 ; 0000 00BC                             }
                 ; 0000 00BD                             else
                 _0x5A:
                 ; 0000 00BE                                 write_command++;
0001e6 91e0 0307 	LDS  R30,_write_command
0001e8 5fef      	SUBI R30,-LOW(1)
                 _0xAB:
0001e9 93e0 0307 	STS  _write_command,R30
                 ; 0000 00BF                         }
                 ; 0000 00C0                         break;
0001eb c063      	RJMP _0x4B
                 ; 0000 00C1                         case 2:{    //get status_LED
                 _0x53:
0001ec 30e2      	CPI  R30,LOW(0x2)
0001ed e0a0      	LDI  R26,HIGH(0x2)
0001ee 07fa      	CPC  R31,R26
0001ef f441      	BRNE _0x5C
                 ; 0000 00C2                             twi_tx_buffer[i] = status_LED;
0001f0 940e 0564 	CALL SUBOPT_0x9
0001f2 e0e0      	LDI  R30,0
0001f3 99f3      	SBIC 0x1E,3
0001f4 e0e1      	LDI  R30,1
0001f5 93ec      	ST   X,R30
                 ; 0000 00C3                             write_command = 0;
0001f6 e0e0      	LDI  R30,LOW(0)
0001f7 c055      	RJMP _0xA8
                 ; 0000 00C4                         }
                 ; 0000 00C5                         break;
                 ; 0000 00C6                         case 3:{    //get status_lock
                 _0x5C:
0001f8 30e3      	CPI  R30,LOW(0x3)
0001f9 e0a0      	LDI  R26,HIGH(0x3)
0001fa 07fa      	CPC  R31,R26
0001fb f441      	BRNE _0x5D
                 ; 0000 00C7                             twi_tx_buffer[i] = status_lock;
0001fc 940e 0564 	CALL SUBOPT_0x9
0001fe e0e0      	LDI  R30,0
0001ff 99f2      	SBIC 0x1E,2
000200 e0e1      	LDI  R30,1
000201 93ec      	ST   X,R30
                 ; 0000 00C8                             write_command = 0;
000202 e0e0      	LDI  R30,LOW(0)
000203 c049      	RJMP _0xA8
                 ; 0000 00C9                         }
                 ; 0000 00CA                         break;
                 ; 0000 00CB                         case 4:{    //get status_phone
                 _0x5D:
000204 30e4      	CPI  R30,LOW(0x4)
000205 e0a0      	LDI  R26,HIGH(0x4)
000206 07fa      	CPC  R31,R26
000207 f441      	BRNE _0x5E
                 ; 0000 00CC                             twi_tx_buffer[i] = status_phone;
000208 940e 0564 	CALL SUBOPT_0x9
00020a e0e0      	LDI  R30,0
00020b 99f1      	SBIC 0x1E,1
00020c e0e1      	LDI  R30,1
00020d 93ec      	ST   X,R30
                 ; 0000 00CD                             write_command = 0;
00020e e0e0      	LDI  R30,LOW(0)
00020f c03d      	RJMP _0xA8
                 ; 0000 00CE                         }
                 ; 0000 00CF                         break;
                 ; 0000 00D0                         case 5:{    //get avarage_current
                 _0x5E:
000210 30e5      	CPI  R30,LOW(0x5)
000211 e0a0      	LDI  R26,HIGH(0x5)
000212 07fa      	CPC  R31,R26
000213 f4e1      	BRNE _0x5F
                 ; 0000 00D1                             switch (write_command) {
000214 940e 0561 	CALL SUBOPT_0x8
                 ; 0000 00D2                                  case 1: twi_tx_buffer[i] = avarage_current;
000216 f431      	BRNE _0x63
000217 940e 0559 	CALL SUBOPT_0x6
000219 5ee8      	SUBI R30,LOW(-_twi_tx_buffer)
00021a 4ffc      	SBCI R31,HIGH(-_twi_tx_buffer)
00021b 82b0      	ST   Z,R11
                 ; 0000 00D3                                     break;
00021c c007      	RJMP _0x62
                 ; 0000 00D4                                  case 2: twi_tx_buffer[i] = avarage_current>>8;
                 _0x63:
00021d 30e2      	CPI  R30,LOW(0x2)
00021e e0a0      	LDI  R26,HIGH(0x2)
00021f 07fa      	CPC  R31,R26
000220 f419      	BRNE _0x62
000221 940e 0564 	CALL SUBOPT_0x9
000223 92cc      	ST   X,R12
                 ; 0000 00D5                                     break;
                 ; 0000 00D6                                 };
                 _0x62:
                 ; 0000 00D7                             if(write_command == 2){
000224 91a0 0307 	LDS  R26,_write_command
000226 30a2      	CPI  R26,LOW(0x2)
000227 f411      	BRNE _0x65
                 ; 0000 00D8                                 write_command = 0;
000228 e0e0      	LDI  R30,LOW(0)
000229 c003      	RJMP _0xAC
                 ; 0000 00D9                             }
                 ; 0000 00DA                             else
                 _0x65:
                 ; 0000 00DB                                 write_command++;
00022a 91e0 0307 	LDS  R30,_write_command
00022c 5fef      	SUBI R30,-LOW(1)
                 _0xAC:
00022d 93e0 0307 	STS  _write_command,R30
                 ; 0000 00DC                         }
                 ; 0000 00DD                         break;
00022f c01f      	RJMP _0x4B
                 ; 0000 00DE                         case 6:{    //get avarage_voltage
                 _0x5F:
000230 30e6      	CPI  R30,LOW(0x6)
000231 e0a0      	LDI  R26,HIGH(0x6)
000232 07fa      	CPC  R31,R26
000233 f4d9      	BRNE _0x4B
                 ; 0000 00DF                             switch (write_command) {
000234 940e 0561 	CALL SUBOPT_0x8
                 ; 0000 00E0                                  case 1: twi_tx_buffer[i] = avarage_voltage;
000236 f431      	BRNE _0x6B
000237 940e 0559 	CALL SUBOPT_0x6
000239 5ee8      	SUBI R30,LOW(-_twi_tx_buffer)
00023a 4ffc      	SBCI R31,HIGH(-_twi_tx_buffer)
00023b 82d0      	ST   Z,R13
                 ; 0000 00E1                                     break;
00023c c007      	RJMP _0x6A
                 ; 0000 00E2                                  case 2: twi_tx_buffer[i] = avarage_voltage>>8;
                 _0x6B:
00023d 30e2      	CPI  R30,LOW(0x2)
00023e e0a0      	LDI  R26,HIGH(0x2)
00023f 07fa      	CPC  R31,R26
000240 f419      	BRNE _0x6A
000241 940e 0564 	CALL SUBOPT_0x9
000243 92ec      	ST   X,R14
                 ; 0000 00E3                                     break;
                 ; 0000 00E4                                 };
                 _0x6A:
                 ; 0000 00E5                             if(write_command == 2){
000244 91a0 0307 	LDS  R26,_write_command
000246 30a2      	CPI  R26,LOW(0x2)
000247 f411      	BRNE _0x6D
                 ; 0000 00E6                                 write_command = 0;
000248 e0e0      	LDI  R30,LOW(0)
000249 c003      	RJMP _0xA8
                 ; 0000 00E7                             }
                 ; 0000 00E8                             else
                 _0x6D:
                 ; 0000 00E9                                 write_command++;
00024a 91e0 0307 	LDS  R30,_write_command
00024c 5fef      	SUBI R30,-LOW(1)
                 _0xA8:
00024d 93e0 0307 	STS  _write_command,R30
                 ; 0000 00EA                         }
                 ; 0000 00EB                         break;
                 ; 0000 00EC                         };
                 _0x4B:
                 ; 0000 00ED                 }
                 ; 0000 00EE         };
00024f 940e 0549 	CALL SUBOPT_0x3
000251 cf32      	RJMP _0x45
                 _0x46:
                 ; 0000 00EF         size_commands++;
000252 91e0 0306 	LDS  R30,_size_commands
000254 5fef      	SUBI R30,-LOW(1)
000255 93e0 0306 	STS  _size_commands,R30
                 ; 0000 00F0         twi_tx_buffer[0] = size_commands;
000257 93e0 0318 	STS  _twi_tx_buffer,R30
                 ; 0000 00F1         twi_tx_buffer[1] = 1;
000259 e0e1      	LDI  R30,LOW(1)
                +
00025a 93e0 0319+STS _twi_tx_buffer + ( 1 ) , R30
                 	__PUTB1MN _twi_tx_buffer,1
                 ; 0000 00F2         for (i = 0; i < size_commands - 1; i++) {
00025c e0e0      	LDI  R30,LOW(0)
00025d 93e0 0305 	STS  _i,R30
                 _0x70:
00025f 940e 055d 	CALL SUBOPT_0x7
000261 9731      	SBIW R30,1
000262 940e 053c 	CALL SUBOPT_0x1
000264 f44c      	BRGE _0x71
                 ; 0000 00F3             checksum +=  twi_tx_buffer[i];
000265 940e 0559 	CALL SUBOPT_0x6
000267 5ee8      	SUBI R30,LOW(-_twi_tx_buffer)
000268 4ffc      	SBCI R31,HIGH(-_twi_tx_buffer)
000269 81e0      	LD   R30,Z
00026a 0e6e      	ADD  R6,R30
                 ; 0000 00F4         };
00026b 940e 0549 	CALL SUBOPT_0x3
00026d cff1      	RJMP _0x70
                 _0x71:
                 ; 0000 00F5         twi_tx_buffer[size_commands - 1] = checksum;
00026e 940e 055d 	CALL SUBOPT_0x7
000270 9731      	SBIW R30,1
000271 5ee8      	SUBI R30,LOW(-_twi_tx_buffer)
000272 4ffc      	SBCI R31,HIGH(-_twi_tx_buffer)
000273 8260      	ST   Z,R6
                 ; 0000 00F6     };
                 _0x37:
                 ; 0000 00F7     }else{
000274 c003      	RJMP _0x72
                 _0x10:
                 ; 0000 00F8         twi_tx_buffer[0] = 255;
000275 efef      	LDI  R30,LOW(255)
000276 93e0 0318 	STS  _twi_tx_buffer,R30
                 ; 0000 00F9     }
                 _0x72:
                 ; 0000 00FA     }else{
000278 c003      	RJMP _0x73
                 _0x6:
                 ; 0000 00FB         twi_tx_buffer[0] = 255;
000279 efef      	LDI  R30,LOW(255)
00027a 93e0 0318 	STS  _twi_tx_buffer,R30
                 ; 0000 00FC     }
                 _0x73:
                 ; 0000 00FD 
                 ; 0000 00FE 
                 ; 0000 00FF    }
                 ; 0000 0100 else
00027c c001      	RJMP _0x74
                 _0x5:
                 ; 0000 0101    {
                 ; 0000 0102    // Receive error
                 ; 0000 0103    // Place your code here to process the error
                 ; 0000 0104 
                 ; 0000 0105    return false; // Stop further reception
00027d c00f      	RJMP _0x2040002
                 ; 0000 0106    }
                 _0x74:
                 ; 0000 0107 
                 ; 0000 0108 // The TWI master has finished transmitting data?
                 ; 0000 0109 if (rx_complete) return false; // Yes, no more bytes to receive
00027e 81e8      	LD   R30,Y
00027f 30e0      	CPI  R30,0
000280 f461      	BRNE _0x2040002
                 ; 0000 010A 
                 ; 0000 010B // Signal to the TWI master that the TWI slave
                 ; 0000 010C // is ready to accept more data, as long as
                 ; 0000 010D // there is enough space in the receive buffer
                 ; 0000 010E return (twi_rx_index<sizeof(twi_rx_buffer));
000281 91a0 0301 	LDS  R26,_twi_rx_index
000283 e0ed      	LDI  R30,LOW(13)
000284 940e 0579 	CALL __LTB12U
000286 c007      	RJMP _0x2040001
                 ; 0000 010F }
                 ;
                 ;// TWI Slave transmission handler
                 ;// This handler is called for the first time when the
                 ;// transmission from the TWI slave to the master
                 ;// is about to begin, returning the number of bytes
                 ;// that need to be transmitted
                 ;// The second time the handler is called when the
                 ;// transmission has finished
                 ;// In this case it must return 0
                 ;unsigned char twi_tx_handler(bool tx_complete)
                 ; 0000 011A {
                 _twi_tx_handler:
                 ; 0000 011B if (tx_complete==false)
000287 93aa      	ST   -Y,R26
                 ;	tx_complete -> Y+0
000288 81e8      	LD   R30,Y
000289 30e0      	CPI  R30,0
00028a f411      	BRNE _0x76
                 ; 0000 011C    {
                 ; 0000 011D    // Transmission from slave to master is about to start
                 ; 0000 011E    // Return the number of bytes to transmit
                 ; 0000 011F 
                 ; 0000 0120 
                 ; 0000 0121    return sizeof(twi_tx_buffer);
00028b e1e5      	LDI  R30,LOW(21)
00028c c001      	RJMP _0x2040001
                 ; 0000 0122    }
                 ; 0000 0123 
                 ; 0000 0124 // Transmission from slave to master has finished
                 ; 0000 0125 // Place code here to eventually process data from
                 ; 0000 0126 // the twi_rx_buffer, if it wasn't yet processed
                 ; 0000 0127 // in the twi_rx_handler
                 ; 0000 0128 
                 ; 0000 0129 // No more bytes to send in this transaction
                 ; 0000 012A return 0;
                 _0x76:
                 _0x2040002:
00028d e0e0      	LDI  R30,LOW(0)
                 _0x2040001:
00028e 9621      	ADIW R28,1
00028f 9508      	RET
                 ; 0000 012B }
                 ;
                 ;// Declare your global variables here
                 ;
                 ;// Timer 0 overflow interrupt service routine
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 0131 {
                 _timer0_ovf_isr:
                 ; 0000 0132 // Place your code here    16ms
                 ; 0000 0133     b1=0;
000290 98f0      	CBI  0x1E,0
                 ; 0000 0134 }
000291 9518      	RETI
                 ;
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 013A {
                 _main:
                 ; 0000 013B // Declare your local variables here
                 ; 0000 013C 
                 ; 0000 013D // Crystal Oscillator division factor: 1
                 ; 0000 013E #pragma optsize-
                 ; 0000 013F CLKPR=0x80;
000292 e8e0      	LDI  R30,LOW(128)
000293 93e0 0061 	STS  97,R30
                 ; 0000 0140 CLKPR=0x00;
000295 e0e0      	LDI  R30,LOW(0)
000296 93e0 0061 	STS  97,R30
                 ; 0000 0141 #ifdef _OPTIMIZE_SIZE_
                 ; 0000 0142 #pragma optsize+
                 ; 0000 0143 #endif
                 ; 0000 0144 
                 ; 0000 0145 // Input/Output Ports initialization
                 ; 0000 0146 // Port B initialization
                 ; 0000 0147 // Func7=In Func6=In Func5=In Func4=Out Func3=Out Func2=Out Func1=Out Func0=In
                 ; 0000 0148 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0149 PORTB=0x00;
000298 b9e5      	OUT  0x5,R30
                 ; 0000 014A DDRB=0x1e;
000299 e1ee      	LDI  R30,LOW(30)
00029a b9e4      	OUT  0x4,R30
                 ; 0000 014B 
                 ; 0000 014C // Port C initialization
                 ; 0000 014D // Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 014E // State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 014F PORTC=0x00;
00029b e0e0      	LDI  R30,LOW(0)
00029c b9e8      	OUT  0x8,R30
                 ; 0000 0150 DDRC=0x00;
00029d b9e7      	OUT  0x7,R30
                 ; 0000 0151 
                 ; 0000 0152 // Port D initialization
                 ; 0000 0153 // Func7=In Func6=Out Func5=Out Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0154 // State7=T State6=T State5=T State4=0 State3=T State2=T State1=T State0=T
                 ; 0000 0155 PORTD=0x04;
00029e e0e4      	LDI  R30,LOW(4)
00029f b9eb      	OUT  0xB,R30
                 ; 0000 0156 DDRD=0x60;
0002a0 e6e0      	LDI  R30,LOW(96)
0002a1 b9ea      	OUT  0xA,R30
                 ; 0000 0157 
                 ; 0000 0158 // Timer/Counter 0 initialization
                 ; 0000 0159 // Clock source: System Clock
                 ; 0000 015A // Clock value: 15,625 kHz
                 ; 0000 015B // Mode: Normal top=0xFF
                 ; 0000 015C // OC0A output: Disconnected
                 ; 0000 015D // OC0B output: Disconnected
                 ; 0000 015E TCCR0A=0x00;
0002a2 e0e0      	LDI  R30,LOW(0)
0002a3 bde4      	OUT  0x24,R30
                 ; 0000 015F TCCR0B=0x05;
0002a4 e0e5      	LDI  R30,LOW(5)
0002a5 bde5      	OUT  0x25,R30
                 ; 0000 0160 TCNT0=0x00;
0002a6 e0e0      	LDI  R30,LOW(0)
0002a7 bde6      	OUT  0x26,R30
                 ; 0000 0161 OCR0A=0x00;
0002a8 bde7      	OUT  0x27,R30
                 ; 0000 0162 OCR0B=0x00;
0002a9 bde8      	OUT  0x28,R30
                 ; 0000 0163 
                 ; 0000 0164 // Timer/Counter 1 initialization
                 ; 0000 0165 // Clock source: System Clock
                 ; 0000 0166 // Clock value: Timer1 Stopped
                 ; 0000 0167 // Mode: Normal top=0xFFFF
                 ; 0000 0168 // OC1A output: Discon.
                 ; 0000 0169 // OC1B output: Discon.
                 ; 0000 016A // Noise Canceler: Off
                 ; 0000 016B // Input Capture on Falling Edge
                 ; 0000 016C // Timer1 Overflow Interrupt: Off
                 ; 0000 016D // Input Capture Interrupt: Off
                 ; 0000 016E // Compare A Match Interrupt: Off
                 ; 0000 016F // Compare B Match Interrupt: Off
                 ; 0000 0170 TCCR1A=0x00;
0002aa 93e0 0080 	STS  128,R30
                 ; 0000 0171 TCCR1B=0x00;
0002ac 93e0 0081 	STS  129,R30
                 ; 0000 0172 TCNT1H=0x00;
0002ae 93e0 0085 	STS  133,R30
                 ; 0000 0173 TCNT1L=0x00;
0002b0 93e0 0084 	STS  132,R30
                 ; 0000 0174 ICR1H=0x00;
0002b2 93e0 0087 	STS  135,R30
                 ; 0000 0175 ICR1L=0x00;
0002b4 93e0 0086 	STS  134,R30
                 ; 0000 0176 OCR1AH=0x00;
0002b6 93e0 0089 	STS  137,R30
                 ; 0000 0177 OCR1AL=0x00;
0002b8 93e0 0088 	STS  136,R30
                 ; 0000 0178 OCR1BH=0x00;
0002ba 93e0 008b 	STS  139,R30
                 ; 0000 0179 OCR1BL=0x00;
0002bc 93e0 008a 	STS  138,R30
                 ; 0000 017A 
                 ; 0000 017B // Timer/Counter 2 initialization
                 ; 0000 017C // Clock source: System Clock
                 ; 0000 017D // Clock value: Timer2 Stopped
                 ; 0000 017E // Mode: Normal top=0xFF
                 ; 0000 017F // OC2A output: Disconnected
                 ; 0000 0180 // OC2B output: Disconnected
                 ; 0000 0181 ASSR=0x00;
0002be 93e0 00b6 	STS  182,R30
                 ; 0000 0182 TCCR2A=0x00;
0002c0 93e0 00b0 	STS  176,R30
                 ; 0000 0183 TCCR2B=0x00;
0002c2 93e0 00b1 	STS  177,R30
                 ; 0000 0184 TCNT2=0x00;
0002c4 93e0 00b2 	STS  178,R30
                 ; 0000 0185 OCR2A=0x00;
0002c6 93e0 00b3 	STS  179,R30
                 ; 0000 0186 OCR2B=0x00;
0002c8 93e0 00b4 	STS  180,R30
                 ; 0000 0187 
                 ; 0000 0188 // External Interrupt(s) initialization
                 ; 0000 0189 // INT0: Off
                 ; 0000 018A // INT1: Off
                 ; 0000 018B // Interrupt on any change on pins PCINT0-7: Off
                 ; 0000 018C // Interrupt on any change on pins PCINT8-14: Off
                 ; 0000 018D // Interrupt on any change on pins PCINT16-23: Off
                 ; 0000 018E EICRA=0x00;
0002ca 93e0 0069 	STS  105,R30
                 ; 0000 018F EIMSK=0x00;
0002cc bbed      	OUT  0x1D,R30
                 ; 0000 0190 PCICR=0x00;
0002cd 93e0 0068 	STS  104,R30
                 ; 0000 0191 
                 ; 0000 0192 // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 0193 TIMSK0=0x01;
0002cf e0e1      	LDI  R30,LOW(1)
0002d0 93e0 006e 	STS  110,R30
                 ; 0000 0194 
                 ; 0000 0195 // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 0196 TIMSK1=0x00;
0002d2 e0e0      	LDI  R30,LOW(0)
0002d3 93e0 006f 	STS  111,R30
                 ; 0000 0197 
                 ; 0000 0198 // Timer/Counter 2 Interrupt(s) initialization
                 ; 0000 0199 TIMSK2=0x00;
0002d5 93e0 0070 	STS  112,R30
                 ; 0000 019A 
                 ; 0000 019B // USART initialization
                 ; 0000 019C // USART disabled
                 ; 0000 019D UCSR0B=0x00;
0002d7 93e0 00c1 	STS  193,R30
                 ; 0000 019E 
                 ; 0000 019F // Analog Comparator initialization
                 ; 0000 01A0 // Analog Comparator: Off
                 ; 0000 01A1 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 01A2 ACSR=0x80;
0002d9 e8e0      	LDI  R30,LOW(128)
0002da bfe0      	OUT  0x30,R30
                 ; 0000 01A3 ADCSRB=0x00;
0002db e0e0      	LDI  R30,LOW(0)
0002dc 93e0 007b 	STS  123,R30
                 ; 0000 01A4 DIDR1=0x00;
0002de 93e0 007f 	STS  127,R30
                 ; 0000 01A5 
                 ; 0000 01A6 // ADC initialization
                 ; 0000 01A7 // ADC disabled
                 ; 0000 01A8 ADMUX = 0x40;
0002e0 e4e0      	LDI  R30,LOW(64)
0002e1 93e0 007c 	STS  124,R30
                 ; 0000 01A9 ADCSRA = 0x87;
0002e3 e8e7      	LDI  R30,LOW(135)
0002e4 93e0 007a 	STS  122,R30
                 ; 0000 01AA 
                 ; 0000 01AB // SPI initialization
                 ; 0000 01AC // SPI disabled
                 ; 0000 01AD SPCR=0x00;
0002e6 e0e0      	LDI  R30,LOW(0)
0002e7 bdec      	OUT  0x2C,R30
                 ; 0000 01AE 
                 ; 0000 01AF // TWI initialization
                 ; 0000 01B0 // TWI disabled
                 ; 0000 01B1 TWCR=0x00;
0002e8 93e0 00bc 	STS  188,R30
                 ; 0000 01B2 
                 ; 0000 01B3 // TWI initialization
                 ; 0000 01B4 // Mode: TWI Slave
                 ; 0000 01B5 // Match Any Slave Address: Off
                 ; 0000 01B6 // I2C Bus Slave Address: 0x00
                 ; 0000 01B7 twi_slave_init(false, SLAVE_ADDRESS,twi_rx_buffer,sizeof(twi_rx_buffer),twi_tx_buffer,twi_rx_handler,twi_tx_handler);
0002ea 93ea      	ST   -Y,R30
0002eb e0ef      	LDI  R30,LOW(15)
0002ec 93ea      	ST   -Y,R30
0002ed e0eb      	LDI  R30,LOW(_twi_rx_buffer)
0002ee e0f3      	LDI  R31,HIGH(_twi_rx_buffer)
0002ef 93fa      	ST   -Y,R31
0002f0 93ea      	ST   -Y,R30
0002f1 e0ed      	LDI  R30,LOW(13)
0002f2 93ea      	ST   -Y,R30
0002f3 e1e8      	LDI  R30,LOW(_twi_tx_buffer)
0002f4 e0f3      	LDI  R31,HIGH(_twi_tx_buffer)
0002f5 93fa      	ST   -Y,R31
0002f6 93ea      	ST   -Y,R30
0002f7 e7ea      	LDI  R30,LOW(_twi_rx_handler)
0002f8 e0f0      	LDI  R31,HIGH(_twi_rx_handler)
0002f9 93fa      	ST   -Y,R31
0002fa 93ea      	ST   -Y,R30
0002fb e8a7      	LDI  R26,LOW(_twi_tx_handler)
0002fc e0b2      	LDI  R27,HIGH(_twi_tx_handler)
0002fd d088      	RCALL _twi_slave_init
                 ; 0000 01B8 
                 ; 0000 01B9 Permit=0;
0002fe 2444      	CLR  R4
                 ; 0000 01BA current=0;
0002ff 2477      	CLR  R7
000300 2488      	CLR  R8
                 ; 0000 01BB voltage=0;
000301 2499      	CLR  R9
000302 24aa      	CLR  R10
                 ; 0000 01BC counter_digitizing = 0;
000303 2433      	CLR  R3
                 ; 0000 01BD 
                 ; 0000 01BE avarage_current = 0;
000304 24bb      	CLR  R11
000305 24cc      	CLR  R12
                 ; 0000 01BF avarage_voltage = 0;
000306 24dd      	CLR  R13
000307 24ee      	CLR  R14
                 ; 0000 01C0 status_power = 1;
000308 e0e1      	LDI  R30,LOW(1)
000309 2e5e      	MOV  R5,R30
                 ; 0000 01C1 status_phone = 0;
00030a 98f1      	CBI  0x1E,1
                 ; 0000 01C2 status_lock = 0;
00030b 98f2      	CBI  0x1E,2
                 ; 0000 01C3 status_LED = 0;
00030c 98f3      	CBI  0x1E,3
                 ; 0000 01C4 color_R = 0;
00030d e0e0      	LDI  R30,LOW(0)
00030e 93e0 0308 	STS  _color_R,R30
                 ; 0000 01C5 color_G = 0;
000310 93e0 0309 	STS  _color_G,R30
                 ; 0000 01C6 color_B = 0;
000312 93e0 030a 	STS  _color_B,R30
                 ; 0000 01C7 
                 ; 0000 01C8 // Global enable interrupts
                 ; 0000 01C9 #asm("sei")
000314 9478      	sei
                 ; 0000 01CA 
                 ; 0000 01CB while (1)
                 _0x7F:
                 ; 0000 01CC       {
                 ; 0000 01CD       b1=1;
000315 9af0      	SBI  0x1E,0
                 ; 0000 01CE       color_R = PORTB.3;
000316 e0e0      	LDI  R30,0
000317 992b      	SBIC 0x5,3
000318 e0e1      	LDI  R30,1
000319 93e0 0308 	STS  _color_R,R30
                 ; 0000 01CF       color_G = PORTB.2;
00031b e0e0      	LDI  R30,0
00031c 992a      	SBIC 0x5,2
00031d e0e1      	LDI  R30,1
00031e 93e0 0309 	STS  _color_G,R30
                 ; 0000 01D0       color_B = PORTB.1;
000320 e0e0      	LDI  R30,0
000321 9929      	SBIC 0x5,1
000322 e0e1      	LDI  R30,1
000323 93e0 030a 	STS  _color_B,R30
                 ; 0000 01D1       status_LED = PORTD.6;
000325 995e      	SBIC 0xB,6
000326 c002      	RJMP _0x84
000327 98f3      	CBI  0x1E,3
000328 c001      	RJMP _0x85
                 _0x84:
000329 9af3      	SBI  0x1E,3
                 _0x85:
                 ; 0000 01D2       status_lock = PIND.2;
00032a 994a      	SBIC 0x9,2
00032b c002      	RJMP _0x86
00032c 98f2      	CBI  0x1E,2
00032d c001      	RJMP _0x87
                 _0x86:
00032e 9af2      	SBI  0x1E,2
                 _0x87:
                 ; 0000 01D3 
                 ; 0000 01D4       if (PORTB.4==1){
00032f 9b2c      	SBIS 0x5,4
000330 c007      	RJMP _0x88
                 ; 0000 01D5         Permit++;
000331 9443      	INC  R4
                 ; 0000 01D6         if (Permit==10){
000332 e0ea      	LDI  R30,LOW(10)
000333 15e4      	CP   R30,R4
000334 f411      	BRNE _0x89
                 ; 0000 01D7             PORTB.4=0;
000335 982c      	CBI  0x5,4
                 ; 0000 01D8             Permit=0;
000336 2444      	CLR  R4
                 ; 0000 01D9         }
                 ; 0000 01DA       }
                 _0x89:
                 ; 0000 01DB       else
000337 c001      	RJMP _0x8C
                 _0x88:
                 ; 0000 01DC         Permit=0;
000338 2444      	CLR  R4
                 ; 0000 01DD 
                 ; 0000 01DE       if(status_power == 0){
                 _0x8C:
000339 2055      	TST  R5
00033a f011      	BREQ PC+3
00033b 940c 0382 	JMP _0x8D
                 ; 0000 01DF         ADMUX&=0xfe;
00033d 91e0 007c 	LDS  R30,124
00033f 7fee      	ANDI R30,0xFE
000340 940e 056a 	CALL SUBOPT_0xA
                 ; 0000 01E0         ADCSRA|=0x40;
                 ; 0000 01E1         while((ADCSRA&0x40)==0x40);
                 _0x8E:
000342 91e0 007a 	LDS  R30,122
000344 74e0      	ANDI R30,LOW(0x40)
000345 34e0      	CPI  R30,LOW(0x40)
000346 f3d9      	BREQ _0x8E
                 ; 0000 01E2         current+=ADCW;
000347 91e0 0078 	LDS  R30,120
000349 91f0 0079 	LDS  R31,120+1
                +
00034b 0e7e     +ADD R7 , R30
00034c 1e8f     +ADC R8 , R31
                 	__ADDWRR 7,8,30,31
                 ; 0000 01E3 
                 ; 0000 01E4         ADMUX|=0x01;
00034d 91e0 007c 	LDS  R30,124
00034f 60e1      	ORI  R30,1
000350 940e 056a 	CALL SUBOPT_0xA
                 ; 0000 01E5         ADCSRA|=0x40;
                 ; 0000 01E6         while((ADCSRA&0x40)==0x40);
                 _0x91:
000352 91e0 007a 	LDS  R30,122
000354 74e0      	ANDI R30,LOW(0x40)
000355 34e0      	CPI  R30,LOW(0x40)
000356 f3d9      	BREQ _0x91
                 ; 0000 01E7         voltage+=ADCW;
000357 91e0 0078 	LDS  R30,120
000359 91f0 0079 	LDS  R31,120+1
                +
00035b 0e9e     +ADD R9 , R30
00035c 1eaf     +ADC R10 , R31
                 	__ADDWRR 9,10,30,31
                 ; 0000 01E8 
                 ; 0000 01E9         counter_digitizing++;
00035d 9433      	INC  R3
                 ; 0000 01EA         if(counter_digitizing == 8){
00035e e0e8      	LDI  R30,LOW(8)
00035f 15e3      	CP   R30,R3
000360 f509      	BRNE _0x94
                 ; 0000 01EB             avarage_current = current>>3;
                +
000361 2de7     +MOV R30 , R7
000362 2df8     +MOV R31 , R8
                 	__GETW1R 7,8
000363 940e 0572 	CALL __LSRW3
                +
000365 2ebe     +MOV R11 , R30
000366 2ecf     +MOV R12 , R31
                 	__PUTW1R 11,12
                 ; 0000 01EC             avarage_voltage = voltage>>3;
                +
000367 2de9     +MOV R30 , R9
000368 2dfa     +MOV R31 , R10
                 	__GETW1R 9,10
000369 940e 0572 	CALL __LSRW3
                +
00036b 2ede     +MOV R13 , R30
00036c 2eef     +MOV R14 , R31
                 	__PUTW1R 13,14
                 ; 0000 01ED              if (avarage_current > RESTRICTIVE_CURRENT){
00036d eee8      	LDI  R30,LOW(1000)
00036e e0f3      	LDI  R31,HIGH(1000)
00036f 15eb      	CP   R30,R11
000370 05fc      	CPC  R31,R12
000371 f418      	BRSH _0x95
                 ; 0000 01EE                 PORTD.5 = 1;
000372 9a5d      	SBI  0xB,5
                 ; 0000 01EF                 status_power = 2; // Error power
000373 e0e2      	LDI  R30,LOW(2)
000374 2e5e      	MOV  R5,R30
                 ; 0000 01F0              }
                 ; 0000 01F1              if (avarage_current > MIN_SUPPLY_CURRENT){
                 _0x95:
000375 e3e2      	LDI  R30,LOW(50)
000376 e0f0      	LDI  R31,HIGH(50)
000377 15eb      	CP   R30,R11
000378 05fc      	CPC  R31,R12
000379 f410      	BRSH _0x98
                 ; 0000 01F2                 status_phone = 1;
00037a 9af1      	SBI  0x1E,1
                 ; 0000 01F3              }else{
00037b c001      	RJMP _0x9B
                 _0x98:
                 ; 0000 01F4                 status_phone = 0;
00037c 98f1      	CBI  0x1E,1
                 ; 0000 01F5              }
                 _0x9B:
                 ; 0000 01F6             counter_digitizing = 0;
00037d 2433      	CLR  R3
                 ; 0000 01F7             current = 0;
00037e 2477      	CLR  R7
00037f 2488      	CLR  R8
                 ; 0000 01F8             voltage = 0;
000380 2499      	CLR  R9
000381 24aa      	CLR  R10
                 ; 0000 01F9         }
                 ; 0000 01FA       }
                 _0x94:
                 ; 0000 01FB 
                 ; 0000 01FC       while(b1);
                 _0x8D:
                 _0x9E:
000382 99f0      	SBIC 0x1E,0
000383 cffe      	RJMP _0x9E
                 ; 0000 01FD       }
000384 cf90      	RJMP _0x7F
                 ; 0000 01FE }
                 _0xA1:
000385 cfff      	RJMP _0xA1
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 _twi_slave_init:
000386 93ba      	ST   -Y,R27
000387 93aa      	ST   -Y,R26
000388 9af5      	SBI  0x1E,5
000389 e0e7      	LDI  R30,LOW(7)
00038a 93e0 0302 	STS  _twi_result,R30
00038c 81ef      	LDD  R30,Y+7
00038d 85f8      	LDD  R31,Y+7+1
00038e 93e0 0331 	STS  _twi_rx_buffer_G100,R30
000390 93f0 0332 	STS  _twi_rx_buffer_G100+1,R31
000392 81ee      	LDD  R30,Y+6
000393 93e0 0334 	STS  _twi_rx_buffer_size_G100,R30
000395 81ec      	LDD  R30,Y+4
000396 81fd      	LDD  R31,Y+4+1
000397 93e0 032e 	STS  _twi_tx_buffer_G100,R30
000399 93f0 032f 	STS  _twi_tx_buffer_G100+1,R31
00039b 81ea      	LDD  R30,Y+2
00039c 81fb      	LDD  R31,Y+2+1
00039d 93e0 0335 	STS  _twi_slave_rx_handler_G100,R30
00039f 93f0 0336 	STS  _twi_slave_rx_handler_G100+1,R31
0003a1 81e8      	LD   R30,Y
0003a2 81f9      	LDD  R31,Y+1
0003a3 93e0 0337 	STS  _twi_slave_tx_handler_G100,R30
0003a5 93f0 0338 	STS  _twi_slave_tx_handler_G100+1,R31
0003a7 b1e8      	IN   R30,0x8
0003a8 63e0      	ORI  R30,LOW(0x30)
0003a9 b9e8      	OUT  0x8,R30
0003aa 85ea      	LDD  R30,Y+10
0003ab 30e0      	CPI  R30,0
0003ac f011      	BREQ _0x200001E
0003ad e0e1      	LDI  R30,LOW(1)
0003ae c002      	RJMP _0x200007F
                 _0x200001E:
0003af 85e9      	LDD  R30,Y+9
0003b0 0fee      	LSL  R30
                 _0x200007F:
0003b1 93e0 00ba 	STS  186,R30
0003b3 91e0 00bc 	LDS  R30,188
0003b5 78e0      	ANDI R30,LOW(0x80)
0003b6 64e5      	ORI  R30,LOW(0x45)
0003b7 93e0 00bc 	STS  188,R30
0003b9 962b      	ADIW R28,11
0003ba 9508      	RET
                 _twi_int_handler:
0003bb 920a      	ST   -Y,R0
0003bc 921a      	ST   -Y,R1
0003bd 92fa      	ST   -Y,R15
0003be 936a      	ST   -Y,R22
0003bf 937a      	ST   -Y,R23
0003c0 938a      	ST   -Y,R24
0003c1 939a      	ST   -Y,R25
0003c2 93aa      	ST   -Y,R26
0003c3 93ba      	ST   -Y,R27
0003c4 93ea      	ST   -Y,R30
0003c5 93fa      	ST   -Y,R31
0003c6 b7ef      	IN   R30,SREG
0003c7 93ea      	ST   -Y,R30
0003c8 940e 057e 	CALL __SAVELOCR6
0003ca 9110 0301 	LDS  R17,_twi_rx_index
0003cc 9100 0300 	LDS  R16,_twi_tx_index
0003ce 9130 0330 	LDS  R19,_bytes_to_tx_G100
0003d0 9120 0302 	LDS  R18,_twi_result
0003d2 2fe1      	MOV  R30,R17
0003d3 91a0 0331 	LDS  R26,_twi_rx_buffer_G100
0003d5 91b0 0332 	LDS  R27,_twi_rx_buffer_G100+1
0003d7 e0f0      	LDI  R31,0
0003d8 0fea      	ADD  R30,R26
0003d9 1ffb      	ADC  R31,R27
0003da 01af      	MOVW R20,R30
0003db 91e0 00b9 	LDS  R30,185
0003dd 7fe8      	ANDI R30,LOW(0xF8)
0003de 30e8      	CPI  R30,LOW(0x8)
0003df f411      	BRNE _0x2000023
0003e0 e020      	LDI  R18,LOW(0)
0003e1 c002      	RJMP _0x2000024
                 _0x2000023:
0003e2 31e0      	CPI  R30,LOW(0x10)
0003e3 f419      	BRNE _0x2000025
                 _0x2000024:
0003e4 91e0 032d 	LDS  R30,_slave_address_G100
0003e6 c010      	RJMP _0x2000080
                 _0x2000025:
0003e7 31e8      	CPI  R30,LOW(0x18)
0003e8 f011      	BREQ _0x2000029
0003e9 32e8      	CPI  R30,LOW(0x28)
0003ea f541      	BRNE _0x200002A
                 _0x2000029:
0003eb 1703      	CP   R16,R19
0003ec f498      	BRSH _0x200002B
0003ed 2fe0      	MOV  R30,R16
0003ee 5f0f      	SUBI R16,-1
0003ef 91a0 032e 	LDS  R26,_twi_tx_buffer_G100
0003f1 91b0 032f 	LDS  R27,_twi_tx_buffer_G100+1
0003f3 e0f0      	LDI  R31,0
0003f4 0fae      	ADD  R26,R30
0003f5 1fbf      	ADC  R27,R31
0003f6 91ec      	LD   R30,X
                 _0x2000080:
0003f7 93e0 00bb 	STS  187,R30
0003f9 91e0 00bc 	LDS  R30,188
0003fb 70ef      	ANDI R30,LOW(0xF)
0003fc 68e0      	ORI  R30,0x80
0003fd 93e0 00bc 	STS  188,R30
0003ff c012      	RJMP _0x200002C
                 _0x200002B:
000400 91e0 0333 	LDS  R30,_bytes_to_rx_G100
000402 171e      	CP   R17,R30
000403 f468      	BRSH _0x200002D
000404 91e0 032d 	LDS  R30,_slave_address_G100
000406 60e1      	ORI  R30,1
000407 93e0 032d 	STS  _slave_address_G100,R30
000409 98f4      	CBI  0x1E,4
00040a 91e0 00bc 	LDS  R30,188
00040c 70ef      	ANDI R30,LOW(0xF)
00040d 6ae0      	ORI  R30,LOW(0xA0)
00040e 93e0 00bc 	STS  188,R30
000410 c10d      	RJMP _0x2000022
                 _0x200002D:
000411 c038      	RJMP _0x2000030
                 _0x200002C:
000412 c10b      	RJMP _0x2000022
                 _0x200002A:
000413 35e0      	CPI  R30,LOW(0x50)
000414 f431      	BRNE _0x2000031
000415 91e0 00bb 	LDS  R30,187
000417 01da      	MOVW R26,R20
000418 93ec      	ST   X,R30
000419 5f1f      	SUBI R17,-LOW(1)
00041a c002      	RJMP _0x2000032
                 _0x2000031:
00041b 34e0      	CPI  R30,LOW(0x40)
00041c f489      	BRNE _0x2000033
                 _0x2000032:
00041d 91e0 0333 	LDS  R30,_bytes_to_rx_G100
00041f 50e1      	SUBI R30,LOW(1)
000420 171e      	CP   R17,R30
000421 f028      	BRLO _0x2000034
000422 91e0 00bc 	LDS  R30,188
000424 70ef      	ANDI R30,LOW(0xF)
000425 68e0      	ORI  R30,0x80
000426 c004      	RJMP _0x2000081
                 _0x2000034:
000427 91e0 00bc 	LDS  R30,188
000429 70ef      	ANDI R30,LOW(0xF)
00042a 6ce0      	ORI  R30,LOW(0xC0)
                 _0x2000081:
00042b 93e0 00bc 	STS  188,R30
00042d c0f0      	RJMP _0x2000022
                 _0x2000033:
00042e 35e8      	CPI  R30,LOW(0x58)
00042f f431      	BRNE _0x2000036
000430 91e0 00bb 	LDS  R30,187
000432 01da      	MOVW R26,R20
000433 93ec      	ST   X,R30
000434 5f1f      	SUBI R17,-LOW(1)
000435 c002      	RJMP _0x2000037
                 _0x2000036:
000436 32e0      	CPI  R30,LOW(0x20)
000437 f409      	BRNE _0x2000038
                 _0x2000037:
000438 c002      	RJMP _0x2000039
                 _0x2000038:
000439 33e0      	CPI  R30,LOW(0x30)
00043a f409      	BRNE _0x200003A
                 _0x2000039:
00043b c002      	RJMP _0x200003B
                 _0x200003A:
00043c 34e8      	CPI  R30,LOW(0x48)
00043d f469      	BRNE _0x200003C
                 _0x200003B:
00043e 3020      	CPI  R18,0
00043f f451      	BRNE _0x200003D
000440 9bf4      	SBIS 0x1E,4
000441 c003      	RJMP _0x200003E
000442 1703      	CP   R16,R19
000443 f028      	BRLO _0x2000040
000444 c005      	RJMP _0x2000041
                 _0x200003E:
000445 91e0 0333 	LDS  R30,_bytes_to_rx_G100
000447 171e      	CP   R17,R30
000448 f408      	BRSH _0x2000042
                 _0x2000040:
000449 e024      	LDI  R18,LOW(4)
                 _0x2000042:
                 _0x2000041:
                 _0x200003D:
                 _0x2000030:
00044a c0cc      	RJMP _0x2000082
                 _0x200003C:
00044b 33e8      	CPI  R30,LOW(0x38)
00044c f431      	BRNE _0x2000045
00044d e022      	LDI  R18,LOW(2)
00044e 91e0 00bc 	LDS  R30,188
000450 70ef      	ANDI R30,LOW(0xF)
000451 68e0      	ORI  R30,0x80
000452 c0c8      	RJMP _0x2000083
                 _0x2000045:
000453 36e8      	CPI  R30,LOW(0x68)
000454 f011      	BREQ _0x2000048
000455 37e8      	CPI  R30,LOW(0x78)
000456 f411      	BRNE _0x2000049
                 _0x2000048:
000457 e022      	LDI  R18,LOW(2)
000458 c005      	RJMP _0x200004A
                 _0x2000049:
000459 36e0      	CPI  R30,LOW(0x60)
00045a f011      	BREQ _0x200004D
00045b 37e0      	CPI  R30,LOW(0x70)
00045c f4a1      	BRNE _0x200004E
                 _0x200004D:
00045d e020      	LDI  R18,LOW(0)
                 _0x200004A:
00045e e010      	LDI  R17,LOW(0)
00045f 98f4      	CBI  0x1E,4
000460 91e0 0334 	LDS  R30,_twi_rx_buffer_size_G100
000462 30e0      	CPI  R30,0
000463 f431      	BRNE _0x2000051
000464 e021      	LDI  R18,LOW(1)
000465 91e0 00bc 	LDS  R30,188
000467 70ef      	ANDI R30,LOW(0xF)
000468 68e0      	ORI  R30,0x80
000469 c004      	RJMP _0x2000084
                 _0x2000051:
00046a 91e0 00bc 	LDS  R30,188
00046c 70ef      	ANDI R30,LOW(0xF)
00046d 6ce0      	ORI  R30,LOW(0xC0)
                 _0x2000084:
00046e 93e0 00bc 	STS  188,R30
000470 c0ad      	RJMP _0x2000022
                 _0x200004E:
000471 38e0      	CPI  R30,LOW(0x80)
000472 f011      	BREQ _0x2000054
000473 39e0      	CPI  R30,LOW(0x90)
000474 f539      	BRNE _0x2000055
                 _0x2000054:
000475 9bf4      	SBIS 0x1E,4
000476 c002      	RJMP _0x2000056
000477 e021      	LDI  R18,LOW(1)
000478 c09e      	RJMP _0x2000057
                 _0x2000056:
000479 91e0 00bb 	LDS  R30,187
00047b 01da      	MOVW R26,R20
00047c 93ec      	ST   X,R30
00047d 5f1f      	SUBI R17,-LOW(1)
00047e 91e0 0334 	LDS  R30,_twi_rx_buffer_size_G100
000480 171e      	CP   R17,R30
000481 f4c0      	BRSH _0x2000058
000482 91e0 0335 	LDS  R30,_twi_slave_rx_handler_G100
000484 91f0 0336 	LDS  R31,_twi_slave_rx_handler_G100+1
000486 9730      	SBIW R30,0
000487 f411      	BRNE _0x2000059
000488 e026      	LDI  R18,LOW(6)
000489 c08d      	RJMP _0x2000057
                 _0x2000059:
00048a e0a0      	LDI  R26,LOW(0)
                +
00048b 91e0 0335+LDS R30 , _twi_slave_rx_handler_G100 + ( 0 )
00048d 91f0 0336+LDS R31 , _twi_slave_rx_handler_G100 + ( 0 ) + 1
00048f 9509     +ICALL
                 	__CALL1MN _twi_slave_rx_handler_G100,0
000490 30e0      	CPI  R30,0
000491 f039      	BREQ _0x200005A
000492 91e0 00bc 	LDS  R30,188
000494 70ef      	ANDI R30,LOW(0xF)
000495 6ce0      	ORI  R30,LOW(0xC0)
000496 93e0 00bc 	STS  188,R30
000498 c085      	RJMP _0x2000022
                 _0x200005A:
000499 c001      	RJMP _0x200005B
                 _0x2000058:
00049a 9af4      	SBI  0x1E,4
                 _0x200005B:
00049b c002      	RJMP _0x200005E
                 _0x2000055:
00049c 38e8      	CPI  R30,LOW(0x88)
00049d f409      	BRNE _0x200005F
                 _0x200005E:
00049e c002      	RJMP _0x2000060
                 _0x200005F:
00049f 39e8      	CPI  R30,LOW(0x98)
0004a0 f439      	BRNE _0x2000061
                 _0x2000060:
0004a1 91e0 00bc 	LDS  R30,188
0004a3 70ef      	ANDI R30,LOW(0xF)
0004a4 68e0      	ORI  R30,0x80
0004a5 93e0 00bc 	STS  188,R30
0004a7 c076      	RJMP _0x2000022
                 _0x2000061:
0004a8 3ae0      	CPI  R30,LOW(0xA0)
0004a9 f4b1      	BRNE _0x2000062
0004aa 91e0 00bc 	LDS  R30,188
0004ac 70ef      	ANDI R30,LOW(0xF)
0004ad 6ce0      	ORI  R30,LOW(0xC0)
0004ae 93e0 00bc 	STS  188,R30
0004b0 9af5      	SBI  0x1E,5
0004b1 91e0 0335 	LDS  R30,_twi_slave_rx_handler_G100
0004b3 91f0 0336 	LDS  R31,_twi_slave_rx_handler_G100+1
0004b5 9730      	SBIW R30,0
0004b6 f039      	BREQ _0x2000065
0004b7 e0a1      	LDI  R26,LOW(1)
                +
0004b8 91e0 0335+LDS R30 , _twi_slave_rx_handler_G100 + ( 0 )
0004ba 91f0 0336+LDS R31 , _twi_slave_rx_handler_G100 + ( 0 ) + 1
0004bc 9509     +ICALL
                 	__CALL1MN _twi_slave_rx_handler_G100,0
0004bd c001      	RJMP _0x2000066
                 _0x2000065:
0004be e026      	LDI  R18,LOW(6)
                 _0x2000066:
0004bf c05e      	RJMP _0x2000022
                 _0x2000062:
0004c0 3be0      	CPI  R30,LOW(0xB0)
0004c1 f411      	BRNE _0x2000067
0004c2 e022      	LDI  R18,LOW(2)
0004c3 c002      	RJMP _0x2000068
                 _0x2000067:
0004c4 3ae8      	CPI  R30,LOW(0xA8)
0004c5 f4b1      	BRNE _0x2000069
                 _0x2000068:
0004c6 91e0 0337 	LDS  R30,_twi_slave_tx_handler_G100
0004c8 91f0 0338 	LDS  R31,_twi_slave_tx_handler_G100+1
0004ca 9730      	SBIW R30,0
0004cb f059      	BREQ _0x200006A
0004cc e0a0      	LDI  R26,LOW(0)
                +
0004cd 91e0 0337+LDS R30 , _twi_slave_tx_handler_G100 + ( 0 )
0004cf 91f0 0338+LDS R31 , _twi_slave_tx_handler_G100 + ( 0 ) + 1
0004d1 9509     +ICALL
                 	__CALL1MN _twi_slave_tx_handler_G100,0
0004d2 2f3e      	MOV  R19,R30
0004d3 30e0      	CPI  R30,0
0004d4 f011      	BREQ _0x200006C
0004d5 e020      	LDI  R18,LOW(0)
0004d6 c002      	RJMP _0x200006D
                 _0x200006A:
                 _0x200006C:
0004d7 e026      	LDI  R18,LOW(6)
0004d8 c03e      	RJMP _0x2000057
                 _0x200006D:
0004d9 e000      	LDI  R16,LOW(0)
0004da 98f4      	CBI  0x1E,4
0004db c002      	RJMP _0x2000070
                 _0x2000069:
0004dc 3be8      	CPI  R30,LOW(0xB8)
0004dd f4f9      	BRNE _0x2000071
                 _0x2000070:
0004de 9bf4      	SBIS 0x1E,4
0004df c002      	RJMP _0x2000072
0004e0 e021      	LDI  R18,LOW(1)
0004e1 c035      	RJMP _0x2000057
                 _0x2000072:
0004e2 2fe0      	MOV  R30,R16
0004e3 5f0f      	SUBI R16,-1
0004e4 91a0 032e 	LDS  R26,_twi_tx_buffer_G100
0004e6 91b0 032f 	LDS  R27,_twi_tx_buffer_G100+1
0004e8 e0f0      	LDI  R31,0
0004e9 0fae      	ADD  R26,R30
0004ea 1fbf      	ADC  R27,R31
0004eb 91ec      	LD   R30,X
0004ec 93e0 00bb 	STS  187,R30
0004ee 1703      	CP   R16,R19
0004ef f428      	BRSH _0x2000073
0004f0 91e0 00bc 	LDS  R30,188
0004f2 70ef      	ANDI R30,LOW(0xF)
0004f3 6ce0      	ORI  R30,LOW(0xC0)
0004f4 c005      	RJMP _0x2000085
                 _0x2000073:
0004f5 9af4      	SBI  0x1E,4
0004f6 91e0 00bc 	LDS  R30,188
0004f8 70ef      	ANDI R30,LOW(0xF)
0004f9 68e0      	ORI  R30,0x80
                 _0x2000085:
0004fa 93e0 00bc 	STS  188,R30
0004fc c021      	RJMP _0x2000022
                 _0x2000071:
0004fd 3ce0      	CPI  R30,LOW(0xC0)
0004fe f011      	BREQ _0x2000078
0004ff 3ce8      	CPI  R30,LOW(0xC8)
000500 f499      	BRNE _0x2000079
                 _0x2000078:
000501 91e0 00bc 	LDS  R30,188
000503 70ef      	ANDI R30,LOW(0xF)
000504 6ce0      	ORI  R30,LOW(0xC0)
000505 93e0 00bc 	STS  188,R30
000507 91e0 0337 	LDS  R30,_twi_slave_tx_handler_G100
000509 91f0 0338 	LDS  R31,_twi_slave_tx_handler_G100+1
00050b 9730      	SBIW R30,0
00050c f031      	BREQ _0x200007A
00050d e0a1      	LDI  R26,LOW(1)
                +
00050e 91e0 0337+LDS R30 , _twi_slave_tx_handler_G100 + ( 0 )
000510 91f0 0338+LDS R31 , _twi_slave_tx_handler_G100 + ( 0 ) + 1
000512 9509     +ICALL
                 	__CALL1MN _twi_slave_tx_handler_G100,0
                 _0x200007A:
000513 c009      	RJMP _0x2000043
                 _0x2000079:
000514 30e0      	CPI  R30,0
000515 f441      	BRNE _0x2000022
000516 e023      	LDI  R18,LOW(3)
                 _0x2000057:
                 _0x2000082:
000517 91e0 00bc 	LDS  R30,188
000519 70ef      	ANDI R30,LOW(0xF)
00051a 6de0      	ORI  R30,LOW(0xD0)
                 _0x2000083:
00051b 93e0 00bc 	STS  188,R30
                 _0x2000043:
00051d 9af5      	SBI  0x1E,5
                 _0x2000022:
00051e 9310 0301 	STS  _twi_rx_index,R17
000520 9300 0300 	STS  _twi_tx_index,R16
000522 9320 0302 	STS  _twi_result,R18
000524 9330 0330 	STS  _bytes_to_tx_G100,R19
000526 940e 0585 	CALL __LOADLOCR6
000528 9626      	ADIW R28,6
000529 91e9      	LD   R30,Y+
00052a bfef      	OUT  SREG,R30
00052b 91f9      	LD   R31,Y+
00052c 91e9      	LD   R30,Y+
00052d 91b9      	LD   R27,Y+
00052e 91a9      	LD   R26,Y+
00052f 9199      	LD   R25,Y+
000530 9189      	LD   R24,Y+
000531 9179      	LD   R23,Y+
000532 9169      	LD   R22,Y+
000533 90f9      	LD   R15,Y+
000534 9019      	LD   R1,Y+
000535 9009      	LD   R0,Y+
000536 9518      	RETI
                 
                 	.CSEG
                 
                 	.DSEG
                 _twi_tx_index:
000300           	.BYTE 0x1
                 _twi_rx_index:
000301           	.BYTE 0x1
                 _twi_result:
000302           	.BYTE 0x1
                 _read_command:
000303           	.BYTE 0x1
                 _current_command:
000304           	.BYTE 0x1
                 _i:
000305           	.BYTE 0x1
                 _size_commands:
000306           	.BYTE 0x1
                 _write_command:
000307           	.BYTE 0x1
                 _color_R:
000308           	.BYTE 0x1
                 _color_G:
000309           	.BYTE 0x1
                 _color_B:
00030a           	.BYTE 0x1
                 _twi_rx_buffer:
00030b           	.BYTE 0xD
                 _twi_tx_buffer:
000318           	.BYTE 0x15
                 _slave_address_G100:
00032d           	.BYTE 0x1
                 _twi_tx_buffer_G100:
00032e           	.BYTE 0x2
                 _bytes_to_tx_G100:
000330           	.BYTE 0x1
                 _twi_rx_buffer_G100:
000331           	.BYTE 0x2
                 _bytes_to_rx_G100:
000333           	.BYTE 0x1
                 _twi_rx_buffer_size_G100:
000334           	.BYTE 0x1
                 _twi_slave_rx_handler_G100:
000335           	.BYTE 0x2
                 _twi_slave_tx_handler_G100:
000337           	.BYTE 0x2
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x0:
000537 91e0 030b 	LDS  R30,_twi_rx_buffer
000539 e0f0      	LDI  R31,0
00053a 9731      	SBIW R30,1
00053b 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:12 WORDS
                 SUBOPT_0x1:
00053c 91a0 0305 	LDS  R26,_i
00053e e0b0      	LDI  R27,0
00053f 17ae      	CP   R26,R30
000540 07bf      	CPC  R27,R31
000541 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 9 TIMES, CODE SIZE REDUCTION:45 WORDS
                 SUBOPT_0x2:
000542 91e0 0305 	LDS  R30,_i
000544 e0f0      	LDI  R31,0
000545 5fe5      	SUBI R30,LOW(-_twi_rx_buffer)
000546 4ffc      	SBCI R31,HIGH(-_twi_rx_buffer)
000547 81e0      	LD   R30,Z
000548 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:12 WORDS
                 SUBOPT_0x3:
000549 91e0 0305 	LDS  R30,_i
00054b 5fef      	SUBI R30,-LOW(1)
00054c 93e0 0305 	STS  _i,R30
00054e 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x4:
00054f 91e0 0304 	LDS  R30,_current_command
000551 e0f0      	LDI  R31,0
000552 9730      	SBIW R30,0
000553 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x5:
000554 e0f0      	LDI  R31,0
000555 30e1      	CPI  R30,LOW(0x1)
000556 e0a0      	LDI  R26,HIGH(0x1)
000557 07fa      	CPC  R31,R26
000558 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 13 TIMES, CODE SIZE REDUCTION:33 WORDS
                 SUBOPT_0x6:
000559 91e0 0305 	LDS  R30,_i
00055b e0f0      	LDI  R31,0
00055c 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x7:
00055d 91e0 0306 	LDS  R30,_size_commands
00055f e0f0      	LDI  R31,0
000560 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x8:
000561 91e0 0307 	LDS  R30,_write_command
000563 cff0      	RJMP SUBOPT_0x5
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:17 WORDS
                 SUBOPT_0x9:
000564 91a0 0305 	LDS  R26,_i
000566 e0b0      	LDI  R27,0
000567 5ea8      	SUBI R26,LOW(-_twi_tx_buffer)
000568 4fbc      	SBCI R27,HIGH(-_twi_tx_buffer)
000569 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0xA:
00056a 93e0 007c 	STS  124,R30
00056c 91e0 007a 	LDS  R30,122
00056e 64e0      	ORI  R30,0x40
00056f 93e0 007a 	STS  122,R30
000571 9508      	RET
                 
                 
                 	.CSEG
                 __LSRW3:
000572 95f6      	LSR  R31
000573 95e7      	ROR  R30
                 __LSRW2:
000574 95f6      	LSR  R31
000575 95e7      	ROR  R30
000576 95f6      	LSR  R31
000577 95e7      	ROR  R30
000578 9508      	RET
                 
                 __LTB12U:
000579 17ae      	CP   R26,R30
00057a e0e1      	LDI  R30,1
00057b f008      	BRLO __LTB12U1
00057c 27ee      	CLR  R30
                 __LTB12U1:
00057d 9508      	RET
                 
                 __SAVELOCR6:
00057e 935a      	ST   -Y,R21
                 __SAVELOCR5:
00057f 934a      	ST   -Y,R20
                 __SAVELOCR4:
000580 933a      	ST   -Y,R19
                 __SAVELOCR3:
000581 932a      	ST   -Y,R18
                 __SAVELOCR2:
000582 931a      	ST   -Y,R17
000583 930a      	ST   -Y,R16
000584 9508      	RET
                 
                 __LOADLOCR6:
000585 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
000586 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
000587 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000588 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000589 8119      	LDD  R17,Y+1
00058a 8108      	LD   R16,Y
00058b 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega328P register use summary:
r0 :   6 r1 :   3 r2 :   0 r3 :   4 r4 :   5 r5 :   5 r6 :   6 r7 :   4 
r8 :   4 r9 :   4 r10:   4 r11:   5 r12:   5 r13:   3 r14:   3 r15:   2 
r16:  12 r17:  13 r18:  19 r19:   8 r20:   6 r21:   2 r22:   4 r23:   2 
r24:   9 r25:   4 r26: 110 r27:  17 r28:   4 r29:   1 r30: 461 r31:  96 
x  :  14 y  :  65 z  :  19 
Registers used: 34 out of 35 (97.1%)

ATmega328P instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   5 add   :   7 
adiw  :   3 and   :   0 andi  :  19 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :  21 
brge  :   3 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   6 
brlt  :   1 brmi  :   0 brne  :  72 brpl  :   0 brsh  :   8 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  57 
cbi   :  17 cbr   :   1 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  22 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :  15 cpc   :  23 cpi   :  77 cpse  :   0 dec   :   1 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   4 ijmp  :   0 
in    :   3 inc   :   2 jmp   :  33 ld    :  25 ldd   :  16 ldi   : 152 
lds   :  98 lpm   :   7 lsl   :   1 lsr   :   3 mov   :  15 movw  :   8 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   0 
ori   :  19 out   :  23 pop   :   0 push  :   0 rcall :   2 ret   :  16 
reti  :   2 rjmp  : 101 rol   :   0 ror   :   3 sbc   :   0 sbci  :  18 
sbi   :  16 sbic  :   9 sbis  :   4 sbiw  :  13 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  47 std   :   3 sts   :  94 sub   :   0 subi  :  34 swap  :   0 
tst   :   1 wdr   :   1 
Instructions used: 51 out of 116 (44.0%)

ATmega328P memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000b18   2830     10   2840   32768   8.7%
[.dseg] 0x000100 0x000339      0     57     57    2303   2.5%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 9 warnings
