#include "common.h"
#include "driver.h"
// Code banking configuration, do not remove
#ifdef USE_BANKING
#pragma codeseg BANK3
#endif


void drv_rx_misc_cfg(void) BANKING_CTRL {
        reg_PT_RX_PRBS_LOAD_LANE = 0;
}

void drv_rx_train_if_cfg(void) BANKING_CTRL {

        if(reg_ETHERNET_MODE_LANE_1_0 == 0x1) {
                reg_TRAIN_PAT_NUM_LANE_9_0_b0 = 0x88;
                reg_TRAIN_PAT_NUM_LANE_9_0_b1 = 0x0;
                reg_TX_AMP_DEFAULT1_LANE_6_0 = 0x2b;
                reg_TX_EMPH0_DEFAULT1_LANE_4_0 = 0x3;
                reg_TX_EMPH1_DEFAULT1_LANE_4_0 = 0x11;

                reg_TX_AMP_DEFAULT2_LANE_6_0 = 0x3f;
                reg_TX_EMPH0_DEFAULT2_LANE_4_0 = 0x0;
                reg_TX_EMPH1_DEFAULT2_LANE_4_0 = 0x0;

                reg_TX_AMP_DEFAULT3_LANE_6_0 = 0x3f;
                reg_TX_EMPH0_DEFAULT3_LANE_4_0 = 0x0;
                reg_TX_EMPH1_DEFAULT3_LANE_4_0 = 0x0;

                reg_TX_EMPH0_MAX_LANE_4_0 = 0x10;
                reg_TX_EMPH1_MAX_LANE_4_0 = 0x19;
                reg_TX_EMPH2_MAX_LANE_4_0 = 0x0;

                reg_TRX_TRAIN_TIMER_LANE_12_0_b0 = 0xf4;
                reg_TRX_TRAIN_TIMER_LANE_12_0_b1 = 0x1; 
                reg_INT_TX_PRESET_INDEX_LANE_3_0 = 0x1;
                reg_LOCAL_TX_PRESET_INDEX_LANE_3_0 = 0x1;
                reg_TX_TRAIN_PAT_CODING_SEL_LANE_1_0 = 0x1;


        } else if(reg_ETHERNET_MODE_LANE_1_0 == 0x2) {
                reg_TRAIN_PAT_NUM_LANE_9_0_b0 = 0x8;
                reg_TRAIN_PAT_NUM_LANE_9_0_b1 = 0x2;
                reg_TX_AMP_DEFAULT1_LANE_6_0 = 0x3f;
                reg_TX_EMPH0_DEFAULT1_LANE_4_0 = 0x0;
                reg_TX_EMPH1_DEFAULT1_LANE_4_0 = 0x0;

                reg_TX_AMP_DEFAULT2_LANE_6_0 = 0x2f;
                reg_TX_EMPH0_DEFAULT2_LANE_4_0 = 0xa;
                reg_TX_EMPH1_DEFAULT2_LANE_4_0 = 0x6;

                reg_TX_AMP_DEFAULT3_LANE_6_0 = 0x2f;
                reg_TX_EMPH0_DEFAULT3_LANE_4_0 = 0x10;
                reg_TX_EMPH1_DEFAULT3_LANE_4_0 = 0x0;

                reg_TX_EMPH0_MAX_LANE_4_0 = 0x10;
                reg_TX_EMPH1_MAX_LANE_4_0 = 0x10;
                reg_TX_EMPH2_MAX_LANE_4_0 = 0x6;
                reg_TRX_TRAIN_TIMER_LANE_12_0_b0 = 0xb7;
                reg_TRX_TRAIN_TIMER_LANE_12_0_b1 = 0x0b;
                reg_INT_TX_PRESET_INDEX_LANE_3_0 = 0x1;
                reg_LOCAL_TX_PRESET_INDEX_LANE_3_0 = 0x1;
                reg_TX_TRAIN_PAT_CODING_SEL_LANE_1_0 = 0x0;

       } else if(reg_ETHERNET_MODE_LANE_1_0 == 0x3) {
                reg_TRAIN_PAT_NUM_LANE_9_0_b0 = 0x4;
                reg_TRAIN_PAT_NUM_LANE_9_0_b1 = 0x1;
                reg_TX_AMP_DEFAULT1_LANE_6_0 = 0x3f;
                reg_TX_EMPH0_DEFAULT1_LANE_4_0 = 0x0;
                reg_TX_EMPH1_DEFAULT1_LANE_4_0 = 0x0;

                reg_TX_AMP_DEFAULT2_LANE_6_0 = 0x3f;
                reg_TX_EMPH0_DEFAULT2_LANE_4_0 = 0x0;
                reg_TX_EMPH1_DEFAULT2_LANE_4_0 = 0x0;

                reg_TX_AMP_DEFAULT3_LANE_6_0 = 0x3f;
                reg_TX_EMPH0_DEFAULT3_LANE_4_0 = 0x00;
                reg_TX_EMPH1_DEFAULT3_LANE_4_0 = 0x0;

                reg_TX_EMPH0_MAX_LANE_4_0 = 0x16;
                reg_TX_EMPH1_MAX_LANE_4_0 = 0x10;
                reg_TX_EMPH2_MAX_LANE_4_0 = 0x9;

                reg_TRX_TRAIN_TIMER_LANE_12_0_b0 = 0xff;
                reg_TRX_TRAIN_TIMER_LANE_12_0_b1 = 0x1f;
                reg_INT_TX_PRESET_INDEX_LANE_3_0 = 0x1;
                reg_LOCAL_TX_PRESET_INDEX_LANE_3_0 = 0x1;
                reg_TX_TRAIN_PAT_CODING_SEL_LANE_1_0 = 0x0;

        }
         else if (reg_ETHERNET_MODE_LANE_1_0 == 0x0) {
                reg_TRX_TRAIN_TIMER_LANE_12_0_b0 = 0xf4;
                reg_TRX_TRAIN_TIMER_LANE_12_0_b1 = 0x1;

        }
        reg_DET_BYPASS_LANE = 0x1;
        reg_TRAIN_PAT_NUM_RX_LANE_9_0_b0 = reg_TRAIN_PAT_NUM_LANE_9_0_b0;
        reg_TRAIN_PAT_NUM_RX_LANE_9_0_b1 = reg_TRAIN_PAT_NUM_LANE_9_0_b1;
        reg_FORCE_CONTROL_RX_EN_LANE = 0x0;
        reg_FORCE_CONTROL_TX_EN_LANE = 0x0;
        reg_AUTO_FORCE_DIS_RX_LANE = 0x0;
        reg_AUTO_FORCE_DIS_TX_LANE = 0x0;
        reg_PATTERN_LOCK_LOST_TIMEOUT_EN_LANE = 0;

}


void drv_rx_eq_cfg (void) BANKING_CTRL {

        reg_RX_SKEW_CAL_SQ_FREZ_EN_LANE = 1; //change default to on
        reg_RX_SKEW_CAL_PAT_FREZ_EN_LANE = 1;
        reg_RX_DP_LMS_BLW_PAT_FREZ_EN_LANE = 1;
        reg_RX_DTL_LMS_BLW_PAT_FREZ_EN_LANE = 1;

        if((reg_RX_TH_SEL_LANE_1_0 == 3) & (reg_RX_RATE_MODE_LANE_1_0 == 0)) {
                reg_RX_DTL_BUF_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_BLW_EN_LANE = 1;
                reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 1;
                reg_RX_DP_BUF_CLK_EN_LANE = 1;
                reg_RX_DP_LS_BUF_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_DFE_EN_LANE = 1;
                reg_RX_DP_LMS_BLW_EN_LANE = 1;
                reg_RX_DP_LMS_GAIN_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST3_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST4_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST5_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST6_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST7_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST8_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST9_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST10_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST11_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST12_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST13_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST14_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST15_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST16_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST17_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST18_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST19_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST20_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 1;
                reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
                reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
                reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x0;
                reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0xff;
                reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0xff;
                reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0xff;
                reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0xff;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0xff;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0xff;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0xff;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0xff;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0xff;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0xff;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0xff;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0xff;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0xff;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0xff;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0xff;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0xff;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0xff;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0xff;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0xff;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0xff;
        
        } else if((reg_RX_TH_SEL_LANE_1_0 == 2) & (reg_RX_RATE_MODE_LANE_1_0 == 0)) {
                reg_RX_DTL_BUF_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_BLW_EN_LANE = 1;
                reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 1;
                reg_RX_DP_BUF_CLK_EN_LANE = 1;
                reg_RX_DP_LS_BUF_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_DFE_EN_LANE = 1;
                reg_RX_DP_LMS_BLW_EN_LANE = 1;
                reg_RX_DP_LMS_GAIN_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST3_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST4_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST5_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST6_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST7_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST8_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST9_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST10_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST11_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST12_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST13_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST14_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST15_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST16_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST17_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST18_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST19_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST20_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 1;
                reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
                reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
                reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x1;
                reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x55;
                reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x55;
                reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x55;
                reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x55;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x55;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x55;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x55;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x55;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x55;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x55;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x55;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x55;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0xff;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0xff;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0xff;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0xff;
        
        } else if((reg_RX_TH_SEL_LANE_1_0 == 2) & (reg_RX_RATE_MODE_LANE_1_0 == 1)) {
                reg_RX_DTL_BUF_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_BLW_EN_LANE = 1;
                reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 1;
                reg_RX_DP_BUF_CLK_EN_LANE = 1;
                reg_RX_DP_LS_BUF_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_DFE_EN_LANE = 1;
                reg_RX_DP_LMS_BLW_EN_LANE = 1;
                reg_RX_DP_LMS_GAIN_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST3_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST4_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST5_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST6_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST7_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST8_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST9_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST10_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST11_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST12_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST13_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST14_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST15_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST16_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST17_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST18_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST19_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST20_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 1;
                reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
                reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
                reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x2;
                reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x11;
                reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x11;
                reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x55;
                reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x55;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x55;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x55;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x55;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x55;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x55;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x55;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x55;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x55;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0xff;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0xff;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x00;
        
        } else if((reg_RX_TH_SEL_LANE_1_0 == 1) & (reg_RX_RATE_MODE_LANE_1_0 == 0)) {
                reg_RX_DTL_BUF_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_BLW_EN_LANE = 1;
                reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 1;
                reg_RX_DP_BUF_CLK_EN_LANE = 1;
                reg_RX_DP_LS_BUF_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_DFE_EN_LANE = 1;
                reg_RX_DP_LMS_BLW_EN_LANE = 1;
                reg_RX_DP_LMS_GAIN_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST3_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST4_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST5_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST6_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST7_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST8_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST9_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST10_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST11_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST12_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST13_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST14_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST15_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST16_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST17_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST18_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST19_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST20_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 1;
                reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
                reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
                reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x2;
                reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x11;
                reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x11;
                reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x11;
                reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x11;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x11;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x11;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x11;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x11;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x11;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x11;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x11;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x11;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0xff;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0xff;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x00;
        
        } else if((reg_RX_TH_SEL_LANE_1_0 == 1) & (reg_RX_RATE_MODE_LANE_1_0 == 1)) {
                reg_RX_DTL_BUF_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_BLW_EN_LANE = 1;
                reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 1;
                reg_RX_DP_BUF_CLK_EN_LANE = 1;
                reg_RX_DP_LS_BUF_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_DFE_EN_LANE = 1;
                reg_RX_DP_LMS_BLW_EN_LANE = 1;
                reg_RX_DP_LMS_GAIN_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST3_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST4_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST5_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST6_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST7_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST8_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST9_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST10_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST11_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST12_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST13_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST14_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST15_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST16_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST17_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST18_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST19_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST20_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 1;
                reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
                reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
                reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x3;
                reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x01;
                reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x01;
                reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x11;
                reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x11;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x11;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x11;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x11;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x11;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x11;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x11;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x11;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x11;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0xff;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x00;
        
        } else if((reg_RX_TH_SEL_LANE_1_0 == 0) & (reg_RX_RATE_MODE_LANE_1_0 == 0)) {
                reg_RX_DTL_BUF_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 1;
                reg_RX_DTL_LMS_BLW_EN_LANE = 1;
                reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 1;
                reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 1;
                reg_RX_DP_BUF_CLK_EN_LANE = 1;
                reg_RX_DP_LS_BUF_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_DFE_EN_LANE = 1;
                reg_RX_DP_LMS_BLW_EN_LANE = 1;
                reg_RX_DP_LMS_GAIN_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST3_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST4_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST5_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST6_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST7_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST8_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST9_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST10_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST11_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST12_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST13_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST14_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST15_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST16_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST17_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST18_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST19_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST20_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 1;
                reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
                reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
                reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x3;
                reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x01;
                reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x01;
                reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x01;
                reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x01;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x01;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x01;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x01;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x01;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x01;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x01;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x01;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x01;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0xff;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x00;
        
        } else if((reg_RX_TH_SEL_LANE_1_0 == 0) & (reg_RX_RATE_MODE_LANE_1_0 == 1)) {
                reg_RX_DTL_BUF_CLK_EN_LANE = 0;
                reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 0;
                reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 0;
                reg_RX_DTL_LMS_BLW_EN_LANE = 0;
                reg_RX_DTL_LMS_GAIN_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 0;
                reg_RX_DP_BUF_CLK_EN_LANE = 1;
                reg_RX_DP_LS_BUF_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_DFE_EN_LANE = 1;
                reg_RX_DP_LMS_BLW_EN_LANE = 1;
                reg_RX_DP_LMS_GAIN_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST3_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST4_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST5_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST6_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST7_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST8_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST9_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST10_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST11_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST12_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST13_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST14_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST15_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST16_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST17_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST18_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST19_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST20_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 0;
                reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
                reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
                reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x4;
                reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x01;
                reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x00;
                reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x01;
                reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x01;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x01;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x01;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x01;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x01;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x01;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x01;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x01;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x01;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x0f;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x00;
        
        } else if((reg_RX_TH_SEL_LANE_1_0 == 0) & (reg_RX_RATE_MODE_LANE_1_0 == 2)) {
                reg_RX_DTL_BUF_CLK_EN_LANE = 0;
                reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 0;
                reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 0;
                reg_RX_DTL_LMS_BLW_EN_LANE = 0;
                reg_RX_DTL_LMS_GAIN_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 0;
                reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 0;
                reg_RX_DP_BUF_CLK_EN_LANE = 1;
                reg_RX_DP_LS_BUF_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 0;
                reg_RX_DP_LMS_DFE_EN_LANE = 1;
                reg_RX_DP_LMS_BLW_EN_LANE = 1;
                reg_RX_DP_LMS_GAIN_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
                reg_RX_DP_LMS_FFE_PST3_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST4_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST5_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST6_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST7_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST8_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST9_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST10_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST11_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST12_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST13_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST14_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST15_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST16_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST17_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST18_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST19_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_PST20_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 0;
                reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 0;
                reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0x5;
                reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
                reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x5;
                reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x01;
                reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x00;
                reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x01;
                reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x00;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x01;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x01;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x01;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x00;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x01;
                reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x03;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x00;
                reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x00;
        
        }

}


void drv_rx_train_cfg (void) BANKING_CTRL {

        if((reg_RX_TH_SEL_LANE_1_0 == 3) & (reg_RX_RATE_MODE_LANE_1_0 == 0) & (reg_RX_PAM2_EN_LANE == 0)) {
                lnx_RX_TRAIN_ADC_SAT_CHECK_NOMINAL_SIGNAL_R_LANE_3_0           = 2  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_SMALL_SIGNAL_R_LANE_3_0             = 1  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_LARGE_SIGNAL_R_LANE_3_0             = 3  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_NOMINAL_SIGNAL_C_LANE_6_0           = 70 ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_SMALL_SIGNAL_C_LANE_6_0             = 80 ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_LARGE_SIGNAL_C_LANE_6_0             = 60 ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_NOMINAL_SIGNAL_COARSE_GAIN_LANE_4_0 = 1  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_SMALL_SIGNAL_COARSE_GAIN_LANE_4_0   = 2  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_LARGE_SIGNAL_COARSE_GAIN_LANE_4_0   = 0  ;
                lnx_RX_TRAIN_BLIND_CTLE_R_MAX_LANE_4_0                         = 5  ;
                lnx_TRX_TRAIN_CTLE_R_MIN_LANE_4_0                              = 0  ;
                lnx_TRX_TRAIN_CTLE_R_MAX_LANE_4_0                              = 8  ;
                lnx_TRX_TRAIN_CTLE_C_MIN_LANE_7_0                              = 0  ;
                lnx_TRX_TRAIN_CTLE_C_MAX_LANE_7_0                              = 100;
                lnx_TRX_TRAIN_CTLE_GC_MIN_LANE_4_0                             = 0  ;
                lnx_TRX_TRAIN_CTLE_GC_MAX_LANE_4_0                             = 3  ;
                lnx_TRX_TRAIN_DFE_OPT_EN_LANE                                  = 1  ;
                lnx_TRX_TRAIN_FLT_OPT_EN_LANE                                  = 1  ;
                lnx_TRX_TRAIN_AGC_EN_LANE                                      = 1  ;
                lnx_TRX_TRAIN_SNR_DTL_CHECK_LANE_15_0                          = 224;
                lnx_TRX_TRAIN_SNR_LEN_LANE_3_0                                 = 6  ;
                reg_CDS_DTL_COARSE_LPF_KP_SHIFT_LANE_3_0                       = 9  ;
                reg_CDS_DTL_COARSE_LPF_KI_SHIFT_LANE_4_0                       = 13 ;
                reg_CDS_DTL_FINE_LPF_KP_SHIFT_LANE_3_0                         = 8  ;
                reg_CDS_DTL_FINE_LPF_KI_SHIFT_LANE_4_0                         = 11 ;
                reg_CDS_DTL_ACCU_LPF_KP_SHIFT_LANE_3_0                         = 7  ;
                reg_CDS_DTL_ACCU_LPF_KI_SHIFT_LANE_4_0                         = 9  ;
                lnx_RX_TRAIN_BLIND_ADC_TH1_LANE_5_0                            = 56 ;
                lnx_RX_TRAIN_OPT_ADC_TH1_LANE_5_0                              = 56 ;
                lnx_TRX_TRAIN_TRX_OPT_EN_LANE                                  = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_EN_LANE                                 = 1  ;
                lnx_RX_TRAIN_COARSE_GAIN_TUNE_EN_LANE                          = 1  ;
                lnx_RX_TRAIN_MID_FREQ_TUNE_EN_LANE                             = 1  ;
                lnx_RX_TRAIN_CTLE_TUNE_RL1_EN_LANE                             = 1  ;
                lnx_RX_TRAIN_CTLE_TUNE_CURTIA_EN_LANE                          = 1  ;
                lnx_RX_TRAIN_CTLE_TUNE_CUR1_EN_LANE                            = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_CUR2_EN_LANE                            = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_RL1_EXTRA_EN_LANE                       = 0  ;
                lnx_TRX_TRAIN_DP_PST1_FZ_DFE_EN_LANE                           = 1  ;
                lnx_TRX_TRAIN_DTL_PHASE_OPT_EN_LANE                            = 1  ;
                lnx_TRX_TRAIN_PAT_PROT_EN_LANE                                 = 1  ;
                lnx_TX_TRAIN_SHAPE_BASED_TRAIN_EN_LANE                         = 1  ;
                lnx_TRX_TRAIN_TRX_OPT_FINE_EN_LANE                             = 1  ;
                lnx_RX_TRAIN_BLIND_ALT_SEARCH_EN_LANE                          = 0  ;
                lnx_TRX_TRAIN_END_DTL_PST1_EN_LANE                             = 1  ;
                lnx_RX_TRAIN_CTLE_TUNE_R_EN_LANE                               = 1  ;
                lnx_RX_TRAIN_CTLE_TUNE_C_EN_LANE                               = 1  ;

        } else if((reg_RX_TH_SEL_LANE_1_0 == 3) & (reg_RX_RATE_MODE_LANE_1_0 == 0) & (reg_RX_PAM2_EN_LANE == 1)) {
                lnx_RX_TRAIN_ADC_SAT_CHECK_NOMINAL_SIGNAL_R_LANE_3_0           = 2  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_SMALL_SIGNAL_R_LANE_3_0             = 1  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_LARGE_SIGNAL_R_LANE_3_0             = 3  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_NOMINAL_SIGNAL_C_LANE_6_0           = 70 ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_SMALL_SIGNAL_C_LANE_6_0             = 80 ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_LARGE_SIGNAL_C_LANE_6_0             = 60 ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_NOMINAL_SIGNAL_COARSE_GAIN_LANE_4_0 = 1  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_SMALL_SIGNAL_COARSE_GAIN_LANE_4_0   = 2  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_LARGE_SIGNAL_COARSE_GAIN_LANE_4_0   = 0  ;
                lnx_RX_TRAIN_BLIND_CTLE_R_MAX_LANE_4_0                         = 7  ;
                lnx_TRX_TRAIN_CTLE_R_MIN_LANE_4_0                              = 0  ;
                lnx_TRX_TRAIN_CTLE_R_MAX_LANE_4_0                              = 10 ;
                lnx_TRX_TRAIN_CTLE_C_MIN_LANE_7_0                              = 0  ;
                lnx_TRX_TRAIN_CTLE_C_MAX_LANE_7_0                              = 100;
                lnx_TRX_TRAIN_CTLE_GC_MIN_LANE_4_0                             = 0  ;
                lnx_TRX_TRAIN_CTLE_GC_MAX_LANE_4_0                             = 3  ;
                lnx_TRX_TRAIN_DFE_OPT_EN_LANE                                  = 1  ;
                lnx_TRX_TRAIN_FLT_OPT_EN_LANE                                  = 1  ;
                lnx_TRX_TRAIN_AGC_EN_LANE                                      = 1  ;
                lnx_TRX_TRAIN_SNR_DTL_CHECK_LANE_15_0                          = 224;
                lnx_TRX_TRAIN_SNR_LEN_LANE_3_0                                 = 6  ;
                reg_CDS_DTL_COARSE_LPF_KP_SHIFT_LANE_3_0                       = 9  ;
                reg_CDS_DTL_COARSE_LPF_KI_SHIFT_LANE_4_0                       = 13 ;
                reg_CDS_DTL_FINE_LPF_KP_SHIFT_LANE_3_0                         = 8  ;
                reg_CDS_DTL_FINE_LPF_KI_SHIFT_LANE_4_0                         = 11 ;
                reg_CDS_DTL_ACCU_LPF_KP_SHIFT_LANE_3_0                         = 7  ;
                reg_CDS_DTL_ACCU_LPF_KI_SHIFT_LANE_4_0                         = 9  ;
                lnx_RX_TRAIN_BLIND_ADC_TH1_LANE_5_0                            = 54 ;
                lnx_RX_TRAIN_OPT_ADC_TH1_LANE_5_0                              = 54 ;
                lnx_TRX_TRAIN_TRX_OPT_EN_LANE                                  = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_EN_LANE                                 = 1  ;
                lnx_RX_TRAIN_COARSE_GAIN_TUNE_EN_LANE                          = 0  ;
                lnx_RX_TRAIN_MID_FREQ_TUNE_EN_LANE                             = 1  ;
                lnx_RX_TRAIN_CTLE_TUNE_RL1_EN_LANE                             = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_CURTIA_EN_LANE                          = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_CUR1_EN_LANE                            = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_CUR2_EN_LANE                            = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_RL1_EXTRA_EN_LANE                       = 0  ;
                lnx_TRX_TRAIN_DP_PST1_FZ_DFE_EN_LANE                           = 1  ;
                lnx_TRX_TRAIN_DTL_PHASE_OPT_EN_LANE                            = 0  ;
                lnx_TRX_TRAIN_PAT_PROT_EN_LANE                                 = 1  ;
                lnx_TX_TRAIN_SHAPE_BASED_TRAIN_EN_LANE                         = 1  ;
                lnx_TRX_TRAIN_TRX_OPT_FINE_EN_LANE                             = 1  ;
                lnx_RX_TRAIN_BLIND_ALT_SEARCH_EN_LANE                          = 0  ;
                lnx_TRX_TRAIN_END_DTL_PST1_EN_LANE                             = 1  ;
                lnx_RX_TRAIN_CTLE_TUNE_R_EN_LANE                               = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_C_EN_LANE                               = 0  ;

        } else if((reg_RX_TH_SEL_LANE_1_0 == 2) & (reg_RX_RATE_MODE_LANE_1_0 == 0) & (reg_RX_PAM2_EN_LANE == 0)) {
                lnx_RX_TRAIN_ADC_SAT_CHECK_NOMINAL_SIGNAL_R_LANE_3_0           = 2  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_SMALL_SIGNAL_R_LANE_3_0             = 1  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_LARGE_SIGNAL_R_LANE_3_0             = 3  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_NOMINAL_SIGNAL_C_LANE_6_0           = 70 ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_SMALL_SIGNAL_C_LANE_6_0             = 80 ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_LARGE_SIGNAL_C_LANE_6_0             = 60 ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_NOMINAL_SIGNAL_COARSE_GAIN_LANE_4_0 = 1  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_SMALL_SIGNAL_COARSE_GAIN_LANE_4_0   = 2  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_LARGE_SIGNAL_COARSE_GAIN_LANE_4_0   = 0  ;
                lnx_RX_TRAIN_BLIND_CTLE_R_MAX_LANE_4_0                         = 8  ;
                lnx_TRX_TRAIN_CTLE_R_MIN_LANE_4_0                              = 0  ;
                lnx_TRX_TRAIN_CTLE_R_MAX_LANE_4_0                              = 10 ;
                lnx_TRX_TRAIN_CTLE_C_MIN_LANE_7_0                              = 0  ;
                lnx_TRX_TRAIN_CTLE_C_MAX_LANE_7_0                              = 100;
                lnx_TRX_TRAIN_CTLE_GC_MIN_LANE_4_0                             = 0  ;
                lnx_TRX_TRAIN_CTLE_GC_MAX_LANE_4_0                             = 5  ;
                lnx_TRX_TRAIN_DFE_OPT_EN_LANE                                  = 1  ;
                lnx_TRX_TRAIN_FLT_OPT_EN_LANE                                  = 1  ;
                lnx_TRX_TRAIN_AGC_EN_LANE                                      = 1  ;
                lnx_TRX_TRAIN_SNR_DTL_CHECK_LANE_15_0                          = 224;
                lnx_TRX_TRAIN_SNR_LEN_LANE_3_0                                 = 6  ;
                reg_CDS_DTL_COARSE_LPF_KP_SHIFT_LANE_3_0                       = 11 ;
                reg_CDS_DTL_COARSE_LPF_KI_SHIFT_LANE_4_0                       = 15 ;
                reg_CDS_DTL_FINE_LPF_KP_SHIFT_LANE_3_0                         = 10 ;
                reg_CDS_DTL_FINE_LPF_KI_SHIFT_LANE_4_0                         = 13 ;
                reg_CDS_DTL_ACCU_LPF_KP_SHIFT_LANE_3_0                         = 9  ;
                reg_CDS_DTL_ACCU_LPF_KI_SHIFT_LANE_4_0                         = 11 ;
                lnx_RX_TRAIN_BLIND_ADC_TH1_LANE_5_0                            = 56 ;
                lnx_RX_TRAIN_OPT_ADC_TH1_LANE_5_0                              = 56 ;
                lnx_TRX_TRAIN_TRX_OPT_EN_LANE                                  = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_EN_LANE                                 = 1  ;
                lnx_RX_TRAIN_COARSE_GAIN_TUNE_EN_LANE                          = 0  ;
                lnx_RX_TRAIN_MID_FREQ_TUNE_EN_LANE                             = 1  ;
                lnx_RX_TRAIN_CTLE_TUNE_RL1_EN_LANE                             = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_CURTIA_EN_LANE                          = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_CUR1_EN_LANE                            = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_CUR2_EN_LANE                            = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_RL1_EXTRA_EN_LANE                       = 0  ;
                lnx_TRX_TRAIN_DP_PST1_FZ_DFE_EN_LANE                           = 0  ;
                lnx_TRX_TRAIN_DTL_PHASE_OPT_EN_LANE                            = 0  ;
                lnx_TRX_TRAIN_PAT_PROT_EN_LANE                                 = 1  ;
                lnx_TX_TRAIN_SHAPE_BASED_TRAIN_EN_LANE                         = 1  ;
                lnx_TRX_TRAIN_TRX_OPT_FINE_EN_LANE                             = 1  ;
                lnx_RX_TRAIN_BLIND_ALT_SEARCH_EN_LANE                          = 0  ;
                lnx_TRX_TRAIN_END_DTL_PST1_EN_LANE                             = 1  ;
                lnx_RX_TRAIN_CTLE_TUNE_R_EN_LANE                               = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_C_EN_LANE                               = 0  ;

        } else if((reg_RX_TH_SEL_LANE_1_0 == 2) & (reg_RX_RATE_MODE_LANE_1_0 == 0) & (reg_RX_PAM2_EN_LANE == 1)) {
                lnx_RX_TRAIN_ADC_SAT_CHECK_NOMINAL_SIGNAL_R_LANE_3_0           = 2  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_SMALL_SIGNAL_R_LANE_3_0             = 1  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_LARGE_SIGNAL_R_LANE_3_0             = 3  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_NOMINAL_SIGNAL_C_LANE_6_0           = 70 ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_SMALL_SIGNAL_C_LANE_6_0             = 80 ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_LARGE_SIGNAL_C_LANE_6_0             = 60 ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_NOMINAL_SIGNAL_COARSE_GAIN_LANE_4_0 = 1  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_SMALL_SIGNAL_COARSE_GAIN_LANE_4_0   = 2  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_LARGE_SIGNAL_COARSE_GAIN_LANE_4_0   = 0  ;
                lnx_RX_TRAIN_BLIND_CTLE_R_MAX_LANE_4_0                         = 10 ;
                lnx_TRX_TRAIN_CTLE_R_MIN_LANE_4_0                              = 0  ;
                lnx_TRX_TRAIN_CTLE_R_MAX_LANE_4_0                              = 12 ;
                lnx_TRX_TRAIN_CTLE_C_MIN_LANE_7_0                              = 0  ;
                lnx_TRX_TRAIN_CTLE_C_MAX_LANE_7_0                              = 100;
                lnx_TRX_TRAIN_CTLE_GC_MIN_LANE_4_0                             = 0  ;
                lnx_TRX_TRAIN_CTLE_GC_MAX_LANE_4_0                             = 5  ;
                lnx_TRX_TRAIN_DFE_OPT_EN_LANE                                  = 1  ;
                lnx_TRX_TRAIN_FLT_OPT_EN_LANE                                  = 0  ;
                lnx_TRX_TRAIN_AGC_EN_LANE                                      = 1  ;
                lnx_TRX_TRAIN_SNR_DTL_CHECK_LANE_15_0                          = 224;
                lnx_TRX_TRAIN_SNR_LEN_LANE_3_0                                 = 6  ;
                reg_CDS_DTL_COARSE_LPF_KP_SHIFT_LANE_3_0                       = 11 ;
                reg_CDS_DTL_COARSE_LPF_KI_SHIFT_LANE_4_0                       = 15 ;
                reg_CDS_DTL_FINE_LPF_KP_SHIFT_LANE_3_0                         = 10 ;
                reg_CDS_DTL_FINE_LPF_KI_SHIFT_LANE_4_0                         = 13 ;
                reg_CDS_DTL_ACCU_LPF_KP_SHIFT_LANE_3_0                         = 9  ;
                reg_CDS_DTL_ACCU_LPF_KI_SHIFT_LANE_4_0                         = 11 ;
                lnx_RX_TRAIN_BLIND_ADC_TH1_LANE_5_0                            = 54 ;
                lnx_RX_TRAIN_OPT_ADC_TH1_LANE_5_0                              = 54 ;
                lnx_TRX_TRAIN_TRX_OPT_EN_LANE                                  = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_EN_LANE                                 = 0  ;
                lnx_RX_TRAIN_COARSE_GAIN_TUNE_EN_LANE                          = 0  ;
                lnx_RX_TRAIN_MID_FREQ_TUNE_EN_LANE                             = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_RL1_EN_LANE                             = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_CURTIA_EN_LANE                          = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_CUR1_EN_LANE                            = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_CUR2_EN_LANE                            = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_RL1_EXTRA_EN_LANE                       = 0  ;
                lnx_TRX_TRAIN_DP_PST1_FZ_DFE_EN_LANE                           = 0  ;
                lnx_TRX_TRAIN_DTL_PHASE_OPT_EN_LANE                            = 0  ;
                lnx_TRX_TRAIN_PAT_PROT_EN_LANE                                 = 0  ;
                lnx_TX_TRAIN_SHAPE_BASED_TRAIN_EN_LANE                         = 0  ;
                lnx_TRX_TRAIN_TRX_OPT_FINE_EN_LANE                             = 0  ;
                lnx_RX_TRAIN_BLIND_ALT_SEARCH_EN_LANE                          = 0  ;
                lnx_TRX_TRAIN_END_DTL_PST1_EN_LANE                             = 1  ;
                lnx_RX_TRAIN_CTLE_TUNE_R_EN_LANE                               = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_C_EN_LANE                               = 0  ;

        } else if((reg_RX_TH_SEL_LANE_1_0 == 1) & (reg_RX_RATE_MODE_LANE_1_0 == 0) & (reg_RX_PAM2_EN_LANE == 1)) {
                lnx_RX_TRAIN_ADC_SAT_CHECK_NOMINAL_SIGNAL_R_LANE_3_0           = 10 ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_SMALL_SIGNAL_R_LANE_3_0             = 11 ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_LARGE_SIGNAL_R_LANE_3_0             = 9  ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_NOMINAL_SIGNAL_C_LANE_6_0           = 35 ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_SMALL_SIGNAL_C_LANE_6_0             = 80 ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_LARGE_SIGNAL_C_LANE_6_0             = 15 ;
                lnx_RX_TRAIN_ADC_SAT_CHECK_NOMINAL_SIGNAL_COARSE_GAIN_LANE_4_0 = 30 ; //-2
                lnx_RX_TRAIN_ADC_SAT_CHECK_SMALL_SIGNAL_COARSE_GAIN_LANE_4_0   = 31 ; //-1
                lnx_RX_TRAIN_ADC_SAT_CHECK_LARGE_SIGNAL_COARSE_GAIN_LANE_4_0   = 29 ; //-3
                lnx_RX_TRAIN_BLIND_CTLE_R_MAX_LANE_4_0                         = 12 ;
                lnx_TRX_TRAIN_CTLE_R_MIN_LANE_4_0                              = 0  ;
                lnx_TRX_TRAIN_CTLE_R_MAX_LANE_4_0                              = 14 ;
                lnx_TRX_TRAIN_CTLE_C_MIN_LANE_7_0                              = 0  ;
                lnx_TRX_TRAIN_CTLE_C_MAX_LANE_7_0                              = 100;
                lnx_TRX_TRAIN_CTLE_GC_MIN_LANE_4_0                             = 29 ; //-3
                lnx_TRX_TRAIN_CTLE_GC_MAX_LANE_4_0                             = 3  ;
                lnx_TRX_TRAIN_DFE_OPT_EN_LANE                                  = 1  ;
                lnx_TRX_TRAIN_FLT_OPT_EN_LANE                                  = 0  ;
                lnx_TRX_TRAIN_AGC_EN_LANE                                      = 1  ;
                lnx_TRX_TRAIN_SNR_DTL_CHECK_LANE_15_0                          = 224;
                lnx_TRX_TRAIN_SNR_LEN_LANE_3_0                                 = 6  ;
                reg_CDS_DTL_COARSE_LPF_KP_SHIFT_LANE_3_0                       = 11 ;
                reg_CDS_DTL_COARSE_LPF_KI_SHIFT_LANE_4_0                       = 15 ;
                reg_CDS_DTL_FINE_LPF_KP_SHIFT_LANE_3_0                         = 11 ;
                reg_CDS_DTL_FINE_LPF_KI_SHIFT_LANE_4_0                         = 14 ;
                reg_CDS_DTL_ACCU_LPF_KP_SHIFT_LANE_3_0                         = 11 ;
                reg_CDS_DTL_ACCU_LPF_KI_SHIFT_LANE_4_0                         = 13 ;
                lnx_RX_TRAIN_BLIND_ADC_TH1_LANE_5_0                            = 54 ;
                lnx_RX_TRAIN_OPT_ADC_TH1_LANE_5_0                              = 60 ;
                lnx_TRX_TRAIN_TRX_OPT_EN_LANE                                  = 1  ;
                lnx_RX_TRAIN_CTLE_TUNE_EN_LANE                                 = 0  ;
                lnx_RX_TRAIN_COARSE_GAIN_TUNE_EN_LANE                          = 0  ;
                lnx_RX_TRAIN_MID_FREQ_TUNE_EN_LANE                             = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_RL1_EN_LANE                             = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_CURTIA_EN_LANE                          = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_CUR1_EN_LANE                            = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_CUR2_EN_LANE                            = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_RL1_EXTRA_EN_LANE                       = 0  ;
                lnx_TRX_TRAIN_DP_PST1_FZ_DFE_EN_LANE                           = 0  ;
                lnx_TRX_TRAIN_DTL_PHASE_OPT_EN_LANE                            = 0  ;
                lnx_TRX_TRAIN_PAT_PROT_EN_LANE                                 = 0  ;
                lnx_TX_TRAIN_SHAPE_BASED_TRAIN_EN_LANE                         = 0  ;
                lnx_TRX_TRAIN_TRX_OPT_FINE_EN_LANE                             = 0  ;
                lnx_RX_TRAIN_BLIND_ALT_SEARCH_EN_LANE                          = 1  ;
                lnx_TRX_TRAIN_END_DTL_PST1_EN_LANE                             = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_R_EN_LANE                               = 0  ;
                lnx_RX_TRAIN_CTLE_TUNE_C_EN_LANE                               = 0  ;

        ////} else if((reg_RX_TH_SEL_LANE_1_0 == 2) & (reg_RX_RATE_MODE_LANE_1_0 == 1) & (reg_RX_PAM2_EN_LANE == 1)) {
        ////} else if((reg_RX_TH_SEL_LANE_1_0 == 1) & (reg_RX_RATE_MODE_LANE_1_0 == 1) & (reg_RX_PAM2_EN_LANE == 1)) {
        //} else if((reg_RX_TH_SEL_LANE_1_0 == 0) & (reg_RX_RATE_MODE_LANE_1_0 == 0) & (reg_RX_PAM2_EN_LANE == 1)) {
        //} else if((reg_RX_TH_SEL_LANE_1_0 == 0) & (reg_RX_RATE_MODE_LANE_1_0 == 1) & (reg_RX_PAM2_EN_LANE == 1)) {
        //} else if((reg_RX_TH_SEL_LANE_1_0 == 0) & (reg_RX_RATE_MODE_LANE_1_0 == 2) & (reg_RX_PAM2_EN_LANE == 1)) {
        
        }

}


//Call it after speed table load
void drv_rx_func_cfg(void) BANKING_CTRL {

        drv_rx_misc_cfg();
        drv_rx_train_if_cfg();
        drv_rx_eq_cfg();
        drv_rx_train_cfg();

}
