#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 21 19:29:24 2022
# Process ID: 9728
# Current directory: C:/Users/91938/Desktop/verilog_files/gcd
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12844 C:\Users\91938\Desktop\verilog_files\gcd\gcd.xpr
# Log file: C:/Users/91938/Desktop/verilog_files/gcd/vivado.log
# Journal file: C:/Users/91938/Desktop/verilog_files/gcd\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/91938/Desktop/verilog_files/gcd/gcd.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/91938/Desktop/verilog_files/gcd/gcd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/91938/Desktop/verilog_files/gcd/gcd.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/91938/Desktop/verilog_files/gcd/gcd.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dbeb624ffc44e79a421f405ef6228ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/91938/Desktop/verilog_files/gcd/gcd.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/91938/Desktop/verilog_files/gcd/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/91938/Desktop/verilog_files/gcd/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 895.078 ; gain = 5.703
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: gcd
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1018.441 ; gain = 98.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gcd' [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/gcd.v:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/controller.v:23]
	Parameter s0 bound to: 3'b000 
	Parameter s1 bound to: 3'b001 
	Parameter s2 bound to: 3'b010 
	Parameter s3 bound to: 3'b011 
	Parameter s4 bound to: 3'b100 
	Parameter s5 bound to: 3'b101 
	Parameter s6 bound to: 3'b110 
	Parameter s7 bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/controller.v:37]
INFO: [Synth 8-226] default block is never used [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/controller.v:64]
INFO: [Synth 8-6155] done synthesizing module 'controller' (1#1) [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/datapath.v:40]
INFO: [Synth 8-6155] done synthesizing module 'mux' (2#1) [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/datapath.v:40]
INFO: [Synth 8-6157] synthesizing module 'subtractor' [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/datapath.v:67]
INFO: [Synth 8-6155] done synthesizing module 'subtractor' (3#1) [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/datapath.v:67]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/datapath.v:54]
INFO: [Synth 8-6155] done synthesizing module 'register' (4#1) [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/datapath.v:54]
INFO: [Synth 8-6157] synthesizing module 'comparator' [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/datapath.v:77]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (5#1) [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/datapath.v:77]
WARNING: [Synth 8-6104] Input port 'agb' has an internal driver [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/datapath.v:35]
WARNING: [Synth 8-6104] Input port 'alb' has an internal driver [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/datapath.v:35]
WARNING: [Synth 8-6104] Input port 'aeb' has an internal driver [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/datapath.v:35]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (6#1) [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-3848] Net agb in module/entity gcd does not have driver. [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/gcd.v:28]
WARNING: [Synth 8-3848] Net aeb in module/entity gcd does not have driver. [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/gcd.v:28]
WARNING: [Synth 8-3848] Net alb in module/entity gcd does not have driver. [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/gcd.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gcd' (7#1) [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/gcd.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1074.652 ; gain = 154.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin c:aeb to constant 0 [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/gcd.v:29]
WARNING: [Synth 8-3295] tying undriven pin c:agb to constant 0 [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/gcd.v:29]
WARNING: [Synth 8-3295] tying undriven pin c:alb to constant 0 [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/gcd.v:29]
WARNING: [Synth 8-3295] tying undriven pin d:agb to constant 0 [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/gcd.v:30]
WARNING: [Synth 8-3295] tying undriven pin d:aeb to constant 0 [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/gcd.v:30]
WARNING: [Synth 8-3295] tying undriven pin d:alb to constant 0 [C:/Users/91938/Desktop/verilog_files/gcd/gcd.srcs/sources_1/new/gcd.v:30]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1074.652 ; gain = 154.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1074.652 ; gain = 154.613
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1409.480 ; gain = 489.441
20 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1409.480 ; gain = 489.441
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 21 19:32:11 2022...
