0.6
2018.2
Jun 14 2018
20:41:02
D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/ddr3_model.sv,1534238630,systemVerilog,,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/ddr3_model_parameters.vh,ddr3_model,,,../../../../../exp/mig_7series_0_ex/imports,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/ddr3_model_parameters.vh,1534238630,verilog,,,,,,,,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/wiredly.v,1534238630,verilog,,,,WireDelay,,,../../../../../exp/mig_7series_0_ex/imports,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sim_1/new/tb_top.v,1534476078,verilog,,,,sim_tb_top,,,../../../../../exp/mig_7series_0_ex/imports,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sim_1/new/top_test.v,1534474546,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uart_rx_path.v,,top_test,,,../../../../../exp/mig_7series_0_ex/imports,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,1534464404,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/bit8to256.v,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz,,,../../../../../exp/mig_7series_0_ex/imports,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/ila_1/sim/ila_1.v,1534412701,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_1/mig_7series_1_sim_netlist.v,,ila_1,,,../../../../../exp/mig_7series_0_ex/imports,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_1/mig_7series_1_sim_netlist.v,1534464653,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,,mig_7series_1;mig_7series_1_mig_7series_1_mig;mig_7series_1_mig_7series_v4_1_arb_mux;mig_7series_1_mig_7series_v4_1_arb_row_col;mig_7series_1_mig_7series_v4_1_arb_select;mig_7series_1_mig_7series_v4_1_bank_cntrl;mig_7series_1_mig_7series_v4_1_bank_cntrl__parameterized0;mig_7series_1_mig_7series_v4_1_bank_cntrl__parameterized1;mig_7series_1_mig_7series_v4_1_bank_cntrl__parameterized2;mig_7series_1_mig_7series_v4_1_bank_common;mig_7series_1_mig_7series_v4_1_bank_compare;mig_7series_1_mig_7series_v4_1_bank_compare_0;mig_7series_1_mig_7series_v4_1_bank_compare_1;mig_7series_1_mig_7series_v4_1_bank_compare_2;mig_7series_1_mig_7series_v4_1_bank_mach;mig_7series_1_mig_7series_v4_1_bank_queue;mig_7series_1_mig_7series_v4_1_bank_queue__parameterized0;mig_7series_1_mig_7series_v4_1_bank_queue__parameterized1;mig_7series_1_mig_7series_v4_1_bank_queue__parameterized2;mig_7series_1_mig_7series_v4_1_bank_state;mig_7series_1_mig_7series_v4_1_bank_state__parameterized0;mig_7series_1_mig_7series_v4_1_bank_state__parameterized1;mig_7series_1_mig_7series_v4_1_bank_state__parameterized2;mig_7series_1_mig_7series_v4_1_clk_ibuf;mig_7series_1_mig_7series_v4_1_col_mach;mig_7series_1_mig_7series_v4_1_ddr_byte_group_io;mig_7series_1_mig_7series_v4_1_ddr_byte_group_io__parameterized0;mig_7series_1_mig_7series_v4_1_ddr_byte_group_io__parameterized1;mig_7series_1_mig_7series_v4_1_ddr_byte_group_io__parameterized2;mig_7series_1_mig_7series_v4_1_ddr_byte_group_io__parameterized3;mig_7series_1_mig_7series_v4_1_ddr_byte_group_io__parameterized4;mig_7series_1_mig_7series_v4_1_ddr_byte_group_io__parameterized5;mig_7series_1_mig_7series_v4_1_ddr_byte_group_io__parameterized6;mig_7series_1_mig_7series_v4_1_ddr_byte_lane;mig_7series_1_mig_7series_v4_1_ddr_byte_lane__parameterized0;mig_7series_1_mig_7series_v4_1_ddr_byte_lane__parameterized1;mig_7series_1_mig_7series_v4_1_ddr_byte_lane__parameterized2;mig_7series_1_mig_7series_v4_1_ddr_byte_lane__parameterized3;mig_7series_1_mig_7series_v4_1_ddr_byte_lane__parameterized4;mig_7series_1_mig_7series_v4_1_ddr_byte_lane__parameterized5;mig_7series_1_mig_7series_v4_1_ddr_byte_lane__parameterized6;mig_7series_1_mig_7series_v4_1_ddr_calib_top;mig_7series_1_mig_7series_v4_1_ddr_if_post_fifo;mig_7series_1_mig_7series_v4_1_ddr_if_post_fifo_14;mig_7series_1_mig_7series_v4_1_ddr_if_post_fifo_16;mig_7series_1_mig_7series_v4_1_ddr_if_post_fifo_18;mig_7series_1_mig_7series_v4_1_ddr_mc_phy;mig_7series_1_mig_7series_v4_1_ddr_mc_phy_wrapper;mig_7series_1_mig_7series_v4_1_ddr_of_pre_fifo;mig_7series_1_mig_7series_v4_1_ddr_of_pre_fifo__parameterized0;mig_7series_1_mig_7series_v4_1_ddr_of_pre_fifo__parameterized0_9;mig_7series_1_mig_7series_v4_1_ddr_of_pre_fifo__parameterized1;mig_7series_1_mig_7series_v4_1_ddr_of_pre_fifo__parameterized1_10;mig_7series_1_mig_7series_v4_1_ddr_of_pre_fifo__parameterized1_11;mig_7series_1_mig_7series_v4_1_ddr_of_pre_fifo__parameterized1_12;mig_7series_1_mig_7series_v4_1_ddr_of_pre_fifo__parameterized1_13;mig_7series_1_mig_7series_v4_1_ddr_of_pre_fifo__parameterized1_15;mig_7series_1_mig_7series_v4_1_ddr_of_pre_fifo__parameterized1_17;mig_7series_1_mig_7series_v4_1_ddr_of_pre_fifo__parameterized1_19;mig_7series_1_mig_7series_v4_1_ddr_phy_4lanes;mig_7series_1_mig_7series_v4_1_ddr_phy_4lanes__parameterized0;mig_7series_1_mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay;mig_7series_1_mig_7series_v4_1_ddr_phy_dqs_found_cal_hr;mig_7series_1_mig_7series_v4_1_ddr_phy_init;mig_7series_1_mig_7series_v4_1_ddr_phy_prbs_rdlvl;mig_7series_1_mig_7series_v4_1_ddr_phy_rdlvl;mig_7series_1_mig_7series_v4_1_ddr_phy_tempmon;mig_7series_1_mig_7series_v4_1_ddr_phy_top;mig_7series_1_mig_7series_v4_1_ddr_phy_wrcal;mig_7series_1_mig_7series_v4_1_ddr_phy_wrlvl;mig_7series_1_mig_7series_v4_1_ddr_prbs_gen;mig_7series_1_mig_7series_v4_1_infrastructure;mig_7series_1_mig_7series_v4_1_iodelay_ctrl;mig_7series_1_mig_7series_v4_1_mc;mig_7series_1_mig_7series_v4_1_mem_intfc;mig_7series_1_mig_7series_v4_1_memc_ui_top_std;mig_7series_1_mig_7series_v4_1_poc_pd;mig_7series_1_mig_7series_v4_1_poc_pd_6;mig_7series_1_mig_7series_v4_1_poc_pd_7;mig_7series_1_mig_7series_v4_1_poc_pd_8;mig_7series_1_mig_7series_v4_1_rank_cntrl;mig_7series_1_mig_7series_v4_1_rank_common;mig_7series_1_mig_7series_v4_1_rank_mach;mig_7series_1_mig_7series_v4_1_round_robin_arb;mig_7series_1_mig_7series_v4_1_round_robin_arb__parameterized1;mig_7series_1_mig_7series_v4_1_round_robin_arb__parameterized1_3;mig_7series_1_mig_7series_v4_1_round_robin_arb__parameterized1_4;mig_7series_1_mig_7series_v4_1_round_robin_arb__parameterized1_5;mig_7series_1_mig_7series_v4_1_tempmon;mig_7series_1_mig_7series_v4_1_ui_cmd;mig_7series_1_mig_7series_v4_1_ui_rd_data;mig_7series_1_mig_7series_v4_1_ui_top;mig_7series_1_mig_7series_v4_1_ui_wr_data,,,../../../../../exp/mig_7series_0_ex/imports,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/bit8to256.v,1534319028,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sim_1/new/top_test.v,,bit8to256,,,../../../../../exp/mig_7series_0_ex/imports,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uart_rx_path.v,1534374329,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uart_tx_path.v,,uart_rx_path,,,../../../../../exp/mig_7series_0_ex/imports,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uart_tx_path.v,1534374335,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uartddr.v,,uart_tx_path,,,../../../../../exp/mig_7series_0_ex/imports,,,,,
D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/uartddr.v,1534406063,verilog,,D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/wiredly.v,,uartaddr,,,../../../../../exp/mig_7series_0_ex/imports,,,,,
