// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="eclair_eclair,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu13p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.627000,HLS_SYN_LAT=71,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=13564,HLS_SYN_LUT=18668,HLS_VERSION=2024_1}" *)

module eclair (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0,
        input_1,
        input_2,
        input_3,
        output_0,
        output_0_ap_vld,
        output_1,
        output_1_ap_vld,
        feedback_0,
        feedback_1,
        zero_grad
);

parameter    ap_ST_fsm_state1 = 27'd1;
parameter    ap_ST_fsm_state2 = 27'd2;
parameter    ap_ST_fsm_state3 = 27'd4;
parameter    ap_ST_fsm_state4 = 27'd8;
parameter    ap_ST_fsm_state5 = 27'd16;
parameter    ap_ST_fsm_state6 = 27'd32;
parameter    ap_ST_fsm_state7 = 27'd64;
parameter    ap_ST_fsm_state8 = 27'd128;
parameter    ap_ST_fsm_state9 = 27'd256;
parameter    ap_ST_fsm_state10 = 27'd512;
parameter    ap_ST_fsm_state11 = 27'd1024;
parameter    ap_ST_fsm_state12 = 27'd2048;
parameter    ap_ST_fsm_state13 = 27'd4096;
parameter    ap_ST_fsm_state14 = 27'd8192;
parameter    ap_ST_fsm_state15 = 27'd16384;
parameter    ap_ST_fsm_state16 = 27'd32768;
parameter    ap_ST_fsm_state17 = 27'd65536;
parameter    ap_ST_fsm_state18 = 27'd131072;
parameter    ap_ST_fsm_state19 = 27'd262144;
parameter    ap_ST_fsm_state20 = 27'd524288;
parameter    ap_ST_fsm_state21 = 27'd1048576;
parameter    ap_ST_fsm_state22 = 27'd2097152;
parameter    ap_ST_fsm_state23 = 27'd4194304;
parameter    ap_ST_fsm_state24 = 27'd8388608;
parameter    ap_ST_fsm_state25 = 27'd16777216;
parameter    ap_ST_fsm_state26 = 27'd33554432;
parameter    ap_ST_fsm_state27 = 27'd67108864;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] input_0;
input  [31:0] input_1;
input  [31:0] input_2;
input  [31:0] input_3;
output  [31:0] output_0;
output   output_0_ap_vld;
output  [31:0] output_1;
output   output_1_ap_vld;
input  [31:0] feedback_0;
input  [31:0] feedback_1;
input  [1:0] zero_grad;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_0_0;
reg   [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0;
reg   [7:0] LUT_B0_address0;
reg    LUT_B0_ce0;
wire   [31:0] LUT_B0_q0;
reg   [0:0] p_ZL1P_0_0_0_address0;
reg    p_ZL1P_0_0_0_ce0;
wire   [31:0] p_ZL1P_0_0_0_q0;
reg   [0:0] p_ZL1P_0_0_0_address1;
reg    p_ZL1P_0_0_0_ce1;
reg    p_ZL1P_0_0_0_we1;
wire   [31:0] p_ZL1P_0_0_0_q1;
reg   [0:0] p_ZL1P_0_0_1_address0;
reg    p_ZL1P_0_0_1_ce0;
wire   [31:0] p_ZL1P_0_0_1_q0;
reg   [0:0] p_ZL1P_0_0_1_address1;
reg    p_ZL1P_0_0_1_ce1;
reg    p_ZL1P_0_0_1_we1;
wire   [31:0] p_ZL1P_0_0_1_q1;
reg   [0:0] p_ZL1P_0_0_2_address0;
reg    p_ZL1P_0_0_2_ce0;
wire   [31:0] p_ZL1P_0_0_2_q0;
reg   [0:0] p_ZL1P_0_0_2_address1;
reg    p_ZL1P_0_0_2_ce1;
reg    p_ZL1P_0_0_2_we1;
wire   [31:0] p_ZL1P_0_0_2_q1;
reg   [0:0] p_ZL1P_0_0_3_address0;
reg    p_ZL1P_0_0_3_ce0;
wire   [31:0] p_ZL1P_0_0_3_q0;
reg   [0:0] p_ZL1P_0_0_3_address1;
reg    p_ZL1P_0_0_3_ce1;
reg    p_ZL1P_0_0_3_we1;
wire   [31:0] p_ZL1P_0_0_3_q1;
reg   [7:0] LUT_B1_address0;
reg    LUT_B1_ce0;
wire   [31:0] LUT_B1_q0;
reg   [7:0] LUT_B2_address0;
reg    LUT_B2_ce0;
wire   [31:0] LUT_B2_q0;
reg   [7:0] LUT_B3_address0;
reg    LUT_B3_ce0;
wire   [31:0] LUT_B3_q0;
reg   [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_0_1;
reg   [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_0_2;
reg   [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_0_3;
reg   [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_1_0;
reg   [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_1_1;
reg   [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_1_2;
reg   [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_1_3;
reg   [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1;
reg   [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2;
reg   [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3;
reg   [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0;
reg   [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1;
reg   [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2;
reg   [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3;
reg   [0:0] p_ZL1P_0_1_0_address0;
reg    p_ZL1P_0_1_0_ce0;
wire   [31:0] p_ZL1P_0_1_0_q0;
reg   [0:0] p_ZL1P_0_1_0_address1;
reg    p_ZL1P_0_1_0_ce1;
reg    p_ZL1P_0_1_0_we1;
wire   [31:0] p_ZL1P_0_1_0_q1;
reg   [0:0] p_ZL1P_0_1_1_address0;
reg    p_ZL1P_0_1_1_ce0;
wire   [31:0] p_ZL1P_0_1_1_q0;
reg   [0:0] p_ZL1P_0_1_1_address1;
reg    p_ZL1P_0_1_1_ce1;
reg    p_ZL1P_0_1_1_we1;
wire   [31:0] p_ZL1P_0_1_1_q1;
reg   [0:0] p_ZL1P_0_1_2_address0;
reg    p_ZL1P_0_1_2_ce0;
wire   [31:0] p_ZL1P_0_1_2_q0;
reg   [0:0] p_ZL1P_0_1_2_address1;
reg    p_ZL1P_0_1_2_ce1;
reg    p_ZL1P_0_1_2_we1;
wire   [31:0] p_ZL1P_0_1_2_q1;
reg   [0:0] p_ZL1P_0_1_3_address0;
reg    p_ZL1P_0_1_3_ce0;
wire   [31:0] p_ZL1P_0_1_3_q0;
reg   [0:0] p_ZL1P_0_1_3_address1;
reg    p_ZL1P_0_1_3_ce1;
reg    p_ZL1P_0_1_3_we1;
wire   [31:0] p_ZL1P_0_1_3_q1;
reg   [0:0] p_ZL1P_0_2_0_address0;
reg    p_ZL1P_0_2_0_ce0;
wire   [31:0] p_ZL1P_0_2_0_q0;
reg   [0:0] p_ZL1P_0_2_0_address1;
reg    p_ZL1P_0_2_0_ce1;
reg    p_ZL1P_0_2_0_we1;
wire   [31:0] p_ZL1P_0_2_0_q1;
reg   [0:0] p_ZL1P_0_2_1_address0;
reg    p_ZL1P_0_2_1_ce0;
wire   [31:0] p_ZL1P_0_2_1_q0;
reg   [0:0] p_ZL1P_0_2_1_address1;
reg    p_ZL1P_0_2_1_ce1;
reg    p_ZL1P_0_2_1_we1;
wire   [31:0] p_ZL1P_0_2_1_q1;
reg   [0:0] p_ZL1P_0_2_2_address0;
reg    p_ZL1P_0_2_2_ce0;
wire   [31:0] p_ZL1P_0_2_2_q0;
reg   [0:0] p_ZL1P_0_2_2_address1;
reg    p_ZL1P_0_2_2_ce1;
reg    p_ZL1P_0_2_2_we1;
wire   [31:0] p_ZL1P_0_2_2_q1;
reg   [0:0] p_ZL1P_0_2_3_address0;
reg    p_ZL1P_0_2_3_ce0;
wire   [31:0] p_ZL1P_0_2_3_q0;
reg   [0:0] p_ZL1P_0_2_3_address1;
reg    p_ZL1P_0_2_3_ce1;
reg    p_ZL1P_0_2_3_we1;
wire   [31:0] p_ZL1P_0_2_3_q1;
reg   [0:0] p_ZL1P_0_3_0_address0;
reg    p_ZL1P_0_3_0_ce0;
wire   [31:0] p_ZL1P_0_3_0_q0;
reg   [0:0] p_ZL1P_0_3_0_address1;
reg    p_ZL1P_0_3_0_ce1;
reg    p_ZL1P_0_3_0_we1;
wire   [31:0] p_ZL1P_0_3_0_q1;
reg   [0:0] p_ZL1P_0_3_1_address0;
reg    p_ZL1P_0_3_1_ce0;
wire   [31:0] p_ZL1P_0_3_1_q0;
reg   [0:0] p_ZL1P_0_3_1_address1;
reg    p_ZL1P_0_3_1_ce1;
reg    p_ZL1P_0_3_1_we1;
wire   [31:0] p_ZL1P_0_3_1_q1;
reg   [0:0] p_ZL1P_0_3_2_address0;
reg    p_ZL1P_0_3_2_ce0;
wire   [31:0] p_ZL1P_0_3_2_q0;
reg   [0:0] p_ZL1P_0_3_2_address1;
reg    p_ZL1P_0_3_2_ce1;
reg    p_ZL1P_0_3_2_we1;
wire   [31:0] p_ZL1P_0_3_2_q1;
reg   [0:0] p_ZL1P_0_3_3_address0;
reg    p_ZL1P_0_3_3_ce0;
wire   [31:0] p_ZL1P_0_3_3_q0;
reg   [0:0] p_ZL1P_0_3_3_address1;
reg    p_ZL1P_0_3_3_ce1;
reg    p_ZL1P_0_3_3_we1;
wire   [31:0] p_ZL1P_0_3_3_q1;
reg   [0:0] p_ZL1P_1_0_0_address0;
reg    p_ZL1P_1_0_0_ce0;
wire   [31:0] p_ZL1P_1_0_0_q0;
reg   [0:0] p_ZL1P_1_0_0_address1;
reg    p_ZL1P_1_0_0_ce1;
reg    p_ZL1P_1_0_0_we1;
wire   [31:0] p_ZL1P_1_0_0_q1;
reg   [0:0] p_ZL1P_1_0_1_address0;
reg    p_ZL1P_1_0_1_ce0;
wire   [31:0] p_ZL1P_1_0_1_q0;
reg   [0:0] p_ZL1P_1_0_1_address1;
reg    p_ZL1P_1_0_1_ce1;
reg    p_ZL1P_1_0_1_we1;
wire   [31:0] p_ZL1P_1_0_1_q1;
reg   [0:0] p_ZL1P_1_0_2_address0;
reg    p_ZL1P_1_0_2_ce0;
wire   [31:0] p_ZL1P_1_0_2_q0;
reg   [0:0] p_ZL1P_1_0_2_address1;
reg    p_ZL1P_1_0_2_ce1;
reg    p_ZL1P_1_0_2_we1;
wire   [31:0] p_ZL1P_1_0_2_q1;
reg   [0:0] p_ZL1P_1_0_3_address0;
reg    p_ZL1P_1_0_3_ce0;
wire   [31:0] p_ZL1P_1_0_3_q0;
reg   [0:0] p_ZL1P_1_0_3_address1;
reg    p_ZL1P_1_0_3_ce1;
reg    p_ZL1P_1_0_3_we1;
wire   [31:0] p_ZL1P_1_0_3_q1;
reg   [0:0] p_ZL1P_1_1_0_address0;
reg    p_ZL1P_1_1_0_ce0;
wire   [31:0] p_ZL1P_1_1_0_q0;
reg   [0:0] p_ZL1P_1_1_0_address1;
reg    p_ZL1P_1_1_0_ce1;
reg    p_ZL1P_1_1_0_we1;
wire   [31:0] p_ZL1P_1_1_0_q1;
reg   [0:0] p_ZL1P_1_1_1_address0;
reg    p_ZL1P_1_1_1_ce0;
wire   [31:0] p_ZL1P_1_1_1_q0;
reg   [0:0] p_ZL1P_1_1_1_address1;
reg    p_ZL1P_1_1_1_ce1;
reg    p_ZL1P_1_1_1_we1;
wire   [31:0] p_ZL1P_1_1_1_q1;
reg   [0:0] p_ZL1P_1_1_2_address0;
reg    p_ZL1P_1_1_2_ce0;
wire   [31:0] p_ZL1P_1_1_2_q0;
reg   [0:0] p_ZL1P_1_1_2_address1;
reg    p_ZL1P_1_1_2_ce1;
reg    p_ZL1P_1_1_2_we1;
wire   [31:0] p_ZL1P_1_1_2_q1;
reg   [0:0] p_ZL1P_1_1_3_address0;
reg    p_ZL1P_1_1_3_ce0;
wire   [31:0] p_ZL1P_1_1_3_q0;
reg   [0:0] p_ZL1P_1_1_3_address1;
reg    p_ZL1P_1_1_3_ce1;
reg    p_ZL1P_1_1_3_we1;
wire   [31:0] p_ZL1P_1_1_3_q1;
reg   [0:0] p_ZL1P_1_2_0_address0;
reg    p_ZL1P_1_2_0_ce0;
wire   [31:0] p_ZL1P_1_2_0_q0;
reg   [0:0] p_ZL1P_1_2_0_address1;
reg    p_ZL1P_1_2_0_ce1;
reg    p_ZL1P_1_2_0_we1;
wire   [31:0] p_ZL1P_1_2_0_q1;
reg   [0:0] p_ZL1P_1_2_1_address0;
reg    p_ZL1P_1_2_1_ce0;
wire   [31:0] p_ZL1P_1_2_1_q0;
reg   [0:0] p_ZL1P_1_2_1_address1;
reg    p_ZL1P_1_2_1_ce1;
reg    p_ZL1P_1_2_1_we1;
wire   [31:0] p_ZL1P_1_2_1_q1;
reg   [0:0] p_ZL1P_1_2_2_address0;
reg    p_ZL1P_1_2_2_ce0;
wire   [31:0] p_ZL1P_1_2_2_q0;
reg   [0:0] p_ZL1P_1_2_2_address1;
reg    p_ZL1P_1_2_2_ce1;
reg    p_ZL1P_1_2_2_we1;
wire   [31:0] p_ZL1P_1_2_2_q1;
reg   [0:0] p_ZL1P_1_2_3_address0;
reg    p_ZL1P_1_2_3_ce0;
wire   [31:0] p_ZL1P_1_2_3_q0;
reg   [0:0] p_ZL1P_1_2_3_address1;
reg    p_ZL1P_1_2_3_ce1;
reg    p_ZL1P_1_2_3_we1;
wire   [31:0] p_ZL1P_1_2_3_q1;
reg   [0:0] p_ZL1P_1_3_0_address0;
reg    p_ZL1P_1_3_0_ce0;
wire   [31:0] p_ZL1P_1_3_0_q0;
reg   [0:0] p_ZL1P_1_3_0_address1;
reg    p_ZL1P_1_3_0_ce1;
reg    p_ZL1P_1_3_0_we1;
wire   [31:0] p_ZL1P_1_3_0_q1;
reg   [0:0] p_ZL1P_1_3_1_address0;
reg    p_ZL1P_1_3_1_ce0;
wire   [31:0] p_ZL1P_1_3_1_q0;
reg   [0:0] p_ZL1P_1_3_1_address1;
reg    p_ZL1P_1_3_1_ce1;
reg    p_ZL1P_1_3_1_we1;
wire   [31:0] p_ZL1P_1_3_1_q1;
reg   [0:0] p_ZL1P_1_3_2_address0;
reg    p_ZL1P_1_3_2_ce0;
wire   [31:0] p_ZL1P_1_3_2_q0;
reg   [0:0] p_ZL1P_1_3_2_address1;
reg    p_ZL1P_1_3_2_ce1;
reg    p_ZL1P_1_3_2_we1;
wire   [31:0] p_ZL1P_1_3_2_q1;
reg   [0:0] p_ZL1P_1_3_3_address0;
reg    p_ZL1P_1_3_3_ce0;
wire   [31:0] p_ZL1P_1_3_3_q0;
reg   [0:0] p_ZL1P_1_3_3_address1;
reg    p_ZL1P_1_3_3_ce1;
reg    p_ZL1P_1_3_3_we1;
wire   [31:0] p_ZL1P_1_3_3_q1;
wire   [0:0] icmp_ln39_fu_426_p2;
reg   [0:0] icmp_ln39_reg_462;
wire   [31:0] empty_14_fu_432_p1;
reg   [31:0] empty_14_reg_466;
wire   [31:0] empty_15_fu_437_p1;
reg   [31:0] empty_15_reg_471;
wire   [31:0] empty_16_fu_442_p1;
reg   [31:0] empty_16_reg_476;
wire   [31:0] empty_17_fu_447_p1;
reg   [31:0] empty_17_reg_481;
wire    grp_forward_layer_4_2_s_fu_200_ap_start;
wire    grp_forward_layer_4_2_s_fu_200_ap_done;
wire    grp_forward_layer_4_2_s_fu_200_ap_idle;
wire    grp_forward_layer_4_2_s_fu_200_ap_ready;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_output_0;
wire    grp_forward_layer_4_2_s_fu_200_output_0_ap_vld;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_output_1;
wire    grp_forward_layer_4_2_s_fu_200_output_1_ap_vld;
wire   [7:0] grp_forward_layer_4_2_s_fu_200_LUT_B0_address0;
wire    grp_forward_layer_4_2_s_fu_200_LUT_B0_ce0;
wire   [7:0] grp_forward_layer_4_2_s_fu_200_LUT_B1_address0;
wire    grp_forward_layer_4_2_s_fu_200_LUT_B1_ce0;
wire   [7:0] grp_forward_layer_4_2_s_fu_200_LUT_B2_address0;
wire    grp_forward_layer_4_2_s_fu_200_LUT_B2_ce0;
wire   [7:0] grp_forward_layer_4_2_s_fu_200_LUT_B3_address0;
wire    grp_forward_layer_4_2_s_fu_200_LUT_B3_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_ce1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_address0;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_ce0;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_address1;
wire    grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_ce1;
wire   [2:0] grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_0;
wire    grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld;
wire   [2:0] grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_1;
wire    grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld;
wire   [2:0] grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_2;
wire    grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld;
wire   [2:0] grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_3;
wire    grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld;
wire   [7:0] grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0;
wire    grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld;
wire   [7:0] grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1;
wire    grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld;
wire   [7:0] grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2;
wire    grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld;
wire   [7:0] grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3;
wire    grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld;
wire   [2:0] grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_0;
wire    grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld;
wire   [2:0] grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_1;
wire    grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld;
wire   [2:0] grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_2;
wire    grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld;
wire   [2:0] grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_3;
wire    grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld;
wire   [7:0] grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0;
wire    grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld;
wire   [7:0] grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1;
wire    grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld;
wire   [7:0] grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2;
wire    grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld;
wire   [7:0] grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3;
wire    grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_din1;
wire   [1:0] grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_opcode;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_din1;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_din1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_opcode;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_din1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_opcode;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_din1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_opcode;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_din1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_opcode;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_din1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_opcode;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_din1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_opcode;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_din1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_opcode;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_din1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_opcode;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_din1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_opcode;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_din1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_opcode;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_din1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_opcode;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_din1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_opcode;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_din1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_opcode;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_din1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_opcode;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_din1;
wire   [0:0] grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_opcode;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_din1;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_din1;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_din1;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_din1;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_din1;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_din1;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_din1;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_din1;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_din1;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_din1;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_din1;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_din1;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_din1;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_din1;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_ce;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_din0;
wire   [31:0] grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_din1;
wire    grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_ce;
wire    grp_backward_input_4_2_float_s_fu_316_ap_start;
wire    grp_backward_input_4_2_float_s_fu_316_ap_done;
wire    grp_backward_input_4_2_float_s_fu_316_ap_idle;
wire    grp_backward_input_4_2_float_s_fu_316_ap_ready;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_dL_dy_0_val;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_dL_dy_1_val;
wire   [7:0] grp_backward_input_4_2_float_s_fu_316_LUT_B0_address0;
wire    grp_backward_input_4_2_float_s_fu_316_LUT_B0_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_d1;
wire   [7:0] grp_backward_input_4_2_float_s_fu_316_LUT_B1_address0;
wire    grp_backward_input_4_2_float_s_fu_316_LUT_B1_ce0;
wire   [7:0] grp_backward_input_4_2_float_s_fu_316_LUT_B2_address0;
wire    grp_backward_input_4_2_float_s_fu_316_LUT_B2_ce0;
wire   [7:0] grp_backward_input_4_2_float_s_fu_316_LUT_B3_address0;
wire    grp_backward_input_4_2_float_s_fu_316_LUT_B3_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_d1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_address0;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_ce0;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_address1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_ce1;
wire    grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_we1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_d1;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_din1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_opcode;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_din1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_opcode;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_din1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_opcode;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_din1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_opcode;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_din1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_opcode;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_din1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_opcode;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_din1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_opcode;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_din1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_opcode;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_din1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_opcode;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_din1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_opcode;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_din1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_opcode;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_din1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_opcode;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_din1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_opcode;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_din1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_opcode;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_din1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_opcode;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_din1;
wire   [0:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_opcode;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_din1;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_din1;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_din1;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_din1;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_din1;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_din1;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_din1;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_din1;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_din1;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_din1;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_din1;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_din1;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_din1;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_din1;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_din1;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_ce;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_din0;
wire   [31:0] grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_din1;
wire    grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_ce;
reg    grp_forward_layer_4_2_s_fu_200_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_backward_input_4_2_float_s_fu_316_ap_start_reg;
wire    ap_CS_fsm_state9;
reg   [26:0] ap_NS_fsm;
wire    ap_NS_fsm_state10;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state27;
wire   [31:0] grp_fu_486_p2;
reg   [31:0] grp_fu_486_p0;
reg   [31:0] grp_fu_486_p1;
reg   [1:0] grp_fu_486_opcode;
reg    grp_fu_486_ce;
wire   [31:0] grp_fu_490_p2;
reg   [31:0] grp_fu_490_p0;
reg   [31:0] grp_fu_490_p1;
reg    grp_fu_490_ce;
wire   [31:0] grp_fu_494_p2;
reg   [31:0] grp_fu_494_p0;
reg   [31:0] grp_fu_494_p1;
reg   [1:0] grp_fu_494_opcode;
reg    grp_fu_494_ce;
wire   [31:0] grp_fu_498_p2;
reg   [31:0] grp_fu_498_p0;
reg   [31:0] grp_fu_498_p1;
reg   [1:0] grp_fu_498_opcode;
reg    grp_fu_498_ce;
wire   [31:0] grp_fu_502_p2;
reg   [31:0] grp_fu_502_p0;
reg   [31:0] grp_fu_502_p1;
reg   [1:0] grp_fu_502_opcode;
reg    grp_fu_502_ce;
wire   [31:0] grp_fu_506_p2;
reg   [31:0] grp_fu_506_p0;
reg   [31:0] grp_fu_506_p1;
reg   [1:0] grp_fu_506_opcode;
reg    grp_fu_506_ce;
wire   [31:0] grp_fu_510_p2;
reg   [31:0] grp_fu_510_p0;
reg   [31:0] grp_fu_510_p1;
reg   [1:0] grp_fu_510_opcode;
reg    grp_fu_510_ce;
wire   [31:0] grp_fu_514_p2;
reg   [31:0] grp_fu_514_p0;
reg   [31:0] grp_fu_514_p1;
reg   [1:0] grp_fu_514_opcode;
reg    grp_fu_514_ce;
wire   [31:0] grp_fu_518_p2;
reg   [31:0] grp_fu_518_p0;
reg   [31:0] grp_fu_518_p1;
reg   [1:0] grp_fu_518_opcode;
reg    grp_fu_518_ce;
wire   [31:0] grp_fu_522_p2;
reg   [31:0] grp_fu_522_p0;
reg   [31:0] grp_fu_522_p1;
reg   [1:0] grp_fu_522_opcode;
reg    grp_fu_522_ce;
wire   [31:0] grp_fu_526_p2;
reg   [31:0] grp_fu_526_p0;
reg   [31:0] grp_fu_526_p1;
reg   [1:0] grp_fu_526_opcode;
reg    grp_fu_526_ce;
wire   [31:0] grp_fu_530_p2;
reg   [31:0] grp_fu_530_p0;
reg   [31:0] grp_fu_530_p1;
reg   [1:0] grp_fu_530_opcode;
reg    grp_fu_530_ce;
wire   [31:0] grp_fu_534_p2;
reg   [31:0] grp_fu_534_p0;
reg   [31:0] grp_fu_534_p1;
reg   [1:0] grp_fu_534_opcode;
reg    grp_fu_534_ce;
wire   [31:0] grp_fu_538_p2;
reg   [31:0] grp_fu_538_p0;
reg   [31:0] grp_fu_538_p1;
reg   [1:0] grp_fu_538_opcode;
reg    grp_fu_538_ce;
wire   [31:0] grp_fu_542_p2;
reg   [31:0] grp_fu_542_p0;
reg   [31:0] grp_fu_542_p1;
reg   [1:0] grp_fu_542_opcode;
reg    grp_fu_542_ce;
wire   [31:0] grp_fu_546_p2;
reg   [31:0] grp_fu_546_p0;
reg   [31:0] grp_fu_546_p1;
reg   [1:0] grp_fu_546_opcode;
reg    grp_fu_546_ce;
wire   [31:0] grp_fu_550_p2;
reg   [31:0] grp_fu_550_p0;
reg   [31:0] grp_fu_550_p1;
reg   [1:0] grp_fu_550_opcode;
reg    grp_fu_550_ce;
wire   [31:0] grp_fu_554_p2;
reg   [31:0] grp_fu_554_p0;
reg   [31:0] grp_fu_554_p1;
reg    grp_fu_554_ce;
wire   [31:0] grp_fu_558_p2;
reg   [31:0] grp_fu_558_p0;
reg   [31:0] grp_fu_558_p1;
reg    grp_fu_558_ce;
wire   [31:0] grp_fu_562_p2;
reg   [31:0] grp_fu_562_p0;
reg   [31:0] grp_fu_562_p1;
reg    grp_fu_562_ce;
wire   [31:0] grp_fu_566_p2;
reg   [31:0] grp_fu_566_p0;
reg   [31:0] grp_fu_566_p1;
reg    grp_fu_566_ce;
wire   [31:0] grp_fu_570_p2;
reg   [31:0] grp_fu_570_p0;
reg   [31:0] grp_fu_570_p1;
reg    grp_fu_570_ce;
wire   [31:0] grp_fu_574_p2;
reg   [31:0] grp_fu_574_p0;
reg   [31:0] grp_fu_574_p1;
reg    grp_fu_574_ce;
wire   [31:0] grp_fu_578_p2;
reg   [31:0] grp_fu_578_p0;
reg   [31:0] grp_fu_578_p1;
reg    grp_fu_578_ce;
wire   [31:0] grp_fu_582_p2;
reg   [31:0] grp_fu_582_p0;
reg   [31:0] grp_fu_582_p1;
reg    grp_fu_582_ce;
wire   [31:0] grp_fu_586_p2;
reg   [31:0] grp_fu_586_p0;
reg   [31:0] grp_fu_586_p1;
reg    grp_fu_586_ce;
wire   [31:0] grp_fu_590_p2;
reg   [31:0] grp_fu_590_p0;
reg   [31:0] grp_fu_590_p1;
reg    grp_fu_590_ce;
wire   [31:0] grp_fu_594_p2;
reg   [31:0] grp_fu_594_p0;
reg   [31:0] grp_fu_594_p1;
reg    grp_fu_594_ce;
wire   [31:0] grp_fu_598_p2;
reg   [31:0] grp_fu_598_p0;
reg   [31:0] grp_fu_598_p1;
reg    grp_fu_598_ce;
wire   [31:0] grp_fu_602_p2;
reg   [31:0] grp_fu_602_p0;
reg   [31:0] grp_fu_602_p1;
reg    grp_fu_602_ce;
wire   [31:0] grp_fu_606_p2;
reg   [31:0] grp_fu_606_p0;
reg   [31:0] grp_fu_606_p1;
reg    grp_fu_606_ce;
wire   [31:0] grp_fu_610_p2;
reg   [31:0] grp_fu_610_p0;
reg   [31:0] grp_fu_610_p1;
reg    grp_fu_610_ce;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_CS_fsm_state22;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 27'd1;
#0 eclair_float_const_float_float_const_ap_uint_2_C_k_0_0 = 3'd0;
#0 eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0 = 8'd0;
#0 eclair_float_const_float_float_const_ap_uint_2_C_k_0_1 = 3'd0;
#0 eclair_float_const_float_float_const_ap_uint_2_C_k_0_2 = 3'd0;
#0 eclair_float_const_float_float_const_ap_uint_2_C_k_0_3 = 3'd0;
#0 eclair_float_const_float_float_const_ap_uint_2_C_k_1_0 = 3'd0;
#0 eclair_float_const_float_float_const_ap_uint_2_C_k_1_1 = 3'd0;
#0 eclair_float_const_float_float_const_ap_uint_2_C_k_1_2 = 3'd0;
#0 eclair_float_const_float_float_const_ap_uint_2_C_k_1_3 = 3'd0;
#0 eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1 = 8'd0;
#0 eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2 = 8'd0;
#0 eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3 = 8'd0;
#0 eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0 = 8'd0;
#0 eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1 = 8'd0;
#0 eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2 = 8'd0;
#0 eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3 = 8'd0;
#0 grp_forward_layer_4_2_s_fu_200_ap_start_reg = 1'b0;
#0 grp_backward_input_4_2_float_s_fu_316_ap_start_reg = 1'b0;
end

eclair_LUT_B0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
LUT_B0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_B0_address0),
    .ce0(LUT_B0_ce0),
    .q0(LUT_B0_q0)
);

eclair_p_ZL1P_0_0_0_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_0_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_0_0_0_address0),
    .ce0(p_ZL1P_0_0_0_ce0),
    .q0(p_ZL1P_0_0_0_q0),
    .address1(p_ZL1P_0_0_0_address1),
    .ce1(p_ZL1P_0_0_0_ce1),
    .we1(p_ZL1P_0_0_0_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_d1),
    .q1(p_ZL1P_0_0_0_q1)
);

eclair_p_ZL1P_0_0_1_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_0_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_0_0_1_address0),
    .ce0(p_ZL1P_0_0_1_ce0),
    .q0(p_ZL1P_0_0_1_q0),
    .address1(p_ZL1P_0_0_1_address1),
    .ce1(p_ZL1P_0_0_1_ce1),
    .we1(p_ZL1P_0_0_1_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_d1),
    .q1(p_ZL1P_0_0_1_q1)
);

eclair_p_ZL1P_0_0_2_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_0_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_0_0_2_address0),
    .ce0(p_ZL1P_0_0_2_ce0),
    .q0(p_ZL1P_0_0_2_q0),
    .address1(p_ZL1P_0_0_2_address1),
    .ce1(p_ZL1P_0_0_2_ce1),
    .we1(p_ZL1P_0_0_2_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_d1),
    .q1(p_ZL1P_0_0_2_q1)
);

eclair_p_ZL1P_0_0_3_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_0_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_0_0_3_address0),
    .ce0(p_ZL1P_0_0_3_ce0),
    .q0(p_ZL1P_0_0_3_q0),
    .address1(p_ZL1P_0_0_3_address1),
    .ce1(p_ZL1P_0_0_3_ce1),
    .we1(p_ZL1P_0_0_3_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_d1),
    .q1(p_ZL1P_0_0_3_q1)
);

eclair_LUT_B1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
LUT_B1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_B1_address0),
    .ce0(LUT_B1_ce0),
    .q0(LUT_B1_q0)
);

eclair_LUT_B2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
LUT_B2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_B2_address0),
    .ce0(LUT_B2_ce0),
    .q0(LUT_B2_q0)
);

eclair_LUT_B3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
LUT_B3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_B3_address0),
    .ce0(LUT_B3_ce0),
    .q0(LUT_B3_q0)
);

eclair_p_ZL1P_0_1_0_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_0_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_0_1_0_address0),
    .ce0(p_ZL1P_0_1_0_ce0),
    .q0(p_ZL1P_0_1_0_q0),
    .address1(p_ZL1P_0_1_0_address1),
    .ce1(p_ZL1P_0_1_0_ce1),
    .we1(p_ZL1P_0_1_0_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_d1),
    .q1(p_ZL1P_0_1_0_q1)
);

eclair_p_ZL1P_0_1_1_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_0_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_0_1_1_address0),
    .ce0(p_ZL1P_0_1_1_ce0),
    .q0(p_ZL1P_0_1_1_q0),
    .address1(p_ZL1P_0_1_1_address1),
    .ce1(p_ZL1P_0_1_1_ce1),
    .we1(p_ZL1P_0_1_1_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_d1),
    .q1(p_ZL1P_0_1_1_q1)
);

eclair_p_ZL1P_0_1_2_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_0_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_0_1_2_address0),
    .ce0(p_ZL1P_0_1_2_ce0),
    .q0(p_ZL1P_0_1_2_q0),
    .address1(p_ZL1P_0_1_2_address1),
    .ce1(p_ZL1P_0_1_2_ce1),
    .we1(p_ZL1P_0_1_2_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_d1),
    .q1(p_ZL1P_0_1_2_q1)
);

eclair_p_ZL1P_0_1_3_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_0_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_0_1_3_address0),
    .ce0(p_ZL1P_0_1_3_ce0),
    .q0(p_ZL1P_0_1_3_q0),
    .address1(p_ZL1P_0_1_3_address1),
    .ce1(p_ZL1P_0_1_3_ce1),
    .we1(p_ZL1P_0_1_3_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_d1),
    .q1(p_ZL1P_0_1_3_q1)
);

eclair_p_ZL1P_0_2_0_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_0_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_0_2_0_address0),
    .ce0(p_ZL1P_0_2_0_ce0),
    .q0(p_ZL1P_0_2_0_q0),
    .address1(p_ZL1P_0_2_0_address1),
    .ce1(p_ZL1P_0_2_0_ce1),
    .we1(p_ZL1P_0_2_0_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_d1),
    .q1(p_ZL1P_0_2_0_q1)
);

eclair_p_ZL1P_0_2_1_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_0_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_0_2_1_address0),
    .ce0(p_ZL1P_0_2_1_ce0),
    .q0(p_ZL1P_0_2_1_q0),
    .address1(p_ZL1P_0_2_1_address1),
    .ce1(p_ZL1P_0_2_1_ce1),
    .we1(p_ZL1P_0_2_1_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_d1),
    .q1(p_ZL1P_0_2_1_q1)
);

eclair_p_ZL1P_0_2_2_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_0_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_0_2_2_address0),
    .ce0(p_ZL1P_0_2_2_ce0),
    .q0(p_ZL1P_0_2_2_q0),
    .address1(p_ZL1P_0_2_2_address1),
    .ce1(p_ZL1P_0_2_2_ce1),
    .we1(p_ZL1P_0_2_2_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_d1),
    .q1(p_ZL1P_0_2_2_q1)
);

eclair_p_ZL1P_0_2_3_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_0_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_0_2_3_address0),
    .ce0(p_ZL1P_0_2_3_ce0),
    .q0(p_ZL1P_0_2_3_q0),
    .address1(p_ZL1P_0_2_3_address1),
    .ce1(p_ZL1P_0_2_3_ce1),
    .we1(p_ZL1P_0_2_3_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_d1),
    .q1(p_ZL1P_0_2_3_q1)
);

eclair_p_ZL1P_0_3_0_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_0_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_0_3_0_address0),
    .ce0(p_ZL1P_0_3_0_ce0),
    .q0(p_ZL1P_0_3_0_q0),
    .address1(p_ZL1P_0_3_0_address1),
    .ce1(p_ZL1P_0_3_0_ce1),
    .we1(p_ZL1P_0_3_0_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_d1),
    .q1(p_ZL1P_0_3_0_q1)
);

eclair_p_ZL1P_0_3_1_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_0_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_0_3_1_address0),
    .ce0(p_ZL1P_0_3_1_ce0),
    .q0(p_ZL1P_0_3_1_q0),
    .address1(p_ZL1P_0_3_1_address1),
    .ce1(p_ZL1P_0_3_1_ce1),
    .we1(p_ZL1P_0_3_1_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_d1),
    .q1(p_ZL1P_0_3_1_q1)
);

eclair_p_ZL1P_0_3_2_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_0_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_0_3_2_address0),
    .ce0(p_ZL1P_0_3_2_ce0),
    .q0(p_ZL1P_0_3_2_q0),
    .address1(p_ZL1P_0_3_2_address1),
    .ce1(p_ZL1P_0_3_2_ce1),
    .we1(p_ZL1P_0_3_2_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_d1),
    .q1(p_ZL1P_0_3_2_q1)
);

eclair_p_ZL1P_0_3_3_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_0_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_0_3_3_address0),
    .ce0(p_ZL1P_0_3_3_ce0),
    .q0(p_ZL1P_0_3_3_q0),
    .address1(p_ZL1P_0_3_3_address1),
    .ce1(p_ZL1P_0_3_3_ce1),
    .we1(p_ZL1P_0_3_3_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_d1),
    .q1(p_ZL1P_0_3_3_q1)
);

eclair_p_ZL1P_1_0_0_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_1_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_1_0_0_address0),
    .ce0(p_ZL1P_1_0_0_ce0),
    .q0(p_ZL1P_1_0_0_q0),
    .address1(p_ZL1P_1_0_0_address1),
    .ce1(p_ZL1P_1_0_0_ce1),
    .we1(p_ZL1P_1_0_0_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_d1),
    .q1(p_ZL1P_1_0_0_q1)
);

eclair_p_ZL1P_1_0_1_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_1_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_1_0_1_address0),
    .ce0(p_ZL1P_1_0_1_ce0),
    .q0(p_ZL1P_1_0_1_q0),
    .address1(p_ZL1P_1_0_1_address1),
    .ce1(p_ZL1P_1_0_1_ce1),
    .we1(p_ZL1P_1_0_1_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_d1),
    .q1(p_ZL1P_1_0_1_q1)
);

eclair_p_ZL1P_1_0_2_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_1_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_1_0_2_address0),
    .ce0(p_ZL1P_1_0_2_ce0),
    .q0(p_ZL1P_1_0_2_q0),
    .address1(p_ZL1P_1_0_2_address1),
    .ce1(p_ZL1P_1_0_2_ce1),
    .we1(p_ZL1P_1_0_2_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_d1),
    .q1(p_ZL1P_1_0_2_q1)
);

eclair_p_ZL1P_1_0_3_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_1_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_1_0_3_address0),
    .ce0(p_ZL1P_1_0_3_ce0),
    .q0(p_ZL1P_1_0_3_q0),
    .address1(p_ZL1P_1_0_3_address1),
    .ce1(p_ZL1P_1_0_3_ce1),
    .we1(p_ZL1P_1_0_3_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_d1),
    .q1(p_ZL1P_1_0_3_q1)
);

eclair_p_ZL1P_1_1_0_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_1_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_1_1_0_address0),
    .ce0(p_ZL1P_1_1_0_ce0),
    .q0(p_ZL1P_1_1_0_q0),
    .address1(p_ZL1P_1_1_0_address1),
    .ce1(p_ZL1P_1_1_0_ce1),
    .we1(p_ZL1P_1_1_0_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_d1),
    .q1(p_ZL1P_1_1_0_q1)
);

eclair_p_ZL1P_1_1_1_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_1_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_1_1_1_address0),
    .ce0(p_ZL1P_1_1_1_ce0),
    .q0(p_ZL1P_1_1_1_q0),
    .address1(p_ZL1P_1_1_1_address1),
    .ce1(p_ZL1P_1_1_1_ce1),
    .we1(p_ZL1P_1_1_1_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_d1),
    .q1(p_ZL1P_1_1_1_q1)
);

eclair_p_ZL1P_1_1_2_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_1_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_1_1_2_address0),
    .ce0(p_ZL1P_1_1_2_ce0),
    .q0(p_ZL1P_1_1_2_q0),
    .address1(p_ZL1P_1_1_2_address1),
    .ce1(p_ZL1P_1_1_2_ce1),
    .we1(p_ZL1P_1_1_2_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_d1),
    .q1(p_ZL1P_1_1_2_q1)
);

eclair_p_ZL1P_1_1_3_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_1_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_1_1_3_address0),
    .ce0(p_ZL1P_1_1_3_ce0),
    .q0(p_ZL1P_1_1_3_q0),
    .address1(p_ZL1P_1_1_3_address1),
    .ce1(p_ZL1P_1_1_3_ce1),
    .we1(p_ZL1P_1_1_3_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_d1),
    .q1(p_ZL1P_1_1_3_q1)
);

eclair_p_ZL1P_1_2_0_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_1_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_1_2_0_address0),
    .ce0(p_ZL1P_1_2_0_ce0),
    .q0(p_ZL1P_1_2_0_q0),
    .address1(p_ZL1P_1_2_0_address1),
    .ce1(p_ZL1P_1_2_0_ce1),
    .we1(p_ZL1P_1_2_0_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_d1),
    .q1(p_ZL1P_1_2_0_q1)
);

eclair_p_ZL1P_1_2_1_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_1_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_1_2_1_address0),
    .ce0(p_ZL1P_1_2_1_ce0),
    .q0(p_ZL1P_1_2_1_q0),
    .address1(p_ZL1P_1_2_1_address1),
    .ce1(p_ZL1P_1_2_1_ce1),
    .we1(p_ZL1P_1_2_1_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_d1),
    .q1(p_ZL1P_1_2_1_q1)
);

eclair_p_ZL1P_1_2_2_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_1_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_1_2_2_address0),
    .ce0(p_ZL1P_1_2_2_ce0),
    .q0(p_ZL1P_1_2_2_q0),
    .address1(p_ZL1P_1_2_2_address1),
    .ce1(p_ZL1P_1_2_2_ce1),
    .we1(p_ZL1P_1_2_2_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_d1),
    .q1(p_ZL1P_1_2_2_q1)
);

eclair_p_ZL1P_1_2_3_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_1_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_1_2_3_address0),
    .ce0(p_ZL1P_1_2_3_ce0),
    .q0(p_ZL1P_1_2_3_q0),
    .address1(p_ZL1P_1_2_3_address1),
    .ce1(p_ZL1P_1_2_3_ce1),
    .we1(p_ZL1P_1_2_3_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_d1),
    .q1(p_ZL1P_1_2_3_q1)
);

eclair_p_ZL1P_1_3_0_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_1_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_1_3_0_address0),
    .ce0(p_ZL1P_1_3_0_ce0),
    .q0(p_ZL1P_1_3_0_q0),
    .address1(p_ZL1P_1_3_0_address1),
    .ce1(p_ZL1P_1_3_0_ce1),
    .we1(p_ZL1P_1_3_0_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_d1),
    .q1(p_ZL1P_1_3_0_q1)
);

eclair_p_ZL1P_1_3_1_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_1_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_1_3_1_address0),
    .ce0(p_ZL1P_1_3_1_ce0),
    .q0(p_ZL1P_1_3_1_q0),
    .address1(p_ZL1P_1_3_1_address1),
    .ce1(p_ZL1P_1_3_1_ce1),
    .we1(p_ZL1P_1_3_1_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_d1),
    .q1(p_ZL1P_1_3_1_q1)
);

eclair_p_ZL1P_1_3_2_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_1_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_1_3_2_address0),
    .ce0(p_ZL1P_1_3_2_ce0),
    .q0(p_ZL1P_1_3_2_q0),
    .address1(p_ZL1P_1_3_2_address1),
    .ce1(p_ZL1P_1_3_2_ce1),
    .we1(p_ZL1P_1_3_2_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_d1),
    .q1(p_ZL1P_1_3_2_q1)
);

eclair_p_ZL1P_1_3_3_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZL1P_1_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL1P_1_3_3_address0),
    .ce0(p_ZL1P_1_3_3_ce0),
    .q0(p_ZL1P_1_3_3_q0),
    .address1(p_ZL1P_1_3_3_address1),
    .ce1(p_ZL1P_1_3_3_ce1),
    .we1(p_ZL1P_1_3_3_we1),
    .d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_d1),
    .q1(p_ZL1P_1_3_3_q1)
);

eclair_forward_layer_4_2_s grp_forward_layer_4_2_s_fu_200(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_forward_layer_4_2_s_fu_200_ap_start),
    .ap_done(grp_forward_layer_4_2_s_fu_200_ap_done),
    .ap_idle(grp_forward_layer_4_2_s_fu_200_ap_idle),
    .ap_ready(grp_forward_layer_4_2_s_fu_200_ap_ready),
    .x_0_val(empty_14_reg_466),
    .x_1_val(empty_15_reg_471),
    .x_2_val(empty_16_reg_476),
    .x_3_val(empty_17_reg_481),
    .output_0(grp_forward_layer_4_2_s_fu_200_output_0),
    .output_0_ap_vld(grp_forward_layer_4_2_s_fu_200_output_0_ap_vld),
    .output_1(grp_forward_layer_4_2_s_fu_200_output_1),
    .output_1_ap_vld(grp_forward_layer_4_2_s_fu_200_output_1_ap_vld),
    .LUT_B0_address0(grp_forward_layer_4_2_s_fu_200_LUT_B0_address0),
    .LUT_B0_ce0(grp_forward_layer_4_2_s_fu_200_LUT_B0_ce0),
    .LUT_B0_q0(LUT_B0_q0),
    .LUT_B1_address0(grp_forward_layer_4_2_s_fu_200_LUT_B1_address0),
    .LUT_B1_ce0(grp_forward_layer_4_2_s_fu_200_LUT_B1_ce0),
    .LUT_B1_q0(LUT_B1_q0),
    .LUT_B2_address0(grp_forward_layer_4_2_s_fu_200_LUT_B2_address0),
    .LUT_B2_ce0(grp_forward_layer_4_2_s_fu_200_LUT_B2_ce0),
    .LUT_B2_q0(LUT_B2_q0),
    .LUT_B3_address0(grp_forward_layer_4_2_s_fu_200_LUT_B3_address0),
    .LUT_B3_ce0(grp_forward_layer_4_2_s_fu_200_LUT_B3_ce0),
    .LUT_B3_q0(LUT_B3_q0),
    .p_ZL1P_0_0_0_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_address0),
    .p_ZL1P_0_0_0_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_ce0),
    .p_ZL1P_0_0_0_q0(p_ZL1P_0_0_0_q0),
    .p_ZL1P_0_0_0_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_address1),
    .p_ZL1P_0_0_0_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_ce1),
    .p_ZL1P_0_0_0_q1(p_ZL1P_0_0_0_q1),
    .p_ZL1P_0_0_1_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_address0),
    .p_ZL1P_0_0_1_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_ce0),
    .p_ZL1P_0_0_1_q0(p_ZL1P_0_0_1_q0),
    .p_ZL1P_0_0_1_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_address1),
    .p_ZL1P_0_0_1_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_ce1),
    .p_ZL1P_0_0_1_q1(p_ZL1P_0_0_1_q1),
    .p_ZL1P_0_0_2_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_address0),
    .p_ZL1P_0_0_2_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_ce0),
    .p_ZL1P_0_0_2_q0(p_ZL1P_0_0_2_q0),
    .p_ZL1P_0_0_2_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_address1),
    .p_ZL1P_0_0_2_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_ce1),
    .p_ZL1P_0_0_2_q1(p_ZL1P_0_0_2_q1),
    .p_ZL1P_0_0_3_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_address0),
    .p_ZL1P_0_0_3_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_ce0),
    .p_ZL1P_0_0_3_q0(p_ZL1P_0_0_3_q0),
    .p_ZL1P_0_0_3_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_address1),
    .p_ZL1P_0_0_3_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_ce1),
    .p_ZL1P_0_0_3_q1(p_ZL1P_0_0_3_q1),
    .p_ZL1P_1_0_0_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_address0),
    .p_ZL1P_1_0_0_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_ce0),
    .p_ZL1P_1_0_0_q0(p_ZL1P_1_0_0_q0),
    .p_ZL1P_1_0_0_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_address1),
    .p_ZL1P_1_0_0_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_ce1),
    .p_ZL1P_1_0_0_q1(p_ZL1P_1_0_0_q1),
    .p_ZL1P_1_0_1_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_address0),
    .p_ZL1P_1_0_1_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_ce0),
    .p_ZL1P_1_0_1_q0(p_ZL1P_1_0_1_q0),
    .p_ZL1P_1_0_1_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_address1),
    .p_ZL1P_1_0_1_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_ce1),
    .p_ZL1P_1_0_1_q1(p_ZL1P_1_0_1_q1),
    .p_ZL1P_1_0_2_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_address0),
    .p_ZL1P_1_0_2_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_ce0),
    .p_ZL1P_1_0_2_q0(p_ZL1P_1_0_2_q0),
    .p_ZL1P_1_0_2_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_address1),
    .p_ZL1P_1_0_2_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_ce1),
    .p_ZL1P_1_0_2_q1(p_ZL1P_1_0_2_q1),
    .p_ZL1P_1_0_3_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_address0),
    .p_ZL1P_1_0_3_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_ce0),
    .p_ZL1P_1_0_3_q0(p_ZL1P_1_0_3_q0),
    .p_ZL1P_1_0_3_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_address1),
    .p_ZL1P_1_0_3_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_ce1),
    .p_ZL1P_1_0_3_q1(p_ZL1P_1_0_3_q1),
    .p_ZL1P_0_1_0_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_address0),
    .p_ZL1P_0_1_0_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_ce0),
    .p_ZL1P_0_1_0_q0(p_ZL1P_0_1_0_q0),
    .p_ZL1P_0_1_0_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_address1),
    .p_ZL1P_0_1_0_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_ce1),
    .p_ZL1P_0_1_0_q1(p_ZL1P_0_1_0_q1),
    .p_ZL1P_0_1_1_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_address0),
    .p_ZL1P_0_1_1_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_ce0),
    .p_ZL1P_0_1_1_q0(p_ZL1P_0_1_1_q0),
    .p_ZL1P_0_1_1_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_address1),
    .p_ZL1P_0_1_1_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_ce1),
    .p_ZL1P_0_1_1_q1(p_ZL1P_0_1_1_q1),
    .p_ZL1P_0_1_2_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_address0),
    .p_ZL1P_0_1_2_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_ce0),
    .p_ZL1P_0_1_2_q0(p_ZL1P_0_1_2_q0),
    .p_ZL1P_0_1_2_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_address1),
    .p_ZL1P_0_1_2_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_ce1),
    .p_ZL1P_0_1_2_q1(p_ZL1P_0_1_2_q1),
    .p_ZL1P_0_1_3_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_address0),
    .p_ZL1P_0_1_3_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_ce0),
    .p_ZL1P_0_1_3_q0(p_ZL1P_0_1_3_q0),
    .p_ZL1P_0_1_3_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_address1),
    .p_ZL1P_0_1_3_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_ce1),
    .p_ZL1P_0_1_3_q1(p_ZL1P_0_1_3_q1),
    .p_ZL1P_1_1_0_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_address0),
    .p_ZL1P_1_1_0_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_ce0),
    .p_ZL1P_1_1_0_q0(p_ZL1P_1_1_0_q0),
    .p_ZL1P_1_1_0_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_address1),
    .p_ZL1P_1_1_0_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_ce1),
    .p_ZL1P_1_1_0_q1(p_ZL1P_1_1_0_q1),
    .p_ZL1P_1_1_1_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_address0),
    .p_ZL1P_1_1_1_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_ce0),
    .p_ZL1P_1_1_1_q0(p_ZL1P_1_1_1_q0),
    .p_ZL1P_1_1_1_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_address1),
    .p_ZL1P_1_1_1_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_ce1),
    .p_ZL1P_1_1_1_q1(p_ZL1P_1_1_1_q1),
    .p_ZL1P_1_1_2_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_address0),
    .p_ZL1P_1_1_2_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_ce0),
    .p_ZL1P_1_1_2_q0(p_ZL1P_1_1_2_q0),
    .p_ZL1P_1_1_2_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_address1),
    .p_ZL1P_1_1_2_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_ce1),
    .p_ZL1P_1_1_2_q1(p_ZL1P_1_1_2_q1),
    .p_ZL1P_1_1_3_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_address0),
    .p_ZL1P_1_1_3_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_ce0),
    .p_ZL1P_1_1_3_q0(p_ZL1P_1_1_3_q0),
    .p_ZL1P_1_1_3_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_address1),
    .p_ZL1P_1_1_3_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_ce1),
    .p_ZL1P_1_1_3_q1(p_ZL1P_1_1_3_q1),
    .p_ZL1P_0_2_0_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_address0),
    .p_ZL1P_0_2_0_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_ce0),
    .p_ZL1P_0_2_0_q0(p_ZL1P_0_2_0_q0),
    .p_ZL1P_0_2_0_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_address1),
    .p_ZL1P_0_2_0_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_ce1),
    .p_ZL1P_0_2_0_q1(p_ZL1P_0_2_0_q1),
    .p_ZL1P_0_2_1_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_address0),
    .p_ZL1P_0_2_1_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_ce0),
    .p_ZL1P_0_2_1_q0(p_ZL1P_0_2_1_q0),
    .p_ZL1P_0_2_1_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_address1),
    .p_ZL1P_0_2_1_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_ce1),
    .p_ZL1P_0_2_1_q1(p_ZL1P_0_2_1_q1),
    .p_ZL1P_0_2_2_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_address0),
    .p_ZL1P_0_2_2_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_ce0),
    .p_ZL1P_0_2_2_q0(p_ZL1P_0_2_2_q0),
    .p_ZL1P_0_2_2_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_address1),
    .p_ZL1P_0_2_2_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_ce1),
    .p_ZL1P_0_2_2_q1(p_ZL1P_0_2_2_q1),
    .p_ZL1P_0_2_3_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_address0),
    .p_ZL1P_0_2_3_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_ce0),
    .p_ZL1P_0_2_3_q0(p_ZL1P_0_2_3_q0),
    .p_ZL1P_0_2_3_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_address1),
    .p_ZL1P_0_2_3_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_ce1),
    .p_ZL1P_0_2_3_q1(p_ZL1P_0_2_3_q1),
    .p_ZL1P_1_2_0_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_address0),
    .p_ZL1P_1_2_0_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_ce0),
    .p_ZL1P_1_2_0_q0(p_ZL1P_1_2_0_q0),
    .p_ZL1P_1_2_0_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_address1),
    .p_ZL1P_1_2_0_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_ce1),
    .p_ZL1P_1_2_0_q1(p_ZL1P_1_2_0_q1),
    .p_ZL1P_1_2_1_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_address0),
    .p_ZL1P_1_2_1_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_ce0),
    .p_ZL1P_1_2_1_q0(p_ZL1P_1_2_1_q0),
    .p_ZL1P_1_2_1_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_address1),
    .p_ZL1P_1_2_1_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_ce1),
    .p_ZL1P_1_2_1_q1(p_ZL1P_1_2_1_q1),
    .p_ZL1P_1_2_2_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_address0),
    .p_ZL1P_1_2_2_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_ce0),
    .p_ZL1P_1_2_2_q0(p_ZL1P_1_2_2_q0),
    .p_ZL1P_1_2_2_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_address1),
    .p_ZL1P_1_2_2_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_ce1),
    .p_ZL1P_1_2_2_q1(p_ZL1P_1_2_2_q1),
    .p_ZL1P_1_2_3_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_address0),
    .p_ZL1P_1_2_3_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_ce0),
    .p_ZL1P_1_2_3_q0(p_ZL1P_1_2_3_q0),
    .p_ZL1P_1_2_3_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_address1),
    .p_ZL1P_1_2_3_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_ce1),
    .p_ZL1P_1_2_3_q1(p_ZL1P_1_2_3_q1),
    .p_ZL1P_0_3_0_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_address0),
    .p_ZL1P_0_3_0_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_ce0),
    .p_ZL1P_0_3_0_q0(p_ZL1P_0_3_0_q0),
    .p_ZL1P_0_3_0_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_address1),
    .p_ZL1P_0_3_0_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_ce1),
    .p_ZL1P_0_3_0_q1(p_ZL1P_0_3_0_q1),
    .p_ZL1P_0_3_1_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_address0),
    .p_ZL1P_0_3_1_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_ce0),
    .p_ZL1P_0_3_1_q0(p_ZL1P_0_3_1_q0),
    .p_ZL1P_0_3_1_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_address1),
    .p_ZL1P_0_3_1_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_ce1),
    .p_ZL1P_0_3_1_q1(p_ZL1P_0_3_1_q1),
    .p_ZL1P_0_3_2_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_address0),
    .p_ZL1P_0_3_2_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_ce0),
    .p_ZL1P_0_3_2_q0(p_ZL1P_0_3_2_q0),
    .p_ZL1P_0_3_2_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_address1),
    .p_ZL1P_0_3_2_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_ce1),
    .p_ZL1P_0_3_2_q1(p_ZL1P_0_3_2_q1),
    .p_ZL1P_0_3_3_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_address0),
    .p_ZL1P_0_3_3_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_ce0),
    .p_ZL1P_0_3_3_q0(p_ZL1P_0_3_3_q0),
    .p_ZL1P_0_3_3_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_address1),
    .p_ZL1P_0_3_3_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_ce1),
    .p_ZL1P_0_3_3_q1(p_ZL1P_0_3_3_q1),
    .p_ZL1P_1_3_0_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_address0),
    .p_ZL1P_1_3_0_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_ce0),
    .p_ZL1P_1_3_0_q0(p_ZL1P_1_3_0_q0),
    .p_ZL1P_1_3_0_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_address1),
    .p_ZL1P_1_3_0_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_ce1),
    .p_ZL1P_1_3_0_q1(p_ZL1P_1_3_0_q1),
    .p_ZL1P_1_3_1_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_address0),
    .p_ZL1P_1_3_1_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_ce0),
    .p_ZL1P_1_3_1_q0(p_ZL1P_1_3_1_q0),
    .p_ZL1P_1_3_1_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_address1),
    .p_ZL1P_1_3_1_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_ce1),
    .p_ZL1P_1_3_1_q1(p_ZL1P_1_3_1_q1),
    .p_ZL1P_1_3_2_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_address0),
    .p_ZL1P_1_3_2_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_ce0),
    .p_ZL1P_1_3_2_q0(p_ZL1P_1_3_2_q0),
    .p_ZL1P_1_3_2_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_address1),
    .p_ZL1P_1_3_2_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_ce1),
    .p_ZL1P_1_3_2_q1(p_ZL1P_1_3_2_q1),
    .p_ZL1P_1_3_3_address0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_address0),
    .p_ZL1P_1_3_3_ce0(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_ce0),
    .p_ZL1P_1_3_3_q0(p_ZL1P_1_3_3_q0),
    .p_ZL1P_1_3_3_address1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_address1),
    .p_ZL1P_1_3_3_ce1(grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_ce1),
    .p_ZL1P_1_3_3_q1(p_ZL1P_1_3_3_q1),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_0_0(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_0),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_0_1(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_1),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_0_2(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_2),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_0_3(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_3),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_1_0(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_0),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_1_1(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_1),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_1_2(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_2),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_1_3(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_3),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld(grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld),
    .grp_fu_486_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_din0),
    .grp_fu_486_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_din1),
    .grp_fu_486_p_opcode(grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_opcode),
    .grp_fu_486_p_dout0(grp_fu_486_p2),
    .grp_fu_486_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_ce),
    .grp_fu_490_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_din0),
    .grp_fu_490_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_din1),
    .grp_fu_490_p_dout0(grp_fu_490_p2),
    .grp_fu_490_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_ce),
    .grp_fu_494_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_din0),
    .grp_fu_494_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_din1),
    .grp_fu_494_p_opcode(grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_opcode),
    .grp_fu_494_p_dout0(grp_fu_494_p2),
    .grp_fu_494_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_ce),
    .grp_fu_498_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_din0),
    .grp_fu_498_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_din1),
    .grp_fu_498_p_opcode(grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_opcode),
    .grp_fu_498_p_dout0(grp_fu_498_p2),
    .grp_fu_498_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_ce),
    .grp_fu_502_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_din0),
    .grp_fu_502_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_din1),
    .grp_fu_502_p_opcode(grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_opcode),
    .grp_fu_502_p_dout0(grp_fu_502_p2),
    .grp_fu_502_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_ce),
    .grp_fu_506_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_din0),
    .grp_fu_506_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_din1),
    .grp_fu_506_p_opcode(grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_opcode),
    .grp_fu_506_p_dout0(grp_fu_506_p2),
    .grp_fu_506_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_ce),
    .grp_fu_510_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_din0),
    .grp_fu_510_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_din1),
    .grp_fu_510_p_opcode(grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_opcode),
    .grp_fu_510_p_dout0(grp_fu_510_p2),
    .grp_fu_510_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_ce),
    .grp_fu_514_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_din0),
    .grp_fu_514_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_din1),
    .grp_fu_514_p_opcode(grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_opcode),
    .grp_fu_514_p_dout0(grp_fu_514_p2),
    .grp_fu_514_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_ce),
    .grp_fu_518_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_din0),
    .grp_fu_518_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_din1),
    .grp_fu_518_p_opcode(grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_opcode),
    .grp_fu_518_p_dout0(grp_fu_518_p2),
    .grp_fu_518_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_ce),
    .grp_fu_522_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_din0),
    .grp_fu_522_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_din1),
    .grp_fu_522_p_opcode(grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_opcode),
    .grp_fu_522_p_dout0(grp_fu_522_p2),
    .grp_fu_522_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_ce),
    .grp_fu_526_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_din0),
    .grp_fu_526_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_din1),
    .grp_fu_526_p_opcode(grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_opcode),
    .grp_fu_526_p_dout0(grp_fu_526_p2),
    .grp_fu_526_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_ce),
    .grp_fu_530_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_din0),
    .grp_fu_530_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_din1),
    .grp_fu_530_p_opcode(grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_opcode),
    .grp_fu_530_p_dout0(grp_fu_530_p2),
    .grp_fu_530_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_ce),
    .grp_fu_534_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_din0),
    .grp_fu_534_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_din1),
    .grp_fu_534_p_opcode(grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_opcode),
    .grp_fu_534_p_dout0(grp_fu_534_p2),
    .grp_fu_534_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_ce),
    .grp_fu_538_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_din0),
    .grp_fu_538_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_din1),
    .grp_fu_538_p_opcode(grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_opcode),
    .grp_fu_538_p_dout0(grp_fu_538_p2),
    .grp_fu_538_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_ce),
    .grp_fu_542_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_din0),
    .grp_fu_542_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_din1),
    .grp_fu_542_p_opcode(grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_opcode),
    .grp_fu_542_p_dout0(grp_fu_542_p2),
    .grp_fu_542_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_ce),
    .grp_fu_546_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_din0),
    .grp_fu_546_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_din1),
    .grp_fu_546_p_opcode(grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_opcode),
    .grp_fu_546_p_dout0(grp_fu_546_p2),
    .grp_fu_546_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_ce),
    .grp_fu_550_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_din0),
    .grp_fu_550_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_din1),
    .grp_fu_550_p_opcode(grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_opcode),
    .grp_fu_550_p_dout0(grp_fu_550_p2),
    .grp_fu_550_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_ce),
    .grp_fu_554_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_din0),
    .grp_fu_554_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_din1),
    .grp_fu_554_p_dout0(grp_fu_554_p2),
    .grp_fu_554_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_ce),
    .grp_fu_558_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_din0),
    .grp_fu_558_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_din1),
    .grp_fu_558_p_dout0(grp_fu_558_p2),
    .grp_fu_558_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_ce),
    .grp_fu_562_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_din0),
    .grp_fu_562_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_din1),
    .grp_fu_562_p_dout0(grp_fu_562_p2),
    .grp_fu_562_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_ce),
    .grp_fu_566_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_din0),
    .grp_fu_566_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_din1),
    .grp_fu_566_p_dout0(grp_fu_566_p2),
    .grp_fu_566_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_ce),
    .grp_fu_570_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_din0),
    .grp_fu_570_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_din1),
    .grp_fu_570_p_dout0(grp_fu_570_p2),
    .grp_fu_570_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_ce),
    .grp_fu_574_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_din0),
    .grp_fu_574_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_din1),
    .grp_fu_574_p_dout0(grp_fu_574_p2),
    .grp_fu_574_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_ce),
    .grp_fu_578_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_din0),
    .grp_fu_578_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_din1),
    .grp_fu_578_p_dout0(grp_fu_578_p2),
    .grp_fu_578_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_ce),
    .grp_fu_582_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_din0),
    .grp_fu_582_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_din1),
    .grp_fu_582_p_dout0(grp_fu_582_p2),
    .grp_fu_582_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_ce),
    .grp_fu_586_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_din0),
    .grp_fu_586_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_din1),
    .grp_fu_586_p_dout0(grp_fu_586_p2),
    .grp_fu_586_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_ce),
    .grp_fu_590_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_din0),
    .grp_fu_590_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_din1),
    .grp_fu_590_p_dout0(grp_fu_590_p2),
    .grp_fu_590_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_ce),
    .grp_fu_594_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_din0),
    .grp_fu_594_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_din1),
    .grp_fu_594_p_dout0(grp_fu_594_p2),
    .grp_fu_594_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_ce),
    .grp_fu_598_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_din0),
    .grp_fu_598_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_din1),
    .grp_fu_598_p_dout0(grp_fu_598_p2),
    .grp_fu_598_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_ce),
    .grp_fu_602_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_din0),
    .grp_fu_602_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_din1),
    .grp_fu_602_p_dout0(grp_fu_602_p2),
    .grp_fu_602_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_ce),
    .grp_fu_606_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_din0),
    .grp_fu_606_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_din1),
    .grp_fu_606_p_dout0(grp_fu_606_p2),
    .grp_fu_606_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_ce),
    .grp_fu_610_p_din0(grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_din0),
    .grp_fu_610_p_din1(grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_din1),
    .grp_fu_610_p_dout0(grp_fu_610_p2),
    .grp_fu_610_p_ce(grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_ce)
);

eclair_backward_input_4_2_float_s grp_backward_input_4_2_float_s_fu_316(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_backward_input_4_2_float_s_fu_316_ap_start),
    .ap_done(grp_backward_input_4_2_float_s_fu_316_ap_done),
    .ap_idle(grp_backward_input_4_2_float_s_fu_316_ap_idle),
    .ap_ready(grp_backward_input_4_2_float_s_fu_316_ap_ready),
    .dL_dy_0_val(grp_backward_input_4_2_float_s_fu_316_dL_dy_0_val),
    .dL_dy_1_val(grp_backward_input_4_2_float_s_fu_316_dL_dy_1_val),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_0_0(eclair_float_const_float_float_const_ap_uint_2_C_k_0_0),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0(eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0),
    .LUT_B0_address0(grp_backward_input_4_2_float_s_fu_316_LUT_B0_address0),
    .LUT_B0_ce0(grp_backward_input_4_2_float_s_fu_316_LUT_B0_ce0),
    .LUT_B0_q0(LUT_B0_q0),
    .p_ZL1P_0_0_0_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_address0),
    .p_ZL1P_0_0_0_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_ce0),
    .p_ZL1P_0_0_0_q0(p_ZL1P_0_0_0_q0),
    .p_ZL1P_0_0_0_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_address1),
    .p_ZL1P_0_0_0_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_ce1),
    .p_ZL1P_0_0_0_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_we1),
    .p_ZL1P_0_0_0_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_d1),
    .p_ZL1P_0_0_1_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_address0),
    .p_ZL1P_0_0_1_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_ce0),
    .p_ZL1P_0_0_1_q0(p_ZL1P_0_0_1_q0),
    .p_ZL1P_0_0_1_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_address1),
    .p_ZL1P_0_0_1_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_ce1),
    .p_ZL1P_0_0_1_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_we1),
    .p_ZL1P_0_0_1_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_d1),
    .p_ZL1P_0_0_2_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_address0),
    .p_ZL1P_0_0_2_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_ce0),
    .p_ZL1P_0_0_2_q0(p_ZL1P_0_0_2_q0),
    .p_ZL1P_0_0_2_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_address1),
    .p_ZL1P_0_0_2_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_ce1),
    .p_ZL1P_0_0_2_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_we1),
    .p_ZL1P_0_0_2_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_d1),
    .p_ZL1P_0_0_3_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_address0),
    .p_ZL1P_0_0_3_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_ce0),
    .p_ZL1P_0_0_3_q0(p_ZL1P_0_0_3_q0),
    .p_ZL1P_0_0_3_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_address1),
    .p_ZL1P_0_0_3_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_ce1),
    .p_ZL1P_0_0_3_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_we1),
    .p_ZL1P_0_0_3_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_d1),
    .LUT_B1_address0(grp_backward_input_4_2_float_s_fu_316_LUT_B1_address0),
    .LUT_B1_ce0(grp_backward_input_4_2_float_s_fu_316_LUT_B1_ce0),
    .LUT_B1_q0(LUT_B1_q0),
    .LUT_B2_address0(grp_backward_input_4_2_float_s_fu_316_LUT_B2_address0),
    .LUT_B2_ce0(grp_backward_input_4_2_float_s_fu_316_LUT_B2_ce0),
    .LUT_B2_q0(LUT_B2_q0),
    .LUT_B3_address0(grp_backward_input_4_2_float_s_fu_316_LUT_B3_address0),
    .LUT_B3_ce0(grp_backward_input_4_2_float_s_fu_316_LUT_B3_ce0),
    .LUT_B3_q0(LUT_B3_q0),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_0_1(eclair_float_const_float_float_const_ap_uint_2_C_k_0_1),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_0_2(eclair_float_const_float_float_const_ap_uint_2_C_k_0_2),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_0_3(eclair_float_const_float_float_const_ap_uint_2_C_k_0_3),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_1_0(eclair_float_const_float_float_const_ap_uint_2_C_k_1_0),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_1_1(eclair_float_const_float_float_const_ap_uint_2_C_k_1_1),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_1_2(eclair_float_const_float_float_const_ap_uint_2_C_k_1_2),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_1_3(eclair_float_const_float_float_const_ap_uint_2_C_k_1_3),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1(eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2(eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3(eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0(eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1(eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2(eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3(eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3),
    .p_ZL1P_0_1_0_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_address0),
    .p_ZL1P_0_1_0_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_ce0),
    .p_ZL1P_0_1_0_q0(p_ZL1P_0_1_0_q0),
    .p_ZL1P_0_1_0_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_address1),
    .p_ZL1P_0_1_0_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_ce1),
    .p_ZL1P_0_1_0_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_we1),
    .p_ZL1P_0_1_0_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_d1),
    .p_ZL1P_0_1_1_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_address0),
    .p_ZL1P_0_1_1_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_ce0),
    .p_ZL1P_0_1_1_q0(p_ZL1P_0_1_1_q0),
    .p_ZL1P_0_1_1_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_address1),
    .p_ZL1P_0_1_1_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_ce1),
    .p_ZL1P_0_1_1_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_we1),
    .p_ZL1P_0_1_1_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_d1),
    .p_ZL1P_0_1_2_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_address0),
    .p_ZL1P_0_1_2_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_ce0),
    .p_ZL1P_0_1_2_q0(p_ZL1P_0_1_2_q0),
    .p_ZL1P_0_1_2_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_address1),
    .p_ZL1P_0_1_2_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_ce1),
    .p_ZL1P_0_1_2_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_we1),
    .p_ZL1P_0_1_2_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_d1),
    .p_ZL1P_0_1_3_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_address0),
    .p_ZL1P_0_1_3_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_ce0),
    .p_ZL1P_0_1_3_q0(p_ZL1P_0_1_3_q0),
    .p_ZL1P_0_1_3_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_address1),
    .p_ZL1P_0_1_3_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_ce1),
    .p_ZL1P_0_1_3_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_we1),
    .p_ZL1P_0_1_3_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_d1),
    .p_ZL1P_0_2_0_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_address0),
    .p_ZL1P_0_2_0_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_ce0),
    .p_ZL1P_0_2_0_q0(p_ZL1P_0_2_0_q0),
    .p_ZL1P_0_2_0_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_address1),
    .p_ZL1P_0_2_0_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_ce1),
    .p_ZL1P_0_2_0_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_we1),
    .p_ZL1P_0_2_0_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_d1),
    .p_ZL1P_0_2_1_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_address0),
    .p_ZL1P_0_2_1_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_ce0),
    .p_ZL1P_0_2_1_q0(p_ZL1P_0_2_1_q0),
    .p_ZL1P_0_2_1_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_address1),
    .p_ZL1P_0_2_1_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_ce1),
    .p_ZL1P_0_2_1_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_we1),
    .p_ZL1P_0_2_1_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_d1),
    .p_ZL1P_0_2_2_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_address0),
    .p_ZL1P_0_2_2_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_ce0),
    .p_ZL1P_0_2_2_q0(p_ZL1P_0_2_2_q0),
    .p_ZL1P_0_2_2_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_address1),
    .p_ZL1P_0_2_2_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_ce1),
    .p_ZL1P_0_2_2_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_we1),
    .p_ZL1P_0_2_2_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_d1),
    .p_ZL1P_0_2_3_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_address0),
    .p_ZL1P_0_2_3_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_ce0),
    .p_ZL1P_0_2_3_q0(p_ZL1P_0_2_3_q0),
    .p_ZL1P_0_2_3_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_address1),
    .p_ZL1P_0_2_3_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_ce1),
    .p_ZL1P_0_2_3_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_we1),
    .p_ZL1P_0_2_3_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_d1),
    .p_ZL1P_0_3_0_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_address0),
    .p_ZL1P_0_3_0_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_ce0),
    .p_ZL1P_0_3_0_q0(p_ZL1P_0_3_0_q0),
    .p_ZL1P_0_3_0_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_address1),
    .p_ZL1P_0_3_0_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_ce1),
    .p_ZL1P_0_3_0_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_we1),
    .p_ZL1P_0_3_0_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_d1),
    .p_ZL1P_0_3_1_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_address0),
    .p_ZL1P_0_3_1_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_ce0),
    .p_ZL1P_0_3_1_q0(p_ZL1P_0_3_1_q0),
    .p_ZL1P_0_3_1_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_address1),
    .p_ZL1P_0_3_1_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_ce1),
    .p_ZL1P_0_3_1_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_we1),
    .p_ZL1P_0_3_1_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_d1),
    .p_ZL1P_0_3_2_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_address0),
    .p_ZL1P_0_3_2_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_ce0),
    .p_ZL1P_0_3_2_q0(p_ZL1P_0_3_2_q0),
    .p_ZL1P_0_3_2_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_address1),
    .p_ZL1P_0_3_2_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_ce1),
    .p_ZL1P_0_3_2_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_we1),
    .p_ZL1P_0_3_2_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_d1),
    .p_ZL1P_0_3_3_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_address0),
    .p_ZL1P_0_3_3_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_ce0),
    .p_ZL1P_0_3_3_q0(p_ZL1P_0_3_3_q0),
    .p_ZL1P_0_3_3_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_address1),
    .p_ZL1P_0_3_3_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_ce1),
    .p_ZL1P_0_3_3_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_we1),
    .p_ZL1P_0_3_3_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_d1),
    .p_ZL1P_1_0_0_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_address0),
    .p_ZL1P_1_0_0_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_ce0),
    .p_ZL1P_1_0_0_q0(p_ZL1P_1_0_0_q0),
    .p_ZL1P_1_0_0_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_address1),
    .p_ZL1P_1_0_0_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_ce1),
    .p_ZL1P_1_0_0_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_we1),
    .p_ZL1P_1_0_0_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_d1),
    .p_ZL1P_1_0_1_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_address0),
    .p_ZL1P_1_0_1_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_ce0),
    .p_ZL1P_1_0_1_q0(p_ZL1P_1_0_1_q0),
    .p_ZL1P_1_0_1_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_address1),
    .p_ZL1P_1_0_1_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_ce1),
    .p_ZL1P_1_0_1_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_we1),
    .p_ZL1P_1_0_1_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_d1),
    .p_ZL1P_1_0_2_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_address0),
    .p_ZL1P_1_0_2_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_ce0),
    .p_ZL1P_1_0_2_q0(p_ZL1P_1_0_2_q0),
    .p_ZL1P_1_0_2_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_address1),
    .p_ZL1P_1_0_2_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_ce1),
    .p_ZL1P_1_0_2_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_we1),
    .p_ZL1P_1_0_2_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_d1),
    .p_ZL1P_1_0_3_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_address0),
    .p_ZL1P_1_0_3_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_ce0),
    .p_ZL1P_1_0_3_q0(p_ZL1P_1_0_3_q0),
    .p_ZL1P_1_0_3_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_address1),
    .p_ZL1P_1_0_3_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_ce1),
    .p_ZL1P_1_0_3_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_we1),
    .p_ZL1P_1_0_3_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_d1),
    .p_ZL1P_1_1_0_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_address0),
    .p_ZL1P_1_1_0_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_ce0),
    .p_ZL1P_1_1_0_q0(p_ZL1P_1_1_0_q0),
    .p_ZL1P_1_1_0_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_address1),
    .p_ZL1P_1_1_0_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_ce1),
    .p_ZL1P_1_1_0_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_we1),
    .p_ZL1P_1_1_0_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_d1),
    .p_ZL1P_1_1_0_q1(p_ZL1P_1_1_0_q1),
    .p_ZL1P_1_1_1_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_address0),
    .p_ZL1P_1_1_1_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_ce0),
    .p_ZL1P_1_1_1_q0(p_ZL1P_1_1_1_q0),
    .p_ZL1P_1_1_1_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_address1),
    .p_ZL1P_1_1_1_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_ce1),
    .p_ZL1P_1_1_1_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_we1),
    .p_ZL1P_1_1_1_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_d1),
    .p_ZL1P_1_1_1_q1(p_ZL1P_1_1_1_q1),
    .p_ZL1P_1_1_2_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_address0),
    .p_ZL1P_1_1_2_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_ce0),
    .p_ZL1P_1_1_2_q0(p_ZL1P_1_1_2_q0),
    .p_ZL1P_1_1_2_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_address1),
    .p_ZL1P_1_1_2_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_ce1),
    .p_ZL1P_1_1_2_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_we1),
    .p_ZL1P_1_1_2_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_d1),
    .p_ZL1P_1_1_2_q1(p_ZL1P_1_1_2_q1),
    .p_ZL1P_1_1_3_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_address0),
    .p_ZL1P_1_1_3_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_ce0),
    .p_ZL1P_1_1_3_q0(p_ZL1P_1_1_3_q0),
    .p_ZL1P_1_1_3_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_address1),
    .p_ZL1P_1_1_3_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_ce1),
    .p_ZL1P_1_1_3_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_we1),
    .p_ZL1P_1_1_3_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_d1),
    .p_ZL1P_1_1_3_q1(p_ZL1P_1_1_3_q1),
    .p_ZL1P_1_2_0_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_address0),
    .p_ZL1P_1_2_0_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_ce0),
    .p_ZL1P_1_2_0_q0(p_ZL1P_1_2_0_q0),
    .p_ZL1P_1_2_0_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_address1),
    .p_ZL1P_1_2_0_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_ce1),
    .p_ZL1P_1_2_0_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_we1),
    .p_ZL1P_1_2_0_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_d1),
    .p_ZL1P_1_2_0_q1(p_ZL1P_1_2_0_q1),
    .p_ZL1P_1_2_1_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_address0),
    .p_ZL1P_1_2_1_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_ce0),
    .p_ZL1P_1_2_1_q0(p_ZL1P_1_2_1_q0),
    .p_ZL1P_1_2_1_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_address1),
    .p_ZL1P_1_2_1_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_ce1),
    .p_ZL1P_1_2_1_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_we1),
    .p_ZL1P_1_2_1_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_d1),
    .p_ZL1P_1_2_1_q1(p_ZL1P_1_2_1_q1),
    .p_ZL1P_1_2_2_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_address0),
    .p_ZL1P_1_2_2_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_ce0),
    .p_ZL1P_1_2_2_q0(p_ZL1P_1_2_2_q0),
    .p_ZL1P_1_2_2_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_address1),
    .p_ZL1P_1_2_2_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_ce1),
    .p_ZL1P_1_2_2_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_we1),
    .p_ZL1P_1_2_2_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_d1),
    .p_ZL1P_1_2_2_q1(p_ZL1P_1_2_2_q1),
    .p_ZL1P_1_2_3_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_address0),
    .p_ZL1P_1_2_3_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_ce0),
    .p_ZL1P_1_2_3_q0(p_ZL1P_1_2_3_q0),
    .p_ZL1P_1_2_3_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_address1),
    .p_ZL1P_1_2_3_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_ce1),
    .p_ZL1P_1_2_3_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_we1),
    .p_ZL1P_1_2_3_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_d1),
    .p_ZL1P_1_2_3_q1(p_ZL1P_1_2_3_q1),
    .p_ZL1P_1_3_0_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_address0),
    .p_ZL1P_1_3_0_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_ce0),
    .p_ZL1P_1_3_0_q0(p_ZL1P_1_3_0_q0),
    .p_ZL1P_1_3_0_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_address1),
    .p_ZL1P_1_3_0_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_ce1),
    .p_ZL1P_1_3_0_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_we1),
    .p_ZL1P_1_3_0_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_d1),
    .p_ZL1P_1_3_0_q1(p_ZL1P_1_3_0_q1),
    .p_ZL1P_1_3_1_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_address0),
    .p_ZL1P_1_3_1_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_ce0),
    .p_ZL1P_1_3_1_q0(p_ZL1P_1_3_1_q0),
    .p_ZL1P_1_3_1_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_address1),
    .p_ZL1P_1_3_1_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_ce1),
    .p_ZL1P_1_3_1_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_we1),
    .p_ZL1P_1_3_1_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_d1),
    .p_ZL1P_1_3_1_q1(p_ZL1P_1_3_1_q1),
    .p_ZL1P_1_3_2_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_address0),
    .p_ZL1P_1_3_2_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_ce0),
    .p_ZL1P_1_3_2_q0(p_ZL1P_1_3_2_q0),
    .p_ZL1P_1_3_2_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_address1),
    .p_ZL1P_1_3_2_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_ce1),
    .p_ZL1P_1_3_2_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_we1),
    .p_ZL1P_1_3_2_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_d1),
    .p_ZL1P_1_3_2_q1(p_ZL1P_1_3_2_q1),
    .p_ZL1P_1_3_3_address0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_address0),
    .p_ZL1P_1_3_3_ce0(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_ce0),
    .p_ZL1P_1_3_3_q0(p_ZL1P_1_3_3_q0),
    .p_ZL1P_1_3_3_address1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_address1),
    .p_ZL1P_1_3_3_ce1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_ce1),
    .p_ZL1P_1_3_3_we1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_we1),
    .p_ZL1P_1_3_3_d1(grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_d1),
    .p_ZL1P_1_3_3_q1(p_ZL1P_1_3_3_q1),
    .grp_fu_486_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_din0),
    .grp_fu_486_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_din1),
    .grp_fu_486_p_opcode(grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_opcode),
    .grp_fu_486_p_dout0(grp_fu_486_p2),
    .grp_fu_486_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_ce),
    .grp_fu_494_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_din0),
    .grp_fu_494_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_din1),
    .grp_fu_494_p_opcode(grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_opcode),
    .grp_fu_494_p_dout0(grp_fu_494_p2),
    .grp_fu_494_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_ce),
    .grp_fu_498_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_din0),
    .grp_fu_498_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_din1),
    .grp_fu_498_p_opcode(grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_opcode),
    .grp_fu_498_p_dout0(grp_fu_498_p2),
    .grp_fu_498_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_ce),
    .grp_fu_502_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_din0),
    .grp_fu_502_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_din1),
    .grp_fu_502_p_opcode(grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_opcode),
    .grp_fu_502_p_dout0(grp_fu_502_p2),
    .grp_fu_502_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_ce),
    .grp_fu_506_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_din0),
    .grp_fu_506_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_din1),
    .grp_fu_506_p_opcode(grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_opcode),
    .grp_fu_506_p_dout0(grp_fu_506_p2),
    .grp_fu_506_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_ce),
    .grp_fu_510_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_din0),
    .grp_fu_510_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_din1),
    .grp_fu_510_p_opcode(grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_opcode),
    .grp_fu_510_p_dout0(grp_fu_510_p2),
    .grp_fu_510_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_ce),
    .grp_fu_514_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_din0),
    .grp_fu_514_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_din1),
    .grp_fu_514_p_opcode(grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_opcode),
    .grp_fu_514_p_dout0(grp_fu_514_p2),
    .grp_fu_514_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_ce),
    .grp_fu_518_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_din0),
    .grp_fu_518_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_din1),
    .grp_fu_518_p_opcode(grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_opcode),
    .grp_fu_518_p_dout0(grp_fu_518_p2),
    .grp_fu_518_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_ce),
    .grp_fu_522_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_din0),
    .grp_fu_522_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_din1),
    .grp_fu_522_p_opcode(grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_opcode),
    .grp_fu_522_p_dout0(grp_fu_522_p2),
    .grp_fu_522_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_ce),
    .grp_fu_526_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_din0),
    .grp_fu_526_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_din1),
    .grp_fu_526_p_opcode(grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_opcode),
    .grp_fu_526_p_dout0(grp_fu_526_p2),
    .grp_fu_526_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_ce),
    .grp_fu_530_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_din0),
    .grp_fu_530_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_din1),
    .grp_fu_530_p_opcode(grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_opcode),
    .grp_fu_530_p_dout0(grp_fu_530_p2),
    .grp_fu_530_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_ce),
    .grp_fu_534_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_din0),
    .grp_fu_534_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_din1),
    .grp_fu_534_p_opcode(grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_opcode),
    .grp_fu_534_p_dout0(grp_fu_534_p2),
    .grp_fu_534_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_ce),
    .grp_fu_538_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_din0),
    .grp_fu_538_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_din1),
    .grp_fu_538_p_opcode(grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_opcode),
    .grp_fu_538_p_dout0(grp_fu_538_p2),
    .grp_fu_538_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_ce),
    .grp_fu_542_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_din0),
    .grp_fu_542_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_din1),
    .grp_fu_542_p_opcode(grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_opcode),
    .grp_fu_542_p_dout0(grp_fu_542_p2),
    .grp_fu_542_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_ce),
    .grp_fu_546_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_din0),
    .grp_fu_546_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_din1),
    .grp_fu_546_p_opcode(grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_opcode),
    .grp_fu_546_p_dout0(grp_fu_546_p2),
    .grp_fu_546_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_ce),
    .grp_fu_550_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_din0),
    .grp_fu_550_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_din1),
    .grp_fu_550_p_opcode(grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_opcode),
    .grp_fu_550_p_dout0(grp_fu_550_p2),
    .grp_fu_550_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_ce),
    .grp_fu_490_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_din0),
    .grp_fu_490_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_din1),
    .grp_fu_490_p_dout0(grp_fu_490_p2),
    .grp_fu_490_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_ce),
    .grp_fu_554_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_din0),
    .grp_fu_554_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_din1),
    .grp_fu_554_p_dout0(grp_fu_554_p2),
    .grp_fu_554_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_ce),
    .grp_fu_558_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_din0),
    .grp_fu_558_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_din1),
    .grp_fu_558_p_dout0(grp_fu_558_p2),
    .grp_fu_558_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_ce),
    .grp_fu_562_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_din0),
    .grp_fu_562_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_din1),
    .grp_fu_562_p_dout0(grp_fu_562_p2),
    .grp_fu_562_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_ce),
    .grp_fu_566_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_din0),
    .grp_fu_566_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_din1),
    .grp_fu_566_p_dout0(grp_fu_566_p2),
    .grp_fu_566_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_ce),
    .grp_fu_570_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_din0),
    .grp_fu_570_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_din1),
    .grp_fu_570_p_dout0(grp_fu_570_p2),
    .grp_fu_570_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_ce),
    .grp_fu_574_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_din0),
    .grp_fu_574_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_din1),
    .grp_fu_574_p_dout0(grp_fu_574_p2),
    .grp_fu_574_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_ce),
    .grp_fu_578_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_din0),
    .grp_fu_578_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_din1),
    .grp_fu_578_p_dout0(grp_fu_578_p2),
    .grp_fu_578_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_ce),
    .grp_fu_582_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_din0),
    .grp_fu_582_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_din1),
    .grp_fu_582_p_dout0(grp_fu_582_p2),
    .grp_fu_582_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_ce),
    .grp_fu_586_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_din0),
    .grp_fu_586_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_din1),
    .grp_fu_586_p_dout0(grp_fu_586_p2),
    .grp_fu_586_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_ce),
    .grp_fu_590_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_din0),
    .grp_fu_590_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_din1),
    .grp_fu_590_p_dout0(grp_fu_590_p2),
    .grp_fu_590_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_ce),
    .grp_fu_594_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_din0),
    .grp_fu_594_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_din1),
    .grp_fu_594_p_dout0(grp_fu_594_p2),
    .grp_fu_594_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_ce),
    .grp_fu_598_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_din0),
    .grp_fu_598_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_din1),
    .grp_fu_598_p_dout0(grp_fu_598_p2),
    .grp_fu_598_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_ce),
    .grp_fu_602_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_din0),
    .grp_fu_602_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_din1),
    .grp_fu_602_p_dout0(grp_fu_602_p2),
    .grp_fu_602_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_ce),
    .grp_fu_606_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_din0),
    .grp_fu_606_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_din1),
    .grp_fu_606_p_dout0(grp_fu_606_p2),
    .grp_fu_606_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_ce),
    .grp_fu_610_p_din0(grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_din0),
    .grp_fu_610_p_din1(grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_din1),
    .grp_fu_610_p_dout0(grp_fu_610_p2),
    .grp_fu_610_p_ce(grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_ce)
);

eclair_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U356(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_486_p0),
    .din1(grp_fu_486_p1),
    .opcode(grp_fu_486_opcode),
    .ce(grp_fu_486_ce),
    .dout(grp_fu_486_p2)
);

eclair_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U357(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_490_p0),
    .din1(grp_fu_490_p1),
    .ce(grp_fu_490_ce),
    .dout(grp_fu_490_p2)
);

eclair_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U358(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_494_p0),
    .din1(grp_fu_494_p1),
    .opcode(grp_fu_494_opcode),
    .ce(grp_fu_494_ce),
    .dout(grp_fu_494_p2)
);

eclair_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U359(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_498_p0),
    .din1(grp_fu_498_p1),
    .opcode(grp_fu_498_opcode),
    .ce(grp_fu_498_ce),
    .dout(grp_fu_498_p2)
);

eclair_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U360(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_502_p0),
    .din1(grp_fu_502_p1),
    .opcode(grp_fu_502_opcode),
    .ce(grp_fu_502_ce),
    .dout(grp_fu_502_p2)
);

eclair_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U361(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_506_p0),
    .din1(grp_fu_506_p1),
    .opcode(grp_fu_506_opcode),
    .ce(grp_fu_506_ce),
    .dout(grp_fu_506_p2)
);

eclair_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U362(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_510_p0),
    .din1(grp_fu_510_p1),
    .opcode(grp_fu_510_opcode),
    .ce(grp_fu_510_ce),
    .dout(grp_fu_510_p2)
);

eclair_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U363(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_514_p0),
    .din1(grp_fu_514_p1),
    .opcode(grp_fu_514_opcode),
    .ce(grp_fu_514_ce),
    .dout(grp_fu_514_p2)
);

eclair_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U364(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_518_p0),
    .din1(grp_fu_518_p1),
    .opcode(grp_fu_518_opcode),
    .ce(grp_fu_518_ce),
    .dout(grp_fu_518_p2)
);

eclair_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U365(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_522_p0),
    .din1(grp_fu_522_p1),
    .opcode(grp_fu_522_opcode),
    .ce(grp_fu_522_ce),
    .dout(grp_fu_522_p2)
);

eclair_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U366(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_526_p0),
    .din1(grp_fu_526_p1),
    .opcode(grp_fu_526_opcode),
    .ce(grp_fu_526_ce),
    .dout(grp_fu_526_p2)
);

eclair_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U367(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_530_p0),
    .din1(grp_fu_530_p1),
    .opcode(grp_fu_530_opcode),
    .ce(grp_fu_530_ce),
    .dout(grp_fu_530_p2)
);

eclair_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U368(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_534_p0),
    .din1(grp_fu_534_p1),
    .opcode(grp_fu_534_opcode),
    .ce(grp_fu_534_ce),
    .dout(grp_fu_534_p2)
);

eclair_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U369(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_538_p0),
    .din1(grp_fu_538_p1),
    .opcode(grp_fu_538_opcode),
    .ce(grp_fu_538_ce),
    .dout(grp_fu_538_p2)
);

eclair_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U370(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_542_p0),
    .din1(grp_fu_542_p1),
    .opcode(grp_fu_542_opcode),
    .ce(grp_fu_542_ce),
    .dout(grp_fu_542_p2)
);

eclair_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U371(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_546_p0),
    .din1(grp_fu_546_p1),
    .opcode(grp_fu_546_opcode),
    .ce(grp_fu_546_ce),
    .dout(grp_fu_546_p2)
);

eclair_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U372(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_550_p0),
    .din1(grp_fu_550_p1),
    .opcode(grp_fu_550_opcode),
    .ce(grp_fu_550_ce),
    .dout(grp_fu_550_p2)
);

eclair_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U373(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_554_p0),
    .din1(grp_fu_554_p1),
    .ce(grp_fu_554_ce),
    .dout(grp_fu_554_p2)
);

eclair_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U374(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_558_p0),
    .din1(grp_fu_558_p1),
    .ce(grp_fu_558_ce),
    .dout(grp_fu_558_p2)
);

eclair_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U375(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_562_p0),
    .din1(grp_fu_562_p1),
    .ce(grp_fu_562_ce),
    .dout(grp_fu_562_p2)
);

eclair_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U376(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_566_p0),
    .din1(grp_fu_566_p1),
    .ce(grp_fu_566_ce),
    .dout(grp_fu_566_p2)
);

eclair_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U377(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_570_p0),
    .din1(grp_fu_570_p1),
    .ce(grp_fu_570_ce),
    .dout(grp_fu_570_p2)
);

eclair_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U378(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_574_p0),
    .din1(grp_fu_574_p1),
    .ce(grp_fu_574_ce),
    .dout(grp_fu_574_p2)
);

eclair_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U379(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_578_p0),
    .din1(grp_fu_578_p1),
    .ce(grp_fu_578_ce),
    .dout(grp_fu_578_p2)
);

eclair_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U380(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_582_p0),
    .din1(grp_fu_582_p1),
    .ce(grp_fu_582_ce),
    .dout(grp_fu_582_p2)
);

eclair_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U381(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_586_p0),
    .din1(grp_fu_586_p1),
    .ce(grp_fu_586_ce),
    .dout(grp_fu_586_p2)
);

eclair_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U382(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_590_p0),
    .din1(grp_fu_590_p1),
    .ce(grp_fu_590_ce),
    .dout(grp_fu_590_p2)
);

eclair_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U383(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_594_p0),
    .din1(grp_fu_594_p1),
    .ce(grp_fu_594_ce),
    .dout(grp_fu_594_p2)
);

eclair_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U384(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_598_p0),
    .din1(grp_fu_598_p1),
    .ce(grp_fu_598_ce),
    .dout(grp_fu_598_p2)
);

eclair_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U385(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_602_p0),
    .din1(grp_fu_602_p1),
    .ce(grp_fu_602_ce),
    .dout(grp_fu_602_p2)
);

eclair_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U386(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_606_p0),
    .din1(grp_fu_606_p1),
    .ce(grp_fu_606_ce),
    .dout(grp_fu_606_p2)
);

eclair_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U387(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_610_p0),
    .din1(grp_fu_610_p1),
    .ce(grp_fu_610_ce),
    .dout(grp_fu_610_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_backward_input_4_2_float_s_fu_316_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state10) & (1'b1 == ap_CS_fsm_state9))) begin
            grp_backward_input_4_2_float_s_fu_316_ap_start_reg <= 1'b1;
        end else if ((grp_backward_input_4_2_float_s_fu_316_ap_ready == 1'b1)) begin
            grp_backward_input_4_2_float_s_fu_316_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_forward_layer_4_2_s_fu_200_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln39_fu_426_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_forward_layer_4_2_s_fu_200_ap_start_reg <= 1'b1;
        end else if ((grp_forward_layer_4_2_s_fu_200_ap_ready == 1'b1)) begin
            grp_forward_layer_4_2_s_fu_200_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_0 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_1 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_2 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_3 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_0_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_0 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_1 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_2 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_3 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_k_1_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3 <= grp_forward_layer_4_2_s_fu_200_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_14_reg_466 <= empty_14_fu_432_p1;
        empty_15_reg_471 <= empty_15_fu_437_p1;
        empty_16_reg_476 <= empty_16_fu_442_p1;
        empty_17_reg_481 <= empty_17_fu_447_p1;
        icmp_ln39_reg_462 <= icmp_ln39_fu_426_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state10))) begin
        LUT_B0_address0 = grp_backward_input_4_2_float_s_fu_316_LUT_B0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        LUT_B0_address0 = grp_forward_layer_4_2_s_fu_200_LUT_B0_address0;
    end else begin
        LUT_B0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state10))) begin
        LUT_B0_ce0 = grp_backward_input_4_2_float_s_fu_316_LUT_B0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        LUT_B0_ce0 = grp_forward_layer_4_2_s_fu_200_LUT_B0_ce0;
    end else begin
        LUT_B0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state10))) begin
        LUT_B1_address0 = grp_backward_input_4_2_float_s_fu_316_LUT_B1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        LUT_B1_address0 = grp_forward_layer_4_2_s_fu_200_LUT_B1_address0;
    end else begin
        LUT_B1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state10))) begin
        LUT_B1_ce0 = grp_backward_input_4_2_float_s_fu_316_LUT_B1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        LUT_B1_ce0 = grp_forward_layer_4_2_s_fu_200_LUT_B1_ce0;
    end else begin
        LUT_B1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state10))) begin
        LUT_B2_address0 = grp_backward_input_4_2_float_s_fu_316_LUT_B2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        LUT_B2_address0 = grp_forward_layer_4_2_s_fu_200_LUT_B2_address0;
    end else begin
        LUT_B2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state10))) begin
        LUT_B2_ce0 = grp_backward_input_4_2_float_s_fu_316_LUT_B2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        LUT_B2_ce0 = grp_forward_layer_4_2_s_fu_200_LUT_B2_ce0;
    end else begin
        LUT_B2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state10))) begin
        LUT_B3_address0 = grp_backward_input_4_2_float_s_fu_316_LUT_B3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        LUT_B3_address0 = grp_forward_layer_4_2_s_fu_200_LUT_B3_address0;
    end else begin
        LUT_B3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state10))) begin
        LUT_B3_ce0 = grp_backward_input_4_2_float_s_fu_316_LUT_B3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        LUT_B3_ce0 = grp_forward_layer_4_2_s_fu_200_LUT_B3_ce0;
    end else begin
        LUT_B3_ce0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_forward_layer_4_2_s_fu_200_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_486_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_486_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_ce;
    end else begin
        grp_fu_486_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_486_opcode = grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_486_opcode = grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_opcode;
    end else begin
        grp_fu_486_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_486_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_486_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_din0;
    end else begin
        grp_fu_486_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_486_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_486_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_486_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_486_p_din1;
    end else begin
        grp_fu_486_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_490_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_490_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_ce;
    end else begin
        grp_fu_490_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_490_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_490_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_din0;
    end else begin
        grp_fu_490_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_490_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_490_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_490_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_490_p_din1;
    end else begin
        grp_fu_490_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_494_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_494_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_ce;
    end else begin
        grp_fu_494_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_494_opcode = grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_494_opcode = grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_opcode;
    end else begin
        grp_fu_494_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_494_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_494_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_din0;
    end else begin
        grp_fu_494_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_494_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_494_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_494_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_494_p_din1;
    end else begin
        grp_fu_494_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_498_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_498_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_ce;
    end else begin
        grp_fu_498_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_498_opcode = grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_498_opcode = grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_opcode;
    end else begin
        grp_fu_498_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_498_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_498_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_din0;
    end else begin
        grp_fu_498_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_498_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_498_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_498_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_498_p_din1;
    end else begin
        grp_fu_498_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_502_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_502_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_ce;
    end else begin
        grp_fu_502_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_502_opcode = grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_502_opcode = grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_opcode;
    end else begin
        grp_fu_502_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_502_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_502_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_din0;
    end else begin
        grp_fu_502_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_502_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_502_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_502_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_502_p_din1;
    end else begin
        grp_fu_502_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_506_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_506_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_ce;
    end else begin
        grp_fu_506_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_506_opcode = grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_506_opcode = grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_opcode;
    end else begin
        grp_fu_506_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_506_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_506_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_din0;
    end else begin
        grp_fu_506_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_506_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_506_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_506_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_506_p_din1;
    end else begin
        grp_fu_506_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_510_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_510_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_ce;
    end else begin
        grp_fu_510_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_510_opcode = grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_510_opcode = grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_opcode;
    end else begin
        grp_fu_510_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_510_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_510_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_din0;
    end else begin
        grp_fu_510_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_510_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_510_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_510_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_510_p_din1;
    end else begin
        grp_fu_510_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_514_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_514_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_ce;
    end else begin
        grp_fu_514_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_514_opcode = grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_514_opcode = grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_opcode;
    end else begin
        grp_fu_514_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_514_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_514_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_din0;
    end else begin
        grp_fu_514_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_514_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_514_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_514_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_514_p_din1;
    end else begin
        grp_fu_514_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_518_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_518_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_ce;
    end else begin
        grp_fu_518_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_518_opcode = grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_518_opcode = grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_opcode;
    end else begin
        grp_fu_518_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_518_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_518_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_din0;
    end else begin
        grp_fu_518_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_518_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_518_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_518_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_518_p_din1;
    end else begin
        grp_fu_518_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_522_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_522_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_ce;
    end else begin
        grp_fu_522_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_522_opcode = grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_522_opcode = grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_opcode;
    end else begin
        grp_fu_522_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_522_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_522_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_din0;
    end else begin
        grp_fu_522_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_522_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_522_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_522_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_522_p_din1;
    end else begin
        grp_fu_522_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_526_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_526_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_ce;
    end else begin
        grp_fu_526_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_526_opcode = grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_526_opcode = grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_opcode;
    end else begin
        grp_fu_526_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_526_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_526_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_din0;
    end else begin
        grp_fu_526_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_526_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_526_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_526_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_526_p_din1;
    end else begin
        grp_fu_526_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_530_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_530_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_ce;
    end else begin
        grp_fu_530_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_530_opcode = grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_530_opcode = grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_opcode;
    end else begin
        grp_fu_530_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_530_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_530_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_din0;
    end else begin
        grp_fu_530_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_530_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_530_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_530_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_530_p_din1;
    end else begin
        grp_fu_530_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_534_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_534_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_ce;
    end else begin
        grp_fu_534_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_534_opcode = grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_534_opcode = grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_opcode;
    end else begin
        grp_fu_534_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_534_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_534_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_din0;
    end else begin
        grp_fu_534_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_534_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_534_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_534_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_534_p_din1;
    end else begin
        grp_fu_534_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_538_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_538_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_ce;
    end else begin
        grp_fu_538_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_538_opcode = grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_538_opcode = grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_opcode;
    end else begin
        grp_fu_538_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_538_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_538_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_din0;
    end else begin
        grp_fu_538_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_538_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_538_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_538_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_538_p_din1;
    end else begin
        grp_fu_538_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_542_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_542_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_ce;
    end else begin
        grp_fu_542_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_542_opcode = grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_542_opcode = grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_opcode;
    end else begin
        grp_fu_542_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_542_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_542_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_din0;
    end else begin
        grp_fu_542_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_542_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_542_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_542_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_542_p_din1;
    end else begin
        grp_fu_542_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_546_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_546_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_ce;
    end else begin
        grp_fu_546_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_546_opcode = grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_546_opcode = grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_opcode;
    end else begin
        grp_fu_546_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_546_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_546_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_din0;
    end else begin
        grp_fu_546_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_546_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_546_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_546_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_546_p_din1;
    end else begin
        grp_fu_546_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_550_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_550_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_ce;
    end else begin
        grp_fu_550_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_550_opcode = grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_550_opcode = grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_opcode;
    end else begin
        grp_fu_550_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_550_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_550_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_din0;
    end else begin
        grp_fu_550_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_550_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_550_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_550_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_550_p_din1;
    end else begin
        grp_fu_550_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_554_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_554_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_ce;
    end else begin
        grp_fu_554_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_554_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_554_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_din0;
    end else begin
        grp_fu_554_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_554_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_554_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_554_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_554_p_din1;
    end else begin
        grp_fu_554_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_558_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_558_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_ce;
    end else begin
        grp_fu_558_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_558_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_558_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_din0;
    end else begin
        grp_fu_558_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_558_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_558_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_558_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_558_p_din1;
    end else begin
        grp_fu_558_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_562_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_562_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_ce;
    end else begin
        grp_fu_562_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_562_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_562_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_din0;
    end else begin
        grp_fu_562_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_562_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_562_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_562_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_562_p_din1;
    end else begin
        grp_fu_562_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_566_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_566_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_ce;
    end else begin
        grp_fu_566_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_566_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_566_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_din0;
    end else begin
        grp_fu_566_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_566_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_566_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_566_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_566_p_din1;
    end else begin
        grp_fu_566_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_570_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_570_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_ce;
    end else begin
        grp_fu_570_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_570_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_570_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_din0;
    end else begin
        grp_fu_570_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_570_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_570_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_570_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_570_p_din1;
    end else begin
        grp_fu_570_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_574_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_574_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_ce;
    end else begin
        grp_fu_574_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_574_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_574_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_din0;
    end else begin
        grp_fu_574_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_574_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_574_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_574_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_574_p_din1;
    end else begin
        grp_fu_574_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_578_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_578_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_ce;
    end else begin
        grp_fu_578_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_578_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_578_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_din0;
    end else begin
        grp_fu_578_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_578_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_578_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_578_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_578_p_din1;
    end else begin
        grp_fu_578_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_582_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_582_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_ce;
    end else begin
        grp_fu_582_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_582_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_582_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_din0;
    end else begin
        grp_fu_582_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_582_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_582_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_582_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_582_p_din1;
    end else begin
        grp_fu_582_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_586_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_586_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_ce;
    end else begin
        grp_fu_586_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_586_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_586_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_din0;
    end else begin
        grp_fu_586_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_586_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_586_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_586_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_586_p_din1;
    end else begin
        grp_fu_586_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_590_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_590_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_ce;
    end else begin
        grp_fu_590_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_590_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_590_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_din0;
    end else begin
        grp_fu_590_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_590_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_590_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_590_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_590_p_din1;
    end else begin
        grp_fu_590_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_594_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_594_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_ce;
    end else begin
        grp_fu_594_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_594_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_594_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_din0;
    end else begin
        grp_fu_594_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_594_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_594_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_594_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_594_p_din1;
    end else begin
        grp_fu_594_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_598_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_598_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_ce;
    end else begin
        grp_fu_598_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_598_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_598_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_din0;
    end else begin
        grp_fu_598_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_598_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_598_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_598_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_598_p_din1;
    end else begin
        grp_fu_598_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_602_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_602_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_ce;
    end else begin
        grp_fu_602_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_602_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_602_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_din0;
    end else begin
        grp_fu_602_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_602_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_602_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_602_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_602_p_din1;
    end else begin
        grp_fu_602_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_606_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_606_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_ce;
    end else begin
        grp_fu_606_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_606_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_606_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_din0;
    end else begin
        grp_fu_606_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_606_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_606_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_606_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_606_p_din1;
    end else begin
        grp_fu_606_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_610_ce = grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_610_ce = grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_ce;
    end else begin
        grp_fu_610_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_610_p0 = grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_610_p0 = grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_din0;
    end else begin
        grp_fu_610_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_610_p1 = grp_backward_input_4_2_float_s_fu_316_grp_fu_610_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_610_p1 = grp_forward_layer_4_2_s_fu_200_grp_fu_610_p_din1;
    end else begin
        grp_fu_610_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_0_0_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_0_0_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_address0;
    end else begin
        p_ZL1P_0_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZL1P_0_0_0_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_0_0_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_address1;
    end else begin
        p_ZL1P_0_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_0_0_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_0_0_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_ce0;
    end else begin
        p_ZL1P_0_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZL1P_0_0_0_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_0_0_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_0_ce1;
    end else begin
        p_ZL1P_0_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZL1P_0_0_0_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_0_we1;
    end else begin
        p_ZL1P_0_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_0_1_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_0_1_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_address0;
    end else begin
        p_ZL1P_0_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZL1P_0_0_1_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_0_1_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_address1;
    end else begin
        p_ZL1P_0_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_0_1_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_0_1_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_ce0;
    end else begin
        p_ZL1P_0_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZL1P_0_0_1_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_0_1_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_1_ce1;
    end else begin
        p_ZL1P_0_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZL1P_0_0_1_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_1_we1;
    end else begin
        p_ZL1P_0_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_0_2_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_0_2_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_address0;
    end else begin
        p_ZL1P_0_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZL1P_0_0_2_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_0_2_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_address1;
    end else begin
        p_ZL1P_0_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_0_2_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_0_2_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_ce0;
    end else begin
        p_ZL1P_0_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZL1P_0_0_2_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_0_2_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_2_ce1;
    end else begin
        p_ZL1P_0_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZL1P_0_0_2_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_2_we1;
    end else begin
        p_ZL1P_0_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_0_3_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_0_3_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_address0;
    end else begin
        p_ZL1P_0_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZL1P_0_0_3_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_0_3_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_address1;
    end else begin
        p_ZL1P_0_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_0_3_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_0_3_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_ce0;
    end else begin
        p_ZL1P_0_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZL1P_0_0_3_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_0_3_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_0_3_ce1;
    end else begin
        p_ZL1P_0_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_ZL1P_0_0_3_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_0_3_we1;
    end else begin
        p_ZL1P_0_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_1_0_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_1_0_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_address0;
    end else begin
        p_ZL1P_0_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_1_0_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_1_0_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_address1;
    end else begin
        p_ZL1P_0_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_1_0_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_1_0_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_ce0;
    end else begin
        p_ZL1P_0_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_1_0_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_1_0_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_0_ce1;
    end else begin
        p_ZL1P_0_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_1_0_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_0_we1;
    end else begin
        p_ZL1P_0_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_1_1_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_1_1_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_address0;
    end else begin
        p_ZL1P_0_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_1_1_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_1_1_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_address1;
    end else begin
        p_ZL1P_0_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_1_1_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_1_1_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_ce0;
    end else begin
        p_ZL1P_0_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_1_1_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_1_1_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_1_ce1;
    end else begin
        p_ZL1P_0_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_1_1_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_1_we1;
    end else begin
        p_ZL1P_0_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_1_2_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_1_2_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_address0;
    end else begin
        p_ZL1P_0_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_1_2_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_1_2_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_address1;
    end else begin
        p_ZL1P_0_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_1_2_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_1_2_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_ce0;
    end else begin
        p_ZL1P_0_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_1_2_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_1_2_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_2_ce1;
    end else begin
        p_ZL1P_0_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_1_2_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_2_we1;
    end else begin
        p_ZL1P_0_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_1_3_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_1_3_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_address0;
    end else begin
        p_ZL1P_0_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_1_3_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_1_3_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_address1;
    end else begin
        p_ZL1P_0_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_1_3_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_1_3_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_ce0;
    end else begin
        p_ZL1P_0_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_1_3_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_1_3_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_1_3_ce1;
    end else begin
        p_ZL1P_0_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_1_3_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_1_3_we1;
    end else begin
        p_ZL1P_0_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_2_0_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_2_0_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_address0;
    end else begin
        p_ZL1P_0_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_2_0_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_2_0_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_address1;
    end else begin
        p_ZL1P_0_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_2_0_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_2_0_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_ce0;
    end else begin
        p_ZL1P_0_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_2_0_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_2_0_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_0_ce1;
    end else begin
        p_ZL1P_0_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_2_0_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_0_we1;
    end else begin
        p_ZL1P_0_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_2_1_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_2_1_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_address0;
    end else begin
        p_ZL1P_0_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_2_1_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_2_1_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_address1;
    end else begin
        p_ZL1P_0_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_2_1_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_2_1_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_ce0;
    end else begin
        p_ZL1P_0_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_2_1_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_2_1_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_1_ce1;
    end else begin
        p_ZL1P_0_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_2_1_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_1_we1;
    end else begin
        p_ZL1P_0_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_2_2_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_2_2_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_address0;
    end else begin
        p_ZL1P_0_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_2_2_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_2_2_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_address1;
    end else begin
        p_ZL1P_0_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_2_2_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_2_2_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_ce0;
    end else begin
        p_ZL1P_0_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_2_2_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_2_2_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_2_ce1;
    end else begin
        p_ZL1P_0_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_2_2_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_2_we1;
    end else begin
        p_ZL1P_0_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_2_3_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_2_3_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_address0;
    end else begin
        p_ZL1P_0_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_2_3_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_2_3_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_address1;
    end else begin
        p_ZL1P_0_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_2_3_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_2_3_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_ce0;
    end else begin
        p_ZL1P_0_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_2_3_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_2_3_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_2_3_ce1;
    end else begin
        p_ZL1P_0_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_2_3_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_2_3_we1;
    end else begin
        p_ZL1P_0_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_3_0_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_3_0_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_address0;
    end else begin
        p_ZL1P_0_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_3_0_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_3_0_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_address1;
    end else begin
        p_ZL1P_0_3_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_3_0_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_3_0_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_ce0;
    end else begin
        p_ZL1P_0_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_3_0_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_3_0_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_0_ce1;
    end else begin
        p_ZL1P_0_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_3_0_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_0_we1;
    end else begin
        p_ZL1P_0_3_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_3_1_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_3_1_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_address0;
    end else begin
        p_ZL1P_0_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_3_1_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_3_1_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_address1;
    end else begin
        p_ZL1P_0_3_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_3_1_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_3_1_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_ce0;
    end else begin
        p_ZL1P_0_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_3_1_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_3_1_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_1_ce1;
    end else begin
        p_ZL1P_0_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_3_1_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_1_we1;
    end else begin
        p_ZL1P_0_3_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_3_2_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_3_2_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_address0;
    end else begin
        p_ZL1P_0_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_3_2_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_3_2_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_address1;
    end else begin
        p_ZL1P_0_3_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_3_2_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_3_2_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_ce0;
    end else begin
        p_ZL1P_0_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_3_2_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_3_2_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_2_ce1;
    end else begin
        p_ZL1P_0_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_3_2_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_2_we1;
    end else begin
        p_ZL1P_0_3_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_3_3_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_3_3_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_address0;
    end else begin
        p_ZL1P_0_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_3_3_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_3_3_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_address1;
    end else begin
        p_ZL1P_0_3_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_0_3_3_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_3_3_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_ce0;
    end else begin
        p_ZL1P_0_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_3_3_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_0_3_3_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_0_3_3_ce1;
    end else begin
        p_ZL1P_0_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        p_ZL1P_0_3_3_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_0_3_3_we1;
    end else begin
        p_ZL1P_0_3_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        p_ZL1P_1_0_0_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_0_0_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_address0;
    end else begin
        p_ZL1P_1_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_0_0_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_0_0_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_address1;
    end else begin
        p_ZL1P_1_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        p_ZL1P_1_0_0_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_0_0_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_ce0;
    end else begin
        p_ZL1P_1_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_0_0_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_0_0_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_0_ce1;
    end else begin
        p_ZL1P_1_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_0_0_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_0_we1;
    end else begin
        p_ZL1P_1_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        p_ZL1P_1_0_1_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_0_1_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_address0;
    end else begin
        p_ZL1P_1_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_0_1_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_0_1_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_address1;
    end else begin
        p_ZL1P_1_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        p_ZL1P_1_0_1_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_0_1_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_ce0;
    end else begin
        p_ZL1P_1_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_0_1_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_0_1_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_1_ce1;
    end else begin
        p_ZL1P_1_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_0_1_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_1_we1;
    end else begin
        p_ZL1P_1_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        p_ZL1P_1_0_2_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_0_2_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_address0;
    end else begin
        p_ZL1P_1_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_0_2_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_0_2_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_address1;
    end else begin
        p_ZL1P_1_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        p_ZL1P_1_0_2_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_0_2_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_ce0;
    end else begin
        p_ZL1P_1_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_0_2_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_0_2_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_2_ce1;
    end else begin
        p_ZL1P_1_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_0_2_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_2_we1;
    end else begin
        p_ZL1P_1_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        p_ZL1P_1_0_3_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_0_3_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_address0;
    end else begin
        p_ZL1P_1_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_0_3_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_0_3_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_address1;
    end else begin
        p_ZL1P_1_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        p_ZL1P_1_0_3_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_0_3_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_ce0;
    end else begin
        p_ZL1P_1_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_0_3_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_0_3_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_0_3_ce1;
    end else begin
        p_ZL1P_1_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_0_3_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_0_3_we1;
    end else begin
        p_ZL1P_1_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_1_0_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_1_0_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_address0;
    end else begin
        p_ZL1P_1_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_1_0_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_1_0_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_address1;
    end else begin
        p_ZL1P_1_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_1_0_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_1_0_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_ce0;
    end else begin
        p_ZL1P_1_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_1_0_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_1_0_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_0_ce1;
    end else begin
        p_ZL1P_1_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_1_0_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_0_we1;
    end else begin
        p_ZL1P_1_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_1_1_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_1_1_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_address0;
    end else begin
        p_ZL1P_1_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_1_1_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_1_1_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_address1;
    end else begin
        p_ZL1P_1_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_1_1_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_1_1_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_ce0;
    end else begin
        p_ZL1P_1_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_1_1_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_1_1_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_1_ce1;
    end else begin
        p_ZL1P_1_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_1_1_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_1_we1;
    end else begin
        p_ZL1P_1_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_1_2_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_1_2_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_address0;
    end else begin
        p_ZL1P_1_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_1_2_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_1_2_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_address1;
    end else begin
        p_ZL1P_1_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_1_2_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_1_2_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_ce0;
    end else begin
        p_ZL1P_1_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_1_2_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_1_2_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_2_ce1;
    end else begin
        p_ZL1P_1_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_1_2_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_2_we1;
    end else begin
        p_ZL1P_1_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_1_3_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_1_3_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_address0;
    end else begin
        p_ZL1P_1_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_1_3_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_1_3_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_address1;
    end else begin
        p_ZL1P_1_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_1_3_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_1_3_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_ce0;
    end else begin
        p_ZL1P_1_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_1_3_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_1_3_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_1_3_ce1;
    end else begin
        p_ZL1P_1_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_1_3_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_1_3_we1;
    end else begin
        p_ZL1P_1_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_2_0_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_2_0_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_address0;
    end else begin
        p_ZL1P_1_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_2_0_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_2_0_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_address1;
    end else begin
        p_ZL1P_1_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_2_0_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_2_0_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_ce0;
    end else begin
        p_ZL1P_1_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_2_0_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_2_0_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_0_ce1;
    end else begin
        p_ZL1P_1_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_2_0_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_0_we1;
    end else begin
        p_ZL1P_1_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_2_1_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_2_1_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_address0;
    end else begin
        p_ZL1P_1_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_2_1_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_2_1_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_address1;
    end else begin
        p_ZL1P_1_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_2_1_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_2_1_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_ce0;
    end else begin
        p_ZL1P_1_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_2_1_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_2_1_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_1_ce1;
    end else begin
        p_ZL1P_1_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_2_1_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_1_we1;
    end else begin
        p_ZL1P_1_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_2_2_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_2_2_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_address0;
    end else begin
        p_ZL1P_1_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_2_2_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_2_2_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_address1;
    end else begin
        p_ZL1P_1_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_2_2_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_2_2_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_ce0;
    end else begin
        p_ZL1P_1_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_2_2_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_2_2_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_2_ce1;
    end else begin
        p_ZL1P_1_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_2_2_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_2_we1;
    end else begin
        p_ZL1P_1_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_2_3_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_2_3_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_address0;
    end else begin
        p_ZL1P_1_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_2_3_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_2_3_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_address1;
    end else begin
        p_ZL1P_1_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_2_3_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_2_3_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_ce0;
    end else begin
        p_ZL1P_1_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_2_3_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_2_3_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_2_3_ce1;
    end else begin
        p_ZL1P_1_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_2_3_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_2_3_we1;
    end else begin
        p_ZL1P_1_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_3_0_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_3_0_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_address0;
    end else begin
        p_ZL1P_1_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_3_0_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_3_0_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_address1;
    end else begin
        p_ZL1P_1_3_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_3_0_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_3_0_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_ce0;
    end else begin
        p_ZL1P_1_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_3_0_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_3_0_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_0_ce1;
    end else begin
        p_ZL1P_1_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_3_0_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_0_we1;
    end else begin
        p_ZL1P_1_3_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_3_1_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_3_1_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_address0;
    end else begin
        p_ZL1P_1_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_3_1_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_3_1_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_address1;
    end else begin
        p_ZL1P_1_3_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_3_1_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_3_1_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_ce0;
    end else begin
        p_ZL1P_1_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_3_1_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_3_1_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_1_ce1;
    end else begin
        p_ZL1P_1_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_3_1_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_1_we1;
    end else begin
        p_ZL1P_1_3_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_3_2_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_3_2_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_address0;
    end else begin
        p_ZL1P_1_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_3_2_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_3_2_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_address1;
    end else begin
        p_ZL1P_1_3_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_3_2_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_3_2_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_ce0;
    end else begin
        p_ZL1P_1_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_3_2_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_3_2_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_2_ce1;
    end else begin
        p_ZL1P_1_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_3_2_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_2_we1;
    end else begin
        p_ZL1P_1_3_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_3_3_address0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_3_3_address0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_address0;
    end else begin
        p_ZL1P_1_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_3_3_address1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_3_3_address1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_address1;
    end else begin
        p_ZL1P_1_3_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        p_ZL1P_1_3_3_ce0 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_3_3_ce0 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_ce0;
    end else begin
        p_ZL1P_1_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_3_3_ce1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ZL1P_1_3_3_ce1 = grp_forward_layer_4_2_s_fu_200_p_ZL1P_1_3_3_ce1;
    end else begin
        p_ZL1P_1_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((icmp_ln39_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        p_ZL1P_1_3_3_we1 = grp_backward_input_4_2_float_s_fu_316_p_ZL1P_1_3_3_we1;
    end else begin
        p_ZL1P_1_3_3_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln39_fu_426_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((icmp_ln39_fu_426_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_forward_layer_4_2_s_fu_200_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state10 = ap_NS_fsm[32'd9];

assign empty_14_fu_432_p1 = input_0;

assign empty_15_fu_437_p1 = input_1;

assign empty_16_fu_442_p1 = input_2;

assign empty_17_fu_447_p1 = input_3;

assign grp_backward_input_4_2_float_s_fu_316_ap_start = grp_backward_input_4_2_float_s_fu_316_ap_start_reg;

assign grp_backward_input_4_2_float_s_fu_316_dL_dy_0_val = feedback_0;

assign grp_backward_input_4_2_float_s_fu_316_dL_dy_1_val = feedback_1;

assign grp_forward_layer_4_2_s_fu_200_ap_start = grp_forward_layer_4_2_s_fu_200_ap_start_reg;

assign icmp_ln39_fu_426_p2 = ((zero_grad == 2'd0) ? 1'b1 : 1'b0);

assign output_0 = grp_forward_layer_4_2_s_fu_200_output_0;

assign output_0_ap_vld = grp_forward_layer_4_2_s_fu_200_output_0_ap_vld;

assign output_1 = grp_forward_layer_4_2_s_fu_200_output_1;

assign output_1_ap_vld = grp_forward_layer_4_2_s_fu_200_output_1_ap_vld;

endmodule //eclair
