--TAHER 1512008
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity test is
end entity;
architecture test_a of test is
component bshift is
port(
    con : in std_logic_vector(1 downto 0);
   s : in std_logic_vector(2 downto 0);
   d : in std_logic_vector(7 downto 0);
    q : out std_logic_vector(7 downto 0));
 end component;
    signal d,q: std_logic_vector(7 downto 0);
    signal con: std_logic_vector(1 downto 0);
    signal s: std_logic_vector(2 downto 0);
    begin
    uut: bshift port map(con,s,d,q);
 con<=con+1 after 5ns;
 s<="001";
 d<="01001011"; 
    end architecture;