Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Sep  3 20:16:58 2025
| Host         : lampranthus running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
| Design       : fpga
| Device       : xcku035-fbva676-2-e
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 13
+---------+----------+---------------------------------------------+--------+
| Rule    | Severity | Description                                 | Checks |
+---------+----------+---------------------------------------------+--------+
| LUTAR-1 | Warning  | LUT drives async reset alert                | 3      |
| SYNTH-6 | Warning  | Timing of a RAM block might be sub-optimal  | 2      |
| XDCB-5  | Warning  | Runtime inefficient way to find pin objects | 1      |
| XDCH-2  | Warning  | Same min and max delay values on IO port    | 7      |
+---------+----------+---------------------------------------------+--------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/bufg_gt_userclk_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/PRE,
pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
pcie3_ultrascale_inst/inst/user_reset_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/tbl_mem_reg_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#2 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/tbl_mem_reg_2, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ {*/user_reset_reg/PRE}}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '27' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc (Line: 171)
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'pcie_reset_n' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports pcie_reset_n]
/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc (Line: 132)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sma_led[*]}}]
/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc (Line: 27)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sma_led[*]}}]
/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc (Line: 27)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sma_led[*]}}]
/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc (Line: 27)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sma_led[*]}}]
/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc (Line: 27)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sma_led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sma_led[*]}}]
/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc (Line: 27)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sma_led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sma_led[*]}}]
/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc (Line: 27)
Related violations: <none>


