// Seed: 1315823146
`timescale 1ps / 1ps
`define pp_5 0
module module_0 (
    output logic id_0,
    output id_1,
    output id_2,
    input id_3,
    inout logic id_4
);
  logic id_5 = id_4;
endmodule
