

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_VITIS_LOOP_618_4'
================================================================
* Date:           Mon Aug 18 15:42:07 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       11|        ?|  36.663 ns|         ?|   11|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_618_4  |        9|        ?|        10|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:618]   --->   Operation 13 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%chunk_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %chunk"   --->   Operation 14 'read' 'chunk_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln618 = store i31 0, i31 %i_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:618]   --->   Operation 15 'store' 'store_ln618' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc28"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = load i31 %i_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:618]   --->   Operation 17 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.87ns)   --->   "%icmp_ln618 = icmp_eq  i31 %i, i31 %chunk_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:618]   --->   Operation 18 'icmp' 'icmp_ln618' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.87ns)   --->   "%add_ln618 = add i31 %i, i31 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:618]   --->   Operation 20 'add' 'add_ln618' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln618 = br i1 %icmp_ln618, void %for.inc28.split, void %for.body35.lr.ph.exitStub" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:618]   --->   Operation 21 'br' 'br_ln618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln618 = trunc i31 %i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:618]   --->   Operation 22 'trunc' 'trunc_ln618' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i31.i32.i32, i31 %i, i32 4, i32 6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:618]   --->   Operation 23 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln618 = zext i3 %lshr_ln2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:618]   --->   Operation 24 'zext' 'zext_ln618' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%z_old_addr = getelementptr i32 %z_old, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 25 'getelementptr' 'z_old_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%z_old_1_addr = getelementptr i32 %z_old_1, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 26 'getelementptr' 'z_old_1_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%z_old_2_addr = getelementptr i32 %z_old_2, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 27 'getelementptr' 'z_old_2_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%z_old_3_addr = getelementptr i32 %z_old_3, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 28 'getelementptr' 'z_old_3_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%z_old_4_addr = getelementptr i32 %z_old_4, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 29 'getelementptr' 'z_old_4_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%z_old_5_addr = getelementptr i32 %z_old_5, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 30 'getelementptr' 'z_old_5_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%z_old_6_addr = getelementptr i32 %z_old_6, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 31 'getelementptr' 'z_old_6_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%z_old_7_addr = getelementptr i32 %z_old_7, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 32 'getelementptr' 'z_old_7_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%z_old_8_addr = getelementptr i32 %z_old_8, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 33 'getelementptr' 'z_old_8_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%z_old_9_addr = getelementptr i32 %z_old_9, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 34 'getelementptr' 'z_old_9_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%z_old_10_addr = getelementptr i32 %z_old_10, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 35 'getelementptr' 'z_old_10_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%z_old_11_addr = getelementptr i32 %z_old_11, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 36 'getelementptr' 'z_old_11_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%z_old_12_addr = getelementptr i32 %z_old_12, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 37 'getelementptr' 'z_old_12_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%z_old_13_addr = getelementptr i32 %z_old_13, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 38 'getelementptr' 'z_old_13_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%z_old_14_addr = getelementptr i32 %z_old_14, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 39 'getelementptr' 'z_old_14_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%z_old_15_addr = getelementptr i32 %z_old_15, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 40 'getelementptr' 'z_old_15_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (0.69ns)   --->   "%z_old_load = load i3 %z_old_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 41 'load' 'z_old_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 42 [2/2] (0.69ns)   --->   "%z_old_1_load = load i3 %z_old_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 42 'load' 'z_old_1_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 43 [2/2] (0.69ns)   --->   "%z_old_2_load = load i3 %z_old_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 43 'load' 'z_old_2_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 44 [2/2] (0.69ns)   --->   "%z_old_3_load = load i3 %z_old_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 44 'load' 'z_old_3_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 45 [2/2] (0.69ns)   --->   "%z_old_4_load = load i3 %z_old_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 45 'load' 'z_old_4_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 46 [2/2] (0.69ns)   --->   "%z_old_5_load = load i3 %z_old_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 46 'load' 'z_old_5_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 47 [2/2] (0.69ns)   --->   "%z_old_6_load = load i3 %z_old_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 47 'load' 'z_old_6_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 48 [2/2] (0.69ns)   --->   "%z_old_7_load = load i3 %z_old_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 48 'load' 'z_old_7_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 49 [2/2] (0.69ns)   --->   "%z_old_8_load = load i3 %z_old_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 49 'load' 'z_old_8_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 50 [2/2] (0.69ns)   --->   "%z_old_9_load = load i3 %z_old_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 50 'load' 'z_old_9_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 51 [2/2] (0.69ns)   --->   "%z_old_10_load = load i3 %z_old_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 51 'load' 'z_old_10_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 52 [2/2] (0.69ns)   --->   "%z_old_11_load = load i3 %z_old_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 52 'load' 'z_old_11_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 53 [2/2] (0.69ns)   --->   "%z_old_12_load = load i3 %z_old_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 53 'load' 'z_old_12_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 54 [2/2] (0.69ns)   --->   "%z_old_13_load = load i3 %z_old_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 54 'load' 'z_old_13_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 55 [2/2] (0.69ns)   --->   "%z_old_14_load = load i3 %z_old_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 55 'load' 'z_old_14_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 56 [2/2] (0.69ns)   --->   "%z_old_15_load = load i3 %z_old_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 56 'load' 'z_old_15_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%u_addr = getelementptr i32 %u, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 57 'getelementptr' 'u_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%u_1_addr = getelementptr i32 %u_1, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 58 'getelementptr' 'u_1_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%u_2_addr = getelementptr i32 %u_2, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 59 'getelementptr' 'u_2_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%u_3_addr = getelementptr i32 %u_3, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 60 'getelementptr' 'u_3_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%u_4_addr = getelementptr i32 %u_4, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 61 'getelementptr' 'u_4_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%u_5_addr = getelementptr i32 %u_5, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 62 'getelementptr' 'u_5_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%u_6_addr = getelementptr i32 %u_6, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 63 'getelementptr' 'u_6_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%u_7_addr = getelementptr i32 %u_7, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 64 'getelementptr' 'u_7_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%u_8_addr = getelementptr i32 %u_8, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 65 'getelementptr' 'u_8_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%u_9_addr = getelementptr i32 %u_9, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 66 'getelementptr' 'u_9_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%u_10_addr = getelementptr i32 %u_10, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 67 'getelementptr' 'u_10_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%u_11_addr = getelementptr i32 %u_11, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 68 'getelementptr' 'u_11_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%u_12_addr = getelementptr i32 %u_12, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 69 'getelementptr' 'u_12_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%u_13_addr = getelementptr i32 %u_13, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 70 'getelementptr' 'u_13_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%u_14_addr = getelementptr i32 %u_14, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 71 'getelementptr' 'u_14_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%u_15_addr = getelementptr i32 %u_15, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 72 'getelementptr' 'u_15_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (0.69ns)   --->   "%u_load = load i3 %u_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 73 'load' 'u_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 74 [2/2] (0.69ns)   --->   "%u_1_load = load i3 %u_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 74 'load' 'u_1_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 75 [2/2] (0.69ns)   --->   "%u_2_load = load i3 %u_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 75 'load' 'u_2_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 76 [2/2] (0.69ns)   --->   "%u_3_load = load i3 %u_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 76 'load' 'u_3_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 77 [2/2] (0.69ns)   --->   "%u_4_load = load i3 %u_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 77 'load' 'u_4_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 78 [2/2] (0.69ns)   --->   "%u_5_load = load i3 %u_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 78 'load' 'u_5_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 79 [2/2] (0.69ns)   --->   "%u_6_load = load i3 %u_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 79 'load' 'u_6_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 80 [2/2] (0.69ns)   --->   "%u_7_load = load i3 %u_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 80 'load' 'u_7_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 81 [2/2] (0.69ns)   --->   "%u_8_load = load i3 %u_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 81 'load' 'u_8_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 82 [2/2] (0.69ns)   --->   "%u_9_load = load i3 %u_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 82 'load' 'u_9_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 83 [2/2] (0.69ns)   --->   "%u_10_load = load i3 %u_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 83 'load' 'u_10_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 84 [2/2] (0.69ns)   --->   "%u_11_load = load i3 %u_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 84 'load' 'u_11_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 85 [2/2] (0.69ns)   --->   "%u_12_load = load i3 %u_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 85 'load' 'u_12_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 86 [2/2] (0.69ns)   --->   "%u_13_load = load i3 %u_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 86 'load' 'u_13_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 87 [2/2] (0.69ns)   --->   "%u_14_load = load i3 %u_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 87 'load' 'u_14_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 88 [2/2] (0.69ns)   --->   "%u_15_load = load i3 %u_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 88 'load' 'u_15_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%z_u_addr = getelementptr i32 %z_u, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 89 'getelementptr' 'z_u_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%z_u_1_addr = getelementptr i32 %z_u_1, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 90 'getelementptr' 'z_u_1_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%z_u_2_addr = getelementptr i32 %z_u_2, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 91 'getelementptr' 'z_u_2_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%z_u_3_addr = getelementptr i32 %z_u_3, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 92 'getelementptr' 'z_u_3_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%z_u_4_addr = getelementptr i32 %z_u_4, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 93 'getelementptr' 'z_u_4_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%z_u_5_addr = getelementptr i32 %z_u_5, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 94 'getelementptr' 'z_u_5_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%z_u_6_addr = getelementptr i32 %z_u_6, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 95 'getelementptr' 'z_u_6_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%z_u_7_addr = getelementptr i32 %z_u_7, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 96 'getelementptr' 'z_u_7_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%z_u_8_addr = getelementptr i32 %z_u_8, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 97 'getelementptr' 'z_u_8_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%z_u_9_addr = getelementptr i32 %z_u_9, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 98 'getelementptr' 'z_u_9_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%z_u_10_addr = getelementptr i32 %z_u_10, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 99 'getelementptr' 'z_u_10_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%z_u_11_addr = getelementptr i32 %z_u_11, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 100 'getelementptr' 'z_u_11_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%z_u_12_addr = getelementptr i32 %z_u_12, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 101 'getelementptr' 'z_u_12_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%z_u_13_addr = getelementptr i32 %z_u_13, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 102 'getelementptr' 'z_u_13_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%z_u_14_addr = getelementptr i32 %z_u_14, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 103 'getelementptr' 'z_u_14_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%z_u_15_addr = getelementptr i32 %z_u_15, i64 0, i64 %zext_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 104 'getelementptr' 'z_u_15_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.67ns)   --->   "%switch_ln620 = switch i4 %trunc_ln618, void %arrayidx27.case.15, i4 0, void %arrayidx27.case.0, i4 1, void %arrayidx27.case.1, i4 2, void %arrayidx27.case.2, i4 3, void %arrayidx27.case.3, i4 4, void %arrayidx27.case.4, i4 5, void %arrayidx27.case.5, i4 6, void %arrayidx27.case.6, i4 7, void %arrayidx27.case.7, i4 8, void %arrayidx27.case.8, i4 9, void %arrayidx27.case.9, i4 10, void %arrayidx27.case.10, i4 11, void %arrayidx27.case.11, i4 12, void %arrayidx27.case.12, i4 13, void %arrayidx27.case.13, i4 14, void %arrayidx27.case.14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 105 'switch' 'switch_ln620' <Predicate = (!icmp_ln618)> <Delay = 0.67>
ST_1 : Operation 106 [1/1] (0.38ns)   --->   "%store_ln618 = store i31 %add_ln618, i31 %i_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:618]   --->   Operation 106 'store' 'store_ln618' <Predicate = (!icmp_ln618)> <Delay = 0.38>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln618 = br void %for.inc28" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:618]   --->   Operation 107 'br' 'br_ln618' <Predicate = (!icmp_ln618)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 108 [1/2] (0.69ns)   --->   "%z_old_load = load i3 %z_old_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 108 'load' 'z_old_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 109 [1/2] (0.69ns)   --->   "%z_old_1_load = load i3 %z_old_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 109 'load' 'z_old_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 110 [1/2] (0.69ns)   --->   "%z_old_2_load = load i3 %z_old_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 110 'load' 'z_old_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 111 [1/2] (0.69ns)   --->   "%z_old_3_load = load i3 %z_old_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 111 'load' 'z_old_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 112 [1/2] (0.69ns)   --->   "%z_old_4_load = load i3 %z_old_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 112 'load' 'z_old_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 113 [1/2] (0.69ns)   --->   "%z_old_5_load = load i3 %z_old_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 113 'load' 'z_old_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 114 [1/2] (0.69ns)   --->   "%z_old_6_load = load i3 %z_old_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 114 'load' 'z_old_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 115 [1/2] (0.69ns)   --->   "%z_old_7_load = load i3 %z_old_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 115 'load' 'z_old_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 116 [1/2] (0.69ns)   --->   "%z_old_8_load = load i3 %z_old_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 116 'load' 'z_old_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 117 [1/2] (0.69ns)   --->   "%z_old_9_load = load i3 %z_old_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 117 'load' 'z_old_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 118 [1/2] (0.69ns)   --->   "%z_old_10_load = load i3 %z_old_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 118 'load' 'z_old_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 119 [1/2] (0.69ns)   --->   "%z_old_11_load = load i3 %z_old_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 119 'load' 'z_old_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 120 [1/2] (0.69ns)   --->   "%z_old_12_load = load i3 %z_old_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 120 'load' 'z_old_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 121 [1/2] (0.69ns)   --->   "%z_old_13_load = load i3 %z_old_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 121 'load' 'z_old_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 122 [1/2] (0.69ns)   --->   "%z_old_14_load = load i3 %z_old_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 122 'load' 'z_old_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 123 [1/2] (0.69ns)   --->   "%z_old_15_load = load i3 %z_old_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 123 'load' 'z_old_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 124 [1/1] (0.49ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %z_old_load, i4 1, i32 %z_old_1_load, i4 2, i32 %z_old_2_load, i4 3, i32 %z_old_3_load, i4 4, i32 %z_old_4_load, i4 5, i32 %z_old_5_load, i4 6, i32 %z_old_6_load, i4 7, i32 %z_old_7_load, i4 8, i32 %z_old_8_load, i4 9, i32 %z_old_9_load, i4 10, i32 %z_old_10_load, i4 11, i32 %z_old_11_load, i4 12, i32 %z_old_12_load, i4 13, i32 %z_old_13_load, i4 14, i32 %z_old_14_load, i4 15, i32 %z_old_15_load, i32 <undef>, i4 %trunc_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 124 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 0.49> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/2] (0.69ns)   --->   "%u_load = load i3 %u_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 125 'load' 'u_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 126 [1/2] (0.69ns)   --->   "%u_1_load = load i3 %u_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 126 'load' 'u_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 127 [1/2] (0.69ns)   --->   "%u_2_load = load i3 %u_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 127 'load' 'u_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 128 [1/2] (0.69ns)   --->   "%u_3_load = load i3 %u_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 128 'load' 'u_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 129 [1/2] (0.69ns)   --->   "%u_4_load = load i3 %u_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 129 'load' 'u_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 130 [1/2] (0.69ns)   --->   "%u_5_load = load i3 %u_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 130 'load' 'u_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 131 [1/2] (0.69ns)   --->   "%u_6_load = load i3 %u_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 131 'load' 'u_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 132 [1/2] (0.69ns)   --->   "%u_7_load = load i3 %u_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 132 'load' 'u_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 133 [1/2] (0.69ns)   --->   "%u_8_load = load i3 %u_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 133 'load' 'u_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 134 [1/2] (0.69ns)   --->   "%u_9_load = load i3 %u_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 134 'load' 'u_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 135 [1/2] (0.69ns)   --->   "%u_10_load = load i3 %u_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 135 'load' 'u_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 136 [1/2] (0.69ns)   --->   "%u_11_load = load i3 %u_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 136 'load' 'u_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 137 [1/2] (0.69ns)   --->   "%u_12_load = load i3 %u_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 137 'load' 'u_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 138 [1/2] (0.69ns)   --->   "%u_13_load = load i3 %u_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 138 'load' 'u_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 139 [1/2] (0.69ns)   --->   "%u_14_load = load i3 %u_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 139 'load' 'u_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 140 [1/2] (0.69ns)   --->   "%u_15_load = load i3 %u_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 140 'load' 'u_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 141 [1/1] (0.49ns)   --->   "%tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %u_load, i4 1, i32 %u_1_load, i4 2, i32 %u_2_load, i4 3, i32 %u_3_load, i4 4, i32 %u_4_load, i4 5, i32 %u_5_load, i4 6, i32 %u_6_load, i4 7, i32 %u_7_load, i4 8, i32 %u_8_load, i4 9, i32 %u_9_load, i4 10, i32 %u_10_load, i4 11, i32 %u_11_load, i4 12, i32 %u_12_load, i4 13, i32 %u_13_load, i4 14, i32 %u_14_load, i4 15, i32 %u_15_load, i32 <undef>, i4 %trunc_ln618" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 141 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 0.49> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 142 [7/7] (2.34ns)   --->   "%sub1 = fsub i32 %tmp_1, i32 %tmp_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 142 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 143 [6/7] (2.34ns)   --->   "%sub1 = fsub i32 %tmp_1, i32 %tmp_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 143 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 144 [5/7] (2.34ns)   --->   "%sub1 = fsub i32 %tmp_1, i32 %tmp_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 144 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 145 [4/7] (2.34ns)   --->   "%sub1 = fsub i32 %tmp_1, i32 %tmp_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 145 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 146 [3/7] (2.34ns)   --->   "%sub1 = fsub i32 %tmp_1, i32 %tmp_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 146 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 147 [2/7] (2.34ns)   --->   "%sub1 = fsub i32 %tmp_1, i32 %tmp_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 147 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%specpipeline_ln619 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:619]   --->   Operation 148 'specpipeline' 'specpipeline_ln619' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln618 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:618]   --->   Operation 149 'specloopname' 'specloopname_ln618' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/7] (2.34ns)   --->   "%sub1 = fsub i32 %tmp_1, i32 %tmp_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 150 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 183 'ret' 'ret_ln0' <Predicate = (icmp_ln618)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.69>
ST_10 : Operation 151 [1/1] (0.69ns)   --->   "%store_ln620 = store i32 %sub1, i3 %z_u_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 151 'store' 'store_ln620' <Predicate = (trunc_ln618 == 14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln620 = br void %arrayidx27.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 152 'br' 'br_ln620' <Predicate = (trunc_ln618 == 14)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.69ns)   --->   "%store_ln620 = store i32 %sub1, i3 %z_u_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 153 'store' 'store_ln620' <Predicate = (trunc_ln618 == 13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln620 = br void %arrayidx27.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 154 'br' 'br_ln620' <Predicate = (trunc_ln618 == 13)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.69ns)   --->   "%store_ln620 = store i32 %sub1, i3 %z_u_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 155 'store' 'store_ln620' <Predicate = (trunc_ln618 == 12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln620 = br void %arrayidx27.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 156 'br' 'br_ln620' <Predicate = (trunc_ln618 == 12)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.69ns)   --->   "%store_ln620 = store i32 %sub1, i3 %z_u_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 157 'store' 'store_ln620' <Predicate = (trunc_ln618 == 11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln620 = br void %arrayidx27.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 158 'br' 'br_ln620' <Predicate = (trunc_ln618 == 11)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.69ns)   --->   "%store_ln620 = store i32 %sub1, i3 %z_u_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 159 'store' 'store_ln620' <Predicate = (trunc_ln618 == 10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln620 = br void %arrayidx27.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 160 'br' 'br_ln620' <Predicate = (trunc_ln618 == 10)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.69ns)   --->   "%store_ln620 = store i32 %sub1, i3 %z_u_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 161 'store' 'store_ln620' <Predicate = (trunc_ln618 == 9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln620 = br void %arrayidx27.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 162 'br' 'br_ln620' <Predicate = (trunc_ln618 == 9)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.69ns)   --->   "%store_ln620 = store i32 %sub1, i3 %z_u_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 163 'store' 'store_ln620' <Predicate = (trunc_ln618 == 8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln620 = br void %arrayidx27.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 164 'br' 'br_ln620' <Predicate = (trunc_ln618 == 8)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.69ns)   --->   "%store_ln620 = store i32 %sub1, i3 %z_u_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 165 'store' 'store_ln620' <Predicate = (trunc_ln618 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln620 = br void %arrayidx27.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 166 'br' 'br_ln620' <Predicate = (trunc_ln618 == 7)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.69ns)   --->   "%store_ln620 = store i32 %sub1, i3 %z_u_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 167 'store' 'store_ln620' <Predicate = (trunc_ln618 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln620 = br void %arrayidx27.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 168 'br' 'br_ln620' <Predicate = (trunc_ln618 == 6)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.69ns)   --->   "%store_ln620 = store i32 %sub1, i3 %z_u_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 169 'store' 'store_ln620' <Predicate = (trunc_ln618 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln620 = br void %arrayidx27.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 170 'br' 'br_ln620' <Predicate = (trunc_ln618 == 5)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.69ns)   --->   "%store_ln620 = store i32 %sub1, i3 %z_u_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 171 'store' 'store_ln620' <Predicate = (trunc_ln618 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln620 = br void %arrayidx27.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 172 'br' 'br_ln620' <Predicate = (trunc_ln618 == 4)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.69ns)   --->   "%store_ln620 = store i32 %sub1, i3 %z_u_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 173 'store' 'store_ln620' <Predicate = (trunc_ln618 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln620 = br void %arrayidx27.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 174 'br' 'br_ln620' <Predicate = (trunc_ln618 == 3)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.69ns)   --->   "%store_ln620 = store i32 %sub1, i3 %z_u_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 175 'store' 'store_ln620' <Predicate = (trunc_ln618 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln620 = br void %arrayidx27.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 176 'br' 'br_ln620' <Predicate = (trunc_ln618 == 2)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.69ns)   --->   "%store_ln620 = store i32 %sub1, i3 %z_u_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 177 'store' 'store_ln620' <Predicate = (trunc_ln618 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln620 = br void %arrayidx27.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 178 'br' 'br_ln620' <Predicate = (trunc_ln618 == 1)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.69ns)   --->   "%store_ln620 = store i32 %sub1, i3 %z_u_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 179 'store' 'store_ln620' <Predicate = (trunc_ln618 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln620 = br void %arrayidx27.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 180 'br' 'br_ln620' <Predicate = (trunc_ln618 == 0)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.69ns)   --->   "%store_ln620 = store i32 %sub1, i3 %z_u_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 181 'store' 'store_ln620' <Predicate = (trunc_ln618 == 15)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln620 = br void %arrayidx27.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:620]   --->   Operation 182 'br' 'br_ln620' <Predicate = (trunc_ln618 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.648ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln618', /home/bsheh002/ADMM07/alveo/src/bp.cpp:618) of constant 0 on local variable 'i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:618 [52]  (0.387 ns)
	'load' operation 31 bit ('i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:618) on local variable 'i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:618 [55]  (0.000 ns)
	'add' operation 31 bit ('add_ln618', /home/bsheh002/ADMM07/alveo/src/bp.cpp:618) [58]  (0.874 ns)
	'store' operation 0 bit ('store_ln618', /home/bsheh002/ADMM07/alveo/src/bp.cpp:618) of variable 'add_ln618', /home/bsheh002/ADMM07/alveo/src/bp.cpp:618 on local variable 'i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:618 [199]  (0.387 ns)

 <State 2>: 1.192ns
The critical path consists of the following:
	'load' operation 32 bit ('z_old_load', /home/bsheh002/ADMM07/alveo/src/bp.cpp:620) on array 'z_old' [82]  (0.699 ns)
	'sparsemux' operation 32 bit ('tmp_1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:620) [98]  (0.493 ns)

 <State 3>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:620) [132]  (2.342 ns)

 <State 4>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:620) [132]  (2.342 ns)

 <State 5>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:620) [132]  (2.342 ns)

 <State 6>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:620) [132]  (2.342 ns)

 <State 7>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:620) [132]  (2.342 ns)

 <State 8>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:620) [132]  (2.342 ns)

 <State 9>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:620) [132]  (2.342 ns)

 <State 10>: 0.699ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln620', /home/bsheh002/ADMM07/alveo/src/bp.cpp:620) of variable 'sub1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:620 on array 'z_u_14' [151]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
