Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fb8c23840014468886f1b41d01d3cbec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tbtb_behav xil_defaultlib.tb_tbtb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux_8x1
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPU_Core
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Bus_Interconnector
Compiling module xil_defaultlib.GPO
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.clkDiv(MAX_COUNT=100000)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Decoder_24
Compiling module xil_defaultlib.digitSplitter
Compiling module xil_defaultlib.mux_41
Compiling module xil_defaultlib.BCDtoSEG
Compiling module xil_defaultlib.fndController
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_tbtb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tbtb_behav
