{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "/home/vvvv/cpu2/verilog/cpu/pll.v " "A new file was added to the project: /home/vvvv/cpu2/verilog/cpu/pll.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1455467370579 ""} { "Info" "IFLOW_SR_FILE_ADDED" "/home/vvvv/cpu2/verilog/cpu/gpu_ram.v " "A new file was added to the project: /home/vvvv/cpu2/verilog/cpu/gpu_ram.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1455467370579 ""} { "Info" "IFLOW_SR_FILE_ADDED" "/home/vvvv/cpu2/verilog/cpu/src/gpu_core.v " "A new file was added to the project: /home/vvvv/cpu2/verilog/cpu/src/gpu_core.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1455467370579 ""} { "Info" "IFLOW_SR_FILE_ADDED" "/home/vvvv/cpu2/verilog/cpu/src/vga_sync.v " "A new file was added to the project: /home/vvvv/cpu2/verilog/cpu/src/vga_sync.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1455467370579 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vvvv/cpu2/verilog/cpu/src/top.v " "Source file: /home/vvvv/cpu2/verilog/cpu/src/top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1455467370579 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vvvv/cpu2/verilog/cpu/src/core.v " "Source file: /home/vvvv/cpu2/verilog/cpu/src/core.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1455467370579 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1455467370579 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "/home/vvvv/cpu2/verilog/cpu/pll.v " "A new file was added to the project: /home/vvvv/cpu2/verilog/cpu/pll.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1455467370593 ""} { "Info" "IFLOW_SR_FILE_ADDED" "/home/vvvv/cpu2/verilog/cpu/gpu_ram.v " "A new file was added to the project: /home/vvvv/cpu2/verilog/cpu/gpu_ram.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1455467370593 ""} { "Info" "IFLOW_SR_FILE_ADDED" "/home/vvvv/cpu2/verilog/cpu/src/gpu_core.v " "A new file was added to the project: /home/vvvv/cpu2/verilog/cpu/src/gpu_core.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1455467370593 ""} { "Info" "IFLOW_SR_FILE_ADDED" "/home/vvvv/cpu2/verilog/cpu/src/vga_sync.v " "A new file was added to the project: /home/vvvv/cpu2/verilog/cpu/src/vga_sync.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1455467370593 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vvvv/cpu2/verilog/cpu/src/top.v " "Source file: /home/vvvv/cpu2/verilog/cpu/src/top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1455467370593 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vvvv/cpu2/verilog/cpu/src/core.v " "Source file: /home/vvvv/cpu2/verilog/cpu/src/core.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1455467370593 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1455467370593 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "/home/vvvv/cpu2/verilog/cpu/pll.v " "A new file was added to the project: /home/vvvv/cpu2/verilog/cpu/pll.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1455467370607 ""} { "Info" "IFLOW_SR_FILE_ADDED" "/home/vvvv/cpu2/verilog/cpu/gpu_ram.v " "A new file was added to the project: /home/vvvv/cpu2/verilog/cpu/gpu_ram.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1455467370607 ""} { "Info" "IFLOW_SR_FILE_ADDED" "/home/vvvv/cpu2/verilog/cpu/src/gpu_core.v " "A new file was added to the project: /home/vvvv/cpu2/verilog/cpu/src/gpu_core.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1455467370607 ""} { "Info" "IFLOW_SR_FILE_ADDED" "/home/vvvv/cpu2/verilog/cpu/src/vga_sync.v " "A new file was added to the project: /home/vvvv/cpu2/verilog/cpu/src/vga_sync.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1455467370607 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vvvv/cpu2/verilog/cpu/src/top.v " "Source file: /home/vvvv/cpu2/verilog/cpu/src/top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1455467370607 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vvvv/cpu2/verilog/cpu/src/core.v " "Source file: /home/vvvv/cpu2/verilog/cpu/src/core.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1455467370607 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1455467370607 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455467372944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455467372945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 14 19:29:32 2016 " "Processing started: Sun Feb 14 19:29:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455467372945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455467372945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455467372945 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1455467373173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/vvvv/cpu2/verilog/cpu/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455467384603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455467384603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file gpu_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpu_ram " "Found entity 1: gpu_ram" {  } { { "gpu_ram.v" "" { Text "/home/vvvv/cpu2/verilog/cpu/gpu_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455467384604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455467384604 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" gpu_core.v(68) " "Verilog HDL syntax error at gpu_core.v(68) near text \"begin\";  expecting \".\", or \"(\"" {  } { { "src/gpu_core.v" "" { Text "/home/vvvv/cpu2/verilog/cpu/src/gpu_core.v" 68 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1455467384605 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "gpu_core gpu_core.v(1) " "Ignored design unit \"gpu_core\" at gpu_core.v(1) due to previous errors" {  } { { "src/gpu_core.v" "" { Text "/home/vvvv/cpu2/verilog/cpu/src/gpu_core.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1455467384605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gpu_core.v 0 0 " "Found 0 design units, including 0 entities, in source file src/gpu_core.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455467384605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "src/vga_sync.v" "" { Text "/home/vvvv/cpu2/verilog/cpu/src/vga_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455467384606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455467384606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mem_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mem_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_selector " "Found entity 1: mem_selector" {  } { { "src/mem_selector.v" "" { Text "/home/vvvv/cpu2/verilog/cpu/src/mem_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455467384606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455467384606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "/home/vvvv/cpu2/verilog/cpu/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455467384607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455467384607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file src/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "src/regfile.v" "" { Text "/home/vvvv/cpu2/verilog/cpu/src/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455467384608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455467384608 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "core.v(98) " "Verilog HDL information at core.v(98): always construct contains both blocking and non-blocking assignments" {  } { { "src/core.v" "" { Text "/home/vvvv/cpu2/verilog/cpu/src/core.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1455467384609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core.v 1 1 " "Found 1 design units, including 1 entities, in source file src/core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "src/core.v" "" { Text "/home/vvvv/cpu2/verilog/cpu/src/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455467384609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455467384609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.v" "" { Text "/home/vvvv/cpu2/verilog/cpu/src/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455467384610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455467384610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_led " "Found entity 1: segment_led" {  } { { "src/7seg.v" "" { Text "/home/vvvv/cpu2/verilog/cpu/src/7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455467384611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455467384611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "/home/vvvv/cpu2/verilog/cpu/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455467384612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455467384612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "/home/vvvv/cpu2/verilog/cpu/mult.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455467384613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455467384613 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1050 " "Peak virtual memory: 1050 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455467384668 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 14 19:29:44 2016 " "Processing ended: Sun Feb 14 19:29:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455467384668 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455467384668 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455467384668 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455467384668 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455467385277 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF " "New assignment VERILOG_SHOW_LMF_MAPPING_MESSAGES with value OFF has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Quartus II" 0 -1 1455467412019 ""}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "Quartus II" 0 -1 1455467412019 ""}
