RatioA*Area*Level*Gates*Delay*Power*PDP*Circuit
63.2*95.21*15*65.0*27.0*435.1*1.17477e-11*module addr8s_power_31 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn54, n80, n48, n45, n42, n82, n37, n34, n32\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n54, n80, n48, n45, n42, n82, n37, n34, n32;\nwire n22, n28, n72, n49, n30, n24, n66, n20, n64, n18, n74, n51, n70, n39, n58, n76, n29, n78, n17, n38, \nn65, n61, n47, n23, n36, n33, n73, n68, n21, n71, n16, n27, n52, n56, n53, n67, n79, n63, n31, n25, \nn75, n41, n26, n35, n19, n43, n62, n50, n69, n46, n40, n81, n57, n60, n77, n44;\n\nnand (n16, n10, n2);\nnand (n17, n11, n3);\nnor (n18, n15, n7);\nnand (n19, n13, n5);\nxor (n20, n13, n5);\nxor (n21, n10, n2);\nxor (n22, n14, n6);\nnand (n23, n8, n0);\nand (n24, n15, n7);\nxor (n25, n8, n0);\nxor (n26, n11, n3);\nnand (n27, n14, n6);\nnand (n28, n9, n1);\nxor (n29, n9, n1);\nxor (n30, n12, n4);\nnand (n31, n12, n4);\nnor (n32, n18, n24);\nnand (n33, n22, n24);\nxor (n34, n22, n24);\nnand (n35, n33, n27);\nnand (n36, n20, n35);\nxor (n37, n20, n35);\nnand (n38, n36, n19);\nxor (n39, n30, n38);\nnand (n40, n30, n38);\nnand (n41, n40, n31);\nxor (n42, n26, n41);\nnand (n43, n26, n41);\nnand (n44, n43, n17);\nxor (n45, n21, n44);\nnand (n46, n21, n44);\nnand (n47, n46, n16);\nxor (n48, n29, n47);\nnand (n49, n29, n47);\nand (n50, n49, n28);\nnand (n51, n49, n28);\nnand (n52, n25, n50);\nxor (n53, n25, n51);\nnand (n54, n52, n23);\nxnor (n56, n32, n32);\nxor (n57, n32, n32);\nxnor (n58, n32, n32);\nxnor (n60, n32, n57);\nxnor (n61, n60, n60);\nxnor (n62, n32, n58);\nnot (n63, n58);\nxnor (n64, n56, n63);\nxnor (n65, n61, n62);\nxnor (n66, n64, n56);\nxnor (n67, n66, n62);\nxnor (n68, n65, n67);\nxnor (n69, n64, n68);\nxnor (n70, n69, n57);\nxnor (n71, n67, n65);\nxnor (n72, n71, n68);\nxnor (n73, n69, n61);\nxor (n74, n64, n66);\nxor (n75, n63, n70);\nnand (n76, n74, n71);\nxnor (n77, n72, n72);\nor (n78, n73, n76);\nxor (n79, n75, n70);\nand (n80, n53, n78);\nor (n81, n79, n77);\nand (n82, n39, n81);\n\nendmodule
76.0*76.58*15*54.0*29.4*340.1*9.99894e-12*module addr8s_power_26 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn54, n53, n48, n45, n42, n75, n37, n34, n63\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n54, n53, n48, n45, n42, n75, n37, n34, n63;\nwire n22, n28, n21, n49, n30, n16, n27, n52, n24, n56, n66, n20, n32, n67, n18, n55, n51, n31, n39, n25, \nn58, n41, n26, n35, n29, n17, n38, n19, n43, n61, n62, n65, n50, n69, n46, n47, n59, n23, n40, n36, \nn57, n33, n60, n68, n44;\n\nnand (n16, n10, n2);\nnand (n17, n11, n3);\nnor (n18, n15, n7);\nnand (n19, n13, n5);\nxor (n20, n13, n5);\nxor (n21, n10, n2);\nxor (n22, n14, n6);\nnand (n23, n8, n0);\nand (n24, n15, n7);\nxor (n25, n8, n0);\nxor (n26, n11, n3);\nnand (n27, n14, n6);\nnand (n28, n9, n1);\nxor (n29, n9, n1);\nxor (n30, n12, n4);\nnand (n31, n12, n4);\nnor (n32, n18, n24);\nnand (n33, n22, n24);\nxor (n34, n22, n24);\nnand (n35, n33, n27);\nnand (n36, n20, n35);\nxor (n37, n20, n35);\nnand (n38, n36, n19);\nxor (n39, n30, n38);\nnand (n40, n30, n38);\nnand (n41, n40, n31);\nxor (n42, n26, n41);\nnand (n43, n26, n41);\nnand (n44, n43, n17);\nxor (n45, n21, n44);\nnand (n46, n21, n44);\nnand (n47, n46, n16);\nxor (n48, n29, n47);\nnand (n49, n29, n47);\nand (n50, n49, n28);\nnand (n51, n49, n28);\nnand (n52, n25, n50);\nxor (n53, n25, n51);\nnand (n54, n52, n23);\nxnor (n55, n32, n32);\nxnor (n56, n32, n32);\nnand (n57, n55, n56);\nxnor (n58, n57, n56);\nxnor (n59, n58, n32);\nxnor (n60, n59, n58);\nxnor (n61, n59, n60);\nxnor (n62, n61, n57);\nand (n63, n32, n32);\nxnor (n65, n61, n62);\nxnor (n66, n62, n65);\nxnor (n67, n66, n66);\nor (n68, n61, n67);\nand (n69, n68, n39);\nand (n75, n69, n39);\n\nendmodule
88.5*65.63*16*47.0*18.7*261.3*4.88631e-12*module addr8s_power_12 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn56, n53, n48, n64, n43, n63, n36, n34, n32\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n56, n53, n48, n64, n43, n63, n36, n34, n32;\nwire n22, n42, n28, n21, n54, n49, n30, n16, n27, n52, n24, n45, n20, n18, n55, n51, n31, n39, n25, n58, \nn41, n26, n37, n35, n29, n17, n38, n19, n61, n50, n46, n47, n23, n40, n57, n33, n60, n44;\n\nxor (n16, n14, n6);\nxor (n17, n13, n5);\nnand (n18, n14, n6);\nxor (n19, n9, n1);\nxor (n20, n8, n0);\nxor (n21, n10, n2);\nxor (n22, n12, n4);\nnand (n23, n9, n1);\nnor (n24, n15, n7);\nand (n25, n15, n7);\nnand (n26, n11, n3);\nnand (n27, n12, n4);\nxor (n28, n11, n3);\nnand (n29, n10, n2);\nnand (n30, n13, n5);\nnand (n31, n8, n0);\nnor (n32, n24, n25);\nnand (n33, n16, n25);\nxor (n34, n16, n25);\nnand (n35, n33, n18);\nxor (n36, n17, n35);\nnand (n37, n17, n35);\nnand (n38, n37, n30);\nnand (n39, n22, n38);\nxor (n40, n22, n38);\nnand (n41, n39, n27);\nnand (n42, n28, n41);\nxor (n43, n28, n41);\nnand (n44, n42, n26);\nnand (n45, n21, n44);\nxor (n46, n21, n44);\nnand (n47, n45, n29);\nxor (n48, n19, n47);\nnand (n49, n19, n47);\nnand (n50, n49, n23);\nand (n51, n49, n23);\nnand (n52, n20, n51);\nxor (n53, n20, n50);\nnand (n54, n52, n31);\nxor (n55, n40, n40);\nand (n56, n54, n54);\nand (n57, n55, n55);\nxnor (n58, n57, n57);\nand (n60, n40, n40);\nxnor (n61, n58, n58);\nand (n63, n40, n60);\nand (n64, n46, n61);\n\nendmodule
61.9*93.54*16*64.0*28.2*457.6*1.29043e-11*module addr8s_power_29 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn54, n80, n48, n45, n42, n75, n37, n34, n32\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n54, n80, n48, n45, n42, n75, n37, n34, n32;\nwire n22, n28, n72, n49, n30, n24, n66, n20, n64, n18, n74, n51, n70, n39, n58, n76, n29, n78, n17, n38, \nn65, n61, n47, n23, n36, n33, n73, n68, n21, n71, n16, n27, n52, n56, n53, n67, n55, n63, n31, n25, \nn41, n26, n35, n19, n43, n62, n50, n69, n46, n59, n40, n57, n60, n77, n44;\n\nnand (n16, n10, n2);\nnand (n17, n11, n3);\nnor (n18, n15, n7);\nnand (n19, n13, n5);\nxor (n20, n13, n5);\nxor (n21, n10, n2);\nxor (n22, n14, n6);\nnand (n23, n8, n0);\nand (n24, n15, n7);\nxor (n25, n8, n0);\nxor (n26, n11, n3);\nnand (n27, n14, n6);\nnand (n28, n9, n1);\nxor (n29, n9, n1);\nxor (n30, n12, n4);\nnand (n31, n12, n4);\nnor (n32, n18, n24);\nnand (n33, n22, n24);\nxor (n34, n22, n24);\nnand (n35, n33, n27);\nnand (n36, n20, n35);\nxor (n37, n20, n35);\nnand (n38, n36, n19);\nxor (n39, n30, n38);\nnand (n40, n30, n38);\nnand (n41, n40, n31);\nxor (n42, n26, n41);\nnand (n43, n26, n41);\nnand (n44, n43, n17);\nxor (n45, n21, n44);\nnand (n46, n21, n44);\nnand (n47, n46, n16);\nxor (n48, n29, n47);\nnand (n49, n29, n47);\nand (n50, n49, n28);\nnand (n51, n49, n28);\nnand (n52, n25, n50);\nxor (n53, n25, n51);\nnand (n54, n52, n23);\nxnor (n55, n32, n32);\nxnor (n56, n32, n32);\nxnor (n57, n55, n39);\nxor (n58, n32, n32);\nxnor (n59, n56, n58);\nxnor (n60, n32, n57);\nxnor (n61, n60, n60);\nxnor (n62, n55, n58);\nxnor (n63, n32, n59);\nxnor (n64, n63, n63);\nxnor (n65, n61, n64);\nxnor (n66, n62, n56);\nxnor (n67, n66, n62);\nxor (n68, n65, n67);\nxnor (n69, n64, n68);\nand (n70, n69, n57);\nxnor (n71, n67, n65);\nxnor (n72, n71, n68);\nnor (n73, n72, n61);\nxor (n74, n59, n66);\nor (n75, n70, n39);\nnand (n76, n74, n69);\nxnor (n77, n73, n72);\nor (n78, n77, n76);\nand (n80, n53, n78);\n\nendmodule
62.7*97.54*15*67.0*25.8*450.1*1.16126e-11*module addr8s_power_32 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn54, n80, n48, n45, n42, n82, n37, n34, n32\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n54, n80, n48, n45, n42, n82, n37, n34, n32;\nwire n22, n28, n72, n49, n30, n24, n66, n20, n64, n18, n74, n51, n70, n39, n58, n76, n29, n78, n17, n38, \nn65, n61, n47, n23, n36, n33, n73, n68, n21, n71, n16, n27, n52, n56, n53, n67, n55, n79, n63, n31, \nn25, n75, n41, n26, n35, n19, n43, n62, n50, n69, n46, n59, n40, n81, n57, n60, n77, n44;\n\nnand (n16, n10, n2);\nnand (n17, n11, n3);\nnor (n18, n15, n7);\nnand (n19, n13, n5);\nxor (n20, n13, n5);\nxor (n21, n10, n2);\nxor (n22, n14, n6);\nnand (n23, n8, n0);\nand (n24, n15, n7);\nxor (n25, n8, n0);\nxor (n26, n11, n3);\nnand (n27, n14, n6);\nnand (n28, n9, n1);\nxor (n29, n9, n1);\nxor (n30, n12, n4);\nnand (n31, n12, n4);\nnor (n32, n18, n24);\nnand (n33, n22, n24);\nxor (n34, n22, n24);\nnand (n35, n33, n27);\nnand (n36, n20, n35);\nxor (n37, n20, n35);\nnand (n38, n36, n19);\nxor (n39, n30, n38);\nnand (n40, n30, n38);\nnand (n41, n40, n31);\nxor (n42, n26, n41);\nnand (n43, n26, n41);\nnand (n44, n43, n17);\nxor (n45, n21, n44);\nnand (n46, n21, n44);\nnand (n47, n46, n16);\nxor (n48, n29, n47);\nnand (n49, n29, n47);\nand (n50, n49, n28);\nnand (n51, n49, n28);\nnand (n52, n25, n50);\nxor (n53, n25, n51);\nnand (n54, n52, n23);\nxnor (n55, n32, n32);\nxnor (n56, n32, n32);\nxor (n57, n32, n32);\nxnor (n58, n32, n32);\nnand (n59, n55, n55);\nxnor (n60, n32, n57);\nxnor (n61, n32, n60);\nxnor (n62, n60, n58);\nxnor (n63, n58, n59);\nxnor (n64, n56, n59);\nxnor (n65, n61, n62);\nor (n66, n64, n63);\nnand (n67, n66, n62);\nxnor (n68, n65, n67);\nxnor (n69, n64, n68);\nxnor (n70, n69, n57);\nxnor (n71, n67, n65);\nxnor (n72, n71, n65);\nxnor (n73, n69, n68);\nxor (n74, n63, n66);\nxor (n75, n63, n70);\nnand (n76, n74, n71);\nxnor (n77, n72, n72);\nor (n78, n73, n76);\nxor (n79, n75, n73);\nand (n80, n53, n78);\nnor (n81, n79, n77);\nor (n82, n39, n81);\n\nendmodule
76.4*76.59*18*54.0*22.7*339.9*7.71573e-12*module addr8s_power_8 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn75, n52, n49, n45, n43, n39, n36, n34, n65\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n75, n52, n49, n45, n43, n39, n36, n34, n65;\nwire n22, n42, n28, n21, n54, n71, n30, n16, n27, n24, n56, n66, n20, n53, n32, n67, n18, n55, n63, n51, \nn31, n25, n58, n41, n26, n37, n35, n29, n17, n38, n19, n61, n62, n50, n46, n47, n59, n23, n40, n48, \nn57, n33, n60, n68, n44;\n\nnand (n16, n14, n6);\nnand (n17, n9, n1);\nnand (n18, n13, n5);\nnand (n19, n8, n0);\nxor (n20, n8, n0);\nnand (n21, n10, n2);\nxor (n22, n12, n4);\nxnor (n23, n15, n7);\nxor (n24, n10, n2);\nand (n25, n23, n15);\nnand (n26, n11, n3);\nxor (n27, n14, n6);\nxor (n28, n9, n1);\nnand (n29, n12, n4);\nxor (n30, n13, n5);\nxor (n31, n11, n3);\nnand (n32, n23, n23);\nnand (n33, n27, n25);\nxor (n34, n27, n25);\nnand (n35, n33, n16);\nxor (n36, n30, n35);\nnand (n37, n30, n35);\nnand (n38, n37, n18);\nxor (n39, n22, n38);\nnand (n40, n22, n38);\nnand (n41, n40, n29);\nnand (n42, n31, n41);\nxor (n43, n31, n41);\nnand (n44, n42, n26);\nxor (n45, n24, n44);\nnand (n46, n24, n44);\nnand (n47, n46, n21);\nnand (n48, n28, n47);\nxor (n49, n28, n47);\nand (n50, n48, n17);\nand (n51, n17, n50);\nxnor (n52, n20, n51);\nnand (n53, n20, n51);\nnand (n54, n19, n19);\nxnor (n55, n0, n32);\nxnor (n56, n55, n55);\nxnor (n57, n56, n56);\nnand (n58, n23, n57);\nxnor (n59, n0, n1);\nxnor (n60, n0, n58);\nxnor (n61, n59, n59);\nnor (n62, n54, n60);\nxnor (n63, n61, n62);\nand (n65, n58, n32);\nnor (n66, n60, n57);\nxor (n67, n66, n63);\nor (n68, n67, n19);\nxor (n71, n54, n53);\nnand (n75, n71, n68);\n\nendmodule
66.3*84.88*24*59.0*35.3*392.6*1.38588e-11*module addr8s_power_23 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn74, n52, n49, n45, n43, n40, n37, n33, n73\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n74, n52, n49, n45, n43, n40, n37, n33, n73;\nwire n22, n42, n28, n21, n54, n71, n72, n30, n16, n27, n24, n56, n66, n20, n53, n32, n64, n18, n67, n55, \nn63, n51, n70, n31, n39, n25, n58, n41, n26, n35, n29, n17, n38, n19, n34, n61, n62, n65, n50, n69, \nn46, n47, n59, n23, n36, n48, n57, n60, n68, n44;\n\nxor (n16, n9, n1);\nxor (n17, n10, n2);\nxor (n18, n8, n0);\nnand (n19, n14, n6);\nnand (n20, n10, n2);\nnand (n21, n13, n5);\nand (n22, n15, n7);\nnor (n23, n15, n7);\nxor (n24, n13, n5);\nxor (n25, n14, n6);\nnand (n26, n12, n4);\nxor (n27, n11, n3);\nxor (n28, n12, n4);\nnand (n29, n11, n3);\nnand (n30, n9, n1);\nnand (n31, n8, n0);\nnand (n32, n25, n22);\nxor (n33, n25, n22);\nnor (n34, n23, n22);\nnand (n35, n32, n19);\nnand (n36, n24, n35);\nxor (n37, n24, n35);\nnand (n38, n36, n21);\nnand (n39, n28, n38);\nxor (n40, n28, n38);\nnand (n41, n39, n26);\nnand (n42, n27, n41);\nxor (n43, n27, n41);\nnand (n44, n42, n29);\nxor (n45, n17, n44);\nnand (n46, n17, n44);\nnand (n47, n46, n20);\nnand (n48, n16, n47);\nxor (n49, n16, n47);\nand (n50, n48, n30);\nnand (n51, n48, n30);\nxor (n52, n18, n51);\nnand (n53, n18, n50);\nnand (n54, n53, n31);\nnand (n55, n33, n33);\nxnor (n56, n33, n33);\nxnor (n57, n33, n56);\nxnor (n58, n55, n57);\nxnor (n59, n55, n57);\nxnor (n60, n58, n59);\nxnor (n61, n54, n58);\nxnor (n62, n59, n60);\nxnor (n63, n62, n60);\nxnor (n64, n62, n61);\nxnor (n65, n64, n61);\nxnor (n66, n63, n64);\nxnor (n67, n63, n65);\nxnor (n68, n65, n66);\nxnor (n69, n66, n67);\nxnor (n70, n68, n69);\nxnor (n71, n70, n70);\nnor (n72, n67, n71);\nor (n73, n72, n34);\nor (n74, n54, n54);\n\nendmodule
64.8*97.54*16*66.0*32.8*397.6*1.30413e-11*module addr8s_power_37 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn90, n52, n48, n63, n84, n39, n74, n32, n33\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n90, n52, n48, n63, n84, n39, n74, n32, n33;\nwire n22, n28, n72, n49, n30, n24, n45, n66, n20, n64, n18, n51, n70, n58, n37, n76, n29, n17, n38, n65, \nn61, n86, n47, n23, n36, n73, n68, n42, n21, n54, n71, n16, n27, n56, n53, n67, n55, n83, n31, n25, \nn75, n41, n26, n35, n19, n34, n43, n62, n50, n69, n46, n59, n40, n57, n60, n77, n44;\n\nxor (n16, n14, n6);\nxor (n17, n8, n0);\nxor (n18, n13, n5);\nxor (n19, n10, n2);\nnand (n20, n14, n6);\nand (n21, n15, n7);\nnand (n22, n13, n5);\nnand (n23, n12, n4);\nxor (n24, n12, n4);\nnor (n25, n15, n7);\nnand (n26, n9, n1);\nnand (n27, n10, n2);\nnand (n28, n8, n0);\nxor (n29, n11, n3);\nnand (n30, n11, n3);\nxor (n31, n9, n1);\nxor (n32, n16, n21);\nnor (n33, n25, n21);\nnand (n34, n16, n21);\nnand (n35, n34, n20);\nxor (n36, n18, n35);\nnand (n37, n18, n35);\nnand (n38, n37, n22);\nxor (n39, n24, n38);\nnand (n40, n24, n38);\nnand (n41, n40, n23);\nxor (n42, n29, n41);\nnand (n43, n29, n41);\nnand (n44, n43, n30);\nnand (n45, n19, n44);\nxor (n46, n19, n44);\nnand (n47, n45, n27);\nxor (n48, n31, n47);\nnand (n49, n31, n47);\nand (n50, n49, n26);\nnand (n51, n49, n26);\nxor (n52, n17, n51);\nnand (n53, n17, n50);\nnand (n54, n53, n28);\nxor (n55, n32, n32);\nxor (n56, n32, n32);\nxnor (n57, n32, n55);\nxnor (n58, n55, n57);\nxor (n59, n58, n56);\nxnor (n60, n57, n59);\nxnor (n61, n56, n32);\nxor (n62, n59, n58);\nand (n63, n46, n46);\nand (n64, n42, n42);\nxnor (n65, n32, n60);\nxnor (n66, n65, n61);\nxnor (n67, n66, n66);\nxnor (n68, n67, n62);\nxnor (n69, n68, n61);\nxnor (n70, n67, n65);\nxnor (n71, n69, n68);\nxnor (n72, n70, n70);\nnor (n73, n72, n62);\nand (n74, n36, n36);\nxnor (n75, n69, n71);\nxor (n76, n36, n36);\nand (n77, n60, n76);\nxnor (n83, n75, n64);\nxnor (n84, n75, n83);\nor (n86, n73, n77);\nor (n90, n86, n54);\n\nendmodule
62.3*98.51*27*67.0*42.8*455.7*1.9504e-11*module addr8s_power_39 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn90, n52, n48, n63, n84, n39, n74, n32, n33\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n90, n52, n48, n63, n84, n39, n74, n32, n33;\nwire n22, n28, n72, n49, n30, n24, n45, n66, n20, n64, n18, n51, n70, n58, n37, n76, n29, n78, n17, n38, \nn65, n61, n86, n47, n23, n36, n73, n68, n42, n21, n54, n71, n16, n27, n56, n53, n67, n55, n83, n31, \nn25, n75, n41, n26, n35, n19, n34, n43, n62, n50, n69, n46, n59, n40, n57, n60, n77, n44;\n\nxor (n16, n14, n6);\nxor (n17, n8, n0);\nxor (n18, n13, n5);\nxor (n19, n10, n2);\nnand (n20, n14, n6);\nand (n21, n15, n7);\nnand (n22, n13, n5);\nnand (n23, n12, n4);\nxor (n24, n12, n4);\nnor (n25, n15, n7);\nnand (n26, n9, n1);\nnand (n27, n10, n2);\nnand (n28, n8, n0);\nxor (n29, n11, n3);\nnand (n30, n11, n3);\nxor (n31, n9, n1);\nxor (n32, n16, n21);\nnor (n33, n25, n21);\nnand (n34, n16, n21);\nnand (n35, n34, n20);\nxor (n36, n18, n35);\nnand (n37, n18, n35);\nnand (n38, n37, n22);\nxor (n39, n24, n38);\nnand (n40, n24, n38);\nnand (n41, n40, n23);\nxor (n42, n29, n41);\nnand (n43, n29, n41);\nnand (n44, n43, n30);\nnand (n45, n19, n44);\nxor (n46, n19, n44);\nnand (n47, n45, n27);\nxor (n48, n31, n47);\nnand (n49, n31, n47);\nand (n50, n49, n26);\nnand (n51, n49, n26);\nxor (n52, n17, n51);\nnand (n53, n17, n50);\nnand (n54, n53, n28);\nxnor (n55, n32, n32);\nxnor (n56, n32, n32);\nand (n57, n32, n52);\nxnor (n58, n55, n57);\nxor (n59, n58, n56);\nxnor (n60, n57, n59);\nxnor (n61, n56, n32);\nxnor (n62, n59, n58);\nand (n63, n46, n46);\nand (n64, n42, n42);\nxnor (n65, n62, n60);\nxnor (n66, n65, n61);\nxnor (n67, n66, n66);\nxnor (n68, n67, n62);\nxnor (n69, n68, n61);\nxnor (n70, n67, n65);\nxnor (n71, n69, n68);\nxnor (n72, n70, n70);\nxnor (n73, n72, n72);\nand (n74, n36, n36);\nxnor (n75, n69, n71);\nxor (n76, n36, n36);\nand (n77, n60, n73);\nxnor (n78, n76, n73);\nxnor (n83, n75, n64);\nxnor (n84, n75, n83);\nand (n86, n78, n77);\nor (n90, n86, n54);\n\nendmodule
67.8*84.56*16*59.0*28.4*361.4*1.02638e-11*module addr8s_power_22 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn74, n52, n49, n45, n43, n40, n37, n33, n73\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n74, n52, n49, n45, n43, n40, n37, n33, n73;\nwire n22, n42, n28, n21, n54, n71, n72, n30, n16, n27, n24, n56, n66, n20, n53, n32, n64, n18, n67, n55, \nn63, n51, n70, n31, n39, n25, n58, n41, n26, n35, n29, n17, n38, n19, n34, n61, n62, n65, n50, n69, \nn46, n47, n59, n23, n36, n48, n57, n60, n68, n44;\n\nxor (n16, n9, n1);\nxor (n17, n10, n2);\nxor (n18, n8, n0);\nnand (n19, n14, n6);\nnand (n20, n10, n2);\nnand (n21, n13, n5);\nand (n22, n15, n7);\nnor (n23, n15, n7);\nxor (n24, n13, n5);\nxor (n25, n14, n6);\nnand (n26, n12, n4);\nxor (n27, n11, n3);\nxor (n28, n12, n4);\nnand (n29, n11, n3);\nnand (n30, n9, n1);\nnand (n31, n8, n0);\nnand (n32, n25, n22);\nxor (n33, n25, n22);\nnor (n34, n23, n22);\nnand (n35, n32, n19);\nnand (n36, n24, n35);\nxor (n37, n24, n35);\nnand (n38, n36, n21);\nnand (n39, n28, n38);\nxor (n40, n28, n38);\nnand (n41, n39, n26);\nnand (n42, n27, n41);\nxor (n43, n27, n41);\nnand (n44, n42, n29);\nxor (n45, n17, n44);\nnand (n46, n17, n44);\nnand (n47, n46, n20);\nnand (n48, n16, n47);\nxor (n49, n16, n47);\nand (n50, n48, n30);\nnand (n51, n48, n30);\nxor (n52, n18, n51);\nnand (n53, n18, n50);\nnand (n54, n53, n31);\nxnor (n55, n33, n33);\nnand (n56, n33, n33);\nxor (n57, n55, n55);\nxnor (n58, n57, n56);\nxnor (n59, n55, n57);\nxnor (n60, n58, n59);\nxnor (n61, n56, n58);\nxnor (n62, n59, n60);\nxnor (n63, n62, n60);\nxnor (n64, n62, n61);\nxnor (n65, n64, n61);\nxnor (n66, n63, n64);\nxnor (n67, n57, n65);\nxnor (n68, n66, n66);\nnand (n69, n68, n67);\nxnor (n70, n67, n65);\nxnor (n71, n70, n70);\nnor (n72, n69, n71);\nand (n73, n34, n34);\nor (n74, n72, n54);\n\nendmodule
94.9*57.64*17*42.0*20.8*234.5*4.8776e-12*module addr8s_power_2 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn54, n65, n48, n45, n43, n62, n37, n32, n33\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n54, n65, n48, n45, n43, n62, n37, n32, n33;\nwire n22, n42, n28, n21, n49, n30, n16, n27, n52, n24, n20, n53, n18, n55, n51, n31, n39, n25, n41, n26, \nn35, n29, n17, n38, n19, n34, n50, n46, n47, n23, n40, n36, n44;\n\nnand (n16, n12, n4);\nxor (n17, n8, n0);\nnand (n18, n13, n5);\nnand (n19, n10, n2);\nxor (n20, n13, n5);\nnand (n21, n11, n3);\nxnor (n22, n15, n7);\nxor (n23, n12, n4);\nxor (n24, n9, n1);\nnand (n25, n1, n9);\nnand (n26, n8, n0);\nxor (n27, n11, n3);\nxor (n28, n14, n6);\nnand (n29, n14, n6);\nand (n30, n15, n7);\nxor (n31, n10, n2);\nxor (n32, n28, n30);\nnand (n33, n22, n22);\nnand (n34, n28, n30);\nnand (n35, n34, n29);\nnand (n36, n20, n35);\nxor (n37, n20, n35);\nnand (n38, n36, n18);\nnand (n39, n23, n38);\nxor (n40, n23, n38);\nnand (n41, n39, n16);\nnand (n42, n27, n41);\nxor (n43, n27, n41);\nnand (n44, n42, n21);\nxor (n45, n31, n44);\nnand (n46, n31, n44);\nnand (n47, n19, n46);\nxor (n48, n24, n47);\nnand (n49, n24, n47);\nand (n50, n49, n25);\nnand (n51, n50, n50);\nnand (n52, n17, n50);\nxnor (n53, n17, n51);\nnand (n54, n52, n26);\nand (n55, n53, n53);\nand (n62, n40, n40);\nnand (n65, n53, n55);\n\nendmodule
63.3*94.54*15*65.0*29.1*430.1*1.25159e-11*module addr8s_power_30 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn54, n80, n48, n45, n42, n82, n37, n34, n32\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n54, n80, n48, n45, n42, n82, n37, n34, n32;\nwire n22, n28, n49, n30, n24, n66, n20, n64, n18, n74, n51, n70, n39, n58, n76, n29, n78, n17, n38, n65, \nn61, n47, n23, n36, n33, n73, n68, n21, n71, n16, n27, n52, n56, n53, n67, n55, n79, n63, n31, n25, \nn75, n41, n26, n35, n19, n43, n62, n50, n69, n46, n59, n40, n81, n57, n60, n44;\n\nnand (n16, n10, n2);\nnand (n17, n11, n3);\nnor (n18, n15, n7);\nnand (n19, n13, n5);\nxor (n20, n13, n5);\nxor (n21, n10, n2);\nxor (n22, n14, n6);\nnand (n23, n8, n0);\nand (n24, n15, n7);\nxor (n25, n8, n0);\nxor (n26, n11, n3);\nnand (n27, n14, n6);\nnand (n28, n9, n1);\nxor (n29, n9, n1);\nxor (n30, n12, n4);\nnand (n31, n12, n4);\nnor (n32, n18, n24);\nnand (n33, n22, n24);\nxor (n34, n22, n24);\nnand (n35, n33, n27);\nnand (n36, n20, n35);\nxor (n37, n20, n35);\nnand (n38, n36, n19);\nxor (n39, n30, n38);\nnand (n40, n30, n38);\nnand (n41, n40, n31);\nxor (n42, n26, n41);\nnand (n43, n26, n41);\nnand (n44, n43, n17);\nxor (n45, n21, n44);\nnand (n46, n21, n44);\nnand (n47, n46, n16);\nxor (n48, n29, n47);\nnand (n49, n29, n47);\nand (n50, n49, n28);\nnand (n51, n49, n28);\nnand (n52, n25, n50);\nxor (n53, n25, n51);\nnand (n54, n52, n23);\nxnor (n55, n32, n32);\nxnor (n56, n32, n32);\nxnor (n57, n32, n32);\nxor (n58, n32, n32);\nxnor (n59, n55, n55);\nxnor (n60, n32, n57);\nxnor (n61, n32, n60);\nxnor (n62, n60, n58);\nxnor (n63, n58, n59);\nxnor (n64, n56, n63);\nxnor (n65, n61, n62);\nxnor (n66, n64, n56);\nxnor (n67, n66, n62);\nxnor (n68, n65, n67);\nxnor (n69, n64, n68);\nnor (n70, n69, n57);\nxnor (n71, n67, n65);\nxnor (n73, n69, n68);\nand (n74, n59, n66);\nxor (n75, n63, n70);\nnand (n76, n74, n71);\nor (n78, n73, n76);\nxor (n79, n75, n70);\nand (n80, n53, n78);\nnor (n81, n79, n59);\nor (n82, n39, n81);\n\nendmodule
82.5*68.61*16*49.0*23.7*283.8*6.72606e-12*module addr8s_power_16 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn56, n53, n48, n64, n43, n63, n36, n34, n32\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n56, n53, n48, n64, n43, n63, n36, n34, n32;\nwire n22, n42, n28, n21, n54, n49, n30, n16, n27, n52, n24, n45, n20, n18, n55, n51, n31, n39, n25, n58, \nn41, n26, n37, n35, n29, n17, n38, n19, n61, n62, n50, n46, n47, n59, n23, n40, n57, n33, n60, n44;\n\nxor (n16, n14, n6);\nxor (n17, n13, n5);\nnand (n18, n14, n6);\nxor (n19, n9, n1);\nxor (n20, n8, n0);\nxor (n21, n10, n2);\nxor (n22, n12, n4);\nnand (n23, n9, n1);\nnor (n24, n15, n7);\nand (n25, n15, n7);\nnand (n26, n11, n3);\nnand (n27, n12, n4);\nxor (n28, n11, n3);\nnand (n29, n10, n2);\nnand (n30, n13, n5);\nnand (n31, n8, n0);\nnor (n32, n24, n25);\nnand (n33, n16, n25);\nxor (n34, n16, n25);\nnand (n35, n33, n18);\nxor (n36, n17, n35);\nnand (n37, n17, n35);\nnand (n38, n37, n30);\nnand (n39, n22, n38);\nxor (n40, n22, n38);\nnand (n41, n39, n27);\nnand (n42, n28, n41);\nxor (n43, n28, n41);\nnand (n44, n42, n26);\nnand (n45, n21, n44);\nxor (n46, n21, n44);\nnand (n47, n45, n29);\nxor (n48, n19, n47);\nnand (n49, n19, n47);\nnand (n50, n49, n23);\nand (n51, n49, n23);\nnand (n52, n20, n51);\nxor (n53, n20, n50);\nnand (n54, n52, n31);\nxnor (n55, n40, n40);\nand (n56, n54, n54);\nxnor (n57, n55, n55);\nxnor (n58, n57, n57);\nnor (n59, n58, n58);\nxnor (n60, n59, n59);\nxnor (n61, n60, n60);\nxnor (n62, n61, n61);\nor (n63, n40, n40);\nand (n64, n62, n46);\n\nendmodule
53.5*114.14*17*76.0*29.8*521.4*1.55377e-11*module addr8s_power_43 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn90, n52, n48, n63, n91, n39, n74, n32, n33\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n90, n52, n48, n63, n91, n39, n74, n32, n33;\nwire n22, n28, n72, n49, n30, n24, n45, n66, n85, n20, n64, n18, n51, n70, n89, n58, n37, n76, n87, n29, \nn78, n17, n38, n65, n61, n86, n47, n23, n36, n73, n68, n42, n21, n54, n71, n16, n27, n80, n56, n53, \nn67, n55, n79, n83, n31, n88, n84, n25, n75, n82, n41, n26, n35, n19, n34, n43, n62, n50, n69, n46, \nn59, n40, n81, n57, n60, n77, n44;\n\nxor (n16, n14, n6);\nxor (n17, n8, n0);\nxor (n18, n13, n5);\nxor (n19, n10, n2);\nnand (n20, n14, n6);\nand (n21, n15, n7);\nnand (n22, n13, n5);\nnand (n23, n12, n4);\nxor (n24, n12, n4);\nnor (n25, n15, n7);\nnand (n26, n9, n1);\nnand (n27, n10, n2);\nnand (n28, n8, n0);\nxor (n29, n11, n3);\nnand (n30, n11, n3);\nxor (n31, n9, n1);\nxor (n32, n16, n21);\nnor (n33, n25, n21);\nnand (n34, n16, n21);\nnand (n35, n34, n20);\nxor (n36, n18, n35);\nnand (n37, n18, n35);\nnand (n38, n37, n22);\nxor (n39, n24, n38);\nnand (n40, n24, n38);\nnand (n41, n40, n23);\nxor (n42, n29, n41);\nnand (n43, n29, n41);\nnand (n44, n43, n30);\nnand (n45, n19, n44);\nxor (n46, n19, n44);\nnand (n47, n45, n27);\nxor (n48, n31, n47);\nnand (n49, n31, n47);\nand (n50, n49, n26);\nnand (n51, n49, n26);\nxor (n52, n17, n51);\nnand (n53, n17, n50);\nnand (n54, n53, n28);\nxor (n55, n32, n32);\nxnor (n56, n32, n32);\nxnor (n57, n32, n32);\nxnor (n58, n55, n32);\nxnor (n59, n32, n57);\nxnor (n60, n32, n55);\nxnor (n61, n32, n59);\nxnor (n62, n59, n58);\nand (n63, n46, n46);\nxor (n64, n42, n42);\nxnor (n65, n56, n56);\nxnor (n66, n65, n57);\nnot (n67, n66);\nxnor (n68, n67, n62);\nxnor (n69, n62, n61);\nxnor (n70, n67, n65);\nxnor (n71, n69, n68);\nxnor (n72, n70, n60);\nxnor (n73, n64, n68);\nand (n74, n36, n36);\nxor (n75, n69, n71);\nxnor (n76, n58, n72);\nxnor (n77, n60, n61);\nxnor (n78, n71, n73);\nxnor (n79, n70, n78);\nxnor (n80, n77, n76);\nxnor (n81, n73, n72);\nxnor (n82, n78, n81);\nxnor (n83, n75, n64);\nand (n84, n75, n83);\nxnor (n85, n82, n77);\nxnor (n86, n82, n80);\nxnor (n87, n86, n85);\nxor (n88, n87, n76);\nand (n89, n88, n79);\nor (n90, n89, n54);\nxor (n91, n84, n42);\n\nendmodule
56.7*109.82*17*75.0*30.3*501.4*1.51924e-11*module addr8s_power_40 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn90, n52, n48, n63, n91, n39, n74, n32, n33\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n90, n52, n48, n63, n91, n39, n74, n32, n33;\nwire n22, n28, n72, n49, n30, n24, n45, n66, n85, n20, n64, n18, n51, n70, n89, n58, n37, n76, n87, n29, \nn17, n38, n65, n78, n86, n47, n23, n36, n73, n68, n42, n21, n54, n71, n16, n27, n80, n56, n53, n67, \nn55, n79, n83, n31, n88, n84, n25, n75, n82, n41, n26, n35, n19, n34, n43, n62, n50, n69, n46, n59, \nn40, n81, n57, n60, n77, n44;\n\nxor (n16, n14, n6);\nxor (n17, n8, n0);\nxor (n18, n13, n5);\nxor (n19, n10, n2);\nnand (n20, n14, n6);\nand (n21, n15, n7);\nnand (n22, n13, n5);\nnand (n23, n12, n4);\nxor (n24, n12, n4);\nnor (n25, n15, n7);\nnand (n26, n9, n1);\nnand (n27, n10, n2);\nnand (n28, n8, n0);\nxor (n29, n11, n3);\nnand (n30, n11, n3);\nxor (n31, n9, n1);\nxor (n32, n16, n21);\nnor (n33, n25, n21);\nnand (n34, n16, n21);\nnand (n35, n34, n20);\nxor (n36, n18, n35);\nnand (n37, n18, n35);\nnand (n38, n37, n22);\nxor (n39, n24, n38);\nnand (n40, n24, n38);\nnand (n41, n40, n23);\nxor (n42, n29, n41);\nnand (n43, n29, n41);\nnand (n44, n43, n30);\nnand (n45, n19, n44);\nxor (n46, n19, n44);\nnand (n47, n45, n27);\nxor (n48, n31, n47);\nnand (n49, n31, n47);\nand (n50, n49, n26);\nnand (n51, n49, n26);\nxor (n52, n17, n51);\nnand (n53, n17, n50);\nnand (n54, n53, n28);\nxnor (n55, n32, n32);\nxnor (n56, n32, n32);\nxnor (n57, n32, n32);\nnot (n58, n55);\nxnor (n59, n32, n57);\nxnor (n60, n32, n55);\nxnor (n62, n59, n58);\nand (n63, n46, n46);\nxor (n64, n42, n42);\nnor (n65, n56, n56);\nxnor (n66, n65, n57);\nxnor (n67, n66, n66);\nxnor (n68, n67, n62);\nxnor (n69, n62, n32);\nxnor (n70, n67, n65);\nxnor (n71, n69, n68);\nxnor (n72, n70, n60);\nxnor (n73, n64, n68);\nand (n74, n36, n36);\nxor (n75, n69, n71);\nxnor (n76, n58, n72);\nnot (n77, n60);\nxnor (n78, n71, n73);\nxnor (n79, n70, n78);\nxnor (n80, n77, n76);\nxnor (n81, n73, n72);\nxnor (n82, n78, n81);\nxnor (n83, n75, n64);\nand (n84, n75, n83);\nxnor (n85, n82, n77);\nxnor (n86, n82, n80);\nxnor (n87, n86, n85);\nxor (n88, n87, n76);\nand (n89, n88, n79);\nor (n90, n89, n54);\nor (n91, n84, n42);\n\nendmodule
62.4*97.85*21*67.0*35.8*455.1*1.62926e-11*module addr8s_power_38 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn90, n52, n48, n63, n84, n39, n74, n32, n33\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n90, n52, n48, n63, n84, n39, n74, n32, n33;\nwire n22, n28, n72, n49, n30, n24, n45, n66, n20, n64, n18, n51, n70, n58, n37, n76, n29, n78, n17, n38, \nn65, n61, n86, n47, n23, n36, n73, n68, n42, n21, n54, n71, n16, n27, n56, n53, n67, n55, n83, n31, \nn25, n75, n41, n26, n35, n19, n34, n43, n62, n50, n69, n46, n59, n40, n57, n60, n77, n44;\n\nxor (n16, n14, n6);\nxor (n17, n8, n0);\nxor (n18, n13, n5);\nxor (n19, n10, n2);\nnand (n20, n14, n6);\nand (n21, n15, n7);\nnand (n22, n13, n5);\nnand (n23, n12, n4);\nxor (n24, n12, n4);\nnor (n25, n15, n7);\nnand (n26, n9, n1);\nnand (n27, n10, n2);\nnand (n28, n8, n0);\nxor (n29, n11, n3);\nnand (n30, n11, n3);\nxor (n31, n9, n1);\nxor (n32, n16, n21);\nnor (n33, n25, n21);\nnand (n34, n16, n21);\nnand (n35, n34, n20);\nxor (n36, n18, n35);\nnand (n37, n18, n35);\nnand (n38, n37, n22);\nxor (n39, n24, n38);\nnand (n40, n24, n38);\nnand (n41, n40, n23);\nxor (n42, n29, n41);\nnand (n43, n29, n41);\nnand (n44, n43, n30);\nnand (n45, n19, n44);\nxor (n46, n19, n44);\nnand (n47, n45, n27);\nxor (n48, n31, n47);\nnand (n49, n31, n47);\nand (n50, n49, n26);\nnand (n51, n49, n26);\nxor (n52, n17, n51);\nnand (n53, n17, n50);\nnand (n54, n53, n28);\nxnor (n55, n32, n32);\nxnor (n56, n32, n32);\nxnor (n57, n42, n55);\nxnor (n58, n55, n57);\nxor (n59, n58, n56);\nxnor (n60, n57, n59);\nxnor (n61, n56, n32);\nxnor (n62, n59, n58);\nand (n63, n46, n46);\nand (n64, n42, n42);\nxnor (n65, n62, n60);\nnot (n66, n65);\nxnor (n67, n66, n66);\nxnor (n68, n67, n62);\nxnor (n69, n68, n61);\nxnor (n70, n67, n65);\nxnor (n71, n69, n68);\nxnor (n72, n70, n70);\nxnor (n73, n72, n72);\nand (n74, n36, n36);\nxnor (n75, n69, n71);\nxor (n76, n36, n36);\nand (n77, n60, n73);\nxnor (n78, n76, n73);\nxnor (n83, n75, n64);\nxnor (n84, n75, n83);\nand (n86, n78, n77);\nor (n90, n86, n54);\n\nendmodule
81.8*69.27*16*49.0*24.4*293.8*7.16872e-12*module addr8s_power_17 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn56, n53, n48, n64, n43, n63, n36, n34, n32\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n56, n53, n48, n64, n43, n63, n36, n34, n32;\nwire n22, n42, n28, n21, n54, n49, n30, n16, n27, n52, n24, n45, n20, n18, n55, n51, n31, n39, n25, n58, \nn41, n26, n37, n35, n29, n17, n38, n19, n61, n62, n50, n46, n47, n59, n23, n40, n57, n33, n60, n44;\n\nxor (n16, n14, n6);\nxor (n17, n13, n5);\nnand (n18, n14, n6);\nxor (n19, n9, n1);\nxor (n20, n8, n0);\nxor (n21, n10, n2);\nxor (n22, n12, n4);\nnand (n23, n9, n1);\nnor (n24, n15, n7);\nand (n25, n15, n7);\nnand (n26, n11, n3);\nnand (n27, n12, n4);\nxor (n28, n11, n3);\nnand (n29, n10, n2);\nnand (n30, n13, n5);\nnand (n31, n8, n0);\nnor (n32, n24, n25);\nnand (n33, n16, n25);\nxor (n34, n16, n25);\nnand (n35, n33, n18);\nxor (n36, n17, n35);\nnand (n37, n17, n35);\nnand (n38, n37, n30);\nnand (n39, n22, n38);\nxor (n40, n22, n38);\nnand (n41, n39, n27);\nnand (n42, n28, n41);\nxor (n43, n28, n41);\nnand (n44, n42, n26);\nnand (n45, n21, n44);\nxor (n46, n21, n44);\nnand (n47, n45, n29);\nxor (n48, n19, n47);\nnand (n49, n19, n47);\nnand (n50, n49, n23);\nand (n51, n49, n23);\nnand (n52, n20, n51);\nxor (n53, n20, n50);\nnand (n54, n52, n31);\nxnor (n55, n40, n40);\nand (n56, n54, n54);\nxnor (n57, n55, n55);\nxnor (n58, n57, n57);\nxnor (n59, n58, n58);\nxnor (n60, n59, n59);\nxnor (n61, n60, n60);\nxnor (n62, n61, n61);\nor (n63, n40, n40);\nand (n64, n62, n46);\n\nendmodule
93.3*62.64*16*45.0*18.7*251.3*4.69931e-12*module addr8s_power_10 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn56, n53, n48, n64, n43, n63, n36, n34, n32\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n56, n53, n48, n64, n43, n63, n36, n34, n32;\nwire n22, n42, n28, n21, n54, n49, n30, n16, n27, n52, n24, n45, n20, n18, n55, n51, n31, n39, n25, n41, \nn26, n37, n35, n29, n17, n38, n19, n62, n50, n46, n47, n23, n40, n57, n33, n44;\n\nxor (n16, n14, n6);\nxor (n17, n13, n5);\nnand (n18, n14, n6);\nxor (n19, n9, n1);\nxor (n20, n8, n0);\nxor (n21, n10, n2);\nxor (n22, n12, n4);\nnand (n23, n9, n1);\nnor (n24, n15, n7);\nand (n25, n15, n7);\nnand (n26, n11, n3);\nnand (n27, n12, n4);\nxor (n28, n11, n3);\nnand (n29, n10, n2);\nnand (n30, n13, n5);\nnand (n31, n8, n0);\nnor (n32, n24, n25);\nnand (n33, n16, n25);\nxor (n34, n16, n25);\nnand (n35, n33, n18);\nxor (n36, n17, n35);\nnand (n37, n17, n35);\nnand (n38, n37, n30);\nnand (n39, n22, n38);\nxor (n40, n22, n38);\nnand (n41, n39, n27);\nnand (n42, n28, n41);\nxor (n43, n28, n41);\nnand (n44, n42, n26);\nnand (n45, n21, n44);\nxor (n46, n21, n44);\nnand (n47, n45, n29);\nxor (n48, n19, n47);\nnand (n49, n19, n47);\nnand (n50, n49, n23);\nand (n51, n49, n23);\nnand (n52, n20, n51);\nxor (n53, n20, n50);\nnand (n54, n52, n31);\nxor (n55, n40, n40);\nand (n56, n54, n54);\nxnor (n57, n46, n55);\nand (n62, n57, n46);\nand (n63, n40, n40);\nor (n64, n62, n46);\n\nendmodule
78.0*74.6*15*53.0*23.3*323.8*7.54454e-12*module addr8s_power_25 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn54, n53, n48, n45, n42, n75, n37, n34, n63\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n54, n53, n48, n45, n42, n75, n37, n34, n63;\nwire n22, n28, n21, n49, n30, n16, n27, n52, n24, n56, n66, n20, n32, n64, n18, n67, n55, n51, n31, n39, \nn25, n41, n26, n35, n29, n17, n38, n19, n43, n61, n65, n50, n69, n46, n47, n59, n23, n40, n36, n57, \nn33, n60, n68, n44;\n\nnand (n16, n10, n2);\nnand (n17, n11, n3);\nnor (n18, n15, n7);\nnand (n19, n13, n5);\nxor (n20, n13, n5);\nxor (n21, n10, n2);\nxor (n22, n14, n6);\nnand (n23, n8, n0);\nand (n24, n15, n7);\nxor (n25, n8, n0);\nxor (n26, n11, n3);\nnand (n27, n14, n6);\nnand (n28, n9, n1);\nxor (n29, n9, n1);\nxor (n30, n12, n4);\nnand (n31, n12, n4);\nnor (n32, n18, n24);\nnand (n33, n22, n24);\nxor (n34, n22, n24);\nnand (n35, n33, n27);\nnand (n36, n20, n35);\nxor (n37, n20, n35);\nnand (n38, n36, n19);\nxor (n39, n30, n38);\nnand (n40, n30, n38);\nnand (n41, n40, n31);\nxor (n42, n26, n41);\nnand (n43, n26, n41);\nnand (n44, n43, n17);\nxor (n45, n21, n44);\nnand (n46, n21, n44);\nnand (n47, n46, n16);\nxor (n48, n29, n47);\nnand (n49, n29, n47);\nand (n50, n49, n28);\nnand (n51, n49, n28);\nnand (n52, n25, n50);\nxor (n53, n25, n51);\nnand (n54, n52, n23);\nxnor (n55, n32, n32);\nxnor (n56, n32, n32);\nor (n57, n55, n56);\nnot (n59, n57);\nxnor (n60, n59, n56);\nxnor (n61, n59, n60);\nand (n63, n32, n32);\nxnor (n64, n55, n60);\nxnor (n65, n64, n61);\nxor (n66, n64, n65);\nxnor (n67, n61, n66);\nor (n68, n39, n67);\nand (n69, n57, n39);\nand (n75, n69, n68);\n\nendmodule
79.6*72.59*21*51.0*30.6*322.8*9.87768e-12*module addr8s_power_7 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn75, n52, n49, n45, n43, n39, n36, n34, n65\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n75, n52, n49, n45, n43, n39, n36, n34, n65;\nwire n22, n42, n28, n21, n54, n71, n30, n16, n27, n24, n56, n20, n53, n32, n67, n18, n55, n63, n51, n31, \nn25, n58, n41, n26, n37, n35, n29, n17, n38, n19, n61, n62, n50, n46, n47, n23, n40, n48, n57, n33, \nn68, n44;\n\nnand (n16, n14, n6);\nnand (n17, n9, n1);\nnand (n18, n13, n5);\nnand (n19, n8, n0);\nxor (n20, n8, n0);\nnand (n21, n10, n2);\nxor (n22, n12, n4);\nxnor (n23, n15, n7);\nxor (n24, n10, n2);\nand (n25, n23, n15);\nnand (n26, n11, n3);\nxor (n27, n14, n6);\nxor (n28, n9, n1);\nnand (n29, n12, n4);\nxor (n30, n13, n5);\nxor (n31, n11, n3);\nnand (n32, n23, n23);\nnand (n33, n27, n25);\nxor (n34, n27, n25);\nnand (n35, n33, n16);\nxor (n36, n30, n35);\nnand (n37, n30, n35);\nnand (n38, n37, n18);\nxor (n39, n22, n38);\nnand (n40, n22, n38);\nnand (n41, n40, n29);\nnand (n42, n31, n41);\nxor (n43, n31, n41);\nnand (n44, n42, n26);\nxor (n45, n24, n44);\nnand (n46, n24, n44);\nnand (n47, n46, n21);\nnand (n48, n28, n47);\nxor (n49, n28, n47);\nand (n50, n48, n17);\nand (n51, n17, n50);\nxnor (n52, n20, n51);\nnand (n53, n20, n51);\nnand (n54, n19, n19);\nxnor (n55, n0, n32);\nxnor (n56, n55, n55);\nxnor (n57, n56, n56);\nnand (n58, n23, n57);\nxnor (n61, n1, n51);\nxnor (n62, n1, n61);\nxnor (n63, n61, n62);\nand (n65, n58, n32);\nxnor (n67, n63, n63);\nor (n68, n67, n19);\nxor (n71, n54, n53);\nnand (n75, n71, n68);\n\nendmodule
98.9*52.99*16*38.0*17.8*225.7*4.01746e-12*module addr8s_power_0 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn54, n52, n48, n45, n42, n39, n36, n33, n32\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n54, n52, n48, n45, n42, n39, n36, n33, n32;\nwire n22, n28, n21, n49, n30, n16, n27, n24, n20, n53, n18, n31, n25, n41, n26, n37, n35, n17, n29, n38, \nn19, n34, n43, n50, n46, n47, n23, n40, n44;\n\nnand (n16, n9, n1);\nxor (n17, n8, n0);\nxor (n18, n12, n4);\nnand (n19, n8, n0);\nnand (n20, n12, n4);\nxnor (n21, n15, n7);\nnand (n22, n10, n2);\nxor (n23, n9, n1);\nand (n24, n15, n7);\nxor (n25, n14, n6);\nnand (n26, n13, n5);\nxor (n27, n13, n5);\nxor (n28, n10, n2);\nxor (n29, n11, n3);\nnand (n30, n14, n6);\nnand (n31, n11, n3);\nnor (n32, n21, n21);\nxor (n33, n25, n24);\nnand (n34, n25, n24);\nnand (n35, n34, n30);\nxor (n36, n27, n35);\nnand (n37, n27, n35);\nnand (n38, n37, n26);\nxor (n39, n18, n38);\nnand (n40, n18, n38);\nnand (n41, n40, n20);\nxor (n42, n29, n41);\nnand (n43, n29, n41);\nnand (n44, n43, n31);\nxor (n45, n28, n44);\nnand (n46, n28, n44);\nnand (n47, n46, n22);\nxor (n48, n23, n47);\nnand (n49, n23, n47);\nnand (n50, n49, n16);\nxor (n52, n17, n50);\nnand (n53, n17, n52);\nnand (n54, n53, n19);\n\nendmodule
83.9*67.29*16*49.0*22.3*271.3*6.04999e-12*module addr8s_power_14 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn56, n53, n48, n64, n43, n63, n36, n34, n32\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n56, n53, n48, n64, n43, n63, n36, n34, n32;\nwire n22, n42, n28, n21, n54, n49, n30, n16, n27, n52, n24, n45, n20, n18, n55, n51, n31, n39, n25, n58, \nn41, n26, n37, n35, n29, n17, n38, n19, n61, n62, n50, n46, n47, n59, n23, n40, n57, n33, n60, n44;\n\nxor (n16, n14, n6);\nxor (n17, n13, n5);\nnand (n18, n14, n6);\nxor (n19, n9, n1);\nxor (n20, n8, n0);\nxor (n21, n10, n2);\nxor (n22, n12, n4);\nnand (n23, n9, n1);\nnor (n24, n15, n7);\nand (n25, n15, n7);\nnand (n26, n11, n3);\nnand (n27, n12, n4);\nxor (n28, n11, n3);\nnand (n29, n10, n2);\nnand (n30, n13, n5);\nnand (n31, n8, n0);\nnor (n32, n24, n25);\nnand (n33, n16, n25);\nxor (n34, n16, n25);\nnand (n35, n33, n18);\nxor (n36, n17, n35);\nnand (n37, n17, n35);\nnand (n38, n37, n30);\nnand (n39, n22, n38);\nxor (n40, n22, n38);\nnand (n41, n39, n27);\nnand (n42, n28, n41);\nxor (n43, n28, n41);\nnand (n44, n42, n26);\nnand (n45, n21, n44);\nxor (n46, n21, n44);\nnand (n47, n45, n29);\nxor (n48, n19, n47);\nnand (n49, n19, n47);\nnand (n50, n49, n23);\nand (n51, n49, n23);\nnand (n52, n20, n51);\nxor (n53, n20, n50);\nnand (n54, n52, n31);\nxnor (n55, n40, n40);\nand (n56, n54, n54);\nxnor (n57, n55, n55);\nnor (n58, n57, n57);\nnor (n59, n58, n58);\nxnor (n60, n59, n59);\nnor (n61, n60, n60);\nxnor (n62, n61, n61);\nand (n63, n40, n40);\nand (n64, n62, n46);\n\nendmodule
73.3*79.57*17*56.0*27.4*350.1*9.59274e-12*module addr8s_power_18 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn74, n52, n49, n45, n43, n40, n37, n33, n73\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n74, n52, n49, n45, n43, n40, n37, n33, n73;\nwire n22, n42, n28, n21, n54, n71, n72, n30, n16, n27, n24, n56, n20, n53, n32, n64, n18, n67, n55, n63, \nn51, n70, n31, n39, n25, n58, n41, n26, n35, n29, n17, n38, n19, n34, n61, n62, n65, n50, n46, n47, \nn59, n23, n36, n48, n57, n60, n44;\n\nxor (n16, n9, n1);\nxor (n17, n10, n2);\nxor (n18, n8, n0);\nnand (n19, n14, n6);\nnand (n20, n10, n2);\nnand (n21, n13, n5);\nand (n22, n15, n7);\nnor (n23, n15, n7);\nxor (n24, n13, n5);\nxor (n25, n14, n6);\nnand (n26, n12, n4);\nxor (n27, n11, n3);\nxor (n28, n12, n4);\nnand (n29, n11, n3);\nnand (n30, n9, n1);\nnand (n31, n8, n0);\nnand (n32, n25, n22);\nxor (n33, n25, n22);\nnor (n34, n23, n22);\nnand (n35, n32, n19);\nnand (n36, n24, n35);\nxor (n37, n24, n35);\nnand (n38, n36, n21);\nnand (n39, n28, n38);\nxor (n40, n28, n38);\nnand (n41, n39, n26);\nnand (n42, n27, n41);\nxor (n43, n27, n41);\nnand (n44, n42, n29);\nxor (n45, n17, n44);\nnand (n46, n17, n44);\nnand (n47, n46, n20);\nnand (n48, n16, n47);\nxor (n49, n16, n47);\nand (n50, n48, n30);\nnand (n51, n48, n30);\nxor (n52, n18, n51);\nnand (n53, n18, n50);\nnand (n54, n53, n31);\nnot (n55, n33);\nxnor (n56, n33, n33);\nxnor (n57, n33, n55);\nxnor (n58, n56, n57);\nxnor (n59, n55, n57);\nxnor (n60, n58, n59);\nxnor (n61, n56, n58);\nxnor (n62, n59, n60);\nxnor (n63, n62, n60);\nxnor (n64, n62, n61);\nxnor (n65, n64, n61);\nxnor (n67, n63, n65);\nxnor (n70, n65, n67);\nxnor (n71, n70, n70);\nnor (n72, n54, n71);\nor (n73, n34, n34);\nor (n74, n72, n54);\n\nendmodule
91.8*62.64*16*45.0*22.0*255.1*5.6122e-12*module addr8s_power_9 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn56, n53, n48, n64, n43, n40, n36, n34, n32\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n56, n53, n48, n64, n43, n40, n36, n34, n32;\nwire n22, n42, n28, n21, n54, n49, n30, n16, n27, n52, n24, n45, n20, n18, n55, n51, n31, n39, n25, n58, \nn41, n26, n37, n35, n29, n17, n38, n19, n61, n50, n46, n47, n23, n57, n33, n44;\n\nxor (n16, n14, n6);\nxor (n17, n13, n5);\nnand (n18, n14, n6);\nxor (n19, n9, n1);\nxor (n20, n8, n0);\nxor (n21, n10, n2);\nxor (n22, n12, n4);\nnand (n23, n9, n1);\nnor (n24, n15, n7);\nand (n25, n15, n7);\nnand (n26, n11, n3);\nnand (n27, n12, n4);\nxor (n28, n11, n3);\nnand (n29, n10, n2);\nnand (n30, n13, n5);\nnand (n31, n8, n0);\nnor (n32, n24, n25);\nnand (n33, n16, n25);\nxor (n34, n16, n25);\nnand (n35, n33, n18);\nxor (n36, n17, n35);\nnand (n37, n17, n35);\nnand (n38, n37, n30);\nnand (n39, n22, n38);\nxor (n40, n22, n38);\nnand (n41, n39, n27);\nnand (n42, n28, n41);\nxor (n43, n28, n41);\nnand (n44, n42, n26);\nnand (n45, n21, n44);\nxor (n46, n21, n44);\nnand (n47, n45, n29);\nxor (n48, n19, n47);\nnand (n49, n19, n47);\nnand (n50, n49, n23);\nand (n51, n49, n23);\nnand (n52, n20, n51);\nxor (n53, n20, n50);\nnand (n54, n52, n31);\nxnor (n55, n46, n46);\nand (n56, n54, n54);\nxor (n57, n55, n55);\nand (n58, n57, n55);\nor (n61, n46, n58);\nand (n64, n46, n61);\n\nendmodule
80.9*71.6*18*51.0*22.7*313.9*7.12553e-12*module addr8s_power_5 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn75, n52, n49, n45, n43, n39, n36, n34, n65\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n75, n52, n49, n45, n43, n39, n36, n34, n65;\nwire n22, n42, n28, n21, n54, n71, n30, n16, n27, n24, n56, n20, n53, n32, n67, n18, n55, n63, n51, n31, \nn25, n58, n41, n26, n37, n35, n29, n17, n38, n19, n61, n62, n50, n46, n47, n23, n40, n48, n57, n33, \nn68, n44;\n\nnand (n16, n14, n6);\nnand (n17, n9, n1);\nnand (n18, n13, n5);\nnand (n19, n8, n0);\nxor (n20, n8, n0);\nnand (n21, n10, n2);\nxor (n22, n12, n4);\nxnor (n23, n15, n7);\nxor (n24, n10, n2);\nand (n25, n23, n15);\nnand (n26, n11, n3);\nxor (n27, n14, n6);\nxor (n28, n9, n1);\nnand (n29, n12, n4);\nxor (n30, n13, n5);\nxor (n31, n11, n3);\nnand (n32, n23, n23);\nnand (n33, n27, n25);\nxor (n34, n27, n25);\nnand (n35, n33, n16);\nxor (n36, n30, n35);\nnand (n37, n30, n35);\nnand (n38, n37, n18);\nxor (n39, n22, n38);\nnand (n40, n22, n38);\nnand (n41, n40, n29);\nnand (n42, n31, n41);\nxor (n43, n31, n41);\nnand (n44, n42, n26);\nxor (n45, n24, n44);\nnand (n46, n24, n44);\nnand (n47, n46, n21);\nnand (n48, n28, n47);\nxor (n49, n28, n47);\nand (n50, n48, n17);\nand (n51, n17, n50);\nxnor (n52, n20, n51);\nnand (n53, n20, n51);\nnand (n54, n19, n19);\nxnor (n55, n0, n32);\nxnor (n56, n55, n55);\nxnor (n57, n56, n56);\nnand (n58, n23, n57);\nnot (n61, n1);\nxnor (n62, n1, n61);\nxnor (n63, n61, n62);\nand (n65, n58, n32);\nxnor (n67, n63, n63);\nor (n68, n67, n19);\nxor (n71, n54, n53);\nnand (n75, n71, n68);\n\nendmodule
90.3*60.63*17*44.0*20.9*260.8*5.45072e-12*module addr8s_power_4 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn54, n52, n49, n45, n43, n39, n36, n34, n65\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n54, n52, n49, n45, n43, n39, n36, n34, n65;\nwire n22, n42, n28, n21, n30, n16, n27, n24, n56, n20, n53, n32, n18, n55, n51, n31, n25, n58, n41, n26, \nn37, n35, n29, n17, n38, n19, n50, n46, n47, n23, n40, n48, n57, n33, n44;\n\nnand (n16, n14, n6);\nnand (n17, n9, n1);\nnand (n18, n13, n5);\nnand (n19, n8, n0);\nxor (n20, n8, n0);\nnand (n21, n10, n2);\nxor (n22, n12, n4);\nxnor (n23, n15, n7);\nxor (n24, n10, n2);\nand (n25, n23, n15);\nnand (n26, n11, n3);\nxor (n27, n14, n6);\nxor (n28, n9, n1);\nnand (n29, n12, n4);\nxor (n30, n13, n5);\nxor (n31, n11, n3);\nnand (n32, n23, n23);\nnand (n33, n27, n25);\nxor (n34, n27, n25);\nnand (n35, n33, n16);\nxor (n36, n30, n35);\nnand (n37, n30, n35);\nnand (n38, n37, n18);\nxor (n39, n22, n38);\nnand (n40, n22, n38);\nnand (n41, n40, n29);\nnand (n42, n31, n41);\nxor (n43, n31, n41);\nnand (n44, n42, n26);\nxor (n45, n24, n44);\nnand (n46, n24, n44);\nnand (n47, n46, n21);\nnand (n48, n28, n47);\nxor (n49, n28, n47);\nand (n50, n48, n17);\nand (n51, n17, n50);\nxnor (n52, n20, n51);\nnand (n53, n20, n51);\nnand (n54, n53, n19);\nor (n55, n0, n32);\nnand (n56, n55, n55);\nxnor (n57, n56, n56);\nnand (n58, n23, n57);\nand (n65, n58, n32);\n\nendmodule
69.2*82.23*16*58.0*27.9*358.9*1.00133e-11*module addr8s_power_20 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn74, n52, n49, n45, n43, n40, n37, n33, n73\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n74, n52, n49, n45, n43, n40, n37, n33, n73;\nwire n22, n42, n28, n21, n54, n71, n72, n30, n16, n27, n24, n56, n66, n20, n53, n32, n64, n18, n67, n55, \nn63, n51, n70, n31, n39, n25, n58, n41, n26, n35, n29, n17, n38, n19, n34, n61, n62, n50, n69, n46, \nn47, n59, n23, n36, n48, n57, n60, n68, n44;\n\nxor (n16, n9, n1);\nxor (n17, n10, n2);\nxor (n18, n8, n0);\nnand (n19, n14, n6);\nnand (n20, n10, n2);\nnand (n21, n13, n5);\nand (n22, n15, n7);\nnor (n23, n15, n7);\nxor (n24, n13, n5);\nxor (n25, n14, n6);\nnand (n26, n12, n4);\nxor (n27, n11, n3);\nxor (n28, n12, n4);\nnand (n29, n11, n3);\nnand (n30, n9, n1);\nnand (n31, n8, n0);\nnand (n32, n25, n22);\nxor (n33, n25, n22);\nnor (n34, n23, n22);\nnand (n35, n32, n19);\nnand (n36, n24, n35);\nxor (n37, n24, n35);\nnand (n38, n36, n21);\nnand (n39, n28, n38);\nxor (n40, n28, n38);\nnand (n41, n39, n26);\nnand (n42, n27, n41);\nxor (n43, n27, n41);\nnand (n44, n42, n29);\nxor (n45, n17, n44);\nnand (n46, n17, n44);\nnand (n47, n46, n20);\nnand (n48, n16, n47);\nxor (n49, n16, n47);\nand (n50, n48, n30);\nnand (n51, n48, n30);\nxor (n52, n18, n51);\nnand (n53, n18, n50);\nnand (n54, n53, n31);\nxnor (n55, n33, n33);\nxnor (n56, n33, n33);\nnor (n57, n33, n55);\nxnor (n58, n57, n56);\nxnor (n59, n55, n57);\nxnor (n60, n58, n59);\nxnor (n61, n56, n58);\nxnor (n62, n59, n60);\nxnor (n63, n62, n60);\nxnor (n64, n62, n61);\nxnor (n66, n63, n64);\nnot (n67, n63);\nxnor (n68, n66, n66);\nxnor (n69, n67, n67);\nxnor (n70, n57, n68);\nxnor (n71, n70, n70);\nnor (n72, n69, n71);\nand (n73, n34, n34);\nor (n74, n72, n54);\n\nendmodule
95.9*56.98*16*41.0*19.6*227.0*4.4492e-12*module addr8s_power_1 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn54, n65, n48, n45, n43, n62, n37, n32, n33\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n54, n65, n48, n45, n43, n62, n37, n32, n33;\nwire n22, n42, n28, n21, n49, n30, n16, n27, n52, n24, n20, n53, n18, n51, n31, n39, n25, n41, n26, n35, \nn29, n17, n38, n19, n34, n50, n46, n47, n23, n40, n36, n44;\n\nnand (n16, n12, n4);\nxor (n17, n8, n0);\nnand (n18, n13, n5);\nnand (n19, n10, n2);\nxor (n20, n13, n5);\nnand (n21, n11, n3);\nxnor (n22, n15, n7);\nxor (n23, n12, n4);\nxor (n24, n9, n1);\nnand (n25, n1, n9);\nnand (n26, n8, n0);\nxor (n27, n11, n3);\nxor (n28, n14, n6);\nnand (n29, n14, n6);\nand (n30, n15, n7);\nxor (n31, n10, n2);\nxor (n32, n28, n30);\nnand (n33, n22, n22);\nnand (n34, n28, n30);\nnand (n35, n34, n29);\nnand (n36, n20, n35);\nxor (n37, n20, n35);\nnand (n38, n36, n18);\nnand (n39, n23, n38);\nxor (n40, n23, n38);\nnand (n41, n39, n16);\nnand (n42, n27, n41);\nxor (n43, n27, n41);\nnand (n44, n42, n21);\nxor (n45, n31, n44);\nnand (n46, n31, n44);\nnand (n47, n19, n46);\nxor (n48, n24, n47);\nnand (n49, n24, n47);\nand (n50, n49, n25);\nnand (n51, n50, n50);\nnand (n52, n17, n50);\nxor (n53, n17, n51);\nnand (n54, n52, n26);\nand (n62, n40, n40);\nand (n65, n53, n53);\n\nendmodule
75.2*78.58*15*55.0*30.3*341.3*1.03414e-11*module addr8s_power_28 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn54, n53, n48, n45, n42, n75, n37, n34, n63\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n54, n53, n48, n45, n42, n75, n37, n34, n63;\nwire n22, n28, n21, n49, n30, n16, n27, n52, n24, n56, n66, n20, n32, n64, n18, n67, n55, n51, n31, n39, \nn25, n58, n41, n26, n35, n29, n17, n38, n19, n43, n61, n62, n65, n50, n69, n46, n47, n59, n23, n40, \nn36, n57, n33, n60, n68, n44;\n\nnand (n16, n10, n2);\nnand (n17, n11, n3);\nnor (n18, n15, n7);\nnand (n19, n13, n5);\nxor (n20, n13, n5);\nxor (n21, n10, n2);\nxor (n22, n14, n6);\nnand (n23, n8, n0);\nand (n24, n15, n7);\nxor (n25, n8, n0);\nxor (n26, n11, n3);\nnand (n27, n14, n6);\nnand (n28, n9, n1);\nxor (n29, n9, n1);\nxor (n30, n12, n4);\nnand (n31, n12, n4);\nnor (n32, n18, n24);\nnand (n33, n22, n24);\nxor (n34, n22, n24);\nnand (n35, n33, n27);\nnand (n36, n20, n35);\nxor (n37, n20, n35);\nnand (n38, n36, n19);\nxor (n39, n30, n38);\nnand (n40, n30, n38);\nnand (n41, n40, n31);\nxor (n42, n26, n41);\nnand (n43, n26, n41);\nnand (n44, n43, n17);\nxor (n45, n21, n44);\nnand (n46, n21, n44);\nnand (n47, n46, n16);\nxor (n48, n29, n47);\nnand (n49, n29, n47);\nand (n50, n49, n28);\nnand (n51, n49, n28);\nnand (n52, n25, n50);\nxor (n53, n25, n51);\nnand (n54, n52, n23);\nnand (n55, n32, n32);\nxor (n56, n32, n32);\nxnor (n57, n55, n56);\nxnor (n58, n57, n56);\nxnor (n59, n58, n32);\nxnor (n60, n59, n58);\nxnor (n61, n59, n60);\nxnor (n62, n61, n57);\nand (n63, n32, n32);\nxnor (n64, n55, n60);\nxnor (n65, n64, n62);\nxnor (n66, n62, n65);\nxnor (n67, n66, n64);\nor (n68, n61, n67);\nand (n69, n68, n39);\nand (n75, n69, n39);\n\nendmodule
52.7*114.13*17*76.0*31.3*575.1*1.80006e-11*module addr8s_power_42 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn90, n52, n48, n63, n91, n39, n74, n32, n33\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n90, n52, n48, n63, n91, n39, n74, n32, n33;\nwire n22, n28, n72, n49, n30, n24, n45, n66, n85, n20, n64, n18, n51, n70, n89, n58, n37, n76, n87, n29, \nn78, n17, n38, n65, n61, n86, n47, n23, n36, n73, n68, n42, n21, n54, n71, n16, n27, n80, n56, n53, \nn67, n55, n79, n83, n31, n88, n84, n25, n75, n82, n41, n26, n35, n19, n34, n43, n62, n50, n69, n46, \nn59, n40, n81, n57, n60, n77, n44;\n\nxor (n16, n14, n6);\nxor (n17, n8, n0);\nxor (n18, n13, n5);\nxor (n19, n10, n2);\nnand (n20, n14, n6);\nand (n21, n15, n7);\nnand (n22, n13, n5);\nnand (n23, n12, n4);\nxor (n24, n12, n4);\nnor (n25, n15, n7);\nnand (n26, n9, n1);\nnand (n27, n10, n2);\nnand (n28, n8, n0);\nxor (n29, n11, n3);\nnand (n30, n11, n3);\nxor (n31, n9, n1);\nxor (n32, n16, n21);\nnor (n33, n25, n21);\nnand (n34, n16, n21);\nnand (n35, n34, n20);\nxor (n36, n18, n35);\nnand (n37, n18, n35);\nnand (n38, n37, n22);\nxor (n39, n24, n38);\nnand (n40, n24, n38);\nnand (n41, n40, n23);\nxor (n42, n29, n41);\nnand (n43, n29, n41);\nnand (n44, n43, n30);\nnand (n45, n19, n44);\nxor (n46, n19, n44);\nnand (n47, n45, n27);\nxor (n48, n31, n47);\nnand (n49, n31, n47);\nand (n50, n49, n26);\nnand (n51, n49, n26);\nxor (n52, n17, n51);\nnand (n53, n17, n50);\nnand (n54, n53, n28);\nxnor (n55, n32, n32);\nxnor (n56, n32, n32);\nxor (n57, n32, n32);\nxnor (n58, n55, n32);\nxnor (n59, n32, n57);\nxnor (n60, n32, n55);\nxnor (n61, n32, n59);\nxnor (n62, n59, n58);\nand (n63, n46, n46);\nxor (n64, n42, n42);\nxnor (n65, n56, n56);\nxnor (n66, n65, n57);\nxnor (n67, n66, n66);\nor (n68, n67, n62);\nxnor (n69, n62, n61);\nxnor (n70, n67, n65);\nxnor (n71, n69, n68);\nxnor (n72, n70, n60);\nxnor (n73, n64, n68);\nand (n74, n36, n36);\nxor (n75, n69, n71);\nxnor (n76, n58, n72);\nxnor (n77, n60, n61);\nxnor (n78, n71, n73);\nxnor (n79, n70, n78);\nxnor (n80, n77, n76);\nxnor (n81, n73, n72);\nxnor (n82, n78, n81);\nxnor (n83, n75, n64);\nand (n84, n75, n83);\nxnor (n85, n82, n77);\nxnor (n86, n82, n80);\nxnor (n87, n86, n85);\nxor (n88, n87, n76);\nand (n89, n88, n79);\nor (n90, n89, n54);\nor (n91, n84, n42);\n\nendmodule
53.0*112.8*17*76.0*29.9*547.6*1.63732e-11*module addr8s_power_41 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn90, n52, n48, n63, n91, n39, n74, n32, n33\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n90, n52, n48, n63, n91, n39, n74, n32, n33;\nwire n22, n28, n72, n49, n30, n24, n45, n66, n85, n20, n64, n18, n51, n70, n89, n58, n37, n76, n87, n29, \nn78, n17, n38, n65, n61, n86, n47, n23, n36, n73, n68, n42, n21, n54, n71, n16, n27, n80, n56, n53, \nn67, n55, n79, n83, n31, n88, n84, n25, n75, n82, n41, n26, n35, n19, n34, n43, n62, n50, n69, n46, \nn59, n40, n81, n57, n60, n77, n44;\n\nxor (n16, n14, n6);\nxor (n17, n8, n0);\nxor (n18, n13, n5);\nxor (n19, n10, n2);\nnand (n20, n14, n6);\nand (n21, n15, n7);\nnand (n22, n13, n5);\nnand (n23, n12, n4);\nxor (n24, n12, n4);\nnor (n25, n15, n7);\nnand (n26, n9, n1);\nnand (n27, n10, n2);\nnand (n28, n8, n0);\nxor (n29, n11, n3);\nnand (n30, n11, n3);\nxor (n31, n9, n1);\nxor (n32, n16, n21);\nnor (n33, n25, n21);\nnand (n34, n16, n21);\nnand (n35, n34, n20);\nxor (n36, n18, n35);\nnand (n37, n18, n35);\nnand (n38, n37, n22);\nxor (n39, n24, n38);\nnand (n40, n24, n38);\nnand (n41, n40, n23);\nxor (n42, n29, n41);\nnand (n43, n29, n41);\nnand (n44, n43, n30);\nnand (n45, n19, n44);\nxor (n46, n19, n44);\nnand (n47, n45, n27);\nxor (n48, n31, n47);\nnand (n49, n31, n47);\nand (n50, n49, n26);\nnand (n51, n49, n26);\nxor (n52, n17, n51);\nnand (n53, n17, n50);\nnand (n54, n53, n28);\nxnor (n55, n32, n32);\nxnor (n56, n32, n32);\nxnor (n57, n32, n32);\nxnor (n58, n55, n32);\nxnor (n59, n32, n57);\nxnor (n60, n32, n55);\nxnor (n61, n32, n59);\nxnor (n62, n59, n58);\nand (n63, n46, n46);\nxor (n64, n42, n42);\nnand (n65, n56, n56);\nxnor (n66, n65, n57);\nxnor (n67, n66, n66);\nxnor (n68, n67, n62);\nnor (n69, n62, n61);\nxnor (n70, n67, n65);\nxnor (n71, n69, n68);\nxnor (n72, n70, n60);\nxnor (n73, n64, n68);\nand (n74, n36, n36);\nxor (n75, n69, n71);\nxnor (n76, n58, n72);\nxnor (n77, n60, n61);\nxnor (n78, n71, n73);\nxnor (n79, n70, n78);\nxnor (n80, n77, n76);\nxnor (n81, n73, n72);\nxnor (n82, n78, n81);\nxnor (n83, n75, n64);\nand (n84, n75, n83);\nxnor (n85, n82, n77);\nxnor (n86, n82, n80);\nxnor (n87, n86, n85);\nxor (n88, n87, n76);\nand (n89, n88, n79);\nor (n90, n89, n54);\nor (n91, n84, n42);\n\nendmodule
85.4*66.96*16*49.0*21.4*263.8*5.64532e-12*module addr8s_power_13 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn56, n53, n48, n64, n43, n63, n36, n34, n32\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n56, n53, n48, n64, n43, n63, n36, n34, n32;\nwire n22, n42, n28, n21, n54, n49, n30, n16, n27, n52, n24, n45, n20, n18, n55, n51, n31, n39, n25, n58, \nn41, n26, n37, n35, n29, n17, n38, n19, n61, n62, n50, n46, n47, n59, n23, n40, n57, n33, n60, n44;\n\nxor (n16, n14, n6);\nxor (n17, n13, n5);\nnand (n18, n14, n6);\nxor (n19, n9, n1);\nxor (n20, n8, n0);\nxor (n21, n10, n2);\nxor (n22, n12, n4);\nnand (n23, n9, n1);\nnor (n24, n15, n7);\nand (n25, n15, n7);\nnand (n26, n11, n3);\nnand (n27, n12, n4);\nxor (n28, n11, n3);\nnand (n29, n10, n2);\nnand (n30, n13, n5);\nnand (n31, n8, n0);\nnor (n32, n24, n25);\nnand (n33, n16, n25);\nxor (n34, n16, n25);\nnand (n35, n33, n18);\nxor (n36, n17, n35);\nnand (n37, n17, n35);\nnand (n38, n37, n30);\nnand (n39, n22, n38);\nxor (n40, n22, n38);\nnand (n41, n39, n27);\nnand (n42, n28, n41);\nxor (n43, n28, n41);\nnand (n44, n42, n26);\nnand (n45, n21, n44);\nxor (n46, n21, n44);\nnand (n47, n45, n29);\nxor (n48, n19, n47);\nnand (n49, n19, n47);\nnand (n50, n49, n23);\nand (n51, n49, n23);\nnand (n52, n20, n51);\nxor (n53, n20, n50);\nnand (n54, n52, n31);\nxnor (n55, n40, n40);\nand (n56, n54, n54);\nnot (n57, n55);\nxnor (n58, n57, n57);\nnor (n59, n58, n58);\nxnor (n60, n59, n59);\nnand (n61, n60, n60);\nxnor (n62, n61, n61);\nor (n63, n40, n40);\nand (n64, n62, n46);\n\nendmodule
70.2*80.57*16*57.0*26.7*356.3*9.51321e-12*module addr8s_power_19 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn74, n52, n49, n45, n43, n40, n37, n33, n73\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n74, n52, n49, n45, n43, n40, n37, n33, n73;\nwire n22, n42, n28, n21, n54, n71, n72, n30, n16, n27, n24, n56, n66, n20, n53, n32, n64, n18, n55, n63, \nn51, n70, n31, n39, n25, n58, n41, n26, n35, n29, n17, n38, n19, n34, n61, n62, n65, n50, n46, n47, \nn59, n23, n36, n48, n57, n60, n68, n44;\n\nxor (n16, n9, n1);\nxor (n17, n10, n2);\nxor (n18, n8, n0);\nnand (n19, n14, n6);\nnand (n20, n10, n2);\nnand (n21, n13, n5);\nand (n22, n15, n7);\nnor (n23, n15, n7);\nxor (n24, n13, n5);\nxor (n25, n14, n6);\nnand (n26, n12, n4);\nxor (n27, n11, n3);\nxor (n28, n12, n4);\nnand (n29, n11, n3);\nnand (n30, n9, n1);\nnand (n31, n8, n0);\nnand (n32, n25, n22);\nxor (n33, n25, n22);\nnor (n34, n23, n22);\nnand (n35, n32, n19);\nnand (n36, n24, n35);\nxor (n37, n24, n35);\nnand (n38, n36, n21);\nnand (n39, n28, n38);\nxor (n40, n28, n38);\nnand (n41, n39, n26);\nnand (n42, n27, n41);\nxor (n43, n27, n41);\nnand (n44, n42, n29);\nxor (n45, n17, n44);\nnand (n46, n17, n44);\nnand (n47, n46, n20);\nnand (n48, n16, n47);\nxor (n49, n16, n47);\nand (n50, n48, n30);\nnand (n51, n48, n30);\nxor (n52, n18, n51);\nnand (n53, n18, n50);\nnand (n54, n53, n31);\nxnor (n55, n33, n33);\nxnor (n56, n33, n33);\nnor (n57, n33, n56);\nxnor (n58, n55, n57);\nxnor (n59, n55, n57);\nxnor (n60, n58, n59);\nxnor (n61, n56, n58);\nxnor (n62, n59, n60);\nxnor (n63, n62, n60);\nxnor (n64, n62, n61);\nxnor (n65, n64, n61);\nxnor (n66, n63, n64);\nxnor (n68, n65, n66);\nnot (n70, n68);\nxnor (n71, n70, n70);\nnor (n72, n68, n71);\nor (n73, n72, n34);\nand (n74, n54, n54);\n\nendmodule
77.7*77.58*15*54.0*24.4*333.8*8.14472e-12*module addr8s_power_27 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn54, n73, n48, n45, n42, n75, n37, n34, n63\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n54, n73, n48, n45, n42, n75, n37, n34, n63;\nwire n22, n28, n21, n49, n30, n16, n27, n52, n24, n56, n20, n53, n32, n64, n18, n55, n51, n70, n31, n39, \nn25, n58, n41, n26, n35, n29, n17, n38, n19, n43, n61, n65, n50, n69, n46, n47, n59, n23, n40, n36, \nn57, n33, n60, n68, n44;\n\nnand (n16, n10, n2);\nnand (n17, n11, n3);\nnor (n18, n15, n7);\nnand (n19, n13, n5);\nxor (n20, n13, n5);\nxor (n21, n10, n2);\nxor (n22, n14, n6);\nnand (n23, n8, n0);\nand (n24, n15, n7);\nxor (n25, n8, n0);\nxor (n26, n11, n3);\nnand (n27, n14, n6);\nnand (n28, n9, n1);\nxor (n29, n9, n1);\nxor (n30, n12, n4);\nnand (n31, n12, n4);\nnor (n32, n18, n24);\nnand (n33, n22, n24);\nxor (n34, n22, n24);\nnand (n35, n33, n27);\nnand (n36, n20, n35);\nxor (n37, n20, n35);\nnand (n38, n36, n19);\nxor (n39, n30, n38);\nnand (n40, n30, n38);\nnand (n41, n40, n31);\nxor (n42, n26, n41);\nnand (n43, n26, n41);\nnand (n44, n43, n17);\nxor (n45, n21, n44);\nnand (n46, n21, n44);\nnand (n47, n46, n16);\nxor (n48, n29, n47);\nnand (n49, n29, n47);\nand (n50, n49, n28);\nnand (n51, n49, n28);\nnand (n52, n25, n50);\nxor (n53, n25, n51);\nnand (n54, n52, n23);\nxor (n55, n32, n32);\nxnor (n56, n32, n32);\nxnor (n57, n55, n56);\nxnor (n58, n57, n56);\nxnor (n59, n32, n56);\nxnor (n60, n59, n58);\nxnor (n61, n59, n60);\nand (n63, n32, n32);\nxnor (n64, n55, n60);\nxnor (n65, n61, n64);\nxnor (n68, n65, n63);\nxnor (n69, n68, n39);\nand (n70, n69, n57);\nand (n73, n53, n53);\nor (n75, n70, n39);\n\nendmodule
83.2*67.95*16*49.0*22.6*273.8*6.18788e-12*module addr8s_power_15 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn56, n53, n48, n64, n43, n63, n36, n34, n32\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n56, n53, n48, n64, n43, n63, n36, n34, n32;\nwire n22, n42, n28, n21, n54, n49, n30, n16, n27, n52, n24, n45, n20, n18, n55, n51, n31, n39, n25, n58, \nn41, n26, n37, n35, n29, n17, n38, n19, n61, n62, n50, n46, n47, n59, n23, n40, n57, n33, n60, n44;\n\nxor (n16, n14, n6);\nxor (n17, n13, n5);\nnand (n18, n14, n6);\nxor (n19, n9, n1);\nxor (n20, n8, n0);\nxor (n21, n10, n2);\nxor (n22, n12, n4);\nnand (n23, n9, n1);\nnor (n24, n15, n7);\nand (n25, n15, n7);\nnand (n26, n11, n3);\nnand (n27, n12, n4);\nxor (n28, n11, n3);\nnand (n29, n10, n2);\nnand (n30, n13, n5);\nnand (n31, n8, n0);\nnor (n32, n24, n25);\nnand (n33, n16, n25);\nxor (n34, n16, n25);\nnand (n35, n33, n18);\nxor (n36, n17, n35);\nnand (n37, n17, n35);\nnand (n38, n37, n30);\nnand (n39, n22, n38);\nxor (n40, n22, n38);\nnand (n41, n39, n27);\nnand (n42, n28, n41);\nxor (n43, n28, n41);\nnand (n44, n42, n26);\nnand (n45, n21, n44);\nxor (n46, n21, n44);\nnand (n47, n45, n29);\nxor (n48, n19, n47);\nnand (n49, n19, n47);\nnand (n50, n49, n23);\nand (n51, n49, n23);\nnand (n52, n20, n51);\nxor (n53, n20, n50);\nnand (n54, n52, n31);\nxnor (n55, n40, n40);\nand (n56, n54, n54);\nnand (n57, n55, n55);\nxnor (n58, n57, n57);\nnor (n59, n58, n58);\nxnor (n60, n59, n59);\nxnor (n61, n60, n60);\nxnor (n62, n61, n61);\nand (n63, n40, n40);\nand (n64, n62, n46);\n\nendmodule
80.0*71.93*18*51.0*22.7*320.8*7.28216e-12*module addr8s_power_6 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn75, n52, n49, n45, n43, n39, n36, n34, n65\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n75, n52, n49, n45, n43, n39, n36, n34, n65;\nwire n22, n42, n28, n21, n54, n71, n30, n16, n27, n24, n56, n20, n53, n32, n67, n18, n55, n63, n51, n31, \nn25, n58, n41, n26, n37, n35, n29, n17, n38, n19, n61, n62, n50, n46, n47, n23, n40, n48, n57, n33, \nn68, n44;\n\nnand (n16, n14, n6);\nnand (n17, n9, n1);\nnand (n18, n13, n5);\nnand (n19, n8, n0);\nxor (n20, n8, n0);\nnand (n21, n10, n2);\nxor (n22, n12, n4);\nxnor (n23, n15, n7);\nxor (n24, n10, n2);\nand (n25, n23, n15);\nnand (n26, n11, n3);\nxor (n27, n14, n6);\nxor (n28, n9, n1);\nnand (n29, n12, n4);\nxor (n30, n13, n5);\nxor (n31, n11, n3);\nnand (n32, n23, n23);\nnand (n33, n27, n25);\nxor (n34, n27, n25);\nnand (n35, n33, n16);\nxor (n36, n30, n35);\nnand (n37, n30, n35);\nnand (n38, n37, n18);\nxor (n39, n22, n38);\nnand (n40, n22, n38);\nnand (n41, n40, n29);\nnand (n42, n31, n41);\nxor (n43, n31, n41);\nnand (n44, n42, n26);\nxor (n45, n24, n44);\nnand (n46, n24, n44);\nnand (n47, n46, n21);\nnand (n48, n28, n47);\nxor (n49, n28, n47);\nand (n50, n48, n17);\nand (n51, n17, n50);\nxnor (n52, n20, n51);\nnand (n53, n20, n51);\nnand (n54, n19, n19);\nxnor (n55, n0, n32);\nxnor (n56, n55, n55);\nxnor (n57, n56, n56);\nnand (n58, n23, n57);\nxnor (n61, n1, n58);\nxnor (n62, n1, n61);\nnor (n63, n61, n62);\nand (n65, n58, n32);\nxnor (n67, n63, n63);\nor (n68, n67, n19);\nxor (n71, n54, n53);\nnand (n75, n71, n68);\n\nendmodule
67.5*84.22*19*59.0*26.8*383.8*1.02858e-11*module addr8s_power_21 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn74, n52, n49, n45, n43, n40, n37, n33, n73\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n74, n52, n49, n45, n43, n40, n37, n33, n73;\nwire n22, n42, n28, n21, n54, n71, n72, n30, n16, n27, n24, n56, n66, n20, n53, n32, n64, n18, n67, n55, \nn63, n51, n70, n31, n39, n25, n58, n41, n26, n35, n29, n17, n38, n19, n34, n61, n62, n65, n50, n69, \nn46, n47, n59, n23, n36, n48, n57, n60, n68, n44;\n\nxor (n16, n9, n1);\nxor (n17, n10, n2);\nxor (n18, n8, n0);\nnand (n19, n14, n6);\nnand (n20, n10, n2);\nnand (n21, n13, n5);\nand (n22, n15, n7);\nnor (n23, n15, n7);\nxor (n24, n13, n5);\nxor (n25, n14, n6);\nnand (n26, n12, n4);\nxor (n27, n11, n3);\nxor (n28, n12, n4);\nnand (n29, n11, n3);\nnand (n30, n9, n1);\nnand (n31, n8, n0);\nnand (n32, n25, n22);\nxor (n33, n25, n22);\nnor (n34, n23, n22);\nnand (n35, n32, n19);\nnand (n36, n24, n35);\nxor (n37, n24, n35);\nnand (n38, n36, n21);\nnand (n39, n28, n38);\nxor (n40, n28, n38);\nnand (n41, n39, n26);\nnand (n42, n27, n41);\nxor (n43, n27, n41);\nnand (n44, n42, n29);\nxor (n45, n17, n44);\nnand (n46, n17, n44);\nnand (n47, n46, n20);\nnand (n48, n16, n47);\nxor (n49, n16, n47);\nand (n50, n48, n30);\nnand (n51, n48, n30);\nxor (n52, n18, n51);\nnand (n53, n18, n50);\nnand (n54, n53, n31);\nxnor (n55, n33, n33);\nxnor (n56, n33, n33);\nnor (n57, n34, n55);\nxnor (n58, n56, n57);\nxnor (n59, n55, n57);\nnand (n60, n58, n59);\nxnor (n61, n56, n58);\nxnor (n62, n59, n60);\nxnor (n63, n62, n60);\nxnor (n64, n62, n61);\nxnor (n65, n64, n61);\nxnor (n66, n63, n64);\nxnor (n67, n54, n66);\nxnor (n68, n65, n66);\nxnor (n69, n67, n68);\nxnor (n70, n68, n66);\nxnor (n71, n70, n70);\nnor (n72, n69, n71);\nand (n73, n34, n34);\nor (n74, n72, n54);\n\nendmodule
62.8*97.52*23*67.0*38.9*436.4*1.6976e-11*module addr8s_power_36 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn90, n52, n48, n63, n84, n39, n74, n32, n33\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n90, n52, n48, n63, n84, n39, n74, n32, n33;\nwire n22, n28, n72, n49, n30, n24, n45, n66, n20, n64, n18, n51, n70, n58, n37, n76, n29, n78, n17, n38, \nn65, n61, n86, n47, n23, n36, n73, n68, n42, n21, n54, n71, n16, n27, n56, n53, n67, n55, n83, n31, \nn25, n75, n41, n26, n35, n19, n34, n43, n62, n50, n69, n46, n59, n40, n57, n60, n77, n44;\n\nxor (n16, n14, n6);\nxor (n17, n8, n0);\nxor (n18, n13, n5);\nxor (n19, n10, n2);\nnand (n20, n14, n6);\nand (n21, n15, n7);\nnand (n22, n13, n5);\nnand (n23, n12, n4);\nxor (n24, n12, n4);\nnor (n25, n15, n7);\nnand (n26, n9, n1);\nnand (n27, n10, n2);\nnand (n28, n8, n0);\nxor (n29, n11, n3);\nnand (n30, n11, n3);\nxor (n31, n9, n1);\nxor (n32, n16, n21);\nnor (n33, n25, n21);\nnand (n34, n16, n21);\nnand (n35, n34, n20);\nxor (n36, n18, n35);\nnand (n37, n18, n35);\nnand (n38, n37, n22);\nxor (n39, n24, n38);\nnand (n40, n24, n38);\nnand (n41, n40, n23);\nxor (n42, n29, n41);\nnand (n43, n29, n41);\nnand (n44, n43, n30);\nnand (n45, n19, n44);\nxor (n46, n19, n44);\nnand (n47, n45, n27);\nxor (n48, n31, n47);\nnand (n49, n31, n47);\nand (n50, n49, n26);\nnand (n51, n49, n26);\nxor (n52, n17, n51);\nnand (n53, n17, n50);\nnand (n54, n53, n28);\nxnor (n55, n32, n32);\nxnor (n56, n32, n32);\nxnor (n57, n46, n55);\nxnor (n58, n55, n57);\nxor (n59, n58, n56);\nxnor (n60, n57, n59);\nand (n61, n56, n32);\nxnor (n62, n59, n58);\nand (n63, n46, n46);\nand (n64, n42, n42);\nxnor (n65, n62, n60);\nxnor (n66, n65, n61);\nxnor (n67, n66, n66);\nxnor (n68, n67, n62);\nxnor (n69, n68, n61);\nnot (n70, n67);\nxnor (n71, n69, n68);\nxnor (n72, n70, n70);\nxnor (n73, n72, n72);\nand (n74, n36, n36);\nxnor (n75, n69, n71);\nxor (n76, n36, n36);\nand (n77, n60, n73);\nxnor (n78, n76, n73);\nxnor (n83, n75, n64);\nxnor (n84, n75, n83);\nand (n86, n78, n77);\nor (n90, n86, n54);\n\nendmodule
90.7*64.97*16*47.0*21.2*260.1*5.51412e-12*module addr8s_power_11 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn56, n53, n48, n64, n43, n63, n36, n34, n32\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n56, n53, n48, n64, n43, n63, n36, n34, n32;\nwire n22, n42, n28, n21, n54, n49, n30, n16, n27, n52, n24, n45, n20, n18, n55, n51, n31, n39, n25, n58, \nn41, n26, n37, n35, n29, n17, n38, n19, n61, n62, n50, n46, n47, n23, n40, n57, n33, n44;\n\nxor (n16, n14, n6);\nxor (n17, n13, n5);\nnand (n18, n14, n6);\nxor (n19, n9, n1);\nxor (n20, n8, n0);\nxor (n21, n10, n2);\nxor (n22, n12, n4);\nnand (n23, n9, n1);\nnor (n24, n15, n7);\nand (n25, n15, n7);\nnand (n26, n11, n3);\nnand (n27, n12, n4);\nxor (n28, n11, n3);\nnand (n29, n10, n2);\nnand (n30, n13, n5);\nnand (n31, n8, n0);\nnor (n32, n24, n25);\nnand (n33, n16, n25);\nxor (n34, n16, n25);\nnand (n35, n33, n18);\nxor (n36, n17, n35);\nnand (n37, n17, n35);\nnand (n38, n37, n30);\nnand (n39, n22, n38);\nxor (n40, n22, n38);\nnand (n41, n39, n27);\nnand (n42, n28, n41);\nxor (n43, n28, n41);\nnand (n44, n42, n26);\nnand (n45, n21, n44);\nxor (n46, n21, n44);\nnand (n47, n45, n29);\nxor (n48, n19, n47);\nnand (n49, n19, n47);\nnand (n50, n49, n23);\nand (n51, n49, n23);\nnand (n52, n20, n51);\nxor (n53, n20, n50);\nnand (n54, n52, n31);\nxor (n55, n40, n40);\nand (n56, n54, n54);\nxnor (n57, n46, n55);\nxnor (n58, n57, n55);\nnot (n61, n58);\nand (n62, n61, n46);\nor (n63, n40, n40);\nor (n64, n62, n46);\n\nendmodule
52.4*114.46*19*76.0*35.2*642.6*2.26195e-11*module addr8s_power_44 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn90, n52, n48, n63, n91, n39, n74, n32, n33\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n90, n52, n48, n63, n91, n39, n74, n32, n33;\nwire n22, n28, n72, n49, n30, n24, n45, n66, n85, n20, n64, n18, n51, n70, n89, n58, n37, n76, n87, n29, \nn78, n17, n38, n65, n61, n86, n47, n23, n36, n73, n68, n42, n21, n54, n71, n16, n27, n80, n56, n53, \nn67, n55, n79, n83, n31, n88, n84, n25, n75, n82, n41, n26, n35, n19, n34, n43, n62, n50, n69, n46, \nn59, n40, n81, n57, n60, n77, n44;\n\nxor (n16, n14, n6);\nxor (n17, n8, n0);\nxor (n18, n13, n5);\nxor (n19, n10, n2);\nnand (n20, n14, n6);\nand (n21, n15, n7);\nnand (n22, n13, n5);\nnand (n23, n12, n4);\nxor (n24, n12, n4);\nnor (n25, n15, n7);\nnand (n26, n9, n1);\nnand (n27, n10, n2);\nnand (n28, n8, n0);\nxor (n29, n11, n3);\nnand (n30, n11, n3);\nxor (n31, n9, n1);\nxor (n32, n16, n21);\nnor (n33, n25, n21);\nnand (n34, n16, n21);\nnand (n35, n34, n20);\nxor (n36, n18, n35);\nnand (n37, n18, n35);\nnand (n38, n37, n22);\nxor (n39, n24, n38);\nnand (n40, n24, n38);\nnand (n41, n40, n23);\nxor (n42, n29, n41);\nnand (n43, n29, n41);\nnand (n44, n43, n30);\nnand (n45, n19, n44);\nxor (n46, n19, n44);\nnand (n47, n45, n27);\nxor (n48, n31, n47);\nnand (n49, n31, n47);\nand (n50, n49, n26);\nnand (n51, n49, n26);\nxor (n52, n17, n51);\nnand (n53, n17, n50);\nnand (n54, n53, n28);\nxnor (n55, n32, n32);\nxnor (n56, n32, n32);\nxnor (n57, n32, n32);\nxnor (n58, n55, n32);\nxnor (n59, n32, n57);\nxnor (n60, n32, n55);\nxnor (n61, n32, n59);\nxnor (n62, n59, n58);\nand (n63, n46, n46);\nxor (n64, n42, n42);\nxnor (n65, n56, n56);\nxnor (n66, n65, n57);\nxnor (n67, n66, n66);\nxnor (n68, n67, n62);\nxnor (n69, n62, n61);\nxnor (n70, n67, n65);\nxnor (n71, n69, n68);\nxnor (n72, n70, n60);\nxnor (n73, n64, n68);\nand (n74, n36, n36);\nxor (n75, n69, n71);\nxor (n76, n58, n72);\nxnor (n77, n60, n61);\nxnor (n78, n71, n73);\nxnor (n79, n70, n78);\nxnor (n80, n77, n76);\nxnor (n81, n79, n72);\nxnor (n82, n78, n81);\nxnor (n83, n75, n64);\nand (n84, n75, n83);\nxnor (n85, n82, n77);\nxnor (n86, n82, n80);\nxnor (n87, n86, n85);\nxor (n88, n87, n76);\nand (n89, n88, n79);\nor (n90, n89, n54);\nor (n91, n84, n42);\n\nendmodule
66.6*85.22*20*59.0*30.5*386.4*1.17852e-11*module addr8s_power_24 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn74, n52, n49, n45, n43, n40, n37, n33, n73\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n74, n52, n49, n45, n43, n40, n37, n33, n73;\nwire n22, n42, n28, n21, n54, n71, n72, n30, n16, n27, n24, n56, n66, n20, n53, n32, n64, n18, n67, n55, \nn63, n51, n70, n31, n39, n25, n58, n41, n26, n35, n29, n17, n38, n19, n34, n61, n62, n65, n50, n69, \nn46, n47, n59, n23, n36, n48, n57, n60, n68, n44;\n\nxor (n16, n9, n1);\nxor (n17, n10, n2);\nxor (n18, n8, n0);\nnand (n19, n14, n6);\nnand (n20, n10, n2);\nnand (n21, n13, n5);\nand (n22, n15, n7);\nnor (n23, n15, n7);\nxor (n24, n13, n5);\nxor (n25, n14, n6);\nnand (n26, n12, n4);\nxor (n27, n11, n3);\nxor (n28, n12, n4);\nnand (n29, n11, n3);\nnand (n30, n9, n1);\nnand (n31, n8, n0);\nnand (n32, n25, n22);\nxor (n33, n25, n22);\nnor (n34, n23, n22);\nnand (n35, n32, n19);\nnand (n36, n24, n35);\nxor (n37, n24, n35);\nnand (n38, n36, n21);\nnand (n39, n28, n38);\nxor (n40, n28, n38);\nnand (n41, n39, n26);\nnand (n42, n27, n41);\nxor (n43, n27, n41);\nnand (n44, n42, n29);\nxor (n45, n17, n44);\nnand (n46, n17, n44);\nnand (n47, n46, n20);\nnand (n48, n16, n47);\nxor (n49, n16, n47);\nand (n50, n48, n30);\nnand (n51, n48, n30);\nxor (n52, n18, n51);\nnand (n53, n18, n50);\nnand (n54, n53, n31);\nxnor (n55, n33, n33);\nxnor (n56, n33, n33);\nxnor (n57, n55, n55);\nxnor (n58, n56, n56);\nnor (n59, n55, n57);\nxnor (n60, n58, n57);\nxnor (n61, n59, n58);\nxnor (n62, n59, n60);\nxnor (n63, n62, n60);\nxor (n64, n62, n61);\nxnor (n65, n64, n61);\nxnor (n66, n63, n65);\nxnor (n67, n63, n66);\nxnor (n68, n66, n67);\nxnor (n69, n64, n54);\nxnor (n70, n68, n69);\nxnor (n71, n70, n70);\nnor (n72, n69, n71);\nor (n73, n34, n34);\nor (n74, n72, n54);\n\nendmodule
58.6*99.52*15*67.0*30.1*470.1*1.415e-11*module addr8s_power_34 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn54, n80, n48, n45, n42, n82, n37, n34, n32\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n54, n80, n48, n45, n42, n82, n37, n34, n32;\nwire n22, n28, n72, n49, n30, n24, n66, n20, n64, n18, n74, n51, n70, n39, n58, n76, n29, n78, n17, n38, \nn65, n61, n47, n23, n36, n33, n73, n68, n21, n71, n16, n27, n52, n56, n53, n67, n55, n79, n63, n31, \nn25, n75, n41, n26, n35, n19, n43, n62, n50, n69, n46, n59, n40, n81, n57, n60, n77, n44;\n\nnand (n16, n10, n2);\nnand (n17, n11, n3);\nnor (n18, n15, n7);\nnand (n19, n13, n5);\nxor (n20, n13, n5);\nxor (n21, n10, n2);\nxor (n22, n14, n6);\nnand (n23, n8, n0);\nand (n24, n15, n7);\nxor (n25, n8, n0);\nxor (n26, n11, n3);\nnand (n27, n14, n6);\nnand (n28, n9, n1);\nxor (n29, n9, n1);\nxor (n30, n12, n4);\nnand (n31, n12, n4);\nnor (n32, n18, n24);\nnand (n33, n22, n24);\nxor (n34, n22, n24);\nnand (n35, n33, n27);\nnand (n36, n20, n35);\nxor (n37, n20, n35);\nnand (n38, n36, n19);\nxor (n39, n30, n38);\nnand (n40, n30, n38);\nnand (n41, n40, n31);\nxor (n42, n26, n41);\nnand (n43, n26, n41);\nnand (n44, n43, n17);\nxor (n45, n21, n44);\nnand (n46, n21, n44);\nnand (n47, n46, n16);\nxor (n48, n29, n47);\nnand (n49, n29, n47);\nand (n50, n49, n28);\nnand (n51, n49, n28);\nnand (n52, n25, n50);\nxor (n53, n25, n51);\nnand (n54, n52, n23);\nxnor (n55, n32, n32);\nxnor (n56, n32, n32);\nxnor (n57, n32, n32);\nxnor (n58, n32, n32);\nxor (n59, n55, n55);\nxnor (n60, n32, n55);\nxnor (n61, n60, n60);\nxnor (n62, n60, n58);\nxnor (n63, n58, n59);\nxnor (n64, n56, n63);\nxnor (n65, n61, n62);\nxnor (n66, n64, n56);\nxnor (n67, n66, n62);\nxor (n68, n65, n67);\nxnor (n69, n64, n68);\nxnor (n70, n69, n57);\nxnor (n71, n67, n65);\nxnor (n72, n71, n68);\nxnor (n73, n72, n61);\nxor (n74, n59, n66);\nxor (n75, n70, n63);\nnand (n76, n74, n69);\nxnor (n77, n73, n72);\nor (n78, n77, n76);\nxnor (n79, n75, n70);\nand (n80, n53, n78);\nor (n81, n79, n77);\nand (n82, n39, n81);\n\nendmodule
94.4*58.64*17*42.0*20.9*245.8*5.13722e-12*module addr8s_power_3 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn54, n52, n49, n45, n43, n39, n36, n34, n65\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n54, n52, n49, n45, n43, n39, n36, n34, n65;\nwire n22, n42, n28, n21, n30, n16, n27, n24, n20, n53, n32, n18, n51, n31, n25, n58, n41, n26, n37, n35, \nn29, n17, n38, n19, n50, n46, n47, n23, n40, n48, n57, n33, n44;\n\nnand (n16, n14, n6);\nnand (n17, n9, n1);\nnand (n18, n13, n5);\nnand (n19, n8, n0);\nxor (n20, n8, n0);\nnand (n21, n10, n2);\nxor (n22, n12, n4);\nxnor (n23, n15, n7);\nxor (n24, n10, n2);\nand (n25, n23, n15);\nnand (n26, n11, n3);\nxor (n27, n14, n6);\nxor (n28, n9, n1);\nnand (n29, n12, n4);\nxor (n30, n13, n5);\nxor (n31, n11, n3);\nnand (n32, n23, n23);\nnand (n33, n27, n25);\nxor (n34, n27, n25);\nnand (n35, n33, n16);\nxor (n36, n30, n35);\nnand (n37, n30, n35);\nnand (n38, n37, n18);\nxor (n39, n22, n38);\nnand (n40, n22, n38);\nnand (n41, n40, n29);\nnand (n42, n31, n41);\nxor (n43, n31, n41);\nnand (n44, n42, n26);\nxor (n45, n24, n44);\nnand (n46, n24, n44);\nnand (n47, n46, n21);\nnand (n48, n28, n47);\nxor (n49, n28, n47);\nand (n50, n48, n17);\nand (n51, n17, n50);\nxnor (n52, n20, n51);\nnand (n53, n20, n51);\nnand (n54, n53, n19);\nxor (n57, n32, n32);\nnor (n58, n23, n57);\nand (n65, n58, n32);\n\nendmodule
58.5*99.52*22*67.0*34.5*487.6*1.68222e-11*module addr8s_power_35 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn54, n80, n48, n45, n42, n82, n37, n34, n32\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n54, n80, n48, n45, n42, n82, n37, n34, n32;\nwire n22, n28, n72, n49, n30, n24, n66, n20, n64, n18, n74, n51, n70, n39, n58, n76, n29, n78, n17, n38, \nn65, n61, n47, n23, n36, n33, n73, n68, n21, n71, n16, n27, n52, n56, n53, n67, n55, n79, n63, n31, \nn25, n75, n41, n26, n35, n19, n43, n62, n50, n69, n46, n59, n40, n81, n57, n60, n77, n44;\n\nnand (n16, n10, n2);\nnand (n17, n11, n3);\nnor (n18, n15, n7);\nnand (n19, n13, n5);\nxor (n20, n13, n5);\nxor (n21, n10, n2);\nxor (n22, n14, n6);\nnand (n23, n8, n0);\nand (n24, n15, n7);\nxor (n25, n8, n0);\nxor (n26, n11, n3);\nnand (n27, n14, n6);\nnand (n28, n9, n1);\nxor (n29, n9, n1);\nxor (n30, n12, n4);\nnand (n31, n12, n4);\nnor (n32, n18, n24);\nnand (n33, n22, n24);\nxor (n34, n22, n24);\nnand (n35, n33, n27);\nnand (n36, n20, n35);\nxor (n37, n20, n35);\nnand (n38, n36, n19);\nxor (n39, n30, n38);\nnand (n40, n30, n38);\nnand (n41, n40, n31);\nxor (n42, n26, n41);\nnand (n43, n26, n41);\nnand (n44, n43, n17);\nxor (n45, n21, n44);\nnand (n46, n21, n44);\nnand (n47, n46, n16);\nxor (n48, n29, n47);\nnand (n49, n29, n47);\nand (n50, n49, n28);\nnand (n51, n49, n28);\nnand (n52, n25, n50);\nxor (n53, n25, n51);\nnand (n54, n52, n23);\nxnor (n55, n32, n32);\nxnor (n56, n32, n32);\nxnor (n57, n32, n32);\nxnor (n58, n32, n32);\nxor (n59, n55, n55);\nxnor (n60, n48, n55);\nxnor (n61, n60, n60);\nxnor (n62, n57, n58);\nxnor (n63, n58, n59);\nxnor (n64, n56, n63);\nxnor (n65, n61, n62);\nxnor (n66, n64, n56);\nxnor (n67, n66, n62);\nxor (n68, n65, n67);\nxnor (n69, n64, n68);\nxnor (n70, n69, n57);\nxnor (n71, n67, n65);\nxnor (n72, n71, n68);\nxnor (n73, n72, n61);\nxor (n74, n59, n66);\nxor (n75, n70, n63);\nnand (n76, n74, n69);\nxnor (n77, n73, n72);\nor (n78, n77, n76);\nxnor (n79, n75, n70);\nand (n80, n53, n78);\nor (n81, n79, n77);\nand (n82, n39, n81);\n\nendmodule
60.3*98.2*15*67.0*26.5*460.1*1.21927e-11*module addr8s_power_33 (\nn0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, \nn54, n80, n48, n45, n42, n82, n37, n34, n32\n);\n\ninput n0, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15;\noutput n54, n80, n48, n45, n42, n82, n37, n34, n32;\nwire n22, n28, n72, n49, n30, n24, n66, n20, n64, n18, n74, n51, n70, n39, n58, n76, n29, n78, n17, n38, \nn65, n61, n47, n23, n36, n33, n73, n68, n21, n71, n16, n27, n52, n56, n53, n67, n55, n79, n63, n31, \nn25, n75, n41, n26, n35, n19, n43, n62, n50, n69, n46, n59, n40, n81, n57, n60, n77, n44;\n\nnand (n16, n10, n2);\nnand (n17, n11, n3);\nnor (n18, n15, n7);\nnand (n19, n13, n5);\nxor (n20, n13, n5);\nxor (n21, n10, n2);\nxor (n22, n14, n6);\nnand (n23, n8, n0);\nand (n24, n15, n7);\nxor (n25, n8, n0);\nxor (n26, n11, n3);\nnand (n27, n14, n6);\nnand (n28, n9, n1);\nxor (n29, n9, n1);\nxor (n30, n12, n4);\nnand (n31, n12, n4);\nnor (n32, n18, n24);\nnand (n33, n22, n24);\nxor (n34, n22, n24);\nnand (n35, n33, n27);\nnand (n36, n20, n35);\nxor (n37, n20, n35);\nnand (n38, n36, n19);\nxor (n39, n30, n38);\nnand (n40, n30, n38);\nnand (n41, n40, n31);\nxor (n42, n26, n41);\nnand (n43, n26, n41);\nnand (n44, n43, n17);\nxor (n45, n21, n44);\nnand (n46, n21, n44);\nnand (n47, n46, n16);\nxor (n48, n29, n47);\nnand (n49, n29, n47);\nand (n50, n49, n28);\nnand (n51, n49, n28);\nnand (n52, n25, n50);\nxor (n53, n25, n51);\nnand (n54, n52, n23);\nxnor (n55, n32, n32);\nxor (n56, n32, n32);\nxnor (n57, n32, n32);\nxnor (n58, n32, n32);\nxnor (n59, n55, n55);\nxnor (n60, n32, n57);\nxnor (n61, n32, n60);\nxnor (n62, n60, n58);\nnot (n63, n58);\nxnor (n64, n56, n63);\nxnor (n65, n61, n62);\nxnor (n66, n64, n56);\nxnor (n67, n66, n62);\nxnor (n68, n65, n67);\nxnor (n69, n64, n68);\nxnor (n70, n69, n57);\nxnor (n71, n67, n65);\nxnor (n72, n71, n61);\nxnor (n73, n69, n68);\nxor (n74, n59, n66);\nxor (n75, n63, n70);\nnand (n76, n74, n71);\nxnor (n77, n72, n72);\nor (n78, n73, n76);\nxor (n79, n75, n70);\nand (n80, n53, n78);\nnor (n81, n79, n77);\nor (n82, n39, n81);\n\nendmodule
