<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>mcp_public.h source code [linux-4.18.y/drivers/net/qede/base/mcp_public.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="MFW_DRV_MSG_TYPE,_attribute_commands_e,_lldp_agent_e,attribute_cmd_write_stc,bist_nvm_image_att,brb_stats,couple_mode_teaming,dcb_dscp_map,dcbx_app_priority_entry,dcbx_app_priority_feature,dcbx_ets_feature,dcbx_features,dcbx_local_params,dcbx_mib,dci_fc_npiv_cfg,dci_fc_npiv_tbl,dci_npiv_settings,drv_init_hw_stc,drv_union_data,drv_ver_info_stc,drv_version_stc,eth_phy_cfg,eth_stats,fcoe_stats_stc,fw_flr_mb,iscsi_stats_stc,lan_stats_stc,lldp_config_params_s,lldp_received_tlvs_s,lldp_status_params_s,lldp_system_tlvs_buffer_s,load_req_stc,load_rsp_stc,mcp_file_att,mcp_mac,mcp_public_data,mcp_val64,mdump_config_stc,mdump_retain_data_stc,ocbb_data_stc,port_mf_cfg,port_stats,public_drv_mb,public_func,public_global,public_mfw_mb,public_path,public_port,public_sections,rdma_stats_stc,resource_id_enum,resource_info,temperature_status_stc "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/drivers/net/qede/base/mcp_public.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.18.y</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>qede</a>/<a href='./'>base</a>/<a href='mcp_public.h.html'>mcp_public.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2016 - 2018 Cavium Inc.</i></td></tr>
<tr><th id="3">3</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> * www.cavium.com</i></td></tr>
<tr><th id="5">5</th><td><i> */</i></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><i>/****************************************************************************</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Name:        mcp_public.h</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * Description: MCP public data</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * Created:     13/01/2013 yanivr</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> ****************************************************************************/</i></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#<span data-ppcond="17">ifndef</span> <span class="macro" data-ref="_M/MCP_PUBLIC_H">MCP_PUBLIC_H</span></u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/MCP_PUBLIC_H" data-ref="_M/MCP_PUBLIC_H">MCP_PUBLIC_H</dfn></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/VF_MAX_STATIC" data-ref="_M/VF_MAX_STATIC">VF_MAX_STATIC</dfn> 192	/* In case of AH */</u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/MCP_GLOB_PATH_MAX" data-ref="_M/MCP_GLOB_PATH_MAX">MCP_GLOB_PATH_MAX</dfn>	2</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/MCP_PORT_MAX" data-ref="_M/MCP_PORT_MAX">MCP_PORT_MAX</dfn>		2	/* Global */</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/MCP_GLOB_PORT_MAX" data-ref="_M/MCP_GLOB_PORT_MAX">MCP_GLOB_PORT_MAX</dfn>	4	/* Global */</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/MCP_GLOB_FUNC_MAX" data-ref="_M/MCP_GLOB_FUNC_MAX">MCP_GLOB_FUNC_MAX</dfn>	16	/* Global */</u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>typedef</b> <a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="typedef" id="offsize_t" title='offsize_t' data-type='u32' data-ref="offsize_t">offsize_t</dfn>;      <i>/* In DWORDS !!! */</i></td></tr>
<tr><th id="28">28</th><td><i>/* Offset from the beginning of the MCP scratchpad */</i></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/OFFSIZE_OFFSET_OFFSET" data-ref="_M/OFFSIZE_OFFSET_OFFSET">OFFSIZE_OFFSET_OFFSET</dfn>	0</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/OFFSIZE_OFFSET_MASK" data-ref="_M/OFFSIZE_OFFSET_MASK">OFFSIZE_OFFSET_MASK</dfn>	0x0000ffff</u></td></tr>
<tr><th id="31">31</th><td><i>/* Size of specific element (not the whole array if any) */</i></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/OFFSIZE_SIZE_OFFSET" data-ref="_M/OFFSIZE_SIZE_OFFSET">OFFSIZE_SIZE_OFFSET</dfn>	16</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/OFFSIZE_SIZE_MASK" data-ref="_M/OFFSIZE_SIZE_MASK">OFFSIZE_SIZE_MASK</dfn>	0xffff0000</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/* SECTION_OFFSET is calculating the offset in bytes out of offsize */</i></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/SECTION_OFFSET" data-ref="_M/SECTION_OFFSET">SECTION_OFFSET</dfn>(_offsize)	\</u></td></tr>
<tr><th id="37">37</th><td><u>	((((_offsize &amp; OFFSIZE_OFFSET_MASK) &gt;&gt; OFFSIZE_OFFSET_OFFSET) &lt;&lt; 2))</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i>/* SECTION_SIZE is calculating the size in bytes out of offsize */</i></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/SECTION_SIZE" data-ref="_M/SECTION_SIZE">SECTION_SIZE</dfn>(_offsize)		\</u></td></tr>
<tr><th id="41">41</th><td><u>	(((_offsize &amp; OFFSIZE_SIZE_MASK) &gt;&gt; OFFSIZE_SIZE_OFFSET) &lt;&lt; 2)</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/* SECTION_ADDR returns the GRC addr of a section, given offsize and index</i></td></tr>
<tr><th id="44">44</th><td><i> * within section</i></td></tr>
<tr><th id="45">45</th><td><i> */</i></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/SECTION_ADDR" data-ref="_M/SECTION_ADDR">SECTION_ADDR</dfn>(_offsize, idx)	\</u></td></tr>
<tr><th id="47">47</th><td><u>	(MCP_REG_SCRATCH +		\</u></td></tr>
<tr><th id="48">48</th><td><u>	 SECTION_OFFSET(_offsize) + (SECTION_SIZE(_offsize) * idx))</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i>/* SECTION_OFFSIZE_ADDR returns the GRC addr to the offsize address. Use</i></td></tr>
<tr><th id="51">51</th><td><i> * offsetof, since the OFFSETUP collide with the firmware definition</i></td></tr>
<tr><th id="52">52</th><td><i> */</i></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/SECTION_OFFSIZE_ADDR" data-ref="_M/SECTION_OFFSIZE_ADDR">SECTION_OFFSIZE_ADDR</dfn>(_pub_base, _section) \</u></td></tr>
<tr><th id="54">54</th><td><u>	(_pub_base + offsetof(struct mcp_public_data, sections[_section]))</u></td></tr>
<tr><th id="55">55</th><td><i>/* PHY configuration */</i></td></tr>
<tr><th id="56">56</th><td><b>struct</b> <dfn class="type def" id="eth_phy_cfg" title='eth_phy_cfg' data-ref="eth_phy_cfg">eth_phy_cfg</dfn> {</td></tr>
<tr><th id="57">57</th><td><i>/* 0 = autoneg, 1000/10000/20000/25000/40000/50000/100000 */</i></td></tr>
<tr><th id="58">58</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="eth_phy_cfg::speed" title='eth_phy_cfg::speed' data-ref="eth_phy_cfg::speed">speed</dfn>;</td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/ETH_SPEED_AUTONEG" data-ref="_M/ETH_SPEED_AUTONEG">ETH_SPEED_AUTONEG</dfn>   0</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/ETH_SPEED_SMARTLINQ" data-ref="_M/ETH_SPEED_SMARTLINQ">ETH_SPEED_SMARTLINQ</dfn>  0x8 /* deprecated - use link_modes field instead */</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="eth_phy_cfg::pause" title='eth_phy_cfg::pause' data-ref="eth_phy_cfg::pause">pause</dfn>;      <i>/* bitmask */</i></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/ETH_PAUSE_NONE" data-ref="_M/ETH_PAUSE_NONE">ETH_PAUSE_NONE</dfn>		0x0</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/ETH_PAUSE_AUTONEG" data-ref="_M/ETH_PAUSE_AUTONEG">ETH_PAUSE_AUTONEG</dfn>	0x1</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/ETH_PAUSE_RX" data-ref="_M/ETH_PAUSE_RX">ETH_PAUSE_RX</dfn>		0x2</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/ETH_PAUSE_TX" data-ref="_M/ETH_PAUSE_TX">ETH_PAUSE_TX</dfn>		0x4</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="eth_phy_cfg::adv_speed" title='eth_phy_cfg::adv_speed' data-ref="eth_phy_cfg::adv_speed">adv_speed</dfn>;      <i>/* Default should be the speed_cap_mask */</i></td></tr>
<tr><th id="69">69</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="eth_phy_cfg::loopback_mode" title='eth_phy_cfg::loopback_mode' data-ref="eth_phy_cfg::loopback_mode">loopback_mode</dfn>;</td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/ETH_LOOPBACK_NONE" data-ref="_M/ETH_LOOPBACK_NONE">ETH_LOOPBACK_NONE</dfn>		 (0)</u></td></tr>
<tr><th id="71">71</th><td><i>/* Serdes loopback. In AH, it refers to Near End */</i></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/ETH_LOOPBACK_INT_PHY" data-ref="_M/ETH_LOOPBACK_INT_PHY">ETH_LOOPBACK_INT_PHY</dfn>		 (1)</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/ETH_LOOPBACK_EXT_PHY" data-ref="_M/ETH_LOOPBACK_EXT_PHY">ETH_LOOPBACK_EXT_PHY</dfn>		 (2) /* External PHY Loopback */</u></td></tr>
<tr><th id="74">74</th><td><i>/* External Loopback (Require loopback plug) */</i></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/ETH_LOOPBACK_EXT" data-ref="_M/ETH_LOOPBACK_EXT">ETH_LOOPBACK_EXT</dfn>		 (3)</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/ETH_LOOPBACK_MAC" data-ref="_M/ETH_LOOPBACK_MAC">ETH_LOOPBACK_MAC</dfn>		 (4) /* MAC Loopback - not supported */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/ETH_LOOPBACK_CNIG_AH_ONLY_0123" data-ref="_M/ETH_LOOPBACK_CNIG_AH_ONLY_0123">ETH_LOOPBACK_CNIG_AH_ONLY_0123</dfn>	 (5) /* Port to itself */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/ETH_LOOPBACK_CNIG_AH_ONLY_2301" data-ref="_M/ETH_LOOPBACK_CNIG_AH_ONLY_2301">ETH_LOOPBACK_CNIG_AH_ONLY_2301</dfn>	 (6) /* Port to Port */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/ETH_LOOPBACK_PCS_AH_ONLY" data-ref="_M/ETH_LOOPBACK_PCS_AH_ONLY">ETH_LOOPBACK_PCS_AH_ONLY</dfn>	 (7) /* PCS loopback (TX to RX) */</u></td></tr>
<tr><th id="80">80</th><td><i>/* Loop RX packet from PCS to TX */</i></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/ETH_LOOPBACK_REVERSE_MAC_AH_ONLY" data-ref="_M/ETH_LOOPBACK_REVERSE_MAC_AH_ONLY">ETH_LOOPBACK_REVERSE_MAC_AH_ONLY</dfn> (8)</u></td></tr>
<tr><th id="82">82</th><td><i>/* Remote Serdes Loopback (RX to TX) */</i></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/ETH_LOOPBACK_INT_PHY_FEA_AH_ONLY" data-ref="_M/ETH_LOOPBACK_INT_PHY_FEA_AH_ONLY">ETH_LOOPBACK_INT_PHY_FEA_AH_ONLY</dfn> (9)</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="eth_phy_cfg::eee_cfg" title='eth_phy_cfg::eee_cfg' data-ref="eth_phy_cfg::eee_cfg">eee_cfg</dfn>;</td></tr>
<tr><th id="86">86</th><td><i>/* EEE is enabled (configuration). Refer to eee_status-&gt;active for negotiated</i></td></tr>
<tr><th id="87">87</th><td><i> * status</i></td></tr>
<tr><th id="88">88</th><td><i> */</i></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/EEE_CFG_EEE_ENABLED" data-ref="_M/EEE_CFG_EEE_ENABLED">EEE_CFG_EEE_ENABLED</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/EEE_CFG_TX_LPI" data-ref="_M/EEE_CFG_TX_LPI">EEE_CFG_TX_LPI</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/EEE_CFG_ADV_SPEED_1G" data-ref="_M/EEE_CFG_ADV_SPEED_1G">EEE_CFG_ADV_SPEED_1G</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/EEE_CFG_ADV_SPEED_10G" data-ref="_M/EEE_CFG_ADV_SPEED_10G">EEE_CFG_ADV_SPEED_10G</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/EEE_TX_TIMER_USEC_MASK" data-ref="_M/EEE_TX_TIMER_USEC_MASK">EEE_TX_TIMER_USEC_MASK</dfn>	(0xfffffff0)</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/EEE_TX_TIMER_USEC_OFFSET" data-ref="_M/EEE_TX_TIMER_USEC_OFFSET">EEE_TX_TIMER_USEC_OFFSET</dfn>	4</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/EEE_TX_TIMER_USEC_BALANCED_TIME" data-ref="_M/EEE_TX_TIMER_USEC_BALANCED_TIME">EEE_TX_TIMER_USEC_BALANCED_TIME</dfn>		(0xa00)</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/EEE_TX_TIMER_USEC_AGGRESSIVE_TIME" data-ref="_M/EEE_TX_TIMER_USEC_AGGRESSIVE_TIME">EEE_TX_TIMER_USEC_AGGRESSIVE_TIME</dfn>	(0x100)</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/EEE_TX_TIMER_USEC_LATENCY_TIME" data-ref="_M/EEE_TX_TIMER_USEC_LATENCY_TIME">EEE_TX_TIMER_USEC_LATENCY_TIME</dfn>		(0x6000)</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="eth_phy_cfg::link_modes" title='eth_phy_cfg::link_modes' data-ref="eth_phy_cfg::link_modes">link_modes</dfn>; <i>/* Additional link modes */</i></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/LINK_MODE_SMARTLINQ_ENABLE" data-ref="_M/LINK_MODE_SMARTLINQ_ENABLE">LINK_MODE_SMARTLINQ_ENABLE</dfn>		0x1  /* XXX Deprecate */</u></td></tr>
<tr><th id="101">101</th><td>};</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><b>struct</b> <dfn class="type def" id="port_mf_cfg" title='port_mf_cfg' data-ref="port_mf_cfg">port_mf_cfg</dfn> {</td></tr>
<tr><th id="104">104</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="port_mf_cfg::dynamic_cfg" title='port_mf_cfg::dynamic_cfg' data-ref="port_mf_cfg::dynamic_cfg">dynamic_cfg</dfn>;    <i>/* device control channel */</i></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/PORT_MF_CFG_OV_TAG_MASK" data-ref="_M/PORT_MF_CFG_OV_TAG_MASK">PORT_MF_CFG_OV_TAG_MASK</dfn>              0x0000ffff</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/PORT_MF_CFG_OV_TAG_OFFSET" data-ref="_M/PORT_MF_CFG_OV_TAG_OFFSET">PORT_MF_CFG_OV_TAG_OFFSET</dfn>             0</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/PORT_MF_CFG_OV_TAG_DEFAULT" data-ref="_M/PORT_MF_CFG_OV_TAG_DEFAULT">PORT_MF_CFG_OV_TAG_DEFAULT</dfn>         PORT_MF_CFG_OV_TAG_MASK</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="port_mf_cfg::reserved" title='port_mf_cfg::reserved' data-ref="port_mf_cfg::reserved">reserved</dfn>[<var>1</var>];</td></tr>
<tr><th id="110">110</th><td>};</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><i>/* DO NOT add new fields in the middle</i></td></tr>
<tr><th id="113">113</th><td><i> * MUST be synced with struct pmm_stats_map</i></td></tr>
<tr><th id="114">114</th><td><i> */</i></td></tr>
<tr><th id="115">115</th><td><b>struct</b> <dfn class="type def" id="eth_stats" title='eth_stats' data-ref="eth_stats">eth_stats</dfn> {</td></tr>
<tr><th id="116">116</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::r64" title='eth_stats::r64' data-ref="eth_stats::r64">r64</dfn>;        <i>/* 0x00 (Offset 0x00 ) RX 64-byte frame counter*/</i></td></tr>
<tr><th id="117">117</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::r127" title='eth_stats::r127' data-ref="eth_stats::r127">r127</dfn>; <i>/* 0x01 (Offset 0x08 ) RX 65 to 127 byte frame counter*/</i></td></tr>
<tr><th id="118">118</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::r255" title='eth_stats::r255' data-ref="eth_stats::r255">r255</dfn>; <i>/* 0x02 (Offset 0x10 ) RX 128 to 255 byte frame counter*/</i></td></tr>
<tr><th id="119">119</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::r511" title='eth_stats::r511' data-ref="eth_stats::r511">r511</dfn>; <i>/* 0x03 (Offset 0x18 ) RX 256 to 511 byte frame counter*/</i></td></tr>
<tr><th id="120">120</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::r1023" title='eth_stats::r1023' data-ref="eth_stats::r1023">r1023</dfn>; <i>/* 0x04 (Offset 0x20 ) RX 512 to 1023 byte frame counter*/</i></td></tr>
<tr><th id="121">121</th><td><i>/* 0x05 (Offset 0x28 ) RX 1024 to 1518 byte frame counter */</i></td></tr>
<tr><th id="122">122</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::r1518" title='eth_stats::r1518' data-ref="eth_stats::r1518">r1518</dfn>;</td></tr>
<tr><th id="123">123</th><td>	<b>union</b> {</td></tr>
<tr><th id="124">124</th><td>		<b>struct</b> { <i>/* bb */</i></td></tr>
<tr><th id="125">125</th><td><i>/* 0x06 (Offset 0x30 ) RX 1519 to 1522 byte VLAN-tagged frame counter */</i></td></tr>
<tr><th id="126">126</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::r1522" title='eth_stats::(anonymous union)::(anonymous struct)::r1522' data-ref="eth_stats::(anonymousunion)::(anonymous)::r1522">r1522</dfn>;</td></tr>
<tr><th id="127">127</th><td><i>/* 0x07 (Offset 0x38 ) RX 1519 to 2047 byte frame counter*/</i></td></tr>
<tr><th id="128">128</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::r2047" title='eth_stats::(anonymous union)::(anonymous struct)::r2047' data-ref="eth_stats::(anonymousunion)::(anonymous)::r2047">r2047</dfn>;</td></tr>
<tr><th id="129">129</th><td><i>/* 0x08 (Offset 0x40 ) RX 2048 to 4095 byte frame counter*/</i></td></tr>
<tr><th id="130">130</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::r4095" title='eth_stats::(anonymous union)::(anonymous struct)::r4095' data-ref="eth_stats::(anonymousunion)::(anonymous)::r4095">r4095</dfn>;</td></tr>
<tr><th id="131">131</th><td><i>/* 0x09 (Offset 0x48 ) RX 4096 to 9216 byte frame counter*/</i></td></tr>
<tr><th id="132">132</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::r9216" title='eth_stats::(anonymous union)::(anonymous struct)::r9216' data-ref="eth_stats::(anonymousunion)::(anonymous)::r9216">r9216</dfn>;</td></tr>
<tr><th id="133">133</th><td><i>/* 0x0A (Offset 0x50 ) RX 9217 to 16383 byte frame counter */</i></td></tr>
<tr><th id="134">134</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::r16383" title='eth_stats::(anonymous union)::(anonymous struct)::r16383' data-ref="eth_stats::(anonymousunion)::(anonymous)::r16383">r16383</dfn>;</td></tr>
<tr><th id="135">135</th><td>		} <dfn class="decl field" id="eth_stats::(anonymous)::bb0" title='eth_stats::(anonymous union)::bb0' data-ref="eth_stats::(anonymous)::bb0">bb0</dfn>;</td></tr>
<tr><th id="136">136</th><td>		<b>struct</b> { <i>/* ah */</i></td></tr>
<tr><th id="137">137</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::unused1" title='eth_stats::(anonymous union)::(anonymous struct)::unused1' data-ref="eth_stats::(anonymousunion)::(anonymous)::unused1">unused1</dfn>;</td></tr>
<tr><th id="138">138</th><td><i>/* 0x07 (Offset 0x38 ) RX 1519 to max byte frame counter*/</i></td></tr>
<tr><th id="139">139</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::r1519_to_max" title='eth_stats::(anonymous union)::(anonymous struct)::r1519_to_max' data-ref="eth_stats::(anonymousunion)::(anonymous)::r1519_to_max">r1519_to_max</dfn>;</td></tr>
<tr><th id="140">140</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::unused2" title='eth_stats::(anonymous union)::(anonymous struct)::unused2' data-ref="eth_stats::(anonymousunion)::(anonymous)::unused2">unused2</dfn>;</td></tr>
<tr><th id="141">141</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::unused3" title='eth_stats::(anonymous union)::(anonymous struct)::unused3' data-ref="eth_stats::(anonymousunion)::(anonymous)::unused3">unused3</dfn>;</td></tr>
<tr><th id="142">142</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::unused4" title='eth_stats::(anonymous union)::(anonymous struct)::unused4' data-ref="eth_stats::(anonymousunion)::(anonymous)::unused4">unused4</dfn>;</td></tr>
<tr><th id="143">143</th><td>		} <dfn class="decl field" id="eth_stats::(anonymous)::ah0" title='eth_stats::(anonymous union)::ah0' data-ref="eth_stats::(anonymous)::ah0">ah0</dfn>;</td></tr>
<tr><th id="144">144</th><td>	} <dfn class="decl field" id="eth_stats::u0" title='eth_stats::u0' data-ref="eth_stats::u0">u0</dfn>;</td></tr>
<tr><th id="145">145</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::rfcs" title='eth_stats::rfcs' data-ref="eth_stats::rfcs">rfcs</dfn>;       <i>/* 0x0F (Offset 0x58 ) RX FCS error frame counter*/</i></td></tr>
<tr><th id="146">146</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::rxcf" title='eth_stats::rxcf' data-ref="eth_stats::rxcf">rxcf</dfn>;       <i>/* 0x10 (Offset 0x60 ) RX control frame counter*/</i></td></tr>
<tr><th id="147">147</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::rxpf" title='eth_stats::rxpf' data-ref="eth_stats::rxpf">rxpf</dfn>;       <i>/* 0x11 (Offset 0x68 ) RX pause frame counter*/</i></td></tr>
<tr><th id="148">148</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::rxpp" title='eth_stats::rxpp' data-ref="eth_stats::rxpp">rxpp</dfn>;       <i>/* 0x12 (Offset 0x70 ) RX PFC frame counter*/</i></td></tr>
<tr><th id="149">149</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::raln" title='eth_stats::raln' data-ref="eth_stats::raln">raln</dfn>;       <i>/* 0x16 (Offset 0x78 ) RX alignment error counter*/</i></td></tr>
<tr><th id="150">150</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::rfcr" title='eth_stats::rfcr' data-ref="eth_stats::rfcr">rfcr</dfn>;       <i>/* 0x19 (Offset 0x80 ) RX false carrier counter */</i></td></tr>
<tr><th id="151">151</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::rovr" title='eth_stats::rovr' data-ref="eth_stats::rovr">rovr</dfn>;       <i>/* 0x1A (Offset 0x88 ) RX oversized frame counter*/</i></td></tr>
<tr><th id="152">152</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::rjbr" title='eth_stats::rjbr' data-ref="eth_stats::rjbr">rjbr</dfn>;       <i>/* 0x1B (Offset 0x90 ) RX jabber frame counter */</i></td></tr>
<tr><th id="153">153</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::rund" title='eth_stats::rund' data-ref="eth_stats::rund">rund</dfn>;       <i>/* 0x34 (Offset 0x98 ) RX undersized frame counter */</i></td></tr>
<tr><th id="154">154</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::rfrg" title='eth_stats::rfrg' data-ref="eth_stats::rfrg">rfrg</dfn>;       <i>/* 0x35 (Offset 0xa0 ) RX fragment counter */</i></td></tr>
<tr><th id="155">155</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::t64" title='eth_stats::t64' data-ref="eth_stats::t64">t64</dfn>;        <i>/* 0x40 (Offset 0xa8 ) TX 64-byte frame counter */</i></td></tr>
<tr><th id="156">156</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::t127" title='eth_stats::t127' data-ref="eth_stats::t127">t127</dfn>; <i>/* 0x41 (Offset 0xb0 ) TX 65 to 127 byte frame counter */</i></td></tr>
<tr><th id="157">157</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::t255" title='eth_stats::t255' data-ref="eth_stats::t255">t255</dfn>; <i>/* 0x42 (Offset 0xb8 ) TX 128 to 255 byte frame counter*/</i></td></tr>
<tr><th id="158">158</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::t511" title='eth_stats::t511' data-ref="eth_stats::t511">t511</dfn>; <i>/* 0x43 (Offset 0xc0 ) TX 256 to 511 byte frame counter*/</i></td></tr>
<tr><th id="159">159</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::t1023" title='eth_stats::t1023' data-ref="eth_stats::t1023">t1023</dfn>; <i>/* 0x44 (Offset 0xc8 ) TX 512 to 1023 byte frame counter*/</i></td></tr>
<tr><th id="160">160</th><td><i>/* 0x45 (Offset 0xd0 ) TX 1024 to 1518 byte frame counter */</i></td></tr>
<tr><th id="161">161</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::t1518" title='eth_stats::t1518' data-ref="eth_stats::t1518">t1518</dfn>;</td></tr>
<tr><th id="162">162</th><td>	<b>union</b> {</td></tr>
<tr><th id="163">163</th><td>		<b>struct</b> { <i>/* bb */</i></td></tr>
<tr><th id="164">164</th><td><i>/* 0x47 (Offset 0xd8 ) TX 1519 to 2047 byte frame counter */</i></td></tr>
<tr><th id="165">165</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::t2047" title='eth_stats::(anonymous union)::(anonymous struct)::t2047' data-ref="eth_stats::(anonymousunion)::(anonymous)::t2047">t2047</dfn>;</td></tr>
<tr><th id="166">166</th><td><i>/* 0x48 (Offset 0xe0 ) TX 2048 to 4095 byte frame counter */</i></td></tr>
<tr><th id="167">167</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::t4095" title='eth_stats::(anonymous union)::(anonymous struct)::t4095' data-ref="eth_stats::(anonymousunion)::(anonymous)::t4095">t4095</dfn>;</td></tr>
<tr><th id="168">168</th><td><i>/* 0x49 (Offset 0xe8 ) TX 4096 to 9216 byte frame counter */</i></td></tr>
<tr><th id="169">169</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::t9216" title='eth_stats::(anonymous union)::(anonymous struct)::t9216' data-ref="eth_stats::(anonymousunion)::(anonymous)::t9216">t9216</dfn>;</td></tr>
<tr><th id="170">170</th><td><i>/* 0x4A (Offset 0xf0 ) TX 9217 to 16383 byte frame counter */</i></td></tr>
<tr><th id="171">171</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::t16383" title='eth_stats::(anonymous union)::(anonymous struct)::t16383' data-ref="eth_stats::(anonymousunion)::(anonymous)::t16383">t16383</dfn>;</td></tr>
<tr><th id="172">172</th><td>		} <dfn class="decl field" id="eth_stats::(anonymous)::bb1" title='eth_stats::(anonymous union)::bb1' data-ref="eth_stats::(anonymous)::bb1">bb1</dfn>;</td></tr>
<tr><th id="173">173</th><td>		<b>struct</b> { <i>/* ah */</i></td></tr>
<tr><th id="174">174</th><td><i>/* 0x47 (Offset 0xd8 ) TX 1519 to max byte frame counter */</i></td></tr>
<tr><th id="175">175</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::t1519_to_max" title='eth_stats::(anonymous union)::(anonymous struct)::t1519_to_max' data-ref="eth_stats::(anonymousunion)::(anonymous)::t1519_to_max">t1519_to_max</dfn>;</td></tr>
<tr><th id="176">176</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::unused6" title='eth_stats::(anonymous union)::(anonymous struct)::unused6' data-ref="eth_stats::(anonymousunion)::(anonymous)::unused6">unused6</dfn>;</td></tr>
<tr><th id="177">177</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::unused7" title='eth_stats::(anonymous union)::(anonymous struct)::unused7' data-ref="eth_stats::(anonymousunion)::(anonymous)::unused7">unused7</dfn>;</td></tr>
<tr><th id="178">178</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::unused8" title='eth_stats::(anonymous union)::(anonymous struct)::unused8' data-ref="eth_stats::(anonymousunion)::(anonymous)::unused8">unused8</dfn>;</td></tr>
<tr><th id="179">179</th><td>		} <dfn class="decl field" id="eth_stats::(anonymous)::ah1" title='eth_stats::(anonymous union)::ah1' data-ref="eth_stats::(anonymous)::ah1">ah1</dfn>;</td></tr>
<tr><th id="180">180</th><td>	} <dfn class="decl field" id="eth_stats::u1" title='eth_stats::u1' data-ref="eth_stats::u1">u1</dfn>;</td></tr>
<tr><th id="181">181</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::txpf" title='eth_stats::txpf' data-ref="eth_stats::txpf">txpf</dfn>;       <i>/* 0x50 (Offset 0xf8 ) TX pause frame counter */</i></td></tr>
<tr><th id="182">182</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::txpp" title='eth_stats::txpp' data-ref="eth_stats::txpp">txpp</dfn>;       <i>/* 0x51 (Offset 0x100) TX PFC frame counter */</i></td></tr>
<tr><th id="183">183</th><td><i>/* 0x6C (Offset 0x108) Transmit Logical Type LLFC message counter */</i></td></tr>
<tr><th id="184">184</th><td>	<b>union</b> {</td></tr>
<tr><th id="185">185</th><td>		<b>struct</b> { <i>/* bb */</i></td></tr>
<tr><th id="186">186</th><td><i>/* 0x6C (Offset 0x108) Transmit Logical Type LLFC message counter */</i></td></tr>
<tr><th id="187">187</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::tlpiec" title='eth_stats::(anonymous union)::(anonymous struct)::tlpiec' data-ref="eth_stats::(anonymousunion)::(anonymous)::tlpiec">tlpiec</dfn>;</td></tr>
<tr><th id="188">188</th><td><i>/* 0x6E (Offset 0x110) Transmit Total Collision Counter */</i></td></tr>
<tr><th id="189">189</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::tncl" title='eth_stats::(anonymous union)::(anonymous struct)::tncl' data-ref="eth_stats::(anonymousunion)::(anonymous)::tncl">tncl</dfn>;</td></tr>
<tr><th id="190">190</th><td>		} <dfn class="decl field" id="eth_stats::(anonymous)::bb2" title='eth_stats::(anonymous union)::bb2' data-ref="eth_stats::(anonymous)::bb2">bb2</dfn>;</td></tr>
<tr><th id="191">191</th><td>		<b>struct</b> { <i>/* ah */</i></td></tr>
<tr><th id="192">192</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::unused9" title='eth_stats::(anonymous union)::(anonymous struct)::unused9' data-ref="eth_stats::(anonymousunion)::(anonymous)::unused9">unused9</dfn>;</td></tr>
<tr><th id="193">193</th><td>			<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::(anonymousunion)::(anonymous)::unused10" title='eth_stats::(anonymous union)::(anonymous struct)::unused10' data-ref="eth_stats::(anonymousunion)::(anonymous)::unused10">unused10</dfn>;</td></tr>
<tr><th id="194">194</th><td>		} <dfn class="decl field" id="eth_stats::(anonymous)::ah2" title='eth_stats::(anonymous union)::ah2' data-ref="eth_stats::(anonymous)::ah2">ah2</dfn>;</td></tr>
<tr><th id="195">195</th><td>	} <dfn class="decl field" id="eth_stats::u2" title='eth_stats::u2' data-ref="eth_stats::u2">u2</dfn>;</td></tr>
<tr><th id="196">196</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::rbyte" title='eth_stats::rbyte' data-ref="eth_stats::rbyte">rbyte</dfn>;      <i>/* 0x3d (Offset 0x118) RX byte counter */</i></td></tr>
<tr><th id="197">197</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::rxuca" title='eth_stats::rxuca' data-ref="eth_stats::rxuca">rxuca</dfn>;      <i>/* 0x0c (Offset 0x120) RX UC frame counter */</i></td></tr>
<tr><th id="198">198</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::rxmca" title='eth_stats::rxmca' data-ref="eth_stats::rxmca">rxmca</dfn>;      <i>/* 0x0d (Offset 0x128) RX MC frame counter */</i></td></tr>
<tr><th id="199">199</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::rxbca" title='eth_stats::rxbca' data-ref="eth_stats::rxbca">rxbca</dfn>;      <i>/* 0x0e (Offset 0x130) RX BC frame counter */</i></td></tr>
<tr><th id="200">200</th><td><i>/* 0x22 (Offset 0x138) RX good frame (good CRC, not oversized, no ERROR) */</i></td></tr>
<tr><th id="201">201</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::rxpok" title='eth_stats::rxpok' data-ref="eth_stats::rxpok">rxpok</dfn>;</td></tr>
<tr><th id="202">202</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::tbyte" title='eth_stats::tbyte' data-ref="eth_stats::tbyte">tbyte</dfn>;      <i>/* 0x6f (Offset 0x140) TX byte counter */</i></td></tr>
<tr><th id="203">203</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::txuca" title='eth_stats::txuca' data-ref="eth_stats::txuca">txuca</dfn>;      <i>/* 0x4d (Offset 0x148) TX UC frame counter */</i></td></tr>
<tr><th id="204">204</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::txmca" title='eth_stats::txmca' data-ref="eth_stats::txmca">txmca</dfn>;      <i>/* 0x4e (Offset 0x150) TX MC frame counter */</i></td></tr>
<tr><th id="205">205</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::txbca" title='eth_stats::txbca' data-ref="eth_stats::txbca">txbca</dfn>;      <i>/* 0x4f (Offset 0x158) TX BC frame counter */</i></td></tr>
<tr><th id="206">206</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="eth_stats::txcf" title='eth_stats::txcf' data-ref="eth_stats::txcf">txcf</dfn>;       <i>/* 0x54 (Offset 0x160) TX control frame counter */</i></td></tr>
<tr><th id="207">207</th><td><i>/* HSI - Cannot add more stats to this struct. If needed, then need to open new</i></td></tr>
<tr><th id="208">208</th><td><i> * struct</i></td></tr>
<tr><th id="209">209</th><td><i> */</i></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>};</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><b>struct</b> <dfn class="type def" id="brb_stats" title='brb_stats' data-ref="brb_stats">brb_stats</dfn> {</td></tr>
<tr><th id="214">214</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="brb_stats::brb_truncate" title='brb_stats::brb_truncate' data-ref="brb_stats::brb_truncate">brb_truncate</dfn>[<var>8</var>];</td></tr>
<tr><th id="215">215</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="brb_stats::brb_discard" title='brb_stats::brb_discard' data-ref="brb_stats::brb_discard">brb_discard</dfn>[<var>8</var>];</td></tr>
<tr><th id="216">216</th><td>};</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><b>struct</b> <dfn class="type def" id="port_stats" title='port_stats' data-ref="port_stats">port_stats</dfn> {</td></tr>
<tr><th id="219">219</th><td>	<b>struct</b> <a class="type" href="#brb_stats" title='brb_stats' data-ref="brb_stats">brb_stats</a> <dfn class="decl field" id="port_stats::brb" title='port_stats::brb' data-ref="port_stats::brb">brb</dfn>;</td></tr>
<tr><th id="220">220</th><td>	<b>struct</b> <a class="type" href="#eth_stats" title='eth_stats' data-ref="eth_stats">eth_stats</a> <dfn class="decl field" id="port_stats::eth" title='port_stats::eth' data-ref="port_stats::eth">eth</dfn>;</td></tr>
<tr><th id="221">221</th><td>};</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i>/*----+------------------------------------------------------------------------</i></td></tr>
<tr><th id="224">224</th><td><i> * C  | Number and | Ports in| Ports in|2 PHY-s |# of ports|# of engines</i></td></tr>
<tr><th id="225">225</th><td><i> * h  | rate of    | team #1 | team #2 |are used|per path  | (paths)</i></td></tr>
<tr><th id="226">226</th><td><i> * i  | physical   |         |         |        |          | enabled</i></td></tr>
<tr><th id="227">227</th><td><i> * p  | ports      |         |         |        |          |</i></td></tr>
<tr><th id="228">228</th><td><i> *====+============+=========+=========+========+==========+===================</i></td></tr>
<tr><th id="229">229</th><td><i> * BB | 1x100G     | This is special mode, where there are actually 2 HW func</i></td></tr>
<tr><th id="230">230</th><td><i> * BB | 2x10/20Gbps| 0,1     | NA      |  No    | 1        | 1</i></td></tr>
<tr><th id="231">231</th><td><i> * BB | 2x40 Gbps  | 0,1     | NA      |  Yes   | 1        | 1</i></td></tr>
<tr><th id="232">232</th><td><i> * BB | 2x50Gbps   | 0,1     | NA      |  No    | 1        | 1</i></td></tr>
<tr><th id="233">233</th><td><i> * BB | 4x10Gbps   | 0,2     | 1,3     |  No    | 1/2      | 1,2 (2 is optional)</i></td></tr>
<tr><th id="234">234</th><td><i> * BB | 4x10Gbps   | 0,1     | 2,3     |  No    | 1/2      | 1,2 (2 is optional)</i></td></tr>
<tr><th id="235">235</th><td><i> * BB | 4x10Gbps   | 0,3     | 1,2     |  No    | 1/2      | 1,2 (2 is optional)</i></td></tr>
<tr><th id="236">236</th><td><i> * BB | 4x10Gbps   | 0,1,2,3 | NA      |  No    | 1        | 1</i></td></tr>
<tr><th id="237">237</th><td><i> * AH | 2x10/20Gbps| 0,1     | NA      |  NA    | 1        | NA</i></td></tr>
<tr><th id="238">238</th><td><i> * AH | 4x10Gbps   | 0,1     | 2,3     |  NA    | 2        | NA</i></td></tr>
<tr><th id="239">239</th><td><i> * AH | 4x10Gbps   | 0,2     | 1,3     |  NA    | 2        | NA</i></td></tr>
<tr><th id="240">240</th><td><i> * AH | 4x10Gbps   | 0,3     | 1,2     |  NA    | 2        | NA</i></td></tr>
<tr><th id="241">241</th><td><i> * AH | 4x10Gbps   | 0,1,2,3 | NA      |  NA    | 1        | NA</i></td></tr>
<tr><th id="242">242</th><td><i> *====+============+=========+=========+========+==========+===================</i></td></tr>
<tr><th id="243">243</th><td><i> */</i></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/CMT_TEAM0" data-ref="_M/CMT_TEAM0">CMT_TEAM0</dfn> 0</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/CMT_TEAM1" data-ref="_M/CMT_TEAM1">CMT_TEAM1</dfn> 1</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/CMT_TEAM_MAX" data-ref="_M/CMT_TEAM_MAX">CMT_TEAM_MAX</dfn> 2</u></td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><b>struct</b> <dfn class="type def" id="couple_mode_teaming" title='couple_mode_teaming' data-ref="couple_mode_teaming">couple_mode_teaming</dfn> {</td></tr>
<tr><th id="250">250</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="couple_mode_teaming::port_cmt" title='couple_mode_teaming::port_cmt' data-ref="couple_mode_teaming::port_cmt">port_cmt</dfn>[<a class="macro" href="#24" title="4" data-ref="_M/MCP_GLOB_PORT_MAX">MCP_GLOB_PORT_MAX</a>];</td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/PORT_CMT_IN_TEAM" data-ref="_M/PORT_CMT_IN_TEAM">PORT_CMT_IN_TEAM</dfn>            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/PORT_CMT_PORT_ROLE" data-ref="_M/PORT_CMT_PORT_ROLE">PORT_CMT_PORT_ROLE</dfn>          (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/PORT_CMT_PORT_INACTIVE" data-ref="_M/PORT_CMT_PORT_INACTIVE">PORT_CMT_PORT_INACTIVE</dfn>      (0 &lt;&lt; 1)</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/PORT_CMT_PORT_ACTIVE" data-ref="_M/PORT_CMT_PORT_ACTIVE">PORT_CMT_PORT_ACTIVE</dfn>        (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/PORT_CMT_TEAM_MASK" data-ref="_M/PORT_CMT_TEAM_MASK">PORT_CMT_TEAM_MASK</dfn>          (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/PORT_CMT_TEAM0" data-ref="_M/PORT_CMT_TEAM0">PORT_CMT_TEAM0</dfn>              (0 &lt;&lt; 2)</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/PORT_CMT_TEAM1" data-ref="_M/PORT_CMT_TEAM1">PORT_CMT_TEAM1</dfn>              (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="260">260</th><td>};</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><i>/**************************************</i></td></tr>
<tr><th id="263">263</th><td><i> *     LLDP and DCBX HSI structures</i></td></tr>
<tr><th id="264">264</th><td><i> **************************************/</i></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/LLDP_CHASSIS_ID_STAT_LEN" data-ref="_M/LLDP_CHASSIS_ID_STAT_LEN">LLDP_CHASSIS_ID_STAT_LEN</dfn>	4</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/LLDP_PORT_ID_STAT_LEN" data-ref="_M/LLDP_PORT_ID_STAT_LEN">LLDP_PORT_ID_STAT_LEN</dfn>		4</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/DCBX_MAX_APP_PROTOCOL" data-ref="_M/DCBX_MAX_APP_PROTOCOL">DCBX_MAX_APP_PROTOCOL</dfn>		32</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/MAX_SYSTEM_LLDP_TLV_DATA" data-ref="_M/MAX_SYSTEM_LLDP_TLV_DATA">MAX_SYSTEM_LLDP_TLV_DATA</dfn>	32  /* In dwords. 128 in bytes*/</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/MAX_TLV_BUFFER" data-ref="_M/MAX_TLV_BUFFER">MAX_TLV_BUFFER</dfn>			128 /* In dwords. 512 in bytes*/</u></td></tr>
<tr><th id="270">270</th><td><b>typedef</b> <b>enum</b> <dfn class="type def" id="_lldp_agent_e" title='_lldp_agent_e' data-ref="_lldp_agent_e"><a class="type" href="#_lldp_agent_e" title='_lldp_agent_e' data-ref="_lldp_agent_e">_lldp_agent_e</a></dfn> {</td></tr>
<tr><th id="271">271</th><td>	<dfn class="enum" id="LLDP_NEAREST_BRIDGE" title='LLDP_NEAREST_BRIDGE' data-ref="LLDP_NEAREST_BRIDGE">LLDP_NEAREST_BRIDGE</dfn> = <var>0</var>,</td></tr>
<tr><th id="272">272</th><td>	<dfn class="enum" id="LLDP_NEAREST_NON_TPMR_BRIDGE" title='LLDP_NEAREST_NON_TPMR_BRIDGE' data-ref="LLDP_NEAREST_NON_TPMR_BRIDGE">LLDP_NEAREST_NON_TPMR_BRIDGE</dfn>,</td></tr>
<tr><th id="273">273</th><td>	<dfn class="enum" id="LLDP_NEAREST_CUSTOMER_BRIDGE" title='LLDP_NEAREST_CUSTOMER_BRIDGE' data-ref="LLDP_NEAREST_CUSTOMER_BRIDGE">LLDP_NEAREST_CUSTOMER_BRIDGE</dfn>,</td></tr>
<tr><th id="274">274</th><td>	<dfn class="enum" id="LLDP_MAX_LLDP_AGENTS" title='LLDP_MAX_LLDP_AGENTS' data-ref="LLDP_MAX_LLDP_AGENTS">LLDP_MAX_LLDP_AGENTS</dfn></td></tr>
<tr><th id="275">275</th><td>} <dfn class="typedef" id="lldp_agent_e" title='lldp_agent_e' data-type='enum _lldp_agent_e' data-ref="lldp_agent_e">lldp_agent_e</dfn>;</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><b>struct</b> <dfn class="type def" id="lldp_config_params_s" title='lldp_config_params_s' data-ref="lldp_config_params_s">lldp_config_params_s</dfn> {</td></tr>
<tr><th id="278">278</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="lldp_config_params_s::config" title='lldp_config_params_s::config' data-ref="lldp_config_params_s::config">config</dfn>;</td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/LLDP_CONFIG_TX_INTERVAL_MASK" data-ref="_M/LLDP_CONFIG_TX_INTERVAL_MASK">LLDP_CONFIG_TX_INTERVAL_MASK</dfn>        0x000000ff</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/LLDP_CONFIG_TX_INTERVAL_OFFSET" data-ref="_M/LLDP_CONFIG_TX_INTERVAL_OFFSET">LLDP_CONFIG_TX_INTERVAL_OFFSET</dfn>       0</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/LLDP_CONFIG_HOLD_MASK" data-ref="_M/LLDP_CONFIG_HOLD_MASK">LLDP_CONFIG_HOLD_MASK</dfn>               0x00000f00</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/LLDP_CONFIG_HOLD_OFFSET" data-ref="_M/LLDP_CONFIG_HOLD_OFFSET">LLDP_CONFIG_HOLD_OFFSET</dfn>              8</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/LLDP_CONFIG_MAX_CREDIT_MASK" data-ref="_M/LLDP_CONFIG_MAX_CREDIT_MASK">LLDP_CONFIG_MAX_CREDIT_MASK</dfn>         0x0000f000</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/LLDP_CONFIG_MAX_CREDIT_OFFSET" data-ref="_M/LLDP_CONFIG_MAX_CREDIT_OFFSET">LLDP_CONFIG_MAX_CREDIT_OFFSET</dfn>        12</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/LLDP_CONFIG_ENABLE_RX_MASK" data-ref="_M/LLDP_CONFIG_ENABLE_RX_MASK">LLDP_CONFIG_ENABLE_RX_MASK</dfn>          0x40000000</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/LLDP_CONFIG_ENABLE_RX_OFFSET" data-ref="_M/LLDP_CONFIG_ENABLE_RX_OFFSET">LLDP_CONFIG_ENABLE_RX_OFFSET</dfn>         30</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/LLDP_CONFIG_ENABLE_TX_MASK" data-ref="_M/LLDP_CONFIG_ENABLE_TX_MASK">LLDP_CONFIG_ENABLE_TX_MASK</dfn>          0x80000000</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/LLDP_CONFIG_ENABLE_TX_OFFSET" data-ref="_M/LLDP_CONFIG_ENABLE_TX_OFFSET">LLDP_CONFIG_ENABLE_TX_OFFSET</dfn>         31</u></td></tr>
<tr><th id="289">289</th><td>	<i>/* Holds local Chassis ID TLV header, subtype and 9B of payload.</i></td></tr>
<tr><th id="290">290</th><td><i>	 * If firtst byte is 0, then we will use default chassis ID</i></td></tr>
<tr><th id="291">291</th><td><i>	 */</i></td></tr>
<tr><th id="292">292</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="lldp_config_params_s::local_chassis_id" title='lldp_config_params_s::local_chassis_id' data-ref="lldp_config_params_s::local_chassis_id">local_chassis_id</dfn>[<a class="macro" href="#265" title="4" data-ref="_M/LLDP_CHASSIS_ID_STAT_LEN">LLDP_CHASSIS_ID_STAT_LEN</a>];</td></tr>
<tr><th id="293">293</th><td>	<i>/* Holds local Port ID TLV header, subtype and 9B of payload.</i></td></tr>
<tr><th id="294">294</th><td><i>	 * If firtst byte is 0, then we will use default port ID</i></td></tr>
<tr><th id="295">295</th><td><i>	*/</i></td></tr>
<tr><th id="296">296</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="lldp_config_params_s::local_port_id" title='lldp_config_params_s::local_port_id' data-ref="lldp_config_params_s::local_port_id">local_port_id</dfn>[<a class="macro" href="#266" title="4" data-ref="_M/LLDP_PORT_ID_STAT_LEN">LLDP_PORT_ID_STAT_LEN</a>];</td></tr>
<tr><th id="297">297</th><td>};</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><b>struct</b> <dfn class="type def" id="lldp_status_params_s" title='lldp_status_params_s' data-ref="lldp_status_params_s">lldp_status_params_s</dfn> {</td></tr>
<tr><th id="300">300</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="lldp_status_params_s::prefix_seq_num" title='lldp_status_params_s::prefix_seq_num' data-ref="lldp_status_params_s::prefix_seq_num">prefix_seq_num</dfn>;</td></tr>
<tr><th id="301">301</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="lldp_status_params_s::status" title='lldp_status_params_s::status' data-ref="lldp_status_params_s::status">status</dfn>; <i>/* TBD */</i></td></tr>
<tr><th id="302">302</th><td>	<i>/* Holds remote Chassis ID TLV header, subtype and 9B of payload. */</i></td></tr>
<tr><th id="303">303</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="lldp_status_params_s::peer_chassis_id" title='lldp_status_params_s::peer_chassis_id' data-ref="lldp_status_params_s::peer_chassis_id">peer_chassis_id</dfn>[<a class="macro" href="#265" title="4" data-ref="_M/LLDP_CHASSIS_ID_STAT_LEN">LLDP_CHASSIS_ID_STAT_LEN</a>];</td></tr>
<tr><th id="304">304</th><td>	<i>/* Holds remote Port ID TLV header, subtype and 9B of payload. */</i></td></tr>
<tr><th id="305">305</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="lldp_status_params_s::peer_port_id" title='lldp_status_params_s::peer_port_id' data-ref="lldp_status_params_s::peer_port_id">peer_port_id</dfn>[<a class="macro" href="#266" title="4" data-ref="_M/LLDP_PORT_ID_STAT_LEN">LLDP_PORT_ID_STAT_LEN</a>];</td></tr>
<tr><th id="306">306</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="lldp_status_params_s::suffix_seq_num" title='lldp_status_params_s::suffix_seq_num' data-ref="lldp_status_params_s::suffix_seq_num">suffix_seq_num</dfn>;</td></tr>
<tr><th id="307">307</th><td>};</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><b>struct</b> <dfn class="type def" id="dcbx_ets_feature" title='dcbx_ets_feature' data-ref="dcbx_ets_feature">dcbx_ets_feature</dfn> {</td></tr>
<tr><th id="310">310</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="dcbx_ets_feature::flags" title='dcbx_ets_feature::flags' data-ref="dcbx_ets_feature::flags">flags</dfn>;</td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/DCBX_ETS_ENABLED_MASK" data-ref="_M/DCBX_ETS_ENABLED_MASK">DCBX_ETS_ENABLED_MASK</dfn>                   0x00000001</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/DCBX_ETS_ENABLED_OFFSET" data-ref="_M/DCBX_ETS_ENABLED_OFFSET">DCBX_ETS_ENABLED_OFFSET</dfn>                  0</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/DCBX_ETS_WILLING_MASK" data-ref="_M/DCBX_ETS_WILLING_MASK">DCBX_ETS_WILLING_MASK</dfn>                   0x00000002</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/DCBX_ETS_WILLING_OFFSET" data-ref="_M/DCBX_ETS_WILLING_OFFSET">DCBX_ETS_WILLING_OFFSET</dfn>                  1</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/DCBX_ETS_ERROR_MASK" data-ref="_M/DCBX_ETS_ERROR_MASK">DCBX_ETS_ERROR_MASK</dfn>                     0x00000004</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/DCBX_ETS_ERROR_OFFSET" data-ref="_M/DCBX_ETS_ERROR_OFFSET">DCBX_ETS_ERROR_OFFSET</dfn>                    2</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/DCBX_ETS_CBS_MASK" data-ref="_M/DCBX_ETS_CBS_MASK">DCBX_ETS_CBS_MASK</dfn>                       0x00000008</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/DCBX_ETS_CBS_OFFSET" data-ref="_M/DCBX_ETS_CBS_OFFSET">DCBX_ETS_CBS_OFFSET</dfn>                      3</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/DCBX_ETS_MAX_TCS_MASK" data-ref="_M/DCBX_ETS_MAX_TCS_MASK">DCBX_ETS_MAX_TCS_MASK</dfn>                   0x000000f0</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/DCBX_ETS_MAX_TCS_OFFSET" data-ref="_M/DCBX_ETS_MAX_TCS_OFFSET">DCBX_ETS_MAX_TCS_OFFSET</dfn>                  4</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/DCBX_OOO_TC_MASK" data-ref="_M/DCBX_OOO_TC_MASK">DCBX_OOO_TC_MASK</dfn>                        0x00000f00</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/DCBX_OOO_TC_OFFSET" data-ref="_M/DCBX_OOO_TC_OFFSET">DCBX_OOO_TC_OFFSET</dfn>                       8</u></td></tr>
<tr><th id="323">323</th><td><i>/* Entries in tc table are orginized that the left most is pri 0, right most is</i></td></tr>
<tr><th id="324">324</th><td><i> * prio 7</i></td></tr>
<tr><th id="325">325</th><td><i> */</i></td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a>  <dfn class="decl field" id="dcbx_ets_feature::pri_tc_tbl" title='dcbx_ets_feature::pri_tc_tbl' data-ref="dcbx_ets_feature::pri_tc_tbl">pri_tc_tbl</dfn>[<var>1</var>];</td></tr>
<tr><th id="328">328</th><td><i>/* Fixed TCP OOO TC usage is deprecated and used only for driver backward</i></td></tr>
<tr><th id="329">329</th><td><i> * compatibility</i></td></tr>
<tr><th id="330">330</th><td><i> */</i></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/DCBX_TCP_OOO_TC" data-ref="_M/DCBX_TCP_OOO_TC">DCBX_TCP_OOO_TC</dfn>				(4)</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/DCBX_TCP_OOO_K2_4PORT_TC" data-ref="_M/DCBX_TCP_OOO_K2_4PORT_TC">DCBX_TCP_OOO_K2_4PORT_TC</dfn>		(3)</u></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/NIG_ETS_ISCSI_OOO_CLIENT_OFFSET" data-ref="_M/NIG_ETS_ISCSI_OOO_CLIENT_OFFSET">NIG_ETS_ISCSI_OOO_CLIENT_OFFSET</dfn>		(DCBX_TCP_OOO_TC + 1)</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/DCBX_CEE_STRICT_PRIORITY" data-ref="_M/DCBX_CEE_STRICT_PRIORITY">DCBX_CEE_STRICT_PRIORITY</dfn>		0xf</u></td></tr>
<tr><th id="336">336</th><td><i>/* Entries in tc table are orginized that the left most is pri 0, right most is</i></td></tr>
<tr><th id="337">337</th><td><i> * prio 7</i></td></tr>
<tr><th id="338">338</th><td><i> */</i></td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a>  <dfn class="decl field" id="dcbx_ets_feature::tc_bw_tbl" title='dcbx_ets_feature::tc_bw_tbl' data-ref="dcbx_ets_feature::tc_bw_tbl">tc_bw_tbl</dfn>[<var>2</var>];</td></tr>
<tr><th id="341">341</th><td><i>/* Entries in tc table are orginized that the left most is pri 0, right most is</i></td></tr>
<tr><th id="342">342</th><td><i> * prio 7</i></td></tr>
<tr><th id="343">343</th><td><i> */</i></td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a>  <dfn class="decl field" id="dcbx_ets_feature::tc_tsa_tbl" title='dcbx_ets_feature::tc_tsa_tbl' data-ref="dcbx_ets_feature::tc_tsa_tbl">tc_tsa_tbl</dfn>[<var>2</var>];</td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/DCBX_ETS_TSA_STRICT" data-ref="_M/DCBX_ETS_TSA_STRICT">DCBX_ETS_TSA_STRICT</dfn>			0</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/DCBX_ETS_TSA_CBS" data-ref="_M/DCBX_ETS_TSA_CBS">DCBX_ETS_TSA_CBS</dfn>			1</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/DCBX_ETS_TSA_ETS" data-ref="_M/DCBX_ETS_TSA_ETS">DCBX_ETS_TSA_ETS</dfn>			2</u></td></tr>
<tr><th id="349">349</th><td>};</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><b>struct</b> <dfn class="type def" id="dcbx_app_priority_entry" title='dcbx_app_priority_entry' data-ref="dcbx_app_priority_entry">dcbx_app_priority_entry</dfn> {</td></tr>
<tr><th id="352">352</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="dcbx_app_priority_entry::entry" title='dcbx_app_priority_entry::entry' data-ref="dcbx_app_priority_entry::entry">entry</dfn>;</td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_PRI_MAP_MASK" data-ref="_M/DCBX_APP_PRI_MAP_MASK">DCBX_APP_PRI_MAP_MASK</dfn>       0x000000ff</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_PRI_MAP_OFFSET" data-ref="_M/DCBX_APP_PRI_MAP_OFFSET">DCBX_APP_PRI_MAP_OFFSET</dfn>      0</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_PRI_0" data-ref="_M/DCBX_APP_PRI_0">DCBX_APP_PRI_0</dfn>              0x01</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_PRI_1" data-ref="_M/DCBX_APP_PRI_1">DCBX_APP_PRI_1</dfn>              0x02</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_PRI_2" data-ref="_M/DCBX_APP_PRI_2">DCBX_APP_PRI_2</dfn>              0x04</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_PRI_3" data-ref="_M/DCBX_APP_PRI_3">DCBX_APP_PRI_3</dfn>              0x08</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_PRI_4" data-ref="_M/DCBX_APP_PRI_4">DCBX_APP_PRI_4</dfn>              0x10</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_PRI_5" data-ref="_M/DCBX_APP_PRI_5">DCBX_APP_PRI_5</dfn>              0x20</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_PRI_6" data-ref="_M/DCBX_APP_PRI_6">DCBX_APP_PRI_6</dfn>              0x40</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_PRI_7" data-ref="_M/DCBX_APP_PRI_7">DCBX_APP_PRI_7</dfn>              0x80</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_SF_MASK" data-ref="_M/DCBX_APP_SF_MASK">DCBX_APP_SF_MASK</dfn>            0x00000300</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_SF_OFFSET" data-ref="_M/DCBX_APP_SF_OFFSET">DCBX_APP_SF_OFFSET</dfn>           8</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_SF_ETHTYPE" data-ref="_M/DCBX_APP_SF_ETHTYPE">DCBX_APP_SF_ETHTYPE</dfn>         0</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_SF_PORT" data-ref="_M/DCBX_APP_SF_PORT">DCBX_APP_SF_PORT</dfn>            1</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_SF_IEEE_MASK" data-ref="_M/DCBX_APP_SF_IEEE_MASK">DCBX_APP_SF_IEEE_MASK</dfn>       0x0000f000</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_SF_IEEE_OFFSET" data-ref="_M/DCBX_APP_SF_IEEE_OFFSET">DCBX_APP_SF_IEEE_OFFSET</dfn>      12</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_SF_IEEE_RESERVED" data-ref="_M/DCBX_APP_SF_IEEE_RESERVED">DCBX_APP_SF_IEEE_RESERVED</dfn>   0</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_SF_IEEE_ETHTYPE" data-ref="_M/DCBX_APP_SF_IEEE_ETHTYPE">DCBX_APP_SF_IEEE_ETHTYPE</dfn>    1</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_SF_IEEE_TCP_PORT" data-ref="_M/DCBX_APP_SF_IEEE_TCP_PORT">DCBX_APP_SF_IEEE_TCP_PORT</dfn>   2</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_SF_IEEE_UDP_PORT" data-ref="_M/DCBX_APP_SF_IEEE_UDP_PORT">DCBX_APP_SF_IEEE_UDP_PORT</dfn>   3</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_SF_IEEE_TCP_UDP_PORT" data-ref="_M/DCBX_APP_SF_IEEE_TCP_UDP_PORT">DCBX_APP_SF_IEEE_TCP_UDP_PORT</dfn> 4</u></td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_PROTOCOL_ID_MASK" data-ref="_M/DCBX_APP_PROTOCOL_ID_MASK">DCBX_APP_PROTOCOL_ID_MASK</dfn>   0xffff0000</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_PROTOCOL_ID_OFFSET" data-ref="_M/DCBX_APP_PROTOCOL_ID_OFFSET">DCBX_APP_PROTOCOL_ID_OFFSET</dfn>  16</u></td></tr>
<tr><th id="377">377</th><td>};</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><i>/* FW structure in BE */</i></td></tr>
<tr><th id="381">381</th><td><b>struct</b> <dfn class="type def" id="dcbx_app_priority_feature" title='dcbx_app_priority_feature' data-ref="dcbx_app_priority_feature">dcbx_app_priority_feature</dfn> {</td></tr>
<tr><th id="382">382</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="dcbx_app_priority_feature::flags" title='dcbx_app_priority_feature::flags' data-ref="dcbx_app_priority_feature::flags">flags</dfn>;</td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_ENABLED_MASK" data-ref="_M/DCBX_APP_ENABLED_MASK">DCBX_APP_ENABLED_MASK</dfn>           0x00000001</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_ENABLED_OFFSET" data-ref="_M/DCBX_APP_ENABLED_OFFSET">DCBX_APP_ENABLED_OFFSET</dfn>          0</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_WILLING_MASK" data-ref="_M/DCBX_APP_WILLING_MASK">DCBX_APP_WILLING_MASK</dfn>           0x00000002</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_WILLING_OFFSET" data-ref="_M/DCBX_APP_WILLING_OFFSET">DCBX_APP_WILLING_OFFSET</dfn>          1</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_ERROR_MASK" data-ref="_M/DCBX_APP_ERROR_MASK">DCBX_APP_ERROR_MASK</dfn>             0x00000004</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_ERROR_OFFSET" data-ref="_M/DCBX_APP_ERROR_OFFSET">DCBX_APP_ERROR_OFFSET</dfn>            2</u></td></tr>
<tr><th id="389">389</th><td>	<i>/* Not in use</i></td></tr>
<tr><th id="390">390</th><td><i>	#define DCBX_APP_DEFAULT_PRI_MASK       0x00000f00</i></td></tr>
<tr><th id="391">391</th><td><i>	#define DCBX_APP_DEFAULT_PRI_OFFSET      8</i></td></tr>
<tr><th id="392">392</th><td><i>	*/</i></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_MAX_TCS_MASK" data-ref="_M/DCBX_APP_MAX_TCS_MASK">DCBX_APP_MAX_TCS_MASK</dfn>           0x0000f000</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_MAX_TCS_OFFSET" data-ref="_M/DCBX_APP_MAX_TCS_OFFSET">DCBX_APP_MAX_TCS_OFFSET</dfn>          12</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_NUM_ENTRIES_MASK" data-ref="_M/DCBX_APP_NUM_ENTRIES_MASK">DCBX_APP_NUM_ENTRIES_MASK</dfn>       0x00ff0000</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/DCBX_APP_NUM_ENTRIES_OFFSET" data-ref="_M/DCBX_APP_NUM_ENTRIES_OFFSET">DCBX_APP_NUM_ENTRIES_OFFSET</dfn>      16</u></td></tr>
<tr><th id="397">397</th><td>	<b>struct</b> <a class="type" href="#dcbx_app_priority_entry" title='dcbx_app_priority_entry' data-ref="dcbx_app_priority_entry">dcbx_app_priority_entry</a>  <dfn class="decl field" id="dcbx_app_priority_feature::app_pri_tbl" title='dcbx_app_priority_feature::app_pri_tbl' data-ref="dcbx_app_priority_feature::app_pri_tbl">app_pri_tbl</dfn>[<a class="macro" href="#267" title="32" data-ref="_M/DCBX_MAX_APP_PROTOCOL">DCBX_MAX_APP_PROTOCOL</a>];</td></tr>
<tr><th id="398">398</th><td>};</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><i>/* FW structure in BE */</i></td></tr>
<tr><th id="401">401</th><td><b>struct</b> <dfn class="type def" id="dcbx_features" title='dcbx_features' data-ref="dcbx_features">dcbx_features</dfn> {</td></tr>
<tr><th id="402">402</th><td>	<i>/* PG feature */</i></td></tr>
<tr><th id="403">403</th><td>	<b>struct</b> <a class="type" href="#dcbx_ets_feature" title='dcbx_ets_feature' data-ref="dcbx_ets_feature">dcbx_ets_feature</a> <dfn class="decl field" id="dcbx_features::ets" title='dcbx_features::ets' data-ref="dcbx_features::ets">ets</dfn>;</td></tr>
<tr><th id="404">404</th><td>	<i>/* PFC feature */</i></td></tr>
<tr><th id="405">405</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="dcbx_features::pfc" title='dcbx_features::pfc' data-ref="dcbx_features::pfc">pfc</dfn>;</td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_PRI_EN_BITMAP_MASK" data-ref="_M/DCBX_PFC_PRI_EN_BITMAP_MASK">DCBX_PFC_PRI_EN_BITMAP_MASK</dfn>             0x000000ff</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_PRI_EN_BITMAP_OFFSET" data-ref="_M/DCBX_PFC_PRI_EN_BITMAP_OFFSET">DCBX_PFC_PRI_EN_BITMAP_OFFSET</dfn>            0</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_PRI_EN_BITMAP_PRI_0" data-ref="_M/DCBX_PFC_PRI_EN_BITMAP_PRI_0">DCBX_PFC_PRI_EN_BITMAP_PRI_0</dfn>            0x01</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_PRI_EN_BITMAP_PRI_1" data-ref="_M/DCBX_PFC_PRI_EN_BITMAP_PRI_1">DCBX_PFC_PRI_EN_BITMAP_PRI_1</dfn>            0x02</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_PRI_EN_BITMAP_PRI_2" data-ref="_M/DCBX_PFC_PRI_EN_BITMAP_PRI_2">DCBX_PFC_PRI_EN_BITMAP_PRI_2</dfn>            0x04</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_PRI_EN_BITMAP_PRI_3" data-ref="_M/DCBX_PFC_PRI_EN_BITMAP_PRI_3">DCBX_PFC_PRI_EN_BITMAP_PRI_3</dfn>            0x08</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_PRI_EN_BITMAP_PRI_4" data-ref="_M/DCBX_PFC_PRI_EN_BITMAP_PRI_4">DCBX_PFC_PRI_EN_BITMAP_PRI_4</dfn>            0x10</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_PRI_EN_BITMAP_PRI_5" data-ref="_M/DCBX_PFC_PRI_EN_BITMAP_PRI_5">DCBX_PFC_PRI_EN_BITMAP_PRI_5</dfn>            0x20</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_PRI_EN_BITMAP_PRI_6" data-ref="_M/DCBX_PFC_PRI_EN_BITMAP_PRI_6">DCBX_PFC_PRI_EN_BITMAP_PRI_6</dfn>            0x40</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_PRI_EN_BITMAP_PRI_7" data-ref="_M/DCBX_PFC_PRI_EN_BITMAP_PRI_7">DCBX_PFC_PRI_EN_BITMAP_PRI_7</dfn>            0x80</u></td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_FLAGS_MASK" data-ref="_M/DCBX_PFC_FLAGS_MASK">DCBX_PFC_FLAGS_MASK</dfn>                     0x0000ff00</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_FLAGS_OFFSET" data-ref="_M/DCBX_PFC_FLAGS_OFFSET">DCBX_PFC_FLAGS_OFFSET</dfn>                    8</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_CAPS_MASK" data-ref="_M/DCBX_PFC_CAPS_MASK">DCBX_PFC_CAPS_MASK</dfn>                      0x00000f00</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_CAPS_OFFSET" data-ref="_M/DCBX_PFC_CAPS_OFFSET">DCBX_PFC_CAPS_OFFSET</dfn>                     8</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_MBC_MASK" data-ref="_M/DCBX_PFC_MBC_MASK">DCBX_PFC_MBC_MASK</dfn>                       0x00004000</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_MBC_OFFSET" data-ref="_M/DCBX_PFC_MBC_OFFSET">DCBX_PFC_MBC_OFFSET</dfn>                      14</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_WILLING_MASK" data-ref="_M/DCBX_PFC_WILLING_MASK">DCBX_PFC_WILLING_MASK</dfn>                   0x00008000</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_WILLING_OFFSET" data-ref="_M/DCBX_PFC_WILLING_OFFSET">DCBX_PFC_WILLING_OFFSET</dfn>                  15</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_ENABLED_MASK" data-ref="_M/DCBX_PFC_ENABLED_MASK">DCBX_PFC_ENABLED_MASK</dfn>                   0x00010000</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_ENABLED_OFFSET" data-ref="_M/DCBX_PFC_ENABLED_OFFSET">DCBX_PFC_ENABLED_OFFSET</dfn>                  16</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_ERROR_MASK" data-ref="_M/DCBX_PFC_ERROR_MASK">DCBX_PFC_ERROR_MASK</dfn>                     0x00020000</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/DCBX_PFC_ERROR_OFFSET" data-ref="_M/DCBX_PFC_ERROR_OFFSET">DCBX_PFC_ERROR_OFFSET</dfn>                    17</u></td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>	<i>/* APP feature */</i></td></tr>
<tr><th id="431">431</th><td>	<b>struct</b> <a class="type" href="#dcbx_app_priority_feature" title='dcbx_app_priority_feature' data-ref="dcbx_app_priority_feature">dcbx_app_priority_feature</a> <dfn class="decl field" id="dcbx_features::app" title='dcbx_features::app' data-ref="dcbx_features::app">app</dfn>;</td></tr>
<tr><th id="432">432</th><td>};</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td><b>struct</b> <dfn class="type def" id="dcbx_local_params" title='dcbx_local_params' data-ref="dcbx_local_params">dcbx_local_params</dfn> {</td></tr>
<tr><th id="435">435</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="dcbx_local_params::config" title='dcbx_local_params::config' data-ref="dcbx_local_params::config">config</dfn>;</td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/DCBX_CONFIG_VERSION_MASK" data-ref="_M/DCBX_CONFIG_VERSION_MASK">DCBX_CONFIG_VERSION_MASK</dfn>            0x00000007</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/DCBX_CONFIG_VERSION_OFFSET" data-ref="_M/DCBX_CONFIG_VERSION_OFFSET">DCBX_CONFIG_VERSION_OFFSET</dfn>           0</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/DCBX_CONFIG_VERSION_DISABLED" data-ref="_M/DCBX_CONFIG_VERSION_DISABLED">DCBX_CONFIG_VERSION_DISABLED</dfn>        0</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/DCBX_CONFIG_VERSION_IEEE" data-ref="_M/DCBX_CONFIG_VERSION_IEEE">DCBX_CONFIG_VERSION_IEEE</dfn>            1</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/DCBX_CONFIG_VERSION_CEE" data-ref="_M/DCBX_CONFIG_VERSION_CEE">DCBX_CONFIG_VERSION_CEE</dfn>             2</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/DCBX_CONFIG_VERSION_DYNAMIC" data-ref="_M/DCBX_CONFIG_VERSION_DYNAMIC">DCBX_CONFIG_VERSION_DYNAMIC</dfn>         \</u></td></tr>
<tr><th id="442">442</th><td><u>	(DCBX_CONFIG_VERSION_IEEE | DCBX_CONFIG_VERSION_CEE)</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/DCBX_CONFIG_VERSION_STATIC" data-ref="_M/DCBX_CONFIG_VERSION_STATIC">DCBX_CONFIG_VERSION_STATIC</dfn>          4</u></td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="dcbx_local_params::flags" title='dcbx_local_params::flags' data-ref="dcbx_local_params::flags">flags</dfn>;</td></tr>
<tr><th id="446">446</th><td>	<b>struct</b> <a class="type" href="#dcbx_features" title='dcbx_features' data-ref="dcbx_features">dcbx_features</a> <dfn class="decl field" id="dcbx_local_params::features" title='dcbx_local_params::features' data-ref="dcbx_local_params::features">features</dfn>;</td></tr>
<tr><th id="447">447</th><td>};</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><b>struct</b> <dfn class="type def" id="dcbx_mib" title='dcbx_mib' data-ref="dcbx_mib">dcbx_mib</dfn> {</td></tr>
<tr><th id="450">450</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="dcbx_mib::prefix_seq_num" title='dcbx_mib::prefix_seq_num' data-ref="dcbx_mib::prefix_seq_num">prefix_seq_num</dfn>;</td></tr>
<tr><th id="451">451</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="dcbx_mib::flags" title='dcbx_mib::flags' data-ref="dcbx_mib::flags">flags</dfn>;</td></tr>
<tr><th id="452">452</th><td>	<i>/*</i></td></tr>
<tr><th id="453">453</th><td><i>	#define DCBX_CONFIG_VERSION_MASK            0x00000007</i></td></tr>
<tr><th id="454">454</th><td><i>	#define DCBX_CONFIG_VERSION_OFFSET           0</i></td></tr>
<tr><th id="455">455</th><td><i>	#define DCBX_CONFIG_VERSION_DISABLED        0</i></td></tr>
<tr><th id="456">456</th><td><i>	#define DCBX_CONFIG_VERSION_IEEE            1</i></td></tr>
<tr><th id="457">457</th><td><i>	#define DCBX_CONFIG_VERSION_CEE             2</i></td></tr>
<tr><th id="458">458</th><td><i>	#define DCBX_CONFIG_VERSION_STATIC          4</i></td></tr>
<tr><th id="459">459</th><td><i>	*/</i></td></tr>
<tr><th id="460">460</th><td>	<b>struct</b> <a class="type" href="#dcbx_features" title='dcbx_features' data-ref="dcbx_features">dcbx_features</a> <dfn class="decl field" id="dcbx_mib::features" title='dcbx_mib::features' data-ref="dcbx_mib::features">features</dfn>;</td></tr>
<tr><th id="461">461</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="dcbx_mib::suffix_seq_num" title='dcbx_mib::suffix_seq_num' data-ref="dcbx_mib::suffix_seq_num">suffix_seq_num</dfn>;</td></tr>
<tr><th id="462">462</th><td>};</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><b>struct</b> <dfn class="type def" id="lldp_system_tlvs_buffer_s" title='lldp_system_tlvs_buffer_s' data-ref="lldp_system_tlvs_buffer_s">lldp_system_tlvs_buffer_s</dfn> {</td></tr>
<tr><th id="465">465</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="lldp_system_tlvs_buffer_s::flags" title='lldp_system_tlvs_buffer_s::flags' data-ref="lldp_system_tlvs_buffer_s::flags">flags</dfn>;</td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/LLDP_SYSTEM_TLV_VALID_MASK" data-ref="_M/LLDP_SYSTEM_TLV_VALID_MASK">LLDP_SYSTEM_TLV_VALID_MASK</dfn>		0x1</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/LLDP_SYSTEM_TLV_VALID_OFFSET" data-ref="_M/LLDP_SYSTEM_TLV_VALID_OFFSET">LLDP_SYSTEM_TLV_VALID_OFFSET</dfn>		0</u></td></tr>
<tr><th id="468">468</th><td><i>/* This bit defines if system TLVs are instead of mandatory TLVS or in</i></td></tr>
<tr><th id="469">469</th><td><i> * addition to them. Set 1 for replacing mandatory TLVs</i></td></tr>
<tr><th id="470">470</th><td><i> */</i></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/LLDP_SYSTEM_TLV_MANDATORY_MASK" data-ref="_M/LLDP_SYSTEM_TLV_MANDATORY_MASK">LLDP_SYSTEM_TLV_MANDATORY_MASK</dfn>		0x2</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/LLDP_SYSTEM_TLV_MANDATORY_OFFSET" data-ref="_M/LLDP_SYSTEM_TLV_MANDATORY_OFFSET">LLDP_SYSTEM_TLV_MANDATORY_OFFSET</dfn>	1</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/LLDP_SYSTEM_TLV_LENGTH_MASK" data-ref="_M/LLDP_SYSTEM_TLV_LENGTH_MASK">LLDP_SYSTEM_TLV_LENGTH_MASK</dfn>		0xffff0000</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/LLDP_SYSTEM_TLV_LENGTH_OFFSET" data-ref="_M/LLDP_SYSTEM_TLV_LENGTH_OFFSET">LLDP_SYSTEM_TLV_LENGTH_OFFSET</dfn>		16</u></td></tr>
<tr><th id="475">475</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="lldp_system_tlvs_buffer_s::data" title='lldp_system_tlvs_buffer_s::data' data-ref="lldp_system_tlvs_buffer_s::data">data</dfn>[<a class="macro" href="#268" title="32" data-ref="_M/MAX_SYSTEM_LLDP_TLV_DATA">MAX_SYSTEM_LLDP_TLV_DATA</a>];</td></tr>
<tr><th id="476">476</th><td>};</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><i>/* Since this struct is written by MFW and read by driver need to add</i></td></tr>
<tr><th id="479">479</th><td><i> * sequence guards (as in case of DCBX MIB)</i></td></tr>
<tr><th id="480">480</th><td><i> */</i></td></tr>
<tr><th id="481">481</th><td><b>struct</b> <dfn class="type def" id="lldp_received_tlvs_s" title='lldp_received_tlvs_s' data-ref="lldp_received_tlvs_s">lldp_received_tlvs_s</dfn> {</td></tr>
<tr><th id="482">482</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="lldp_received_tlvs_s::prefix_seq_num" title='lldp_received_tlvs_s::prefix_seq_num' data-ref="lldp_received_tlvs_s::prefix_seq_num">prefix_seq_num</dfn>;</td></tr>
<tr><th id="483">483</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="lldp_received_tlvs_s::length" title='lldp_received_tlvs_s::length' data-ref="lldp_received_tlvs_s::length">length</dfn>;</td></tr>
<tr><th id="484">484</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="lldp_received_tlvs_s::tlvs_buffer" title='lldp_received_tlvs_s::tlvs_buffer' data-ref="lldp_received_tlvs_s::tlvs_buffer">tlvs_buffer</dfn>[<a class="macro" href="#269" title="128" data-ref="_M/MAX_TLV_BUFFER">MAX_TLV_BUFFER</a>];</td></tr>
<tr><th id="485">485</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="lldp_received_tlvs_s::suffix_seq_num" title='lldp_received_tlvs_s::suffix_seq_num' data-ref="lldp_received_tlvs_s::suffix_seq_num">suffix_seq_num</dfn>;</td></tr>
<tr><th id="486">486</th><td>};</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><b>struct</b> <dfn class="type def" id="dcb_dscp_map" title='dcb_dscp_map' data-ref="dcb_dscp_map">dcb_dscp_map</dfn> {</td></tr>
<tr><th id="489">489</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="dcb_dscp_map::flags" title='dcb_dscp_map::flags' data-ref="dcb_dscp_map::flags">flags</dfn>;</td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/DCB_DSCP_ENABLE_MASK" data-ref="_M/DCB_DSCP_ENABLE_MASK">DCB_DSCP_ENABLE_MASK</dfn>			0x1</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/DCB_DSCP_ENABLE_OFFSET" data-ref="_M/DCB_DSCP_ENABLE_OFFSET">DCB_DSCP_ENABLE_OFFSET</dfn>			0</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/DCB_DSCP_ENABLE" data-ref="_M/DCB_DSCP_ENABLE">DCB_DSCP_ENABLE</dfn>				1</u></td></tr>
<tr><th id="493">493</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="dcb_dscp_map::dscp_pri_map" title='dcb_dscp_map::dscp_pri_map' data-ref="dcb_dscp_map::dscp_pri_map">dscp_pri_map</dfn>[<var>8</var>];</td></tr>
<tr><th id="494">494</th><td>};</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><i>/**************************************</i></td></tr>
<tr><th id="497">497</th><td><i> *     Attributes commands</i></td></tr>
<tr><th id="498">498</th><td><i> **************************************/</i></td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><b>enum</b> <dfn class="type def" id="_attribute_commands_e" title='_attribute_commands_e' data-ref="_attribute_commands_e">_attribute_commands_e</dfn> {</td></tr>
<tr><th id="501">501</th><td>	<dfn class="enum" id="ATTRIBUTE_CMD_READ" title='ATTRIBUTE_CMD_READ' data-ref="ATTRIBUTE_CMD_READ">ATTRIBUTE_CMD_READ</dfn> = <var>0</var>,</td></tr>
<tr><th id="502">502</th><td>	<dfn class="enum" id="ATTRIBUTE_CMD_WRITE" title='ATTRIBUTE_CMD_WRITE' data-ref="ATTRIBUTE_CMD_WRITE">ATTRIBUTE_CMD_WRITE</dfn>,</td></tr>
<tr><th id="503">503</th><td>	<dfn class="enum" id="ATTRIBUTE_CMD_READ_CLEAR" title='ATTRIBUTE_CMD_READ_CLEAR' data-ref="ATTRIBUTE_CMD_READ_CLEAR">ATTRIBUTE_CMD_READ_CLEAR</dfn>,</td></tr>
<tr><th id="504">504</th><td>	<dfn class="enum" id="ATTRIBUTE_CMD_CLEAR" title='ATTRIBUTE_CMD_CLEAR' data-ref="ATTRIBUTE_CMD_CLEAR">ATTRIBUTE_CMD_CLEAR</dfn>,</td></tr>
<tr><th id="505">505</th><td>	<dfn class="enum" id="ATTRIBUTE_NUM_OF_COMMANDS" title='ATTRIBUTE_NUM_OF_COMMANDS' data-ref="ATTRIBUTE_NUM_OF_COMMANDS">ATTRIBUTE_NUM_OF_COMMANDS</dfn></td></tr>
<tr><th id="506">506</th><td>};</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td><i>/**************************************/</i></td></tr>
<tr><th id="509">509</th><td><i>/*                                    */</i></td></tr>
<tr><th id="510">510</th><td><i>/*     P U B L I C      G L O B A L   */</i></td></tr>
<tr><th id="511">511</th><td><i>/*                                    */</i></td></tr>
<tr><th id="512">512</th><td><i>/**************************************/</i></td></tr>
<tr><th id="513">513</th><td><b>struct</b> <dfn class="type def" id="public_global" title='public_global' data-ref="public_global">public_global</dfn> {</td></tr>
<tr><th id="514">514</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_global::max_path" title='public_global::max_path' data-ref="public_global::max_path">max_path</dfn>;       <i>/* 32bit is wasty, but this will be used often */</i></td></tr>
<tr><th id="515">515</th><td><i>/* (Global) 32bit is wasty, but this will be used often */</i></td></tr>
<tr><th id="516">516</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_global::max_ports" title='public_global::max_ports' data-ref="public_global::max_ports">max_ports</dfn>;</td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/MODE_1P" data-ref="_M/MODE_1P">MODE_1P</dfn>	1		/* TBD - NEED TO THINK OF A BETTER NAME */</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/MODE_2P" data-ref="_M/MODE_2P">MODE_2P</dfn>	2</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/MODE_3P" data-ref="_M/MODE_3P">MODE_3P</dfn>	3</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/MODE_4P" data-ref="_M/MODE_4P">MODE_4P</dfn>	4</u></td></tr>
<tr><th id="521">521</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_global::debug_mb_offset" title='public_global::debug_mb_offset' data-ref="public_global::debug_mb_offset">debug_mb_offset</dfn>;</td></tr>
<tr><th id="522">522</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_global::phymod_dbg_mb_offset" title='public_global::phymod_dbg_mb_offset' data-ref="public_global::phymod_dbg_mb_offset">phymod_dbg_mb_offset</dfn>;</td></tr>
<tr><th id="523">523</th><td>	<b>struct</b> <a class="type" href="#couple_mode_teaming" title='couple_mode_teaming' data-ref="couple_mode_teaming">couple_mode_teaming</a> <dfn class="decl field" id="public_global::cmt" title='public_global::cmt' data-ref="public_global::cmt">cmt</dfn>;</td></tr>
<tr><th id="524">524</th><td><i>/* Temperature in Celcius (-255C / +255C), measured every second. */</i></td></tr>
<tr><th id="525">525</th><td>	<a class="typedef" href="bcm_osal.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl field" id="public_global::internal_temperature" title='public_global::internal_temperature' data-ref="public_global::internal_temperature">internal_temperature</dfn>;</td></tr>
<tr><th id="526">526</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_global::mfw_ver" title='public_global::mfw_ver' data-ref="public_global::mfw_ver">mfw_ver</dfn>;</td></tr>
<tr><th id="527">527</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_global::running_bundle_id" title='public_global::running_bundle_id' data-ref="public_global::running_bundle_id">running_bundle_id</dfn>;</td></tr>
<tr><th id="528">528</th><td>	<a class="typedef" href="bcm_osal.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl field" id="public_global::external_temperature" title='public_global::external_temperature' data-ref="public_global::external_temperature">external_temperature</dfn>;</td></tr>
<tr><th id="529">529</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_global::mdump_reason" title='public_global::mdump_reason' data-ref="public_global::mdump_reason">mdump_reason</dfn>;</td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/MDUMP_REASON_INTERNAL_ERROR" data-ref="_M/MDUMP_REASON_INTERNAL_ERROR">MDUMP_REASON_INTERNAL_ERROR</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/MDUMP_REASON_EXTERNAL_TRIGGER" data-ref="_M/MDUMP_REASON_EXTERNAL_TRIGGER">MDUMP_REASON_EXTERNAL_TRIGGER</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/MDUMP_REASON_DUMP_AGED" data-ref="_M/MDUMP_REASON_DUMP_AGED">MDUMP_REASON_DUMP_AGED</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="533">533</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_global::ext_phy_upgrade_fw" title='public_global::ext_phy_upgrade_fw' data-ref="public_global::ext_phy_upgrade_fw">ext_phy_upgrade_fw</dfn>;</td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/EXT_PHY_FW_UPGRADE_STATUS_MASK" data-ref="_M/EXT_PHY_FW_UPGRADE_STATUS_MASK">EXT_PHY_FW_UPGRADE_STATUS_MASK</dfn>		(0x0000ffff)</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/EXT_PHY_FW_UPGRADE_STATUS_OFFSET" data-ref="_M/EXT_PHY_FW_UPGRADE_STATUS_OFFSET">EXT_PHY_FW_UPGRADE_STATUS_OFFSET</dfn>		(0)</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/EXT_PHY_FW_UPGRADE_STATUS_IN_PROGRESS" data-ref="_M/EXT_PHY_FW_UPGRADE_STATUS_IN_PROGRESS">EXT_PHY_FW_UPGRADE_STATUS_IN_PROGRESS</dfn>	(1)</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/EXT_PHY_FW_UPGRADE_STATUS_FAILED" data-ref="_M/EXT_PHY_FW_UPGRADE_STATUS_FAILED">EXT_PHY_FW_UPGRADE_STATUS_FAILED</dfn>	(2)</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/EXT_PHY_FW_UPGRADE_STATUS_SUCCESS" data-ref="_M/EXT_PHY_FW_UPGRADE_STATUS_SUCCESS">EXT_PHY_FW_UPGRADE_STATUS_SUCCESS</dfn>	(3)</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/EXT_PHY_FW_UPGRADE_TYPE_MASK" data-ref="_M/EXT_PHY_FW_UPGRADE_TYPE_MASK">EXT_PHY_FW_UPGRADE_TYPE_MASK</dfn>		(0xffff0000)</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/EXT_PHY_FW_UPGRADE_TYPE_OFFSET" data-ref="_M/EXT_PHY_FW_UPGRADE_TYPE_OFFSET">EXT_PHY_FW_UPGRADE_TYPE_OFFSET</dfn>		(16)</u></td></tr>
<tr><th id="541">541</th><td>};</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><i>/**************************************/</i></td></tr>
<tr><th id="544">544</th><td><i>/*                                    */</i></td></tr>
<tr><th id="545">545</th><td><i>/*     P U B L I C      P A T H       */</i></td></tr>
<tr><th id="546">546</th><td><i>/*                                    */</i></td></tr>
<tr><th id="547">547</th><td><i>/**************************************/</i></td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td><i>/****************************************************************************</i></td></tr>
<tr><th id="550">550</th><td><i> * Shared Memory 2 Region                                                   *</i></td></tr>
<tr><th id="551">551</th><td><i> ****************************************************************************/</i></td></tr>
<tr><th id="552">552</th><td><i>/* The fw_flr_ack is actually built in the following way:                   */</i></td></tr>
<tr><th id="553">553</th><td><i>/* 8 bit:  PF ack                                                           */</i></td></tr>
<tr><th id="554">554</th><td><i>/* 128 bit: VF ack                                                           */</i></td></tr>
<tr><th id="555">555</th><td><i>/* 8 bit:  ios_dis_ack                                                      */</i></td></tr>
<tr><th id="556">556</th><td><i>/* In order to maintain endianity in the mailbox hsi, we want to keep using */</i></td></tr>
<tr><th id="557">557</th><td><i>/* u32. The fw must have the VF right after the PF since this is how it     */</i></td></tr>
<tr><th id="558">558</th><td><i>/* access arrays(it expects always the VF to reside after the PF, and that  */</i></td></tr>
<tr><th id="559">559</th><td><i>/* makes the calculation much easier for it. )                              */</i></td></tr>
<tr><th id="560">560</th><td><i>/* In order to answer both limitations, and keep the struct small, the code */</i></td></tr>
<tr><th id="561">561</th><td><i>/* will abuse the structure defined here to achieve the actual partition    */</i></td></tr>
<tr><th id="562">562</th><td><i>/* above                                                                    */</i></td></tr>
<tr><th id="563">563</th><td><i>/****************************************************************************/</i></td></tr>
<tr><th id="564">564</th><td><b>struct</b> <dfn class="type def" id="fw_flr_mb" title='fw_flr_mb' data-ref="fw_flr_mb">fw_flr_mb</dfn> {</td></tr>
<tr><th id="565">565</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="fw_flr_mb::aggint" title='fw_flr_mb::aggint' data-ref="fw_flr_mb::aggint">aggint</dfn>;</td></tr>
<tr><th id="566">566</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="fw_flr_mb::opgen_addr" title='fw_flr_mb::opgen_addr' data-ref="fw_flr_mb::opgen_addr">opgen_addr</dfn>;</td></tr>
<tr><th id="567">567</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="fw_flr_mb::accum_ack" title='fw_flr_mb::accum_ack' data-ref="fw_flr_mb::accum_ack">accum_ack</dfn>;      <i>/* 0..15:PF, 16..207:VF, 256..271:IOV_DIS */</i></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/ACCUM_ACK_PF_BASE" data-ref="_M/ACCUM_ACK_PF_BASE">ACCUM_ACK_PF_BASE</dfn>	0</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/ACCUM_ACK_PF_SHIFT" data-ref="_M/ACCUM_ACK_PF_SHIFT">ACCUM_ACK_PF_SHIFT</dfn>	0</u></td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/ACCUM_ACK_VF_BASE" data-ref="_M/ACCUM_ACK_VF_BASE">ACCUM_ACK_VF_BASE</dfn>	8</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/ACCUM_ACK_VF_SHIFT" data-ref="_M/ACCUM_ACK_VF_SHIFT">ACCUM_ACK_VF_SHIFT</dfn>	3</u></td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/ACCUM_ACK_IOV_DIS_BASE" data-ref="_M/ACCUM_ACK_IOV_DIS_BASE">ACCUM_ACK_IOV_DIS_BASE</dfn>	256</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/ACCUM_ACK_IOV_DIS_SHIFT" data-ref="_M/ACCUM_ACK_IOV_DIS_SHIFT">ACCUM_ACK_IOV_DIS_SHIFT</dfn>	8</u></td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>};</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td><b>struct</b> <dfn class="type def" id="public_path" title='public_path' data-ref="public_path">public_path</dfn> {</td></tr>
<tr><th id="580">580</th><td>	<b>struct</b> <a class="type" href="#fw_flr_mb" title='fw_flr_mb' data-ref="fw_flr_mb">fw_flr_mb</a> <dfn class="decl field" id="public_path::flr_mb" title='public_path::flr_mb' data-ref="public_path::flr_mb">flr_mb</dfn>;</td></tr>
<tr><th id="581">581</th><td>	<i>/*</i></td></tr>
<tr><th id="582">582</th><td><i>	 * mcp_vf_disabled is set by the MCP to indicate the driver about VFs</i></td></tr>
<tr><th id="583">583</th><td><i>	 * which were disabled/flred</i></td></tr>
<tr><th id="584">584</th><td><i>	 */</i></td></tr>
<tr><th id="585">585</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_path::mcp_vf_disabled" title='public_path::mcp_vf_disabled' data-ref="public_path::mcp_vf_disabled">mcp_vf_disabled</dfn>[<a class="macro" href="#20" title="192" data-ref="_M/VF_MAX_STATIC">VF_MAX_STATIC</a> / <var>32</var>];    <i>/* 0x003c */</i></td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td><i>/* Reset on mcp reset, and incremented for eveny process kill event. */</i></td></tr>
<tr><th id="588">588</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_path::process_kill" title='public_path::process_kill' data-ref="public_path::process_kill">process_kill</dfn>;</td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/PROCESS_KILL_COUNTER_MASK" data-ref="_M/PROCESS_KILL_COUNTER_MASK">PROCESS_KILL_COUNTER_MASK</dfn>		0x0000ffff</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/PROCESS_KILL_COUNTER_OFFSET" data-ref="_M/PROCESS_KILL_COUNTER_OFFSET">PROCESS_KILL_COUNTER_OFFSET</dfn>		0</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/PROCESS_KILL_GLOB_AEU_BIT_MASK" data-ref="_M/PROCESS_KILL_GLOB_AEU_BIT_MASK">PROCESS_KILL_GLOB_AEU_BIT_MASK</dfn>		0xffff0000</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/PROCESS_KILL_GLOB_AEU_BIT_OFFSET" data-ref="_M/PROCESS_KILL_GLOB_AEU_BIT_OFFSET">PROCESS_KILL_GLOB_AEU_BIT_OFFSET</dfn>	16</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/GLOBAL_AEU_BIT" data-ref="_M/GLOBAL_AEU_BIT">GLOBAL_AEU_BIT</dfn>(aeu_reg_id, aeu_bit) (aeu_reg_id * 32 + aeu_bit)</u></td></tr>
<tr><th id="594">594</th><td>};</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td><i>/**************************************/</i></td></tr>
<tr><th id="597">597</th><td><i>/*                                    */</i></td></tr>
<tr><th id="598">598</th><td><i>/*     P U B L I C      P O R T       */</i></td></tr>
<tr><th id="599">599</th><td><i>/*                                    */</i></td></tr>
<tr><th id="600">600</th><td><i>/**************************************/</i></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/FC_NPIV_WWPN_SIZE" data-ref="_M/FC_NPIV_WWPN_SIZE">FC_NPIV_WWPN_SIZE</dfn> 8</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/FC_NPIV_WWNN_SIZE" data-ref="_M/FC_NPIV_WWNN_SIZE">FC_NPIV_WWNN_SIZE</dfn> 8</u></td></tr>
<tr><th id="603">603</th><td><b>struct</b> <dfn class="type def" id="dci_npiv_settings" title='dci_npiv_settings' data-ref="dci_npiv_settings">dci_npiv_settings</dfn> {</td></tr>
<tr><th id="604">604</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dci_npiv_settings::npiv_wwpn" title='dci_npiv_settings::npiv_wwpn' data-ref="dci_npiv_settings::npiv_wwpn">npiv_wwpn</dfn>[<a class="macro" href="#601" title="8" data-ref="_M/FC_NPIV_WWPN_SIZE">FC_NPIV_WWPN_SIZE</a>];</td></tr>
<tr><th id="605">605</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dci_npiv_settings::npiv_wwnn" title='dci_npiv_settings::npiv_wwnn' data-ref="dci_npiv_settings::npiv_wwnn">npiv_wwnn</dfn>[<a class="macro" href="#602" title="8" data-ref="_M/FC_NPIV_WWNN_SIZE">FC_NPIV_WWNN_SIZE</a>];</td></tr>
<tr><th id="606">606</th><td>};</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td><b>struct</b> <dfn class="type def" id="dci_fc_npiv_cfg" title='dci_fc_npiv_cfg' data-ref="dci_fc_npiv_cfg">dci_fc_npiv_cfg</dfn> {</td></tr>
<tr><th id="609">609</th><td>	<i>/* hdr used internally by the MFW */</i></td></tr>
<tr><th id="610">610</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="dci_fc_npiv_cfg::hdr" title='dci_fc_npiv_cfg::hdr' data-ref="dci_fc_npiv_cfg::hdr">hdr</dfn>;</td></tr>
<tr><th id="611">611</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="dci_fc_npiv_cfg::num_of_npiv" title='dci_fc_npiv_cfg::num_of_npiv' data-ref="dci_fc_npiv_cfg::num_of_npiv">num_of_npiv</dfn>;</td></tr>
<tr><th id="612">612</th><td>};</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/MAX_NUMBER_NPIV" data-ref="_M/MAX_NUMBER_NPIV">MAX_NUMBER_NPIV</dfn> 64</u></td></tr>
<tr><th id="615">615</th><td><b>struct</b> <dfn class="type def" id="dci_fc_npiv_tbl" title='dci_fc_npiv_tbl' data-ref="dci_fc_npiv_tbl">dci_fc_npiv_tbl</dfn> {</td></tr>
<tr><th id="616">616</th><td>	<b>struct</b> <a class="type" href="#dci_fc_npiv_cfg" title='dci_fc_npiv_cfg' data-ref="dci_fc_npiv_cfg">dci_fc_npiv_cfg</a> <dfn class="decl field" id="dci_fc_npiv_tbl::fc_npiv_cfg" title='dci_fc_npiv_tbl::fc_npiv_cfg' data-ref="dci_fc_npiv_tbl::fc_npiv_cfg">fc_npiv_cfg</dfn>;</td></tr>
<tr><th id="617">617</th><td>	<b>struct</b> <a class="type" href="#dci_npiv_settings" title='dci_npiv_settings' data-ref="dci_npiv_settings">dci_npiv_settings</a> <dfn class="decl field" id="dci_fc_npiv_tbl::settings" title='dci_fc_npiv_tbl::settings' data-ref="dci_fc_npiv_tbl::settings">settings</dfn>[<a class="macro" href="#614" title="64" data-ref="_M/MAX_NUMBER_NPIV">MAX_NUMBER_NPIV</a>];</td></tr>
<tr><th id="618">618</th><td>};</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td><i>/****************************************************************************</i></td></tr>
<tr><th id="621">621</th><td><i> * Driver &lt;-&gt; FW Mailbox                                                    *</i></td></tr>
<tr><th id="622">622</th><td><i> ****************************************************************************/</i></td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td><b>struct</b> <dfn class="type def" id="public_port" title='public_port' data-ref="public_port">public_port</dfn> {</td></tr>
<tr><th id="625">625</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::validity_map" title='public_port::validity_map' data-ref="public_port::validity_map">validity_map</dfn>;   <i>/* 0x0 (4*2 = 0x8) */</i></td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td>	<i>/* validity bits */</i></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/MCP_VALIDITY_PCI_CFG" data-ref="_M/MCP_VALIDITY_PCI_CFG">MCP_VALIDITY_PCI_CFG</dfn>                    0x00100000</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/MCP_VALIDITY_MB" data-ref="_M/MCP_VALIDITY_MB">MCP_VALIDITY_MB</dfn>                         0x00200000</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/MCP_VALIDITY_DEV_INFO" data-ref="_M/MCP_VALIDITY_DEV_INFO">MCP_VALIDITY_DEV_INFO</dfn>                   0x00400000</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/MCP_VALIDITY_RESERVED" data-ref="_M/MCP_VALIDITY_RESERVED">MCP_VALIDITY_RESERVED</dfn>                   0x00000007</u></td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>	<i>/* One licensing bit should be set */</i></td></tr>
<tr><th id="634">634</th><td><i>/* yaniv - tbd ? license */</i></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/MCP_VALIDITY_LIC_KEY_IN_EFFECT_MASK" data-ref="_M/MCP_VALIDITY_LIC_KEY_IN_EFFECT_MASK">MCP_VALIDITY_LIC_KEY_IN_EFFECT_MASK</dfn>     0x00000038</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/MCP_VALIDITY_LIC_MANUF_KEY_IN_EFFECT" data-ref="_M/MCP_VALIDITY_LIC_MANUF_KEY_IN_EFFECT">MCP_VALIDITY_LIC_MANUF_KEY_IN_EFFECT</dfn>    0x00000008</u></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/MCP_VALIDITY_LIC_UPGRADE_KEY_IN_EFFECT" data-ref="_M/MCP_VALIDITY_LIC_UPGRADE_KEY_IN_EFFECT">MCP_VALIDITY_LIC_UPGRADE_KEY_IN_EFFECT</dfn>  0x00000010</u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/MCP_VALIDITY_LIC_NO_KEY_IN_EFFECT" data-ref="_M/MCP_VALIDITY_LIC_NO_KEY_IN_EFFECT">MCP_VALIDITY_LIC_NO_KEY_IN_EFFECT</dfn>       0x00000020</u></td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>	<i>/* Active MFW */</i></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/MCP_VALIDITY_ACTIVE_MFW_UNKNOWN" data-ref="_M/MCP_VALIDITY_ACTIVE_MFW_UNKNOWN">MCP_VALIDITY_ACTIVE_MFW_UNKNOWN</dfn>         0x00000000</u></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/MCP_VALIDITY_ACTIVE_MFW_MASK" data-ref="_M/MCP_VALIDITY_ACTIVE_MFW_MASK">MCP_VALIDITY_ACTIVE_MFW_MASK</dfn>            0x000001c0</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/MCP_VALIDITY_ACTIVE_MFW_NCSI" data-ref="_M/MCP_VALIDITY_ACTIVE_MFW_NCSI">MCP_VALIDITY_ACTIVE_MFW_NCSI</dfn>            0x00000040</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/MCP_VALIDITY_ACTIVE_MFW_NONE" data-ref="_M/MCP_VALIDITY_ACTIVE_MFW_NONE">MCP_VALIDITY_ACTIVE_MFW_NONE</dfn>            0x000001c0</u></td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::link_status" title='public_port::link_status' data-ref="public_port::link_status">link_status</dfn>;</td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_LINK_UP" data-ref="_M/LINK_STATUS_LINK_UP">LINK_STATUS_LINK_UP</dfn>				0x00000001</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_SPEED_AND_DUPLEX_MASK" data-ref="_M/LINK_STATUS_SPEED_AND_DUPLEX_MASK">LINK_STATUS_SPEED_AND_DUPLEX_MASK</dfn>		0x0000001e</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_SPEED_AND_DUPLEX_1000THD" data-ref="_M/LINK_STATUS_SPEED_AND_DUPLEX_1000THD">LINK_STATUS_SPEED_AND_DUPLEX_1000THD</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_SPEED_AND_DUPLEX_1000TFD" data-ref="_M/LINK_STATUS_SPEED_AND_DUPLEX_1000TFD">LINK_STATUS_SPEED_AND_DUPLEX_1000TFD</dfn>		(2 &lt;&lt; 1)</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_SPEED_AND_DUPLEX_10G" data-ref="_M/LINK_STATUS_SPEED_AND_DUPLEX_10G">LINK_STATUS_SPEED_AND_DUPLEX_10G</dfn>		(3 &lt;&lt; 1)</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_SPEED_AND_DUPLEX_20G" data-ref="_M/LINK_STATUS_SPEED_AND_DUPLEX_20G">LINK_STATUS_SPEED_AND_DUPLEX_20G</dfn>		(4 &lt;&lt; 1)</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_SPEED_AND_DUPLEX_40G" data-ref="_M/LINK_STATUS_SPEED_AND_DUPLEX_40G">LINK_STATUS_SPEED_AND_DUPLEX_40G</dfn>		(5 &lt;&lt; 1)</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_SPEED_AND_DUPLEX_50G" data-ref="_M/LINK_STATUS_SPEED_AND_DUPLEX_50G">LINK_STATUS_SPEED_AND_DUPLEX_50G</dfn>		(6 &lt;&lt; 1)</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_SPEED_AND_DUPLEX_100G" data-ref="_M/LINK_STATUS_SPEED_AND_DUPLEX_100G">LINK_STATUS_SPEED_AND_DUPLEX_100G</dfn>		(7 &lt;&lt; 1)</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_SPEED_AND_DUPLEX_25G" data-ref="_M/LINK_STATUS_SPEED_AND_DUPLEX_25G">LINK_STATUS_SPEED_AND_DUPLEX_25G</dfn>		(8 &lt;&lt; 1)</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_AUTO_NEGOTIATE_ENABLED" data-ref="_M/LINK_STATUS_AUTO_NEGOTIATE_ENABLED">LINK_STATUS_AUTO_NEGOTIATE_ENABLED</dfn>		0x00000020</u></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_AUTO_NEGOTIATE_COMPLETE" data-ref="_M/LINK_STATUS_AUTO_NEGOTIATE_COMPLETE">LINK_STATUS_AUTO_NEGOTIATE_COMPLETE</dfn>		0x00000040</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_PARALLEL_DETECTION_USED" data-ref="_M/LINK_STATUS_PARALLEL_DETECTION_USED">LINK_STATUS_PARALLEL_DETECTION_USED</dfn>		0x00000080</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_PFC_ENABLED" data-ref="_M/LINK_STATUS_PFC_ENABLED">LINK_STATUS_PFC_ENABLED</dfn>				0x00000100</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_LINK_PARTNER_1000TFD_CAPABLE" data-ref="_M/LINK_STATUS_LINK_PARTNER_1000TFD_CAPABLE">LINK_STATUS_LINK_PARTNER_1000TFD_CAPABLE</dfn>	0x00000200</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_LINK_PARTNER_1000THD_CAPABLE" data-ref="_M/LINK_STATUS_LINK_PARTNER_1000THD_CAPABLE">LINK_STATUS_LINK_PARTNER_1000THD_CAPABLE</dfn>	0x00000400</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_LINK_PARTNER_10G_CAPABLE" data-ref="_M/LINK_STATUS_LINK_PARTNER_10G_CAPABLE">LINK_STATUS_LINK_PARTNER_10G_CAPABLE</dfn>		0x00000800</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_LINK_PARTNER_20G_CAPABLE" data-ref="_M/LINK_STATUS_LINK_PARTNER_20G_CAPABLE">LINK_STATUS_LINK_PARTNER_20G_CAPABLE</dfn>		0x00001000</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_LINK_PARTNER_40G_CAPABLE" data-ref="_M/LINK_STATUS_LINK_PARTNER_40G_CAPABLE">LINK_STATUS_LINK_PARTNER_40G_CAPABLE</dfn>		0x00002000</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_LINK_PARTNER_50G_CAPABLE" data-ref="_M/LINK_STATUS_LINK_PARTNER_50G_CAPABLE">LINK_STATUS_LINK_PARTNER_50G_CAPABLE</dfn>		0x00004000</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_LINK_PARTNER_100G_CAPABLE" data-ref="_M/LINK_STATUS_LINK_PARTNER_100G_CAPABLE">LINK_STATUS_LINK_PARTNER_100G_CAPABLE</dfn>		0x00008000</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_LINK_PARTNER_25G_CAPABLE" data-ref="_M/LINK_STATUS_LINK_PARTNER_25G_CAPABLE">LINK_STATUS_LINK_PARTNER_25G_CAPABLE</dfn>		0x00010000</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_LINK_PARTNER_FLOW_CONTROL_MASK" data-ref="_M/LINK_STATUS_LINK_PARTNER_FLOW_CONTROL_MASK">LINK_STATUS_LINK_PARTNER_FLOW_CONTROL_MASK</dfn>	0x000C0000</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_LINK_PARTNER_NOT_PAUSE_CAPABLE" data-ref="_M/LINK_STATUS_LINK_PARTNER_NOT_PAUSE_CAPABLE">LINK_STATUS_LINK_PARTNER_NOT_PAUSE_CAPABLE</dfn>	(0 &lt;&lt; 18)</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_LINK_PARTNER_SYMMETRIC_PAUSE" data-ref="_M/LINK_STATUS_LINK_PARTNER_SYMMETRIC_PAUSE">LINK_STATUS_LINK_PARTNER_SYMMETRIC_PAUSE</dfn>	(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_LINK_PARTNER_ASYMMETRIC_PAUSE" data-ref="_M/LINK_STATUS_LINK_PARTNER_ASYMMETRIC_PAUSE">LINK_STATUS_LINK_PARTNER_ASYMMETRIC_PAUSE</dfn>	(2 &lt;&lt; 18)</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_LINK_PARTNER_BOTH_PAUSE" data-ref="_M/LINK_STATUS_LINK_PARTNER_BOTH_PAUSE">LINK_STATUS_LINK_PARTNER_BOTH_PAUSE</dfn>		(3 &lt;&lt; 18)</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_SFP_TX_FAULT" data-ref="_M/LINK_STATUS_SFP_TX_FAULT">LINK_STATUS_SFP_TX_FAULT</dfn>			0x00100000</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_TX_FLOW_CONTROL_ENABLED" data-ref="_M/LINK_STATUS_TX_FLOW_CONTROL_ENABLED">LINK_STATUS_TX_FLOW_CONTROL_ENABLED</dfn>		0x00200000</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_RX_FLOW_CONTROL_ENABLED" data-ref="_M/LINK_STATUS_RX_FLOW_CONTROL_ENABLED">LINK_STATUS_RX_FLOW_CONTROL_ENABLED</dfn>		0x00400000</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_RX_SIGNAL_PRESENT" data-ref="_M/LINK_STATUS_RX_SIGNAL_PRESENT">LINK_STATUS_RX_SIGNAL_PRESENT</dfn>			0x00800000</u></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_MAC_LOCAL_FAULT" data-ref="_M/LINK_STATUS_MAC_LOCAL_FAULT">LINK_STATUS_MAC_LOCAL_FAULT</dfn>			0x01000000</u></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_MAC_REMOTE_FAULT" data-ref="_M/LINK_STATUS_MAC_REMOTE_FAULT">LINK_STATUS_MAC_REMOTE_FAULT</dfn>			0x02000000</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_UNSUPPORTED_SPD_REQ" data-ref="_M/LINK_STATUS_UNSUPPORTED_SPD_REQ">LINK_STATUS_UNSUPPORTED_SPD_REQ</dfn>			0x04000000</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_FEC_MODE_MASK" data-ref="_M/LINK_STATUS_FEC_MODE_MASK">LINK_STATUS_FEC_MODE_MASK</dfn>			0x38000000</u></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_FEC_MODE_NONE" data-ref="_M/LINK_STATUS_FEC_MODE_NONE">LINK_STATUS_FEC_MODE_NONE</dfn>			(0 &lt;&lt; 27)</u></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_FEC_MODE_FIRECODE_CL74" data-ref="_M/LINK_STATUS_FEC_MODE_FIRECODE_CL74">LINK_STATUS_FEC_MODE_FIRECODE_CL74</dfn>		(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_FEC_MODE_RS_CL91" data-ref="_M/LINK_STATUS_FEC_MODE_RS_CL91">LINK_STATUS_FEC_MODE_RS_CL91</dfn>			(2 &lt;&lt; 27)</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/LINK_STATUS_EXT_PHY_LINK_UP" data-ref="_M/LINK_STATUS_EXT_PHY_LINK_UP">LINK_STATUS_EXT_PHY_LINK_UP</dfn>			0x40000000</u></td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::link_status1" title='public_port::link_status1' data-ref="public_port::link_status1">link_status1</dfn>;</td></tr>
<tr><th id="688">688</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::ext_phy_fw_version" title='public_port::ext_phy_fw_version' data-ref="public_port::ext_phy_fw_version">ext_phy_fw_version</dfn>;</td></tr>
<tr><th id="689">689</th><td><i>/* Points to struct eth_phy_cfg (For READ-ONLY) */</i></td></tr>
<tr><th id="690">690</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::drv_phy_cfg_addr" title='public_port::drv_phy_cfg_addr' data-ref="public_port::drv_phy_cfg_addr">drv_phy_cfg_addr</dfn>;</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::port_stx" title='public_port::port_stx' data-ref="public_port::port_stx">port_stx</dfn>;</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::stat_nig_timer" title='public_port::stat_nig_timer' data-ref="public_port::stat_nig_timer">stat_nig_timer</dfn>;</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>	<b>struct</b> <a class="type" href="#port_mf_cfg" title='port_mf_cfg' data-ref="port_mf_cfg">port_mf_cfg</a> <dfn class="decl field" id="public_port::port_mf_config" title='public_port::port_mf_config' data-ref="public_port::port_mf_config">port_mf_config</dfn>;</td></tr>
<tr><th id="697">697</th><td>	<b>struct</b> <a class="type" href="#port_stats" title='port_stats' data-ref="port_stats">port_stats</a> <dfn class="decl field" id="public_port::stats" title='public_port::stats' data-ref="public_port::stats">stats</dfn>;</td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::media_type" title='public_port::media_type' data-ref="public_port::media_type">media_type</dfn>;</td></tr>
<tr><th id="700">700</th><td><u>#define	<dfn class="macro" id="_M/MEDIA_UNSPECIFIED" data-ref="_M/MEDIA_UNSPECIFIED">MEDIA_UNSPECIFIED</dfn>	0x0</u></td></tr>
<tr><th id="701">701</th><td><u>#define	<dfn class="macro" id="_M/MEDIA_SFPP_10G_FIBER" data-ref="_M/MEDIA_SFPP_10G_FIBER">MEDIA_SFPP_10G_FIBER</dfn>	0x1	/* Use MEDIA_MODULE_FIBER instead */</u></td></tr>
<tr><th id="702">702</th><td><u>#define	<dfn class="macro" id="_M/MEDIA_XFP_FIBER" data-ref="_M/MEDIA_XFP_FIBER">MEDIA_XFP_FIBER</dfn>		0x2	/* Use MEDIA_MODULE_FIBER instead */</u></td></tr>
<tr><th id="703">703</th><td><u>#define	<dfn class="macro" id="_M/MEDIA_DA_TWINAX" data-ref="_M/MEDIA_DA_TWINAX">MEDIA_DA_TWINAX</dfn>		0x3</u></td></tr>
<tr><th id="704">704</th><td><u>#define	<dfn class="macro" id="_M/MEDIA_BASE_T" data-ref="_M/MEDIA_BASE_T">MEDIA_BASE_T</dfn>		0x4</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/MEDIA_SFP_1G_FIBER" data-ref="_M/MEDIA_SFP_1G_FIBER">MEDIA_SFP_1G_FIBER</dfn>	0x5	/* Use MEDIA_MODULE_FIBER instead */</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/MEDIA_MODULE_FIBER" data-ref="_M/MEDIA_MODULE_FIBER">MEDIA_MODULE_FIBER</dfn>	0x6</u></td></tr>
<tr><th id="707">707</th><td><u>#define	<dfn class="macro" id="_M/MEDIA_KR" data-ref="_M/MEDIA_KR">MEDIA_KR</dfn>		0xf0</u></td></tr>
<tr><th id="708">708</th><td><u>#define	<dfn class="macro" id="_M/MEDIA_NOT_PRESENT" data-ref="_M/MEDIA_NOT_PRESENT">MEDIA_NOT_PRESENT</dfn>	0xff</u></td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::lfa_status" title='public_port::lfa_status' data-ref="public_port::lfa_status">lfa_status</dfn>;</td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/LFA_LINK_FLAP_REASON_OFFSET" data-ref="_M/LFA_LINK_FLAP_REASON_OFFSET">LFA_LINK_FLAP_REASON_OFFSET</dfn>		0</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/LFA_LINK_FLAP_REASON_MASK" data-ref="_M/LFA_LINK_FLAP_REASON_MASK">LFA_LINK_FLAP_REASON_MASK</dfn>		0x000000ff</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/LFA_NO_REASON" data-ref="_M/LFA_NO_REASON">LFA_NO_REASON</dfn>					(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/LFA_LINK_DOWN" data-ref="_M/LFA_LINK_DOWN">LFA_LINK_DOWN</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/LFA_FORCE_INIT" data-ref="_M/LFA_FORCE_INIT">LFA_FORCE_INIT</dfn>					(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/LFA_LOOPBACK_MISMATCH" data-ref="_M/LFA_LOOPBACK_MISMATCH">LFA_LOOPBACK_MISMATCH</dfn>				(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/LFA_SPEED_MISMATCH" data-ref="_M/LFA_SPEED_MISMATCH">LFA_SPEED_MISMATCH</dfn>				(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/LFA_FLOW_CTRL_MISMATCH" data-ref="_M/LFA_FLOW_CTRL_MISMATCH">LFA_FLOW_CTRL_MISMATCH</dfn>				(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/LFA_ADV_SPEED_MISMATCH" data-ref="_M/LFA_ADV_SPEED_MISMATCH">LFA_ADV_SPEED_MISMATCH</dfn>				(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/LFA_EEE_MISMATCH" data-ref="_M/LFA_EEE_MISMATCH">LFA_EEE_MISMATCH</dfn>				(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/LFA_LINK_MODES_MISMATCH" data-ref="_M/LFA_LINK_MODES_MISMATCH">LFA_LINK_MODES_MISMATCH</dfn>			(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/LINK_FLAP_AVOIDANCE_COUNT_OFFSET" data-ref="_M/LINK_FLAP_AVOIDANCE_COUNT_OFFSET">LINK_FLAP_AVOIDANCE_COUNT_OFFSET</dfn>	8</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/LINK_FLAP_AVOIDANCE_COUNT_MASK" data-ref="_M/LINK_FLAP_AVOIDANCE_COUNT_MASK">LINK_FLAP_AVOIDANCE_COUNT_MASK</dfn>		0x0000ff00</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/LINK_FLAP_COUNT_OFFSET" data-ref="_M/LINK_FLAP_COUNT_OFFSET">LINK_FLAP_COUNT_OFFSET</dfn>			16</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/LINK_FLAP_COUNT_MASK" data-ref="_M/LINK_FLAP_COUNT_MASK">LINK_FLAP_COUNT_MASK</dfn>			0x00ff0000</u></td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::link_change_count" title='public_port::link_change_count' data-ref="public_port::link_change_count">link_change_count</dfn>;</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>	<i>/* LLDP params */</i></td></tr>
<tr><th id="730">730</th><td><i>/* offset: 536 bytes? */</i></td></tr>
<tr><th id="731">731</th><td>	<b>struct</b> <a class="type" href="#lldp_config_params_s" title='lldp_config_params_s' data-ref="lldp_config_params_s">lldp_config_params_s</a> <dfn class="decl field" id="public_port::lldp_config_params" title='public_port::lldp_config_params' data-ref="public_port::lldp_config_params">lldp_config_params</dfn>[<a class="enum" href="#LLDP_MAX_LLDP_AGENTS" title='LLDP_MAX_LLDP_AGENTS' data-ref="LLDP_MAX_LLDP_AGENTS">LLDP_MAX_LLDP_AGENTS</a>];</td></tr>
<tr><th id="732">732</th><td>	<b>struct</b> <a class="type" href="#lldp_status_params_s" title='lldp_status_params_s' data-ref="lldp_status_params_s">lldp_status_params_s</a> <dfn class="decl field" id="public_port::lldp_status_params" title='public_port::lldp_status_params' data-ref="public_port::lldp_status_params">lldp_status_params</dfn>[<a class="enum" href="#LLDP_MAX_LLDP_AGENTS" title='LLDP_MAX_LLDP_AGENTS' data-ref="LLDP_MAX_LLDP_AGENTS">LLDP_MAX_LLDP_AGENTS</a>];</td></tr>
<tr><th id="733">733</th><td>	<b>struct</b> <a class="type" href="#lldp_system_tlvs_buffer_s" title='lldp_system_tlvs_buffer_s' data-ref="lldp_system_tlvs_buffer_s">lldp_system_tlvs_buffer_s</a> <dfn class="decl field" id="public_port::system_lldp_tlvs_buf" title='public_port::system_lldp_tlvs_buf' data-ref="public_port::system_lldp_tlvs_buf">system_lldp_tlvs_buf</dfn>;</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>	<i>/* DCBX related MIB */</i></td></tr>
<tr><th id="736">736</th><td>	<b>struct</b> <a class="type" href="#dcbx_local_params" title='dcbx_local_params' data-ref="dcbx_local_params">dcbx_local_params</a> <dfn class="decl field" id="public_port::local_admin_dcbx_mib" title='public_port::local_admin_dcbx_mib' data-ref="public_port::local_admin_dcbx_mib">local_admin_dcbx_mib</dfn>;</td></tr>
<tr><th id="737">737</th><td>	<b>struct</b> <a class="type" href="#dcbx_mib" title='dcbx_mib' data-ref="dcbx_mib">dcbx_mib</a> <dfn class="decl field" id="public_port::remote_dcbx_mib" title='public_port::remote_dcbx_mib' data-ref="public_port::remote_dcbx_mib">remote_dcbx_mib</dfn>;</td></tr>
<tr><th id="738">738</th><td>	<b>struct</b> <a class="type" href="#dcbx_mib" title='dcbx_mib' data-ref="dcbx_mib">dcbx_mib</a> <dfn class="decl field" id="public_port::operational_dcbx_mib" title='public_port::operational_dcbx_mib' data-ref="public_port::operational_dcbx_mib">operational_dcbx_mib</dfn>;</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td><i>/* FC_NPIV table offset &amp; size in NVRAM value of 0 means not present */</i></td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::fc_npiv_nvram_tbl_addr" title='public_port::fc_npiv_nvram_tbl_addr' data-ref="public_port::fc_npiv_nvram_tbl_addr">fc_npiv_nvram_tbl_addr</dfn>;</td></tr>
<tr><th id="743">743</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::fc_npiv_nvram_tbl_size" title='public_port::fc_npiv_nvram_tbl_size' data-ref="public_port::fc_npiv_nvram_tbl_size">fc_npiv_nvram_tbl_size</dfn>;</td></tr>
<tr><th id="744">744</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::transceiver_data" title='public_port::transceiver_data' data-ref="public_port::transceiver_data">transceiver_data</dfn>;</td></tr>
<tr><th id="745">745</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_STATE_MASK" data-ref="_M/ETH_TRANSCEIVER_STATE_MASK">ETH_TRANSCEIVER_STATE_MASK</dfn>			0x000000FF</u></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_STATE_OFFSET" data-ref="_M/ETH_TRANSCEIVER_STATE_OFFSET">ETH_TRANSCEIVER_STATE_OFFSET</dfn>			0x00000000</u></td></tr>
<tr><th id="747">747</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_STATE_UNPLUGGED" data-ref="_M/ETH_TRANSCEIVER_STATE_UNPLUGGED">ETH_TRANSCEIVER_STATE_UNPLUGGED</dfn>			0x00000000</u></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_STATE_PRESENT" data-ref="_M/ETH_TRANSCEIVER_STATE_PRESENT">ETH_TRANSCEIVER_STATE_PRESENT</dfn>			0x00000001</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_STATE_VALID" data-ref="_M/ETH_TRANSCEIVER_STATE_VALID">ETH_TRANSCEIVER_STATE_VALID</dfn>			0x00000003</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_STATE_UPDATING" data-ref="_M/ETH_TRANSCEIVER_STATE_UPDATING">ETH_TRANSCEIVER_STATE_UPDATING</dfn>			0x00000008</u></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_MASK" data-ref="_M/ETH_TRANSCEIVER_TYPE_MASK">ETH_TRANSCEIVER_TYPE_MASK</dfn>			0x0000FF00</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_OFFSET" data-ref="_M/ETH_TRANSCEIVER_TYPE_OFFSET">ETH_TRANSCEIVER_TYPE_OFFSET</dfn>			0x00000008</u></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_NONE" data-ref="_M/ETH_TRANSCEIVER_TYPE_NONE">ETH_TRANSCEIVER_TYPE_NONE</dfn>			0x00000000</u></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_UNKNOWN" data-ref="_M/ETH_TRANSCEIVER_TYPE_UNKNOWN">ETH_TRANSCEIVER_TYPE_UNKNOWN</dfn>			0x000000FF</u></td></tr>
<tr><th id="755">755</th><td><i>/* 1G Passive copper cable */</i></td></tr>
<tr><th id="756">756</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_1G_PCC" data-ref="_M/ETH_TRANSCEIVER_TYPE_1G_PCC">ETH_TRANSCEIVER_TYPE_1G_PCC</dfn>			0x01</u></td></tr>
<tr><th id="757">757</th><td><i>/* 1G Active copper cable  */</i></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_1G_ACC" data-ref="_M/ETH_TRANSCEIVER_TYPE_1G_ACC">ETH_TRANSCEIVER_TYPE_1G_ACC</dfn>			0x02</u></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_1G_LX" data-ref="_M/ETH_TRANSCEIVER_TYPE_1G_LX">ETH_TRANSCEIVER_TYPE_1G_LX</dfn>			0x03</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_1G_SX" data-ref="_M/ETH_TRANSCEIVER_TYPE_1G_SX">ETH_TRANSCEIVER_TYPE_1G_SX</dfn>			0x04</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_10G_SR" data-ref="_M/ETH_TRANSCEIVER_TYPE_10G_SR">ETH_TRANSCEIVER_TYPE_10G_SR</dfn>			0x05</u></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_10G_LR" data-ref="_M/ETH_TRANSCEIVER_TYPE_10G_LR">ETH_TRANSCEIVER_TYPE_10G_LR</dfn>			0x06</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_10G_LRM" data-ref="_M/ETH_TRANSCEIVER_TYPE_10G_LRM">ETH_TRANSCEIVER_TYPE_10G_LRM</dfn>			0x07</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_10G_ER" data-ref="_M/ETH_TRANSCEIVER_TYPE_10G_ER">ETH_TRANSCEIVER_TYPE_10G_ER</dfn>			0x08</u></td></tr>
<tr><th id="765">765</th><td><i>/* 10G Passive copper cable */</i></td></tr>
<tr><th id="766">766</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_10G_PCC" data-ref="_M/ETH_TRANSCEIVER_TYPE_10G_PCC">ETH_TRANSCEIVER_TYPE_10G_PCC</dfn>			0x09</u></td></tr>
<tr><th id="767">767</th><td><i>/* 10G Active copper cable  */</i></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_10G_ACC" data-ref="_M/ETH_TRANSCEIVER_TYPE_10G_ACC">ETH_TRANSCEIVER_TYPE_10G_ACC</dfn>			0x0a</u></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_XLPPI" data-ref="_M/ETH_TRANSCEIVER_TYPE_XLPPI">ETH_TRANSCEIVER_TYPE_XLPPI</dfn>			0x0b</u></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_40G_LR4" data-ref="_M/ETH_TRANSCEIVER_TYPE_40G_LR4">ETH_TRANSCEIVER_TYPE_40G_LR4</dfn>			0x0c</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_40G_SR4" data-ref="_M/ETH_TRANSCEIVER_TYPE_40G_SR4">ETH_TRANSCEIVER_TYPE_40G_SR4</dfn>			0x0d</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_40G_CR4" data-ref="_M/ETH_TRANSCEIVER_TYPE_40G_CR4">ETH_TRANSCEIVER_TYPE_40G_CR4</dfn>			0x0e</u></td></tr>
<tr><th id="773">773</th><td><i>/* Active optical cable */</i></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_100G_AOC" data-ref="_M/ETH_TRANSCEIVER_TYPE_100G_AOC">ETH_TRANSCEIVER_TYPE_100G_AOC</dfn>			0x0f</u></td></tr>
<tr><th id="775">775</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_100G_SR4" data-ref="_M/ETH_TRANSCEIVER_TYPE_100G_SR4">ETH_TRANSCEIVER_TYPE_100G_SR4</dfn>			0x10</u></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_100G_LR4" data-ref="_M/ETH_TRANSCEIVER_TYPE_100G_LR4">ETH_TRANSCEIVER_TYPE_100G_LR4</dfn>			0x11</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_100G_ER4" data-ref="_M/ETH_TRANSCEIVER_TYPE_100G_ER4">ETH_TRANSCEIVER_TYPE_100G_ER4</dfn>			0x12</u></td></tr>
<tr><th id="778">778</th><td><i>/* Active copper cable */</i></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_100G_ACC" data-ref="_M/ETH_TRANSCEIVER_TYPE_100G_ACC">ETH_TRANSCEIVER_TYPE_100G_ACC</dfn>			0x13</u></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_100G_CR4" data-ref="_M/ETH_TRANSCEIVER_TYPE_100G_CR4">ETH_TRANSCEIVER_TYPE_100G_CR4</dfn>			0x14</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_4x10G_SR" data-ref="_M/ETH_TRANSCEIVER_TYPE_4x10G_SR">ETH_TRANSCEIVER_TYPE_4x10G_SR</dfn>			0x15</u></td></tr>
<tr><th id="782">782</th><td><i>/* 25G Passive copper cable - short */</i></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_25G_CA_N" data-ref="_M/ETH_TRANSCEIVER_TYPE_25G_CA_N">ETH_TRANSCEIVER_TYPE_25G_CA_N</dfn>			0x16</u></td></tr>
<tr><th id="784">784</th><td><i>/* 25G Active copper cable  - short */</i></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_25G_ACC_S" data-ref="_M/ETH_TRANSCEIVER_TYPE_25G_ACC_S">ETH_TRANSCEIVER_TYPE_25G_ACC_S</dfn>			0x17</u></td></tr>
<tr><th id="786">786</th><td><i>/* 25G Passive copper cable - medium */</i></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_25G_CA_S" data-ref="_M/ETH_TRANSCEIVER_TYPE_25G_CA_S">ETH_TRANSCEIVER_TYPE_25G_CA_S</dfn>			0x18</u></td></tr>
<tr><th id="788">788</th><td><i>/* 25G Active copper cable  - medium */</i></td></tr>
<tr><th id="789">789</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_25G_ACC_M" data-ref="_M/ETH_TRANSCEIVER_TYPE_25G_ACC_M">ETH_TRANSCEIVER_TYPE_25G_ACC_M</dfn>			0x19</u></td></tr>
<tr><th id="790">790</th><td><i>/* 25G Passive copper cable - long */</i></td></tr>
<tr><th id="791">791</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_25G_CA_L" data-ref="_M/ETH_TRANSCEIVER_TYPE_25G_CA_L">ETH_TRANSCEIVER_TYPE_25G_CA_L</dfn>			0x1a</u></td></tr>
<tr><th id="792">792</th><td><i>/* 25G Active copper cable  - long */</i></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_25G_ACC_L" data-ref="_M/ETH_TRANSCEIVER_TYPE_25G_ACC_L">ETH_TRANSCEIVER_TYPE_25G_ACC_L</dfn>			0x1b</u></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_25G_SR" data-ref="_M/ETH_TRANSCEIVER_TYPE_25G_SR">ETH_TRANSCEIVER_TYPE_25G_SR</dfn>			0x1c</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_25G_LR" data-ref="_M/ETH_TRANSCEIVER_TYPE_25G_LR">ETH_TRANSCEIVER_TYPE_25G_LR</dfn>			0x1d</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_25G_AOC" data-ref="_M/ETH_TRANSCEIVER_TYPE_25G_AOC">ETH_TRANSCEIVER_TYPE_25G_AOC</dfn>			0x1e</u></td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_4x10G" data-ref="_M/ETH_TRANSCEIVER_TYPE_4x10G">ETH_TRANSCEIVER_TYPE_4x10G</dfn>			0x1f</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_4x25G_CR" data-ref="_M/ETH_TRANSCEIVER_TYPE_4x25G_CR">ETH_TRANSCEIVER_TYPE_4x25G_CR</dfn>			0x20</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_1000BASET" data-ref="_M/ETH_TRANSCEIVER_TYPE_1000BASET">ETH_TRANSCEIVER_TYPE_1000BASET</dfn>			0x21</u></td></tr>
<tr><th id="801">801</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_10G_BASET" data-ref="_M/ETH_TRANSCEIVER_TYPE_10G_BASET">ETH_TRANSCEIVER_TYPE_10G_BASET</dfn>			0x22</u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_MULTI_RATE_10G_40G_SR" data-ref="_M/ETH_TRANSCEIVER_TYPE_MULTI_RATE_10G_40G_SR">ETH_TRANSCEIVER_TYPE_MULTI_RATE_10G_40G_SR</dfn>	0x30</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_MULTI_RATE_10G_40G_CR" data-ref="_M/ETH_TRANSCEIVER_TYPE_MULTI_RATE_10G_40G_CR">ETH_TRANSCEIVER_TYPE_MULTI_RATE_10G_40G_CR</dfn>	0x31</u></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_MULTI_RATE_10G_40G_LR" data-ref="_M/ETH_TRANSCEIVER_TYPE_MULTI_RATE_10G_40G_LR">ETH_TRANSCEIVER_TYPE_MULTI_RATE_10G_40G_LR</dfn>	0x32</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_MULTI_RATE_40G_100G_SR" data-ref="_M/ETH_TRANSCEIVER_TYPE_MULTI_RATE_40G_100G_SR">ETH_TRANSCEIVER_TYPE_MULTI_RATE_40G_100G_SR</dfn>	0x33</u></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_MULTI_RATE_40G_100G_CR" data-ref="_M/ETH_TRANSCEIVER_TYPE_MULTI_RATE_40G_100G_CR">ETH_TRANSCEIVER_TYPE_MULTI_RATE_40G_100G_CR</dfn>	0x34</u></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_MULTI_RATE_40G_100G_LR" data-ref="_M/ETH_TRANSCEIVER_TYPE_MULTI_RATE_40G_100G_LR">ETH_TRANSCEIVER_TYPE_MULTI_RATE_40G_100G_LR</dfn>	0x35</u></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_TYPE_MULTI_RATE_40G_100G_AOC" data-ref="_M/ETH_TRANSCEIVER_TYPE_MULTI_RATE_40G_100G_AOC">ETH_TRANSCEIVER_TYPE_MULTI_RATE_40G_100G_AOC</dfn>	0x36</u></td></tr>
<tr><th id="809">809</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::wol_info" title='public_port::wol_info' data-ref="public_port::wol_info">wol_info</dfn>;</td></tr>
<tr><th id="810">810</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::wol_pkt_len" title='public_port::wol_pkt_len' data-ref="public_port::wol_pkt_len">wol_pkt_len</dfn>;</td></tr>
<tr><th id="811">811</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::wol_pkt_details" title='public_port::wol_pkt_details' data-ref="public_port::wol_pkt_details">wol_pkt_details</dfn>;</td></tr>
<tr><th id="812">812</th><td>	<b>struct</b> <a class="type" href="#dcb_dscp_map" title='dcb_dscp_map' data-ref="dcb_dscp_map">dcb_dscp_map</a> <dfn class="decl field" id="public_port::dcb_dscp_map" title='public_port::dcb_dscp_map' data-ref="public_port::dcb_dscp_map">dcb_dscp_map</dfn>;</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::eee_status" title='public_port::eee_status' data-ref="public_port::eee_status">eee_status</dfn>;</td></tr>
<tr><th id="815">815</th><td><i>/* Set when EEE negotiation is complete. */</i></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/EEE_ACTIVE_BIT" data-ref="_M/EEE_ACTIVE_BIT">EEE_ACTIVE_BIT</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td><i>/* Shows the Local Device EEE capabilities */</i></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/EEE_LD_ADV_STATUS_MASK" data-ref="_M/EEE_LD_ADV_STATUS_MASK">EEE_LD_ADV_STATUS_MASK</dfn>	0x000000f0</u></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/EEE_LD_ADV_STATUS_OFFSET" data-ref="_M/EEE_LD_ADV_STATUS_OFFSET">EEE_LD_ADV_STATUS_OFFSET</dfn>	4</u></td></tr>
<tr><th id="821">821</th><td>	<u>#define <dfn class="macro" id="_M/EEE_1G_ADV" data-ref="_M/EEE_1G_ADV">EEE_1G_ADV</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="822">822</th><td>	<u>#define <dfn class="macro" id="_M/EEE_10G_ADV" data-ref="_M/EEE_10G_ADV">EEE_10G_ADV</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="823">823</th><td><i>/* Same values as in EEE_LD_ADV, but for Link Parter */</i></td></tr>
<tr><th id="824">824</th><td><u>#define	<dfn class="macro" id="_M/EEE_LP_ADV_STATUS_MASK" data-ref="_M/EEE_LP_ADV_STATUS_MASK">EEE_LP_ADV_STATUS_MASK</dfn>	0x00000f00</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/EEE_LP_ADV_STATUS_OFFSET" data-ref="_M/EEE_LP_ADV_STATUS_OFFSET">EEE_LP_ADV_STATUS_OFFSET</dfn>	8</u></td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td><i>/* Supported speeds for EEE */</i></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/EEE_SUPPORTED_SPEED_MASK" data-ref="_M/EEE_SUPPORTED_SPEED_MASK">EEE_SUPPORTED_SPEED_MASK</dfn>	0x0000f000</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/EEE_SUPPORTED_SPEED_OFFSET" data-ref="_M/EEE_SUPPORTED_SPEED_OFFSET">EEE_SUPPORTED_SPEED_OFFSET</dfn>	12</u></td></tr>
<tr><th id="830">830</th><td>	<u>#define <dfn class="macro" id="_M/EEE_1G_SUPPORTED" data-ref="_M/EEE_1G_SUPPORTED">EEE_1G_SUPPORTED</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="831">831</th><td>	<u>#define <dfn class="macro" id="_M/EEE_10G_SUPPORTED" data-ref="_M/EEE_10G_SUPPORTED">EEE_10G_SUPPORTED</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::eee_remote" title='public_port::eee_remote' data-ref="public_port::eee_remote">eee_remote</dfn>;	<i>/* Used for EEE in LLDP */</i></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/EEE_REMOTE_TW_TX_MASK" data-ref="_M/EEE_REMOTE_TW_TX_MASK">EEE_REMOTE_TW_TX_MASK</dfn>	0x0000ffff</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/EEE_REMOTE_TW_TX_OFFSET" data-ref="_M/EEE_REMOTE_TW_TX_OFFSET">EEE_REMOTE_TW_TX_OFFSET</dfn>	0</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/EEE_REMOTE_TW_RX_MASK" data-ref="_M/EEE_REMOTE_TW_RX_MASK">EEE_REMOTE_TW_RX_MASK</dfn>	0xffff0000</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/EEE_REMOTE_TW_RX_OFFSET" data-ref="_M/EEE_REMOTE_TW_RX_OFFSET">EEE_REMOTE_TW_RX_OFFSET</dfn>	16</u></td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::module_info" title='public_port::module_info' data-ref="public_port::module_info">module_info</dfn>;</td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_MONITORING_TYPE_MASK" data-ref="_M/ETH_TRANSCEIVER_MONITORING_TYPE_MASK">ETH_TRANSCEIVER_MONITORING_TYPE_MASK</dfn>		0x000000FF</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_MONITORING_TYPE_OFFSET" data-ref="_M/ETH_TRANSCEIVER_MONITORING_TYPE_OFFSET">ETH_TRANSCEIVER_MONITORING_TYPE_OFFSET</dfn>		0</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_ADDR_CHNG_REQUIRED" data-ref="_M/ETH_TRANSCEIVER_ADDR_CHNG_REQUIRED">ETH_TRANSCEIVER_ADDR_CHNG_REQUIRED</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_RCV_PWR_MEASURE_TYPE" data-ref="_M/ETH_TRANSCEIVER_RCV_PWR_MEASURE_TYPE">ETH_TRANSCEIVER_RCV_PWR_MEASURE_TYPE</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_EXTERNALLY_CALIBRATED" data-ref="_M/ETH_TRANSCEIVER_EXTERNALLY_CALIBRATED">ETH_TRANSCEIVER_EXTERNALLY_CALIBRATED</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_INTERNALLY_CALIBRATED" data-ref="_M/ETH_TRANSCEIVER_INTERNALLY_CALIBRATED">ETH_TRANSCEIVER_INTERNALLY_CALIBRATED</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_HAS_DIAGNOSTIC" data-ref="_M/ETH_TRANSCEIVER_HAS_DIAGNOSTIC">ETH_TRANSCEIVER_HAS_DIAGNOSTIC</dfn>			(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_IDENT_MASK" data-ref="_M/ETH_TRANSCEIVER_IDENT_MASK">ETH_TRANSCEIVER_IDENT_MASK</dfn>			0x0000ff00</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/ETH_TRANSCEIVER_IDENT_OFFSET" data-ref="_M/ETH_TRANSCEIVER_IDENT_OFFSET">ETH_TRANSCEIVER_IDENT_OFFSET</dfn>			8</u></td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::oem_cfg_port" title='public_port::oem_cfg_port' data-ref="public_port::oem_cfg_port">oem_cfg_port</dfn>;</td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_CHANNEL_TYPE_MASK" data-ref="_M/OEM_CFG_CHANNEL_TYPE_MASK">OEM_CFG_CHANNEL_TYPE_MASK</dfn>			0x00000003</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_CHANNEL_TYPE_OFFSET" data-ref="_M/OEM_CFG_CHANNEL_TYPE_OFFSET">OEM_CFG_CHANNEL_TYPE_OFFSET</dfn>			0</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_CHANNEL_TYPE_VLAN_PARTITION" data-ref="_M/OEM_CFG_CHANNEL_TYPE_VLAN_PARTITION">OEM_CFG_CHANNEL_TYPE_VLAN_PARTITION</dfn>		0x1</u></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_CHANNEL_TYPE_STAGGED" data-ref="_M/OEM_CFG_CHANNEL_TYPE_STAGGED">OEM_CFG_CHANNEL_TYPE_STAGGED</dfn>			0x2</u></td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_SCHED_TYPE_MASK" data-ref="_M/OEM_CFG_SCHED_TYPE_MASK">OEM_CFG_SCHED_TYPE_MASK</dfn>				0x0000000C</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_SCHED_TYPE_OFFSET" data-ref="_M/OEM_CFG_SCHED_TYPE_OFFSET">OEM_CFG_SCHED_TYPE_OFFSET</dfn>			2</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_SCHED_TYPE_ETS" data-ref="_M/OEM_CFG_SCHED_TYPE_ETS">OEM_CFG_SCHED_TYPE_ETS</dfn>				0x1</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_SCHED_TYPE_VNIC_BW" data-ref="_M/OEM_CFG_SCHED_TYPE_VNIC_BW">OEM_CFG_SCHED_TYPE_VNIC_BW</dfn>			0x2</u></td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td>	<b>struct</b> <a class="type" href="#lldp_received_tlvs_s" title='lldp_received_tlvs_s' data-ref="lldp_received_tlvs_s">lldp_received_tlvs_s</a> <dfn class="decl field" id="public_port::lldp_received_tlvs" title='public_port::lldp_received_tlvs' data-ref="public_port::lldp_received_tlvs">lldp_received_tlvs</dfn>[<a class="enum" href="#LLDP_MAX_LLDP_AGENTS" title='LLDP_MAX_LLDP_AGENTS' data-ref="LLDP_MAX_LLDP_AGENTS">LLDP_MAX_LLDP_AGENTS</a>];</td></tr>
<tr><th id="862">862</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_port::system_lldp_tlvs_buf2" title='public_port::system_lldp_tlvs_buf2' data-ref="public_port::system_lldp_tlvs_buf2">system_lldp_tlvs_buf2</dfn>[<a class="macro" href="#268" title="32" data-ref="_M/MAX_SYSTEM_LLDP_TLV_DATA">MAX_SYSTEM_LLDP_TLV_DATA</a>];</td></tr>
<tr><th id="863">863</th><td>};</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td><i>/**************************************/</i></td></tr>
<tr><th id="866">866</th><td><i>/*                                    */</i></td></tr>
<tr><th id="867">867</th><td><i>/*     P U B L I C      F U N C       */</i></td></tr>
<tr><th id="868">868</th><td><i>/*                                    */</i></td></tr>
<tr><th id="869">869</th><td><i>/**************************************/</i></td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td><b>struct</b> <dfn class="type def" id="public_func" title='public_func' data-ref="public_func">public_func</dfn> {</td></tr>
<tr><th id="872">872</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::iscsi_boot_signature" title='public_func::iscsi_boot_signature' data-ref="public_func::iscsi_boot_signature">iscsi_boot_signature</dfn>;</td></tr>
<tr><th id="873">873</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::iscsi_boot_block_offset" title='public_func::iscsi_boot_block_offset' data-ref="public_func::iscsi_boot_block_offset">iscsi_boot_block_offset</dfn>;</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td>	<i>/* MTU size per funciton is needed for the OV feature */</i></td></tr>
<tr><th id="876">876</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::mtu_size" title='public_func::mtu_size' data-ref="public_func::mtu_size">mtu_size</dfn>;</td></tr>
<tr><th id="877">877</th><td><i>/* 9 entires for the C2S PCP map for each inner VLAN PCP + 1 default */</i></td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td>	<i>/* For PCP values 0-3 use the map lower */</i></td></tr>
<tr><th id="880">880</th><td>	<i>/* 0xFF000000 - PCP 0, 0x00FF0000 - PCP 1,</i></td></tr>
<tr><th id="881">881</th><td><i>	 * 0x0000FF00 - PCP 2, 0x000000FF PCP 3</i></td></tr>
<tr><th id="882">882</th><td><i>	 */</i></td></tr>
<tr><th id="883">883</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::c2s_pcp_map_lower" title='public_func::c2s_pcp_map_lower' data-ref="public_func::c2s_pcp_map_lower">c2s_pcp_map_lower</dfn>;</td></tr>
<tr><th id="884">884</th><td>	<i>/* For PCP values 4-7 use the map upper */</i></td></tr>
<tr><th id="885">885</th><td>	<i>/* 0xFF000000 - PCP 4, 0x00FF0000 - PCP 5,</i></td></tr>
<tr><th id="886">886</th><td><i>	 * 0x0000FF00 - PCP 6, 0x000000FF PCP 7</i></td></tr>
<tr><th id="887">887</th><td><i>	*/</i></td></tr>
<tr><th id="888">888</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::c2s_pcp_map_upper" title='public_func::c2s_pcp_map_upper' data-ref="public_func::c2s_pcp_map_upper">c2s_pcp_map_upper</dfn>;</td></tr>
<tr><th id="889">889</th><td></td></tr>
<tr><th id="890">890</th><td>	<i>/* For PCP default value get the MSB byte of the map default */</i></td></tr>
<tr><th id="891">891</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::c2s_pcp_map_default" title='public_func::c2s_pcp_map_default' data-ref="public_func::c2s_pcp_map_default">c2s_pcp_map_default</dfn>;</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::reserved" title='public_func::reserved' data-ref="public_func::reserved">reserved</dfn>[<var>4</var>];</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td>	<i>/* replace old mf_cfg */</i></td></tr>
<tr><th id="896">896</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::config" title='public_func::config' data-ref="public_func::config">config</dfn>;</td></tr>
<tr><th id="897">897</th><td>	<i>/* E/R/I/D */</i></td></tr>
<tr><th id="898">898</th><td>	<i>/* function 0 of each port cannot be hidden */</i></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_FUNC_HIDE" data-ref="_M/FUNC_MF_CFG_FUNC_HIDE">FUNC_MF_CFG_FUNC_HIDE</dfn>                   0x00000001</u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_PAUSE_ON_HOST_RING" data-ref="_M/FUNC_MF_CFG_PAUSE_ON_HOST_RING">FUNC_MF_CFG_PAUSE_ON_HOST_RING</dfn>          0x00000002</u></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_PAUSE_ON_HOST_RING_OFFSET" data-ref="_M/FUNC_MF_CFG_PAUSE_ON_HOST_RING_OFFSET">FUNC_MF_CFG_PAUSE_ON_HOST_RING_OFFSET</dfn>    0x00000001</u></td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_PROTOCOL_MASK" data-ref="_M/FUNC_MF_CFG_PROTOCOL_MASK">FUNC_MF_CFG_PROTOCOL_MASK</dfn>               0x000000f0</u></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_PROTOCOL_OFFSET" data-ref="_M/FUNC_MF_CFG_PROTOCOL_OFFSET">FUNC_MF_CFG_PROTOCOL_OFFSET</dfn>              4</u></td></tr>
<tr><th id="906">906</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_PROTOCOL_ETHERNET" data-ref="_M/FUNC_MF_CFG_PROTOCOL_ETHERNET">FUNC_MF_CFG_PROTOCOL_ETHERNET</dfn>           0x00000000</u></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_PROTOCOL_ISCSI" data-ref="_M/FUNC_MF_CFG_PROTOCOL_ISCSI">FUNC_MF_CFG_PROTOCOL_ISCSI</dfn>              0x00000010</u></td></tr>
<tr><th id="908">908</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_PROTOCOL_FCOE" data-ref="_M/FUNC_MF_CFG_PROTOCOL_FCOE">FUNC_MF_CFG_PROTOCOL_FCOE</dfn>		0x00000020</u></td></tr>
<tr><th id="909">909</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_PROTOCOL_ROCE" data-ref="_M/FUNC_MF_CFG_PROTOCOL_ROCE">FUNC_MF_CFG_PROTOCOL_ROCE</dfn>               0x00000030</u></td></tr>
<tr><th id="910">910</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_PROTOCOL_MAX" data-ref="_M/FUNC_MF_CFG_PROTOCOL_MAX">FUNC_MF_CFG_PROTOCOL_MAX</dfn>	        0x00000030</u></td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td>	<i>/* MINBW, MAXBW */</i></td></tr>
<tr><th id="913">913</th><td>	<i>/* value range - 0..100, increments in 1 %  */</i></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_MIN_BW_MASK" data-ref="_M/FUNC_MF_CFG_MIN_BW_MASK">FUNC_MF_CFG_MIN_BW_MASK</dfn>                 0x0000ff00</u></td></tr>
<tr><th id="915">915</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_MIN_BW_OFFSET" data-ref="_M/FUNC_MF_CFG_MIN_BW_OFFSET">FUNC_MF_CFG_MIN_BW_OFFSET</dfn>                8</u></td></tr>
<tr><th id="916">916</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_MIN_BW_DEFAULT" data-ref="_M/FUNC_MF_CFG_MIN_BW_DEFAULT">FUNC_MF_CFG_MIN_BW_DEFAULT</dfn>              0x00000000</u></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_MAX_BW_MASK" data-ref="_M/FUNC_MF_CFG_MAX_BW_MASK">FUNC_MF_CFG_MAX_BW_MASK</dfn>                 0x00ff0000</u></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_MAX_BW_OFFSET" data-ref="_M/FUNC_MF_CFG_MAX_BW_OFFSET">FUNC_MF_CFG_MAX_BW_OFFSET</dfn>                16</u></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_MAX_BW_DEFAULT" data-ref="_M/FUNC_MF_CFG_MAX_BW_DEFAULT">FUNC_MF_CFG_MAX_BW_DEFAULT</dfn>              0x00640000</u></td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::status" title='public_func::status' data-ref="public_func::status">status</dfn>;</td></tr>
<tr><th id="922">922</th><td><u>#define <dfn class="macro" id="_M/FUNC_STATUS_VIRTUAL_LINK_UP" data-ref="_M/FUNC_STATUS_VIRTUAL_LINK_UP">FUNC_STATUS_VIRTUAL_LINK_UP</dfn>		0x00000001</u></td></tr>
<tr><th id="923">923</th><td><u>#define <dfn class="macro" id="_M/FUNC_STATUS_LOGICAL_LINK_UP" data-ref="_M/FUNC_STATUS_LOGICAL_LINK_UP">FUNC_STATUS_LOGICAL_LINK_UP</dfn>		0x00000002</u></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/FUNC_STATUS_FORCED_LINK" data-ref="_M/FUNC_STATUS_FORCED_LINK">FUNC_STATUS_FORCED_LINK</dfn>			0x00000004</u></td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::mac_upper" title='public_func::mac_upper' data-ref="public_func::mac_upper">mac_upper</dfn>;      <i>/* MAC */</i></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_UPPERMAC_MASK" data-ref="_M/FUNC_MF_CFG_UPPERMAC_MASK">FUNC_MF_CFG_UPPERMAC_MASK</dfn>               0x0000ffff</u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_UPPERMAC_OFFSET" data-ref="_M/FUNC_MF_CFG_UPPERMAC_OFFSET">FUNC_MF_CFG_UPPERMAC_OFFSET</dfn>              0</u></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_UPPERMAC_DEFAULT" data-ref="_M/FUNC_MF_CFG_UPPERMAC_DEFAULT">FUNC_MF_CFG_UPPERMAC_DEFAULT</dfn>            FUNC_MF_CFG_UPPERMAC_MASK</u></td></tr>
<tr><th id="930">930</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::mac_lower" title='public_func::mac_lower' data-ref="public_func::mac_lower">mac_lower</dfn>;</td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_LOWERMAC_DEFAULT" data-ref="_M/FUNC_MF_CFG_LOWERMAC_DEFAULT">FUNC_MF_CFG_LOWERMAC_DEFAULT</dfn>            0xffffffff</u></td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::fcoe_wwn_port_name_upper" title='public_func::fcoe_wwn_port_name_upper' data-ref="public_func::fcoe_wwn_port_name_upper">fcoe_wwn_port_name_upper</dfn>;</td></tr>
<tr><th id="934">934</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::fcoe_wwn_port_name_lower" title='public_func::fcoe_wwn_port_name_lower' data-ref="public_func::fcoe_wwn_port_name_lower">fcoe_wwn_port_name_lower</dfn>;</td></tr>
<tr><th id="935">935</th><td></td></tr>
<tr><th id="936">936</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::fcoe_wwn_node_name_upper" title='public_func::fcoe_wwn_node_name_upper' data-ref="public_func::fcoe_wwn_node_name_upper">fcoe_wwn_node_name_upper</dfn>;</td></tr>
<tr><th id="937">937</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::fcoe_wwn_node_name_lower" title='public_func::fcoe_wwn_node_name_lower' data-ref="public_func::fcoe_wwn_node_name_lower">fcoe_wwn_node_name_lower</dfn>;</td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::ovlan_stag" title='public_func::ovlan_stag' data-ref="public_func::ovlan_stag">ovlan_stag</dfn>;     <i>/* tags */</i></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_OV_STAG_MASK" data-ref="_M/FUNC_MF_CFG_OV_STAG_MASK">FUNC_MF_CFG_OV_STAG_MASK</dfn>              0x0000ffff</u></td></tr>
<tr><th id="941">941</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_OV_STAG_OFFSET" data-ref="_M/FUNC_MF_CFG_OV_STAG_OFFSET">FUNC_MF_CFG_OV_STAG_OFFSET</dfn>             0</u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/FUNC_MF_CFG_OV_STAG_DEFAULT" data-ref="_M/FUNC_MF_CFG_OV_STAG_DEFAULT">FUNC_MF_CFG_OV_STAG_DEFAULT</dfn>           FUNC_MF_CFG_OV_STAG_MASK</u></td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::pf_allocation" title='public_func::pf_allocation' data-ref="public_func::pf_allocation">pf_allocation</dfn>; <i>/* vf per pf */</i></td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::preserve_data" title='public_func::preserve_data' data-ref="public_func::preserve_data">preserve_data</dfn>; <i>/* Will be used bt CCM */</i></td></tr>
<tr><th id="947">947</th><td></td></tr>
<tr><th id="948">948</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::driver_last_activity_ts" title='public_func::driver_last_activity_ts' data-ref="public_func::driver_last_activity_ts">driver_last_activity_ts</dfn>;</td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td>	<i>/*</i></td></tr>
<tr><th id="951">951</th><td><i>	 * drv_ack_vf_disabled is set by the PF driver to ack handled disabled</i></td></tr>
<tr><th id="952">952</th><td><i>	 * VFs</i></td></tr>
<tr><th id="953">953</th><td><i>	 */</i></td></tr>
<tr><th id="954">954</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::drv_ack_vf_disabled" title='public_func::drv_ack_vf_disabled' data-ref="public_func::drv_ack_vf_disabled">drv_ack_vf_disabled</dfn>[<a class="macro" href="#20" title="192" data-ref="_M/VF_MAX_STATIC">VF_MAX_STATIC</a> / <var>32</var>];    <i>/* 0x0044 */</i></td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::drv_id" title='public_func::drv_id' data-ref="public_func::drv_id">drv_id</dfn>;</td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/DRV_ID_PDA_COMP_VER_MASK" data-ref="_M/DRV_ID_PDA_COMP_VER_MASK">DRV_ID_PDA_COMP_VER_MASK</dfn>	0x0000ffff</u></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/DRV_ID_PDA_COMP_VER_OFFSET" data-ref="_M/DRV_ID_PDA_COMP_VER_OFFSET">DRV_ID_PDA_COMP_VER_OFFSET</dfn>	0</u></td></tr>
<tr><th id="959">959</th><td></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/LOAD_REQ_HSI_VERSION" data-ref="_M/LOAD_REQ_HSI_VERSION">LOAD_REQ_HSI_VERSION</dfn>		2</u></td></tr>
<tr><th id="961">961</th><td><u>#define <dfn class="macro" id="_M/DRV_ID_MCP_HSI_VER_MASK" data-ref="_M/DRV_ID_MCP_HSI_VER_MASK">DRV_ID_MCP_HSI_VER_MASK</dfn>		0x00ff0000</u></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/DRV_ID_MCP_HSI_VER_OFFSET" data-ref="_M/DRV_ID_MCP_HSI_VER_OFFSET">DRV_ID_MCP_HSI_VER_OFFSET</dfn>	16</u></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/DRV_ID_MCP_HSI_VER_CURRENT" data-ref="_M/DRV_ID_MCP_HSI_VER_CURRENT">DRV_ID_MCP_HSI_VER_CURRENT</dfn>	(LOAD_REQ_HSI_VERSION &lt;&lt; \</u></td></tr>
<tr><th id="964">964</th><td><u>					 DRV_ID_MCP_HSI_VER_OFFSET)</u></td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/DRV_ID_DRV_TYPE_MASK" data-ref="_M/DRV_ID_DRV_TYPE_MASK">DRV_ID_DRV_TYPE_MASK</dfn>		0x7f000000</u></td></tr>
<tr><th id="967">967</th><td><u>#define <dfn class="macro" id="_M/DRV_ID_DRV_TYPE_OFFSET" data-ref="_M/DRV_ID_DRV_TYPE_OFFSET">DRV_ID_DRV_TYPE_OFFSET</dfn>		24</u></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/DRV_ID_DRV_TYPE_UNKNOWN" data-ref="_M/DRV_ID_DRV_TYPE_UNKNOWN">DRV_ID_DRV_TYPE_UNKNOWN</dfn>		(0 &lt;&lt; DRV_ID_DRV_TYPE_OFFSET)</u></td></tr>
<tr><th id="969">969</th><td><u>#define <dfn class="macro" id="_M/DRV_ID_DRV_TYPE_LINUX" data-ref="_M/DRV_ID_DRV_TYPE_LINUX">DRV_ID_DRV_TYPE_LINUX</dfn>		(1 &lt;&lt; DRV_ID_DRV_TYPE_OFFSET)</u></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/DRV_ID_DRV_TYPE_WINDOWS" data-ref="_M/DRV_ID_DRV_TYPE_WINDOWS">DRV_ID_DRV_TYPE_WINDOWS</dfn>		(2 &lt;&lt; DRV_ID_DRV_TYPE_OFFSET)</u></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/DRV_ID_DRV_TYPE_DIAG" data-ref="_M/DRV_ID_DRV_TYPE_DIAG">DRV_ID_DRV_TYPE_DIAG</dfn>		(3 &lt;&lt; DRV_ID_DRV_TYPE_OFFSET)</u></td></tr>
<tr><th id="972">972</th><td><u>#define <dfn class="macro" id="_M/DRV_ID_DRV_TYPE_PREBOOT" data-ref="_M/DRV_ID_DRV_TYPE_PREBOOT">DRV_ID_DRV_TYPE_PREBOOT</dfn>		(4 &lt;&lt; DRV_ID_DRV_TYPE_OFFSET)</u></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/DRV_ID_DRV_TYPE_SOLARIS" data-ref="_M/DRV_ID_DRV_TYPE_SOLARIS">DRV_ID_DRV_TYPE_SOLARIS</dfn>		(5 &lt;&lt; DRV_ID_DRV_TYPE_OFFSET)</u></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/DRV_ID_DRV_TYPE_VMWARE" data-ref="_M/DRV_ID_DRV_TYPE_VMWARE">DRV_ID_DRV_TYPE_VMWARE</dfn>		(6 &lt;&lt; DRV_ID_DRV_TYPE_OFFSET)</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/DRV_ID_DRV_TYPE_FREEBSD" data-ref="_M/DRV_ID_DRV_TYPE_FREEBSD">DRV_ID_DRV_TYPE_FREEBSD</dfn>		(7 &lt;&lt; DRV_ID_DRV_TYPE_OFFSET)</u></td></tr>
<tr><th id="976">976</th><td><u>#define <dfn class="macro" id="_M/DRV_ID_DRV_TYPE_AIX" data-ref="_M/DRV_ID_DRV_TYPE_AIX">DRV_ID_DRV_TYPE_AIX</dfn>		(8 &lt;&lt; DRV_ID_DRV_TYPE_OFFSET)</u></td></tr>
<tr><th id="977">977</th><td></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/DRV_ID_DRV_INIT_HW_MASK" data-ref="_M/DRV_ID_DRV_INIT_HW_MASK">DRV_ID_DRV_INIT_HW_MASK</dfn>		0x80000000</u></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/DRV_ID_DRV_INIT_HW_OFFSET" data-ref="_M/DRV_ID_DRV_INIT_HW_OFFSET">DRV_ID_DRV_INIT_HW_OFFSET</dfn>	31</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/DRV_ID_DRV_INIT_HW_FLAG" data-ref="_M/DRV_ID_DRV_INIT_HW_FLAG">DRV_ID_DRV_INIT_HW_FLAG</dfn>		(1 &lt;&lt; DRV_ID_DRV_INIT_HW_OFFSET)</u></td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_func::oem_cfg_func" title='public_func::oem_cfg_func' data-ref="public_func::oem_cfg_func">oem_cfg_func</dfn>;</td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_FUNC_TC_MASK" data-ref="_M/OEM_CFG_FUNC_TC_MASK">OEM_CFG_FUNC_TC_MASK</dfn>			0x0000000F</u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_FUNC_TC_OFFSET" data-ref="_M/OEM_CFG_FUNC_TC_OFFSET">OEM_CFG_FUNC_TC_OFFSET</dfn>			0</u></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_FUNC_TC_0" data-ref="_M/OEM_CFG_FUNC_TC_0">OEM_CFG_FUNC_TC_0</dfn>			0x0</u></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_FUNC_TC_1" data-ref="_M/OEM_CFG_FUNC_TC_1">OEM_CFG_FUNC_TC_1</dfn>			0x1</u></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_FUNC_TC_2" data-ref="_M/OEM_CFG_FUNC_TC_2">OEM_CFG_FUNC_TC_2</dfn>			0x2</u></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_FUNC_TC_3" data-ref="_M/OEM_CFG_FUNC_TC_3">OEM_CFG_FUNC_TC_3</dfn>			0x3</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_FUNC_TC_4" data-ref="_M/OEM_CFG_FUNC_TC_4">OEM_CFG_FUNC_TC_4</dfn>			0x4</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_FUNC_TC_5" data-ref="_M/OEM_CFG_FUNC_TC_5">OEM_CFG_FUNC_TC_5</dfn>			0x5</u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_FUNC_TC_6" data-ref="_M/OEM_CFG_FUNC_TC_6">OEM_CFG_FUNC_TC_6</dfn>			0x6</u></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_FUNC_TC_7" data-ref="_M/OEM_CFG_FUNC_TC_7">OEM_CFG_FUNC_TC_7</dfn>			0x7</u></td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_FUNC_HOST_PRI_CTRL_MASK" data-ref="_M/OEM_CFG_FUNC_HOST_PRI_CTRL_MASK">OEM_CFG_FUNC_HOST_PRI_CTRL_MASK</dfn>		0x00000030</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_FUNC_HOST_PRI_CTRL_OFFSET" data-ref="_M/OEM_CFG_FUNC_HOST_PRI_CTRL_OFFSET">OEM_CFG_FUNC_HOST_PRI_CTRL_OFFSET</dfn>	4</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_FUNC_HOST_PRI_CTRL_VNIC" data-ref="_M/OEM_CFG_FUNC_HOST_PRI_CTRL_VNIC">OEM_CFG_FUNC_HOST_PRI_CTRL_VNIC</dfn>		0x1</u></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/OEM_CFG_FUNC_HOST_PRI_CTRL_OS" data-ref="_M/OEM_CFG_FUNC_HOST_PRI_CTRL_OS">OEM_CFG_FUNC_HOST_PRI_CTRL_OS</dfn>		0x2</u></td></tr>
<tr><th id="998">998</th><td>};</td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td><i>/**************************************/</i></td></tr>
<tr><th id="1001">1001</th><td><i>/*                                    */</i></td></tr>
<tr><th id="1002">1002</th><td><i>/*     P U B L I C       M B          */</i></td></tr>
<tr><th id="1003">1003</th><td><i>/*                                    */</i></td></tr>
<tr><th id="1004">1004</th><td><i>/**************************************/</i></td></tr>
<tr><th id="1005">1005</th><td><i>/* This is the only section that the driver can write to, and each */</i></td></tr>
<tr><th id="1006">1006</th><td><i>/* Basically each driver request to set feature parameters,</i></td></tr>
<tr><th id="1007">1007</th><td><i> * will be done using a different command, which will be linked</i></td></tr>
<tr><th id="1008">1008</th><td><i> * to a specific data structure from the union below.</i></td></tr>
<tr><th id="1009">1009</th><td><i> * For huge strucuture, the common blank structure should be used.</i></td></tr>
<tr><th id="1010">1010</th><td><i> */</i></td></tr>
<tr><th id="1011">1011</th><td></td></tr>
<tr><th id="1012">1012</th><td><b>struct</b> <dfn class="type def" id="mcp_mac" title='mcp_mac' data-ref="mcp_mac">mcp_mac</dfn> {</td></tr>
<tr><th id="1013">1013</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="mcp_mac::mac_upper" title='mcp_mac::mac_upper' data-ref="mcp_mac::mac_upper">mac_upper</dfn>;      <i>/* Upper 16 bits are always zeroes */</i></td></tr>
<tr><th id="1014">1014</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="mcp_mac::mac_lower" title='mcp_mac::mac_lower' data-ref="mcp_mac::mac_lower">mac_lower</dfn>;</td></tr>
<tr><th id="1015">1015</th><td>};</td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td><b>struct</b> <dfn class="type def" id="mcp_val64" title='mcp_val64' data-ref="mcp_val64">mcp_val64</dfn> {</td></tr>
<tr><th id="1018">1018</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="mcp_val64::lo" title='mcp_val64::lo' data-ref="mcp_val64::lo">lo</dfn>;</td></tr>
<tr><th id="1019">1019</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="mcp_val64::hi" title='mcp_val64::hi' data-ref="mcp_val64::hi">hi</dfn>;</td></tr>
<tr><th id="1020">1020</th><td>};</td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td><b>struct</b> <dfn class="type def" id="mcp_file_att" title='mcp_file_att' data-ref="mcp_file_att">mcp_file_att</dfn> {</td></tr>
<tr><th id="1023">1023</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="mcp_file_att::nvm_start_addr" title='mcp_file_att::nvm_start_addr' data-ref="mcp_file_att::nvm_start_addr">nvm_start_addr</dfn>;</td></tr>
<tr><th id="1024">1024</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="mcp_file_att::len" title='mcp_file_att::len' data-ref="mcp_file_att::len">len</dfn>;</td></tr>
<tr><th id="1025">1025</th><td>};</td></tr>
<tr><th id="1026">1026</th><td></td></tr>
<tr><th id="1027">1027</th><td><b>struct</b> <dfn class="type def" id="bist_nvm_image_att" title='bist_nvm_image_att' data-ref="bist_nvm_image_att">bist_nvm_image_att</dfn> {</td></tr>
<tr><th id="1028">1028</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="bist_nvm_image_att::return_code" title='bist_nvm_image_att::return_code' data-ref="bist_nvm_image_att::return_code">return_code</dfn>;</td></tr>
<tr><th id="1029">1029</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="bist_nvm_image_att::image_type" title='bist_nvm_image_att::image_type' data-ref="bist_nvm_image_att::image_type">image_type</dfn>;		<i>/* Image type */</i></td></tr>
<tr><th id="1030">1030</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="bist_nvm_image_att::nvm_start_addr" title='bist_nvm_image_att::nvm_start_addr' data-ref="bist_nvm_image_att::nvm_start_addr">nvm_start_addr</dfn>;	<i>/* NVM address of the image */</i></td></tr>
<tr><th id="1031">1031</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="bist_nvm_image_att::len" title='bist_nvm_image_att::len' data-ref="bist_nvm_image_att::len">len</dfn>;		<i>/* Include CRC */</i></td></tr>
<tr><th id="1032">1032</th><td>};</td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td><u>#define <dfn class="macro" id="_M/MCP_DRV_VER_STR_SIZE" data-ref="_M/MCP_DRV_VER_STR_SIZE">MCP_DRV_VER_STR_SIZE</dfn> 16</u></td></tr>
<tr><th id="1035">1035</th><td><u>#define <dfn class="macro" id="_M/MCP_DRV_VER_STR_SIZE_DWORD" data-ref="_M/MCP_DRV_VER_STR_SIZE_DWORD">MCP_DRV_VER_STR_SIZE_DWORD</dfn> (MCP_DRV_VER_STR_SIZE / sizeof(u32))</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/MCP_DRV_NVM_BUF_LEN" data-ref="_M/MCP_DRV_NVM_BUF_LEN">MCP_DRV_NVM_BUF_LEN</dfn> 32</u></td></tr>
<tr><th id="1037">1037</th><td><b>struct</b> <dfn class="type def" id="drv_version_stc" title='drv_version_stc' data-ref="drv_version_stc">drv_version_stc</dfn> {</td></tr>
<tr><th id="1038">1038</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="drv_version_stc::version" title='drv_version_stc::version' data-ref="drv_version_stc::version">version</dfn>;</td></tr>
<tr><th id="1039">1039</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="drv_version_stc::name" title='drv_version_stc::name' data-ref="drv_version_stc::name">name</dfn>[<a class="macro" href="#1034" title="16" data-ref="_M/MCP_DRV_VER_STR_SIZE">MCP_DRV_VER_STR_SIZE</a> - <var>4</var>];</td></tr>
<tr><th id="1040">1040</th><td>};</td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td><i>/* statistics for ncsi */</i></td></tr>
<tr><th id="1043">1043</th><td><b>struct</b> <dfn class="type def" id="lan_stats_stc" title='lan_stats_stc' data-ref="lan_stats_stc">lan_stats_stc</dfn> {</td></tr>
<tr><th id="1044">1044</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="lan_stats_stc::ucast_rx_pkts" title='lan_stats_stc::ucast_rx_pkts' data-ref="lan_stats_stc::ucast_rx_pkts">ucast_rx_pkts</dfn>;</td></tr>
<tr><th id="1045">1045</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="lan_stats_stc::ucast_tx_pkts" title='lan_stats_stc::ucast_tx_pkts' data-ref="lan_stats_stc::ucast_tx_pkts">ucast_tx_pkts</dfn>;</td></tr>
<tr><th id="1046">1046</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="lan_stats_stc::fcs_err" title='lan_stats_stc::fcs_err' data-ref="lan_stats_stc::fcs_err">fcs_err</dfn>;</td></tr>
<tr><th id="1047">1047</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="lan_stats_stc::rserved" title='lan_stats_stc::rserved' data-ref="lan_stats_stc::rserved">rserved</dfn>;</td></tr>
<tr><th id="1048">1048</th><td>};</td></tr>
<tr><th id="1049">1049</th><td></td></tr>
<tr><th id="1050">1050</th><td><b>struct</b> <dfn class="type def" id="fcoe_stats_stc" title='fcoe_stats_stc' data-ref="fcoe_stats_stc">fcoe_stats_stc</dfn> {</td></tr>
<tr><th id="1051">1051</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="fcoe_stats_stc::rx_pkts" title='fcoe_stats_stc::rx_pkts' data-ref="fcoe_stats_stc::rx_pkts">rx_pkts</dfn>;</td></tr>
<tr><th id="1052">1052</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="fcoe_stats_stc::tx_pkts" title='fcoe_stats_stc::tx_pkts' data-ref="fcoe_stats_stc::tx_pkts">tx_pkts</dfn>;</td></tr>
<tr><th id="1053">1053</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="fcoe_stats_stc::fcs_err" title='fcoe_stats_stc::fcs_err' data-ref="fcoe_stats_stc::fcs_err">fcs_err</dfn>;</td></tr>
<tr><th id="1054">1054</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="fcoe_stats_stc::login_failure" title='fcoe_stats_stc::login_failure' data-ref="fcoe_stats_stc::login_failure">login_failure</dfn>;</td></tr>
<tr><th id="1055">1055</th><td>};</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td><b>struct</b> <dfn class="type def" id="iscsi_stats_stc" title='iscsi_stats_stc' data-ref="iscsi_stats_stc">iscsi_stats_stc</dfn> {</td></tr>
<tr><th id="1058">1058</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="iscsi_stats_stc::rx_pdus" title='iscsi_stats_stc::rx_pdus' data-ref="iscsi_stats_stc::rx_pdus">rx_pdus</dfn>;</td></tr>
<tr><th id="1059">1059</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="iscsi_stats_stc::tx_pdus" title='iscsi_stats_stc::tx_pdus' data-ref="iscsi_stats_stc::tx_pdus">tx_pdus</dfn>;</td></tr>
<tr><th id="1060">1060</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="iscsi_stats_stc::rx_bytes" title='iscsi_stats_stc::rx_bytes' data-ref="iscsi_stats_stc::rx_bytes">rx_bytes</dfn>;</td></tr>
<tr><th id="1061">1061</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="iscsi_stats_stc::tx_bytes" title='iscsi_stats_stc::tx_bytes' data-ref="iscsi_stats_stc::tx_bytes">tx_bytes</dfn>;</td></tr>
<tr><th id="1062">1062</th><td>};</td></tr>
<tr><th id="1063">1063</th><td></td></tr>
<tr><th id="1064">1064</th><td><b>struct</b> <dfn class="type def" id="rdma_stats_stc" title='rdma_stats_stc' data-ref="rdma_stats_stc">rdma_stats_stc</dfn> {</td></tr>
<tr><th id="1065">1065</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="rdma_stats_stc::rx_pkts" title='rdma_stats_stc::rx_pkts' data-ref="rdma_stats_stc::rx_pkts">rx_pkts</dfn>;</td></tr>
<tr><th id="1066">1066</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="rdma_stats_stc::tx_pkts" title='rdma_stats_stc::tx_pkts' data-ref="rdma_stats_stc::tx_pkts">tx_pkts</dfn>;</td></tr>
<tr><th id="1067">1067</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="rdma_stats_stc::rx_bytes" title='rdma_stats_stc::rx_bytes' data-ref="rdma_stats_stc::rx_bytes">rx_bytes</dfn>;</td></tr>
<tr><th id="1068">1068</th><td>	<a class="typedef" href="bcm_osal.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="rdma_stats_stc::tx_bytes" title='rdma_stats_stc::tx_bytes' data-ref="rdma_stats_stc::tx_bytes">tx_bytes</dfn>;</td></tr>
<tr><th id="1069">1069</th><td>};</td></tr>
<tr><th id="1070">1070</th><td></td></tr>
<tr><th id="1071">1071</th><td><b>struct</b> <dfn class="type def" id="ocbb_data_stc" title='ocbb_data_stc' data-ref="ocbb_data_stc">ocbb_data_stc</dfn> {</td></tr>
<tr><th id="1072">1072</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="ocbb_data_stc::ocbb_host_addr" title='ocbb_data_stc::ocbb_host_addr' data-ref="ocbb_data_stc::ocbb_host_addr">ocbb_host_addr</dfn>;</td></tr>
<tr><th id="1073">1073</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="ocbb_data_stc::ocsd_host_addr" title='ocbb_data_stc::ocsd_host_addr' data-ref="ocbb_data_stc::ocsd_host_addr">ocsd_host_addr</dfn>;</td></tr>
<tr><th id="1074">1074</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="ocbb_data_stc::ocsd_req_update_interval" title='ocbb_data_stc::ocsd_req_update_interval' data-ref="ocbb_data_stc::ocsd_req_update_interval">ocsd_req_update_interval</dfn>;</td></tr>
<tr><th id="1075">1075</th><td>};</td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_OF_SENSORS" data-ref="_M/MAX_NUM_OF_SENSORS">MAX_NUM_OF_SENSORS</dfn>			7</u></td></tr>
<tr><th id="1078">1078</th><td><u>#define <dfn class="macro" id="_M/MFW_SENSOR_LOCATION_INTERNAL" data-ref="_M/MFW_SENSOR_LOCATION_INTERNAL">MFW_SENSOR_LOCATION_INTERNAL</dfn>		1</u></td></tr>
<tr><th id="1079">1079</th><td><u>#define <dfn class="macro" id="_M/MFW_SENSOR_LOCATION_EXTERNAL" data-ref="_M/MFW_SENSOR_LOCATION_EXTERNAL">MFW_SENSOR_LOCATION_EXTERNAL</dfn>		2</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define <dfn class="macro" id="_M/MFW_SENSOR_LOCATION_SFP" data-ref="_M/MFW_SENSOR_LOCATION_SFP">MFW_SENSOR_LOCATION_SFP</dfn>			3</u></td></tr>
<tr><th id="1081">1081</th><td></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/SENSOR_LOCATION_OFFSET" data-ref="_M/SENSOR_LOCATION_OFFSET">SENSOR_LOCATION_OFFSET</dfn>			0</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define <dfn class="macro" id="_M/SENSOR_LOCATION_MASK" data-ref="_M/SENSOR_LOCATION_MASK">SENSOR_LOCATION_MASK</dfn>			0x000000ff</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define <dfn class="macro" id="_M/THRESHOLD_HIGH_OFFSET" data-ref="_M/THRESHOLD_HIGH_OFFSET">THRESHOLD_HIGH_OFFSET</dfn>			8</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define <dfn class="macro" id="_M/THRESHOLD_HIGH_MASK" data-ref="_M/THRESHOLD_HIGH_MASK">THRESHOLD_HIGH_MASK</dfn>			0x0000ff00</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define <dfn class="macro" id="_M/CRITICAL_TEMPERATURE_OFFSET" data-ref="_M/CRITICAL_TEMPERATURE_OFFSET">CRITICAL_TEMPERATURE_OFFSET</dfn>		16</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define <dfn class="macro" id="_M/CRITICAL_TEMPERATURE_MASK" data-ref="_M/CRITICAL_TEMPERATURE_MASK">CRITICAL_TEMPERATURE_MASK</dfn>		0x00ff0000</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/CURRENT_TEMP_OFFSET" data-ref="_M/CURRENT_TEMP_OFFSET">CURRENT_TEMP_OFFSET</dfn>			24</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/CURRENT_TEMP_MASK" data-ref="_M/CURRENT_TEMP_MASK">CURRENT_TEMP_MASK</dfn>			0xff000000</u></td></tr>
<tr><th id="1090">1090</th><td><b>struct</b> <dfn class="type def" id="temperature_status_stc" title='temperature_status_stc' data-ref="temperature_status_stc">temperature_status_stc</dfn> {</td></tr>
<tr><th id="1091">1091</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="temperature_status_stc::num_of_sensors" title='temperature_status_stc::num_of_sensors' data-ref="temperature_status_stc::num_of_sensors">num_of_sensors</dfn>;</td></tr>
<tr><th id="1092">1092</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="temperature_status_stc::sensor" title='temperature_status_stc::sensor' data-ref="temperature_status_stc::sensor">sensor</dfn>[<a class="macro" href="#1077" title="7" data-ref="_M/MAX_NUM_OF_SENSORS">MAX_NUM_OF_SENSORS</a>];</td></tr>
<tr><th id="1093">1093</th><td>};</td></tr>
<tr><th id="1094">1094</th><td></td></tr>
<tr><th id="1095">1095</th><td><i>/* crash dump configuration header */</i></td></tr>
<tr><th id="1096">1096</th><td><b>struct</b> <dfn class="type def" id="mdump_config_stc" title='mdump_config_stc' data-ref="mdump_config_stc">mdump_config_stc</dfn> {</td></tr>
<tr><th id="1097">1097</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="mdump_config_stc::version" title='mdump_config_stc::version' data-ref="mdump_config_stc::version">version</dfn>;</td></tr>
<tr><th id="1098">1098</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="mdump_config_stc::config" title='mdump_config_stc::config' data-ref="mdump_config_stc::config">config</dfn>;</td></tr>
<tr><th id="1099">1099</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="mdump_config_stc::epoc" title='mdump_config_stc::epoc' data-ref="mdump_config_stc::epoc">epoc</dfn>;</td></tr>
<tr><th id="1100">1100</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="mdump_config_stc::num_of_logs" title='mdump_config_stc::num_of_logs' data-ref="mdump_config_stc::num_of_logs">num_of_logs</dfn>;</td></tr>
<tr><th id="1101">1101</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="mdump_config_stc::valid_logs" title='mdump_config_stc::valid_logs' data-ref="mdump_config_stc::valid_logs">valid_logs</dfn>;</td></tr>
<tr><th id="1102">1102</th><td>};</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td><b>enum</b> <dfn class="type def" id="resource_id_enum" title='resource_id_enum' data-ref="resource_id_enum">resource_id_enum</dfn> {</td></tr>
<tr><th id="1105">1105</th><td>	<dfn class="enum" id="RESOURCE_NUM_SB_E" title='RESOURCE_NUM_SB_E' data-ref="RESOURCE_NUM_SB_E">RESOURCE_NUM_SB_E</dfn>		=	<var>0</var>,</td></tr>
<tr><th id="1106">1106</th><td>	<dfn class="enum" id="RESOURCE_NUM_L2_QUEUE_E" title='RESOURCE_NUM_L2_QUEUE_E' data-ref="RESOURCE_NUM_L2_QUEUE_E">RESOURCE_NUM_L2_QUEUE_E</dfn>		=	<var>1</var>,</td></tr>
<tr><th id="1107">1107</th><td>	<dfn class="enum" id="RESOURCE_NUM_VPORT_E" title='RESOURCE_NUM_VPORT_E' data-ref="RESOURCE_NUM_VPORT_E">RESOURCE_NUM_VPORT_E</dfn>		=	<var>2</var>,</td></tr>
<tr><th id="1108">1108</th><td>	<dfn class="enum" id="RESOURCE_NUM_VMQ_E" title='RESOURCE_NUM_VMQ_E' data-ref="RESOURCE_NUM_VMQ_E">RESOURCE_NUM_VMQ_E</dfn>		=	<var>3</var>,</td></tr>
<tr><th id="1109">1109</th><td><i>/* Not a real resource!! it's a factor used to calculate others */</i></td></tr>
<tr><th id="1110">1110</th><td>	<dfn class="enum" id="RESOURCE_FACTOR_NUM_RSS_PF_E" title='RESOURCE_FACTOR_NUM_RSS_PF_E' data-ref="RESOURCE_FACTOR_NUM_RSS_PF_E">RESOURCE_FACTOR_NUM_RSS_PF_E</dfn>	=	<var>4</var>,</td></tr>
<tr><th id="1111">1111</th><td><i>/* Not a real resource!! it's a factor used to calculate others */</i></td></tr>
<tr><th id="1112">1112</th><td>	<dfn class="enum" id="RESOURCE_FACTOR_RSS_PER_VF_E" title='RESOURCE_FACTOR_RSS_PER_VF_E' data-ref="RESOURCE_FACTOR_RSS_PER_VF_E">RESOURCE_FACTOR_RSS_PER_VF_E</dfn>	=	<var>5</var>,</td></tr>
<tr><th id="1113">1113</th><td>	<dfn class="enum" id="RESOURCE_NUM_RL_E" title='RESOURCE_NUM_RL_E' data-ref="RESOURCE_NUM_RL_E">RESOURCE_NUM_RL_E</dfn>		=	<var>6</var>,</td></tr>
<tr><th id="1114">1114</th><td>	<dfn class="enum" id="RESOURCE_NUM_PQ_E" title='RESOURCE_NUM_PQ_E' data-ref="RESOURCE_NUM_PQ_E">RESOURCE_NUM_PQ_E</dfn>		=	<var>7</var>,</td></tr>
<tr><th id="1115">1115</th><td>	<dfn class="enum" id="RESOURCE_NUM_VF_E" title='RESOURCE_NUM_VF_E' data-ref="RESOURCE_NUM_VF_E">RESOURCE_NUM_VF_E</dfn>		=	<var>8</var>,</td></tr>
<tr><th id="1116">1116</th><td>	<dfn class="enum" id="RESOURCE_VFC_FILTER_E" title='RESOURCE_VFC_FILTER_E' data-ref="RESOURCE_VFC_FILTER_E">RESOURCE_VFC_FILTER_E</dfn>		=	<var>9</var>,</td></tr>
<tr><th id="1117">1117</th><td>	<dfn class="enum" id="RESOURCE_ILT_E" title='RESOURCE_ILT_E' data-ref="RESOURCE_ILT_E">RESOURCE_ILT_E</dfn>			=	<var>10</var>,</td></tr>
<tr><th id="1118">1118</th><td>	<dfn class="enum" id="RESOURCE_CQS_E" title='RESOURCE_CQS_E' data-ref="RESOURCE_CQS_E">RESOURCE_CQS_E</dfn>			=	<var>11</var>,</td></tr>
<tr><th id="1119">1119</th><td>	<dfn class="enum" id="RESOURCE_GFT_PROFILES_E" title='RESOURCE_GFT_PROFILES_E' data-ref="RESOURCE_GFT_PROFILES_E">RESOURCE_GFT_PROFILES_E</dfn>		=	<var>12</var>,</td></tr>
<tr><th id="1120">1120</th><td>	<dfn class="enum" id="RESOURCE_NUM_TC_E" title='RESOURCE_NUM_TC_E' data-ref="RESOURCE_NUM_TC_E">RESOURCE_NUM_TC_E</dfn>		=	<var>13</var>,</td></tr>
<tr><th id="1121">1121</th><td>	<dfn class="enum" id="RESOURCE_NUM_RSS_ENGINES_E" title='RESOURCE_NUM_RSS_ENGINES_E' data-ref="RESOURCE_NUM_RSS_ENGINES_E">RESOURCE_NUM_RSS_ENGINES_E</dfn>	=	<var>14</var>,</td></tr>
<tr><th id="1122">1122</th><td>	<dfn class="enum" id="RESOURCE_LL2_QUEUE_E" title='RESOURCE_LL2_QUEUE_E' data-ref="RESOURCE_LL2_QUEUE_E">RESOURCE_LL2_QUEUE_E</dfn>		=	<var>15</var>,</td></tr>
<tr><th id="1123">1123</th><td>	<dfn class="enum" id="RESOURCE_RDMA_STATS_QUEUE_E" title='RESOURCE_RDMA_STATS_QUEUE_E' data-ref="RESOURCE_RDMA_STATS_QUEUE_E">RESOURCE_RDMA_STATS_QUEUE_E</dfn>	=	<var>16</var>,</td></tr>
<tr><th id="1124">1124</th><td>	<dfn class="enum" id="RESOURCE_BDQ_E" title='RESOURCE_BDQ_E' data-ref="RESOURCE_BDQ_E">RESOURCE_BDQ_E</dfn>			=	<var>17</var>,</td></tr>
<tr><th id="1125">1125</th><td>	<dfn class="enum" id="RESOURCE_MAX_NUM" title='RESOURCE_MAX_NUM' data-ref="RESOURCE_MAX_NUM">RESOURCE_MAX_NUM</dfn>,</td></tr>
<tr><th id="1126">1126</th><td>	<dfn class="enum" id="RESOURCE_NUM_INVALID" title='RESOURCE_NUM_INVALID' data-ref="RESOURCE_NUM_INVALID">RESOURCE_NUM_INVALID</dfn>		=	<var>0xFFFFFFFF</var></td></tr>
<tr><th id="1127">1127</th><td>};</td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td><i>/* Resource ID is to be filled by the driver in the MB request</i></td></tr>
<tr><th id="1130">1130</th><td><i> * Size, offset &amp; flags to be filled by the MFW in the MB response</i></td></tr>
<tr><th id="1131">1131</th><td><i> */</i></td></tr>
<tr><th id="1132">1132</th><td><b>struct</b> <dfn class="type def" id="resource_info" title='resource_info' data-ref="resource_info">resource_info</dfn> {</td></tr>
<tr><th id="1133">1133</th><td>	<b>enum</b> <a class="type" href="#resource_id_enum" title='resource_id_enum' data-ref="resource_id_enum">resource_id_enum</a> <dfn class="decl field" id="resource_info::res_id" title='resource_info::res_id' data-ref="resource_info::res_id">res_id</dfn>;</td></tr>
<tr><th id="1134">1134</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="resource_info::size" title='resource_info::size' data-ref="resource_info::size">size</dfn>; <i>/* number of allocated resources */</i></td></tr>
<tr><th id="1135">1135</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="resource_info::offset" title='resource_info::offset' data-ref="resource_info::offset">offset</dfn>; <i>/* Offset of the 1st resource */</i></td></tr>
<tr><th id="1136">1136</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="resource_info::vf_size" title='resource_info::vf_size' data-ref="resource_info::vf_size">vf_size</dfn>;</td></tr>
<tr><th id="1137">1137</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="resource_info::vf_offset" title='resource_info::vf_offset' data-ref="resource_info::vf_offset">vf_offset</dfn>;</td></tr>
<tr><th id="1138">1138</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="resource_info::flags" title='resource_info::flags' data-ref="resource_info::flags">flags</dfn>;</td></tr>
<tr><th id="1139">1139</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_ELEMENT_STRICT" data-ref="_M/RESOURCE_ELEMENT_STRICT">RESOURCE_ELEMENT_STRICT</dfn> (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1140">1140</th><td>};</td></tr>
<tr><th id="1141">1141</th><td></td></tr>
<tr><th id="1142">1142</th><td><u>#define <dfn class="macro" id="_M/DRV_ROLE_NONE" data-ref="_M/DRV_ROLE_NONE">DRV_ROLE_NONE</dfn>		0</u></td></tr>
<tr><th id="1143">1143</th><td><u>#define <dfn class="macro" id="_M/DRV_ROLE_PREBOOT" data-ref="_M/DRV_ROLE_PREBOOT">DRV_ROLE_PREBOOT</dfn>	1</u></td></tr>
<tr><th id="1144">1144</th><td><u>#define <dfn class="macro" id="_M/DRV_ROLE_OS" data-ref="_M/DRV_ROLE_OS">DRV_ROLE_OS</dfn>		2</u></td></tr>
<tr><th id="1145">1145</th><td><u>#define <dfn class="macro" id="_M/DRV_ROLE_KDUMP" data-ref="_M/DRV_ROLE_KDUMP">DRV_ROLE_KDUMP</dfn>		3</u></td></tr>
<tr><th id="1146">1146</th><td></td></tr>
<tr><th id="1147">1147</th><td><b>struct</b> <dfn class="type def" id="load_req_stc" title='load_req_stc' data-ref="load_req_stc">load_req_stc</dfn> {</td></tr>
<tr><th id="1148">1148</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="load_req_stc::drv_ver_0" title='load_req_stc::drv_ver_0' data-ref="load_req_stc::drv_ver_0">drv_ver_0</dfn>;</td></tr>
<tr><th id="1149">1149</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="load_req_stc::drv_ver_1" title='load_req_stc::drv_ver_1' data-ref="load_req_stc::drv_ver_1">drv_ver_1</dfn>;</td></tr>
<tr><th id="1150">1150</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="load_req_stc::fw_ver" title='load_req_stc::fw_ver' data-ref="load_req_stc::fw_ver">fw_ver</dfn>;</td></tr>
<tr><th id="1151">1151</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="load_req_stc::misc0" title='load_req_stc::misc0' data-ref="load_req_stc::misc0">misc0</dfn>;</td></tr>
<tr><th id="1152">1152</th><td><u>#define <dfn class="macro" id="_M/LOAD_REQ_ROLE_MASK" data-ref="_M/LOAD_REQ_ROLE_MASK">LOAD_REQ_ROLE_MASK</dfn>		0x000000FF</u></td></tr>
<tr><th id="1153">1153</th><td><u>#define <dfn class="macro" id="_M/LOAD_REQ_ROLE_OFFSET" data-ref="_M/LOAD_REQ_ROLE_OFFSET">LOAD_REQ_ROLE_OFFSET</dfn>		0</u></td></tr>
<tr><th id="1154">1154</th><td><u>#define <dfn class="macro" id="_M/LOAD_REQ_LOCK_TO_MASK" data-ref="_M/LOAD_REQ_LOCK_TO_MASK">LOAD_REQ_LOCK_TO_MASK</dfn>		0x0000FF00</u></td></tr>
<tr><th id="1155">1155</th><td><u>#define <dfn class="macro" id="_M/LOAD_REQ_LOCK_TO_OFFSET" data-ref="_M/LOAD_REQ_LOCK_TO_OFFSET">LOAD_REQ_LOCK_TO_OFFSET</dfn>		8</u></td></tr>
<tr><th id="1156">1156</th><td><u>#define <dfn class="macro" id="_M/LOAD_REQ_LOCK_TO_DEFAULT" data-ref="_M/LOAD_REQ_LOCK_TO_DEFAULT">LOAD_REQ_LOCK_TO_DEFAULT</dfn>	0</u></td></tr>
<tr><th id="1157">1157</th><td><u>#define <dfn class="macro" id="_M/LOAD_REQ_LOCK_TO_NONE" data-ref="_M/LOAD_REQ_LOCK_TO_NONE">LOAD_REQ_LOCK_TO_NONE</dfn>		255</u></td></tr>
<tr><th id="1158">1158</th><td><u>#define <dfn class="macro" id="_M/LOAD_REQ_FORCE_MASK" data-ref="_M/LOAD_REQ_FORCE_MASK">LOAD_REQ_FORCE_MASK</dfn>		0x000F0000</u></td></tr>
<tr><th id="1159">1159</th><td><u>#define <dfn class="macro" id="_M/LOAD_REQ_FORCE_OFFSET" data-ref="_M/LOAD_REQ_FORCE_OFFSET">LOAD_REQ_FORCE_OFFSET</dfn>		16</u></td></tr>
<tr><th id="1160">1160</th><td><u>#define <dfn class="macro" id="_M/LOAD_REQ_FORCE_NONE" data-ref="_M/LOAD_REQ_FORCE_NONE">LOAD_REQ_FORCE_NONE</dfn>		0</u></td></tr>
<tr><th id="1161">1161</th><td><u>#define <dfn class="macro" id="_M/LOAD_REQ_FORCE_PF" data-ref="_M/LOAD_REQ_FORCE_PF">LOAD_REQ_FORCE_PF</dfn>		1</u></td></tr>
<tr><th id="1162">1162</th><td><u>#define <dfn class="macro" id="_M/LOAD_REQ_FORCE_ALL" data-ref="_M/LOAD_REQ_FORCE_ALL">LOAD_REQ_FORCE_ALL</dfn>		2</u></td></tr>
<tr><th id="1163">1163</th><td><u>#define <dfn class="macro" id="_M/LOAD_REQ_FLAGS0_MASK" data-ref="_M/LOAD_REQ_FLAGS0_MASK">LOAD_REQ_FLAGS0_MASK</dfn>		0x00F00000</u></td></tr>
<tr><th id="1164">1164</th><td><u>#define <dfn class="macro" id="_M/LOAD_REQ_FLAGS0_OFFSET" data-ref="_M/LOAD_REQ_FLAGS0_OFFSET">LOAD_REQ_FLAGS0_OFFSET</dfn>		20</u></td></tr>
<tr><th id="1165">1165</th><td><u>#define <dfn class="macro" id="_M/LOAD_REQ_FLAGS0_AVOID_RESET" data-ref="_M/LOAD_REQ_FLAGS0_AVOID_RESET">LOAD_REQ_FLAGS0_AVOID_RESET</dfn>	(0x1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1166">1166</th><td>};</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td><b>struct</b> <dfn class="type def" id="load_rsp_stc" title='load_rsp_stc' data-ref="load_rsp_stc">load_rsp_stc</dfn> {</td></tr>
<tr><th id="1169">1169</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="load_rsp_stc::drv_ver_0" title='load_rsp_stc::drv_ver_0' data-ref="load_rsp_stc::drv_ver_0">drv_ver_0</dfn>;</td></tr>
<tr><th id="1170">1170</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="load_rsp_stc::drv_ver_1" title='load_rsp_stc::drv_ver_1' data-ref="load_rsp_stc::drv_ver_1">drv_ver_1</dfn>;</td></tr>
<tr><th id="1171">1171</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="load_rsp_stc::fw_ver" title='load_rsp_stc::fw_ver' data-ref="load_rsp_stc::fw_ver">fw_ver</dfn>;</td></tr>
<tr><th id="1172">1172</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="load_rsp_stc::misc0" title='load_rsp_stc::misc0' data-ref="load_rsp_stc::misc0">misc0</dfn>;</td></tr>
<tr><th id="1173">1173</th><td><u>#define <dfn class="macro" id="_M/LOAD_RSP_ROLE_MASK" data-ref="_M/LOAD_RSP_ROLE_MASK">LOAD_RSP_ROLE_MASK</dfn>		0x000000FF</u></td></tr>
<tr><th id="1174">1174</th><td><u>#define <dfn class="macro" id="_M/LOAD_RSP_ROLE_OFFSET" data-ref="_M/LOAD_RSP_ROLE_OFFSET">LOAD_RSP_ROLE_OFFSET</dfn>		0</u></td></tr>
<tr><th id="1175">1175</th><td><u>#define <dfn class="macro" id="_M/LOAD_RSP_HSI_MASK" data-ref="_M/LOAD_RSP_HSI_MASK">LOAD_RSP_HSI_MASK</dfn>		0x0000FF00</u></td></tr>
<tr><th id="1176">1176</th><td><u>#define <dfn class="macro" id="_M/LOAD_RSP_HSI_OFFSET" data-ref="_M/LOAD_RSP_HSI_OFFSET">LOAD_RSP_HSI_OFFSET</dfn>		8</u></td></tr>
<tr><th id="1177">1177</th><td><u>#define <dfn class="macro" id="_M/LOAD_RSP_FLAGS0_MASK" data-ref="_M/LOAD_RSP_FLAGS0_MASK">LOAD_RSP_FLAGS0_MASK</dfn>		0x000F0000</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define <dfn class="macro" id="_M/LOAD_RSP_FLAGS0_OFFSET" data-ref="_M/LOAD_RSP_FLAGS0_OFFSET">LOAD_RSP_FLAGS0_OFFSET</dfn>		16</u></td></tr>
<tr><th id="1179">1179</th><td><u>#define <dfn class="macro" id="_M/LOAD_RSP_FLAGS0_DRV_EXISTS" data-ref="_M/LOAD_RSP_FLAGS0_DRV_EXISTS">LOAD_RSP_FLAGS0_DRV_EXISTS</dfn>	(0x1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1180">1180</th><td>};</td></tr>
<tr><th id="1181">1181</th><td></td></tr>
<tr><th id="1182">1182</th><td><b>struct</b> <dfn class="type def" id="mdump_retain_data_stc" title='mdump_retain_data_stc' data-ref="mdump_retain_data_stc">mdump_retain_data_stc</dfn> {</td></tr>
<tr><th id="1183">1183</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="mdump_retain_data_stc::valid" title='mdump_retain_data_stc::valid' data-ref="mdump_retain_data_stc::valid">valid</dfn>;</td></tr>
<tr><th id="1184">1184</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="mdump_retain_data_stc::epoch" title='mdump_retain_data_stc::epoch' data-ref="mdump_retain_data_stc::epoch">epoch</dfn>;</td></tr>
<tr><th id="1185">1185</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="mdump_retain_data_stc::pf" title='mdump_retain_data_stc::pf' data-ref="mdump_retain_data_stc::pf">pf</dfn>;</td></tr>
<tr><th id="1186">1186</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="mdump_retain_data_stc::status" title='mdump_retain_data_stc::status' data-ref="mdump_retain_data_stc::status">status</dfn>;</td></tr>
<tr><th id="1187">1187</th><td>};</td></tr>
<tr><th id="1188">1188</th><td></td></tr>
<tr><th id="1189">1189</th><td><b>struct</b> <dfn class="type def" id="attribute_cmd_write_stc" title='attribute_cmd_write_stc' data-ref="attribute_cmd_write_stc">attribute_cmd_write_stc</dfn> {</td></tr>
<tr><th id="1190">1190</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="attribute_cmd_write_stc::val" title='attribute_cmd_write_stc::val' data-ref="attribute_cmd_write_stc::val">val</dfn>;</td></tr>
<tr><th id="1191">1191</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="attribute_cmd_write_stc::mask" title='attribute_cmd_write_stc::mask' data-ref="attribute_cmd_write_stc::mask">mask</dfn>;</td></tr>
<tr><th id="1192">1192</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="attribute_cmd_write_stc::offset" title='attribute_cmd_write_stc::offset' data-ref="attribute_cmd_write_stc::offset">offset</dfn>;</td></tr>
<tr><th id="1193">1193</th><td>};</td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td><b>union</b> <dfn class="type def" id="drv_union_data" title='drv_union_data' data-ref="drv_union_data">drv_union_data</dfn> {</td></tr>
<tr><th id="1196">1196</th><td>	<b>struct</b> <a class="type" href="#mcp_mac" title='mcp_mac' data-ref="mcp_mac">mcp_mac</a> <dfn class="decl field" id="drv_union_data::wol_mac" title='drv_union_data::wol_mac' data-ref="drv_union_data::wol_mac">wol_mac</dfn>; <i>/* UNLOAD_DONE */</i></td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td><i>/* This configuration should be set by the driver for the LINK_SET command. */</i></td></tr>
<tr><th id="1199">1199</th><td></td></tr>
<tr><th id="1200">1200</th><td>	<b>struct</b> <a class="type" href="#eth_phy_cfg" title='eth_phy_cfg' data-ref="eth_phy_cfg">eth_phy_cfg</a> <dfn class="decl field" id="drv_union_data::drv_phy_cfg" title='drv_union_data::drv_phy_cfg' data-ref="drv_union_data::drv_phy_cfg">drv_phy_cfg</dfn>;</td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td>	<b>struct</b> <a class="type" href="#mcp_val64" title='mcp_val64' data-ref="mcp_val64">mcp_val64</a> <dfn class="decl field" id="drv_union_data::val64" title='drv_union_data::val64' data-ref="drv_union_data::val64">val64</dfn>; <i>/* For PHY / AVS commands */</i></td></tr>
<tr><th id="1203">1203</th><td></td></tr>
<tr><th id="1204">1204</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="drv_union_data::raw_data" title='drv_union_data::raw_data' data-ref="drv_union_data::raw_data">raw_data</dfn>[<a class="macro" href="#1036" title="32" data-ref="_M/MCP_DRV_NVM_BUF_LEN">MCP_DRV_NVM_BUF_LEN</a>];</td></tr>
<tr><th id="1205">1205</th><td></td></tr>
<tr><th id="1206">1206</th><td>	<b>struct</b> <a class="type" href="#mcp_file_att" title='mcp_file_att' data-ref="mcp_file_att">mcp_file_att</a> <dfn class="decl field" id="drv_union_data::file_att" title='drv_union_data::file_att' data-ref="drv_union_data::file_att">file_att</dfn>;</td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="drv_union_data::ack_vf_disabled" title='drv_union_data::ack_vf_disabled' data-ref="drv_union_data::ack_vf_disabled">ack_vf_disabled</dfn>[<a class="macro" href="#20" title="192" data-ref="_M/VF_MAX_STATIC">VF_MAX_STATIC</a> / <var>32</var>];</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td>	<b>struct</b> <a class="type" href="#drv_version_stc" title='drv_version_stc' data-ref="drv_version_stc">drv_version_stc</a> <dfn class="decl field" id="drv_union_data::drv_version" title='drv_union_data::drv_version' data-ref="drv_union_data::drv_version">drv_version</dfn>;</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td>	<b>struct</b> <a class="type" href="#lan_stats_stc" title='lan_stats_stc' data-ref="lan_stats_stc">lan_stats_stc</a> <dfn class="decl field" id="drv_union_data::lan_stats" title='drv_union_data::lan_stats' data-ref="drv_union_data::lan_stats">lan_stats</dfn>;</td></tr>
<tr><th id="1213">1213</th><td>	<b>struct</b> <a class="type" href="#fcoe_stats_stc" title='fcoe_stats_stc' data-ref="fcoe_stats_stc">fcoe_stats_stc</a> <dfn class="decl field" id="drv_union_data::fcoe_stats" title='drv_union_data::fcoe_stats' data-ref="drv_union_data::fcoe_stats">fcoe_stats</dfn>;</td></tr>
<tr><th id="1214">1214</th><td>	<b>struct</b> <a class="type" href="#iscsi_stats_stc" title='iscsi_stats_stc' data-ref="iscsi_stats_stc">iscsi_stats_stc</a> <dfn class="decl field" id="drv_union_data::iscsi_stats" title='drv_union_data::iscsi_stats' data-ref="drv_union_data::iscsi_stats">iscsi_stats</dfn>;</td></tr>
<tr><th id="1215">1215</th><td>	<b>struct</b> <a class="type" href="#rdma_stats_stc" title='rdma_stats_stc' data-ref="rdma_stats_stc">rdma_stats_stc</a> <dfn class="decl field" id="drv_union_data::rdma_stats" title='drv_union_data::rdma_stats' data-ref="drv_union_data::rdma_stats">rdma_stats</dfn>;</td></tr>
<tr><th id="1216">1216</th><td>	<b>struct</b> <a class="type" href="#ocbb_data_stc" title='ocbb_data_stc' data-ref="ocbb_data_stc">ocbb_data_stc</a> <dfn class="decl field" id="drv_union_data::ocbb_info" title='drv_union_data::ocbb_info' data-ref="drv_union_data::ocbb_info">ocbb_info</dfn>;</td></tr>
<tr><th id="1217">1217</th><td>	<b>struct</b> <a class="type" href="#temperature_status_stc" title='temperature_status_stc' data-ref="temperature_status_stc">temperature_status_stc</a> <dfn class="decl field" id="drv_union_data::temp_info" title='drv_union_data::temp_info' data-ref="drv_union_data::temp_info">temp_info</dfn>;</td></tr>
<tr><th id="1218">1218</th><td>	<b>struct</b> <a class="type" href="#resource_info" title='resource_info' data-ref="resource_info">resource_info</a> <dfn class="decl field" id="drv_union_data::resource" title='drv_union_data::resource' data-ref="drv_union_data::resource">resource</dfn>;</td></tr>
<tr><th id="1219">1219</th><td>	<b>struct</b> <a class="type" href="#bist_nvm_image_att" title='bist_nvm_image_att' data-ref="bist_nvm_image_att">bist_nvm_image_att</a> <dfn class="decl field" id="drv_union_data::nvm_image_att" title='drv_union_data::nvm_image_att' data-ref="drv_union_data::nvm_image_att">nvm_image_att</dfn>;</td></tr>
<tr><th id="1220">1220</th><td>	<b>struct</b> <a class="type" href="#mdump_config_stc" title='mdump_config_stc' data-ref="mdump_config_stc">mdump_config_stc</a> <dfn class="decl field" id="drv_union_data::mdump_config" title='drv_union_data::mdump_config' data-ref="drv_union_data::mdump_config">mdump_config</dfn>;</td></tr>
<tr><th id="1221">1221</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="drv_union_data::dword" title='drv_union_data::dword' data-ref="drv_union_data::dword">dword</dfn>;</td></tr>
<tr><th id="1222">1222</th><td></td></tr>
<tr><th id="1223">1223</th><td>	<b>struct</b> <a class="type" href="#load_req_stc" title='load_req_stc' data-ref="load_req_stc">load_req_stc</a> <dfn class="decl field" id="drv_union_data::load_req" title='drv_union_data::load_req' data-ref="drv_union_data::load_req">load_req</dfn>;</td></tr>
<tr><th id="1224">1224</th><td>	<b>struct</b> <a class="type" href="#load_rsp_stc" title='load_rsp_stc' data-ref="load_rsp_stc">load_rsp_stc</a> <dfn class="decl field" id="drv_union_data::load_rsp" title='drv_union_data::load_rsp' data-ref="drv_union_data::load_rsp">load_rsp</dfn>;</td></tr>
<tr><th id="1225">1225</th><td>	<b>struct</b> <a class="type" href="#mdump_retain_data_stc" title='mdump_retain_data_stc' data-ref="mdump_retain_data_stc">mdump_retain_data_stc</a> <dfn class="decl field" id="drv_union_data::mdump_retain" title='drv_union_data::mdump_retain' data-ref="drv_union_data::mdump_retain">mdump_retain</dfn>;</td></tr>
<tr><th id="1226">1226</th><td>	<b>struct</b> <a class="type" href="#attribute_cmd_write_stc" title='attribute_cmd_write_stc' data-ref="attribute_cmd_write_stc">attribute_cmd_write_stc</a> <dfn class="decl field" id="drv_union_data::attribute_cmd_write" title='drv_union_data::attribute_cmd_write' data-ref="drv_union_data::attribute_cmd_write">attribute_cmd_write</dfn>;</td></tr>
<tr><th id="1227">1227</th><td>	<i>/* ... */</i></td></tr>
<tr><th id="1228">1228</th><td>};</td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td><b>struct</b> <dfn class="type def" id="public_drv_mb" title='public_drv_mb' data-ref="public_drv_mb">public_drv_mb</dfn> {</td></tr>
<tr><th id="1231">1231</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_drv_mb::drv_mb_header" title='public_drv_mb::drv_mb_header' data-ref="public_drv_mb::drv_mb_header">drv_mb_header</dfn>;</td></tr>
<tr><th id="1232">1232</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_MASK" data-ref="_M/DRV_MSG_CODE_MASK">DRV_MSG_CODE_MASK</dfn>                       0xffff0000</u></td></tr>
<tr><th id="1233">1233</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_LOAD_REQ" data-ref="_M/DRV_MSG_CODE_LOAD_REQ">DRV_MSG_CODE_LOAD_REQ</dfn>                   0x10000000</u></td></tr>
<tr><th id="1234">1234</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_LOAD_DONE" data-ref="_M/DRV_MSG_CODE_LOAD_DONE">DRV_MSG_CODE_LOAD_DONE</dfn>                  0x11000000</u></td></tr>
<tr><th id="1235">1235</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_INIT_HW" data-ref="_M/DRV_MSG_CODE_INIT_HW">DRV_MSG_CODE_INIT_HW</dfn>                    0x12000000</u></td></tr>
<tr><th id="1236">1236</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_CANCEL_LOAD_REQ" data-ref="_M/DRV_MSG_CODE_CANCEL_LOAD_REQ">DRV_MSG_CODE_CANCEL_LOAD_REQ</dfn>            0x13000000</u></td></tr>
<tr><th id="1237">1237</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_UNLOAD_REQ" data-ref="_M/DRV_MSG_CODE_UNLOAD_REQ">DRV_MSG_CODE_UNLOAD_REQ</dfn>		        0x20000000</u></td></tr>
<tr><th id="1238">1238</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_UNLOAD_DONE" data-ref="_M/DRV_MSG_CODE_UNLOAD_DONE">DRV_MSG_CODE_UNLOAD_DONE</dfn>                0x21000000</u></td></tr>
<tr><th id="1239">1239</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_INIT_PHY" data-ref="_M/DRV_MSG_CODE_INIT_PHY">DRV_MSG_CODE_INIT_PHY</dfn>			0x22000000</u></td></tr>
<tr><th id="1240">1240</th><td>	<i>/* Params - FORCE - Reinitialize the link regardless of LFA */</i></td></tr>
<tr><th id="1241">1241</th><td>	<i>/*        - DONT_CARE - Don't flap the link if up */</i></td></tr>
<tr><th id="1242">1242</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_LINK_RESET" data-ref="_M/DRV_MSG_CODE_LINK_RESET">DRV_MSG_CODE_LINK_RESET</dfn>			0x23000000</u></td></tr>
<tr><th id="1243">1243</th><td></td></tr>
<tr><th id="1244">1244</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_SET_LLDP" data-ref="_M/DRV_MSG_CODE_SET_LLDP">DRV_MSG_CODE_SET_LLDP</dfn>                   0x24000000</u></td></tr>
<tr><th id="1245">1245</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_REGISTER_LLDP_TLVS_RX" data-ref="_M/DRV_MSG_CODE_REGISTER_LLDP_TLVS_RX">DRV_MSG_CODE_REGISTER_LLDP_TLVS_RX</dfn>      0x24100000</u></td></tr>
<tr><th id="1246">1246</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_SET_DCBX" data-ref="_M/DRV_MSG_CODE_SET_DCBX">DRV_MSG_CODE_SET_DCBX</dfn>                   0x25000000</u></td></tr>
<tr><th id="1247">1247</th><td>	<i>/* OneView feature driver HSI*/</i></td></tr>
<tr><th id="1248">1248</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OV_UPDATE_CURR_CFG" data-ref="_M/DRV_MSG_CODE_OV_UPDATE_CURR_CFG">DRV_MSG_CODE_OV_UPDATE_CURR_CFG</dfn>		0x26000000</u></td></tr>
<tr><th id="1249">1249</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OV_UPDATE_BUS_NUM" data-ref="_M/DRV_MSG_CODE_OV_UPDATE_BUS_NUM">DRV_MSG_CODE_OV_UPDATE_BUS_NUM</dfn>		0x27000000</u></td></tr>
<tr><th id="1250">1250</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OV_UPDATE_BOOT_PROGRESS" data-ref="_M/DRV_MSG_CODE_OV_UPDATE_BOOT_PROGRESS">DRV_MSG_CODE_OV_UPDATE_BOOT_PROGRESS</dfn>	0x28000000</u></td></tr>
<tr><th id="1251">1251</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OV_UPDATE_STORM_FW_VER" data-ref="_M/DRV_MSG_CODE_OV_UPDATE_STORM_FW_VER">DRV_MSG_CODE_OV_UPDATE_STORM_FW_VER</dfn>	0x29000000</u></td></tr>
<tr><th id="1252">1252</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_NIG_DRAIN" data-ref="_M/DRV_MSG_CODE_NIG_DRAIN">DRV_MSG_CODE_NIG_DRAIN</dfn>			0x30000000</u></td></tr>
<tr><th id="1253">1253</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE" data-ref="_M/DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE">DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE</dfn>	0x31000000</u></td></tr>
<tr><th id="1254">1254</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_BW_UPDATE_ACK" data-ref="_M/DRV_MSG_CODE_BW_UPDATE_ACK">DRV_MSG_CODE_BW_UPDATE_ACK</dfn>		0x32000000</u></td></tr>
<tr><th id="1255">1255</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OV_UPDATE_MTU" data-ref="_M/DRV_MSG_CODE_OV_UPDATE_MTU">DRV_MSG_CODE_OV_UPDATE_MTU</dfn>		0x33000000</u></td></tr>
<tr><th id="1256">1256</th><td><i>/* DRV_MB Param: driver version supp, FW_MB param: MFW version supp,</i></td></tr>
<tr><th id="1257">1257</th><td><i> * data: struct resource_info</i></td></tr>
<tr><th id="1258">1258</th><td><i> */</i></td></tr>
<tr><th id="1259">1259</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_GET_RESOURCE_ALLOC_MSG" data-ref="_M/DRV_MSG_GET_RESOURCE_ALLOC_MSG">DRV_MSG_GET_RESOURCE_ALLOC_MSG</dfn>		0x34000000</u></td></tr>
<tr><th id="1260">1260</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_SET_RESOURCE_VALUE_MSG" data-ref="_M/DRV_MSG_SET_RESOURCE_VALUE_MSG">DRV_MSG_SET_RESOURCE_VALUE_MSG</dfn>		0x35000000</u></td></tr>
<tr><th id="1261">1261</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OV_UPDATE_WOL" data-ref="_M/DRV_MSG_CODE_OV_UPDATE_WOL">DRV_MSG_CODE_OV_UPDATE_WOL</dfn>		0x38000000</u></td></tr>
<tr><th id="1262">1262</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OV_UPDATE_ESWITCH_MODE" data-ref="_M/DRV_MSG_CODE_OV_UPDATE_ESWITCH_MODE">DRV_MSG_CODE_OV_UPDATE_ESWITCH_MODE</dfn>	0x39000000</u></td></tr>
<tr><th id="1263">1263</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_S_TAG_UPDATE_ACK" data-ref="_M/DRV_MSG_CODE_S_TAG_UPDATE_ACK">DRV_MSG_CODE_S_TAG_UPDATE_ACK</dfn>		0x3b000000</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OEM_UPDATE_FCOE_CVID" data-ref="_M/DRV_MSG_CODE_OEM_UPDATE_FCOE_CVID">DRV_MSG_CODE_OEM_UPDATE_FCOE_CVID</dfn>	0x3c000000</u></td></tr>
<tr><th id="1265">1265</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OEM_UPDATE_FCOE_FABRIC_NAME" data-ref="_M/DRV_MSG_CODE_OEM_UPDATE_FCOE_FABRIC_NAME">DRV_MSG_CODE_OEM_UPDATE_FCOE_FABRIC_NAME</dfn>	0x3d000000</u></td></tr>
<tr><th id="1266">1266</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OEM_UPDATE_BOOT_CFG" data-ref="_M/DRV_MSG_CODE_OEM_UPDATE_BOOT_CFG">DRV_MSG_CODE_OEM_UPDATE_BOOT_CFG</dfn>	0x3e000000</u></td></tr>
<tr><th id="1267">1267</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OEM_RESET_TO_DEFAULT" data-ref="_M/DRV_MSG_CODE_OEM_RESET_TO_DEFAULT">DRV_MSG_CODE_OEM_RESET_TO_DEFAULT</dfn>	0x3f000000</u></td></tr>
<tr><th id="1268">1268</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OV_GET_CURR_CFG" data-ref="_M/DRV_MSG_CODE_OV_GET_CURR_CFG">DRV_MSG_CODE_OV_GET_CURR_CFG</dfn>		0x40000000</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_GET_OEM_UPDATES" data-ref="_M/DRV_MSG_CODE_GET_OEM_UPDATES">DRV_MSG_CODE_GET_OEM_UPDATES</dfn>		0x41000000</u></td></tr>
<tr><th id="1270">1270</th><td></td></tr>
<tr><th id="1271">1271</th><td><i>/*deprecated don't use*/</i></td></tr>
<tr><th id="1272">1272</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_INITIATE_FLR_DEPRECATED" data-ref="_M/DRV_MSG_CODE_INITIATE_FLR_DEPRECATED">DRV_MSG_CODE_INITIATE_FLR_DEPRECATED</dfn>    0x02000000</u></td></tr>
<tr><th id="1273">1273</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_INITIATE_PF_FLR" data-ref="_M/DRV_MSG_CODE_INITIATE_PF_FLR">DRV_MSG_CODE_INITIATE_PF_FLR</dfn>            0x02010000</u></td></tr>
<tr><th id="1274">1274</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_VF_DISABLED_DONE" data-ref="_M/DRV_MSG_CODE_VF_DISABLED_DONE">DRV_MSG_CODE_VF_DISABLED_DONE</dfn>           0xc0000000</u></td></tr>
<tr><th id="1275">1275</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_CFG_VF_MSIX" data-ref="_M/DRV_MSG_CODE_CFG_VF_MSIX">DRV_MSG_CODE_CFG_VF_MSIX</dfn>                0xc0010000</u></td></tr>
<tr><th id="1276">1276</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_CFG_PF_VFS_MSIX" data-ref="_M/DRV_MSG_CODE_CFG_PF_VFS_MSIX">DRV_MSG_CODE_CFG_PF_VFS_MSIX</dfn>            0xc0020000</u></td></tr>
<tr><th id="1277">1277</th><td><i>/* Param is either DRV_MB_PARAM_NVM_PUT_FILE_BEGIN_MFW/IMAGE */</i></td></tr>
<tr><th id="1278">1278</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_NVM_PUT_FILE_BEGIN" data-ref="_M/DRV_MSG_CODE_NVM_PUT_FILE_BEGIN">DRV_MSG_CODE_NVM_PUT_FILE_BEGIN</dfn>		0x00010000</u></td></tr>
<tr><th id="1279">1279</th><td><i>/* Param should be set to the transaction size (up to 64 bytes) */</i></td></tr>
<tr><th id="1280">1280</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_NVM_PUT_FILE_DATA" data-ref="_M/DRV_MSG_CODE_NVM_PUT_FILE_DATA">DRV_MSG_CODE_NVM_PUT_FILE_DATA</dfn>		0x00020000</u></td></tr>
<tr><th id="1281">1281</th><td><i>/* MFW will place the file offset and len in file_att struct */</i></td></tr>
<tr><th id="1282">1282</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_NVM_GET_FILE_ATT" data-ref="_M/DRV_MSG_CODE_NVM_GET_FILE_ATT">DRV_MSG_CODE_NVM_GET_FILE_ATT</dfn>		0x00030000</u></td></tr>
<tr><th id="1283">1283</th><td><i>/* Read 32bytes of nvram data. Param is [0:23] ??? Offset [24:31] -</i></td></tr>
<tr><th id="1284">1284</th><td><i> * ??? Len in Bytes</i></td></tr>
<tr><th id="1285">1285</th><td><i> */</i></td></tr>
<tr><th id="1286">1286</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_NVM_READ_NVRAM" data-ref="_M/DRV_MSG_CODE_NVM_READ_NVRAM">DRV_MSG_CODE_NVM_READ_NVRAM</dfn>		0x00050000</u></td></tr>
<tr><th id="1287">1287</th><td><i>/* Writes up to 32Bytes to nvram. Param is [0:23] ??? Offset [24:31]</i></td></tr>
<tr><th id="1288">1288</th><td><i> * ??? Len in Bytes. In case this address is in the range of secured file in</i></td></tr>
<tr><th id="1289">1289</th><td><i> * secured mode, the operation will fail</i></td></tr>
<tr><th id="1290">1290</th><td><i> */</i></td></tr>
<tr><th id="1291">1291</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_NVM_WRITE_NVRAM" data-ref="_M/DRV_MSG_CODE_NVM_WRITE_NVRAM">DRV_MSG_CODE_NVM_WRITE_NVRAM</dfn>		0x00060000</u></td></tr>
<tr><th id="1292">1292</th><td><i>/* Delete a file from nvram. Param is image_type. */</i></td></tr>
<tr><th id="1293">1293</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_NVM_DEL_FILE" data-ref="_M/DRV_MSG_CODE_NVM_DEL_FILE">DRV_MSG_CODE_NVM_DEL_FILE</dfn>		0x00080000</u></td></tr>
<tr><th id="1294">1294</th><td><i>/* Reset MCP when no NVM operation is going on, and no drivers are loaded.</i></td></tr>
<tr><th id="1295">1295</th><td><i> * In case operation succeed, MCP will not ack back.</i></td></tr>
<tr><th id="1296">1296</th><td><i> */</i></td></tr>
<tr><th id="1297">1297</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_MCP_RESET" data-ref="_M/DRV_MSG_CODE_MCP_RESET">DRV_MSG_CODE_MCP_RESET</dfn>			0x00090000</u></td></tr>
<tr><th id="1298">1298</th><td><i>/* Temporary command to set secure mode, where the param is 0 (None secure) /</i></td></tr>
<tr><th id="1299">1299</th><td><i> * 1 (Secure) / 2 (Full-Secure)</i></td></tr>
<tr><th id="1300">1300</th><td><i> */</i></td></tr>
<tr><th id="1301">1301</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_SET_SECURE_MODE" data-ref="_M/DRV_MSG_CODE_SET_SECURE_MODE">DRV_MSG_CODE_SET_SECURE_MODE</dfn>		0x000a0000</u></td></tr>
<tr><th id="1302">1302</th><td><i>/* Param: [0:15] - Address, [16:18] - lane# (0/1/2/3 - for single lane,</i></td></tr>
<tr><th id="1303">1303</th><td><i> * 4/5 - for dual lanes, 6 - for all lanes, [28] - PMD reg, [29] - select port,</i></td></tr>
<tr><th id="1304">1304</th><td><i> * [30:31] - port</i></td></tr>
<tr><th id="1305">1305</th><td><i> */</i></td></tr>
<tr><th id="1306">1306</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_PHY_RAW_READ" data-ref="_M/DRV_MSG_CODE_PHY_RAW_READ">DRV_MSG_CODE_PHY_RAW_READ</dfn>		0x000b0000</u></td></tr>
<tr><th id="1307">1307</th><td><i>/* Param: [0:15] - Address, [16:18] - lane# (0/1/2/3 - for single lane,</i></td></tr>
<tr><th id="1308">1308</th><td><i> * 4/5 - for dual lanes, 6 - for all lanes, [28] - PMD reg, [29] - select port,</i></td></tr>
<tr><th id="1309">1309</th><td><i> * [30:31] - port</i></td></tr>
<tr><th id="1310">1310</th><td><i> */</i></td></tr>
<tr><th id="1311">1311</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_PHY_RAW_WRITE" data-ref="_M/DRV_MSG_CODE_PHY_RAW_WRITE">DRV_MSG_CODE_PHY_RAW_WRITE</dfn>		0x000c0000</u></td></tr>
<tr><th id="1312">1312</th><td><i>/* Param: [0:15] - Address, [30:31] - port */</i></td></tr>
<tr><th id="1313">1313</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_PHY_CORE_READ" data-ref="_M/DRV_MSG_CODE_PHY_CORE_READ">DRV_MSG_CODE_PHY_CORE_READ</dfn>		0x000d0000</u></td></tr>
<tr><th id="1314">1314</th><td><i>/* Param: [0:15] - Address, [30:31] - port */</i></td></tr>
<tr><th id="1315">1315</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_PHY_CORE_WRITE" data-ref="_M/DRV_MSG_CODE_PHY_CORE_WRITE">DRV_MSG_CODE_PHY_CORE_WRITE</dfn>		0x000e0000</u></td></tr>
<tr><th id="1316">1316</th><td><i>/* Param: [0:3] - version, [4:15] - name (null terminated) */</i></td></tr>
<tr><th id="1317">1317</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_SET_VERSION" data-ref="_M/DRV_MSG_CODE_SET_VERSION">DRV_MSG_CODE_SET_VERSION</dfn>		0x000f0000</u></td></tr>
<tr><th id="1318">1318</th><td><i>/* Halts the MCP. To resume MCP, user will need to use</i></td></tr>
<tr><th id="1319">1319</th><td><i> * MCP_REG_CPU_STATE/MCP_REG_CPU_MODE registers.</i></td></tr>
<tr><th id="1320">1320</th><td><i> */</i></td></tr>
<tr><th id="1321">1321</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_MCP_HALT" data-ref="_M/DRV_MSG_CODE_MCP_HALT">DRV_MSG_CODE_MCP_HALT</dfn>			0x00100000</u></td></tr>
<tr><th id="1322">1322</th><td><i>/* Set virtual mac address, params [31:6] - reserved, [5:4] - type,</i></td></tr>
<tr><th id="1323">1323</th><td><i> * [3:0] - func, drv_data[7:0] - MAC/WWNN/WWPN</i></td></tr>
<tr><th id="1324">1324</th><td><i> */</i></td></tr>
<tr><th id="1325">1325</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_SET_VMAC" data-ref="_M/DRV_MSG_CODE_SET_VMAC">DRV_MSG_CODE_SET_VMAC</dfn>                   0x00110000</u></td></tr>
<tr><th id="1326">1326</th><td><i>/* Set virtual mac address, params [31:6] - reserved, [5:4] - type,</i></td></tr>
<tr><th id="1327">1327</th><td><i> * [3:0] - func, drv_data[7:0] - MAC/WWNN/WWPN</i></td></tr>
<tr><th id="1328">1328</th><td><i> */</i></td></tr>
<tr><th id="1329">1329</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_GET_VMAC" data-ref="_M/DRV_MSG_CODE_GET_VMAC">DRV_MSG_CODE_GET_VMAC</dfn>                   0x00120000</u></td></tr>
<tr><th id="1330">1330</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_VMAC_TYPE_OFFSET" data-ref="_M/DRV_MSG_CODE_VMAC_TYPE_OFFSET">DRV_MSG_CODE_VMAC_TYPE_OFFSET</dfn>		4</u></td></tr>
<tr><th id="1331">1331</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_VMAC_TYPE_MASK" data-ref="_M/DRV_MSG_CODE_VMAC_TYPE_MASK">DRV_MSG_CODE_VMAC_TYPE_MASK</dfn>             0x30</u></td></tr>
<tr><th id="1332">1332</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_VMAC_TYPE_MAC" data-ref="_M/DRV_MSG_CODE_VMAC_TYPE_MAC">DRV_MSG_CODE_VMAC_TYPE_MAC</dfn>              1</u></td></tr>
<tr><th id="1333">1333</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_VMAC_TYPE_WWNN" data-ref="_M/DRV_MSG_CODE_VMAC_TYPE_WWNN">DRV_MSG_CODE_VMAC_TYPE_WWNN</dfn>             2</u></td></tr>
<tr><th id="1334">1334</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_VMAC_TYPE_WWPN" data-ref="_M/DRV_MSG_CODE_VMAC_TYPE_WWPN">DRV_MSG_CODE_VMAC_TYPE_WWPN</dfn>             3</u></td></tr>
<tr><th id="1335">1335</th><td><i>/* Get statistics from pf, params [31:4] - reserved, [3:0] - stats type */</i></td></tr>
<tr><th id="1336">1336</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_GET_STATS" data-ref="_M/DRV_MSG_CODE_GET_STATS">DRV_MSG_CODE_GET_STATS</dfn>                  0x00130000</u></td></tr>
<tr><th id="1337">1337</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_STATS_TYPE_LAN" data-ref="_M/DRV_MSG_CODE_STATS_TYPE_LAN">DRV_MSG_CODE_STATS_TYPE_LAN</dfn>             1</u></td></tr>
<tr><th id="1338">1338</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_STATS_TYPE_FCOE" data-ref="_M/DRV_MSG_CODE_STATS_TYPE_FCOE">DRV_MSG_CODE_STATS_TYPE_FCOE</dfn>            2</u></td></tr>
<tr><th id="1339">1339</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_STATS_TYPE_ISCSI" data-ref="_M/DRV_MSG_CODE_STATS_TYPE_ISCSI">DRV_MSG_CODE_STATS_TYPE_ISCSI</dfn>           3</u></td></tr>
<tr><th id="1340">1340</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_STATS_TYPE_RDMA" data-ref="_M/DRV_MSG_CODE_STATS_TYPE_RDMA">DRV_MSG_CODE_STATS_TYPE_RDMA</dfn>            4</u></td></tr>
<tr><th id="1341">1341</th><td><i>/* Host shall provide buffer and size for MFW  */</i></td></tr>
<tr><th id="1342">1342</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_PMD_DIAG_DUMP" data-ref="_M/DRV_MSG_CODE_PMD_DIAG_DUMP">DRV_MSG_CODE_PMD_DIAG_DUMP</dfn>		0x00140000</u></td></tr>
<tr><th id="1343">1343</th><td><i>/* Host shall provide buffer and size for MFW  */</i></td></tr>
<tr><th id="1344">1344</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_PMD_DIAG_EYE" data-ref="_M/DRV_MSG_CODE_PMD_DIAG_EYE">DRV_MSG_CODE_PMD_DIAG_EYE</dfn>		0x00150000</u></td></tr>
<tr><th id="1345">1345</th><td><i>/* Param: [0:1] - Port, [2:7] - read size, [8:15] - I2C address,</i></td></tr>
<tr><th id="1346">1346</th><td><i> * [16:31] - offset</i></td></tr>
<tr><th id="1347">1347</th><td><i> */</i></td></tr>
<tr><th id="1348">1348</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_TRANSCEIVER_READ" data-ref="_M/DRV_MSG_CODE_TRANSCEIVER_READ">DRV_MSG_CODE_TRANSCEIVER_READ</dfn>		0x00160000</u></td></tr>
<tr><th id="1349">1349</th><td><i>/* Param: [0:1] - Port, [2:7] - write size, [8:15] - I2C address,</i></td></tr>
<tr><th id="1350">1350</th><td><i> * [16:31] - offset</i></td></tr>
<tr><th id="1351">1351</th><td><i> */</i></td></tr>
<tr><th id="1352">1352</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_TRANSCEIVER_WRITE" data-ref="_M/DRV_MSG_CODE_TRANSCEIVER_WRITE">DRV_MSG_CODE_TRANSCEIVER_WRITE</dfn>		0x00170000</u></td></tr>
<tr><th id="1353">1353</th><td><i>/* indicate OCBB related information */</i></td></tr>
<tr><th id="1354">1354</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OCBB_DATA" data-ref="_M/DRV_MSG_CODE_OCBB_DATA">DRV_MSG_CODE_OCBB_DATA</dfn>			0x00180000</u></td></tr>
<tr><th id="1355">1355</th><td><i>/* Set function BW, params[15:8] - min, params[7:0] - max */</i></td></tr>
<tr><th id="1356">1356</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_SET_BW" data-ref="_M/DRV_MSG_CODE_SET_BW">DRV_MSG_CODE_SET_BW</dfn>			0x00190000</u></td></tr>
<tr><th id="1357">1357</th><td><u>#define <dfn class="macro" id="_M/BW_MAX_MASK" data-ref="_M/BW_MAX_MASK">BW_MAX_MASK</dfn>				0x000000ff</u></td></tr>
<tr><th id="1358">1358</th><td><u>#define <dfn class="macro" id="_M/BW_MAX_OFFSET" data-ref="_M/BW_MAX_OFFSET">BW_MAX_OFFSET</dfn>				0</u></td></tr>
<tr><th id="1359">1359</th><td><u>#define <dfn class="macro" id="_M/BW_MIN_MASK" data-ref="_M/BW_MIN_MASK">BW_MIN_MASK</dfn>				0x0000ff00</u></td></tr>
<tr><th id="1360">1360</th><td><u>#define <dfn class="macro" id="_M/BW_MIN_OFFSET" data-ref="_M/BW_MIN_OFFSET">BW_MIN_OFFSET</dfn>				8</u></td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td><i>/* When param is set to 1, all parities will be masked(disabled). When params</i></td></tr>
<tr><th id="1363">1363</th><td><i> * are set to 0, parities will be unmasked again.</i></td></tr>
<tr><th id="1364">1364</th><td><i> */</i></td></tr>
<tr><th id="1365">1365</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_MASK_PARITIES" data-ref="_M/DRV_MSG_CODE_MASK_PARITIES">DRV_MSG_CODE_MASK_PARITIES</dfn>		0x001a0000</u></td></tr>
<tr><th id="1366">1366</th><td><i>/* param[0] - Simulate fan failure,  param[1] - simulate over temp. */</i></td></tr>
<tr><th id="1367">1367</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_INDUCE_FAILURE" data-ref="_M/DRV_MSG_CODE_INDUCE_FAILURE">DRV_MSG_CODE_INDUCE_FAILURE</dfn>		0x001b0000</u></td></tr>
<tr><th id="1368">1368</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_FAN_FAILURE_TYPE" data-ref="_M/DRV_MSG_FAN_FAILURE_TYPE">DRV_MSG_FAN_FAILURE_TYPE</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1369">1369</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_TEMPERATURE_FAILURE_TYPE" data-ref="_M/DRV_MSG_TEMPERATURE_FAILURE_TYPE">DRV_MSG_TEMPERATURE_FAILURE_TYPE</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1370">1370</th><td><i>/* Param: [0:15] - gpio number */</i></td></tr>
<tr><th id="1371">1371</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_GPIO_READ" data-ref="_M/DRV_MSG_CODE_GPIO_READ">DRV_MSG_CODE_GPIO_READ</dfn>			0x001c0000</u></td></tr>
<tr><th id="1372">1372</th><td><i>/* Param: [0:15] - gpio number, [16:31] - gpio value */</i></td></tr>
<tr><th id="1373">1373</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_GPIO_WRITE" data-ref="_M/DRV_MSG_CODE_GPIO_WRITE">DRV_MSG_CODE_GPIO_WRITE</dfn>			0x001d0000</u></td></tr>
<tr><th id="1374">1374</th><td><i>/* Param: [0:7] - test enum, [8:15] - image index, [16:31] - reserved */</i></td></tr>
<tr><th id="1375">1375</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_BIST_TEST" data-ref="_M/DRV_MSG_CODE_BIST_TEST">DRV_MSG_CODE_BIST_TEST</dfn>			0x001e0000</u></td></tr>
<tr><th id="1376">1376</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_GET_TEMPERATURE" data-ref="_M/DRV_MSG_CODE_GET_TEMPERATURE">DRV_MSG_CODE_GET_TEMPERATURE</dfn>            0x001f0000</u></td></tr>
<tr><th id="1377">1377</th><td></td></tr>
<tr><th id="1378">1378</th><td><i>/* Set LED mode  params :0 operational, 1 LED turn ON, 2 LED turn OFF */</i></td></tr>
<tr><th id="1379">1379</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_SET_LED_MODE" data-ref="_M/DRV_MSG_CODE_SET_LED_MODE">DRV_MSG_CODE_SET_LED_MODE</dfn>		0x00200000</u></td></tr>
<tr><th id="1380">1380</th><td><i>/* drv_data[7:0] - EPOC in seconds, drv_data[15:8] -</i></td></tr>
<tr><th id="1381">1381</th><td><i> * driver version (MAJ MIN BUILD SUB)</i></td></tr>
<tr><th id="1382">1382</th><td><i> */</i></td></tr>
<tr><th id="1383">1383</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_TIMESTAMP" data-ref="_M/DRV_MSG_CODE_TIMESTAMP">DRV_MSG_CODE_TIMESTAMP</dfn>                  0x00210000</u></td></tr>
<tr><th id="1384">1384</th><td><i>/* This is an empty mailbox just return OK*/</i></td></tr>
<tr><th id="1385">1385</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_EMPTY_MB" data-ref="_M/DRV_MSG_CODE_EMPTY_MB">DRV_MSG_CODE_EMPTY_MB</dfn>			0x00220000</u></td></tr>
<tr><th id="1386">1386</th><td></td></tr>
<tr><th id="1387">1387</th><td><i>/* Param[0:4] - resource number (0-31), Param[5:7] - opcode,</i></td></tr>
<tr><th id="1388">1388</th><td><i> * param[15:8] - age</i></td></tr>
<tr><th id="1389">1389</th><td><i> */</i></td></tr>
<tr><th id="1390">1390</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_RESOURCE_CMD" data-ref="_M/DRV_MSG_CODE_RESOURCE_CMD">DRV_MSG_CODE_RESOURCE_CMD</dfn>		0x00230000</u></td></tr>
<tr><th id="1391">1391</th><td></td></tr>
<tr><th id="1392">1392</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_CMD_REQ_RESC_MASK" data-ref="_M/RESOURCE_CMD_REQ_RESC_MASK">RESOURCE_CMD_REQ_RESC_MASK</dfn>		0x0000001F</u></td></tr>
<tr><th id="1393">1393</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_CMD_REQ_RESC_OFFSET" data-ref="_M/RESOURCE_CMD_REQ_RESC_OFFSET">RESOURCE_CMD_REQ_RESC_OFFSET</dfn>		0</u></td></tr>
<tr><th id="1394">1394</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_CMD_REQ_OPCODE_MASK" data-ref="_M/RESOURCE_CMD_REQ_OPCODE_MASK">RESOURCE_CMD_REQ_OPCODE_MASK</dfn>		0x000000E0</u></td></tr>
<tr><th id="1395">1395</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_CMD_REQ_OPCODE_OFFSET" data-ref="_M/RESOURCE_CMD_REQ_OPCODE_OFFSET">RESOURCE_CMD_REQ_OPCODE_OFFSET</dfn>		5</u></td></tr>
<tr><th id="1396">1396</th><td><i>/* request resource ownership with default aging */</i></td></tr>
<tr><th id="1397">1397</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_OPCODE_REQ" data-ref="_M/RESOURCE_OPCODE_REQ">RESOURCE_OPCODE_REQ</dfn>			1</u></td></tr>
<tr><th id="1398">1398</th><td><i>/* request resource ownership without aging */</i></td></tr>
<tr><th id="1399">1399</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_OPCODE_REQ_WO_AGING" data-ref="_M/RESOURCE_OPCODE_REQ_WO_AGING">RESOURCE_OPCODE_REQ_WO_AGING</dfn>		2</u></td></tr>
<tr><th id="1400">1400</th><td><i>/* request resource ownership with specific aging timer (in seconds) */</i></td></tr>
<tr><th id="1401">1401</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_OPCODE_REQ_W_AGING" data-ref="_M/RESOURCE_OPCODE_REQ_W_AGING">RESOURCE_OPCODE_REQ_W_AGING</dfn>		3</u></td></tr>
<tr><th id="1402">1402</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_OPCODE_RELEASE" data-ref="_M/RESOURCE_OPCODE_RELEASE">RESOURCE_OPCODE_RELEASE</dfn>			4 /* release resource */</u></td></tr>
<tr><th id="1403">1403</th><td><i>/* force resource release */</i></td></tr>
<tr><th id="1404">1404</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_OPCODE_FORCE_RELEASE" data-ref="_M/RESOURCE_OPCODE_FORCE_RELEASE">RESOURCE_OPCODE_FORCE_RELEASE</dfn>		5</u></td></tr>
<tr><th id="1405">1405</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_CMD_REQ_AGE_MASK" data-ref="_M/RESOURCE_CMD_REQ_AGE_MASK">RESOURCE_CMD_REQ_AGE_MASK</dfn>		0x0000FF00</u></td></tr>
<tr><th id="1406">1406</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_CMD_REQ_AGE_OFFSET" data-ref="_M/RESOURCE_CMD_REQ_AGE_OFFSET">RESOURCE_CMD_REQ_AGE_OFFSET</dfn>		8</u></td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_CMD_RSP_OWNER_MASK" data-ref="_M/RESOURCE_CMD_RSP_OWNER_MASK">RESOURCE_CMD_RSP_OWNER_MASK</dfn>		0x000000FF</u></td></tr>
<tr><th id="1409">1409</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_CMD_RSP_OWNER_OFFSET" data-ref="_M/RESOURCE_CMD_RSP_OWNER_OFFSET">RESOURCE_CMD_RSP_OWNER_OFFSET</dfn>		0</u></td></tr>
<tr><th id="1410">1410</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_CMD_RSP_OPCODE_MASK" data-ref="_M/RESOURCE_CMD_RSP_OPCODE_MASK">RESOURCE_CMD_RSP_OPCODE_MASK</dfn>		0x00000700</u></td></tr>
<tr><th id="1411">1411</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_CMD_RSP_OPCODE_OFFSET" data-ref="_M/RESOURCE_CMD_RSP_OPCODE_OFFSET">RESOURCE_CMD_RSP_OPCODE_OFFSET</dfn>		8</u></td></tr>
<tr><th id="1412">1412</th><td><i>/* resource is free and granted to requester */</i></td></tr>
<tr><th id="1413">1413</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_OPCODE_GNT" data-ref="_M/RESOURCE_OPCODE_GNT">RESOURCE_OPCODE_GNT</dfn>			1</u></td></tr>
<tr><th id="1414">1414</th><td><i>/* resource is busy, param[7:0] indicates owner as follow 0-15 = PF0-15,</i></td></tr>
<tr><th id="1415">1415</th><td><i> * 16 = MFW, 17 = diag over serial</i></td></tr>
<tr><th id="1416">1416</th><td><i> */</i></td></tr>
<tr><th id="1417">1417</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_OPCODE_BUSY" data-ref="_M/RESOURCE_OPCODE_BUSY">RESOURCE_OPCODE_BUSY</dfn>			2</u></td></tr>
<tr><th id="1418">1418</th><td><i>/* indicate release request was acknowledged */</i></td></tr>
<tr><th id="1419">1419</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_OPCODE_RELEASED" data-ref="_M/RESOURCE_OPCODE_RELEASED">RESOURCE_OPCODE_RELEASED</dfn>		3</u></td></tr>
<tr><th id="1420">1420</th><td><i>/* indicate release request was previously received by other owner */</i></td></tr>
<tr><th id="1421">1421</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_OPCODE_RELEASED_PREVIOUS" data-ref="_M/RESOURCE_OPCODE_RELEASED_PREVIOUS">RESOURCE_OPCODE_RELEASED_PREVIOUS</dfn>	4</u></td></tr>
<tr><th id="1422">1422</th><td><i>/* indicate wrong owner during release */</i></td></tr>
<tr><th id="1423">1423</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_OPCODE_WRONG_OWNER" data-ref="_M/RESOURCE_OPCODE_WRONG_OWNER">RESOURCE_OPCODE_WRONG_OWNER</dfn>		5</u></td></tr>
<tr><th id="1424">1424</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_OPCODE_UNKNOWN_CMD" data-ref="_M/RESOURCE_OPCODE_UNKNOWN_CMD">RESOURCE_OPCODE_UNKNOWN_CMD</dfn>		255</u></td></tr>
<tr><th id="1425">1425</th><td></td></tr>
<tr><th id="1426">1426</th><td><i>/* dedicate resource 0 for dump */</i></td></tr>
<tr><th id="1427">1427</th><td><u>#define <dfn class="macro" id="_M/RESOURCE_DUMP" data-ref="_M/RESOURCE_DUMP">RESOURCE_DUMP</dfn>				0</u></td></tr>
<tr><th id="1428">1428</th><td></td></tr>
<tr><th id="1429">1429</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_GET_MBA_VERSION" data-ref="_M/DRV_MSG_CODE_GET_MBA_VERSION">DRV_MSG_CODE_GET_MBA_VERSION</dfn>		0x00240000 /* Get MBA version */</u></td></tr>
<tr><th id="1430">1430</th><td><i>/* Send crash dump commands with param[3:0] - opcode */</i></td></tr>
<tr><th id="1431">1431</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_MDUMP_CMD" data-ref="_M/DRV_MSG_CODE_MDUMP_CMD">DRV_MSG_CODE_MDUMP_CMD</dfn>			0x00250000</u></td></tr>
<tr><th id="1432">1432</th><td><u>#define <dfn class="macro" id="_M/MDUMP_DRV_PARAM_OPCODE_MASK" data-ref="_M/MDUMP_DRV_PARAM_OPCODE_MASK">MDUMP_DRV_PARAM_OPCODE_MASK</dfn>		0x0000000f</u></td></tr>
<tr><th id="1433">1433</th><td><i>/* acknowledge reception of error indication */</i></td></tr>
<tr><th id="1434">1434</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_MDUMP_ACK" data-ref="_M/DRV_MSG_CODE_MDUMP_ACK">DRV_MSG_CODE_MDUMP_ACK</dfn>			0x01</u></td></tr>
<tr><th id="1435">1435</th><td><i>/* set epoc and personality as follow: drv_data[3:0] - epoch,</i></td></tr>
<tr><th id="1436">1436</th><td><i> * drv_data[7:4] - personality</i></td></tr>
<tr><th id="1437">1437</th><td><i> */</i></td></tr>
<tr><th id="1438">1438</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_MDUMP_SET_VALUES" data-ref="_M/DRV_MSG_CODE_MDUMP_SET_VALUES">DRV_MSG_CODE_MDUMP_SET_VALUES</dfn>		0x02</u></td></tr>
<tr><th id="1439">1439</th><td><i>/* trigger crash dump procedure */</i></td></tr>
<tr><th id="1440">1440</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_MDUMP_TRIGGER" data-ref="_M/DRV_MSG_CODE_MDUMP_TRIGGER">DRV_MSG_CODE_MDUMP_TRIGGER</dfn>		0x03</u></td></tr>
<tr><th id="1441">1441</th><td><i>/* Request valid logs and config words */</i></td></tr>
<tr><th id="1442">1442</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_MDUMP_GET_CONFIG" data-ref="_M/DRV_MSG_CODE_MDUMP_GET_CONFIG">DRV_MSG_CODE_MDUMP_GET_CONFIG</dfn>		0x04</u></td></tr>
<tr><th id="1443">1443</th><td><i>/* Set triggers mask. drv_mb_param should indicate (bitwise) which</i></td></tr>
<tr><th id="1444">1444</th><td><i> * trigger enabled</i></td></tr>
<tr><th id="1445">1445</th><td><i> */</i></td></tr>
<tr><th id="1446">1446</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_MDUMP_SET_ENABLE" data-ref="_M/DRV_MSG_CODE_MDUMP_SET_ENABLE">DRV_MSG_CODE_MDUMP_SET_ENABLE</dfn>		0x05</u></td></tr>
<tr><th id="1447">1447</th><td><i>/* Clear all logs */</i></td></tr>
<tr><th id="1448">1448</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_MDUMP_CLEAR_LOGS" data-ref="_M/DRV_MSG_CODE_MDUMP_CLEAR_LOGS">DRV_MSG_CODE_MDUMP_CLEAR_LOGS</dfn>		0x06</u></td></tr>
<tr><th id="1449">1449</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_MDUMP_GET_RETAIN" data-ref="_M/DRV_MSG_CODE_MDUMP_GET_RETAIN">DRV_MSG_CODE_MDUMP_GET_RETAIN</dfn>		0x07 /* Get retained data */</u></td></tr>
<tr><th id="1450">1450</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_MDUMP_CLR_RETAIN" data-ref="_M/DRV_MSG_CODE_MDUMP_CLR_RETAIN">DRV_MSG_CODE_MDUMP_CLR_RETAIN</dfn>		0x08 /* Clear retain data */</u></td></tr>
<tr><th id="1451">1451</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_MEM_ECC_EVENTS" data-ref="_M/DRV_MSG_CODE_MEM_ECC_EVENTS">DRV_MSG_CODE_MEM_ECC_EVENTS</dfn>		0x00260000 /* Param: None */</u></td></tr>
<tr><th id="1452">1452</th><td><i>/* Param: [0:15] - gpio number */</i></td></tr>
<tr><th id="1453">1453</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_GPIO_INFO" data-ref="_M/DRV_MSG_CODE_GPIO_INFO">DRV_MSG_CODE_GPIO_INFO</dfn>			0x00270000</u></td></tr>
<tr><th id="1454">1454</th><td><i>/* Value will be placed in union */</i></td></tr>
<tr><th id="1455">1455</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_EXT_PHY_READ" data-ref="_M/DRV_MSG_CODE_EXT_PHY_READ">DRV_MSG_CODE_EXT_PHY_READ</dfn>		0x00280000</u></td></tr>
<tr><th id="1456">1456</th><td><i>/* Value should be placed in union */</i></td></tr>
<tr><th id="1457">1457</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_EXT_PHY_WRITE" data-ref="_M/DRV_MSG_CODE_EXT_PHY_WRITE">DRV_MSG_CODE_EXT_PHY_WRITE</dfn>		0x00290000</u></td></tr>
<tr><th id="1458">1458</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_ADDR_OFFSET" data-ref="_M/DRV_MB_PARAM_ADDR_OFFSET">DRV_MB_PARAM_ADDR_OFFSET</dfn>			0</u></td></tr>
<tr><th id="1459">1459</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_ADDR_MASK" data-ref="_M/DRV_MB_PARAM_ADDR_MASK">DRV_MB_PARAM_ADDR_MASK</dfn>			0x0000FFFF</u></td></tr>
<tr><th id="1460">1460</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_DEVAD_OFFSET" data-ref="_M/DRV_MB_PARAM_DEVAD_OFFSET">DRV_MB_PARAM_DEVAD_OFFSET</dfn>		16</u></td></tr>
<tr><th id="1461">1461</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_DEVAD_MASK" data-ref="_M/DRV_MB_PARAM_DEVAD_MASK">DRV_MB_PARAM_DEVAD_MASK</dfn>			0x001F0000</u></td></tr>
<tr><th id="1462">1462</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_PORT_OFFSET" data-ref="_M/DRV_MB_PARAM_PORT_OFFSET">DRV_MB_PARAM_PORT_OFFSET</dfn>			21</u></td></tr>
<tr><th id="1463">1463</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_PORT_MASK" data-ref="_M/DRV_MB_PARAM_PORT_MASK">DRV_MB_PARAM_PORT_MASK</dfn>			0x00600000</u></td></tr>
<tr><th id="1464">1464</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_EXT_PHY_FW_UPGRADE" data-ref="_M/DRV_MSG_CODE_EXT_PHY_FW_UPGRADE">DRV_MSG_CODE_EXT_PHY_FW_UPGRADE</dfn>		0x002a0000</u></td></tr>
<tr><th id="1465">1465</th><td></td></tr>
<tr><th id="1466">1466</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_GET_TLV_DONE" data-ref="_M/DRV_MSG_CODE_GET_TLV_DONE">DRV_MSG_CODE_GET_TLV_DONE</dfn>		0x002f0000 /* Param: None */</u></td></tr>
<tr><th id="1467">1467</th><td><i>/* Param: Set DRV_MB_PARAM_FEATURE_SUPPORT_* */</i></td></tr>
<tr><th id="1468">1468</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_FEATURE_SUPPORT" data-ref="_M/DRV_MSG_CODE_FEATURE_SUPPORT">DRV_MSG_CODE_FEATURE_SUPPORT</dfn>            0x00300000</u></td></tr>
<tr><th id="1469">1469</th><td><i>/* return FW_MB_PARAM_FEATURE_SUPPORT_*  */</i></td></tr>
<tr><th id="1470">1470</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_GET_MFW_FEATURE_SUPPORT" data-ref="_M/DRV_MSG_CODE_GET_MFW_FEATURE_SUPPORT">DRV_MSG_CODE_GET_MFW_FEATURE_SUPPORT</dfn>	0x00310000</u></td></tr>
<tr><th id="1471">1471</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_READ_WOL_REG" data-ref="_M/DRV_MSG_CODE_READ_WOL_REG">DRV_MSG_CODE_READ_WOL_REG</dfn>		0X00320000</u></td></tr>
<tr><th id="1472">1472</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_WRITE_WOL_REG" data-ref="_M/DRV_MSG_CODE_WRITE_WOL_REG">DRV_MSG_CODE_WRITE_WOL_REG</dfn>		0X00330000</u></td></tr>
<tr><th id="1473">1473</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_GET_WOL_BUFFER" data-ref="_M/DRV_MSG_CODE_GET_WOL_BUFFER">DRV_MSG_CODE_GET_WOL_BUFFER</dfn>		0X00340000</u></td></tr>
<tr><th id="1474">1474</th><td><i>/* Param: [0:23] Attribute key, [24:31] Attribute sub command */</i></td></tr>
<tr><th id="1475">1475</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_ATTRIBUTE" data-ref="_M/DRV_MSG_CODE_ATTRIBUTE">DRV_MSG_CODE_ATTRIBUTE</dfn>			0x00350000</u></td></tr>
<tr><th id="1476">1476</th><td></td></tr>
<tr><th id="1477">1477</th><td><i>/* Param: Password len. Union: Plain Password */</i></td></tr>
<tr><th id="1478">1478</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_ENCRYPT_PASSWORD" data-ref="_M/DRV_MSG_CODE_ENCRYPT_PASSWORD">DRV_MSG_CODE_ENCRYPT_PASSWORD</dfn>		0x00360000</u></td></tr>
<tr><th id="1479">1479</th><td></td></tr>
<tr><th id="1480">1480</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_SEQ_NUMBER_MASK" data-ref="_M/DRV_MSG_SEQ_NUMBER_MASK">DRV_MSG_SEQ_NUMBER_MASK</dfn>                 0x0000ffff</u></td></tr>
<tr><th id="1481">1481</th><td></td></tr>
<tr><th id="1482">1482</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_drv_mb::drv_mb_param" title='public_drv_mb::drv_mb_param' data-ref="public_drv_mb::drv_mb_param">drv_mb_param</dfn>;</td></tr>
<tr><th id="1483">1483</th><td>	<i>/* UNLOAD_REQ params */</i></td></tr>
<tr><th id="1484">1484</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_UNLOAD_WOL_UNKNOWN" data-ref="_M/DRV_MB_PARAM_UNLOAD_WOL_UNKNOWN">DRV_MB_PARAM_UNLOAD_WOL_UNKNOWN</dfn>         0x00000000</u></td></tr>
<tr><th id="1485">1485</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_UNLOAD_WOL_MCP" data-ref="_M/DRV_MB_PARAM_UNLOAD_WOL_MCP">DRV_MB_PARAM_UNLOAD_WOL_MCP</dfn>		0x00000001</u></td></tr>
<tr><th id="1486">1486</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_UNLOAD_WOL_DISABLED" data-ref="_M/DRV_MB_PARAM_UNLOAD_WOL_DISABLED">DRV_MB_PARAM_UNLOAD_WOL_DISABLED</dfn>        0x00000002</u></td></tr>
<tr><th id="1487">1487</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_UNLOAD_WOL_ENABLED" data-ref="_M/DRV_MB_PARAM_UNLOAD_WOL_ENABLED">DRV_MB_PARAM_UNLOAD_WOL_ENABLED</dfn>         0x00000003</u></td></tr>
<tr><th id="1488">1488</th><td></td></tr>
<tr><th id="1489">1489</th><td>	<i>/* UNLOAD_DONE_params */</i></td></tr>
<tr><th id="1490">1490</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_UNLOAD_NON_D3_POWER" data-ref="_M/DRV_MB_PARAM_UNLOAD_NON_D3_POWER">DRV_MB_PARAM_UNLOAD_NON_D3_POWER</dfn>        0x00000001</u></td></tr>
<tr><th id="1491">1491</th><td></td></tr>
<tr><th id="1492">1492</th><td>	<i>/* INIT_PHY params */</i></td></tr>
<tr><th id="1493">1493</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_INIT_PHY_FORCE" data-ref="_M/DRV_MB_PARAM_INIT_PHY_FORCE">DRV_MB_PARAM_INIT_PHY_FORCE</dfn>		0x00000001</u></td></tr>
<tr><th id="1494">1494</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_INIT_PHY_DONT_CARE" data-ref="_M/DRV_MB_PARAM_INIT_PHY_DONT_CARE">DRV_MB_PARAM_INIT_PHY_DONT_CARE</dfn>		0x00000002</u></td></tr>
<tr><th id="1495">1495</th><td></td></tr>
<tr><th id="1496">1496</th><td>	<i>/* LLDP / DCBX params*/</i></td></tr>
<tr><th id="1497">1497</th><td>	<i>/* To be used with SET_LLDP command */</i></td></tr>
<tr><th id="1498">1498</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_LLDP_SEND_MASK" data-ref="_M/DRV_MB_PARAM_LLDP_SEND_MASK">DRV_MB_PARAM_LLDP_SEND_MASK</dfn>		0x00000001</u></td></tr>
<tr><th id="1499">1499</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_LLDP_SEND_OFFSET" data-ref="_M/DRV_MB_PARAM_LLDP_SEND_OFFSET">DRV_MB_PARAM_LLDP_SEND_OFFSET</dfn>		0</u></td></tr>
<tr><th id="1500">1500</th><td>	<i>/* To be used with SET_LLDP and REGISTER_LLDP_TLVS_RX commands */</i></td></tr>
<tr><th id="1501">1501</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_LLDP_AGENT_MASK" data-ref="_M/DRV_MB_PARAM_LLDP_AGENT_MASK">DRV_MB_PARAM_LLDP_AGENT_MASK</dfn>		0x00000006</u></td></tr>
<tr><th id="1502">1502</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_LLDP_AGENT_OFFSET" data-ref="_M/DRV_MB_PARAM_LLDP_AGENT_OFFSET">DRV_MB_PARAM_LLDP_AGENT_OFFSET</dfn>		1</u></td></tr>
<tr><th id="1503">1503</th><td>	<i>/* To be used with REGISTER_LLDP_TLVS_RX command */</i></td></tr>
<tr><th id="1504">1504</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_LLDP_TLV_RX_VALID_MASK" data-ref="_M/DRV_MB_PARAM_LLDP_TLV_RX_VALID_MASK">DRV_MB_PARAM_LLDP_TLV_RX_VALID_MASK</dfn>	0x00000001</u></td></tr>
<tr><th id="1505">1505</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_LLDP_TLV_RX_VALID_OFFSET" data-ref="_M/DRV_MB_PARAM_LLDP_TLV_RX_VALID_OFFSET">DRV_MB_PARAM_LLDP_TLV_RX_VALID_OFFSET</dfn>	0</u></td></tr>
<tr><th id="1506">1506</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_LLDP_TLV_RX_TYPE_MASK" data-ref="_M/DRV_MB_PARAM_LLDP_TLV_RX_TYPE_MASK">DRV_MB_PARAM_LLDP_TLV_RX_TYPE_MASK</dfn>	0x000007f0</u></td></tr>
<tr><th id="1507">1507</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_LLDP_TLV_RX_TYPE_OFFSET" data-ref="_M/DRV_MB_PARAM_LLDP_TLV_RX_TYPE_OFFSET">DRV_MB_PARAM_LLDP_TLV_RX_TYPE_OFFSET</dfn>	4</u></td></tr>
<tr><th id="1508">1508</th><td>	<i>/* To be used with SET_DCBX command */</i></td></tr>
<tr><th id="1509">1509</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_DCBX_NOTIFY_MASK" data-ref="_M/DRV_MB_PARAM_DCBX_NOTIFY_MASK">DRV_MB_PARAM_DCBX_NOTIFY_MASK</dfn>		0x00000008</u></td></tr>
<tr><th id="1510">1510</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_DCBX_NOTIFY_OFFSET" data-ref="_M/DRV_MB_PARAM_DCBX_NOTIFY_OFFSET">DRV_MB_PARAM_DCBX_NOTIFY_OFFSET</dfn>		3</u></td></tr>
<tr><th id="1511">1511</th><td></td></tr>
<tr><th id="1512">1512</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_NIG_DRAIN_PERIOD_MS_MASK" data-ref="_M/DRV_MB_PARAM_NIG_DRAIN_PERIOD_MS_MASK">DRV_MB_PARAM_NIG_DRAIN_PERIOD_MS_MASK</dfn>	0x000000FF</u></td></tr>
<tr><th id="1513">1513</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_NIG_DRAIN_PERIOD_MS_OFFSET" data-ref="_M/DRV_MB_PARAM_NIG_DRAIN_PERIOD_MS_OFFSET">DRV_MB_PARAM_NIG_DRAIN_PERIOD_MS_OFFSET</dfn>	0</u></td></tr>
<tr><th id="1514">1514</th><td></td></tr>
<tr><th id="1515">1515</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_NVM_PUT_FILE_BEGIN_MFW" data-ref="_M/DRV_MB_PARAM_NVM_PUT_FILE_BEGIN_MFW">DRV_MB_PARAM_NVM_PUT_FILE_BEGIN_MFW</dfn>	0x1</u></td></tr>
<tr><th id="1516">1516</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_NVM_PUT_FILE_BEGIN_IMAGE" data-ref="_M/DRV_MB_PARAM_NVM_PUT_FILE_BEGIN_IMAGE">DRV_MB_PARAM_NVM_PUT_FILE_BEGIN_IMAGE</dfn>	0x2</u></td></tr>
<tr><th id="1517">1517</th><td></td></tr>
<tr><th id="1518">1518</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_NVM_OFFSET_OFFSET" data-ref="_M/DRV_MB_PARAM_NVM_OFFSET_OFFSET">DRV_MB_PARAM_NVM_OFFSET_OFFSET</dfn>		0</u></td></tr>
<tr><th id="1519">1519</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_NVM_OFFSET_MASK" data-ref="_M/DRV_MB_PARAM_NVM_OFFSET_MASK">DRV_MB_PARAM_NVM_OFFSET_MASK</dfn>		0x00FFFFFF</u></td></tr>
<tr><th id="1520">1520</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_NVM_LEN_OFFSET" data-ref="_M/DRV_MB_PARAM_NVM_LEN_OFFSET">DRV_MB_PARAM_NVM_LEN_OFFSET</dfn>		24</u></td></tr>
<tr><th id="1521">1521</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_NVM_LEN_MASK" data-ref="_M/DRV_MB_PARAM_NVM_LEN_MASK">DRV_MB_PARAM_NVM_LEN_MASK</dfn>		0xFF000000</u></td></tr>
<tr><th id="1522">1522</th><td></td></tr>
<tr><th id="1523">1523</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_PHY_ADDR_OFFSET" data-ref="_M/DRV_MB_PARAM_PHY_ADDR_OFFSET">DRV_MB_PARAM_PHY_ADDR_OFFSET</dfn>		0</u></td></tr>
<tr><th id="1524">1524</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_PHY_ADDR_MASK" data-ref="_M/DRV_MB_PARAM_PHY_ADDR_MASK">DRV_MB_PARAM_PHY_ADDR_MASK</dfn>		0x1FF0FFFF</u></td></tr>
<tr><th id="1525">1525</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_PHY_LANE_OFFSET" data-ref="_M/DRV_MB_PARAM_PHY_LANE_OFFSET">DRV_MB_PARAM_PHY_LANE_OFFSET</dfn>		16</u></td></tr>
<tr><th id="1526">1526</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_PHY_LANE_MASK" data-ref="_M/DRV_MB_PARAM_PHY_LANE_MASK">DRV_MB_PARAM_PHY_LANE_MASK</dfn>		0x000F0000</u></td></tr>
<tr><th id="1527">1527</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_PHY_SELECT_PORT_OFFSET" data-ref="_M/DRV_MB_PARAM_PHY_SELECT_PORT_OFFSET">DRV_MB_PARAM_PHY_SELECT_PORT_OFFSET</dfn>	29</u></td></tr>
<tr><th id="1528">1528</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_PHY_SELECT_PORT_MASK" data-ref="_M/DRV_MB_PARAM_PHY_SELECT_PORT_MASK">DRV_MB_PARAM_PHY_SELECT_PORT_MASK</dfn>	0x20000000</u></td></tr>
<tr><th id="1529">1529</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_PHY_PORT_OFFSET" data-ref="_M/DRV_MB_PARAM_PHY_PORT_OFFSET">DRV_MB_PARAM_PHY_PORT_OFFSET</dfn>		30</u></td></tr>
<tr><th id="1530">1530</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_PHY_PORT_MASK" data-ref="_M/DRV_MB_PARAM_PHY_PORT_MASK">DRV_MB_PARAM_PHY_PORT_MASK</dfn>		0xc0000000</u></td></tr>
<tr><th id="1531">1531</th><td></td></tr>
<tr><th id="1532">1532</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_PHYMOD_LANE_OFFSET" data-ref="_M/DRV_MB_PARAM_PHYMOD_LANE_OFFSET">DRV_MB_PARAM_PHYMOD_LANE_OFFSET</dfn>		0</u></td></tr>
<tr><th id="1533">1533</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_PHYMOD_LANE_MASK" data-ref="_M/DRV_MB_PARAM_PHYMOD_LANE_MASK">DRV_MB_PARAM_PHYMOD_LANE_MASK</dfn>		0x000000FF</u></td></tr>
<tr><th id="1534">1534</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_PHYMOD_SIZE_OFFSET" data-ref="_M/DRV_MB_PARAM_PHYMOD_SIZE_OFFSET">DRV_MB_PARAM_PHYMOD_SIZE_OFFSET</dfn>		8</u></td></tr>
<tr><th id="1535">1535</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_PHYMOD_SIZE_MASK" data-ref="_M/DRV_MB_PARAM_PHYMOD_SIZE_MASK">DRV_MB_PARAM_PHYMOD_SIZE_MASK</dfn>		0x000FFF00</u></td></tr>
<tr><th id="1536">1536</th><td>	<i>/* configure vf MSIX params BB */</i></td></tr>
<tr><th id="1537">1537</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_CFG_VF_MSIX_VF_ID_OFFSET" data-ref="_M/DRV_MB_PARAM_CFG_VF_MSIX_VF_ID_OFFSET">DRV_MB_PARAM_CFG_VF_MSIX_VF_ID_OFFSET</dfn>	0</u></td></tr>
<tr><th id="1538">1538</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_CFG_VF_MSIX_VF_ID_MASK" data-ref="_M/DRV_MB_PARAM_CFG_VF_MSIX_VF_ID_MASK">DRV_MB_PARAM_CFG_VF_MSIX_VF_ID_MASK</dfn>	0x000000FF</u></td></tr>
<tr><th id="1539">1539</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_CFG_VF_MSIX_SB_NUM_OFFSET" data-ref="_M/DRV_MB_PARAM_CFG_VF_MSIX_SB_NUM_OFFSET">DRV_MB_PARAM_CFG_VF_MSIX_SB_NUM_OFFSET</dfn>	8</u></td></tr>
<tr><th id="1540">1540</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_CFG_VF_MSIX_SB_NUM_MASK" data-ref="_M/DRV_MB_PARAM_CFG_VF_MSIX_SB_NUM_MASK">DRV_MB_PARAM_CFG_VF_MSIX_SB_NUM_MASK</dfn>	0x0000FF00</u></td></tr>
<tr><th id="1541">1541</th><td>	<i>/* configure vf MSIX for PF params AH*/</i></td></tr>
<tr><th id="1542">1542</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_CFG_PF_VFS_MSIX_SB_NUM_OFFSET" data-ref="_M/DRV_MB_PARAM_CFG_PF_VFS_MSIX_SB_NUM_OFFSET">DRV_MB_PARAM_CFG_PF_VFS_MSIX_SB_NUM_OFFSET</dfn>	0</u></td></tr>
<tr><th id="1543">1543</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_CFG_PF_VFS_MSIX_SB_NUM_MASK" data-ref="_M/DRV_MB_PARAM_CFG_PF_VFS_MSIX_SB_NUM_MASK">DRV_MB_PARAM_CFG_PF_VFS_MSIX_SB_NUM_MASK</dfn>	0x000000FF</u></td></tr>
<tr><th id="1544">1544</th><td></td></tr>
<tr><th id="1545">1545</th><td>	<i>/* OneView configuration parametres */</i></td></tr>
<tr><th id="1546">1546</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_CURR_CFG_OFFSET" data-ref="_M/DRV_MB_PARAM_OV_CURR_CFG_OFFSET">DRV_MB_PARAM_OV_CURR_CFG_OFFSET</dfn>		0</u></td></tr>
<tr><th id="1547">1547</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_CURR_CFG_MASK" data-ref="_M/DRV_MB_PARAM_OV_CURR_CFG_MASK">DRV_MB_PARAM_OV_CURR_CFG_MASK</dfn>		0x0000000F</u></td></tr>
<tr><th id="1548">1548</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_CURR_CFG_NONE" data-ref="_M/DRV_MB_PARAM_OV_CURR_CFG_NONE">DRV_MB_PARAM_OV_CURR_CFG_NONE</dfn>		0</u></td></tr>
<tr><th id="1549">1549</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_CURR_CFG_OS" data-ref="_M/DRV_MB_PARAM_OV_CURR_CFG_OS">DRV_MB_PARAM_OV_CURR_CFG_OS</dfn>			1</u></td></tr>
<tr><th id="1550">1550</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_CURR_CFG_VENDOR_SPEC" data-ref="_M/DRV_MB_PARAM_OV_CURR_CFG_VENDOR_SPEC">DRV_MB_PARAM_OV_CURR_CFG_VENDOR_SPEC</dfn>	2</u></td></tr>
<tr><th id="1551">1551</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_CURR_CFG_OTHER" data-ref="_M/DRV_MB_PARAM_OV_CURR_CFG_OTHER">DRV_MB_PARAM_OV_CURR_CFG_OTHER</dfn>		3</u></td></tr>
<tr><th id="1552">1552</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_CURR_CFG_VC_CLP" data-ref="_M/DRV_MB_PARAM_OV_CURR_CFG_VC_CLP">DRV_MB_PARAM_OV_CURR_CFG_VC_CLP</dfn>		4</u></td></tr>
<tr><th id="1553">1553</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_CURR_CFG_CNU" data-ref="_M/DRV_MB_PARAM_OV_CURR_CFG_CNU">DRV_MB_PARAM_OV_CURR_CFG_CNU</dfn>		5</u></td></tr>
<tr><th id="1554">1554</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_CURR_CFG_DCI" data-ref="_M/DRV_MB_PARAM_OV_CURR_CFG_DCI">DRV_MB_PARAM_OV_CURR_CFG_DCI</dfn>		6</u></td></tr>
<tr><th id="1555">1555</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_CURR_CFG_HII" data-ref="_M/DRV_MB_PARAM_OV_CURR_CFG_HII">DRV_MB_PARAM_OV_CURR_CFG_HII</dfn>		7</u></td></tr>
<tr><th id="1556">1556</th><td></td></tr>
<tr><th id="1557">1557</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_OFFSET" data-ref="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_OFFSET">DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_OFFSET</dfn>				0</u></td></tr>
<tr><th id="1558">1558</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_MASK" data-ref="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_MASK">DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_MASK</dfn>			0x000000FF</u></td></tr>
<tr><th id="1559">1559</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_NONE" data-ref="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_NONE">DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_NONE</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1560">1560</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_ISCSI_IP_ACQUIRED" data-ref="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_ISCSI_IP_ACQUIRED">DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_ISCSI_IP_ACQUIRED</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1561">1561</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_FCOE_FABRIC_LOGIN_SUCCESS" data-ref="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_FCOE_FABRIC_LOGIN_SUCCESS">DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_FCOE_FABRIC_LOGIN_SUCCESS</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1562">1562</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_TRARGET_FOUND" data-ref="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_TRARGET_FOUND">DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_TRARGET_FOUND</dfn>			(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1563">1563</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_ISCSI_CHAP_SUCCESS" data-ref="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_ISCSI_CHAP_SUCCESS">DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_ISCSI_CHAP_SUCCESS</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1564">1564</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_FCOE_LUN_FOUND" data-ref="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_FCOE_LUN_FOUND">DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_FCOE_LUN_FOUND</dfn>			(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1565">1565</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_LOGGED_INTO_TGT" data-ref="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_LOGGED_INTO_TGT">DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_LOGGED_INTO_TGT</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1566">1566</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_IMG_DOWNLOADED" data-ref="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_IMG_DOWNLOADED">DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_IMG_DOWNLOADED</dfn>			(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1567">1567</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_OS_HANDOFF" data-ref="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_OS_HANDOFF">DRV_MB_PARAM_OV_UPDATE_BOOT_PROG_OS_HANDOFF</dfn>			(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1568">1568</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_COMPLETED" data-ref="_M/DRV_MB_PARAM_OV_UPDATE_BOOT_COMPLETED">DRV_MB_PARAM_OV_UPDATE_BOOT_COMPLETED</dfn>				0</u></td></tr>
<tr><th id="1569">1569</th><td></td></tr>
<tr><th id="1570">1570</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_PCI_BUS_NUM_OFFSET" data-ref="_M/DRV_MB_PARAM_OV_PCI_BUS_NUM_OFFSET">DRV_MB_PARAM_OV_PCI_BUS_NUM_OFFSET</dfn>				0</u></td></tr>
<tr><th id="1571">1571</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_PCI_BUS_NUM_MASK" data-ref="_M/DRV_MB_PARAM_OV_PCI_BUS_NUM_MASK">DRV_MB_PARAM_OV_PCI_BUS_NUM_MASK</dfn>		0x000000FF</u></td></tr>
<tr><th id="1572">1572</th><td></td></tr>
<tr><th id="1573">1573</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_STORM_FW_VER_OFFSET" data-ref="_M/DRV_MB_PARAM_OV_STORM_FW_VER_OFFSET">DRV_MB_PARAM_OV_STORM_FW_VER_OFFSET</dfn>		0</u></td></tr>
<tr><th id="1574">1574</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_STORM_FW_VER_MASK" data-ref="_M/DRV_MB_PARAM_OV_STORM_FW_VER_MASK">DRV_MB_PARAM_OV_STORM_FW_VER_MASK</dfn>			0xFFFFFFFF</u></td></tr>
<tr><th id="1575">1575</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_STORM_FW_VER_MAJOR_MASK" data-ref="_M/DRV_MB_PARAM_OV_STORM_FW_VER_MAJOR_MASK">DRV_MB_PARAM_OV_STORM_FW_VER_MAJOR_MASK</dfn>		0xFF000000</u></td></tr>
<tr><th id="1576">1576</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_STORM_FW_VER_MINOR_MASK" data-ref="_M/DRV_MB_PARAM_OV_STORM_FW_VER_MINOR_MASK">DRV_MB_PARAM_OV_STORM_FW_VER_MINOR_MASK</dfn>		0x00FF0000</u></td></tr>
<tr><th id="1577">1577</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_STORM_FW_VER_BUILD_MASK" data-ref="_M/DRV_MB_PARAM_OV_STORM_FW_VER_BUILD_MASK">DRV_MB_PARAM_OV_STORM_FW_VER_BUILD_MASK</dfn>		0x0000FF00</u></td></tr>
<tr><th id="1578">1578</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_STORM_FW_VER_DROP_MASK" data-ref="_M/DRV_MB_PARAM_OV_STORM_FW_VER_DROP_MASK">DRV_MB_PARAM_OV_STORM_FW_VER_DROP_MASK</dfn>		0x000000FF</u></td></tr>
<tr><th id="1579">1579</th><td></td></tr>
<tr><th id="1580">1580</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_OFFSET" data-ref="_M/DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_OFFSET">DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_OFFSET</dfn>		0</u></td></tr>
<tr><th id="1581">1581</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_MASK" data-ref="_M/DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_MASK">DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_MASK</dfn>		0xF</u></td></tr>
<tr><th id="1582">1582</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_UNKNOWN" data-ref="_M/DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_UNKNOWN">DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_UNKNOWN</dfn>		0x1</u></td></tr>
<tr><th id="1583">1583</th><td><i>/* Not Installed*/</i></td></tr>
<tr><th id="1584">1584</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_NOT_LOADED" data-ref="_M/DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_NOT_LOADED">DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_NOT_LOADED</dfn>	0x2</u></td></tr>
<tr><th id="1585">1585</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_LOADING" data-ref="_M/DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_LOADING">DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_LOADING</dfn>		0x3</u></td></tr>
<tr><th id="1586">1586</th><td><i>/* installed but disabled by user/admin/OS */</i></td></tr>
<tr><th id="1587">1587</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_DISABLED" data-ref="_M/DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_DISABLED">DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_DISABLED</dfn>	0x4</u></td></tr>
<tr><th id="1588">1588</th><td><i>/* installed and active */</i></td></tr>
<tr><th id="1589">1589</th><td><u>#define <dfn class="macro" id="_M/DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_ACTIVE" data-ref="_M/DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_ACTIVE">DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_ACTIVE</dfn>		0x5</u></td></tr>
<tr><th id="1590">1590</th><td></td></tr>
<tr><th id="1591">1591</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_MTU_SIZE_OFFSET" data-ref="_M/DRV_MB_PARAM_OV_MTU_SIZE_OFFSET">DRV_MB_PARAM_OV_MTU_SIZE_OFFSET</dfn>		0</u></td></tr>
<tr><th id="1592">1592</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_OV_MTU_SIZE_MASK" data-ref="_M/DRV_MB_PARAM_OV_MTU_SIZE_MASK">DRV_MB_PARAM_OV_MTU_SIZE_MASK</dfn>		0xFFFFFFFF</u></td></tr>
<tr><th id="1593">1593</th><td></td></tr>
<tr><th id="1594">1594</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_ESWITCH_MODE_MASK" data-ref="_M/DRV_MB_PARAM_ESWITCH_MODE_MASK">DRV_MB_PARAM_ESWITCH_MODE_MASK</dfn>  (DRV_MB_PARAM_ESWITCH_MODE_NONE | \</u></td></tr>
<tr><th id="1595">1595</th><td><u>					 DRV_MB_PARAM_ESWITCH_MODE_VEB |   \</u></td></tr>
<tr><th id="1596">1596</th><td><u>					 DRV_MB_PARAM_ESWITCH_MODE_VEPA)</u></td></tr>
<tr><th id="1597">1597</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_ESWITCH_MODE_NONE" data-ref="_M/DRV_MB_PARAM_ESWITCH_MODE_NONE">DRV_MB_PARAM_ESWITCH_MODE_NONE</dfn>  0x0</u></td></tr>
<tr><th id="1598">1598</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_ESWITCH_MODE_VEB" data-ref="_M/DRV_MB_PARAM_ESWITCH_MODE_VEB">DRV_MB_PARAM_ESWITCH_MODE_VEB</dfn>   0x1</u></td></tr>
<tr><th id="1599">1599</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_ESWITCH_MODE_VEPA" data-ref="_M/DRV_MB_PARAM_ESWITCH_MODE_VEPA">DRV_MB_PARAM_ESWITCH_MODE_VEPA</dfn>  0x2</u></td></tr>
<tr><th id="1600">1600</th><td></td></tr>
<tr><th id="1601">1601</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_DUMMY_OEM_UPDATES_MASK" data-ref="_M/DRV_MB_PARAM_DUMMY_OEM_UPDATES_MASK">DRV_MB_PARAM_DUMMY_OEM_UPDATES_MASK</dfn>     0x1</u></td></tr>
<tr><th id="1602">1602</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_DUMMY_OEM_UPDATES_OFFSET" data-ref="_M/DRV_MB_PARAM_DUMMY_OEM_UPDATES_OFFSET">DRV_MB_PARAM_DUMMY_OEM_UPDATES_OFFSET</dfn>   0</u></td></tr>
<tr><th id="1603">1603</th><td></td></tr>
<tr><th id="1604">1604</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_SET_LED_MODE_OPER" data-ref="_M/DRV_MB_PARAM_SET_LED_MODE_OPER">DRV_MB_PARAM_SET_LED_MODE_OPER</dfn>		0x0</u></td></tr>
<tr><th id="1605">1605</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_SET_LED_MODE_ON" data-ref="_M/DRV_MB_PARAM_SET_LED_MODE_ON">DRV_MB_PARAM_SET_LED_MODE_ON</dfn>		0x1</u></td></tr>
<tr><th id="1606">1606</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_SET_LED_MODE_OFF" data-ref="_M/DRV_MB_PARAM_SET_LED_MODE_OFF">DRV_MB_PARAM_SET_LED_MODE_OFF</dfn>		0x2</u></td></tr>
<tr><th id="1607">1607</th><td></td></tr>
<tr><th id="1608">1608</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_TRANSCEIVER_PORT_OFFSET" data-ref="_M/DRV_MB_PARAM_TRANSCEIVER_PORT_OFFSET">DRV_MB_PARAM_TRANSCEIVER_PORT_OFFSET</dfn>		0</u></td></tr>
<tr><th id="1609">1609</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_TRANSCEIVER_PORT_MASK" data-ref="_M/DRV_MB_PARAM_TRANSCEIVER_PORT_MASK">DRV_MB_PARAM_TRANSCEIVER_PORT_MASK</dfn>		0x00000003</u></td></tr>
<tr><th id="1610">1610</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_TRANSCEIVER_SIZE_OFFSET" data-ref="_M/DRV_MB_PARAM_TRANSCEIVER_SIZE_OFFSET">DRV_MB_PARAM_TRANSCEIVER_SIZE_OFFSET</dfn>		2</u></td></tr>
<tr><th id="1611">1611</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_TRANSCEIVER_SIZE_MASK" data-ref="_M/DRV_MB_PARAM_TRANSCEIVER_SIZE_MASK">DRV_MB_PARAM_TRANSCEIVER_SIZE_MASK</dfn>		0x000000FC</u></td></tr>
<tr><th id="1612">1612</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_TRANSCEIVER_I2C_ADDRESS_OFFSET" data-ref="_M/DRV_MB_PARAM_TRANSCEIVER_I2C_ADDRESS_OFFSET">DRV_MB_PARAM_TRANSCEIVER_I2C_ADDRESS_OFFSET</dfn>	8</u></td></tr>
<tr><th id="1613">1613</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_TRANSCEIVER_I2C_ADDRESS_MASK" data-ref="_M/DRV_MB_PARAM_TRANSCEIVER_I2C_ADDRESS_MASK">DRV_MB_PARAM_TRANSCEIVER_I2C_ADDRESS_MASK</dfn>	0x0000FF00</u></td></tr>
<tr><th id="1614">1614</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_TRANSCEIVER_OFFSET_OFFSET" data-ref="_M/DRV_MB_PARAM_TRANSCEIVER_OFFSET_OFFSET">DRV_MB_PARAM_TRANSCEIVER_OFFSET_OFFSET</dfn>		16</u></td></tr>
<tr><th id="1615">1615</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_TRANSCEIVER_OFFSET_MASK" data-ref="_M/DRV_MB_PARAM_TRANSCEIVER_OFFSET_MASK">DRV_MB_PARAM_TRANSCEIVER_OFFSET_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="1616">1616</th><td></td></tr>
<tr><th id="1617">1617</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_GPIO_NUMBER_OFFSET" data-ref="_M/DRV_MB_PARAM_GPIO_NUMBER_OFFSET">DRV_MB_PARAM_GPIO_NUMBER_OFFSET</dfn>		0</u></td></tr>
<tr><th id="1618">1618</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_GPIO_NUMBER_MASK" data-ref="_M/DRV_MB_PARAM_GPIO_NUMBER_MASK">DRV_MB_PARAM_GPIO_NUMBER_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="1619">1619</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_GPIO_VALUE_OFFSET" data-ref="_M/DRV_MB_PARAM_GPIO_VALUE_OFFSET">DRV_MB_PARAM_GPIO_VALUE_OFFSET</dfn>		16</u></td></tr>
<tr><th id="1620">1620</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_GPIO_VALUE_MASK" data-ref="_M/DRV_MB_PARAM_GPIO_VALUE_MASK">DRV_MB_PARAM_GPIO_VALUE_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="1621">1621</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_GPIO_DIRECTION_OFFSET" data-ref="_M/DRV_MB_PARAM_GPIO_DIRECTION_OFFSET">DRV_MB_PARAM_GPIO_DIRECTION_OFFSET</dfn>	16</u></td></tr>
<tr><th id="1622">1622</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_GPIO_DIRECTION_MASK" data-ref="_M/DRV_MB_PARAM_GPIO_DIRECTION_MASK">DRV_MB_PARAM_GPIO_DIRECTION_MASK</dfn>	0x00FF0000</u></td></tr>
<tr><th id="1623">1623</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_GPIO_CTRL_OFFSET" data-ref="_M/DRV_MB_PARAM_GPIO_CTRL_OFFSET">DRV_MB_PARAM_GPIO_CTRL_OFFSET</dfn>		24</u></td></tr>
<tr><th id="1624">1624</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_GPIO_CTRL_MASK" data-ref="_M/DRV_MB_PARAM_GPIO_CTRL_MASK">DRV_MB_PARAM_GPIO_CTRL_MASK</dfn>		0xFF000000</u></td></tr>
<tr><th id="1625">1625</th><td></td></tr>
<tr><th id="1626">1626</th><td>	<i>/* Resource Allocation params - Driver version support*/</i></td></tr>
<tr><th id="1627">1627</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_RESOURCE_ALLOC_VERSION_MAJOR_MASK" data-ref="_M/DRV_MB_PARAM_RESOURCE_ALLOC_VERSION_MAJOR_MASK">DRV_MB_PARAM_RESOURCE_ALLOC_VERSION_MAJOR_MASK</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="1628">1628</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_RESOURCE_ALLOC_VERSION_MAJOR_OFFSET" data-ref="_M/DRV_MB_PARAM_RESOURCE_ALLOC_VERSION_MAJOR_OFFSET">DRV_MB_PARAM_RESOURCE_ALLOC_VERSION_MAJOR_OFFSET</dfn>		16</u></td></tr>
<tr><th id="1629">1629</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_RESOURCE_ALLOC_VERSION_MINOR_MASK" data-ref="_M/DRV_MB_PARAM_RESOURCE_ALLOC_VERSION_MINOR_MASK">DRV_MB_PARAM_RESOURCE_ALLOC_VERSION_MINOR_MASK</dfn>	0x0000FFFF</u></td></tr>
<tr><th id="1630">1630</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_RESOURCE_ALLOC_VERSION_MINOR_OFFSET" data-ref="_M/DRV_MB_PARAM_RESOURCE_ALLOC_VERSION_MINOR_OFFSET">DRV_MB_PARAM_RESOURCE_ALLOC_VERSION_MINOR_OFFSET</dfn>		0</u></td></tr>
<tr><th id="1631">1631</th><td></td></tr>
<tr><th id="1632">1632</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_BIST_UNKNOWN_TEST" data-ref="_M/DRV_MB_PARAM_BIST_UNKNOWN_TEST">DRV_MB_PARAM_BIST_UNKNOWN_TEST</dfn>		0</u></td></tr>
<tr><th id="1633">1633</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_BIST_REGISTER_TEST" data-ref="_M/DRV_MB_PARAM_BIST_REGISTER_TEST">DRV_MB_PARAM_BIST_REGISTER_TEST</dfn>		1</u></td></tr>
<tr><th id="1634">1634</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_BIST_CLOCK_TEST" data-ref="_M/DRV_MB_PARAM_BIST_CLOCK_TEST">DRV_MB_PARAM_BIST_CLOCK_TEST</dfn>		2</u></td></tr>
<tr><th id="1635">1635</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_BIST_NVM_TEST_NUM_IMAGES" data-ref="_M/DRV_MB_PARAM_BIST_NVM_TEST_NUM_IMAGES">DRV_MB_PARAM_BIST_NVM_TEST_NUM_IMAGES</dfn>		3</u></td></tr>
<tr><th id="1636">1636</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_BIST_NVM_TEST_IMAGE_BY_INDEX" data-ref="_M/DRV_MB_PARAM_BIST_NVM_TEST_IMAGE_BY_INDEX">DRV_MB_PARAM_BIST_NVM_TEST_IMAGE_BY_INDEX</dfn>	4</u></td></tr>
<tr><th id="1637">1637</th><td></td></tr>
<tr><th id="1638">1638</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_BIST_RC_UNKNOWN" data-ref="_M/DRV_MB_PARAM_BIST_RC_UNKNOWN">DRV_MB_PARAM_BIST_RC_UNKNOWN</dfn>		0</u></td></tr>
<tr><th id="1639">1639</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_BIST_RC_PASSED" data-ref="_M/DRV_MB_PARAM_BIST_RC_PASSED">DRV_MB_PARAM_BIST_RC_PASSED</dfn>		1</u></td></tr>
<tr><th id="1640">1640</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_BIST_RC_FAILED" data-ref="_M/DRV_MB_PARAM_BIST_RC_FAILED">DRV_MB_PARAM_BIST_RC_FAILED</dfn>		2</u></td></tr>
<tr><th id="1641">1641</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_BIST_RC_INVALID_PARAMETER" data-ref="_M/DRV_MB_PARAM_BIST_RC_INVALID_PARAMETER">DRV_MB_PARAM_BIST_RC_INVALID_PARAMETER</dfn>		3</u></td></tr>
<tr><th id="1642">1642</th><td></td></tr>
<tr><th id="1643">1643</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_BIST_TEST_INDEX_OFFSET" data-ref="_M/DRV_MB_PARAM_BIST_TEST_INDEX_OFFSET">DRV_MB_PARAM_BIST_TEST_INDEX_OFFSET</dfn>      0</u></td></tr>
<tr><th id="1644">1644</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_BIST_TEST_INDEX_MASK" data-ref="_M/DRV_MB_PARAM_BIST_TEST_INDEX_MASK">DRV_MB_PARAM_BIST_TEST_INDEX_MASK</dfn>       0x000000FF</u></td></tr>
<tr><th id="1645">1645</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_BIST_TEST_IMAGE_INDEX_OFFSET" data-ref="_M/DRV_MB_PARAM_BIST_TEST_IMAGE_INDEX_OFFSET">DRV_MB_PARAM_BIST_TEST_IMAGE_INDEX_OFFSET</dfn>      8</u></td></tr>
<tr><th id="1646">1646</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_BIST_TEST_IMAGE_INDEX_MASK" data-ref="_M/DRV_MB_PARAM_BIST_TEST_IMAGE_INDEX_MASK">DRV_MB_PARAM_BIST_TEST_IMAGE_INDEX_MASK</dfn>       0x0000FF00</u></td></tr>
<tr><th id="1647">1647</th><td></td></tr>
<tr><th id="1648">1648</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_FEATURE_SUPPORT_PORT_MASK" data-ref="_M/DRV_MB_PARAM_FEATURE_SUPPORT_PORT_MASK">DRV_MB_PARAM_FEATURE_SUPPORT_PORT_MASK</dfn>      0x0000FFFF</u></td></tr>
<tr><th id="1649">1649</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_FEATURE_SUPPORT_PORT_OFFSET" data-ref="_M/DRV_MB_PARAM_FEATURE_SUPPORT_PORT_OFFSET">DRV_MB_PARAM_FEATURE_SUPPORT_PORT_OFFSET</dfn>     0</u></td></tr>
<tr><th id="1650">1650</th><td><i>/* driver supports SmartLinQ parameter */</i></td></tr>
<tr><th id="1651">1651</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_FEATURE_SUPPORT_PORT_SMARTLINQ" data-ref="_M/DRV_MB_PARAM_FEATURE_SUPPORT_PORT_SMARTLINQ">DRV_MB_PARAM_FEATURE_SUPPORT_PORT_SMARTLINQ</dfn> 0x00000001</u></td></tr>
<tr><th id="1652">1652</th><td><i>/* driver supports EEE parameter */</i></td></tr>
<tr><th id="1653">1653</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_FEATURE_SUPPORT_PORT_EEE" data-ref="_M/DRV_MB_PARAM_FEATURE_SUPPORT_PORT_EEE">DRV_MB_PARAM_FEATURE_SUPPORT_PORT_EEE</dfn>       0x00000002</u></td></tr>
<tr><th id="1654">1654</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_FEATURE_SUPPORT_FUNC_MASK" data-ref="_M/DRV_MB_PARAM_FEATURE_SUPPORT_FUNC_MASK">DRV_MB_PARAM_FEATURE_SUPPORT_FUNC_MASK</dfn>      0xFFFF0000</u></td></tr>
<tr><th id="1655">1655</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_FEATURE_SUPPORT_FUNC_OFFSET" data-ref="_M/DRV_MB_PARAM_FEATURE_SUPPORT_FUNC_OFFSET">DRV_MB_PARAM_FEATURE_SUPPORT_FUNC_OFFSET</dfn>     16</u></td></tr>
<tr><th id="1656">1656</th><td><i>/* driver supports virtual link parameter */</i></td></tr>
<tr><th id="1657">1657</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_FEATURE_SUPPORT_FUNC_VLINK" data-ref="_M/DRV_MB_PARAM_FEATURE_SUPPORT_FUNC_VLINK">DRV_MB_PARAM_FEATURE_SUPPORT_FUNC_VLINK</dfn>     0x00010000</u></td></tr>
<tr><th id="1658">1658</th><td>	<i>/* Driver attributes params */</i></td></tr>
<tr><th id="1659">1659</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_ATTRIBUTE_KEY_OFFSET" data-ref="_M/DRV_MB_PARAM_ATTRIBUTE_KEY_OFFSET">DRV_MB_PARAM_ATTRIBUTE_KEY_OFFSET</dfn>		 0</u></td></tr>
<tr><th id="1660">1660</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_ATTRIBUTE_KEY_MASK" data-ref="_M/DRV_MB_PARAM_ATTRIBUTE_KEY_MASK">DRV_MB_PARAM_ATTRIBUTE_KEY_MASK</dfn>		0x00FFFFFF</u></td></tr>
<tr><th id="1661">1661</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_ATTRIBUTE_CMD_OFFSET" data-ref="_M/DRV_MB_PARAM_ATTRIBUTE_CMD_OFFSET">DRV_MB_PARAM_ATTRIBUTE_CMD_OFFSET</dfn>		24</u></td></tr>
<tr><th id="1662">1662</th><td><u>#define <dfn class="macro" id="_M/DRV_MB_PARAM_ATTRIBUTE_CMD_MASK" data-ref="_M/DRV_MB_PARAM_ATTRIBUTE_CMD_MASK">DRV_MB_PARAM_ATTRIBUTE_CMD_MASK</dfn>		0xFF000000</u></td></tr>
<tr><th id="1663">1663</th><td></td></tr>
<tr><th id="1664">1664</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_drv_mb::fw_mb_header" title='public_drv_mb::fw_mb_header' data-ref="public_drv_mb::fw_mb_header">fw_mb_header</dfn>;</td></tr>
<tr><th id="1665">1665</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_MASK" data-ref="_M/FW_MSG_CODE_MASK">FW_MSG_CODE_MASK</dfn>                        0xffff0000</u></td></tr>
<tr><th id="1666">1666</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_UNSUPPORTED" data-ref="_M/FW_MSG_CODE_UNSUPPORTED">FW_MSG_CODE_UNSUPPORTED</dfn>			0x00000000</u></td></tr>
<tr><th id="1667">1667</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_DRV_LOAD_ENGINE" data-ref="_M/FW_MSG_CODE_DRV_LOAD_ENGINE">FW_MSG_CODE_DRV_LOAD_ENGINE</dfn>		0x10100000</u></td></tr>
<tr><th id="1668">1668</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_DRV_LOAD_PORT" data-ref="_M/FW_MSG_CODE_DRV_LOAD_PORT">FW_MSG_CODE_DRV_LOAD_PORT</dfn>               0x10110000</u></td></tr>
<tr><th id="1669">1669</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_DRV_LOAD_FUNCTION" data-ref="_M/FW_MSG_CODE_DRV_LOAD_FUNCTION">FW_MSG_CODE_DRV_LOAD_FUNCTION</dfn>           0x10120000</u></td></tr>
<tr><th id="1670">1670</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_DRV_LOAD_REFUSED_PDA" data-ref="_M/FW_MSG_CODE_DRV_LOAD_REFUSED_PDA">FW_MSG_CODE_DRV_LOAD_REFUSED_PDA</dfn>        0x10200000</u></td></tr>
<tr><th id="1671">1671</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_DRV_LOAD_REFUSED_HSI_1" data-ref="_M/FW_MSG_CODE_DRV_LOAD_REFUSED_HSI_1">FW_MSG_CODE_DRV_LOAD_REFUSED_HSI_1</dfn>      0x10210000</u></td></tr>
<tr><th id="1672">1672</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_DRV_LOAD_REFUSED_DIAG" data-ref="_M/FW_MSG_CODE_DRV_LOAD_REFUSED_DIAG">FW_MSG_CODE_DRV_LOAD_REFUSED_DIAG</dfn>       0x10220000</u></td></tr>
<tr><th id="1673">1673</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_DRV_LOAD_REFUSED_HSI" data-ref="_M/FW_MSG_CODE_DRV_LOAD_REFUSED_HSI">FW_MSG_CODE_DRV_LOAD_REFUSED_HSI</dfn>        0x10230000</u></td></tr>
<tr><th id="1674">1674</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_DRV_LOAD_REFUSED_REQUIRES_FORCE" data-ref="_M/FW_MSG_CODE_DRV_LOAD_REFUSED_REQUIRES_FORCE">FW_MSG_CODE_DRV_LOAD_REFUSED_REQUIRES_FORCE</dfn> 0x10300000</u></td></tr>
<tr><th id="1675">1675</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_DRV_LOAD_REFUSED_REJECT" data-ref="_M/FW_MSG_CODE_DRV_LOAD_REFUSED_REJECT">FW_MSG_CODE_DRV_LOAD_REFUSED_REJECT</dfn>     0x10310000</u></td></tr>
<tr><th id="1676">1676</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_DRV_LOAD_DONE" data-ref="_M/FW_MSG_CODE_DRV_LOAD_DONE">FW_MSG_CODE_DRV_LOAD_DONE</dfn>               0x11100000</u></td></tr>
<tr><th id="1677">1677</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_DRV_UNLOAD_ENGINE" data-ref="_M/FW_MSG_CODE_DRV_UNLOAD_ENGINE">FW_MSG_CODE_DRV_UNLOAD_ENGINE</dfn>           0x20110000</u></td></tr>
<tr><th id="1678">1678</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_DRV_UNLOAD_PORT" data-ref="_M/FW_MSG_CODE_DRV_UNLOAD_PORT">FW_MSG_CODE_DRV_UNLOAD_PORT</dfn>             0x20120000</u></td></tr>
<tr><th id="1679">1679</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_DRV_UNLOAD_FUNCTION" data-ref="_M/FW_MSG_CODE_DRV_UNLOAD_FUNCTION">FW_MSG_CODE_DRV_UNLOAD_FUNCTION</dfn>         0x20130000</u></td></tr>
<tr><th id="1680">1680</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_DRV_UNLOAD_DONE" data-ref="_M/FW_MSG_CODE_DRV_UNLOAD_DONE">FW_MSG_CODE_DRV_UNLOAD_DONE</dfn>             0x21100000</u></td></tr>
<tr><th id="1681">1681</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_INIT_PHY_DONE" data-ref="_M/FW_MSG_CODE_INIT_PHY_DONE">FW_MSG_CODE_INIT_PHY_DONE</dfn>		0x21200000</u></td></tr>
<tr><th id="1682">1682</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_INIT_PHY_ERR_INVALID_ARGS" data-ref="_M/FW_MSG_CODE_INIT_PHY_ERR_INVALID_ARGS">FW_MSG_CODE_INIT_PHY_ERR_INVALID_ARGS</dfn>	0x21300000</u></td></tr>
<tr><th id="1683">1683</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_LINK_RESET_DONE" data-ref="_M/FW_MSG_CODE_LINK_RESET_DONE">FW_MSG_CODE_LINK_RESET_DONE</dfn>		0x23000000</u></td></tr>
<tr><th id="1684">1684</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_SET_LLDP_DONE" data-ref="_M/FW_MSG_CODE_SET_LLDP_DONE">FW_MSG_CODE_SET_LLDP_DONE</dfn>               0x24000000</u></td></tr>
<tr><th id="1685">1685</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_SET_LLDP_UNSUPPORTED_AGENT" data-ref="_M/FW_MSG_CODE_SET_LLDP_UNSUPPORTED_AGENT">FW_MSG_CODE_SET_LLDP_UNSUPPORTED_AGENT</dfn>  0x24010000</u></td></tr>
<tr><th id="1686">1686</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_REGISTER_LLDP_TLVS_RX_DONE" data-ref="_M/FW_MSG_CODE_REGISTER_LLDP_TLVS_RX_DONE">FW_MSG_CODE_REGISTER_LLDP_TLVS_RX_DONE</dfn>  0x24100000</u></td></tr>
<tr><th id="1687">1687</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_SET_DCBX_DONE" data-ref="_M/FW_MSG_CODE_SET_DCBX_DONE">FW_MSG_CODE_SET_DCBX_DONE</dfn>               0x25000000</u></td></tr>
<tr><th id="1688">1688</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_UPDATE_CURR_CFG_DONE" data-ref="_M/FW_MSG_CODE_UPDATE_CURR_CFG_DONE">FW_MSG_CODE_UPDATE_CURR_CFG_DONE</dfn>        0x26000000</u></td></tr>
<tr><th id="1689">1689</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_UPDATE_BUS_NUM_DONE" data-ref="_M/FW_MSG_CODE_UPDATE_BUS_NUM_DONE">FW_MSG_CODE_UPDATE_BUS_NUM_DONE</dfn>         0x27000000</u></td></tr>
<tr><th id="1690">1690</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_UPDATE_BOOT_PROGRESS_DONE" data-ref="_M/FW_MSG_CODE_UPDATE_BOOT_PROGRESS_DONE">FW_MSG_CODE_UPDATE_BOOT_PROGRESS_DONE</dfn>   0x28000000</u></td></tr>
<tr><th id="1691">1691</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_UPDATE_STORM_FW_VER_DONE" data-ref="_M/FW_MSG_CODE_UPDATE_STORM_FW_VER_DONE">FW_MSG_CODE_UPDATE_STORM_FW_VER_DONE</dfn>    0x29000000</u></td></tr>
<tr><th id="1692">1692</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_UPDATE_DRIVER_STATE_DONE" data-ref="_M/FW_MSG_CODE_UPDATE_DRIVER_STATE_DONE">FW_MSG_CODE_UPDATE_DRIVER_STATE_DONE</dfn>    0x31000000</u></td></tr>
<tr><th id="1693">1693</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_DRV_MSG_CODE_BW_UPDATE_DONE" data-ref="_M/FW_MSG_CODE_DRV_MSG_CODE_BW_UPDATE_DONE">FW_MSG_CODE_DRV_MSG_CODE_BW_UPDATE_DONE</dfn> 0x32000000</u></td></tr>
<tr><th id="1694">1694</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_DRV_MSG_CODE_MTU_SIZE_DONE" data-ref="_M/FW_MSG_CODE_DRV_MSG_CODE_MTU_SIZE_DONE">FW_MSG_CODE_DRV_MSG_CODE_MTU_SIZE_DONE</dfn>  0x33000000</u></td></tr>
<tr><th id="1695">1695</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_RESOURCE_ALLOC_OK" data-ref="_M/FW_MSG_CODE_RESOURCE_ALLOC_OK">FW_MSG_CODE_RESOURCE_ALLOC_OK</dfn>           0x34000000</u></td></tr>
<tr><th id="1696">1696</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_RESOURCE_ALLOC_UNKNOWN" data-ref="_M/FW_MSG_CODE_RESOURCE_ALLOC_UNKNOWN">FW_MSG_CODE_RESOURCE_ALLOC_UNKNOWN</dfn>      0x35000000</u></td></tr>
<tr><th id="1697">1697</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_RESOURCE_ALLOC_DEPRECATED" data-ref="_M/FW_MSG_CODE_RESOURCE_ALLOC_DEPRECATED">FW_MSG_CODE_RESOURCE_ALLOC_DEPRECATED</dfn>   0x36000000</u></td></tr>
<tr><th id="1698">1698</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_RESOURCE_ALLOC_GEN_ERR" data-ref="_M/FW_MSG_CODE_RESOURCE_ALLOC_GEN_ERR">FW_MSG_CODE_RESOURCE_ALLOC_GEN_ERR</dfn>      0x37000000</u></td></tr>
<tr><th id="1699">1699</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NIG_DRAIN_DONE" data-ref="_M/FW_MSG_CODE_NIG_DRAIN_DONE">FW_MSG_CODE_NIG_DRAIN_DONE</dfn>              0x30000000</u></td></tr>
<tr><th id="1700">1700</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_VF_DISABLED_DONE" data-ref="_M/FW_MSG_CODE_VF_DISABLED_DONE">FW_MSG_CODE_VF_DISABLED_DONE</dfn>            0xb0000000</u></td></tr>
<tr><th id="1701">1701</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_DRV_CFG_VF_MSIX_DONE" data-ref="_M/FW_MSG_CODE_DRV_CFG_VF_MSIX_DONE">FW_MSG_CODE_DRV_CFG_VF_MSIX_DONE</dfn>        0xb0010000</u></td></tr>
<tr><th id="1702">1702</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_FLR_ACK" data-ref="_M/FW_MSG_CODE_FLR_ACK">FW_MSG_CODE_FLR_ACK</dfn>                     0x02000000</u></td></tr>
<tr><th id="1703">1703</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_FLR_NACK" data-ref="_M/FW_MSG_CODE_FLR_NACK">FW_MSG_CODE_FLR_NACK</dfn>                    0x02100000</u></td></tr>
<tr><th id="1704">1704</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_SET_DRIVER_DONE" data-ref="_M/FW_MSG_CODE_SET_DRIVER_DONE">FW_MSG_CODE_SET_DRIVER_DONE</dfn>		0x02200000</u></td></tr>
<tr><th id="1705">1705</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_SET_VMAC_SUCCESS" data-ref="_M/FW_MSG_CODE_SET_VMAC_SUCCESS">FW_MSG_CODE_SET_VMAC_SUCCESS</dfn>            0x02300000</u></td></tr>
<tr><th id="1706">1706</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_SET_VMAC_FAIL" data-ref="_M/FW_MSG_CODE_SET_VMAC_FAIL">FW_MSG_CODE_SET_VMAC_FAIL</dfn>               0x02400000</u></td></tr>
<tr><th id="1707">1707</th><td></td></tr>
<tr><th id="1708">1708</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_OK" data-ref="_M/FW_MSG_CODE_NVM_OK">FW_MSG_CODE_NVM_OK</dfn>			0x00010000</u></td></tr>
<tr><th id="1709">1709</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_INVALID_MODE" data-ref="_M/FW_MSG_CODE_NVM_INVALID_MODE">FW_MSG_CODE_NVM_INVALID_MODE</dfn>		0x00020000</u></td></tr>
<tr><th id="1710">1710</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_PREV_CMD_WAS_NOT_FINISHED" data-ref="_M/FW_MSG_CODE_NVM_PREV_CMD_WAS_NOT_FINISHED">FW_MSG_CODE_NVM_PREV_CMD_WAS_NOT_FINISHED</dfn>	0x00030000</u></td></tr>
<tr><th id="1711">1711</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_FAILED_TO_ALLOCATE_PAGE" data-ref="_M/FW_MSG_CODE_NVM_FAILED_TO_ALLOCATE_PAGE">FW_MSG_CODE_NVM_FAILED_TO_ALLOCATE_PAGE</dfn>	0x00040000</u></td></tr>
<tr><th id="1712">1712</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_INVALID_DIR_FOUND" data-ref="_M/FW_MSG_CODE_NVM_INVALID_DIR_FOUND">FW_MSG_CODE_NVM_INVALID_DIR_FOUND</dfn>	0x00050000</u></td></tr>
<tr><th id="1713">1713</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_PAGE_NOT_FOUND" data-ref="_M/FW_MSG_CODE_NVM_PAGE_NOT_FOUND">FW_MSG_CODE_NVM_PAGE_NOT_FOUND</dfn>		0x00060000</u></td></tr>
<tr><th id="1714">1714</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_FAILED_PARSING_BNDLE_HEADER" data-ref="_M/FW_MSG_CODE_NVM_FAILED_PARSING_BNDLE_HEADER">FW_MSG_CODE_NVM_FAILED_PARSING_BNDLE_HEADER</dfn> 0x00070000</u></td></tr>
<tr><th id="1715">1715</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_FAILED_PARSING_IMAGE_HEADER" data-ref="_M/FW_MSG_CODE_NVM_FAILED_PARSING_IMAGE_HEADER">FW_MSG_CODE_NVM_FAILED_PARSING_IMAGE_HEADER</dfn> 0x00080000</u></td></tr>
<tr><th id="1716">1716</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_PARSING_OUT_OF_SYNC" data-ref="_M/FW_MSG_CODE_NVM_PARSING_OUT_OF_SYNC">FW_MSG_CODE_NVM_PARSING_OUT_OF_SYNC</dfn>	0x00090000</u></td></tr>
<tr><th id="1717">1717</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_FAILED_UPDATING_DIR" data-ref="_M/FW_MSG_CODE_NVM_FAILED_UPDATING_DIR">FW_MSG_CODE_NVM_FAILED_UPDATING_DIR</dfn>	0x000a0000</u></td></tr>
<tr><th id="1718">1718</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_FAILED_TO_FREE_PAGE" data-ref="_M/FW_MSG_CODE_NVM_FAILED_TO_FREE_PAGE">FW_MSG_CODE_NVM_FAILED_TO_FREE_PAGE</dfn>	0x000b0000</u></td></tr>
<tr><th id="1719">1719</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_FILE_NOT_FOUND" data-ref="_M/FW_MSG_CODE_NVM_FILE_NOT_FOUND">FW_MSG_CODE_NVM_FILE_NOT_FOUND</dfn>		0x000c0000</u></td></tr>
<tr><th id="1720">1720</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_OPERATION_FAILED" data-ref="_M/FW_MSG_CODE_NVM_OPERATION_FAILED">FW_MSG_CODE_NVM_OPERATION_FAILED</dfn>	0x000d0000</u></td></tr>
<tr><th id="1721">1721</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_FAILED_UNALIGNED" data-ref="_M/FW_MSG_CODE_NVM_FAILED_UNALIGNED">FW_MSG_CODE_NVM_FAILED_UNALIGNED</dfn>	0x000e0000</u></td></tr>
<tr><th id="1722">1722</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_BAD_OFFSET" data-ref="_M/FW_MSG_CODE_NVM_BAD_OFFSET">FW_MSG_CODE_NVM_BAD_OFFSET</dfn>		0x000f0000</u></td></tr>
<tr><th id="1723">1723</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_BAD_SIGNATURE" data-ref="_M/FW_MSG_CODE_NVM_BAD_SIGNATURE">FW_MSG_CODE_NVM_BAD_SIGNATURE</dfn>		0x00100000</u></td></tr>
<tr><th id="1724">1724</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_FILE_READ_ONLY" data-ref="_M/FW_MSG_CODE_NVM_FILE_READ_ONLY">FW_MSG_CODE_NVM_FILE_READ_ONLY</dfn>		0x00200000</u></td></tr>
<tr><th id="1725">1725</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_UNKNOWN_FILE" data-ref="_M/FW_MSG_CODE_NVM_UNKNOWN_FILE">FW_MSG_CODE_NVM_UNKNOWN_FILE</dfn>		0x00300000</u></td></tr>
<tr><th id="1726">1726</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_PUT_FILE_FINISH_OK" data-ref="_M/FW_MSG_CODE_NVM_PUT_FILE_FINISH_OK">FW_MSG_CODE_NVM_PUT_FILE_FINISH_OK</dfn>	0x00400000</u></td></tr>
<tr><th id="1727">1727</th><td><i>/* MFW reject "mcp reset" command if one of the drivers is up */</i></td></tr>
<tr><th id="1728">1728</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_MCP_RESET_REJECT" data-ref="_M/FW_MSG_CODE_MCP_RESET_REJECT">FW_MSG_CODE_MCP_RESET_REJECT</dfn>		0x00600000</u></td></tr>
<tr><th id="1729">1729</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_FAILED_CALC_HASH" data-ref="_M/FW_MSG_CODE_NVM_FAILED_CALC_HASH">FW_MSG_CODE_NVM_FAILED_CALC_HASH</dfn>	0x00310000</u></td></tr>
<tr><th id="1730">1730</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_PUBLIC_KEY_MISSING" data-ref="_M/FW_MSG_CODE_NVM_PUBLIC_KEY_MISSING">FW_MSG_CODE_NVM_PUBLIC_KEY_MISSING</dfn>	0x00320000</u></td></tr>
<tr><th id="1731">1731</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_NVM_INVALID_PUBLIC_KEY" data-ref="_M/FW_MSG_CODE_NVM_INVALID_PUBLIC_KEY">FW_MSG_CODE_NVM_INVALID_PUBLIC_KEY</dfn>	0x00330000</u></td></tr>
<tr><th id="1732">1732</th><td></td></tr>
<tr><th id="1733">1733</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_PHY_OK" data-ref="_M/FW_MSG_CODE_PHY_OK">FW_MSG_CODE_PHY_OK</dfn>			0x00110000</u></td></tr>
<tr><th id="1734">1734</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_PHY_ERROR" data-ref="_M/FW_MSG_CODE_PHY_ERROR">FW_MSG_CODE_PHY_ERROR</dfn>			0x00120000</u></td></tr>
<tr><th id="1735">1735</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_SET_SECURE_MODE_ERROR" data-ref="_M/FW_MSG_CODE_SET_SECURE_MODE_ERROR">FW_MSG_CODE_SET_SECURE_MODE_ERROR</dfn>	0x00130000</u></td></tr>
<tr><th id="1736">1736</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_SET_SECURE_MODE_OK" data-ref="_M/FW_MSG_CODE_SET_SECURE_MODE_OK">FW_MSG_CODE_SET_SECURE_MODE_OK</dfn>		0x00140000</u></td></tr>
<tr><th id="1737">1737</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_MODE_PHY_PRIVILEGE_ERROR" data-ref="_M/FW_MSG_MODE_PHY_PRIVILEGE_ERROR">FW_MSG_MODE_PHY_PRIVILEGE_ERROR</dfn>		0x00150000</u></td></tr>
<tr><th id="1738">1738</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_OK" data-ref="_M/FW_MSG_CODE_OK">FW_MSG_CODE_OK</dfn>				0x00160000</u></td></tr>
<tr><th id="1739">1739</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_ERROR" data-ref="_M/FW_MSG_CODE_ERROR">FW_MSG_CODE_ERROR</dfn>			0x00170000</u></td></tr>
<tr><th id="1740">1740</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_LED_MODE_INVALID" data-ref="_M/FW_MSG_CODE_LED_MODE_INVALID">FW_MSG_CODE_LED_MODE_INVALID</dfn>		0x00170000</u></td></tr>
<tr><th id="1741">1741</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_PHY_DIAG_OK" data-ref="_M/FW_MSG_CODE_PHY_DIAG_OK">FW_MSG_CODE_PHY_DIAG_OK</dfn>			0x00160000</u></td></tr>
<tr><th id="1742">1742</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_PHY_DIAG_ERROR" data-ref="_M/FW_MSG_CODE_PHY_DIAG_ERROR">FW_MSG_CODE_PHY_DIAG_ERROR</dfn>		0x00170000</u></td></tr>
<tr><th id="1743">1743</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_INIT_HW_FAILED_TO_ALLOCATE_PAGE" data-ref="_M/FW_MSG_CODE_INIT_HW_FAILED_TO_ALLOCATE_PAGE">FW_MSG_CODE_INIT_HW_FAILED_TO_ALLOCATE_PAGE</dfn>	0x00040000</u></td></tr>
<tr><th id="1744">1744</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_INIT_HW_FAILED_BAD_STATE" data-ref="_M/FW_MSG_CODE_INIT_HW_FAILED_BAD_STATE">FW_MSG_CODE_INIT_HW_FAILED_BAD_STATE</dfn>    0x00170000</u></td></tr>
<tr><th id="1745">1745</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_INIT_HW_FAILED_TO_SET_WINDOW" data-ref="_M/FW_MSG_CODE_INIT_HW_FAILED_TO_SET_WINDOW">FW_MSG_CODE_INIT_HW_FAILED_TO_SET_WINDOW</dfn> 0x000d0000</u></td></tr>
<tr><th id="1746">1746</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_INIT_HW_FAILED_NO_IMAGE" data-ref="_M/FW_MSG_CODE_INIT_HW_FAILED_NO_IMAGE">FW_MSG_CODE_INIT_HW_FAILED_NO_IMAGE</dfn>	0x000c0000</u></td></tr>
<tr><th id="1747">1747</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_INIT_HW_FAILED_VERSION_MISMATCH" data-ref="_M/FW_MSG_CODE_INIT_HW_FAILED_VERSION_MISMATCH">FW_MSG_CODE_INIT_HW_FAILED_VERSION_MISMATCH</dfn>	0x00100000</u></td></tr>
<tr><th id="1748">1748</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_TRANSCEIVER_DIAG_OK" data-ref="_M/FW_MSG_CODE_TRANSCEIVER_DIAG_OK">FW_MSG_CODE_TRANSCEIVER_DIAG_OK</dfn>			0x00160000</u></td></tr>
<tr><th id="1749">1749</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_TRANSCEIVER_DIAG_ERROR" data-ref="_M/FW_MSG_CODE_TRANSCEIVER_DIAG_ERROR">FW_MSG_CODE_TRANSCEIVER_DIAG_ERROR</dfn>		0x00170000</u></td></tr>
<tr><th id="1750">1750</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_TRANSCEIVER_NOT_PRESENT" data-ref="_M/FW_MSG_CODE_TRANSCEIVER_NOT_PRESENT">FW_MSG_CODE_TRANSCEIVER_NOT_PRESENT</dfn>		0x00020000</u></td></tr>
<tr><th id="1751">1751</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_TRANSCEIVER_BAD_BUFFER_SIZE" data-ref="_M/FW_MSG_CODE_TRANSCEIVER_BAD_BUFFER_SIZE">FW_MSG_CODE_TRANSCEIVER_BAD_BUFFER_SIZE</dfn>		0x000f0000</u></td></tr>
<tr><th id="1752">1752</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_GPIO_OK" data-ref="_M/FW_MSG_CODE_GPIO_OK">FW_MSG_CODE_GPIO_OK</dfn>			0x00160000</u></td></tr>
<tr><th id="1753">1753</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_GPIO_DIRECTION_ERR" data-ref="_M/FW_MSG_CODE_GPIO_DIRECTION_ERR">FW_MSG_CODE_GPIO_DIRECTION_ERR</dfn>		0x00170000</u></td></tr>
<tr><th id="1754">1754</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_GPIO_CTRL_ERR" data-ref="_M/FW_MSG_CODE_GPIO_CTRL_ERR">FW_MSG_CODE_GPIO_CTRL_ERR</dfn>		0x00020000</u></td></tr>
<tr><th id="1755">1755</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_GPIO_INVALID" data-ref="_M/FW_MSG_CODE_GPIO_INVALID">FW_MSG_CODE_GPIO_INVALID</dfn>		0x000f0000</u></td></tr>
<tr><th id="1756">1756</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_GPIO_INVALID_VALUE" data-ref="_M/FW_MSG_CODE_GPIO_INVALID_VALUE">FW_MSG_CODE_GPIO_INVALID_VALUE</dfn>		0x00050000</u></td></tr>
<tr><th id="1757">1757</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_BIST_TEST_INVALID" data-ref="_M/FW_MSG_CODE_BIST_TEST_INVALID">FW_MSG_CODE_BIST_TEST_INVALID</dfn>		0x000f0000</u></td></tr>
<tr><th id="1758">1758</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_EXTPHY_INVALID_IMAGE_HEADER" data-ref="_M/FW_MSG_CODE_EXTPHY_INVALID_IMAGE_HEADER">FW_MSG_CODE_EXTPHY_INVALID_IMAGE_HEADER</dfn>	0x00700000</u></td></tr>
<tr><th id="1759">1759</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_EXTPHY_INVALID_PHY_TYPE" data-ref="_M/FW_MSG_CODE_EXTPHY_INVALID_PHY_TYPE">FW_MSG_CODE_EXTPHY_INVALID_PHY_TYPE</dfn>	0x00710000</u></td></tr>
<tr><th id="1760">1760</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_EXTPHY_OPERATION_FAILED" data-ref="_M/FW_MSG_CODE_EXTPHY_OPERATION_FAILED">FW_MSG_CODE_EXTPHY_OPERATION_FAILED</dfn>	0x00720000</u></td></tr>
<tr><th id="1761">1761</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_EXTPHY_NO_PHY_DETECTED" data-ref="_M/FW_MSG_CODE_EXTPHY_NO_PHY_DETECTED">FW_MSG_CODE_EXTPHY_NO_PHY_DETECTED</dfn>	0x00730000</u></td></tr>
<tr><th id="1762">1762</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_RECOVERY_MODE" data-ref="_M/FW_MSG_CODE_RECOVERY_MODE">FW_MSG_CODE_RECOVERY_MODE</dfn>		0x00740000</u></td></tr>
<tr><th id="1763">1763</th><td></td></tr>
<tr><th id="1764">1764</th><td>	<i>/* mdump related response codes */</i></td></tr>
<tr><th id="1765">1765</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_MDUMP_NO_IMAGE_FOUND" data-ref="_M/FW_MSG_CODE_MDUMP_NO_IMAGE_FOUND">FW_MSG_CODE_MDUMP_NO_IMAGE_FOUND</dfn>	0x00010000</u></td></tr>
<tr><th id="1766">1766</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_MDUMP_ALLOC_FAILED" data-ref="_M/FW_MSG_CODE_MDUMP_ALLOC_FAILED">FW_MSG_CODE_MDUMP_ALLOC_FAILED</dfn>		0x00020000</u></td></tr>
<tr><th id="1767">1767</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_MDUMP_INVALID_CMD" data-ref="_M/FW_MSG_CODE_MDUMP_INVALID_CMD">FW_MSG_CODE_MDUMP_INVALID_CMD</dfn>		0x00030000</u></td></tr>
<tr><th id="1768">1768</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_MDUMP_IN_PROGRESS" data-ref="_M/FW_MSG_CODE_MDUMP_IN_PROGRESS">FW_MSG_CODE_MDUMP_IN_PROGRESS</dfn>		0x00040000</u></td></tr>
<tr><th id="1769">1769</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_MDUMP_WRITE_FAILED" data-ref="_M/FW_MSG_CODE_MDUMP_WRITE_FAILED">FW_MSG_CODE_MDUMP_WRITE_FAILED</dfn>		0x00050000</u></td></tr>
<tr><th id="1770">1770</th><td></td></tr>
<tr><th id="1771">1771</th><td></td></tr>
<tr><th id="1772">1772</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_DRV_CFG_PF_VFS_MSIX_DONE" data-ref="_M/FW_MSG_CODE_DRV_CFG_PF_VFS_MSIX_DONE">FW_MSG_CODE_DRV_CFG_PF_VFS_MSIX_DONE</dfn>     0x00870000</u></td></tr>
<tr><th id="1773">1773</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_DRV_CFG_PF_VFS_MSIX_BAD_ASIC" data-ref="_M/FW_MSG_CODE_DRV_CFG_PF_VFS_MSIX_BAD_ASIC">FW_MSG_CODE_DRV_CFG_PF_VFS_MSIX_BAD_ASIC</dfn> 0x00880000</u></td></tr>
<tr><th id="1774">1774</th><td></td></tr>
<tr><th id="1775">1775</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_WOL_READ_WRITE_OK" data-ref="_M/FW_MSG_CODE_WOL_READ_WRITE_OK">FW_MSG_CODE_WOL_READ_WRITE_OK</dfn>		0x00820000</u></td></tr>
<tr><th id="1776">1776</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_WOL_READ_WRITE_INVALID_VAL" data-ref="_M/FW_MSG_CODE_WOL_READ_WRITE_INVALID_VAL">FW_MSG_CODE_WOL_READ_WRITE_INVALID_VAL</dfn>	0x00830000</u></td></tr>
<tr><th id="1777">1777</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_WOL_READ_WRITE_INVALID_ADDR" data-ref="_M/FW_MSG_CODE_WOL_READ_WRITE_INVALID_ADDR">FW_MSG_CODE_WOL_READ_WRITE_INVALID_ADDR</dfn>	0x00840000</u></td></tr>
<tr><th id="1778">1778</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_WOL_READ_BUFFER_OK" data-ref="_M/FW_MSG_CODE_WOL_READ_BUFFER_OK">FW_MSG_CODE_WOL_READ_BUFFER_OK</dfn>		0x00850000</u></td></tr>
<tr><th id="1779">1779</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_WOL_READ_BUFFER_INVALID_VAL" data-ref="_M/FW_MSG_CODE_WOL_READ_BUFFER_INVALID_VAL">FW_MSG_CODE_WOL_READ_BUFFER_INVALID_VAL</dfn>	0x00860000</u></td></tr>
<tr><th id="1780">1780</th><td></td></tr>
<tr><th id="1781">1781</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_SEQ_NUMBER_MASK" data-ref="_M/FW_MSG_SEQ_NUMBER_MASK">FW_MSG_SEQ_NUMBER_MASK</dfn>                  0x0000ffff</u></td></tr>
<tr><th id="1782">1782</th><td></td></tr>
<tr><th id="1783">1783</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_ATTRIBUTE_INVALID_KEY" data-ref="_M/FW_MSG_CODE_ATTRIBUTE_INVALID_KEY">FW_MSG_CODE_ATTRIBUTE_INVALID_KEY</dfn>	0x00020000</u></td></tr>
<tr><th id="1784">1784</th><td><u>#define <dfn class="macro" id="_M/FW_MSG_CODE_ATTRIBUTE_INVALID_CMD" data-ref="_M/FW_MSG_CODE_ATTRIBUTE_INVALID_CMD">FW_MSG_CODE_ATTRIBUTE_INVALID_CMD</dfn>	0x00030000</u></td></tr>
<tr><th id="1785">1785</th><td></td></tr>
<tr><th id="1786">1786</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_drv_mb::fw_mb_param" title='public_drv_mb::fw_mb_param' data-ref="public_drv_mb::fw_mb_param">fw_mb_param</dfn>;</td></tr>
<tr><th id="1787">1787</th><td><i>/* Resource Allocation params - MFW  version support */</i></td></tr>
<tr><th id="1788">1788</th><td><u>#define <dfn class="macro" id="_M/FW_MB_PARAM_RESOURCE_ALLOC_VERSION_MAJOR_MASK" data-ref="_M/FW_MB_PARAM_RESOURCE_ALLOC_VERSION_MAJOR_MASK">FW_MB_PARAM_RESOURCE_ALLOC_VERSION_MAJOR_MASK</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="1789">1789</th><td><u>#define <dfn class="macro" id="_M/FW_MB_PARAM_RESOURCE_ALLOC_VERSION_MAJOR_OFFSET" data-ref="_M/FW_MB_PARAM_RESOURCE_ALLOC_VERSION_MAJOR_OFFSET">FW_MB_PARAM_RESOURCE_ALLOC_VERSION_MAJOR_OFFSET</dfn>		16</u></td></tr>
<tr><th id="1790">1790</th><td><u>#define <dfn class="macro" id="_M/FW_MB_PARAM_RESOURCE_ALLOC_VERSION_MINOR_MASK" data-ref="_M/FW_MB_PARAM_RESOURCE_ALLOC_VERSION_MINOR_MASK">FW_MB_PARAM_RESOURCE_ALLOC_VERSION_MINOR_MASK</dfn>	0x0000FFFF</u></td></tr>
<tr><th id="1791">1791</th><td><u>#define <dfn class="macro" id="_M/FW_MB_PARAM_RESOURCE_ALLOC_VERSION_MINOR_OFFSET" data-ref="_M/FW_MB_PARAM_RESOURCE_ALLOC_VERSION_MINOR_OFFSET">FW_MB_PARAM_RESOURCE_ALLOC_VERSION_MINOR_OFFSET</dfn>		0</u></td></tr>
<tr><th id="1792">1792</th><td></td></tr>
<tr><th id="1793">1793</th><td><i>/* get MFW feature support response */</i></td></tr>
<tr><th id="1794">1794</th><td><i>/* MFW supports SmartLinQ */</i></td></tr>
<tr><th id="1795">1795</th><td><u>#define <dfn class="macro" id="_M/FW_MB_PARAM_FEATURE_SUPPORT_SMARTLINQ" data-ref="_M/FW_MB_PARAM_FEATURE_SUPPORT_SMARTLINQ">FW_MB_PARAM_FEATURE_SUPPORT_SMARTLINQ</dfn>   0x00000001</u></td></tr>
<tr><th id="1796">1796</th><td><i>/* MFW supports EEE */</i></td></tr>
<tr><th id="1797">1797</th><td><u>#define <dfn class="macro" id="_M/FW_MB_PARAM_FEATURE_SUPPORT_EEE" data-ref="_M/FW_MB_PARAM_FEATURE_SUPPORT_EEE">FW_MB_PARAM_FEATURE_SUPPORT_EEE</dfn>         0x00000002</u></td></tr>
<tr><th id="1798">1798</th><td><i>/* MFW supports DRV_LOAD Timeout */</i></td></tr>
<tr><th id="1799">1799</th><td><u>#define <dfn class="macro" id="_M/FW_MB_PARAM_FEATURE_SUPPORT_DRV_LOAD_TO" data-ref="_M/FW_MB_PARAM_FEATURE_SUPPORT_DRV_LOAD_TO">FW_MB_PARAM_FEATURE_SUPPORT_DRV_LOAD_TO</dfn>  0x00000004</u></td></tr>
<tr><th id="1800">1800</th><td><i>/* MFW support complete IGU cleanup upon FLR */</i></td></tr>
<tr><th id="1801">1801</th><td><u>#define <dfn class="macro" id="_M/FW_MB_PARAM_FEATURE_SUPPORT_IGU_CLEANUP" data-ref="_M/FW_MB_PARAM_FEATURE_SUPPORT_IGU_CLEANUP">FW_MB_PARAM_FEATURE_SUPPORT_IGU_CLEANUP</dfn>	0x00000080</u></td></tr>
<tr><th id="1802">1802</th><td><i>/* MFW supports virtual link */</i></td></tr>
<tr><th id="1803">1803</th><td><u>#define <dfn class="macro" id="_M/FW_MB_PARAM_FEATURE_SUPPORT_VLINK" data-ref="_M/FW_MB_PARAM_FEATURE_SUPPORT_VLINK">FW_MB_PARAM_FEATURE_SUPPORT_VLINK</dfn>       0x00010000</u></td></tr>
<tr><th id="1804">1804</th><td></td></tr>
<tr><th id="1805">1805</th><td><u>#define <dfn class="macro" id="_M/FW_MB_PARAM_LOAD_DONE_DID_EFUSE_ERROR" data-ref="_M/FW_MB_PARAM_LOAD_DONE_DID_EFUSE_ERROR">FW_MB_PARAM_LOAD_DONE_DID_EFUSE_ERROR</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1806">1806</th><td></td></tr>
<tr><th id="1807">1807</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_drv_mb::drv_pulse_mb" title='public_drv_mb::drv_pulse_mb' data-ref="public_drv_mb::drv_pulse_mb">drv_pulse_mb</dfn>;</td></tr>
<tr><th id="1808">1808</th><td><u>#define <dfn class="macro" id="_M/DRV_PULSE_SEQ_MASK" data-ref="_M/DRV_PULSE_SEQ_MASK">DRV_PULSE_SEQ_MASK</dfn>                      0x00007fff</u></td></tr>
<tr><th id="1809">1809</th><td><u>#define <dfn class="macro" id="_M/DRV_PULSE_SYSTEM_TIME_MASK" data-ref="_M/DRV_PULSE_SYSTEM_TIME_MASK">DRV_PULSE_SYSTEM_TIME_MASK</dfn>              0xffff0000</u></td></tr>
<tr><th id="1810">1810</th><td>	<i>/*</i></td></tr>
<tr><th id="1811">1811</th><td><i>	 * The system time is in the format of</i></td></tr>
<tr><th id="1812">1812</th><td><i>	 * (year-2001)*12*32 + month*32 + day.</i></td></tr>
<tr><th id="1813">1813</th><td><i>	 */</i></td></tr>
<tr><th id="1814">1814</th><td><u>#define <dfn class="macro" id="_M/DRV_PULSE_ALWAYS_ALIVE" data-ref="_M/DRV_PULSE_ALWAYS_ALIVE">DRV_PULSE_ALWAYS_ALIVE</dfn>                  0x00008000</u></td></tr>
<tr><th id="1815">1815</th><td>	<i>/*</i></td></tr>
<tr><th id="1816">1816</th><td><i>	 * Indicate to the firmware not to go into the</i></td></tr>
<tr><th id="1817">1817</th><td><i>	 * OS-absent when it is not getting driver pulse.</i></td></tr>
<tr><th id="1818">1818</th><td><i>	 * This is used for debugging as well for PXE(MBA).</i></td></tr>
<tr><th id="1819">1819</th><td><i>	 */</i></td></tr>
<tr><th id="1820">1820</th><td></td></tr>
<tr><th id="1821">1821</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_drv_mb::mcp_pulse_mb" title='public_drv_mb::mcp_pulse_mb' data-ref="public_drv_mb::mcp_pulse_mb">mcp_pulse_mb</dfn>;</td></tr>
<tr><th id="1822">1822</th><td><u>#define <dfn class="macro" id="_M/MCP_PULSE_SEQ_MASK" data-ref="_M/MCP_PULSE_SEQ_MASK">MCP_PULSE_SEQ_MASK</dfn>                      0x00007fff</u></td></tr>
<tr><th id="1823">1823</th><td><u>#define <dfn class="macro" id="_M/MCP_PULSE_ALWAYS_ALIVE" data-ref="_M/MCP_PULSE_ALWAYS_ALIVE">MCP_PULSE_ALWAYS_ALIVE</dfn>                  0x00008000</u></td></tr>
<tr><th id="1824">1824</th><td>	<i>/* Indicates to the driver not to assert due to lack</i></td></tr>
<tr><th id="1825">1825</th><td><i>	 * of MCP response</i></td></tr>
<tr><th id="1826">1826</th><td><i>	 */</i></td></tr>
<tr><th id="1827">1827</th><td><u>#define <dfn class="macro" id="_M/MCP_EVENT_MASK" data-ref="_M/MCP_EVENT_MASK">MCP_EVENT_MASK</dfn>                          0xffff0000</u></td></tr>
<tr><th id="1828">1828</th><td><u>#define <dfn class="macro" id="_M/MCP_EVENT_OTHER_DRIVER_RESET_REQ" data-ref="_M/MCP_EVENT_OTHER_DRIVER_RESET_REQ">MCP_EVENT_OTHER_DRIVER_RESET_REQ</dfn>        0x00010000</u></td></tr>
<tr><th id="1829">1829</th><td></td></tr>
<tr><th id="1830">1830</th><td><i>/* The union data is used by the driver to pass parameters to the scratchpad. */</i></td></tr>
<tr><th id="1831">1831</th><td></td></tr>
<tr><th id="1832">1832</th><td>	<b>union</b> <a class="type" href="#drv_union_data" title='drv_union_data' data-ref="drv_union_data">drv_union_data</a> <dfn class="decl field" id="public_drv_mb::union_data" title='public_drv_mb::union_data' data-ref="public_drv_mb::union_data">union_data</dfn>;</td></tr>
<tr><th id="1833">1833</th><td></td></tr>
<tr><th id="1834">1834</th><td>};</td></tr>
<tr><th id="1835">1835</th><td></td></tr>
<tr><th id="1836">1836</th><td><i>/* MFW - DRV MB */</i></td></tr>
<tr><th id="1837">1837</th><td><i>/**********************************************************************</i></td></tr>
<tr><th id="1838">1838</th><td><i> * Description</i></td></tr>
<tr><th id="1839">1839</th><td><i> *   Incremental Aggregative</i></td></tr>
<tr><th id="1840">1840</th><td><i> *   8-bit MFW counter per message</i></td></tr>
<tr><th id="1841">1841</th><td><i> *   8-bit ack-counter per message</i></td></tr>
<tr><th id="1842">1842</th><td><i> * Capabilities</i></td></tr>
<tr><th id="1843">1843</th><td><i> *   Provides up to 256 aggregative message per type</i></td></tr>
<tr><th id="1844">1844</th><td><i> *   Provides 4 message types in dword</i></td></tr>
<tr><th id="1845">1845</th><td><i> *   Message type pointers to byte offset</i></td></tr>
<tr><th id="1846">1846</th><td><i> *   Backward Compatibility by using sizeof for the counters.</i></td></tr>
<tr><th id="1847">1847</th><td><i> *   No lock requires for 32bit messages</i></td></tr>
<tr><th id="1848">1848</th><td><i> * Limitations:</i></td></tr>
<tr><th id="1849">1849</th><td><i> * In case of messages greater than 32bit, a dedicated mechanism(e.g lock)</i></td></tr>
<tr><th id="1850">1850</th><td><i> * is required to prevent data corruption.</i></td></tr>
<tr><th id="1851">1851</th><td><i> **********************************************************************/</i></td></tr>
<tr><th id="1852">1852</th><td><b>enum</b> <dfn class="type def" id="MFW_DRV_MSG_TYPE" title='MFW_DRV_MSG_TYPE' data-ref="MFW_DRV_MSG_TYPE">MFW_DRV_MSG_TYPE</dfn> {</td></tr>
<tr><th id="1853">1853</th><td>	<dfn class="enum" id="MFW_DRV_MSG_LINK_CHANGE" title='MFW_DRV_MSG_LINK_CHANGE' data-ref="MFW_DRV_MSG_LINK_CHANGE">MFW_DRV_MSG_LINK_CHANGE</dfn>,</td></tr>
<tr><th id="1854">1854</th><td>	<dfn class="enum" id="MFW_DRV_MSG_FLR_FW_ACK_FAILED" title='MFW_DRV_MSG_FLR_FW_ACK_FAILED' data-ref="MFW_DRV_MSG_FLR_FW_ACK_FAILED">MFW_DRV_MSG_FLR_FW_ACK_FAILED</dfn>,</td></tr>
<tr><th id="1855">1855</th><td>	<dfn class="enum" id="MFW_DRV_MSG_VF_DISABLED" title='MFW_DRV_MSG_VF_DISABLED' data-ref="MFW_DRV_MSG_VF_DISABLED">MFW_DRV_MSG_VF_DISABLED</dfn>,</td></tr>
<tr><th id="1856">1856</th><td>	<dfn class="enum" id="MFW_DRV_MSG_LLDP_DATA_UPDATED" title='MFW_DRV_MSG_LLDP_DATA_UPDATED' data-ref="MFW_DRV_MSG_LLDP_DATA_UPDATED">MFW_DRV_MSG_LLDP_DATA_UPDATED</dfn>,</td></tr>
<tr><th id="1857">1857</th><td>	<dfn class="enum" id="MFW_DRV_MSG_DCBX_REMOTE_MIB_UPDATED" title='MFW_DRV_MSG_DCBX_REMOTE_MIB_UPDATED' data-ref="MFW_DRV_MSG_DCBX_REMOTE_MIB_UPDATED">MFW_DRV_MSG_DCBX_REMOTE_MIB_UPDATED</dfn>,</td></tr>
<tr><th id="1858">1858</th><td>	<dfn class="enum" id="MFW_DRV_MSG_DCBX_OPERATIONAL_MIB_UPDATED" title='MFW_DRV_MSG_DCBX_OPERATIONAL_MIB_UPDATED' data-ref="MFW_DRV_MSG_DCBX_OPERATIONAL_MIB_UPDATED">MFW_DRV_MSG_DCBX_OPERATIONAL_MIB_UPDATED</dfn>,</td></tr>
<tr><th id="1859">1859</th><td>	<dfn class="enum" id="MFW_DRV_MSG_ERROR_RECOVERY" title='MFW_DRV_MSG_ERROR_RECOVERY' data-ref="MFW_DRV_MSG_ERROR_RECOVERY">MFW_DRV_MSG_ERROR_RECOVERY</dfn>,</td></tr>
<tr><th id="1860">1860</th><td>	<dfn class="enum" id="MFW_DRV_MSG_BW_UPDATE" title='MFW_DRV_MSG_BW_UPDATE' data-ref="MFW_DRV_MSG_BW_UPDATE">MFW_DRV_MSG_BW_UPDATE</dfn>,</td></tr>
<tr><th id="1861">1861</th><td>	<dfn class="enum" id="MFW_DRV_MSG_S_TAG_UPDATE" title='MFW_DRV_MSG_S_TAG_UPDATE' data-ref="MFW_DRV_MSG_S_TAG_UPDATE">MFW_DRV_MSG_S_TAG_UPDATE</dfn>,</td></tr>
<tr><th id="1862">1862</th><td>	<dfn class="enum" id="MFW_DRV_MSG_GET_LAN_STATS" title='MFW_DRV_MSG_GET_LAN_STATS' data-ref="MFW_DRV_MSG_GET_LAN_STATS">MFW_DRV_MSG_GET_LAN_STATS</dfn>,</td></tr>
<tr><th id="1863">1863</th><td>	<dfn class="enum" id="MFW_DRV_MSG_GET_FCOE_STATS" title='MFW_DRV_MSG_GET_FCOE_STATS' data-ref="MFW_DRV_MSG_GET_FCOE_STATS">MFW_DRV_MSG_GET_FCOE_STATS</dfn>,</td></tr>
<tr><th id="1864">1864</th><td>	<dfn class="enum" id="MFW_DRV_MSG_GET_ISCSI_STATS" title='MFW_DRV_MSG_GET_ISCSI_STATS' data-ref="MFW_DRV_MSG_GET_ISCSI_STATS">MFW_DRV_MSG_GET_ISCSI_STATS</dfn>,</td></tr>
<tr><th id="1865">1865</th><td>	<dfn class="enum" id="MFW_DRV_MSG_GET_RDMA_STATS" title='MFW_DRV_MSG_GET_RDMA_STATS' data-ref="MFW_DRV_MSG_GET_RDMA_STATS">MFW_DRV_MSG_GET_RDMA_STATS</dfn>,</td></tr>
<tr><th id="1866">1866</th><td>	<dfn class="enum" id="MFW_DRV_MSG_FAILURE_DETECTED" title='MFW_DRV_MSG_FAILURE_DETECTED' data-ref="MFW_DRV_MSG_FAILURE_DETECTED">MFW_DRV_MSG_FAILURE_DETECTED</dfn>,</td></tr>
<tr><th id="1867">1867</th><td>	<dfn class="enum" id="MFW_DRV_MSG_TRANSCEIVER_STATE_CHANGE" title='MFW_DRV_MSG_TRANSCEIVER_STATE_CHANGE' data-ref="MFW_DRV_MSG_TRANSCEIVER_STATE_CHANGE">MFW_DRV_MSG_TRANSCEIVER_STATE_CHANGE</dfn>,</td></tr>
<tr><th id="1868">1868</th><td>	<dfn class="enum" id="MFW_DRV_MSG_CRITICAL_ERROR_OCCURRED" title='MFW_DRV_MSG_CRITICAL_ERROR_OCCURRED' data-ref="MFW_DRV_MSG_CRITICAL_ERROR_OCCURRED">MFW_DRV_MSG_CRITICAL_ERROR_OCCURRED</dfn>,</td></tr>
<tr><th id="1869">1869</th><td>	<dfn class="enum" id="MFW_DRV_MSG_EEE_NEGOTIATION_COMPLETE" title='MFW_DRV_MSG_EEE_NEGOTIATION_COMPLETE' data-ref="MFW_DRV_MSG_EEE_NEGOTIATION_COMPLETE">MFW_DRV_MSG_EEE_NEGOTIATION_COMPLETE</dfn>,</td></tr>
<tr><th id="1870">1870</th><td>	<dfn class="enum" id="MFW_DRV_MSG_GET_TLV_REQ" title='MFW_DRV_MSG_GET_TLV_REQ' data-ref="MFW_DRV_MSG_GET_TLV_REQ">MFW_DRV_MSG_GET_TLV_REQ</dfn>,</td></tr>
<tr><th id="1871">1871</th><td>	<dfn class="enum" id="MFW_DRV_MSG_OEM_CFG_UPDATE" title='MFW_DRV_MSG_OEM_CFG_UPDATE' data-ref="MFW_DRV_MSG_OEM_CFG_UPDATE">MFW_DRV_MSG_OEM_CFG_UPDATE</dfn>,</td></tr>
<tr><th id="1872">1872</th><td>	<dfn class="enum" id="MFW_DRV_MSG_LLDP_RECEIVED_TLVS_UPDATED" title='MFW_DRV_MSG_LLDP_RECEIVED_TLVS_UPDATED' data-ref="MFW_DRV_MSG_LLDP_RECEIVED_TLVS_UPDATED">MFW_DRV_MSG_LLDP_RECEIVED_TLVS_UPDATED</dfn>,</td></tr>
<tr><th id="1873">1873</th><td>	<dfn class="enum" id="MFW_DRV_MSG_MAX" title='MFW_DRV_MSG_MAX' data-ref="MFW_DRV_MSG_MAX">MFW_DRV_MSG_MAX</dfn></td></tr>
<tr><th id="1874">1874</th><td>};</td></tr>
<tr><th id="1875">1875</th><td></td></tr>
<tr><th id="1876">1876</th><td><u>#define <dfn class="macro" id="_M/MFW_DRV_MSG_MAX_DWORDS" data-ref="_M/MFW_DRV_MSG_MAX_DWORDS">MFW_DRV_MSG_MAX_DWORDS</dfn>(msgs)	(((msgs - 1) &gt;&gt; 2) + 1)</u></td></tr>
<tr><th id="1877">1877</th><td><u>#define <dfn class="macro" id="_M/MFW_DRV_MSG_DWORD" data-ref="_M/MFW_DRV_MSG_DWORD">MFW_DRV_MSG_DWORD</dfn>(msg_id)	(msg_id &gt;&gt; 2)</u></td></tr>
<tr><th id="1878">1878</th><td><u>#define <dfn class="macro" id="_M/MFW_DRV_MSG_OFFSET" data-ref="_M/MFW_DRV_MSG_OFFSET">MFW_DRV_MSG_OFFSET</dfn>(msg_id)	((msg_id &amp; 0x3) &lt;&lt; 3)</u></td></tr>
<tr><th id="1879">1879</th><td><u>#define <dfn class="macro" id="_M/MFW_DRV_MSG_MASK" data-ref="_M/MFW_DRV_MSG_MASK">MFW_DRV_MSG_MASK</dfn>(msg_id)	(0xff &lt;&lt; MFW_DRV_MSG_OFFSET(msg_id))</u></td></tr>
<tr><th id="1880">1880</th><td></td></tr>
<tr><th id="1881">1881</th><td><u>#<span data-ppcond="1881">ifdef</span> <a class="macro" href="../../../../../include/endian.h.html#46" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a>		/* Like MFW */</u></td></tr>
<tr><th id="1882">1882</th><td><u>#define <dfn class="macro" id="_M/DRV_ACK_MSG" data-ref="_M/DRV_ACK_MSG">DRV_ACK_MSG</dfn>(msg_p, msg_id) \</u></td></tr>
<tr><th id="1883">1883</th><td><u>((u8)((u8 *)msg_p)[msg_id]++;)</u></td></tr>
<tr><th id="1884">1884</th><td><u>#<span data-ppcond="1881">else</span></u></td></tr>
<tr><th id="1885">1885</th><td><u>#define DRV_ACK_MSG(msg_p, msg_id) \</u></td></tr>
<tr><th id="1886">1886</th><td><u>((u8)((u8 *)msg_p)[((msg_id &amp; ~3) | ((~msg_id) &amp; 3))]++;)</u></td></tr>
<tr><th id="1887">1887</th><td><u>#<span data-ppcond="1881">endif</span></u></td></tr>
<tr><th id="1888">1888</th><td></td></tr>
<tr><th id="1889">1889</th><td><u>#define <dfn class="macro" id="_M/MFW_DRV_UPDATE" data-ref="_M/MFW_DRV_UPDATE">MFW_DRV_UPDATE</dfn>(shmem_func, msg_id) \</u></td></tr>
<tr><th id="1890">1890</th><td><u>((u8)((u8 *)(MFW_MB_P(shmem_func)-&gt;msg))[msg_id]++;)</u></td></tr>
<tr><th id="1891">1891</th><td></td></tr>
<tr><th id="1892">1892</th><td><b>struct</b> <dfn class="type def" id="public_mfw_mb" title='public_mfw_mb' data-ref="public_mfw_mb">public_mfw_mb</dfn> {</td></tr>
<tr><th id="1893">1893</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_mfw_mb::sup_msgs" title='public_mfw_mb::sup_msgs' data-ref="public_mfw_mb::sup_msgs">sup_msgs</dfn>;       <i>/* Assigend with MFW_DRV_MSG_MAX */</i></td></tr>
<tr><th id="1894">1894</th><td><i>/* Incremented by the MFW */</i></td></tr>
<tr><th id="1895">1895</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_mfw_mb::msg" title='public_mfw_mb::msg' data-ref="public_mfw_mb::msg">msg</dfn>[<a class="macro" href="#1876" title="(((MFW_DRV_MSG_MAX - 1) &gt;&gt; 2) + 1)" data-ref="_M/MFW_DRV_MSG_MAX_DWORDS">MFW_DRV_MSG_MAX_DWORDS</a>(<a class="enum" href="#MFW_DRV_MSG_MAX" title='MFW_DRV_MSG_MAX' data-ref="MFW_DRV_MSG_MAX">MFW_DRV_MSG_MAX</a>)];</td></tr>
<tr><th id="1896">1896</th><td><i>/* Incremented by the driver */</i></td></tr>
<tr><th id="1897">1897</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="public_mfw_mb::ack" title='public_mfw_mb::ack' data-ref="public_mfw_mb::ack">ack</dfn>[<a class="macro" href="#1876" title="(((MFW_DRV_MSG_MAX - 1) &gt;&gt; 2) + 1)" data-ref="_M/MFW_DRV_MSG_MAX_DWORDS">MFW_DRV_MSG_MAX_DWORDS</a>(<a class="enum" href="#MFW_DRV_MSG_MAX" title='MFW_DRV_MSG_MAX' data-ref="MFW_DRV_MSG_MAX">MFW_DRV_MSG_MAX</a>)];</td></tr>
<tr><th id="1898">1898</th><td>};</td></tr>
<tr><th id="1899">1899</th><td></td></tr>
<tr><th id="1900">1900</th><td><i>/**************************************/</i></td></tr>
<tr><th id="1901">1901</th><td><i>/*                                    */</i></td></tr>
<tr><th id="1902">1902</th><td><i>/*     P U B L I C       D A T A      */</i></td></tr>
<tr><th id="1903">1903</th><td><i>/*                                    */</i></td></tr>
<tr><th id="1904">1904</th><td><i>/**************************************/</i></td></tr>
<tr><th id="1905">1905</th><td><b>enum</b> <dfn class="type def" id="public_sections" title='public_sections' data-ref="public_sections">public_sections</dfn> {</td></tr>
<tr><th id="1906">1906</th><td>	<dfn class="enum" id="PUBLIC_DRV_MB" title='PUBLIC_DRV_MB' data-ref="PUBLIC_DRV_MB">PUBLIC_DRV_MB</dfn>,      <i>/* Points to the first drv_mb of path0 */</i></td></tr>
<tr><th id="1907">1907</th><td>	<dfn class="enum" id="PUBLIC_MFW_MB" title='PUBLIC_MFW_MB' data-ref="PUBLIC_MFW_MB">PUBLIC_MFW_MB</dfn>,      <i>/* Points to the first mfw_mb of path0 */</i></td></tr>
<tr><th id="1908">1908</th><td>	<dfn class="enum" id="PUBLIC_GLOBAL" title='PUBLIC_GLOBAL' data-ref="PUBLIC_GLOBAL">PUBLIC_GLOBAL</dfn>,</td></tr>
<tr><th id="1909">1909</th><td>	<dfn class="enum" id="PUBLIC_PATH" title='PUBLIC_PATH' data-ref="PUBLIC_PATH">PUBLIC_PATH</dfn>,</td></tr>
<tr><th id="1910">1910</th><td>	<dfn class="enum" id="PUBLIC_PORT" title='PUBLIC_PORT' data-ref="PUBLIC_PORT">PUBLIC_PORT</dfn>,</td></tr>
<tr><th id="1911">1911</th><td>	<dfn class="enum" id="PUBLIC_FUNC" title='PUBLIC_FUNC' data-ref="PUBLIC_FUNC">PUBLIC_FUNC</dfn>,</td></tr>
<tr><th id="1912">1912</th><td>	<dfn class="enum" id="PUBLIC_MAX_SECTIONS" title='PUBLIC_MAX_SECTIONS' data-ref="PUBLIC_MAX_SECTIONS">PUBLIC_MAX_SECTIONS</dfn></td></tr>
<tr><th id="1913">1913</th><td>};</td></tr>
<tr><th id="1914">1914</th><td></td></tr>
<tr><th id="1915">1915</th><td><b>struct</b> <dfn class="type def" id="drv_ver_info_stc" title='drv_ver_info_stc' data-ref="drv_ver_info_stc">drv_ver_info_stc</dfn> {</td></tr>
<tr><th id="1916">1916</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="drv_ver_info_stc::ver" title='drv_ver_info_stc::ver' data-ref="drv_ver_info_stc::ver">ver</dfn>;</td></tr>
<tr><th id="1917">1917</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="drv_ver_info_stc::name" title='drv_ver_info_stc::name' data-ref="drv_ver_info_stc::name">name</dfn>[<var>32</var>];</td></tr>
<tr><th id="1918">1918</th><td>};</td></tr>
<tr><th id="1919">1919</th><td></td></tr>
<tr><th id="1920">1920</th><td><i>/* Runtime data needs about 1/2K. We use 2K to be on the safe side.</i></td></tr>
<tr><th id="1921">1921</th><td><i> * Please make sure data does not exceed this size.</i></td></tr>
<tr><th id="1922">1922</th><td><i> */</i></td></tr>
<tr><th id="1923">1923</th><td><u>#define <dfn class="macro" id="_M/NUM_RUNTIME_DWORDS" data-ref="_M/NUM_RUNTIME_DWORDS">NUM_RUNTIME_DWORDS</dfn> 16</u></td></tr>
<tr><th id="1924">1924</th><td><b>struct</b> <dfn class="type def" id="drv_init_hw_stc" title='drv_init_hw_stc' data-ref="drv_init_hw_stc">drv_init_hw_stc</dfn> {</td></tr>
<tr><th id="1925">1925</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="drv_init_hw_stc::init_hw_bitmask" title='drv_init_hw_stc::init_hw_bitmask' data-ref="drv_init_hw_stc::init_hw_bitmask">init_hw_bitmask</dfn>[<a class="macro" href="#1923" title="16" data-ref="_M/NUM_RUNTIME_DWORDS">NUM_RUNTIME_DWORDS</a>];</td></tr>
<tr><th id="1926">1926</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="drv_init_hw_stc::init_hw_data" title='drv_init_hw_stc::init_hw_data' data-ref="drv_init_hw_stc::init_hw_data">init_hw_data</dfn>[<a class="macro" href="#1923" title="16" data-ref="_M/NUM_RUNTIME_DWORDS">NUM_RUNTIME_DWORDS</a> * <var>32</var>];</td></tr>
<tr><th id="1927">1927</th><td>};</td></tr>
<tr><th id="1928">1928</th><td></td></tr>
<tr><th id="1929">1929</th><td><b>struct</b> <dfn class="type def" id="mcp_public_data" title='mcp_public_data' data-ref="mcp_public_data">mcp_public_data</dfn> {</td></tr>
<tr><th id="1930">1930</th><td>	<i>/* The sections fields is an array */</i></td></tr>
<tr><th id="1931">1931</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="mcp_public_data::num_sections" title='mcp_public_data::num_sections' data-ref="mcp_public_data::num_sections">num_sections</dfn>;</td></tr>
<tr><th id="1932">1932</th><td>	<a class="typedef" href="#offsize_t" title='offsize_t' data-type='u32' data-ref="offsize_t">offsize_t</a> <dfn class="decl field" id="mcp_public_data::sections" title='mcp_public_data::sections' data-ref="mcp_public_data::sections">sections</dfn>[<a class="enum" href="#PUBLIC_MAX_SECTIONS" title='PUBLIC_MAX_SECTIONS' data-ref="PUBLIC_MAX_SECTIONS">PUBLIC_MAX_SECTIONS</a>];</td></tr>
<tr><th id="1933">1933</th><td>	<b>struct</b> <a class="type" href="#public_drv_mb" title='public_drv_mb' data-ref="public_drv_mb">public_drv_mb</a> <dfn class="decl field" id="mcp_public_data::drv_mb" title='mcp_public_data::drv_mb' data-ref="mcp_public_data::drv_mb">drv_mb</dfn>[<a class="macro" href="#25" title="16" data-ref="_M/MCP_GLOB_FUNC_MAX">MCP_GLOB_FUNC_MAX</a>];</td></tr>
<tr><th id="1934">1934</th><td>	<b>struct</b> <a class="type" href="#public_mfw_mb" title='public_mfw_mb' data-ref="public_mfw_mb">public_mfw_mb</a> <dfn class="decl field" id="mcp_public_data::mfw_mb" title='mcp_public_data::mfw_mb' data-ref="mcp_public_data::mfw_mb">mfw_mb</dfn>[<a class="macro" href="#25" title="16" data-ref="_M/MCP_GLOB_FUNC_MAX">MCP_GLOB_FUNC_MAX</a>];</td></tr>
<tr><th id="1935">1935</th><td>	<b>struct</b> <a class="type" href="#public_global" title='public_global' data-ref="public_global">public_global</a> <dfn class="decl field" id="mcp_public_data::global" title='mcp_public_data::global' data-ref="mcp_public_data::global">global</dfn>;</td></tr>
<tr><th id="1936">1936</th><td>	<b>struct</b> <a class="type" href="#public_path" title='public_path' data-ref="public_path">public_path</a> <dfn class="decl field" id="mcp_public_data::path" title='mcp_public_data::path' data-ref="mcp_public_data::path">path</dfn>[<a class="macro" href="#22" title="2" data-ref="_M/MCP_GLOB_PATH_MAX">MCP_GLOB_PATH_MAX</a>];</td></tr>
<tr><th id="1937">1937</th><td>	<b>struct</b> <a class="type" href="#public_port" title='public_port' data-ref="public_port">public_port</a> <dfn class="decl field" id="mcp_public_data::port" title='mcp_public_data::port' data-ref="mcp_public_data::port">port</dfn>[<a class="macro" href="#24" title="4" data-ref="_M/MCP_GLOB_PORT_MAX">MCP_GLOB_PORT_MAX</a>];</td></tr>
<tr><th id="1938">1938</th><td>	<b>struct</b> <a class="type" href="#public_func" title='public_func' data-ref="public_func">public_func</a> <dfn class="decl field" id="mcp_public_data::func" title='mcp_public_data::func' data-ref="mcp_public_data::func">func</dfn>[<a class="macro" href="#25" title="16" data-ref="_M/MCP_GLOB_FUNC_MAX">MCP_GLOB_FUNC_MAX</a>];</td></tr>
<tr><th id="1939">1939</th><td>};</td></tr>
<tr><th id="1940">1940</th><td></td></tr>
<tr><th id="1941">1941</th><td><u>#define <dfn class="macro" id="_M/I2C_TRANSCEIVER_ADDR" data-ref="_M/I2C_TRANSCEIVER_ADDR">I2C_TRANSCEIVER_ADDR</dfn>	0xa0</u></td></tr>
<tr><th id="1942">1942</th><td><u>#define <dfn class="macro" id="_M/MAX_I2C_TRANSACTION_SIZE" data-ref="_M/MAX_I2C_TRANSACTION_SIZE">MAX_I2C_TRANSACTION_SIZE</dfn>	16</u></td></tr>
<tr><th id="1943">1943</th><td><u>#define <dfn class="macro" id="_M/MAX_I2C_TRANSCEIVER_PAGE_SIZE" data-ref="_M/MAX_I2C_TRANSCEIVER_PAGE_SIZE">MAX_I2C_TRANSCEIVER_PAGE_SIZE</dfn>	256</u></td></tr>
<tr><th id="1944">1944</th><td></td></tr>
<tr><th id="1945">1945</th><td><u>#<span data-ppcond="17">endif</span>				/* MCP_PUBLIC_H */</u></td></tr>
<tr><th id="1946">1946</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='bcm_osal.c.html'>linux-4.18.y/drivers/net/qede/base/bcm_osal.c</a><br/>Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
