<stg><name>axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2</name>


<trans_list>

<trans id="219" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %rhs = alloca i32 1

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvars_iv17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv17"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvars_iv = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvars_iv34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv34"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %trunc_ln_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
newFuncRoot:7 %acc_V_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %acc_V

]]></Node>
<StgValue><ssdm name="acc_V_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %sext_ln186_8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln186_8

]]></Node>
<StgValue><ssdm name="sext_ln186_8_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %sext_ln186_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln186_7

]]></Node>
<StgValue><ssdm name="sext_ln186_7_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %sext_ln186_6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln186_6

]]></Node>
<StgValue><ssdm name="sext_ln186_6_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %sext_ln186_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln186_5

]]></Node>
<StgValue><ssdm name="sext_ln186_5_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:12 %sext_ln186_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln186_4

]]></Node>
<StgValue><ssdm name="sext_ln186_4_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %sext_ln186_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln186_3

]]></Node>
<StgValue><ssdm name="sext_ln186_3_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:14 %sext_ln186_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln186_2

]]></Node>
<StgValue><ssdm name="sext_ln186_2_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:15 %sext_ln186_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln186_1

]]></Node>
<StgValue><ssdm name="sext_ln186_1_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:16 %sext_ln186_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln186

]]></Node>
<StgValue><ssdm name="sext_ln186_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:17 %sext_ln186_8_cast = sext i8 %sext_ln186_8_read

]]></Node>
<StgValue><ssdm name="sext_ln186_8_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:18 %sext_ln186_7_cast = sext i8 %sext_ln186_7_read

]]></Node>
<StgValue><ssdm name="sext_ln186_7_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:19 %sext_ln186_6_cast = sext i8 %sext_ln186_6_read

]]></Node>
<StgValue><ssdm name="sext_ln186_6_cast"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:20 %sext_ln186_5_cast = sext i8 %sext_ln186_5_read

]]></Node>
<StgValue><ssdm name="sext_ln186_5_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:21 %sext_ln186_4_cast = sext i8 %sext_ln186_4_read

]]></Node>
<StgValue><ssdm name="sext_ln186_4_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:22 %sext_ln186_3_cast = sext i8 %sext_ln186_3_read

]]></Node>
<StgValue><ssdm name="sext_ln186_3_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:23 %sext_ln186_2_cast = sext i8 %sext_ln186_2_read

]]></Node>
<StgValue><ssdm name="sext_ln186_2_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:24 %sext_ln186_1_cast = sext i8 %sext_ln186_1_read

]]></Node>
<StgValue><ssdm name="sext_ln186_1_cast"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:25 %sext_ln186_cast = sext i8 %sext_ln186_read

]]></Node>
<StgValue><ssdm name="sext_ln186_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:28 %store_ln0 = store i5 0, i5 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:29 %store_ln0 = store i5 4, i5 %indvars_iv34

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:30 %store_ln0 = store i5 0, i5 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:31 %store_ln0 = store i3 0, i3 %i_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:32 %store_ln0 = store i5 0, i5 %indvars_iv17

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i3 0, i3 %rhs

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:34 %br_ln0 = br void %VITIS_LOOP_14_3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_14_3:0 %indvar_flatten_load = load i5 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_14_3:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_14_3:2 %icmp_ln9 = icmp_eq  i5 %indvar_flatten_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_14_3:3 %add_ln9 = add i5 %indvar_flatten_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_14_3:4 %br_ln9 = br i1 %icmp_ln9, void %for.inc44, void %for.end46.exitStub

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc44:1 %indvars_iv17_load = load i5 %indvars_iv17

]]></Node>
<StgValue><ssdm name="indvars_iv17_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc44:3 %indvars_iv_load = load i5 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc44:4 %indvars_iv34_load = load i5 %indvars_iv34

]]></Node>
<StgValue><ssdm name="indvars_iv34_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44:7 %icmp_ln1027 = icmp_eq  i5 %indvars_iv17_load, i5 %indvars_iv34_load

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44:8 %add_ln9_1 = add i5 %indvars_iv_load, i5 6

]]></Node>
<StgValue><ssdm name="add_ln9_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44:9 %select_ln9 = select i1 %icmp_ln1027, i5 %add_ln9_1, i5 %indvars_iv17_load

]]></Node>
<StgValue><ssdm name="select_ln9"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="5">
<![CDATA[
for.inc44:19 %indvars_iv17_cast23 = zext i5 %select_ln9

]]></Node>
<StgValue><ssdm name="indvars_iv17_cast23"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:22 %image_in_addr = getelementptr i8 %image_in, i64 0, i64 %indvars_iv17_cast23

]]></Node>
<StgValue><ssdm name="image_in_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="6">
<![CDATA[
for.inc44:23 %image_in_load = load i6 %image_in_addr

]]></Node>
<StgValue><ssdm name="image_in_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44:28 %add_ln840 = add i5 %select_ln9, i5 1

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="5">
<![CDATA[
for.inc44:29 %zext_ln186_9 = zext i5 %add_ln840

]]></Node>
<StgValue><ssdm name="zext_ln186_9"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:30 %image_in_addr_1 = getelementptr i8 %image_in, i64 0, i64 %zext_ln186_9

]]></Node>
<StgValue><ssdm name="image_in_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="6">
<![CDATA[
for.inc44:31 %image_in_load_1 = load i6 %image_in_addr_1

]]></Node>
<StgValue><ssdm name="image_in_load_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44:128 %store_ln10 = store i5 %add_ln9, i5 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44:132 %store_ln10 = store i5 %add_ln840, i5 %indvars_iv17

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="67" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="6">
<![CDATA[
for.inc44:23 %image_in_load = load i6 %image_in_addr

]]></Node>
<StgValue><ssdm name="image_in_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="6">
<![CDATA[
for.inc44:31 %image_in_load_1 = load i6 %image_in_addr_1

]]></Node>
<StgValue><ssdm name="image_in_load_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="8">
<![CDATA[
for.inc44:32 %zext_ln186_1 = zext i8 %image_in_load_1

]]></Node>
<StgValue><ssdm name="zext_ln186_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:33 %mul_ln1494_1 = mul i16 %zext_ln186_1, i16 %sext_ln186_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln1494_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="16">
<![CDATA[
for.inc44:35 %trunc_ln840_1 = trunc i16 %mul_ln1494_1

]]></Node>
<StgValue><ssdm name="trunc_ln840_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44:36 %add_ln840_1 = add i5 %select_ln9, i5 2

]]></Node>
<StgValue><ssdm name="add_ln840_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="5">
<![CDATA[
for.inc44:37 %zext_ln186_10 = zext i5 %add_ln840_1

]]></Node>
<StgValue><ssdm name="zext_ln186_10"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:38 %image_in_addr_2 = getelementptr i8 %image_in, i64 0, i64 %zext_ln186_10

]]></Node>
<StgValue><ssdm name="image_in_addr_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="6">
<![CDATA[
for.inc44:39 %image_in_load_2 = load i6 %image_in_addr_2

]]></Node>
<StgValue><ssdm name="image_in_load_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44:44 %add_ln14 = add i5 %select_ln9, i5 6

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="5">
<![CDATA[
for.inc44:45 %zext_ln186_11 = zext i5 %add_ln14

]]></Node>
<StgValue><ssdm name="zext_ln186_11"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:46 %image_in_addr_3 = getelementptr i8 %image_in, i64 0, i64 %zext_ln186_11

]]></Node>
<StgValue><ssdm name="image_in_addr_3"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="6">
<![CDATA[
for.inc44:47 %image_in_load_3 = load i6 %image_in_addr_3

]]></Node>
<StgValue><ssdm name="image_in_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="6">
<![CDATA[
for.inc44:39 %image_in_load_2 = load i6 %image_in_addr_2

]]></Node>
<StgValue><ssdm name="image_in_load_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="8">
<![CDATA[
for.inc44:40 %zext_ln186_2 = zext i8 %image_in_load_2

]]></Node>
<StgValue><ssdm name="zext_ln186_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:41 %mul_ln1494_2 = mul i16 %zext_ln186_2, i16 %sext_ln186_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln1494_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="16">
<![CDATA[
for.inc44:43 %trunc_ln840_2 = trunc i16 %mul_ln1494_2

]]></Node>
<StgValue><ssdm name="trunc_ln840_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="6">
<![CDATA[
for.inc44:47 %image_in_load_3 = load i6 %image_in_addr_3

]]></Node>
<StgValue><ssdm name="image_in_load_3"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="8">
<![CDATA[
for.inc44:48 %zext_ln186_3 = zext i8 %image_in_load_3

]]></Node>
<StgValue><ssdm name="zext_ln186_3"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:49 %mul_ln1494_3 = mul i16 %zext_ln186_3, i16 %sext_ln186_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln1494_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="16">
<![CDATA[
for.inc44:51 %trunc_ln840_3 = trunc i16 %mul_ln1494_3

]]></Node>
<StgValue><ssdm name="trunc_ln840_3"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44:52 %add_ln840_2 = add i5 %select_ln9, i5 7

]]></Node>
<StgValue><ssdm name="add_ln840_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="5">
<![CDATA[
for.inc44:53 %zext_ln186_12 = zext i5 %add_ln840_2

]]></Node>
<StgValue><ssdm name="zext_ln186_12"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:54 %image_in_addr_4 = getelementptr i8 %image_in, i64 0, i64 %zext_ln186_12

]]></Node>
<StgValue><ssdm name="image_in_addr_4"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="6">
<![CDATA[
for.inc44:55 %image_in_load_4 = load i6 %image_in_addr_4

]]></Node>
<StgValue><ssdm name="image_in_load_4"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44:60 %add_ln840_3 = add i5 %select_ln9, i5 8

]]></Node>
<StgValue><ssdm name="add_ln840_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="5">
<![CDATA[
for.inc44:61 %zext_ln186_13 = zext i5 %add_ln840_3

]]></Node>
<StgValue><ssdm name="zext_ln186_13"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:62 %image_in_addr_5 = getelementptr i8 %image_in, i64 0, i64 %zext_ln186_13

]]></Node>
<StgValue><ssdm name="image_in_addr_5"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="6">
<![CDATA[
for.inc44:63 %image_in_load_5 = load i6 %image_in_addr_5

]]></Node>
<StgValue><ssdm name="image_in_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="5">
<![CDATA[
for.inc44:20 %indvars_iv17_cast = zext i5 %select_ln9

]]></Node>
<StgValue><ssdm name="indvars_iv17_cast"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="6">
<![CDATA[
for.inc44:55 %image_in_load_4 = load i6 %image_in_addr_4

]]></Node>
<StgValue><ssdm name="image_in_load_4"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="8">
<![CDATA[
for.inc44:56 %zext_ln186_4 = zext i8 %image_in_load_4

]]></Node>
<StgValue><ssdm name="zext_ln186_4"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:57 %mul_ln1494_4 = mul i16 %zext_ln186_4, i16 %sext_ln186_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln1494_4"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="16">
<![CDATA[
for.inc44:59 %trunc_ln840_4 = trunc i16 %mul_ln1494_4

]]></Node>
<StgValue><ssdm name="trunc_ln840_4"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="6">
<![CDATA[
for.inc44:63 %image_in_load_5 = load i6 %image_in_addr_5

]]></Node>
<StgValue><ssdm name="image_in_load_5"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="8">
<![CDATA[
for.inc44:64 %zext_ln186_5 = zext i8 %image_in_load_5

]]></Node>
<StgValue><ssdm name="zext_ln186_5"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:65 %mul_ln1494_5 = mul i16 %zext_ln186_5, i16 %sext_ln186_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln1494_5"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="16">
<![CDATA[
for.inc44:67 %trunc_ln840_5 = trunc i16 %mul_ln1494_5

]]></Node>
<StgValue><ssdm name="trunc_ln840_5"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc44:68 %add_ln14_1 = add i6 %indvars_iv17_cast, i6 12

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="6">
<![CDATA[
for.inc44:69 %zext_ln186_14 = zext i6 %add_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln186_14"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:70 %image_in_addr_6 = getelementptr i8 %image_in, i64 0, i64 %zext_ln186_14

]]></Node>
<StgValue><ssdm name="image_in_addr_6"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="6">
<![CDATA[
for.inc44:71 %image_in_load_6 = load i6 %image_in_addr_6

]]></Node>
<StgValue><ssdm name="image_in_load_6"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc44:76 %add_ln840_4 = add i6 %indvars_iv17_cast, i6 13

]]></Node>
<StgValue><ssdm name="add_ln840_4"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="6">
<![CDATA[
for.inc44:77 %zext_ln186_15 = zext i6 %add_ln840_4

]]></Node>
<StgValue><ssdm name="zext_ln186_15"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:78 %image_in_addr_7 = getelementptr i8 %image_in, i64 0, i64 %zext_ln186_15

]]></Node>
<StgValue><ssdm name="image_in_addr_7"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="6">
<![CDATA[
for.inc44:79 %image_in_load_7 = load i6 %image_in_addr_7

]]></Node>
<StgValue><ssdm name="image_in_load_7"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44:111 %add_ln186_2 = add i8 %trunc_ln840_2, i8 %trunc_ln840_3

]]></Node>
<StgValue><ssdm name="add_ln186_2"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44:112 %add_ln186_3 = add i8 %add_ln186_2, i8 %trunc_ln840_1

]]></Node>
<StgValue><ssdm name="add_ln186_3"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0">
<![CDATA[
for.end46.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="115" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44:16 %add_ln9_2 = add i5 %indvars_iv34_load, i5 6

]]></Node>
<StgValue><ssdm name="add_ln9_2"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44:17 %select_ln9_3 = select i1 %icmp_ln1027, i5 %add_ln9_2, i5 %indvars_iv34_load

]]></Node>
<StgValue><ssdm name="select_ln9_3"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc44:18 %select_ln9_4 = select i1 %icmp_ln1027, i5 %add_ln9_1, i5 %indvars_iv_load

]]></Node>
<StgValue><ssdm name="select_ln9_4"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="16">
<![CDATA[
for.inc44:58 %sext_ln840_4 = sext i16 %mul_ln1494_4

]]></Node>
<StgValue><ssdm name="sext_ln840_4"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="17" op_0_bw="16">
<![CDATA[
for.inc44:66 %sext_ln840_5 = sext i16 %mul_ln1494_5

]]></Node>
<StgValue><ssdm name="sext_ln840_5"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="6">
<![CDATA[
for.inc44:71 %image_in_load_6 = load i6 %image_in_addr_6

]]></Node>
<StgValue><ssdm name="image_in_load_6"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="8">
<![CDATA[
for.inc44:72 %zext_ln186_6 = zext i8 %image_in_load_6

]]></Node>
<StgValue><ssdm name="zext_ln186_6"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:73 %mul_ln1494_6 = mul i16 %zext_ln186_6, i16 %sext_ln186_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln1494_6"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="16">
<![CDATA[
for.inc44:75 %trunc_ln840_6 = trunc i16 %mul_ln1494_6

]]></Node>
<StgValue><ssdm name="trunc_ln840_6"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="6">
<![CDATA[
for.inc44:79 %image_in_load_7 = load i6 %image_in_addr_7

]]></Node>
<StgValue><ssdm name="image_in_load_7"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="8">
<![CDATA[
for.inc44:80 %zext_ln186_7 = zext i8 %image_in_load_7

]]></Node>
<StgValue><ssdm name="zext_ln186_7"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:81 %mul_ln1494_7 = mul i16 %zext_ln186_7, i16 %sext_ln186_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln1494_7"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="16">
<![CDATA[
for.inc44:83 %trunc_ln840_7 = trunc i16 %mul_ln1494_7

]]></Node>
<StgValue><ssdm name="trunc_ln840_7"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc44:84 %add_ln840_5 = add i6 %indvars_iv17_cast, i6 14

]]></Node>
<StgValue><ssdm name="add_ln840_5"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="6">
<![CDATA[
for.inc44:85 %zext_ln186_16 = zext i6 %add_ln840_5

]]></Node>
<StgValue><ssdm name="zext_ln186_16"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:86 %image_in_addr_8 = getelementptr i8 %image_in, i64 0, i64 %zext_ln186_16

]]></Node>
<StgValue><ssdm name="image_in_addr_8"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="6">
<![CDATA[
for.inc44:87 %image_in_load_8 = load i6 %image_in_addr_8

]]></Node>
<StgValue><ssdm name="image_in_load_8"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc44:93 %add_ln840_7 = add i17 %sext_ln840_5, i17 %sext_ln840_4

]]></Node>
<StgValue><ssdm name="add_ln840_7"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44:129 %store_ln10 = store i5 %select_ln9_3, i5 %indvars_iv34

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44:130 %store_ln10 = store i5 %select_ln9_4, i5 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="21" op_0_bw="16">
<![CDATA[
for.inc44:74 %sext_ln840_6 = sext i16 %mul_ln1494_6

]]></Node>
<StgValue><ssdm name="sext_ln840_6"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="16">
<![CDATA[
for.inc44:82 %sext_ln840_7 = sext i16 %mul_ln1494_7

]]></Node>
<StgValue><ssdm name="sext_ln840_7"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="6">
<![CDATA[
for.inc44:87 %image_in_load_8 = load i6 %image_in_addr_8

]]></Node>
<StgValue><ssdm name="image_in_load_8"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="8">
<![CDATA[
for.inc44:88 %zext_ln186_8 = zext i8 %image_in_load_8

]]></Node>
<StgValue><ssdm name="zext_ln186_8"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:89 %mul_ln1494_8 = mul i16 %zext_ln186_8, i16 %sext_ln186_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln1494_8"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="16">
<![CDATA[
for.inc44:91 %trunc_ln840_8 = trunc i16 %mul_ln1494_8

]]></Node>
<StgValue><ssdm name="trunc_ln840_8"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc44:92 %add_ln840_6 = add i21 %acc_V_read, i21 %sext_ln840_6

]]></Node>
<StgValue><ssdm name="add_ln840_6"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="18" op_0_bw="17">
<![CDATA[
for.inc44:94 %sext_ln840_9 = sext i17 %add_ln840_7

]]></Node>
<StgValue><ssdm name="sext_ln840_9"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc44:95 %add_ln840_8 = add i18 %sext_ln840_9, i18 %sext_ln840_7

]]></Node>
<StgValue><ssdm name="add_ln840_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="8">
<![CDATA[
for.inc44:24 %zext_ln186 = zext i8 %image_in_load

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:25 %mul_ln1494 = mul i16 %zext_ln186, i16 %sext_ln186_cast

]]></Node>
<StgValue><ssdm name="mul_ln1494"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="17" op_0_bw="16">
<![CDATA[
for.inc44:26 %sext_ln840 = sext i16 %mul_ln1494

]]></Node>
<StgValue><ssdm name="sext_ln840"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="16">
<![CDATA[
for.inc44:27 %trunc_ln840 = trunc i16 %mul_ln1494

]]></Node>
<StgValue><ssdm name="trunc_ln840"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="17" op_0_bw="16">
<![CDATA[
for.inc44:34 %sext_ln840_1 = sext i16 %mul_ln1494_1

]]></Node>
<StgValue><ssdm name="sext_ln840_1"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="16">
<![CDATA[
for.inc44:42 %sext_ln840_2 = sext i16 %mul_ln1494_2

]]></Node>
<StgValue><ssdm name="sext_ln840_2"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="17" op_0_bw="16">
<![CDATA[
for.inc44:50 %sext_ln840_3 = sext i16 %mul_ln1494_3

]]></Node>
<StgValue><ssdm name="sext_ln840_3"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="17" op_0_bw="16">
<![CDATA[
for.inc44:90 %sext_ln840_8 = sext i16 %mul_ln1494_8

]]></Node>
<StgValue><ssdm name="sext_ln840_8"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc44:98 %add_ln840_10 = add i17 %sext_ln840_3, i17 %sext_ln840

]]></Node>
<StgValue><ssdm name="add_ln840_10"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc44:100 %add_ln840_11 = add i17 %sext_ln840_1, i17 %sext_ln840_8

]]></Node>
<StgValue><ssdm name="add_ln840_11"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="17">
<![CDATA[
for.inc44:101 %sext_ln840_12 = sext i17 %add_ln840_11

]]></Node>
<StgValue><ssdm name="sext_ln840_12"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc44:102 %add_ln840_12 = add i18 %sext_ln840_12, i18 %sext_ln840_2

]]></Node>
<StgValue><ssdm name="add_ln840_12"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44:110 %add_ln186_1 = add i8 %trunc_ln840, i8 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="add_ln186_1"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44:115 %add_ln186_6 = add i8 %trunc_ln840_7, i8 %trunc_ln840_8

]]></Node>
<StgValue><ssdm name="add_ln186_6"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44:116 %add_ln186_7 = add i8 %add_ln186_6, i8 %trunc_ln840_6

]]></Node>
<StgValue><ssdm name="add_ln186_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="21" op_0_bw="18">
<![CDATA[
for.inc44:96 %sext_ln840_10 = sext i18 %add_ln840_8

]]></Node>
<StgValue><ssdm name="sext_ln840_10"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc44:97 %add_ln840_9 = add i21 %sext_ln840_10, i21 %add_ln840_6

]]></Node>
<StgValue><ssdm name="add_ln840_9"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="19" op_0_bw="17">
<![CDATA[
for.inc44:99 %sext_ln840_11 = sext i17 %add_ln840_10

]]></Node>
<StgValue><ssdm name="sext_ln840_11"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="19" op_0_bw="18">
<![CDATA[
for.inc44:103 %sext_ln840_13 = sext i18 %add_ln840_12

]]></Node>
<StgValue><ssdm name="sext_ln840_13"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc44:104 %add_ln840_13 = add i19 %sext_ln840_13, i19 %sext_ln840_11

]]></Node>
<StgValue><ssdm name="add_ln840_13"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="21" op_0_bw="19">
<![CDATA[
for.inc44:105 %sext_ln840_14 = sext i19 %add_ln840_13

]]></Node>
<StgValue><ssdm name="sext_ln840_14"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc44:106 %add_ln840_14 = add i21 %sext_ln840_14, i21 %add_ln840_9

]]></Node>
<StgValue><ssdm name="add_ln840_14"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="13" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc44:107 %tmp = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %add_ln840_14, i32 8, i32 20

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44:114 %add_ln186_5 = add i8 %trunc_ln840_4, i8 %trunc_ln840_5

]]></Node>
<StgValue><ssdm name="add_ln186_5"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44:117 %add_ln186_8 = add i8 %add_ln186_7, i8 %add_ln186_5

]]></Node>
<StgValue><ssdm name="add_ln186_8"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc44:0 %rhs_load = load i3 %rhs

]]></Node>
<StgValue><ssdm name="rhs_load"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc44:2 %i_V_load = load i3 %i_V

]]></Node>
<StgValue><ssdm name="i_V_load"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_9_1_VITIS_LOOP_10_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc44:6 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc44:10 %select_ln9_1 = select i1 %icmp_ln1027, i3 0, i3 %rhs_load

]]></Node>
<StgValue><ssdm name="select_ln9_1"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc44:11 %add_ln840_15 = add i3 %i_V_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln840_15"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc44:12 %select_ln9_2 = select i1 %icmp_ln1027, i3 %add_ln840_15, i3 %i_V_load

]]></Node>
<StgValue><ssdm name="select_ln9_2"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="3">
<![CDATA[
for.inc44:13 %trunc_ln9 = trunc i3 %select_ln9_2

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc44:14 %lhs_mid2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln9, i2 0

]]></Node>
<StgValue><ssdm name="lhs_mid2"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc44:15 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44:21 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc44:108 %icmp_ln1035 = icmp_sgt  i13 %tmp, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln1035"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
for.inc44:109 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %add_ln840_14, i32 20

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44:113 %add_ln186_4 = add i8 %add_ln186_3, i8 %add_ln186_1

]]></Node>
<StgValue><ssdm name="add_ln186_4"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44:118 %add_ln186 = add i8 %add_ln186_8, i8 %add_ln186_4

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc44:119 %select_ln1035 = select i1 %icmp_ln1035, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln1035"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44:120 %or_ln1035 = or i1 %icmp_ln1035, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="or_ln1035"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc44:121 %acc_sat = select i1 %or_ln1035, i8 %select_ln1035, i8 %add_ln186

]]></Node>
<StgValue><ssdm name="acc_sat"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="3">
<![CDATA[
for.inc44:122 %zext_ln1495 = zext i3 %select_ln9_1

]]></Node>
<StgValue><ssdm name="zext_ln1495"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc44:123 %ret_V = add i4 %lhs_mid2, i4 %zext_ln1495

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="4">
<![CDATA[
for.inc44:124 %zext_ln541 = zext i4 %ret_V

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:125 %image_out_addr = getelementptr i8 %image_out, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="image_out_addr"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc44:126 %store_ln33 = store i8 %acc_sat, i4 %image_out_addr

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc44:127 %j_V = add i3 %select_ln9_1, i3 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44:131 %store_ln10 = store i3 %select_ln9_2, i3 %i_V

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44:133 %store_ln10 = store i3 %j_V, i3 %rhs

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
for.inc44:134 %br_ln10 = br void %VITIS_LOOP_14_3

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
