IP Generator (Version 2022.1 build 99559)
Check out license ...
Start generating at 2023-11-03 22:06
Instance: ref_clock (F:\Project\WorkSpace\FPGA\Video_pro\Projet\ipcore\ref_clock\ref_clock.idf)
IP: PLL (1.5)
Part: Logos-PGL50H-FBG484--6
Create directory 'rtl' ...
Copy 'ipml_pll_wrapper_v1_4.v.xml' ...
Compile file 'ipml_pll_wrapper_v1_4.v.xml' to 'ref_clock.v' ...
Found top module 'ref_clock' in file 'ref_clock.v'.
Copy 'ipml_pll_wrapper_v1_4_tb.v.xml' ...
Compile file 'ipml_pll_wrapper_v1_4_tb.v.xml' to 'ref_clock_tb.v' ...
Create template file 'ref_clock_tmpl.v' ...
Create template file 'ref_clock_tmpl.vhdl' ...
There is 1 source file to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
