{
	"author": ["Yexin Zheng", "Chao Huang"],
	"booktitle": "DATE",
	"crossref": "conf/date/2009",
	"dblpkey": "conf/date/ZhengH09",
	"ee": "http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=5090609&arnumber=5090862&count=326&index=248",
	"pages": "1279-1283",
	"publisher": "IEEE",
	"stemmed": ["defect", "awar", "logic", "map", "for", "nanowir", "base", "programm", "logic", "array", "via", "satisfi"],
	"tag": ["array", "logic", "programmable", "satisfiability"],
	"title": "Defect-aware logic mapping for nanowire-based programmable logic arrays via satisfiability",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2009
}