
RTOS_Mac1_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004bf4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08004e94  08004e94  00005e94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f18  08004f18  00006088  2**0
                  CONTENTS
  4 .ARM          00000008  08004f18  08004f18  00005f18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004f20  08004f20  00006088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f20  08004f20  00005f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004f24  08004f24  00005f24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  24000000  08004f28  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000224  24000088  08004fb0  00006088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  240002ac  08004fb0  000062ac  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00006088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010591  00000000  00000000  000060b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002234  00000000  00000000  00016647  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c30  00000000  00000000  00018880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000944  00000000  00000000  000194b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003a823  00000000  00000000  00019df4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000105c2  00000000  00000000  00054617  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017dd76  00000000  00000000  00064bd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e294f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038cc  00000000  00000000  001e2994  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  001e6260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000088 	.word	0x24000088
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08004e7c 	.word	0x08004e7c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400008c 	.word	0x2400008c
 80002dc:	08004e7c 	.word	0x08004e7c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000390:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000394:	f000 b96a 	b.w	800066c <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	460c      	mov	r4, r1
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d14e      	bne.n	800045a <__udivmoddi4+0xaa>
 80003bc:	4694      	mov	ip, r2
 80003be:	458c      	cmp	ip, r1
 80003c0:	4686      	mov	lr, r0
 80003c2:	fab2 f282 	clz	r2, r2
 80003c6:	d962      	bls.n	800048e <__udivmoddi4+0xde>
 80003c8:	b14a      	cbz	r2, 80003de <__udivmoddi4+0x2e>
 80003ca:	f1c2 0320 	rsb	r3, r2, #32
 80003ce:	4091      	lsls	r1, r2
 80003d0:	fa20 f303 	lsr.w	r3, r0, r3
 80003d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003d8:	4319      	orrs	r1, r3
 80003da:	fa00 fe02 	lsl.w	lr, r0, r2
 80003de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e2:	fa1f f68c 	uxth.w	r6, ip
 80003e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ee:	fb07 1114 	mls	r1, r7, r4, r1
 80003f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f6:	fb04 f106 	mul.w	r1, r4, r6
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000406:	f080 8112 	bcs.w	800062e <__udivmoddi4+0x27e>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 810f 	bls.w	800062e <__udivmoddi4+0x27e>
 8000410:	3c02      	subs	r4, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	fa1f f38e 	uxth.w	r3, lr
 800041a:	fbb1 f0f7 	udiv	r0, r1, r7
 800041e:	fb07 1110 	mls	r1, r7, r0, r1
 8000422:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000426:	fb00 f606 	mul.w	r6, r0, r6
 800042a:	429e      	cmp	r6, r3
 800042c:	d90a      	bls.n	8000444 <__udivmoddi4+0x94>
 800042e:	eb1c 0303 	adds.w	r3, ip, r3
 8000432:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000436:	f080 80fc 	bcs.w	8000632 <__udivmoddi4+0x282>
 800043a:	429e      	cmp	r6, r3
 800043c:	f240 80f9 	bls.w	8000632 <__udivmoddi4+0x282>
 8000440:	4463      	add	r3, ip
 8000442:	3802      	subs	r0, #2
 8000444:	1b9b      	subs	r3, r3, r6
 8000446:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800044a:	2100      	movs	r1, #0
 800044c:	b11d      	cbz	r5, 8000456 <__udivmoddi4+0xa6>
 800044e:	40d3      	lsrs	r3, r2
 8000450:	2200      	movs	r2, #0
 8000452:	e9c5 3200 	strd	r3, r2, [r5]
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d905      	bls.n	800046a <__udivmoddi4+0xba>
 800045e:	b10d      	cbz	r5, 8000464 <__udivmoddi4+0xb4>
 8000460:	e9c5 0100 	strd	r0, r1, [r5]
 8000464:	2100      	movs	r1, #0
 8000466:	4608      	mov	r0, r1
 8000468:	e7f5      	b.n	8000456 <__udivmoddi4+0xa6>
 800046a:	fab3 f183 	clz	r1, r3
 800046e:	2900      	cmp	r1, #0
 8000470:	d146      	bne.n	8000500 <__udivmoddi4+0x150>
 8000472:	42a3      	cmp	r3, r4
 8000474:	d302      	bcc.n	800047c <__udivmoddi4+0xcc>
 8000476:	4290      	cmp	r0, r2
 8000478:	f0c0 80f0 	bcc.w	800065c <__udivmoddi4+0x2ac>
 800047c:	1a86      	subs	r6, r0, r2
 800047e:	eb64 0303 	sbc.w	r3, r4, r3
 8000482:	2001      	movs	r0, #1
 8000484:	2d00      	cmp	r5, #0
 8000486:	d0e6      	beq.n	8000456 <__udivmoddi4+0xa6>
 8000488:	e9c5 6300 	strd	r6, r3, [r5]
 800048c:	e7e3      	b.n	8000456 <__udivmoddi4+0xa6>
 800048e:	2a00      	cmp	r2, #0
 8000490:	f040 8090 	bne.w	80005b4 <__udivmoddi4+0x204>
 8000494:	eba1 040c 	sub.w	r4, r1, ip
 8000498:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800049c:	fa1f f78c 	uxth.w	r7, ip
 80004a0:	2101      	movs	r1, #1
 80004a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004aa:	fb08 4416 	mls	r4, r8, r6, r4
 80004ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004b2:	fb07 f006 	mul.w	r0, r7, r6
 80004b6:	4298      	cmp	r0, r3
 80004b8:	d908      	bls.n	80004cc <__udivmoddi4+0x11c>
 80004ba:	eb1c 0303 	adds.w	r3, ip, r3
 80004be:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x11a>
 80004c4:	4298      	cmp	r0, r3
 80004c6:	f200 80cd 	bhi.w	8000664 <__udivmoddi4+0x2b4>
 80004ca:	4626      	mov	r6, r4
 80004cc:	1a1c      	subs	r4, r3, r0
 80004ce:	fa1f f38e 	uxth.w	r3, lr
 80004d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004d6:	fb08 4410 	mls	r4, r8, r0, r4
 80004da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004de:	fb00 f707 	mul.w	r7, r0, r7
 80004e2:	429f      	cmp	r7, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x148>
 80004e6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ea:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80004ee:	d202      	bcs.n	80004f6 <__udivmoddi4+0x146>
 80004f0:	429f      	cmp	r7, r3
 80004f2:	f200 80b0 	bhi.w	8000656 <__udivmoddi4+0x2a6>
 80004f6:	4620      	mov	r0, r4
 80004f8:	1bdb      	subs	r3, r3, r7
 80004fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004fe:	e7a5      	b.n	800044c <__udivmoddi4+0x9c>
 8000500:	f1c1 0620 	rsb	r6, r1, #32
 8000504:	408b      	lsls	r3, r1
 8000506:	fa22 f706 	lsr.w	r7, r2, r6
 800050a:	431f      	orrs	r7, r3
 800050c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000510:	fa04 f301 	lsl.w	r3, r4, r1
 8000514:	ea43 030c 	orr.w	r3, r3, ip
 8000518:	40f4      	lsrs	r4, r6
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	0c38      	lsrs	r0, r7, #16
 8000520:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000524:	fbb4 fef0 	udiv	lr, r4, r0
 8000528:	fa1f fc87 	uxth.w	ip, r7
 800052c:	fb00 441e 	mls	r4, r0, lr, r4
 8000530:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000534:	fb0e f90c 	mul.w	r9, lr, ip
 8000538:	45a1      	cmp	r9, r4
 800053a:	fa02 f201 	lsl.w	r2, r2, r1
 800053e:	d90a      	bls.n	8000556 <__udivmoddi4+0x1a6>
 8000540:	193c      	adds	r4, r7, r4
 8000542:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000546:	f080 8084 	bcs.w	8000652 <__udivmoddi4+0x2a2>
 800054a:	45a1      	cmp	r9, r4
 800054c:	f240 8081 	bls.w	8000652 <__udivmoddi4+0x2a2>
 8000550:	f1ae 0e02 	sub.w	lr, lr, #2
 8000554:	443c      	add	r4, r7
 8000556:	eba4 0409 	sub.w	r4, r4, r9
 800055a:	fa1f f983 	uxth.w	r9, r3
 800055e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000562:	fb00 4413 	mls	r4, r0, r3, r4
 8000566:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800056a:	fb03 fc0c 	mul.w	ip, r3, ip
 800056e:	45a4      	cmp	ip, r4
 8000570:	d907      	bls.n	8000582 <__udivmoddi4+0x1d2>
 8000572:	193c      	adds	r4, r7, r4
 8000574:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000578:	d267      	bcs.n	800064a <__udivmoddi4+0x29a>
 800057a:	45a4      	cmp	ip, r4
 800057c:	d965      	bls.n	800064a <__udivmoddi4+0x29a>
 800057e:	3b02      	subs	r3, #2
 8000580:	443c      	add	r4, r7
 8000582:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000586:	fba0 9302 	umull	r9, r3, r0, r2
 800058a:	eba4 040c 	sub.w	r4, r4, ip
 800058e:	429c      	cmp	r4, r3
 8000590:	46ce      	mov	lr, r9
 8000592:	469c      	mov	ip, r3
 8000594:	d351      	bcc.n	800063a <__udivmoddi4+0x28a>
 8000596:	d04e      	beq.n	8000636 <__udivmoddi4+0x286>
 8000598:	b155      	cbz	r5, 80005b0 <__udivmoddi4+0x200>
 800059a:	ebb8 030e 	subs.w	r3, r8, lr
 800059e:	eb64 040c 	sbc.w	r4, r4, ip
 80005a2:	fa04 f606 	lsl.w	r6, r4, r6
 80005a6:	40cb      	lsrs	r3, r1
 80005a8:	431e      	orrs	r6, r3
 80005aa:	40cc      	lsrs	r4, r1
 80005ac:	e9c5 6400 	strd	r6, r4, [r5]
 80005b0:	2100      	movs	r1, #0
 80005b2:	e750      	b.n	8000456 <__udivmoddi4+0xa6>
 80005b4:	f1c2 0320 	rsb	r3, r2, #32
 80005b8:	fa20 f103 	lsr.w	r1, r0, r3
 80005bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005c0:	fa24 f303 	lsr.w	r3, r4, r3
 80005c4:	4094      	lsls	r4, r2
 80005c6:	430c      	orrs	r4, r1
 80005c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005d0:	fa1f f78c 	uxth.w	r7, ip
 80005d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005d8:	fb08 3110 	mls	r1, r8, r0, r3
 80005dc:	0c23      	lsrs	r3, r4, #16
 80005de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005e2:	fb00 f107 	mul.w	r1, r0, r7
 80005e6:	4299      	cmp	r1, r3
 80005e8:	d908      	bls.n	80005fc <__udivmoddi4+0x24c>
 80005ea:	eb1c 0303 	adds.w	r3, ip, r3
 80005ee:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80005f2:	d22c      	bcs.n	800064e <__udivmoddi4+0x29e>
 80005f4:	4299      	cmp	r1, r3
 80005f6:	d92a      	bls.n	800064e <__udivmoddi4+0x29e>
 80005f8:	3802      	subs	r0, #2
 80005fa:	4463      	add	r3, ip
 80005fc:	1a5b      	subs	r3, r3, r1
 80005fe:	b2a4      	uxth	r4, r4
 8000600:	fbb3 f1f8 	udiv	r1, r3, r8
 8000604:	fb08 3311 	mls	r3, r8, r1, r3
 8000608:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800060c:	fb01 f307 	mul.w	r3, r1, r7
 8000610:	42a3      	cmp	r3, r4
 8000612:	d908      	bls.n	8000626 <__udivmoddi4+0x276>
 8000614:	eb1c 0404 	adds.w	r4, ip, r4
 8000618:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800061c:	d213      	bcs.n	8000646 <__udivmoddi4+0x296>
 800061e:	42a3      	cmp	r3, r4
 8000620:	d911      	bls.n	8000646 <__udivmoddi4+0x296>
 8000622:	3902      	subs	r1, #2
 8000624:	4464      	add	r4, ip
 8000626:	1ae4      	subs	r4, r4, r3
 8000628:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800062c:	e739      	b.n	80004a2 <__udivmoddi4+0xf2>
 800062e:	4604      	mov	r4, r0
 8000630:	e6f0      	b.n	8000414 <__udivmoddi4+0x64>
 8000632:	4608      	mov	r0, r1
 8000634:	e706      	b.n	8000444 <__udivmoddi4+0x94>
 8000636:	45c8      	cmp	r8, r9
 8000638:	d2ae      	bcs.n	8000598 <__udivmoddi4+0x1e8>
 800063a:	ebb9 0e02 	subs.w	lr, r9, r2
 800063e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000642:	3801      	subs	r0, #1
 8000644:	e7a8      	b.n	8000598 <__udivmoddi4+0x1e8>
 8000646:	4631      	mov	r1, r6
 8000648:	e7ed      	b.n	8000626 <__udivmoddi4+0x276>
 800064a:	4603      	mov	r3, r0
 800064c:	e799      	b.n	8000582 <__udivmoddi4+0x1d2>
 800064e:	4630      	mov	r0, r6
 8000650:	e7d4      	b.n	80005fc <__udivmoddi4+0x24c>
 8000652:	46d6      	mov	lr, sl
 8000654:	e77f      	b.n	8000556 <__udivmoddi4+0x1a6>
 8000656:	4463      	add	r3, ip
 8000658:	3802      	subs	r0, #2
 800065a:	e74d      	b.n	80004f8 <__udivmoddi4+0x148>
 800065c:	4606      	mov	r6, r0
 800065e:	4623      	mov	r3, r4
 8000660:	4608      	mov	r0, r1
 8000662:	e70f      	b.n	8000484 <__udivmoddi4+0xd4>
 8000664:	3e02      	subs	r6, #2
 8000666:	4463      	add	r3, ip
 8000668:	e730      	b.n	80004cc <__udivmoddi4+0x11c>
 800066a:	bf00      	nop

0800066c <__aeabi_idiv0>:
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop

08000670 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000674:	4b49      	ldr	r3, [pc, #292]	@ (800079c <SystemInit+0x12c>)
 8000676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800067a:	4a48      	ldr	r2, [pc, #288]	@ (800079c <SystemInit+0x12c>)
 800067c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000680:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000684:	4b45      	ldr	r3, [pc, #276]	@ (800079c <SystemInit+0x12c>)
 8000686:	691b      	ldr	r3, [r3, #16]
 8000688:	4a44      	ldr	r2, [pc, #272]	@ (800079c <SystemInit+0x12c>)
 800068a:	f043 0310 	orr.w	r3, r3, #16
 800068e:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000690:	4b43      	ldr	r3, [pc, #268]	@ (80007a0 <SystemInit+0x130>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f003 030f 	and.w	r3, r3, #15
 8000698:	2b06      	cmp	r3, #6
 800069a:	d807      	bhi.n	80006ac <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800069c:	4b40      	ldr	r3, [pc, #256]	@ (80007a0 <SystemInit+0x130>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f023 030f 	bic.w	r3, r3, #15
 80006a4:	4a3e      	ldr	r2, [pc, #248]	@ (80007a0 <SystemInit+0x130>)
 80006a6:	f043 0307 	orr.w	r3, r3, #7
 80006aa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006ac:	4b3d      	ldr	r3, [pc, #244]	@ (80007a4 <SystemInit+0x134>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a3c      	ldr	r2, [pc, #240]	@ (80007a4 <SystemInit+0x134>)
 80006b2:	f043 0301 	orr.w	r3, r3, #1
 80006b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006b8:	4b3a      	ldr	r3, [pc, #232]	@ (80007a4 <SystemInit+0x134>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006be:	4b39      	ldr	r3, [pc, #228]	@ (80007a4 <SystemInit+0x134>)
 80006c0:	681a      	ldr	r2, [r3, #0]
 80006c2:	4938      	ldr	r1, [pc, #224]	@ (80007a4 <SystemInit+0x134>)
 80006c4:	4b38      	ldr	r3, [pc, #224]	@ (80007a8 <SystemInit+0x138>)
 80006c6:	4013      	ands	r3, r2
 80006c8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006ca:	4b35      	ldr	r3, [pc, #212]	@ (80007a0 <SystemInit+0x130>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	f003 0308 	and.w	r3, r3, #8
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d007      	beq.n	80006e6 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006d6:	4b32      	ldr	r3, [pc, #200]	@ (80007a0 <SystemInit+0x130>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	f023 030f 	bic.w	r3, r3, #15
 80006de:	4a30      	ldr	r2, [pc, #192]	@ (80007a0 <SystemInit+0x130>)
 80006e0:	f043 0307 	orr.w	r3, r3, #7
 80006e4:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006e6:	4b2f      	ldr	r3, [pc, #188]	@ (80007a4 <SystemInit+0x134>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80006ec:	4b2d      	ldr	r3, [pc, #180]	@ (80007a4 <SystemInit+0x134>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80006f2:	4b2c      	ldr	r3, [pc, #176]	@ (80007a4 <SystemInit+0x134>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80006f8:	4b2a      	ldr	r3, [pc, #168]	@ (80007a4 <SystemInit+0x134>)
 80006fa:	4a2c      	ldr	r2, [pc, #176]	@ (80007ac <SystemInit+0x13c>)
 80006fc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80006fe:	4b29      	ldr	r3, [pc, #164]	@ (80007a4 <SystemInit+0x134>)
 8000700:	4a2b      	ldr	r2, [pc, #172]	@ (80007b0 <SystemInit+0x140>)
 8000702:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000704:	4b27      	ldr	r3, [pc, #156]	@ (80007a4 <SystemInit+0x134>)
 8000706:	4a2b      	ldr	r2, [pc, #172]	@ (80007b4 <SystemInit+0x144>)
 8000708:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800070a:	4b26      	ldr	r3, [pc, #152]	@ (80007a4 <SystemInit+0x134>)
 800070c:	2200      	movs	r2, #0
 800070e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000710:	4b24      	ldr	r3, [pc, #144]	@ (80007a4 <SystemInit+0x134>)
 8000712:	4a28      	ldr	r2, [pc, #160]	@ (80007b4 <SystemInit+0x144>)
 8000714:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000716:	4b23      	ldr	r3, [pc, #140]	@ (80007a4 <SystemInit+0x134>)
 8000718:	2200      	movs	r2, #0
 800071a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800071c:	4b21      	ldr	r3, [pc, #132]	@ (80007a4 <SystemInit+0x134>)
 800071e:	4a25      	ldr	r2, [pc, #148]	@ (80007b4 <SystemInit+0x144>)
 8000720:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000722:	4b20      	ldr	r3, [pc, #128]	@ (80007a4 <SystemInit+0x134>)
 8000724:	2200      	movs	r2, #0
 8000726:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000728:	4b1e      	ldr	r3, [pc, #120]	@ (80007a4 <SystemInit+0x134>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a1d      	ldr	r2, [pc, #116]	@ (80007a4 <SystemInit+0x134>)
 800072e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000732:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000734:	4b1b      	ldr	r3, [pc, #108]	@ (80007a4 <SystemInit+0x134>)
 8000736:	2200      	movs	r2, #0
 8000738:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800073a:	4b1f      	ldr	r3, [pc, #124]	@ (80007b8 <SystemInit+0x148>)
 800073c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800073e:	4a1e      	ldr	r2, [pc, #120]	@ (80007b8 <SystemInit+0x148>)
 8000740:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000744:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000746:	4b1d      	ldr	r3, [pc, #116]	@ (80007bc <SystemInit+0x14c>)
 8000748:	681a      	ldr	r2, [r3, #0]
 800074a:	4b1d      	ldr	r3, [pc, #116]	@ (80007c0 <SystemInit+0x150>)
 800074c:	4013      	ands	r3, r2
 800074e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000752:	d202      	bcs.n	800075a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000754:	4b1b      	ldr	r3, [pc, #108]	@ (80007c4 <SystemInit+0x154>)
 8000756:	2201      	movs	r2, #1
 8000758:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800075a:	4b12      	ldr	r3, [pc, #72]	@ (80007a4 <SystemInit+0x134>)
 800075c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000760:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000764:	2b00      	cmp	r3, #0
 8000766:	d113      	bne.n	8000790 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000768:	4b0e      	ldr	r3, [pc, #56]	@ (80007a4 <SystemInit+0x134>)
 800076a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800076e:	4a0d      	ldr	r2, [pc, #52]	@ (80007a4 <SystemInit+0x134>)
 8000770:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000774:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000778:	4b13      	ldr	r3, [pc, #76]	@ (80007c8 <SystemInit+0x158>)
 800077a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800077e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000780:	4b08      	ldr	r3, [pc, #32]	@ (80007a4 <SystemInit+0x134>)
 8000782:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000786:	4a07      	ldr	r2, [pc, #28]	@ (80007a4 <SystemInit+0x134>)
 8000788:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800078c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	e000ed00 	.word	0xe000ed00
 80007a0:	52002000 	.word	0x52002000
 80007a4:	58024400 	.word	0x58024400
 80007a8:	eaf6ed7f 	.word	0xeaf6ed7f
 80007ac:	02020200 	.word	0x02020200
 80007b0:	01ff0000 	.word	0x01ff0000
 80007b4:	01010280 	.word	0x01010280
 80007b8:	580000c0 	.word	0x580000c0
 80007bc:	5c001000 	.word	0x5c001000
 80007c0:	ffff0000 	.word	0xffff0000
 80007c4:	51008108 	.word	0x51008108
 80007c8:	52004000 	.word	0x52004000

080007cc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 80007d0:	4b09      	ldr	r3, [pc, #36]	@ (80007f8 <ExitRun0Mode+0x2c>)
 80007d2:	68db      	ldr	r3, [r3, #12]
 80007d4:	4a08      	ldr	r2, [pc, #32]	@ (80007f8 <ExitRun0Mode+0x2c>)
 80007d6:	f023 0302 	bic.w	r3, r3, #2
 80007da:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80007dc:	bf00      	nop
 80007de:	4b06      	ldr	r3, [pc, #24]	@ (80007f8 <ExitRun0Mode+0x2c>)
 80007e0:	685b      	ldr	r3, [r3, #4]
 80007e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d0f9      	beq.n	80007de <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80007ea:	bf00      	nop
 80007ec:	bf00      	nop
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	58024800 	.word	0x58024800

080007fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000802:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000806:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000808:	bf00      	nop
 800080a:	4b40      	ldr	r3, [pc, #256]	@ (800090c <main+0x110>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000812:	2b00      	cmp	r3, #0
 8000814:	d004      	beq.n	8000820 <main+0x24>
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	1e5a      	subs	r2, r3, #1
 800081a:	607a      	str	r2, [r7, #4]
 800081c:	2b00      	cmp	r3, #0
 800081e:	dcf4      	bgt.n	800080a <main+0xe>
  if ( timeout < 0 )
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	2b00      	cmp	r3, #0
 8000824:	da01      	bge.n	800082a <main+0x2e>
  {
  Error_Handler();
 8000826:	f000 f8f7 	bl	8000a18 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800082a:	f000 fc47 	bl	80010bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800082e:	f000 f875 	bl	800091c <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000832:	4b36      	ldr	r3, [pc, #216]	@ (800090c <main+0x110>)
 8000834:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000838:	4a34      	ldr	r2, [pc, #208]	@ (800090c <main+0x110>)
 800083a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800083e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000842:	4b32      	ldr	r3, [pc, #200]	@ (800090c <main+0x110>)
 8000844:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000848:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800084c:	603b      	str	r3, [r7, #0]
 800084e:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000850:	2000      	movs	r0, #0
 8000852:	f001 f849 	bl	80018e8 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000856:	2100      	movs	r1, #0
 8000858:	2000      	movs	r0, #0
 800085a:	f001 f85f 	bl	800191c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800085e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000862:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000864:	bf00      	nop
 8000866:	4b29      	ldr	r3, [pc, #164]	@ (800090c <main+0x110>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800086e:	2b00      	cmp	r3, #0
 8000870:	d104      	bne.n	800087c <main+0x80>
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	1e5a      	subs	r2, r3, #1
 8000876:	607a      	str	r2, [r7, #4]
 8000878:	2b00      	cmp	r3, #0
 800087a:	dcf4      	bgt.n	8000866 <main+0x6a>
if ( timeout < 0 )
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	2b00      	cmp	r3, #0
 8000880:	da01      	bge.n	8000886 <main+0x8a>
{
Error_Handler();
 8000882:	f000 f8c9 	bl	8000a18 <Error_Handler>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000886:	2000      	movs	r0, #0
 8000888:	f000 f9ec 	bl	8000c64 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 800088c:	2001      	movs	r0, #1
 800088e:	f000 f9e9 	bl	8000c64 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000892:	2002      	movs	r0, #2
 8000894:	f000 f9e6 	bl	8000c64 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000898:	2101      	movs	r1, #1
 800089a:	2000      	movs	r0, #0
 800089c:	f000 faac 	bl	8000df8 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80008a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000910 <main+0x114>)
 80008a2:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008a6:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80008a8:	4b19      	ldr	r3, [pc, #100]	@ (8000910 <main+0x114>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80008ae:	4b18      	ldr	r3, [pc, #96]	@ (8000910 <main+0x114>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80008b4:	4b16      	ldr	r3, [pc, #88]	@ (8000910 <main+0x114>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80008ba:	4b15      	ldr	r3, [pc, #84]	@ (8000910 <main+0x114>)
 80008bc:	2200      	movs	r2, #0
 80008be:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80008c0:	4913      	ldr	r1, [pc, #76]	@ (8000910 <main+0x114>)
 80008c2:	2000      	movs	r0, #0
 80008c4:	f000 fb1c 	bl	8000f00 <BSP_COM_Init>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d001      	beq.n	80008d2 <main+0xd6>
  {
    Error_Handler();
 80008ce:	f000 f8a3 	bl	8000a18 <Error_Handler>
  }

  /* USER CODE BEGIN BSP */
  /* -- Sample board code to send message over COM1 port ---- */
  printf("Welcome to STM32 world !\n\r");
 80008d2:	4810      	ldr	r0, [pc, #64]	@ (8000914 <main+0x118>)
 80008d4:	f003 fc66 	bl	80041a4 <iprintf>
  /* -- Sample board code to switch on leds ---- */
  BSP_LED_On(LED_GREEN);
 80008d8:	2000      	movs	r0, #0
 80008da:	f000 fa39 	bl	8000d50 <BSP_LED_On>
  BSP_LED_On(LED_YELLOW);
 80008de:	2001      	movs	r0, #1
 80008e0:	f000 fa36 	bl	8000d50 <BSP_LED_On>
  BSP_LED_On(LED_RED);
 80008e4:	2002      	movs	r0, #2
 80008e6:	f000 fa33 	bl	8000d50 <BSP_LED_On>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* -- Sample board code for User push-button in interrupt mode ---- */
    if (BspButtonState == BUTTON_PRESSED)
 80008ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000918 <main+0x11c>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	2b01      	cmp	r3, #1
 80008f0:	d1fb      	bne.n	80008ea <main+0xee>
    {
      /* Update button state */
      BspButtonState = BUTTON_RELEASED;
 80008f2:	4b09      	ldr	r3, [pc, #36]	@ (8000918 <main+0x11c>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]
      /* -- Sample board code to toggle leds ---- */
      BSP_LED_Toggle(LED_GREEN);
 80008f8:	2000      	movs	r0, #0
 80008fa:	f000 fa53 	bl	8000da4 <BSP_LED_Toggle>
      BSP_LED_Toggle(LED_YELLOW);
 80008fe:	2001      	movs	r0, #1
 8000900:	f000 fa50 	bl	8000da4 <BSP_LED_Toggle>
      BSP_LED_Toggle(LED_RED);
 8000904:	2002      	movs	r0, #2
 8000906:	f000 fa4d 	bl	8000da4 <BSP_LED_Toggle>
    if (BspButtonState == BUTTON_PRESSED)
 800090a:	e7ee      	b.n	80008ea <main+0xee>
 800090c:	58024400 	.word	0x58024400
 8000910:	240000a4 	.word	0x240000a4
 8000914:	08004e94 	.word	0x08004e94
 8000918:	240000b4 	.word	0x240000b4

0800091c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b09c      	sub	sp, #112	@ 0x70
 8000920:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000922:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000926:	224c      	movs	r2, #76	@ 0x4c
 8000928:	2100      	movs	r1, #0
 800092a:	4618      	mov	r0, r3
 800092c:	f003 fc4c 	bl	80041c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000930:	1d3b      	adds	r3, r7, #4
 8000932:	2220      	movs	r2, #32
 8000934:	2100      	movs	r1, #0
 8000936:	4618      	mov	r0, r3
 8000938:	f003 fc46 	bl	80041c8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800093c:	2004      	movs	r0, #4
 800093e:	f001 f801 	bl	8001944 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000942:	2300      	movs	r3, #0
 8000944:	603b      	str	r3, [r7, #0]
 8000946:	4b28      	ldr	r3, [pc, #160]	@ (80009e8 <SystemClock_Config+0xcc>)
 8000948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800094a:	4a27      	ldr	r2, [pc, #156]	@ (80009e8 <SystemClock_Config+0xcc>)
 800094c:	f023 0301 	bic.w	r3, r3, #1
 8000950:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000952:	4b25      	ldr	r3, [pc, #148]	@ (80009e8 <SystemClock_Config+0xcc>)
 8000954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000956:	f003 0301 	and.w	r3, r3, #1
 800095a:	603b      	str	r3, [r7, #0]
 800095c:	4b23      	ldr	r3, [pc, #140]	@ (80009ec <SystemClock_Config+0xd0>)
 800095e:	699b      	ldr	r3, [r3, #24]
 8000960:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000964:	4a21      	ldr	r2, [pc, #132]	@ (80009ec <SystemClock_Config+0xd0>)
 8000966:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800096a:	6193      	str	r3, [r2, #24]
 800096c:	4b1f      	ldr	r3, [pc, #124]	@ (80009ec <SystemClock_Config+0xd0>)
 800096e:	699b      	ldr	r3, [r3, #24]
 8000970:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000974:	603b      	str	r3, [r7, #0]
 8000976:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000978:	bf00      	nop
 800097a:	4b1c      	ldr	r3, [pc, #112]	@ (80009ec <SystemClock_Config+0xd0>)
 800097c:	699b      	ldr	r3, [r3, #24]
 800097e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000982:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000986:	d1f8      	bne.n	800097a <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000988:	2302      	movs	r3, #2
 800098a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800098c:	2301      	movs	r3, #1
 800098e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000990:	2340      	movs	r3, #64	@ 0x40
 8000992:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000994:	2300      	movs	r3, #0
 8000996:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000998:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800099c:	4618      	mov	r0, r3
 800099e:	f001 f82b 	bl	80019f8 <HAL_RCC_OscConfig>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <SystemClock_Config+0x90>
  {
    Error_Handler();
 80009a8:	f000 f836 	bl	8000a18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009ac:	233f      	movs	r3, #63	@ 0x3f
 80009ae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80009b0:	2300      	movs	r3, #0
 80009b2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80009b4:	2300      	movs	r3, #0
 80009b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80009b8:	2300      	movs	r3, #0
 80009ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80009bc:	2300      	movs	r3, #0
 80009be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80009c0:	2300      	movs	r3, #0
 80009c2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80009c4:	2300      	movs	r3, #0
 80009c6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80009c8:	2300      	movs	r3, #0
 80009ca:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80009cc:	1d3b      	adds	r3, r7, #4
 80009ce:	2101      	movs	r1, #1
 80009d0:	4618      	mov	r0, r3
 80009d2:	f001 fc6b 	bl	80022ac <HAL_RCC_ClockConfig>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80009dc:	f000 f81c 	bl	8000a18 <Error_Handler>
  }
}
 80009e0:	bf00      	nop
 80009e2:	3770      	adds	r7, #112	@ 0x70
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	58000400 	.word	0x58000400
 80009ec:	58024800 	.word	0x58024800

080009f0 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	4603      	mov	r3, r0
 80009f8:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 80009fa:	79fb      	ldrb	r3, [r7, #7]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d102      	bne.n	8000a06 <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 8000a00:	4b04      	ldr	r3, [pc, #16]	@ (8000a14 <BSP_PB_Callback+0x24>)
 8000a02:	2201      	movs	r2, #1
 8000a04:	601a      	str	r2, [r3, #0]
  }
}
 8000a06:	bf00      	nop
 8000a08:	370c      	adds	r7, #12
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	240000b4 	.word	0x240000b4

08000a18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a1c:	b672      	cpsid	i
}
 8000a1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a20:	bf00      	nop
 8000a22:	e7fd      	b.n	8000a20 <Error_Handler+0x8>

08000a24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a2a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a54 <HAL_MspInit+0x30>)
 8000a2c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a30:	4a08      	ldr	r2, [pc, #32]	@ (8000a54 <HAL_MspInit+0x30>)
 8000a32:	f043 0302 	orr.w	r3, r3, #2
 8000a36:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000a3a:	4b06      	ldr	r3, [pc, #24]	@ (8000a54 <HAL_MspInit+0x30>)
 8000a3c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a40:	f003 0302 	and.w	r3, r3, #2
 8000a44:	607b      	str	r3, [r7, #4]
 8000a46:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a48:	bf00      	nop
 8000a4a:	370c      	adds	r7, #12
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr
 8000a54:	58024400 	.word	0x58024400

08000a58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a5c:	bf00      	nop
 8000a5e:	e7fd      	b.n	8000a5c <NMI_Handler+0x4>

08000a60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a64:	bf00      	nop
 8000a66:	e7fd      	b.n	8000a64 <HardFault_Handler+0x4>

08000a68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a6c:	bf00      	nop
 8000a6e:	e7fd      	b.n	8000a6c <MemManage_Handler+0x4>

08000a70 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a74:	bf00      	nop
 8000a76:	e7fd      	b.n	8000a74 <BusFault_Handler+0x4>

08000a78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a7c:	bf00      	nop
 8000a7e:	e7fd      	b.n	8000a7c <UsageFault_Handler+0x4>

08000a80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a84:	bf00      	nop
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr

08000a8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a8e:	b480      	push	{r7}
 8000a90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a92:	bf00      	nop
 8000a94:	46bd      	mov	sp, r7
 8000a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9a:	4770      	bx	lr

08000a9c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aa0:	bf00      	nop
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr

08000aaa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000aaa:	b580      	push	{r7, lr}
 8000aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000aae:	f000 fb77 	bl	80011a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ab2:	bf00      	nop
 8000ab4:	bd80      	pop	{r7, pc}

08000ab6 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000ab6:	b580      	push	{r7, lr}
 8000ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000aba:	2000      	movs	r0, #0
 8000abc:	f000 fa0e 	bl	8000edc <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000ac0:	bf00      	nop
 8000ac2:	bd80      	pop	{r7, pc}

08000ac4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	60f8      	str	r0, [r7, #12]
 8000acc:	60b9      	str	r1, [r7, #8]
 8000ace:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	617b      	str	r3, [r7, #20]
 8000ad4:	e00a      	b.n	8000aec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ad6:	f3af 8000 	nop.w
 8000ada:	4601      	mov	r1, r0
 8000adc:	68bb      	ldr	r3, [r7, #8]
 8000ade:	1c5a      	adds	r2, r3, #1
 8000ae0:	60ba      	str	r2, [r7, #8]
 8000ae2:	b2ca      	uxtb	r2, r1
 8000ae4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ae6:	697b      	ldr	r3, [r7, #20]
 8000ae8:	3301      	adds	r3, #1
 8000aea:	617b      	str	r3, [r7, #20]
 8000aec:	697a      	ldr	r2, [r7, #20]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	429a      	cmp	r2, r3
 8000af2:	dbf0      	blt.n	8000ad6 <_read+0x12>
  }

  return len;
 8000af4:	687b      	ldr	r3, [r7, #4]
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	3718      	adds	r7, #24
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}

08000afe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000afe:	b580      	push	{r7, lr}
 8000b00:	b086      	sub	sp, #24
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	60f8      	str	r0, [r7, #12]
 8000b06:	60b9      	str	r1, [r7, #8]
 8000b08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	617b      	str	r3, [r7, #20]
 8000b0e:	e009      	b.n	8000b24 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b10:	68bb      	ldr	r3, [r7, #8]
 8000b12:	1c5a      	adds	r2, r3, #1
 8000b14:	60ba      	str	r2, [r7, #8]
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f000 fa53 	bl	8000fc4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	3301      	adds	r3, #1
 8000b22:	617b      	str	r3, [r7, #20]
 8000b24:	697a      	ldr	r2, [r7, #20]
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	429a      	cmp	r2, r3
 8000b2a:	dbf1      	blt.n	8000b10 <_write+0x12>
  }
  return len;
 8000b2c:	687b      	ldr	r3, [r7, #4]
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	3718      	adds	r7, #24
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}

08000b36 <_close>:

int _close(int file)
{
 8000b36:	b480      	push	{r7}
 8000b38:	b083      	sub	sp, #12
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr

08000b4e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b4e:	b480      	push	{r7}
 8000b50:	b083      	sub	sp, #12
 8000b52:	af00      	add	r7, sp, #0
 8000b54:	6078      	str	r0, [r7, #4]
 8000b56:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b5e:	605a      	str	r2, [r3, #4]
  return 0;
 8000b60:	2300      	movs	r3, #0
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	370c      	adds	r7, #12
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr

08000b6e <_isatty>:

int _isatty(int file)
{
 8000b6e:	b480      	push	{r7}
 8000b70:	b083      	sub	sp, #12
 8000b72:	af00      	add	r7, sp, #0
 8000b74:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b76:	2301      	movs	r3, #1
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	370c      	adds	r7, #12
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr

08000b84 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	60f8      	str	r0, [r7, #12]
 8000b8c:	60b9      	str	r1, [r7, #8]
 8000b8e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b90:	2300      	movs	r3, #0
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	3714      	adds	r7, #20
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
	...

08000ba0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b086      	sub	sp, #24
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ba8:	4a14      	ldr	r2, [pc, #80]	@ (8000bfc <_sbrk+0x5c>)
 8000baa:	4b15      	ldr	r3, [pc, #84]	@ (8000c00 <_sbrk+0x60>)
 8000bac:	1ad3      	subs	r3, r2, r3
 8000bae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bb4:	4b13      	ldr	r3, [pc, #76]	@ (8000c04 <_sbrk+0x64>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d102      	bne.n	8000bc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bbc:	4b11      	ldr	r3, [pc, #68]	@ (8000c04 <_sbrk+0x64>)
 8000bbe:	4a12      	ldr	r2, [pc, #72]	@ (8000c08 <_sbrk+0x68>)
 8000bc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bc2:	4b10      	ldr	r3, [pc, #64]	@ (8000c04 <_sbrk+0x64>)
 8000bc4:	681a      	ldr	r2, [r3, #0]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	4413      	add	r3, r2
 8000bca:	693a      	ldr	r2, [r7, #16]
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	d207      	bcs.n	8000be0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bd0:	f003 fb02 	bl	80041d8 <__errno>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	220c      	movs	r2, #12
 8000bd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bda:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000bde:	e009      	b.n	8000bf4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000be0:	4b08      	ldr	r3, [pc, #32]	@ (8000c04 <_sbrk+0x64>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000be6:	4b07      	ldr	r3, [pc, #28]	@ (8000c04 <_sbrk+0x64>)
 8000be8:	681a      	ldr	r2, [r3, #0]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	4413      	add	r3, r2
 8000bee:	4a05      	ldr	r2, [pc, #20]	@ (8000c04 <_sbrk+0x64>)
 8000bf0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bf2:	68fb      	ldr	r3, [r7, #12]
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	3718      	adds	r7, #24
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	24080000 	.word	0x24080000
 8000c00:	00000400 	.word	0x00000400
 8000c04:	240000b8 	.word	0x240000b8
 8000c08:	240002b0 	.word	0x240002b0

08000c0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000c0c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000c48 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000c10:	f7ff fddc 	bl	80007cc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c14:	f7ff fd2c 	bl	8000670 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c18:	480c      	ldr	r0, [pc, #48]	@ (8000c4c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c1a:	490d      	ldr	r1, [pc, #52]	@ (8000c50 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000c54 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c20:	e002      	b.n	8000c28 <LoopCopyDataInit>

08000c22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c26:	3304      	adds	r3, #4

08000c28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c2c:	d3f9      	bcc.n	8000c22 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c58 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c30:	4c0a      	ldr	r4, [pc, #40]	@ (8000c5c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c34:	e001      	b.n	8000c3a <LoopFillZerobss>

08000c36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c38:	3204      	adds	r2, #4

08000c3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c3c:	d3fb      	bcc.n	8000c36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c3e:	f003 fad1 	bl	80041e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c42:	f7ff fddb 	bl	80007fc <main>
  bx  lr
 8000c46:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c48:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000c4c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000c50:	24000088 	.word	0x24000088
  ldr r2, =_sidata
 8000c54:	08004f28 	.word	0x08004f28
  ldr r2, =_sbss
 8000c58:	24000088 	.word	0x24000088
  ldr r4, =_ebss
 8000c5c:	240002ac 	.word	0x240002ac

08000c60 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c60:	e7fe      	b.n	8000c60 <ADC3_IRQHandler>
	...

08000c64 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b08c      	sub	sp, #48	@ 0x30
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000c72:	79fb      	ldrb	r3, [r7, #7]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d009      	beq.n	8000c8c <BSP_LED_Init+0x28>
 8000c78:	79fb      	ldrb	r3, [r7, #7]
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d006      	beq.n	8000c8c <BSP_LED_Init+0x28>
 8000c7e:	79fb      	ldrb	r3, [r7, #7]
 8000c80:	2b02      	cmp	r3, #2
 8000c82:	d003      	beq.n	8000c8c <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000c84:	f06f 0301 	mvn.w	r3, #1
 8000c88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c8a:	e055      	b.n	8000d38 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000c8c:	79fb      	ldrb	r3, [r7, #7]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d10f      	bne.n	8000cb2 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000c92:	4b2c      	ldr	r3, [pc, #176]	@ (8000d44 <BSP_LED_Init+0xe0>)
 8000c94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c98:	4a2a      	ldr	r2, [pc, #168]	@ (8000d44 <BSP_LED_Init+0xe0>)
 8000c9a:	f043 0302 	orr.w	r3, r3, #2
 8000c9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ca2:	4b28      	ldr	r3, [pc, #160]	@ (8000d44 <BSP_LED_Init+0xe0>)
 8000ca4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ca8:	f003 0302 	and.w	r3, r3, #2
 8000cac:	617b      	str	r3, [r7, #20]
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	e021      	b.n	8000cf6 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000cb2:	79fb      	ldrb	r3, [r7, #7]
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d10f      	bne.n	8000cd8 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000cb8:	4b22      	ldr	r3, [pc, #136]	@ (8000d44 <BSP_LED_Init+0xe0>)
 8000cba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cbe:	4a21      	ldr	r2, [pc, #132]	@ (8000d44 <BSP_LED_Init+0xe0>)
 8000cc0:	f043 0310 	orr.w	r3, r3, #16
 8000cc4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cc8:	4b1e      	ldr	r3, [pc, #120]	@ (8000d44 <BSP_LED_Init+0xe0>)
 8000cca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cce:	f003 0310 	and.w	r3, r3, #16
 8000cd2:	613b      	str	r3, [r7, #16]
 8000cd4:	693b      	ldr	r3, [r7, #16]
 8000cd6:	e00e      	b.n	8000cf6 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000cd8:	4b1a      	ldr	r3, [pc, #104]	@ (8000d44 <BSP_LED_Init+0xe0>)
 8000cda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cde:	4a19      	ldr	r2, [pc, #100]	@ (8000d44 <BSP_LED_Init+0xe0>)
 8000ce0:	f043 0302 	orr.w	r3, r3, #2
 8000ce4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ce8:	4b16      	ldr	r3, [pc, #88]	@ (8000d44 <BSP_LED_Init+0xe0>)
 8000cea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cee:	f003 0302 	and.w	r3, r3, #2
 8000cf2:	60fb      	str	r3, [r7, #12]
 8000cf4:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000cf6:	79fb      	ldrb	r3, [r7, #7]
 8000cf8:	4a13      	ldr	r2, [pc, #76]	@ (8000d48 <BSP_LED_Init+0xe4>)
 8000cfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000cfe:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000d00:	2301      	movs	r3, #1
 8000d02:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000d04:	2300      	movs	r3, #0
 8000d06:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d08:	2303      	movs	r3, #3
 8000d0a:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000d0c:	79fb      	ldrb	r3, [r7, #7]
 8000d0e:	4a0f      	ldr	r2, [pc, #60]	@ (8000d4c <BSP_LED_Init+0xe8>)
 8000d10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d14:	f107 0218 	add.w	r2, r7, #24
 8000d18:	4611      	mov	r1, r2
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f000 fc00 	bl	8001520 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000d20:	79fb      	ldrb	r3, [r7, #7]
 8000d22:	4a0a      	ldr	r2, [pc, #40]	@ (8000d4c <BSP_LED_Init+0xe8>)
 8000d24:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000d28:	79fb      	ldrb	r3, [r7, #7]
 8000d2a:	4a07      	ldr	r2, [pc, #28]	@ (8000d48 <BSP_LED_Init+0xe4>)
 8000d2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d30:	2200      	movs	r2, #0
 8000d32:	4619      	mov	r1, r3
 8000d34:	f000 fda4 	bl	8001880 <HAL_GPIO_WritePin>
  }

  return ret;
 8000d38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3730      	adds	r7, #48	@ 0x30
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	58024400 	.word	0x58024400
 8000d48:	08004ec0 	.word	0x08004ec0
 8000d4c:	2400000c 	.word	0x2400000c

08000d50 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	4603      	mov	r3, r0
 8000d58:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000d5e:	79fb      	ldrb	r3, [r7, #7]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d009      	beq.n	8000d78 <BSP_LED_On+0x28>
 8000d64:	79fb      	ldrb	r3, [r7, #7]
 8000d66:	2b01      	cmp	r3, #1
 8000d68:	d006      	beq.n	8000d78 <BSP_LED_On+0x28>
 8000d6a:	79fb      	ldrb	r3, [r7, #7]
 8000d6c:	2b02      	cmp	r3, #2
 8000d6e:	d003      	beq.n	8000d78 <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000d70:	f06f 0301 	mvn.w	r3, #1
 8000d74:	60fb      	str	r3, [r7, #12]
 8000d76:	e00b      	b.n	8000d90 <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8000d78:	79fb      	ldrb	r3, [r7, #7]
 8000d7a:	4a08      	ldr	r2, [pc, #32]	@ (8000d9c <BSP_LED_On+0x4c>)
 8000d7c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000d80:	79fb      	ldrb	r3, [r7, #7]
 8000d82:	4a07      	ldr	r2, [pc, #28]	@ (8000da0 <BSP_LED_On+0x50>)
 8000d84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d88:	2201      	movs	r2, #1
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	f000 fd78 	bl	8001880 <HAL_GPIO_WritePin>
  }

  return ret;
 8000d90:	68fb      	ldr	r3, [r7, #12]
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3710      	adds	r7, #16
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	2400000c 	.word	0x2400000c
 8000da0:	08004ec0 	.word	0x08004ec0

08000da4 <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	4603      	mov	r3, r0
 8000dac:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000dae:	2300      	movs	r3, #0
 8000db0:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000db2:	79fb      	ldrb	r3, [r7, #7]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d009      	beq.n	8000dcc <BSP_LED_Toggle+0x28>
 8000db8:	79fb      	ldrb	r3, [r7, #7]
 8000dba:	2b01      	cmp	r3, #1
 8000dbc:	d006      	beq.n	8000dcc <BSP_LED_Toggle+0x28>
 8000dbe:	79fb      	ldrb	r3, [r7, #7]
 8000dc0:	2b02      	cmp	r3, #2
 8000dc2:	d003      	beq.n	8000dcc <BSP_LED_Toggle+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000dc4:	f06f 0301 	mvn.w	r3, #1
 8000dc8:	60fb      	str	r3, [r7, #12]
 8000dca:	e00b      	b.n	8000de4 <BSP_LED_Toggle+0x40>
  }
  else
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8000dcc:	79fb      	ldrb	r3, [r7, #7]
 8000dce:	4a08      	ldr	r2, [pc, #32]	@ (8000df0 <BSP_LED_Toggle+0x4c>)
 8000dd0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	4907      	ldr	r1, [pc, #28]	@ (8000df4 <BSP_LED_Toggle+0x50>)
 8000dd8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4610      	mov	r0, r2
 8000de0:	f000 fd67 	bl	80018b2 <HAL_GPIO_TogglePin>
  }

  return ret;
 8000de4:	68fb      	ldr	r3, [r7, #12]
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3710      	adds	r7, #16
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	2400000c 	.word	0x2400000c
 8000df4:	08004ec0 	.word	0x08004ec0

08000df8 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b088      	sub	sp, #32
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	4603      	mov	r3, r0
 8000e00:	460a      	mov	r2, r1
 8000e02:	71fb      	strb	r3, [r7, #7]
 8000e04:	4613      	mov	r3, r2
 8000e06:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000e08:	4b2e      	ldr	r3, [pc, #184]	@ (8000ec4 <BSP_PB_Init+0xcc>)
 8000e0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e0e:	4a2d      	ldr	r2, [pc, #180]	@ (8000ec4 <BSP_PB_Init+0xcc>)
 8000e10:	f043 0304 	orr.w	r3, r3, #4
 8000e14:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e18:	4b2a      	ldr	r3, [pc, #168]	@ (8000ec4 <BSP_PB_Init+0xcc>)
 8000e1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e1e:	f003 0304 	and.w	r3, r3, #4
 8000e22:	60bb      	str	r3, [r7, #8]
 8000e24:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8000e26:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e2a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e30:	2302      	movs	r3, #2
 8000e32:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000e34:	79bb      	ldrb	r3, [r7, #6]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d10c      	bne.n	8000e54 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8000e3e:	79fb      	ldrb	r3, [r7, #7]
 8000e40:	4a21      	ldr	r2, [pc, #132]	@ (8000ec8 <BSP_PB_Init+0xd0>)
 8000e42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e46:	f107 020c 	add.w	r2, r7, #12
 8000e4a:	4611      	mov	r1, r2
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f000 fb67 	bl	8001520 <HAL_GPIO_Init>
 8000e52:	e031      	b.n	8000eb8 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000e54:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e58:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000e5a:	79fb      	ldrb	r3, [r7, #7]
 8000e5c:	4a1a      	ldr	r2, [pc, #104]	@ (8000ec8 <BSP_PB_Init+0xd0>)
 8000e5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e62:	f107 020c 	add.w	r2, r7, #12
 8000e66:	4611      	mov	r1, r2
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f000 fb59 	bl	8001520 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000e6e:	79fb      	ldrb	r3, [r7, #7]
 8000e70:	00db      	lsls	r3, r3, #3
 8000e72:	4a16      	ldr	r2, [pc, #88]	@ (8000ecc <BSP_PB_Init+0xd4>)
 8000e74:	441a      	add	r2, r3
 8000e76:	79fb      	ldrb	r3, [r7, #7]
 8000e78:	4915      	ldr	r1, [pc, #84]	@ (8000ed0 <BSP_PB_Init+0xd8>)
 8000e7a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000e7e:	4619      	mov	r1, r3
 8000e80:	4610      	mov	r0, r2
 8000e82:	f000 fafc 	bl	800147e <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000e86:	79fb      	ldrb	r3, [r7, #7]
 8000e88:	00db      	lsls	r3, r3, #3
 8000e8a:	4a10      	ldr	r2, [pc, #64]	@ (8000ecc <BSP_PB_Init+0xd4>)
 8000e8c:	1898      	adds	r0, r3, r2
 8000e8e:	79fb      	ldrb	r3, [r7, #7]
 8000e90:	4a10      	ldr	r2, [pc, #64]	@ (8000ed4 <BSP_PB_Init+0xdc>)
 8000e92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e96:	461a      	mov	r2, r3
 8000e98:	2100      	movs	r1, #0
 8000e9a:	f000 fad1 	bl	8001440 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000e9e:	2028      	movs	r0, #40	@ 0x28
 8000ea0:	79fb      	ldrb	r3, [r7, #7]
 8000ea2:	4a0d      	ldr	r2, [pc, #52]	@ (8000ed8 <BSP_PB_Init+0xe0>)
 8000ea4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	4619      	mov	r1, r3
 8000eac:	f000 fa7f 	bl	80013ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000eb0:	2328      	movs	r3, #40	@ 0x28
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f000 fa95 	bl	80013e2 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000eb8:	2300      	movs	r3, #0
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	3720      	adds	r7, #32
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	58024400 	.word	0x58024400
 8000ec8:	24000018 	.word	0x24000018
 8000ecc:	240000bc 	.word	0x240000bc
 8000ed0:	08004ec8 	.word	0x08004ec8
 8000ed4:	2400001c 	.word	0x2400001c
 8000ed8:	24000020 	.word	0x24000020

08000edc <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	00db      	lsls	r3, r3, #3
 8000eea:	4a04      	ldr	r2, [pc, #16]	@ (8000efc <BSP_PB_IRQHandler+0x20>)
 8000eec:	4413      	add	r3, r2
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f000 fada 	bl	80014a8 <HAL_EXTI_IRQHandler>
}
 8000ef4:	bf00      	nop
 8000ef6:	3708      	adds	r7, #8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	240000bc 	.word	0x240000bc

08000f00 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	6039      	str	r1, [r7, #0]
 8000f0a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8000f10:	79fb      	ldrb	r3, [r7, #7]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d003      	beq.n	8000f1e <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000f16:	f06f 0301 	mvn.w	r3, #1
 8000f1a:	60fb      	str	r3, [r7, #12]
 8000f1c:	e018      	b.n	8000f50 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	2294      	movs	r2, #148	@ 0x94
 8000f22:	fb02 f303 	mul.w	r3, r2, r3
 8000f26:	4a0d      	ldr	r2, [pc, #52]	@ (8000f5c <BSP_COM_Init+0x5c>)
 8000f28:	4413      	add	r3, r2
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f000 f86e 	bl	800100c <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000f30:	79fb      	ldrb	r3, [r7, #7]
 8000f32:	2294      	movs	r2, #148	@ 0x94
 8000f34:	fb02 f303 	mul.w	r3, r2, r3
 8000f38:	4a08      	ldr	r2, [pc, #32]	@ (8000f5c <BSP_COM_Init+0x5c>)
 8000f3a:	4413      	add	r3, r2
 8000f3c:	6839      	ldr	r1, [r7, #0]
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f000 f80e 	bl	8000f60 <MX_USART3_Init>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d002      	beq.n	8000f50 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8000f4a:	f06f 0303 	mvn.w	r3, #3
 8000f4e:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8000f50:	68fb      	ldr	r3, [r7, #12]
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3710      	adds	r7, #16
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	240000c4 	.word	0x240000c4

08000f60 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
 8000f68:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8000f6a:	4b15      	ldr	r3, [pc, #84]	@ (8000fc0 <MX_USART3_Init+0x60>)
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	220c      	movs	r2, #12
 8000f7e:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	895b      	ldrh	r3, [r3, #10]
 8000f84:	461a      	mov	r2, r3
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685a      	ldr	r2, [r3, #4]
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	891b      	ldrh	r3, [r3, #8]
 8000f96:	461a      	mov	r2, r3
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	899b      	ldrh	r3, [r3, #12]
 8000fa0:	461a      	mov	r2, r3
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000fac:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8000fae:	6878      	ldr	r0, [r7, #4]
 8000fb0:	f001 ffc6 	bl	8002f40 <HAL_UART_Init>
 8000fb4:	4603      	mov	r3, r0
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	24000008 	.word	0x24000008

08000fc4 <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8000fcc:	4b09      	ldr	r3, [pc, #36]	@ (8000ff4 <__io_putchar+0x30>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	2394      	movs	r3, #148	@ 0x94
 8000fd4:	fb02 f303 	mul.w	r3, r2, r3
 8000fd8:	4a07      	ldr	r2, [pc, #28]	@ (8000ff8 <__io_putchar+0x34>)
 8000fda:	1898      	adds	r0, r3, r2
 8000fdc:	1d39      	adds	r1, r7, #4
 8000fde:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	f002 f806 	bl	8002ff4 <HAL_UART_Transmit>
  return ch;
 8000fe8:	687b      	ldr	r3, [r7, #4]
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	24000158 	.word	0x24000158
 8000ff8:	240000c4 	.word	0x240000c4

08000ffc <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001000:	2000      	movs	r0, #0
 8001002:	f7ff fcf5 	bl	80009f0 <BSP_PB_Callback>
}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
	...

0800100c <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b08a      	sub	sp, #40	@ 0x28
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001014:	4b27      	ldr	r3, [pc, #156]	@ (80010b4 <COM1_MspInit+0xa8>)
 8001016:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800101a:	4a26      	ldr	r2, [pc, #152]	@ (80010b4 <COM1_MspInit+0xa8>)
 800101c:	f043 0308 	orr.w	r3, r3, #8
 8001020:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001024:	4b23      	ldr	r3, [pc, #140]	@ (80010b4 <COM1_MspInit+0xa8>)
 8001026:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800102a:	f003 0308 	and.w	r3, r3, #8
 800102e:	613b      	str	r3, [r7, #16]
 8001030:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8001032:	4b20      	ldr	r3, [pc, #128]	@ (80010b4 <COM1_MspInit+0xa8>)
 8001034:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001038:	4a1e      	ldr	r2, [pc, #120]	@ (80010b4 <COM1_MspInit+0xa8>)
 800103a:	f043 0308 	orr.w	r3, r3, #8
 800103e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001042:	4b1c      	ldr	r3, [pc, #112]	@ (80010b4 <COM1_MspInit+0xa8>)
 8001044:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001048:	f003 0308 	and.w	r3, r3, #8
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8001050:	4b18      	ldr	r3, [pc, #96]	@ (80010b4 <COM1_MspInit+0xa8>)
 8001052:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001056:	4a17      	ldr	r2, [pc, #92]	@ (80010b4 <COM1_MspInit+0xa8>)
 8001058:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800105c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001060:	4b14      	ldr	r3, [pc, #80]	@ (80010b4 <COM1_MspInit+0xa8>)
 8001062:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001066:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800106a:	60bb      	str	r3, [r7, #8]
 800106c:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 800106e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001072:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001074:	2302      	movs	r3, #2
 8001076:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001078:	2302      	movs	r3, #2
 800107a:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800107c:	2301      	movs	r3, #1
 800107e:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001080:	2307      	movs	r3, #7
 8001082:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001084:	f107 0314 	add.w	r3, r7, #20
 8001088:	4619      	mov	r1, r3
 800108a:	480b      	ldr	r0, [pc, #44]	@ (80010b8 <COM1_MspInit+0xac>)
 800108c:	f000 fa48 	bl	8001520 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001090:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001094:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001096:	2302      	movs	r3, #2
 8001098:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800109a:	2307      	movs	r3, #7
 800109c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800109e:	f107 0314 	add.w	r3, r7, #20
 80010a2:	4619      	mov	r1, r3
 80010a4:	4804      	ldr	r0, [pc, #16]	@ (80010b8 <COM1_MspInit+0xac>)
 80010a6:	f000 fa3b 	bl	8001520 <HAL_GPIO_Init>
}
 80010aa:	bf00      	nop
 80010ac:	3728      	adds	r7, #40	@ 0x28
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	58024400 	.word	0x58024400
 80010b8:	58020c00 	.word	0x58020c00

080010bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010c2:	2003      	movs	r0, #3
 80010c4:	f000 f968 	bl	8001398 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80010c8:	f001 faa6 	bl	8002618 <HAL_RCC_GetSysClockFreq>
 80010cc:	4602      	mov	r2, r0
 80010ce:	4b15      	ldr	r3, [pc, #84]	@ (8001124 <HAL_Init+0x68>)
 80010d0:	699b      	ldr	r3, [r3, #24]
 80010d2:	0a1b      	lsrs	r3, r3, #8
 80010d4:	f003 030f 	and.w	r3, r3, #15
 80010d8:	4913      	ldr	r1, [pc, #76]	@ (8001128 <HAL_Init+0x6c>)
 80010da:	5ccb      	ldrb	r3, [r1, r3]
 80010dc:	f003 031f 	and.w	r3, r3, #31
 80010e0:	fa22 f303 	lsr.w	r3, r2, r3
 80010e4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80010e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001124 <HAL_Init+0x68>)
 80010e8:	699b      	ldr	r3, [r3, #24]
 80010ea:	f003 030f 	and.w	r3, r3, #15
 80010ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001128 <HAL_Init+0x6c>)
 80010f0:	5cd3      	ldrb	r3, [r2, r3]
 80010f2:	f003 031f 	and.w	r3, r3, #31
 80010f6:	687a      	ldr	r2, [r7, #4]
 80010f8:	fa22 f303 	lsr.w	r3, r2, r3
 80010fc:	4a0b      	ldr	r2, [pc, #44]	@ (800112c <HAL_Init+0x70>)
 80010fe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001100:	4a0b      	ldr	r2, [pc, #44]	@ (8001130 <HAL_Init+0x74>)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001106:	2000      	movs	r0, #0
 8001108:	f000 f814 	bl	8001134 <HAL_InitTick>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001112:	2301      	movs	r3, #1
 8001114:	e002      	b.n	800111c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001116:	f7ff fc85 	bl	8000a24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800111a:	2300      	movs	r3, #0
}
 800111c:	4618      	mov	r0, r3
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	58024400 	.word	0x58024400
 8001128:	08004eb0 	.word	0x08004eb0
 800112c:	24000004 	.word	0x24000004
 8001130:	24000000 	.word	0x24000000

08001134 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800113c:	4b15      	ldr	r3, [pc, #84]	@ (8001194 <HAL_InitTick+0x60>)
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d101      	bne.n	8001148 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001144:	2301      	movs	r3, #1
 8001146:	e021      	b.n	800118c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001148:	4b13      	ldr	r3, [pc, #76]	@ (8001198 <HAL_InitTick+0x64>)
 800114a:	681a      	ldr	r2, [r3, #0]
 800114c:	4b11      	ldr	r3, [pc, #68]	@ (8001194 <HAL_InitTick+0x60>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	4619      	mov	r1, r3
 8001152:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001156:	fbb3 f3f1 	udiv	r3, r3, r1
 800115a:	fbb2 f3f3 	udiv	r3, r2, r3
 800115e:	4618      	mov	r0, r3
 8001160:	f000 f94d 	bl	80013fe <HAL_SYSTICK_Config>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	e00e      	b.n	800118c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2b0f      	cmp	r3, #15
 8001172:	d80a      	bhi.n	800118a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001174:	2200      	movs	r2, #0
 8001176:	6879      	ldr	r1, [r7, #4]
 8001178:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800117c:	f000 f917 	bl	80013ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001180:	4a06      	ldr	r2, [pc, #24]	@ (800119c <HAL_InitTick+0x68>)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001186:	2300      	movs	r3, #0
 8001188:	e000      	b.n	800118c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800118a:	2301      	movs	r3, #1
}
 800118c:	4618      	mov	r0, r3
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	24000028 	.word	0x24000028
 8001198:	24000000 	.word	0x24000000
 800119c:	24000024 	.word	0x24000024

080011a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011a4:	4b06      	ldr	r3, [pc, #24]	@ (80011c0 <HAL_IncTick+0x20>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	461a      	mov	r2, r3
 80011aa:	4b06      	ldr	r3, [pc, #24]	@ (80011c4 <HAL_IncTick+0x24>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4413      	add	r3, r2
 80011b0:	4a04      	ldr	r2, [pc, #16]	@ (80011c4 <HAL_IncTick+0x24>)
 80011b2:	6013      	str	r3, [r2, #0]
}
 80011b4:	bf00      	nop
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	24000028 	.word	0x24000028
 80011c4:	2400015c 	.word	0x2400015c

080011c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  return uwTick;
 80011cc:	4b03      	ldr	r3, [pc, #12]	@ (80011dc <HAL_GetTick+0x14>)
 80011ce:	681b      	ldr	r3, [r3, #0]
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	2400015c 	.word	0x2400015c

080011e0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80011e4:	4b03      	ldr	r3, [pc, #12]	@ (80011f4 <HAL_GetREVID+0x14>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	0c1b      	lsrs	r3, r3, #16
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr
 80011f4:	5c001000 	.word	0x5c001000

080011f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b085      	sub	sp, #20
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	f003 0307 	and.w	r3, r3, #7
 8001206:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001208:	4b0b      	ldr	r3, [pc, #44]	@ (8001238 <__NVIC_SetPriorityGrouping+0x40>)
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800120e:	68ba      	ldr	r2, [r7, #8]
 8001210:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001214:	4013      	ands	r3, r2
 8001216:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001220:	4b06      	ldr	r3, [pc, #24]	@ (800123c <__NVIC_SetPriorityGrouping+0x44>)
 8001222:	4313      	orrs	r3, r2
 8001224:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001226:	4a04      	ldr	r2, [pc, #16]	@ (8001238 <__NVIC_SetPriorityGrouping+0x40>)
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	60d3      	str	r3, [r2, #12]
}
 800122c:	bf00      	nop
 800122e:	3714      	adds	r7, #20
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr
 8001238:	e000ed00 	.word	0xe000ed00
 800123c:	05fa0000 	.word	0x05fa0000

08001240 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001244:	4b04      	ldr	r3, [pc, #16]	@ (8001258 <__NVIC_GetPriorityGrouping+0x18>)
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	0a1b      	lsrs	r3, r3, #8
 800124a:	f003 0307 	and.w	r3, r3, #7
}
 800124e:	4618      	mov	r0, r3
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	e000ed00 	.word	0xe000ed00

0800125c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	4603      	mov	r3, r0
 8001264:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001266:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800126a:	2b00      	cmp	r3, #0
 800126c:	db0b      	blt.n	8001286 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800126e:	88fb      	ldrh	r3, [r7, #6]
 8001270:	f003 021f 	and.w	r2, r3, #31
 8001274:	4907      	ldr	r1, [pc, #28]	@ (8001294 <__NVIC_EnableIRQ+0x38>)
 8001276:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800127a:	095b      	lsrs	r3, r3, #5
 800127c:	2001      	movs	r0, #1
 800127e:	fa00 f202 	lsl.w	r2, r0, r2
 8001282:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001286:	bf00      	nop
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	e000e100 	.word	0xe000e100

08001298 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	6039      	str	r1, [r7, #0]
 80012a2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80012a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	db0a      	blt.n	80012c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	b2da      	uxtb	r2, r3
 80012b0:	490c      	ldr	r1, [pc, #48]	@ (80012e4 <__NVIC_SetPriority+0x4c>)
 80012b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012b6:	0112      	lsls	r2, r2, #4
 80012b8:	b2d2      	uxtb	r2, r2
 80012ba:	440b      	add	r3, r1
 80012bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012c0:	e00a      	b.n	80012d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	b2da      	uxtb	r2, r3
 80012c6:	4908      	ldr	r1, [pc, #32]	@ (80012e8 <__NVIC_SetPriority+0x50>)
 80012c8:	88fb      	ldrh	r3, [r7, #6]
 80012ca:	f003 030f 	and.w	r3, r3, #15
 80012ce:	3b04      	subs	r3, #4
 80012d0:	0112      	lsls	r2, r2, #4
 80012d2:	b2d2      	uxtb	r2, r2
 80012d4:	440b      	add	r3, r1
 80012d6:	761a      	strb	r2, [r3, #24]
}
 80012d8:	bf00      	nop
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr
 80012e4:	e000e100 	.word	0xe000e100
 80012e8:	e000ed00 	.word	0xe000ed00

080012ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b089      	sub	sp, #36	@ 0x24
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	60f8      	str	r0, [r7, #12]
 80012f4:	60b9      	str	r1, [r7, #8]
 80012f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	f003 0307 	and.w	r3, r3, #7
 80012fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	f1c3 0307 	rsb	r3, r3, #7
 8001306:	2b04      	cmp	r3, #4
 8001308:	bf28      	it	cs
 800130a:	2304      	movcs	r3, #4
 800130c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	3304      	adds	r3, #4
 8001312:	2b06      	cmp	r3, #6
 8001314:	d902      	bls.n	800131c <NVIC_EncodePriority+0x30>
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	3b03      	subs	r3, #3
 800131a:	e000      	b.n	800131e <NVIC_EncodePriority+0x32>
 800131c:	2300      	movs	r3, #0
 800131e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001320:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001324:	69bb      	ldr	r3, [r7, #24]
 8001326:	fa02 f303 	lsl.w	r3, r2, r3
 800132a:	43da      	mvns	r2, r3
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	401a      	ands	r2, r3
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001334:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	fa01 f303 	lsl.w	r3, r1, r3
 800133e:	43d9      	mvns	r1, r3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001344:	4313      	orrs	r3, r2
         );
}
 8001346:	4618      	mov	r0, r3
 8001348:	3724      	adds	r7, #36	@ 0x24
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
	...

08001354 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	3b01      	subs	r3, #1
 8001360:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001364:	d301      	bcc.n	800136a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001366:	2301      	movs	r3, #1
 8001368:	e00f      	b.n	800138a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800136a:	4a0a      	ldr	r2, [pc, #40]	@ (8001394 <SysTick_Config+0x40>)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	3b01      	subs	r3, #1
 8001370:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001372:	210f      	movs	r1, #15
 8001374:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001378:	f7ff ff8e 	bl	8001298 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800137c:	4b05      	ldr	r3, [pc, #20]	@ (8001394 <SysTick_Config+0x40>)
 800137e:	2200      	movs	r2, #0
 8001380:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001382:	4b04      	ldr	r3, [pc, #16]	@ (8001394 <SysTick_Config+0x40>)
 8001384:	2207      	movs	r2, #7
 8001386:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001388:	2300      	movs	r3, #0
}
 800138a:	4618      	mov	r0, r3
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	e000e010 	.word	0xe000e010

08001398 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff ff29 	bl	80011f8 <__NVIC_SetPriorityGrouping>
}
 80013a6:	bf00      	nop
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b086      	sub	sp, #24
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	4603      	mov	r3, r0
 80013b6:	60b9      	str	r1, [r7, #8]
 80013b8:	607a      	str	r2, [r7, #4]
 80013ba:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80013bc:	f7ff ff40 	bl	8001240 <__NVIC_GetPriorityGrouping>
 80013c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	68b9      	ldr	r1, [r7, #8]
 80013c6:	6978      	ldr	r0, [r7, #20]
 80013c8:	f7ff ff90 	bl	80012ec <NVIC_EncodePriority>
 80013cc:	4602      	mov	r2, r0
 80013ce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013d2:	4611      	mov	r1, r2
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff ff5f 	bl	8001298 <__NVIC_SetPriority>
}
 80013da:	bf00      	nop
 80013dc:	3718      	adds	r7, #24
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}

080013e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b082      	sub	sp, #8
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	4603      	mov	r3, r0
 80013ea:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff ff33 	bl	800125c <__NVIC_EnableIRQ>
}
 80013f6:	bf00      	nop
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}

080013fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013fe:	b580      	push	{r7, lr}
 8001400:	b082      	sub	sp, #8
 8001402:	af00      	add	r7, sp, #0
 8001404:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	f7ff ffa4 	bl	8001354 <SysTick_Config>
 800140c:	4603      	mov	r3, r0
}
 800140e:	4618      	mov	r0, r3
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
	...

08001418 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 800141c:	4b07      	ldr	r3, [pc, #28]	@ (800143c <HAL_GetCurrentCPUID+0x24>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	091b      	lsrs	r3, r3, #4
 8001422:	f003 030f 	and.w	r3, r3, #15
 8001426:	2b07      	cmp	r3, #7
 8001428:	d101      	bne.n	800142e <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 800142a:	2303      	movs	r3, #3
 800142c:	e000      	b.n	8001430 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 800142e:	2301      	movs	r3, #1
  }
}
 8001430:	4618      	mov	r0, r3
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	e000ed00 	.word	0xe000ed00

08001440 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8001440:	b480      	push	{r7}
 8001442:	b087      	sub	sp, #28
 8001444:	af00      	add	r7, sp, #0
 8001446:	60f8      	str	r0, [r7, #12]
 8001448:	460b      	mov	r3, r1
 800144a:	607a      	str	r2, [r7, #4]
 800144c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800144e:	2300      	movs	r3, #0
 8001450:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d101      	bne.n	800145c <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8001458:	2301      	movs	r3, #1
 800145a:	e00a      	b.n	8001472 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 800145c:	7afb      	ldrb	r3, [r7, #11]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d103      	bne.n	800146a <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	687a      	ldr	r2, [r7, #4]
 8001466:	605a      	str	r2, [r3, #4]
      break;
 8001468:	e002      	b.n	8001470 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	75fb      	strb	r3, [r7, #23]
      break;
 800146e:	bf00      	nop
  }

  return status;
 8001470:	7dfb      	ldrb	r3, [r7, #23]
}
 8001472:	4618      	mov	r0, r3
 8001474:	371c      	adds	r7, #28
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr

0800147e <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800147e:	b480      	push	{r7}
 8001480:	b083      	sub	sp, #12
 8001482:	af00      	add	r7, sp, #0
 8001484:	6078      	str	r0, [r7, #4]
 8001486:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d101      	bne.n	8001492 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e003      	b.n	800149a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	683a      	ldr	r2, [r7, #0]
 8001496:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001498:	2300      	movs	r3, #0
  }
}
 800149a:	4618      	mov	r0, r3
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
	...

080014a8 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b086      	sub	sp, #24
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	0c1b      	lsrs	r3, r3, #16
 80014b6:	f003 0303 	and.w	r3, r3, #3
 80014ba:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f003 031f 	and.w	r3, r3, #31
 80014c4:	2201      	movs	r2, #1
 80014c6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ca:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 80014cc:	f7ff ffa4 	bl	8001418 <HAL_GetCurrentCPUID>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b03      	cmp	r3, #3
 80014d4:	d105      	bne.n	80014e2 <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	011a      	lsls	r2, r3, #4
 80014da:	4b0f      	ldr	r3, [pc, #60]	@ (8001518 <HAL_EXTI_IRQHandler+0x70>)
 80014dc:	4413      	add	r3, r2
 80014de:	617b      	str	r3, [r7, #20]
 80014e0:	e004      	b.n	80014ec <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	011a      	lsls	r2, r3, #4
 80014e6:	4b0d      	ldr	r3, [pc, #52]	@ (800151c <HAL_EXTI_IRQHandler+0x74>)
 80014e8:	4413      	add	r3, r2
 80014ea:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	68fa      	ldr	r2, [r7, #12]
 80014f2:	4013      	ands	r3, r2
 80014f4:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d009      	beq.n	8001510 <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	68fa      	ldr	r2, [r7, #12]
 8001500:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d002      	beq.n	8001510 <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	4798      	blx	r3
    }
  }
}
 8001510:	bf00      	nop
 8001512:	3718      	adds	r7, #24
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	58000088 	.word	0x58000088
 800151c:	580000c8 	.word	0x580000c8

08001520 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001520:	b480      	push	{r7}
 8001522:	b089      	sub	sp, #36	@ 0x24
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800152a:	2300      	movs	r3, #0
 800152c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800152e:	4b89      	ldr	r3, [pc, #548]	@ (8001754 <HAL_GPIO_Init+0x234>)
 8001530:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001532:	e194      	b.n	800185e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	2101      	movs	r1, #1
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	fa01 f303 	lsl.w	r3, r1, r3
 8001540:	4013      	ands	r3, r2
 8001542:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001544:	693b      	ldr	r3, [r7, #16]
 8001546:	2b00      	cmp	r3, #0
 8001548:	f000 8186 	beq.w	8001858 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	f003 0303 	and.w	r3, r3, #3
 8001554:	2b01      	cmp	r3, #1
 8001556:	d005      	beq.n	8001564 <HAL_GPIO_Init+0x44>
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f003 0303 	and.w	r3, r3, #3
 8001560:	2b02      	cmp	r3, #2
 8001562:	d130      	bne.n	80015c6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	689b      	ldr	r3, [r3, #8]
 8001568:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	005b      	lsls	r3, r3, #1
 800156e:	2203      	movs	r2, #3
 8001570:	fa02 f303 	lsl.w	r3, r2, r3
 8001574:	43db      	mvns	r3, r3
 8001576:	69ba      	ldr	r2, [r7, #24]
 8001578:	4013      	ands	r3, r2
 800157a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	68da      	ldr	r2, [r3, #12]
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	005b      	lsls	r3, r3, #1
 8001584:	fa02 f303 	lsl.w	r3, r2, r3
 8001588:	69ba      	ldr	r2, [r7, #24]
 800158a:	4313      	orrs	r3, r2
 800158c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800159a:	2201      	movs	r2, #1
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	fa02 f303 	lsl.w	r3, r2, r3
 80015a2:	43db      	mvns	r3, r3
 80015a4:	69ba      	ldr	r2, [r7, #24]
 80015a6:	4013      	ands	r3, r2
 80015a8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	091b      	lsrs	r3, r3, #4
 80015b0:	f003 0201 	and.w	r2, r3, #1
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ba:	69ba      	ldr	r2, [r7, #24]
 80015bc:	4313      	orrs	r3, r2
 80015be:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	69ba      	ldr	r2, [r7, #24]
 80015c4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	f003 0303 	and.w	r3, r3, #3
 80015ce:	2b03      	cmp	r3, #3
 80015d0:	d017      	beq.n	8001602 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	68db      	ldr	r3, [r3, #12]
 80015d6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80015d8:	69fb      	ldr	r3, [r7, #28]
 80015da:	005b      	lsls	r3, r3, #1
 80015dc:	2203      	movs	r2, #3
 80015de:	fa02 f303 	lsl.w	r3, r2, r3
 80015e2:	43db      	mvns	r3, r3
 80015e4:	69ba      	ldr	r2, [r7, #24]
 80015e6:	4013      	ands	r3, r2
 80015e8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	689a      	ldr	r2, [r3, #8]
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	005b      	lsls	r3, r3, #1
 80015f2:	fa02 f303 	lsl.w	r3, r2, r3
 80015f6:	69ba      	ldr	r2, [r7, #24]
 80015f8:	4313      	orrs	r3, r2
 80015fa:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	69ba      	ldr	r2, [r7, #24]
 8001600:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	f003 0303 	and.w	r3, r3, #3
 800160a:	2b02      	cmp	r3, #2
 800160c:	d123      	bne.n	8001656 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800160e:	69fb      	ldr	r3, [r7, #28]
 8001610:	08da      	lsrs	r2, r3, #3
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	3208      	adds	r2, #8
 8001616:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800161a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	f003 0307 	and.w	r3, r3, #7
 8001622:	009b      	lsls	r3, r3, #2
 8001624:	220f      	movs	r2, #15
 8001626:	fa02 f303 	lsl.w	r3, r2, r3
 800162a:	43db      	mvns	r3, r3
 800162c:	69ba      	ldr	r2, [r7, #24]
 800162e:	4013      	ands	r3, r2
 8001630:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	691a      	ldr	r2, [r3, #16]
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	f003 0307 	and.w	r3, r3, #7
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	fa02 f303 	lsl.w	r3, r2, r3
 8001642:	69ba      	ldr	r2, [r7, #24]
 8001644:	4313      	orrs	r3, r2
 8001646:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	08da      	lsrs	r2, r3, #3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	3208      	adds	r2, #8
 8001650:	69b9      	ldr	r1, [r7, #24]
 8001652:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	005b      	lsls	r3, r3, #1
 8001660:	2203      	movs	r2, #3
 8001662:	fa02 f303 	lsl.w	r3, r2, r3
 8001666:	43db      	mvns	r3, r3
 8001668:	69ba      	ldr	r2, [r7, #24]
 800166a:	4013      	ands	r3, r2
 800166c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	f003 0203 	and.w	r2, r3, #3
 8001676:	69fb      	ldr	r3, [r7, #28]
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	fa02 f303 	lsl.w	r3, r2, r3
 800167e:	69ba      	ldr	r2, [r7, #24]
 8001680:	4313      	orrs	r3, r2
 8001682:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	69ba      	ldr	r2, [r7, #24]
 8001688:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001692:	2b00      	cmp	r3, #0
 8001694:	f000 80e0 	beq.w	8001858 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001698:	4b2f      	ldr	r3, [pc, #188]	@ (8001758 <HAL_GPIO_Init+0x238>)
 800169a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800169e:	4a2e      	ldr	r2, [pc, #184]	@ (8001758 <HAL_GPIO_Init+0x238>)
 80016a0:	f043 0302 	orr.w	r3, r3, #2
 80016a4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80016a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001758 <HAL_GPIO_Init+0x238>)
 80016aa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80016ae:	f003 0302 	and.w	r3, r3, #2
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016b6:	4a29      	ldr	r2, [pc, #164]	@ (800175c <HAL_GPIO_Init+0x23c>)
 80016b8:	69fb      	ldr	r3, [r7, #28]
 80016ba:	089b      	lsrs	r3, r3, #2
 80016bc:	3302      	adds	r3, #2
 80016be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	f003 0303 	and.w	r3, r3, #3
 80016ca:	009b      	lsls	r3, r3, #2
 80016cc:	220f      	movs	r2, #15
 80016ce:	fa02 f303 	lsl.w	r3, r2, r3
 80016d2:	43db      	mvns	r3, r3
 80016d4:	69ba      	ldr	r2, [r7, #24]
 80016d6:	4013      	ands	r3, r2
 80016d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4a20      	ldr	r2, [pc, #128]	@ (8001760 <HAL_GPIO_Init+0x240>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d052      	beq.n	8001788 <HAL_GPIO_Init+0x268>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4a1f      	ldr	r2, [pc, #124]	@ (8001764 <HAL_GPIO_Init+0x244>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d031      	beq.n	800174e <HAL_GPIO_Init+0x22e>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4a1e      	ldr	r2, [pc, #120]	@ (8001768 <HAL_GPIO_Init+0x248>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d02b      	beq.n	800174a <HAL_GPIO_Init+0x22a>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4a1d      	ldr	r2, [pc, #116]	@ (800176c <HAL_GPIO_Init+0x24c>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d025      	beq.n	8001746 <HAL_GPIO_Init+0x226>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4a1c      	ldr	r2, [pc, #112]	@ (8001770 <HAL_GPIO_Init+0x250>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d01f      	beq.n	8001742 <HAL_GPIO_Init+0x222>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4a1b      	ldr	r2, [pc, #108]	@ (8001774 <HAL_GPIO_Init+0x254>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d019      	beq.n	800173e <HAL_GPIO_Init+0x21e>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4a1a      	ldr	r2, [pc, #104]	@ (8001778 <HAL_GPIO_Init+0x258>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d013      	beq.n	800173a <HAL_GPIO_Init+0x21a>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4a19      	ldr	r2, [pc, #100]	@ (800177c <HAL_GPIO_Init+0x25c>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d00d      	beq.n	8001736 <HAL_GPIO_Init+0x216>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4a18      	ldr	r2, [pc, #96]	@ (8001780 <HAL_GPIO_Init+0x260>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d007      	beq.n	8001732 <HAL_GPIO_Init+0x212>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4a17      	ldr	r2, [pc, #92]	@ (8001784 <HAL_GPIO_Init+0x264>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d101      	bne.n	800172e <HAL_GPIO_Init+0x20e>
 800172a:	2309      	movs	r3, #9
 800172c:	e02d      	b.n	800178a <HAL_GPIO_Init+0x26a>
 800172e:	230a      	movs	r3, #10
 8001730:	e02b      	b.n	800178a <HAL_GPIO_Init+0x26a>
 8001732:	2308      	movs	r3, #8
 8001734:	e029      	b.n	800178a <HAL_GPIO_Init+0x26a>
 8001736:	2307      	movs	r3, #7
 8001738:	e027      	b.n	800178a <HAL_GPIO_Init+0x26a>
 800173a:	2306      	movs	r3, #6
 800173c:	e025      	b.n	800178a <HAL_GPIO_Init+0x26a>
 800173e:	2305      	movs	r3, #5
 8001740:	e023      	b.n	800178a <HAL_GPIO_Init+0x26a>
 8001742:	2304      	movs	r3, #4
 8001744:	e021      	b.n	800178a <HAL_GPIO_Init+0x26a>
 8001746:	2303      	movs	r3, #3
 8001748:	e01f      	b.n	800178a <HAL_GPIO_Init+0x26a>
 800174a:	2302      	movs	r3, #2
 800174c:	e01d      	b.n	800178a <HAL_GPIO_Init+0x26a>
 800174e:	2301      	movs	r3, #1
 8001750:	e01b      	b.n	800178a <HAL_GPIO_Init+0x26a>
 8001752:	bf00      	nop
 8001754:	58000080 	.word	0x58000080
 8001758:	58024400 	.word	0x58024400
 800175c:	58000400 	.word	0x58000400
 8001760:	58020000 	.word	0x58020000
 8001764:	58020400 	.word	0x58020400
 8001768:	58020800 	.word	0x58020800
 800176c:	58020c00 	.word	0x58020c00
 8001770:	58021000 	.word	0x58021000
 8001774:	58021400 	.word	0x58021400
 8001778:	58021800 	.word	0x58021800
 800177c:	58021c00 	.word	0x58021c00
 8001780:	58022000 	.word	0x58022000
 8001784:	58022400 	.word	0x58022400
 8001788:	2300      	movs	r3, #0
 800178a:	69fa      	ldr	r2, [r7, #28]
 800178c:	f002 0203 	and.w	r2, r2, #3
 8001790:	0092      	lsls	r2, r2, #2
 8001792:	4093      	lsls	r3, r2
 8001794:	69ba      	ldr	r2, [r7, #24]
 8001796:	4313      	orrs	r3, r2
 8001798:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800179a:	4938      	ldr	r1, [pc, #224]	@ (800187c <HAL_GPIO_Init+0x35c>)
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	089b      	lsrs	r3, r3, #2
 80017a0:	3302      	adds	r3, #2
 80017a2:	69ba      	ldr	r2, [r7, #24]
 80017a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80017a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80017b0:	693b      	ldr	r3, [r7, #16]
 80017b2:	43db      	mvns	r3, r3
 80017b4:	69ba      	ldr	r2, [r7, #24]
 80017b6:	4013      	ands	r3, r2
 80017b8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d003      	beq.n	80017ce <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80017c6:	69ba      	ldr	r2, [r7, #24]
 80017c8:	693b      	ldr	r3, [r7, #16]
 80017ca:	4313      	orrs	r3, r2
 80017cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80017ce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80017d2:	69bb      	ldr	r3, [r7, #24]
 80017d4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80017d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	43db      	mvns	r3, r3
 80017e2:	69ba      	ldr	r2, [r7, #24]
 80017e4:	4013      	ands	r3, r2
 80017e6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d003      	beq.n	80017fc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80017f4:	69ba      	ldr	r2, [r7, #24]
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	4313      	orrs	r3, r2
 80017fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80017fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001800:	69bb      	ldr	r3, [r7, #24]
 8001802:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	43db      	mvns	r3, r3
 800180e:	69ba      	ldr	r2, [r7, #24]
 8001810:	4013      	ands	r3, r2
 8001812:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800181c:	2b00      	cmp	r3, #0
 800181e:	d003      	beq.n	8001828 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	4313      	orrs	r3, r2
 8001826:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	69ba      	ldr	r2, [r7, #24]
 800182c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	43db      	mvns	r3, r3
 8001838:	69ba      	ldr	r2, [r7, #24]
 800183a:	4013      	ands	r3, r2
 800183c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d003      	beq.n	8001852 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800184a:	69ba      	ldr	r2, [r7, #24]
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	4313      	orrs	r3, r2
 8001850:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	69ba      	ldr	r2, [r7, #24]
 8001856:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001858:	69fb      	ldr	r3, [r7, #28]
 800185a:	3301      	adds	r3, #1
 800185c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	fa22 f303 	lsr.w	r3, r2, r3
 8001868:	2b00      	cmp	r3, #0
 800186a:	f47f ae63 	bne.w	8001534 <HAL_GPIO_Init+0x14>
  }
}
 800186e:	bf00      	nop
 8001870:	bf00      	nop
 8001872:	3724      	adds	r7, #36	@ 0x24
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr
 800187c:	58000400 	.word	0x58000400

08001880 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	460b      	mov	r3, r1
 800188a:	807b      	strh	r3, [r7, #2]
 800188c:	4613      	mov	r3, r2
 800188e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001890:	787b      	ldrb	r3, [r7, #1]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d003      	beq.n	800189e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001896:	887a      	ldrh	r2, [r7, #2]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800189c:	e003      	b.n	80018a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800189e:	887b      	ldrh	r3, [r7, #2]
 80018a0:	041a      	lsls	r2, r3, #16
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	619a      	str	r2, [r3, #24]
}
 80018a6:	bf00      	nop
 80018a8:	370c      	adds	r7, #12
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr

080018b2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80018b2:	b480      	push	{r7}
 80018b4:	b085      	sub	sp, #20
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	6078      	str	r0, [r7, #4]
 80018ba:	460b      	mov	r3, r1
 80018bc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	695b      	ldr	r3, [r3, #20]
 80018c2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80018c4:	887a      	ldrh	r2, [r7, #2]
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	4013      	ands	r3, r2
 80018ca:	041a      	lsls	r2, r3, #16
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	43d9      	mvns	r1, r3
 80018d0:	887b      	ldrh	r3, [r7, #2]
 80018d2:	400b      	ands	r3, r1
 80018d4:	431a      	orrs	r2, r3
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	619a      	str	r2, [r3, #24]
}
 80018da:	bf00      	nop
 80018dc:	3714      	adds	r7, #20
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
	...

080018e8 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80018f0:	4a08      	ldr	r2, [pc, #32]	@ (8001914 <HAL_HSEM_FastTake+0x2c>)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	3320      	adds	r3, #32
 80018f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018fa:	4a07      	ldr	r2, [pc, #28]	@ (8001918 <HAL_HSEM_FastTake+0x30>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d101      	bne.n	8001904 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001900:	2300      	movs	r3, #0
 8001902:	e000      	b.n	8001906 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001904:	2301      	movs	r3, #1
}
 8001906:	4618      	mov	r0, r3
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	58026400 	.word	0x58026400
 8001918:	80000300 	.word	0x80000300

0800191c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8001926:	4906      	ldr	r1, [pc, #24]	@ (8001940 <HAL_HSEM_Release+0x24>)
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001934:	bf00      	nop
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr
 8001940:	58026400 	.word	0x58026400

08001944 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800194c:	4b29      	ldr	r3, [pc, #164]	@ (80019f4 <HAL_PWREx_ConfigSupply+0xb0>)
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	f003 0307 	and.w	r3, r3, #7
 8001954:	2b06      	cmp	r3, #6
 8001956:	d00a      	beq.n	800196e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001958:	4b26      	ldr	r3, [pc, #152]	@ (80019f4 <HAL_PWREx_ConfigSupply+0xb0>)
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001960:	687a      	ldr	r2, [r7, #4]
 8001962:	429a      	cmp	r2, r3
 8001964:	d001      	beq.n	800196a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e040      	b.n	80019ec <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800196a:	2300      	movs	r3, #0
 800196c:	e03e      	b.n	80019ec <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800196e:	4b21      	ldr	r3, [pc, #132]	@ (80019f4 <HAL_PWREx_ConfigSupply+0xb0>)
 8001970:	68db      	ldr	r3, [r3, #12]
 8001972:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8001976:	491f      	ldr	r1, [pc, #124]	@ (80019f4 <HAL_PWREx_ConfigSupply+0xb0>)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	4313      	orrs	r3, r2
 800197c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800197e:	f7ff fc23 	bl	80011c8 <HAL_GetTick>
 8001982:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001984:	e009      	b.n	800199a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001986:	f7ff fc1f 	bl	80011c8 <HAL_GetTick>
 800198a:	4602      	mov	r2, r0
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001994:	d901      	bls.n	800199a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e028      	b.n	80019ec <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800199a:	4b16      	ldr	r3, [pc, #88]	@ (80019f4 <HAL_PWREx_ConfigSupply+0xb0>)
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80019a6:	d1ee      	bne.n	8001986 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2b1e      	cmp	r3, #30
 80019ac:	d008      	beq.n	80019c0 <HAL_PWREx_ConfigSupply+0x7c>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2b2e      	cmp	r3, #46	@ 0x2e
 80019b2:	d005      	beq.n	80019c0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2b1d      	cmp	r3, #29
 80019b8:	d002      	beq.n	80019c0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2b2d      	cmp	r3, #45	@ 0x2d
 80019be:	d114      	bne.n	80019ea <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80019c0:	f7ff fc02 	bl	80011c8 <HAL_GetTick>
 80019c4:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80019c6:	e009      	b.n	80019dc <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80019c8:	f7ff fbfe 	bl	80011c8 <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80019d6:	d901      	bls.n	80019dc <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80019d8:	2301      	movs	r3, #1
 80019da:	e007      	b.n	80019ec <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80019dc:	4b05      	ldr	r3, [pc, #20]	@ (80019f4 <HAL_PWREx_ConfigSupply+0xb0>)
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019e8:	d1ee      	bne.n	80019c8 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80019ea:	2300      	movs	r3, #0
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3710      	adds	r7, #16
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	58024800 	.word	0x58024800

080019f8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b08c      	sub	sp, #48	@ 0x30
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d102      	bne.n	8001a0c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	f000 bc48 	b.w	800229c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f003 0301 	and.w	r3, r3, #1
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	f000 8088 	beq.w	8001b2a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a1a:	4b99      	ldr	r3, [pc, #612]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001a1c:	691b      	ldr	r3, [r3, #16]
 8001a1e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001a24:	4b96      	ldr	r3, [pc, #600]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a28:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a2c:	2b10      	cmp	r3, #16
 8001a2e:	d007      	beq.n	8001a40 <HAL_RCC_OscConfig+0x48>
 8001a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a32:	2b18      	cmp	r3, #24
 8001a34:	d111      	bne.n	8001a5a <HAL_RCC_OscConfig+0x62>
 8001a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a38:	f003 0303 	and.w	r3, r3, #3
 8001a3c:	2b02      	cmp	r3, #2
 8001a3e:	d10c      	bne.n	8001a5a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a40:	4b8f      	ldr	r3, [pc, #572]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d06d      	beq.n	8001b28 <HAL_RCC_OscConfig+0x130>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d169      	bne.n	8001b28 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	f000 bc21 	b.w	800229c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a62:	d106      	bne.n	8001a72 <HAL_RCC_OscConfig+0x7a>
 8001a64:	4b86      	ldr	r3, [pc, #536]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a85      	ldr	r2, [pc, #532]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001a6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a6e:	6013      	str	r3, [r2, #0]
 8001a70:	e02e      	b.n	8001ad0 <HAL_RCC_OscConfig+0xd8>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d10c      	bne.n	8001a94 <HAL_RCC_OscConfig+0x9c>
 8001a7a:	4b81      	ldr	r3, [pc, #516]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a80      	ldr	r2, [pc, #512]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001a80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a84:	6013      	str	r3, [r2, #0]
 8001a86:	4b7e      	ldr	r3, [pc, #504]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a7d      	ldr	r2, [pc, #500]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001a8c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a90:	6013      	str	r3, [r2, #0]
 8001a92:	e01d      	b.n	8001ad0 <HAL_RCC_OscConfig+0xd8>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a9c:	d10c      	bne.n	8001ab8 <HAL_RCC_OscConfig+0xc0>
 8001a9e:	4b78      	ldr	r3, [pc, #480]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a77      	ldr	r2, [pc, #476]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001aa4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001aa8:	6013      	str	r3, [r2, #0]
 8001aaa:	4b75      	ldr	r3, [pc, #468]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a74      	ldr	r2, [pc, #464]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001ab0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ab4:	6013      	str	r3, [r2, #0]
 8001ab6:	e00b      	b.n	8001ad0 <HAL_RCC_OscConfig+0xd8>
 8001ab8:	4b71      	ldr	r3, [pc, #452]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a70      	ldr	r2, [pc, #448]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001abe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ac2:	6013      	str	r3, [r2, #0]
 8001ac4:	4b6e      	ldr	r3, [pc, #440]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a6d      	ldr	r2, [pc, #436]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001aca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ace:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d013      	beq.n	8001b00 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ad8:	f7ff fb76 	bl	80011c8 <HAL_GetTick>
 8001adc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ade:	e008      	b.n	8001af2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ae0:	f7ff fb72 	bl	80011c8 <HAL_GetTick>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	2b64      	cmp	r3, #100	@ 0x64
 8001aec:	d901      	bls.n	8001af2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001aee:	2303      	movs	r3, #3
 8001af0:	e3d4      	b.n	800229c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001af2:	4b63      	ldr	r3, [pc, #396]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d0f0      	beq.n	8001ae0 <HAL_RCC_OscConfig+0xe8>
 8001afe:	e014      	b.n	8001b2a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b00:	f7ff fb62 	bl	80011c8 <HAL_GetTick>
 8001b04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001b06:	e008      	b.n	8001b1a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b08:	f7ff fb5e 	bl	80011c8 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	2b64      	cmp	r3, #100	@ 0x64
 8001b14:	d901      	bls.n	8001b1a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e3c0      	b.n	800229c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001b1a:	4b59      	ldr	r3, [pc, #356]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d1f0      	bne.n	8001b08 <HAL_RCC_OscConfig+0x110>
 8001b26:	e000      	b.n	8001b2a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 0302 	and.w	r3, r3, #2
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	f000 80ca 	beq.w	8001ccc <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b38:	4b51      	ldr	r3, [pc, #324]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001b3a:	691b      	ldr	r3, [r3, #16]
 8001b3c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001b40:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001b42:	4b4f      	ldr	r3, [pc, #316]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001b44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b46:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001b48:	6a3b      	ldr	r3, [r7, #32]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d007      	beq.n	8001b5e <HAL_RCC_OscConfig+0x166>
 8001b4e:	6a3b      	ldr	r3, [r7, #32]
 8001b50:	2b18      	cmp	r3, #24
 8001b52:	d156      	bne.n	8001c02 <HAL_RCC_OscConfig+0x20a>
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	f003 0303 	and.w	r3, r3, #3
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d151      	bne.n	8001c02 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b5e:	4b48      	ldr	r3, [pc, #288]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0304 	and.w	r3, r3, #4
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d005      	beq.n	8001b76 <HAL_RCC_OscConfig+0x17e>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	68db      	ldr	r3, [r3, #12]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d101      	bne.n	8001b76 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e392      	b.n	800229c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001b76:	4b42      	ldr	r3, [pc, #264]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f023 0219 	bic.w	r2, r3, #25
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	68db      	ldr	r3, [r3, #12]
 8001b82:	493f      	ldr	r1, [pc, #252]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001b84:	4313      	orrs	r3, r2
 8001b86:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b88:	f7ff fb1e 	bl	80011c8 <HAL_GetTick>
 8001b8c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b8e:	e008      	b.n	8001ba2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b90:	f7ff fb1a 	bl	80011c8 <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d901      	bls.n	8001ba2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e37c      	b.n	800229c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ba2:	4b37      	ldr	r3, [pc, #220]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 0304 	and.w	r3, r3, #4
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d0f0      	beq.n	8001b90 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bae:	f7ff fb17 	bl	80011e0 <HAL_GetREVID>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d817      	bhi.n	8001bec <HAL_RCC_OscConfig+0x1f4>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	691b      	ldr	r3, [r3, #16]
 8001bc0:	2b40      	cmp	r3, #64	@ 0x40
 8001bc2:	d108      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x1de>
 8001bc4:	4b2e      	ldr	r3, [pc, #184]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001bcc:	4a2c      	ldr	r2, [pc, #176]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001bce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bd2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bd4:	e07a      	b.n	8001ccc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bd6:	4b2a      	ldr	r3, [pc, #168]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	691b      	ldr	r3, [r3, #16]
 8001be2:	031b      	lsls	r3, r3, #12
 8001be4:	4926      	ldr	r1, [pc, #152]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001be6:	4313      	orrs	r3, r2
 8001be8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bea:	e06f      	b.n	8001ccc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bec:	4b24      	ldr	r3, [pc, #144]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	691b      	ldr	r3, [r3, #16]
 8001bf8:	061b      	lsls	r3, r3, #24
 8001bfa:	4921      	ldr	r1, [pc, #132]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c00:	e064      	b.n	8001ccc <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	68db      	ldr	r3, [r3, #12]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d047      	beq.n	8001c9a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001c0a:	4b1d      	ldr	r3, [pc, #116]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f023 0219 	bic.w	r2, r3, #25
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	68db      	ldr	r3, [r3, #12]
 8001c16:	491a      	ldr	r1, [pc, #104]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c1c:	f7ff fad4 	bl	80011c8 <HAL_GetTick>
 8001c20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c22:	e008      	b.n	8001c36 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c24:	f7ff fad0 	bl	80011c8 <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e332      	b.n	800229c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c36:	4b12      	ldr	r3, [pc, #72]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0304 	and.w	r3, r3, #4
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d0f0      	beq.n	8001c24 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c42:	f7ff facd 	bl	80011e0 <HAL_GetREVID>
 8001c46:	4603      	mov	r3, r0
 8001c48:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d819      	bhi.n	8001c84 <HAL_RCC_OscConfig+0x28c>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	691b      	ldr	r3, [r3, #16]
 8001c54:	2b40      	cmp	r3, #64	@ 0x40
 8001c56:	d108      	bne.n	8001c6a <HAL_RCC_OscConfig+0x272>
 8001c58:	4b09      	ldr	r3, [pc, #36]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001c60:	4a07      	ldr	r2, [pc, #28]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001c62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c66:	6053      	str	r3, [r2, #4]
 8001c68:	e030      	b.n	8001ccc <HAL_RCC_OscConfig+0x2d4>
 8001c6a:	4b05      	ldr	r3, [pc, #20]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	691b      	ldr	r3, [r3, #16]
 8001c76:	031b      	lsls	r3, r3, #12
 8001c78:	4901      	ldr	r1, [pc, #4]	@ (8001c80 <HAL_RCC_OscConfig+0x288>)
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	604b      	str	r3, [r1, #4]
 8001c7e:	e025      	b.n	8001ccc <HAL_RCC_OscConfig+0x2d4>
 8001c80:	58024400 	.word	0x58024400
 8001c84:	4b9a      	ldr	r3, [pc, #616]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	691b      	ldr	r3, [r3, #16]
 8001c90:	061b      	lsls	r3, r3, #24
 8001c92:	4997      	ldr	r1, [pc, #604]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001c94:	4313      	orrs	r3, r2
 8001c96:	604b      	str	r3, [r1, #4]
 8001c98:	e018      	b.n	8001ccc <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c9a:	4b95      	ldr	r3, [pc, #596]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a94      	ldr	r2, [pc, #592]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001ca0:	f023 0301 	bic.w	r3, r3, #1
 8001ca4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ca6:	f7ff fa8f 	bl	80011c8 <HAL_GetTick>
 8001caa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001cac:	e008      	b.n	8001cc0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cae:	f7ff fa8b 	bl	80011c8 <HAL_GetTick>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d901      	bls.n	8001cc0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	e2ed      	b.n	800229c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001cc0:	4b8b      	ldr	r3, [pc, #556]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f003 0304 	and.w	r3, r3, #4
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d1f0      	bne.n	8001cae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 0310 	and.w	r3, r3, #16
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	f000 80a9 	beq.w	8001e2c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cda:	4b85      	ldr	r3, [pc, #532]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001cdc:	691b      	ldr	r3, [r3, #16]
 8001cde:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001ce2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001ce4:	4b82      	ldr	r3, [pc, #520]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ce8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001cea:	69bb      	ldr	r3, [r7, #24]
 8001cec:	2b08      	cmp	r3, #8
 8001cee:	d007      	beq.n	8001d00 <HAL_RCC_OscConfig+0x308>
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	2b18      	cmp	r3, #24
 8001cf4:	d13a      	bne.n	8001d6c <HAL_RCC_OscConfig+0x374>
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	f003 0303 	and.w	r3, r3, #3
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d135      	bne.n	8001d6c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001d00:	4b7b      	ldr	r3, [pc, #492]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d005      	beq.n	8001d18 <HAL_RCC_OscConfig+0x320>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	69db      	ldr	r3, [r3, #28]
 8001d10:	2b80      	cmp	r3, #128	@ 0x80
 8001d12:	d001      	beq.n	8001d18 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	e2c1      	b.n	800229c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001d18:	f7ff fa62 	bl	80011e0 <HAL_GetREVID>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d817      	bhi.n	8001d56 <HAL_RCC_OscConfig+0x35e>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6a1b      	ldr	r3, [r3, #32]
 8001d2a:	2b20      	cmp	r3, #32
 8001d2c:	d108      	bne.n	8001d40 <HAL_RCC_OscConfig+0x348>
 8001d2e:	4b70      	ldr	r3, [pc, #448]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001d36:	4a6e      	ldr	r2, [pc, #440]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001d38:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001d3c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001d3e:	e075      	b.n	8001e2c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001d40:	4b6b      	ldr	r3, [pc, #428]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6a1b      	ldr	r3, [r3, #32]
 8001d4c:	069b      	lsls	r3, r3, #26
 8001d4e:	4968      	ldr	r1, [pc, #416]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001d50:	4313      	orrs	r3, r2
 8001d52:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001d54:	e06a      	b.n	8001e2c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001d56:	4b66      	ldr	r3, [pc, #408]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001d58:	68db      	ldr	r3, [r3, #12]
 8001d5a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6a1b      	ldr	r3, [r3, #32]
 8001d62:	061b      	lsls	r3, r3, #24
 8001d64:	4962      	ldr	r1, [pc, #392]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001d66:	4313      	orrs	r3, r2
 8001d68:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001d6a:	e05f      	b.n	8001e2c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	69db      	ldr	r3, [r3, #28]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d042      	beq.n	8001dfa <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001d74:	4b5e      	ldr	r3, [pc, #376]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a5d      	ldr	r2, [pc, #372]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001d7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d80:	f7ff fa22 	bl	80011c8 <HAL_GetTick>
 8001d84:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001d86:	e008      	b.n	8001d9a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001d88:	f7ff fa1e 	bl	80011c8 <HAL_GetTick>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	2b02      	cmp	r3, #2
 8001d94:	d901      	bls.n	8001d9a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001d96:	2303      	movs	r3, #3
 8001d98:	e280      	b.n	800229c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001d9a:	4b55      	ldr	r3, [pc, #340]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d0f0      	beq.n	8001d88 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001da6:	f7ff fa1b 	bl	80011e0 <HAL_GetREVID>
 8001daa:	4603      	mov	r3, r0
 8001dac:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d817      	bhi.n	8001de4 <HAL_RCC_OscConfig+0x3ec>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a1b      	ldr	r3, [r3, #32]
 8001db8:	2b20      	cmp	r3, #32
 8001dba:	d108      	bne.n	8001dce <HAL_RCC_OscConfig+0x3d6>
 8001dbc:	4b4c      	ldr	r3, [pc, #304]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001dc4:	4a4a      	ldr	r2, [pc, #296]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001dc6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001dca:	6053      	str	r3, [r2, #4]
 8001dcc:	e02e      	b.n	8001e2c <HAL_RCC_OscConfig+0x434>
 8001dce:	4b48      	ldr	r3, [pc, #288]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6a1b      	ldr	r3, [r3, #32]
 8001dda:	069b      	lsls	r3, r3, #26
 8001ddc:	4944      	ldr	r1, [pc, #272]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001dde:	4313      	orrs	r3, r2
 8001de0:	604b      	str	r3, [r1, #4]
 8001de2:	e023      	b.n	8001e2c <HAL_RCC_OscConfig+0x434>
 8001de4:	4b42      	ldr	r3, [pc, #264]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6a1b      	ldr	r3, [r3, #32]
 8001df0:	061b      	lsls	r3, r3, #24
 8001df2:	493f      	ldr	r1, [pc, #252]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001df4:	4313      	orrs	r3, r2
 8001df6:	60cb      	str	r3, [r1, #12]
 8001df8:	e018      	b.n	8001e2c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001dfa:	4b3d      	ldr	r3, [pc, #244]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a3c      	ldr	r2, [pc, #240]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001e00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001e04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e06:	f7ff f9df 	bl	80011c8 <HAL_GetTick>
 8001e0a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001e0c:	e008      	b.n	8001e20 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001e0e:	f7ff f9db 	bl	80011c8 <HAL_GetTick>
 8001e12:	4602      	mov	r2, r0
 8001e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	d901      	bls.n	8001e20 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e23d      	b.n	800229c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001e20:	4b33      	ldr	r3, [pc, #204]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d1f0      	bne.n	8001e0e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0308 	and.w	r3, r3, #8
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d036      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	695b      	ldr	r3, [r3, #20]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d019      	beq.n	8001e74 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e40:	4b2b      	ldr	r3, [pc, #172]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001e42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e44:	4a2a      	ldr	r2, [pc, #168]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001e46:	f043 0301 	orr.w	r3, r3, #1
 8001e4a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e4c:	f7ff f9bc 	bl	80011c8 <HAL_GetTick>
 8001e50:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001e52:	e008      	b.n	8001e66 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e54:	f7ff f9b8 	bl	80011c8 <HAL_GetTick>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	2b02      	cmp	r3, #2
 8001e60:	d901      	bls.n	8001e66 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001e62:	2303      	movs	r3, #3
 8001e64:	e21a      	b.n	800229c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001e66:	4b22      	ldr	r3, [pc, #136]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001e68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e6a:	f003 0302 	and.w	r3, r3, #2
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d0f0      	beq.n	8001e54 <HAL_RCC_OscConfig+0x45c>
 8001e72:	e018      	b.n	8001ea6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e74:	4b1e      	ldr	r3, [pc, #120]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001e76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e78:	4a1d      	ldr	r2, [pc, #116]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001e7a:	f023 0301 	bic.w	r3, r3, #1
 8001e7e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e80:	f7ff f9a2 	bl	80011c8 <HAL_GetTick>
 8001e84:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001e86:	e008      	b.n	8001e9a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e88:	f7ff f99e 	bl	80011c8 <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	2b02      	cmp	r3, #2
 8001e94:	d901      	bls.n	8001e9a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001e96:	2303      	movs	r3, #3
 8001e98:	e200      	b.n	800229c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001e9a:	4b15      	ldr	r3, [pc, #84]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001e9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d1f0      	bne.n	8001e88 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0320 	and.w	r3, r3, #32
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d039      	beq.n	8001f26 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	699b      	ldr	r3, [r3, #24]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d01c      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001eba:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a0c      	ldr	r2, [pc, #48]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001ec0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ec4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001ec6:	f7ff f97f 	bl	80011c8 <HAL_GetTick>
 8001eca:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001ecc:	e008      	b.n	8001ee0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ece:	f7ff f97b 	bl	80011c8 <HAL_GetTick>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d901      	bls.n	8001ee0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001edc:	2303      	movs	r3, #3
 8001ede:	e1dd      	b.n	800229c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001ee0:	4b03      	ldr	r3, [pc, #12]	@ (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d0f0      	beq.n	8001ece <HAL_RCC_OscConfig+0x4d6>
 8001eec:	e01b      	b.n	8001f26 <HAL_RCC_OscConfig+0x52e>
 8001eee:	bf00      	nop
 8001ef0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001ef4:	4b9b      	ldr	r3, [pc, #620]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a9a      	ldr	r2, [pc, #616]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8001efa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001efe:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001f00:	f7ff f962 	bl	80011c8 <HAL_GetTick>
 8001f04:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001f06:	e008      	b.n	8001f1a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001f08:	f7ff f95e 	bl	80011c8 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d901      	bls.n	8001f1a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e1c0      	b.n	800229c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001f1a:	4b92      	ldr	r3, [pc, #584]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d1f0      	bne.n	8001f08 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0304 	and.w	r3, r3, #4
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	f000 8081 	beq.w	8002036 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001f34:	4b8c      	ldr	r3, [pc, #560]	@ (8002168 <HAL_RCC_OscConfig+0x770>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a8b      	ldr	r2, [pc, #556]	@ (8002168 <HAL_RCC_OscConfig+0x770>)
 8001f3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f3e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f40:	f7ff f942 	bl	80011c8 <HAL_GetTick>
 8001f44:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f46:	e008      	b.n	8001f5a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f48:	f7ff f93e 	bl	80011c8 <HAL_GetTick>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	2b64      	cmp	r3, #100	@ 0x64
 8001f54:	d901      	bls.n	8001f5a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001f56:	2303      	movs	r3, #3
 8001f58:	e1a0      	b.n	800229c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f5a:	4b83      	ldr	r3, [pc, #524]	@ (8002168 <HAL_RCC_OscConfig+0x770>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d0f0      	beq.n	8001f48 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d106      	bne.n	8001f7c <HAL_RCC_OscConfig+0x584>
 8001f6e:	4b7d      	ldr	r3, [pc, #500]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8001f70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f72:	4a7c      	ldr	r2, [pc, #496]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8001f74:	f043 0301 	orr.w	r3, r3, #1
 8001f78:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f7a:	e02d      	b.n	8001fd8 <HAL_RCC_OscConfig+0x5e0>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d10c      	bne.n	8001f9e <HAL_RCC_OscConfig+0x5a6>
 8001f84:	4b77      	ldr	r3, [pc, #476]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8001f86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f88:	4a76      	ldr	r2, [pc, #472]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8001f8a:	f023 0301 	bic.w	r3, r3, #1
 8001f8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f90:	4b74      	ldr	r3, [pc, #464]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8001f92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f94:	4a73      	ldr	r2, [pc, #460]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8001f96:	f023 0304 	bic.w	r3, r3, #4
 8001f9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f9c:	e01c      	b.n	8001fd8 <HAL_RCC_OscConfig+0x5e0>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	2b05      	cmp	r3, #5
 8001fa4:	d10c      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x5c8>
 8001fa6:	4b6f      	ldr	r3, [pc, #444]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8001fa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001faa:	4a6e      	ldr	r2, [pc, #440]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8001fac:	f043 0304 	orr.w	r3, r3, #4
 8001fb0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fb2:	4b6c      	ldr	r3, [pc, #432]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8001fb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fb6:	4a6b      	ldr	r2, [pc, #428]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8001fb8:	f043 0301 	orr.w	r3, r3, #1
 8001fbc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fbe:	e00b      	b.n	8001fd8 <HAL_RCC_OscConfig+0x5e0>
 8001fc0:	4b68      	ldr	r3, [pc, #416]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8001fc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fc4:	4a67      	ldr	r2, [pc, #412]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8001fc6:	f023 0301 	bic.w	r3, r3, #1
 8001fca:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fcc:	4b65      	ldr	r3, [pc, #404]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8001fce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fd0:	4a64      	ldr	r2, [pc, #400]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8001fd2:	f023 0304 	bic.w	r3, r3, #4
 8001fd6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d015      	beq.n	800200c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fe0:	f7ff f8f2 	bl	80011c8 <HAL_GetTick>
 8001fe4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001fe6:	e00a      	b.n	8001ffe <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fe8:	f7ff f8ee 	bl	80011c8 <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e14e      	b.n	800229c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ffe:	4b59      	ldr	r3, [pc, #356]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8002000:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002002:	f003 0302 	and.w	r3, r3, #2
 8002006:	2b00      	cmp	r3, #0
 8002008:	d0ee      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x5f0>
 800200a:	e014      	b.n	8002036 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800200c:	f7ff f8dc 	bl	80011c8 <HAL_GetTick>
 8002010:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002012:	e00a      	b.n	800202a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002014:	f7ff f8d8 	bl	80011c8 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002022:	4293      	cmp	r3, r2
 8002024:	d901      	bls.n	800202a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e138      	b.n	800229c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800202a:	4b4e      	ldr	r3, [pc, #312]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 800202c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800202e:	f003 0302 	and.w	r3, r3, #2
 8002032:	2b00      	cmp	r3, #0
 8002034:	d1ee      	bne.n	8002014 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800203a:	2b00      	cmp	r3, #0
 800203c:	f000 812d 	beq.w	800229a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002040:	4b48      	ldr	r3, [pc, #288]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8002042:	691b      	ldr	r3, [r3, #16]
 8002044:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002048:	2b18      	cmp	r3, #24
 800204a:	f000 80bd 	beq.w	80021c8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002052:	2b02      	cmp	r3, #2
 8002054:	f040 809e 	bne.w	8002194 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002058:	4b42      	ldr	r3, [pc, #264]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a41      	ldr	r2, [pc, #260]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 800205e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002062:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002064:	f7ff f8b0 	bl	80011c8 <HAL_GetTick>
 8002068:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800206a:	e008      	b.n	800207e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800206c:	f7ff f8ac 	bl	80011c8 <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	2b02      	cmp	r3, #2
 8002078:	d901      	bls.n	800207e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e10e      	b.n	800229c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800207e:	4b39      	ldr	r3, [pc, #228]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d1f0      	bne.n	800206c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800208a:	4b36      	ldr	r3, [pc, #216]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 800208c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800208e:	4b37      	ldr	r3, [pc, #220]	@ (800216c <HAL_RCC_OscConfig+0x774>)
 8002090:	4013      	ands	r3, r2
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002096:	687a      	ldr	r2, [r7, #4]
 8002098:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800209a:	0112      	lsls	r2, r2, #4
 800209c:	430a      	orrs	r2, r1
 800209e:	4931      	ldr	r1, [pc, #196]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 80020a0:	4313      	orrs	r3, r2
 80020a2:	628b      	str	r3, [r1, #40]	@ 0x28
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a8:	3b01      	subs	r3, #1
 80020aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020b2:	3b01      	subs	r3, #1
 80020b4:	025b      	lsls	r3, r3, #9
 80020b6:	b29b      	uxth	r3, r3
 80020b8:	431a      	orrs	r2, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020be:	3b01      	subs	r3, #1
 80020c0:	041b      	lsls	r3, r3, #16
 80020c2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80020c6:	431a      	orrs	r2, r3
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020cc:	3b01      	subs	r3, #1
 80020ce:	061b      	lsls	r3, r3, #24
 80020d0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80020d4:	4923      	ldr	r1, [pc, #140]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 80020d6:	4313      	orrs	r3, r2
 80020d8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80020da:	4b22      	ldr	r3, [pc, #136]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 80020dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020de:	4a21      	ldr	r2, [pc, #132]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 80020e0:	f023 0301 	bic.w	r3, r3, #1
 80020e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80020e6:	4b1f      	ldr	r3, [pc, #124]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 80020e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020ea:	4b21      	ldr	r3, [pc, #132]	@ (8002170 <HAL_RCC_OscConfig+0x778>)
 80020ec:	4013      	ands	r3, r2
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80020f2:	00d2      	lsls	r2, r2, #3
 80020f4:	491b      	ldr	r1, [pc, #108]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 80020f6:	4313      	orrs	r3, r2
 80020f8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80020fa:	4b1a      	ldr	r3, [pc, #104]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 80020fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020fe:	f023 020c 	bic.w	r2, r3, #12
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002106:	4917      	ldr	r1, [pc, #92]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8002108:	4313      	orrs	r3, r2
 800210a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800210c:	4b15      	ldr	r3, [pc, #84]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 800210e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002110:	f023 0202 	bic.w	r2, r3, #2
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002118:	4912      	ldr	r1, [pc, #72]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 800211a:	4313      	orrs	r3, r2
 800211c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800211e:	4b11      	ldr	r3, [pc, #68]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8002120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002122:	4a10      	ldr	r2, [pc, #64]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8002124:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002128:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800212a:	4b0e      	ldr	r3, [pc, #56]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 800212c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800212e:	4a0d      	ldr	r2, [pc, #52]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8002130:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002134:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002136:	4b0b      	ldr	r3, [pc, #44]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8002138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800213a:	4a0a      	ldr	r2, [pc, #40]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 800213c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002140:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002142:	4b08      	ldr	r3, [pc, #32]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8002144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002146:	4a07      	ldr	r2, [pc, #28]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8002148:	f043 0301 	orr.w	r3, r3, #1
 800214c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800214e:	4b05      	ldr	r3, [pc, #20]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a04      	ldr	r2, [pc, #16]	@ (8002164 <HAL_RCC_OscConfig+0x76c>)
 8002154:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002158:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800215a:	f7ff f835 	bl	80011c8 <HAL_GetTick>
 800215e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002160:	e011      	b.n	8002186 <HAL_RCC_OscConfig+0x78e>
 8002162:	bf00      	nop
 8002164:	58024400 	.word	0x58024400
 8002168:	58024800 	.word	0x58024800
 800216c:	fffffc0c 	.word	0xfffffc0c
 8002170:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002174:	f7ff f828 	bl	80011c8 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	2b02      	cmp	r3, #2
 8002180:	d901      	bls.n	8002186 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002182:	2303      	movs	r3, #3
 8002184:	e08a      	b.n	800229c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002186:	4b47      	ldr	r3, [pc, #284]	@ (80022a4 <HAL_RCC_OscConfig+0x8ac>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d0f0      	beq.n	8002174 <HAL_RCC_OscConfig+0x77c>
 8002192:	e082      	b.n	800229a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002194:	4b43      	ldr	r3, [pc, #268]	@ (80022a4 <HAL_RCC_OscConfig+0x8ac>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a42      	ldr	r2, [pc, #264]	@ (80022a4 <HAL_RCC_OscConfig+0x8ac>)
 800219a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800219e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021a0:	f7ff f812 	bl	80011c8 <HAL_GetTick>
 80021a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80021a6:	e008      	b.n	80021ba <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021a8:	f7ff f80e 	bl	80011c8 <HAL_GetTick>
 80021ac:	4602      	mov	r2, r0
 80021ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	2b02      	cmp	r3, #2
 80021b4:	d901      	bls.n	80021ba <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80021b6:	2303      	movs	r3, #3
 80021b8:	e070      	b.n	800229c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80021ba:	4b3a      	ldr	r3, [pc, #232]	@ (80022a4 <HAL_RCC_OscConfig+0x8ac>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d1f0      	bne.n	80021a8 <HAL_RCC_OscConfig+0x7b0>
 80021c6:	e068      	b.n	800229a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80021c8:	4b36      	ldr	r3, [pc, #216]	@ (80022a4 <HAL_RCC_OscConfig+0x8ac>)
 80021ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021cc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80021ce:	4b35      	ldr	r3, [pc, #212]	@ (80022a4 <HAL_RCC_OscConfig+0x8ac>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d031      	beq.n	8002240 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	f003 0203 	and.w	r2, r3, #3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d12a      	bne.n	8002240 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	091b      	lsrs	r3, r3, #4
 80021ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d122      	bne.n	8002240 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002204:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002206:	429a      	cmp	r2, r3
 8002208:	d11a      	bne.n	8002240 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	0a5b      	lsrs	r3, r3, #9
 800220e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002216:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002218:	429a      	cmp	r2, r3
 800221a:	d111      	bne.n	8002240 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	0c1b      	lsrs	r3, r3, #16
 8002220:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002228:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800222a:	429a      	cmp	r2, r3
 800222c:	d108      	bne.n	8002240 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	0e1b      	lsrs	r3, r3, #24
 8002232:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800223a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800223c:	429a      	cmp	r2, r3
 800223e:	d001      	beq.n	8002244 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e02b      	b.n	800229c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002244:	4b17      	ldr	r3, [pc, #92]	@ (80022a4 <HAL_RCC_OscConfig+0x8ac>)
 8002246:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002248:	08db      	lsrs	r3, r3, #3
 800224a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800224e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	429a      	cmp	r2, r3
 8002258:	d01f      	beq.n	800229a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800225a:	4b12      	ldr	r3, [pc, #72]	@ (80022a4 <HAL_RCC_OscConfig+0x8ac>)
 800225c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800225e:	4a11      	ldr	r2, [pc, #68]	@ (80022a4 <HAL_RCC_OscConfig+0x8ac>)
 8002260:	f023 0301 	bic.w	r3, r3, #1
 8002264:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002266:	f7fe ffaf 	bl	80011c8 <HAL_GetTick>
 800226a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800226c:	bf00      	nop
 800226e:	f7fe ffab 	bl	80011c8 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002276:	4293      	cmp	r3, r2
 8002278:	d0f9      	beq.n	800226e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800227a:	4b0a      	ldr	r3, [pc, #40]	@ (80022a4 <HAL_RCC_OscConfig+0x8ac>)
 800227c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800227e:	4b0a      	ldr	r3, [pc, #40]	@ (80022a8 <HAL_RCC_OscConfig+0x8b0>)
 8002280:	4013      	ands	r3, r2
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002286:	00d2      	lsls	r2, r2, #3
 8002288:	4906      	ldr	r1, [pc, #24]	@ (80022a4 <HAL_RCC_OscConfig+0x8ac>)
 800228a:	4313      	orrs	r3, r2
 800228c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800228e:	4b05      	ldr	r3, [pc, #20]	@ (80022a4 <HAL_RCC_OscConfig+0x8ac>)
 8002290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002292:	4a04      	ldr	r2, [pc, #16]	@ (80022a4 <HAL_RCC_OscConfig+0x8ac>)
 8002294:	f043 0301 	orr.w	r3, r3, #1
 8002298:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800229a:	2300      	movs	r3, #0
}
 800229c:	4618      	mov	r0, r3
 800229e:	3730      	adds	r7, #48	@ 0x30
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	58024400 	.word	0x58024400
 80022a8:	ffff0007 	.word	0xffff0007

080022ac <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b086      	sub	sp, #24
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d101      	bne.n	80022c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e19c      	b.n	80025fa <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022c0:	4b8a      	ldr	r3, [pc, #552]	@ (80024ec <HAL_RCC_ClockConfig+0x240>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 030f 	and.w	r3, r3, #15
 80022c8:	683a      	ldr	r2, [r7, #0]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d910      	bls.n	80022f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ce:	4b87      	ldr	r3, [pc, #540]	@ (80024ec <HAL_RCC_ClockConfig+0x240>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f023 020f 	bic.w	r2, r3, #15
 80022d6:	4985      	ldr	r1, [pc, #532]	@ (80024ec <HAL_RCC_ClockConfig+0x240>)
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	4313      	orrs	r3, r2
 80022dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022de:	4b83      	ldr	r3, [pc, #524]	@ (80024ec <HAL_RCC_ClockConfig+0x240>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 030f 	and.w	r3, r3, #15
 80022e6:	683a      	ldr	r2, [r7, #0]
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d001      	beq.n	80022f0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e184      	b.n	80025fa <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0304 	and.w	r3, r3, #4
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d010      	beq.n	800231e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	691a      	ldr	r2, [r3, #16]
 8002300:	4b7b      	ldr	r3, [pc, #492]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 8002302:	699b      	ldr	r3, [r3, #24]
 8002304:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002308:	429a      	cmp	r2, r3
 800230a:	d908      	bls.n	800231e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800230c:	4b78      	ldr	r3, [pc, #480]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 800230e:	699b      	ldr	r3, [r3, #24]
 8002310:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	691b      	ldr	r3, [r3, #16]
 8002318:	4975      	ldr	r1, [pc, #468]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 800231a:	4313      	orrs	r3, r2
 800231c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 0308 	and.w	r3, r3, #8
 8002326:	2b00      	cmp	r3, #0
 8002328:	d010      	beq.n	800234c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	695a      	ldr	r2, [r3, #20]
 800232e:	4b70      	ldr	r3, [pc, #448]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 8002330:	69db      	ldr	r3, [r3, #28]
 8002332:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002336:	429a      	cmp	r2, r3
 8002338:	d908      	bls.n	800234c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800233a:	4b6d      	ldr	r3, [pc, #436]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 800233c:	69db      	ldr	r3, [r3, #28]
 800233e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	695b      	ldr	r3, [r3, #20]
 8002346:	496a      	ldr	r1, [pc, #424]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 8002348:	4313      	orrs	r3, r2
 800234a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0310 	and.w	r3, r3, #16
 8002354:	2b00      	cmp	r3, #0
 8002356:	d010      	beq.n	800237a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	699a      	ldr	r2, [r3, #24]
 800235c:	4b64      	ldr	r3, [pc, #400]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 800235e:	69db      	ldr	r3, [r3, #28]
 8002360:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002364:	429a      	cmp	r2, r3
 8002366:	d908      	bls.n	800237a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002368:	4b61      	ldr	r3, [pc, #388]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 800236a:	69db      	ldr	r3, [r3, #28]
 800236c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	699b      	ldr	r3, [r3, #24]
 8002374:	495e      	ldr	r1, [pc, #376]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 8002376:	4313      	orrs	r3, r2
 8002378:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0320 	and.w	r3, r3, #32
 8002382:	2b00      	cmp	r3, #0
 8002384:	d010      	beq.n	80023a8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	69da      	ldr	r2, [r3, #28]
 800238a:	4b59      	ldr	r3, [pc, #356]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 800238c:	6a1b      	ldr	r3, [r3, #32]
 800238e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002392:	429a      	cmp	r2, r3
 8002394:	d908      	bls.n	80023a8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002396:	4b56      	ldr	r3, [pc, #344]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 8002398:	6a1b      	ldr	r3, [r3, #32]
 800239a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	69db      	ldr	r3, [r3, #28]
 80023a2:	4953      	ldr	r1, [pc, #332]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 80023a4:	4313      	orrs	r3, r2
 80023a6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f003 0302 	and.w	r3, r3, #2
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d010      	beq.n	80023d6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	68da      	ldr	r2, [r3, #12]
 80023b8:	4b4d      	ldr	r3, [pc, #308]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 80023ba:	699b      	ldr	r3, [r3, #24]
 80023bc:	f003 030f 	and.w	r3, r3, #15
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d908      	bls.n	80023d6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023c4:	4b4a      	ldr	r3, [pc, #296]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 80023c6:	699b      	ldr	r3, [r3, #24]
 80023c8:	f023 020f 	bic.w	r2, r3, #15
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	4947      	ldr	r1, [pc, #284]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 80023d2:	4313      	orrs	r3, r2
 80023d4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d055      	beq.n	800248e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80023e2:	4b43      	ldr	r3, [pc, #268]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	4940      	ldr	r1, [pc, #256]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	2b02      	cmp	r3, #2
 80023fa:	d107      	bne.n	800240c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80023fc:	4b3c      	ldr	r3, [pc, #240]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d121      	bne.n	800244c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e0f6      	b.n	80025fa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	2b03      	cmp	r3, #3
 8002412:	d107      	bne.n	8002424 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002414:	4b36      	ldr	r3, [pc, #216]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800241c:	2b00      	cmp	r3, #0
 800241e:	d115      	bne.n	800244c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e0ea      	b.n	80025fa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	2b01      	cmp	r3, #1
 800242a:	d107      	bne.n	800243c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800242c:	4b30      	ldr	r3, [pc, #192]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002434:	2b00      	cmp	r3, #0
 8002436:	d109      	bne.n	800244c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	e0de      	b.n	80025fa <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800243c:	4b2c      	ldr	r3, [pc, #176]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0304 	and.w	r3, r3, #4
 8002444:	2b00      	cmp	r3, #0
 8002446:	d101      	bne.n	800244c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e0d6      	b.n	80025fa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800244c:	4b28      	ldr	r3, [pc, #160]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 800244e:	691b      	ldr	r3, [r3, #16]
 8002450:	f023 0207 	bic.w	r2, r3, #7
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	4925      	ldr	r1, [pc, #148]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 800245a:	4313      	orrs	r3, r2
 800245c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800245e:	f7fe feb3 	bl	80011c8 <HAL_GetTick>
 8002462:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002464:	e00a      	b.n	800247c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002466:	f7fe feaf 	bl	80011c8 <HAL_GetTick>
 800246a:	4602      	mov	r2, r0
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002474:	4293      	cmp	r3, r2
 8002476:	d901      	bls.n	800247c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002478:	2303      	movs	r3, #3
 800247a:	e0be      	b.n	80025fa <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800247c:	4b1c      	ldr	r3, [pc, #112]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 800247e:	691b      	ldr	r3, [r3, #16]
 8002480:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	00db      	lsls	r3, r3, #3
 800248a:	429a      	cmp	r2, r3
 800248c:	d1eb      	bne.n	8002466 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0302 	and.w	r3, r3, #2
 8002496:	2b00      	cmp	r3, #0
 8002498:	d010      	beq.n	80024bc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	68da      	ldr	r2, [r3, #12]
 800249e:	4b14      	ldr	r3, [pc, #80]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 80024a0:	699b      	ldr	r3, [r3, #24]
 80024a2:	f003 030f 	and.w	r3, r3, #15
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d208      	bcs.n	80024bc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024aa:	4b11      	ldr	r3, [pc, #68]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 80024ac:	699b      	ldr	r3, [r3, #24]
 80024ae:	f023 020f 	bic.w	r2, r3, #15
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	490e      	ldr	r1, [pc, #56]	@ (80024f0 <HAL_RCC_ClockConfig+0x244>)
 80024b8:	4313      	orrs	r3, r2
 80024ba:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024bc:	4b0b      	ldr	r3, [pc, #44]	@ (80024ec <HAL_RCC_ClockConfig+0x240>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 030f 	and.w	r3, r3, #15
 80024c4:	683a      	ldr	r2, [r7, #0]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d214      	bcs.n	80024f4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ca:	4b08      	ldr	r3, [pc, #32]	@ (80024ec <HAL_RCC_ClockConfig+0x240>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f023 020f 	bic.w	r2, r3, #15
 80024d2:	4906      	ldr	r1, [pc, #24]	@ (80024ec <HAL_RCC_ClockConfig+0x240>)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024da:	4b04      	ldr	r3, [pc, #16]	@ (80024ec <HAL_RCC_ClockConfig+0x240>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 030f 	and.w	r3, r3, #15
 80024e2:	683a      	ldr	r2, [r7, #0]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d005      	beq.n	80024f4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e086      	b.n	80025fa <HAL_RCC_ClockConfig+0x34e>
 80024ec:	52002000 	.word	0x52002000
 80024f0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0304 	and.w	r3, r3, #4
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d010      	beq.n	8002522 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	691a      	ldr	r2, [r3, #16]
 8002504:	4b3f      	ldr	r3, [pc, #252]	@ (8002604 <HAL_RCC_ClockConfig+0x358>)
 8002506:	699b      	ldr	r3, [r3, #24]
 8002508:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800250c:	429a      	cmp	r2, r3
 800250e:	d208      	bcs.n	8002522 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002510:	4b3c      	ldr	r3, [pc, #240]	@ (8002604 <HAL_RCC_ClockConfig+0x358>)
 8002512:	699b      	ldr	r3, [r3, #24]
 8002514:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	691b      	ldr	r3, [r3, #16]
 800251c:	4939      	ldr	r1, [pc, #228]	@ (8002604 <HAL_RCC_ClockConfig+0x358>)
 800251e:	4313      	orrs	r3, r2
 8002520:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 0308 	and.w	r3, r3, #8
 800252a:	2b00      	cmp	r3, #0
 800252c:	d010      	beq.n	8002550 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	695a      	ldr	r2, [r3, #20]
 8002532:	4b34      	ldr	r3, [pc, #208]	@ (8002604 <HAL_RCC_ClockConfig+0x358>)
 8002534:	69db      	ldr	r3, [r3, #28]
 8002536:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800253a:	429a      	cmp	r2, r3
 800253c:	d208      	bcs.n	8002550 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800253e:	4b31      	ldr	r3, [pc, #196]	@ (8002604 <HAL_RCC_ClockConfig+0x358>)
 8002540:	69db      	ldr	r3, [r3, #28]
 8002542:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	695b      	ldr	r3, [r3, #20]
 800254a:	492e      	ldr	r1, [pc, #184]	@ (8002604 <HAL_RCC_ClockConfig+0x358>)
 800254c:	4313      	orrs	r3, r2
 800254e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 0310 	and.w	r3, r3, #16
 8002558:	2b00      	cmp	r3, #0
 800255a:	d010      	beq.n	800257e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	699a      	ldr	r2, [r3, #24]
 8002560:	4b28      	ldr	r3, [pc, #160]	@ (8002604 <HAL_RCC_ClockConfig+0x358>)
 8002562:	69db      	ldr	r3, [r3, #28]
 8002564:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002568:	429a      	cmp	r2, r3
 800256a:	d208      	bcs.n	800257e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800256c:	4b25      	ldr	r3, [pc, #148]	@ (8002604 <HAL_RCC_ClockConfig+0x358>)
 800256e:	69db      	ldr	r3, [r3, #28]
 8002570:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	699b      	ldr	r3, [r3, #24]
 8002578:	4922      	ldr	r1, [pc, #136]	@ (8002604 <HAL_RCC_ClockConfig+0x358>)
 800257a:	4313      	orrs	r3, r2
 800257c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 0320 	and.w	r3, r3, #32
 8002586:	2b00      	cmp	r3, #0
 8002588:	d010      	beq.n	80025ac <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	69da      	ldr	r2, [r3, #28]
 800258e:	4b1d      	ldr	r3, [pc, #116]	@ (8002604 <HAL_RCC_ClockConfig+0x358>)
 8002590:	6a1b      	ldr	r3, [r3, #32]
 8002592:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002596:	429a      	cmp	r2, r3
 8002598:	d208      	bcs.n	80025ac <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800259a:	4b1a      	ldr	r3, [pc, #104]	@ (8002604 <HAL_RCC_ClockConfig+0x358>)
 800259c:	6a1b      	ldr	r3, [r3, #32]
 800259e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	69db      	ldr	r3, [r3, #28]
 80025a6:	4917      	ldr	r1, [pc, #92]	@ (8002604 <HAL_RCC_ClockConfig+0x358>)
 80025a8:	4313      	orrs	r3, r2
 80025aa:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80025ac:	f000 f834 	bl	8002618 <HAL_RCC_GetSysClockFreq>
 80025b0:	4602      	mov	r2, r0
 80025b2:	4b14      	ldr	r3, [pc, #80]	@ (8002604 <HAL_RCC_ClockConfig+0x358>)
 80025b4:	699b      	ldr	r3, [r3, #24]
 80025b6:	0a1b      	lsrs	r3, r3, #8
 80025b8:	f003 030f 	and.w	r3, r3, #15
 80025bc:	4912      	ldr	r1, [pc, #72]	@ (8002608 <HAL_RCC_ClockConfig+0x35c>)
 80025be:	5ccb      	ldrb	r3, [r1, r3]
 80025c0:	f003 031f 	and.w	r3, r3, #31
 80025c4:	fa22 f303 	lsr.w	r3, r2, r3
 80025c8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80025ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002604 <HAL_RCC_ClockConfig+0x358>)
 80025cc:	699b      	ldr	r3, [r3, #24]
 80025ce:	f003 030f 	and.w	r3, r3, #15
 80025d2:	4a0d      	ldr	r2, [pc, #52]	@ (8002608 <HAL_RCC_ClockConfig+0x35c>)
 80025d4:	5cd3      	ldrb	r3, [r2, r3]
 80025d6:	f003 031f 	and.w	r3, r3, #31
 80025da:	693a      	ldr	r2, [r7, #16]
 80025dc:	fa22 f303 	lsr.w	r3, r2, r3
 80025e0:	4a0a      	ldr	r2, [pc, #40]	@ (800260c <HAL_RCC_ClockConfig+0x360>)
 80025e2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80025e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002610 <HAL_RCC_ClockConfig+0x364>)
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80025ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002614 <HAL_RCC_ClockConfig+0x368>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7fe fda0 	bl	8001134 <HAL_InitTick>
 80025f4:	4603      	mov	r3, r0
 80025f6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80025f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3718      	adds	r7, #24
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	58024400 	.word	0x58024400
 8002608:	08004eb0 	.word	0x08004eb0
 800260c:	24000004 	.word	0x24000004
 8002610:	24000000 	.word	0x24000000
 8002614:	24000024 	.word	0x24000024

08002618 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002618:	b480      	push	{r7}
 800261a:	b089      	sub	sp, #36	@ 0x24
 800261c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800261e:	4bb3      	ldr	r3, [pc, #716]	@ (80028ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002620:	691b      	ldr	r3, [r3, #16]
 8002622:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002626:	2b18      	cmp	r3, #24
 8002628:	f200 8155 	bhi.w	80028d6 <HAL_RCC_GetSysClockFreq+0x2be>
 800262c:	a201      	add	r2, pc, #4	@ (adr r2, 8002634 <HAL_RCC_GetSysClockFreq+0x1c>)
 800262e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002632:	bf00      	nop
 8002634:	08002699 	.word	0x08002699
 8002638:	080028d7 	.word	0x080028d7
 800263c:	080028d7 	.word	0x080028d7
 8002640:	080028d7 	.word	0x080028d7
 8002644:	080028d7 	.word	0x080028d7
 8002648:	080028d7 	.word	0x080028d7
 800264c:	080028d7 	.word	0x080028d7
 8002650:	080028d7 	.word	0x080028d7
 8002654:	080026bf 	.word	0x080026bf
 8002658:	080028d7 	.word	0x080028d7
 800265c:	080028d7 	.word	0x080028d7
 8002660:	080028d7 	.word	0x080028d7
 8002664:	080028d7 	.word	0x080028d7
 8002668:	080028d7 	.word	0x080028d7
 800266c:	080028d7 	.word	0x080028d7
 8002670:	080028d7 	.word	0x080028d7
 8002674:	080026c5 	.word	0x080026c5
 8002678:	080028d7 	.word	0x080028d7
 800267c:	080028d7 	.word	0x080028d7
 8002680:	080028d7 	.word	0x080028d7
 8002684:	080028d7 	.word	0x080028d7
 8002688:	080028d7 	.word	0x080028d7
 800268c:	080028d7 	.word	0x080028d7
 8002690:	080028d7 	.word	0x080028d7
 8002694:	080026cb 	.word	0x080026cb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002698:	4b94      	ldr	r3, [pc, #592]	@ (80028ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0320 	and.w	r3, r3, #32
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d009      	beq.n	80026b8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80026a4:	4b91      	ldr	r3, [pc, #580]	@ (80028ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	08db      	lsrs	r3, r3, #3
 80026aa:	f003 0303 	and.w	r3, r3, #3
 80026ae:	4a90      	ldr	r2, [pc, #576]	@ (80028f0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80026b0:	fa22 f303 	lsr.w	r3, r2, r3
 80026b4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80026b6:	e111      	b.n	80028dc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80026b8:	4b8d      	ldr	r3, [pc, #564]	@ (80028f0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80026ba:	61bb      	str	r3, [r7, #24]
      break;
 80026bc:	e10e      	b.n	80028dc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80026be:	4b8d      	ldr	r3, [pc, #564]	@ (80028f4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80026c0:	61bb      	str	r3, [r7, #24]
      break;
 80026c2:	e10b      	b.n	80028dc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80026c4:	4b8c      	ldr	r3, [pc, #560]	@ (80028f8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80026c6:	61bb      	str	r3, [r7, #24]
      break;
 80026c8:	e108      	b.n	80028dc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80026ca:	4b88      	ldr	r3, [pc, #544]	@ (80028ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ce:	f003 0303 	and.w	r3, r3, #3
 80026d2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80026d4:	4b85      	ldr	r3, [pc, #532]	@ (80028ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d8:	091b      	lsrs	r3, r3, #4
 80026da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80026de:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80026e0:	4b82      	ldr	r3, [pc, #520]	@ (80028ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026e4:	f003 0301 	and.w	r3, r3, #1
 80026e8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80026ea:	4b80      	ldr	r3, [pc, #512]	@ (80028ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026ee:	08db      	lsrs	r3, r3, #3
 80026f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80026f4:	68fa      	ldr	r2, [r7, #12]
 80026f6:	fb02 f303 	mul.w	r3, r2, r3
 80026fa:	ee07 3a90 	vmov	s15, r3
 80026fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002702:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	2b00      	cmp	r3, #0
 800270a:	f000 80e1 	beq.w	80028d0 <HAL_RCC_GetSysClockFreq+0x2b8>
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	2b02      	cmp	r3, #2
 8002712:	f000 8083 	beq.w	800281c <HAL_RCC_GetSysClockFreq+0x204>
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	2b02      	cmp	r3, #2
 800271a:	f200 80a1 	bhi.w	8002860 <HAL_RCC_GetSysClockFreq+0x248>
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d003      	beq.n	800272c <HAL_RCC_GetSysClockFreq+0x114>
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	2b01      	cmp	r3, #1
 8002728:	d056      	beq.n	80027d8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800272a:	e099      	b.n	8002860 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800272c:	4b6f      	ldr	r3, [pc, #444]	@ (80028ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0320 	and.w	r3, r3, #32
 8002734:	2b00      	cmp	r3, #0
 8002736:	d02d      	beq.n	8002794 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002738:	4b6c      	ldr	r3, [pc, #432]	@ (80028ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	08db      	lsrs	r3, r3, #3
 800273e:	f003 0303 	and.w	r3, r3, #3
 8002742:	4a6b      	ldr	r2, [pc, #428]	@ (80028f0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002744:	fa22 f303 	lsr.w	r3, r2, r3
 8002748:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	ee07 3a90 	vmov	s15, r3
 8002750:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	ee07 3a90 	vmov	s15, r3
 800275a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800275e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002762:	4b62      	ldr	r3, [pc, #392]	@ (80028ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002766:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800276a:	ee07 3a90 	vmov	s15, r3
 800276e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002772:	ed97 6a02 	vldr	s12, [r7, #8]
 8002776:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80028fc <HAL_RCC_GetSysClockFreq+0x2e4>
 800277a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800277e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002782:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002786:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800278a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800278e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002792:	e087      	b.n	80028a4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	ee07 3a90 	vmov	s15, r3
 800279a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800279e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002900 <HAL_RCC_GetSysClockFreq+0x2e8>
 80027a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027a6:	4b51      	ldr	r3, [pc, #324]	@ (80028ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027ae:	ee07 3a90 	vmov	s15, r3
 80027b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80027ba:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80028fc <HAL_RCC_GetSysClockFreq+0x2e4>
 80027be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80027c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80027c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80027ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80027ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027d2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80027d6:	e065      	b.n	80028a4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	ee07 3a90 	vmov	s15, r3
 80027de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027e2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002904 <HAL_RCC_GetSysClockFreq+0x2ec>
 80027e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027ea:	4b40      	ldr	r3, [pc, #256]	@ (80028ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027f2:	ee07 3a90 	vmov	s15, r3
 80027f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80027fe:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80028fc <HAL_RCC_GetSysClockFreq+0x2e4>
 8002802:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002806:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800280a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800280e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002812:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002816:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800281a:	e043      	b.n	80028a4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	ee07 3a90 	vmov	s15, r3
 8002822:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002826:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002908 <HAL_RCC_GetSysClockFreq+0x2f0>
 800282a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800282e:	4b2f      	ldr	r3, [pc, #188]	@ (80028ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002832:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002836:	ee07 3a90 	vmov	s15, r3
 800283a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800283e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002842:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80028fc <HAL_RCC_GetSysClockFreq+0x2e4>
 8002846:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800284a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800284e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002852:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002856:	ee67 7a27 	vmul.f32	s15, s14, s15
 800285a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800285e:	e021      	b.n	80028a4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	ee07 3a90 	vmov	s15, r3
 8002866:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800286a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002904 <HAL_RCC_GetSysClockFreq+0x2ec>
 800286e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002872:	4b1e      	ldr	r3, [pc, #120]	@ (80028ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002876:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800287a:	ee07 3a90 	vmov	s15, r3
 800287e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002882:	ed97 6a02 	vldr	s12, [r7, #8]
 8002886:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80028fc <HAL_RCC_GetSysClockFreq+0x2e4>
 800288a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800288e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002892:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002896:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800289a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800289e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80028a2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80028a4:	4b11      	ldr	r3, [pc, #68]	@ (80028ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a8:	0a5b      	lsrs	r3, r3, #9
 80028aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80028ae:	3301      	adds	r3, #1
 80028b0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	ee07 3a90 	vmov	s15, r3
 80028b8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80028bc:	edd7 6a07 	vldr	s13, [r7, #28]
 80028c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028c8:	ee17 3a90 	vmov	r3, s15
 80028cc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80028ce:	e005      	b.n	80028dc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80028d0:	2300      	movs	r3, #0
 80028d2:	61bb      	str	r3, [r7, #24]
      break;
 80028d4:	e002      	b.n	80028dc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80028d6:	4b07      	ldr	r3, [pc, #28]	@ (80028f4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80028d8:	61bb      	str	r3, [r7, #24]
      break;
 80028da:	bf00      	nop
  }

  return sysclockfreq;
 80028dc:	69bb      	ldr	r3, [r7, #24]
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3724      	adds	r7, #36	@ 0x24
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	58024400 	.word	0x58024400
 80028f0:	03d09000 	.word	0x03d09000
 80028f4:	003d0900 	.word	0x003d0900
 80028f8:	017d7840 	.word	0x017d7840
 80028fc:	46000000 	.word	0x46000000
 8002900:	4c742400 	.word	0x4c742400
 8002904:	4a742400 	.word	0x4a742400
 8002908:	4bbebc20 	.word	0x4bbebc20

0800290c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002912:	f7ff fe81 	bl	8002618 <HAL_RCC_GetSysClockFreq>
 8002916:	4602      	mov	r2, r0
 8002918:	4b10      	ldr	r3, [pc, #64]	@ (800295c <HAL_RCC_GetHCLKFreq+0x50>)
 800291a:	699b      	ldr	r3, [r3, #24]
 800291c:	0a1b      	lsrs	r3, r3, #8
 800291e:	f003 030f 	and.w	r3, r3, #15
 8002922:	490f      	ldr	r1, [pc, #60]	@ (8002960 <HAL_RCC_GetHCLKFreq+0x54>)
 8002924:	5ccb      	ldrb	r3, [r1, r3]
 8002926:	f003 031f 	and.w	r3, r3, #31
 800292a:	fa22 f303 	lsr.w	r3, r2, r3
 800292e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002930:	4b0a      	ldr	r3, [pc, #40]	@ (800295c <HAL_RCC_GetHCLKFreq+0x50>)
 8002932:	699b      	ldr	r3, [r3, #24]
 8002934:	f003 030f 	and.w	r3, r3, #15
 8002938:	4a09      	ldr	r2, [pc, #36]	@ (8002960 <HAL_RCC_GetHCLKFreq+0x54>)
 800293a:	5cd3      	ldrb	r3, [r2, r3]
 800293c:	f003 031f 	and.w	r3, r3, #31
 8002940:	687a      	ldr	r2, [r7, #4]
 8002942:	fa22 f303 	lsr.w	r3, r2, r3
 8002946:	4a07      	ldr	r2, [pc, #28]	@ (8002964 <HAL_RCC_GetHCLKFreq+0x58>)
 8002948:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800294a:	4a07      	ldr	r2, [pc, #28]	@ (8002968 <HAL_RCC_GetHCLKFreq+0x5c>)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002950:	4b04      	ldr	r3, [pc, #16]	@ (8002964 <HAL_RCC_GetHCLKFreq+0x58>)
 8002952:	681b      	ldr	r3, [r3, #0]
}
 8002954:	4618      	mov	r0, r3
 8002956:	3708      	adds	r7, #8
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	58024400 	.word	0x58024400
 8002960:	08004eb0 	.word	0x08004eb0
 8002964:	24000004 	.word	0x24000004
 8002968:	24000000 	.word	0x24000000

0800296c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002970:	f7ff ffcc 	bl	800290c <HAL_RCC_GetHCLKFreq>
 8002974:	4602      	mov	r2, r0
 8002976:	4b06      	ldr	r3, [pc, #24]	@ (8002990 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002978:	69db      	ldr	r3, [r3, #28]
 800297a:	091b      	lsrs	r3, r3, #4
 800297c:	f003 0307 	and.w	r3, r3, #7
 8002980:	4904      	ldr	r1, [pc, #16]	@ (8002994 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002982:	5ccb      	ldrb	r3, [r1, r3]
 8002984:	f003 031f 	and.w	r3, r3, #31
 8002988:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800298c:	4618      	mov	r0, r3
 800298e:	bd80      	pop	{r7, pc}
 8002990:	58024400 	.word	0x58024400
 8002994:	08004eb0 	.word	0x08004eb0

08002998 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800299c:	f7ff ffb6 	bl	800290c <HAL_RCC_GetHCLKFreq>
 80029a0:	4602      	mov	r2, r0
 80029a2:	4b06      	ldr	r3, [pc, #24]	@ (80029bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80029a4:	69db      	ldr	r3, [r3, #28]
 80029a6:	0a1b      	lsrs	r3, r3, #8
 80029a8:	f003 0307 	and.w	r3, r3, #7
 80029ac:	4904      	ldr	r1, [pc, #16]	@ (80029c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80029ae:	5ccb      	ldrb	r3, [r1, r3]
 80029b0:	f003 031f 	and.w	r3, r3, #31
 80029b4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	58024400 	.word	0x58024400
 80029c0:	08004eb0 	.word	0x08004eb0

080029c4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80029c8:	f7ff ffa0 	bl	800290c <HAL_RCC_GetHCLKFreq>
 80029cc:	4602      	mov	r2, r0
 80029ce:	4b06      	ldr	r3, [pc, #24]	@ (80029e8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80029d0:	6a1b      	ldr	r3, [r3, #32]
 80029d2:	091b      	lsrs	r3, r3, #4
 80029d4:	f003 0307 	and.w	r3, r3, #7
 80029d8:	4904      	ldr	r1, [pc, #16]	@ (80029ec <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80029da:	5ccb      	ldrb	r3, [r1, r3]
 80029dc:	f003 031f 	and.w	r3, r3, #31
 80029e0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	58024400 	.word	0x58024400
 80029ec:	08004eb0 	.word	0x08004eb0

080029f0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b089      	sub	sp, #36	@ 0x24
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80029f8:	4ba1      	ldr	r3, [pc, #644]	@ (8002c80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80029fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029fc:	f003 0303 	and.w	r3, r3, #3
 8002a00:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8002a02:	4b9f      	ldr	r3, [pc, #636]	@ (8002c80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a06:	0b1b      	lsrs	r3, r3, #12
 8002a08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a0c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8002a0e:	4b9c      	ldr	r3, [pc, #624]	@ (8002c80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a12:	091b      	lsrs	r3, r3, #4
 8002a14:	f003 0301 	and.w	r3, r3, #1
 8002a18:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8002a1a:	4b99      	ldr	r3, [pc, #612]	@ (8002c80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002a1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a1e:	08db      	lsrs	r3, r3, #3
 8002a20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002a24:	693a      	ldr	r2, [r7, #16]
 8002a26:	fb02 f303 	mul.w	r3, r2, r3
 8002a2a:	ee07 3a90 	vmov	s15, r3
 8002a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a32:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	f000 8111 	beq.w	8002c60 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8002a3e:	69bb      	ldr	r3, [r7, #24]
 8002a40:	2b02      	cmp	r3, #2
 8002a42:	f000 8083 	beq.w	8002b4c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8002a46:	69bb      	ldr	r3, [r7, #24]
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	f200 80a1 	bhi.w	8002b90 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8002a4e:	69bb      	ldr	r3, [r7, #24]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d003      	beq.n	8002a5c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8002a54:	69bb      	ldr	r3, [r7, #24]
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d056      	beq.n	8002b08 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8002a5a:	e099      	b.n	8002b90 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002a5c:	4b88      	ldr	r3, [pc, #544]	@ (8002c80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0320 	and.w	r3, r3, #32
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d02d      	beq.n	8002ac4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002a68:	4b85      	ldr	r3, [pc, #532]	@ (8002c80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	08db      	lsrs	r3, r3, #3
 8002a6e:	f003 0303 	and.w	r3, r3, #3
 8002a72:	4a84      	ldr	r2, [pc, #528]	@ (8002c84 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8002a74:	fa22 f303 	lsr.w	r3, r2, r3
 8002a78:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	ee07 3a90 	vmov	s15, r3
 8002a80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	ee07 3a90 	vmov	s15, r3
 8002a8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a92:	4b7b      	ldr	r3, [pc, #492]	@ (8002c80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a9a:	ee07 3a90 	vmov	s15, r3
 8002a9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002aa2:	ed97 6a03 	vldr	s12, [r7, #12]
 8002aa6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8002c88 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002aaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002aae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ab2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002ab6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002aba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002abe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8002ac2:	e087      	b.n	8002bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	ee07 3a90 	vmov	s15, r3
 8002aca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ace:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8002c8c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8002ad2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ad6:	4b6a      	ldr	r3, [pc, #424]	@ (8002c80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ada:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ade:	ee07 3a90 	vmov	s15, r3
 8002ae2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ae6:	ed97 6a03 	vldr	s12, [r7, #12]
 8002aea:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8002c88 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002aee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002af2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002af6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002afa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002afe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002b06:	e065      	b.n	8002bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	ee07 3a90 	vmov	s15, r3
 8002b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b12:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8002c90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8002b16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b1a:	4b59      	ldr	r3, [pc, #356]	@ (8002c80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002b1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b22:	ee07 3a90 	vmov	s15, r3
 8002b26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8002b2e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8002c88 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002b32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002b4a:	e043      	b.n	8002bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	ee07 3a90 	vmov	s15, r3
 8002b52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b56:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8002c94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8002b5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b5e:	4b48      	ldr	r3, [pc, #288]	@ (8002c80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b66:	ee07 3a90 	vmov	s15, r3
 8002b6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8002b72:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8002c88 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002b76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002b8e:	e021      	b.n	8002bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	ee07 3a90 	vmov	s15, r3
 8002b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b9a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8002c90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8002b9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ba2:	4b37      	ldr	r3, [pc, #220]	@ (8002c80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ba6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002baa:	ee07 3a90 	vmov	s15, r3
 8002bae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002bb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8002bb6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8002c88 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002bba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002bbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002bc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002bc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002bca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002bd2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8002bd4:	4b2a      	ldr	r3, [pc, #168]	@ (8002c80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bd8:	0a5b      	lsrs	r3, r3, #9
 8002bda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002bde:	ee07 3a90 	vmov	s15, r3
 8002be2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002be6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002bea:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002bee:	edd7 6a07 	vldr	s13, [r7, #28]
 8002bf2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bf6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002bfa:	ee17 2a90 	vmov	r2, s15
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8002c02:	4b1f      	ldr	r3, [pc, #124]	@ (8002c80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002c04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c06:	0c1b      	lsrs	r3, r3, #16
 8002c08:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c0c:	ee07 3a90 	vmov	s15, r3
 8002c10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c14:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002c18:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002c1c:	edd7 6a07 	vldr	s13, [r7, #28]
 8002c20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c28:	ee17 2a90 	vmov	r2, s15
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8002c30:	4b13      	ldr	r3, [pc, #76]	@ (8002c80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002c32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c34:	0e1b      	lsrs	r3, r3, #24
 8002c36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c3a:	ee07 3a90 	vmov	s15, r3
 8002c3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c42:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002c46:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002c4a:	edd7 6a07 	vldr	s13, [r7, #28]
 8002c4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c56:	ee17 2a90 	vmov	r2, s15
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8002c5e:	e008      	b.n	8002c72 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2200      	movs	r2, #0
 8002c64:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	609a      	str	r2, [r3, #8]
}
 8002c72:	bf00      	nop
 8002c74:	3724      	adds	r7, #36	@ 0x24
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop
 8002c80:	58024400 	.word	0x58024400
 8002c84:	03d09000 	.word	0x03d09000
 8002c88:	46000000 	.word	0x46000000
 8002c8c:	4c742400 	.word	0x4c742400
 8002c90:	4a742400 	.word	0x4a742400
 8002c94:	4bbebc20 	.word	0x4bbebc20

08002c98 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b089      	sub	sp, #36	@ 0x24
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002ca0:	4ba1      	ldr	r3, [pc, #644]	@ (8002f28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca4:	f003 0303 	and.w	r3, r3, #3
 8002ca8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8002caa:	4b9f      	ldr	r3, [pc, #636]	@ (8002f28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cae:	0d1b      	lsrs	r3, r3, #20
 8002cb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002cb4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8002cb6:	4b9c      	ldr	r3, [pc, #624]	@ (8002f28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cba:	0a1b      	lsrs	r3, r3, #8
 8002cbc:	f003 0301 	and.w	r3, r3, #1
 8002cc0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8002cc2:	4b99      	ldr	r3, [pc, #612]	@ (8002f28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc6:	08db      	lsrs	r3, r3, #3
 8002cc8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002ccc:	693a      	ldr	r2, [r7, #16]
 8002cce:	fb02 f303 	mul.w	r3, r2, r3
 8002cd2:	ee07 3a90 	vmov	s15, r3
 8002cd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cda:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	f000 8111 	beq.w	8002f08 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	f000 8083 	beq.w	8002df4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	f200 80a1 	bhi.w	8002e38 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8002cf6:	69bb      	ldr	r3, [r7, #24]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d003      	beq.n	8002d04 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d056      	beq.n	8002db0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8002d02:	e099      	b.n	8002e38 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002d04:	4b88      	ldr	r3, [pc, #544]	@ (8002f28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0320 	and.w	r3, r3, #32
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d02d      	beq.n	8002d6c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002d10:	4b85      	ldr	r3, [pc, #532]	@ (8002f28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	08db      	lsrs	r3, r3, #3
 8002d16:	f003 0303 	and.w	r3, r3, #3
 8002d1a:	4a84      	ldr	r2, [pc, #528]	@ (8002f2c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8002d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8002d20:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	ee07 3a90 	vmov	s15, r3
 8002d28:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	ee07 3a90 	vmov	s15, r3
 8002d32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d3a:	4b7b      	ldr	r3, [pc, #492]	@ (8002f28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d42:	ee07 3a90 	vmov	s15, r3
 8002d46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002d4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8002d4e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8002f30 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002d52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002d56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002d5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002d62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d66:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8002d6a:	e087      	b.n	8002e7c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	ee07 3a90 	vmov	s15, r3
 8002d72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d76:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8002f34 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8002d7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d7e:	4b6a      	ldr	r3, [pc, #424]	@ (8002f28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d86:	ee07 3a90 	vmov	s15, r3
 8002d8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002d8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8002d92:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8002f30 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002d96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002d9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002da2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002da6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002daa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002dae:	e065      	b.n	8002e7c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	ee07 3a90 	vmov	s15, r3
 8002db6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dba:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8002f38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8002dbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002dc2:	4b59      	ldr	r3, [pc, #356]	@ (8002f28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dca:	ee07 3a90 	vmov	s15, r3
 8002dce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002dd2:	ed97 6a03 	vldr	s12, [r7, #12]
 8002dd6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8002f30 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002dda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002dde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002de2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002de6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002dea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002df2:	e043      	b.n	8002e7c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	ee07 3a90 	vmov	s15, r3
 8002dfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dfe:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8002f3c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8002e02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e06:	4b48      	ldr	r3, [pc, #288]	@ (8002f28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e0e:	ee07 3a90 	vmov	s15, r3
 8002e12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e16:	ed97 6a03 	vldr	s12, [r7, #12]
 8002e1a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8002f30 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002e1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002e36:	e021      	b.n	8002e7c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	ee07 3a90 	vmov	s15, r3
 8002e3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e42:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8002f38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8002e46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e4a:	4b37      	ldr	r3, [pc, #220]	@ (8002f28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e52:	ee07 3a90 	vmov	s15, r3
 8002e56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8002e5e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8002f30 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002e62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002e7a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8002e7c:	4b2a      	ldr	r3, [pc, #168]	@ (8002f28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e80:	0a5b      	lsrs	r3, r3, #9
 8002e82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e86:	ee07 3a90 	vmov	s15, r3
 8002e8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002e92:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002e96:	edd7 6a07 	vldr	s13, [r7, #28]
 8002e9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ea2:	ee17 2a90 	vmov	r2, s15
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8002eaa:	4b1f      	ldr	r3, [pc, #124]	@ (8002f28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eae:	0c1b      	lsrs	r3, r3, #16
 8002eb0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002eb4:	ee07 3a90 	vmov	s15, r3
 8002eb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ebc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002ec0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002ec4:	edd7 6a07 	vldr	s13, [r7, #28]
 8002ec8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ecc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ed0:	ee17 2a90 	vmov	r2, s15
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8002ed8:	4b13      	ldr	r3, [pc, #76]	@ (8002f28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002edc:	0e1b      	lsrs	r3, r3, #24
 8002ede:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ee2:	ee07 3a90 	vmov	s15, r3
 8002ee6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002eea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002eee:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002ef2:	edd7 6a07 	vldr	s13, [r7, #28]
 8002ef6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002efa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002efe:	ee17 2a90 	vmov	r2, s15
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8002f06:	e008      	b.n	8002f1a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2200      	movs	r2, #0
 8002f12:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	609a      	str	r2, [r3, #8]
}
 8002f1a:	bf00      	nop
 8002f1c:	3724      	adds	r7, #36	@ 0x24
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	58024400 	.word	0x58024400
 8002f2c:	03d09000 	.word	0x03d09000
 8002f30:	46000000 	.word	0x46000000
 8002f34:	4c742400 	.word	0x4c742400
 8002f38:	4a742400 	.word	0x4a742400
 8002f3c:	4bbebc20 	.word	0x4bbebc20

08002f40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d101      	bne.n	8002f52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e042      	b.n	8002fd8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d106      	bne.n	8002f6a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	f000 f83b 	bl	8002fe0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2224      	movs	r2, #36	@ 0x24
 8002f6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f022 0201 	bic.w	r2, r2, #1
 8002f80:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d002      	beq.n	8002f90 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f000 fe28 	bl	8003be0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f000 f8bd 	bl	8003110 <UART_SetConfig>
 8002f96:	4603      	mov	r3, r0
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d101      	bne.n	8002fa0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e01b      	b.n	8002fd8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	685a      	ldr	r2, [r3, #4]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002fae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	689a      	ldr	r2, [r3, #8]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002fbe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f042 0201 	orr.w	r2, r2, #1
 8002fce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f000 fea7 	bl	8003d24 <UART_CheckIdleState>
 8002fd6:	4603      	mov	r3, r0
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	3708      	adds	r7, #8
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8002fe8:	bf00      	nop
 8002fea:	370c      	adds	r7, #12
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b08a      	sub	sp, #40	@ 0x28
 8002ff8:	af02      	add	r7, sp, #8
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	603b      	str	r3, [r7, #0]
 8003000:	4613      	mov	r3, r2
 8003002:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800300a:	2b20      	cmp	r3, #32
 800300c:	d17b      	bne.n	8003106 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d002      	beq.n	800301a <HAL_UART_Transmit+0x26>
 8003014:	88fb      	ldrh	r3, [r7, #6]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d101      	bne.n	800301e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e074      	b.n	8003108 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2200      	movs	r2, #0
 8003022:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2221      	movs	r2, #33	@ 0x21
 800302a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800302e:	f7fe f8cb 	bl	80011c8 <HAL_GetTick>
 8003032:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	88fa      	ldrh	r2, [r7, #6]
 8003038:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	88fa      	ldrh	r2, [r7, #6]
 8003040:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800304c:	d108      	bne.n	8003060 <HAL_UART_Transmit+0x6c>
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	691b      	ldr	r3, [r3, #16]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d104      	bne.n	8003060 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003056:	2300      	movs	r3, #0
 8003058:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	61bb      	str	r3, [r7, #24]
 800305e:	e003      	b.n	8003068 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003064:	2300      	movs	r3, #0
 8003066:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003068:	e030      	b.n	80030cc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	9300      	str	r3, [sp, #0]
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	2200      	movs	r2, #0
 8003072:	2180      	movs	r1, #128	@ 0x80
 8003074:	68f8      	ldr	r0, [r7, #12]
 8003076:	f000 feff 	bl	8003e78 <UART_WaitOnFlagUntilTimeout>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d005      	beq.n	800308c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2220      	movs	r2, #32
 8003084:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003088:	2303      	movs	r3, #3
 800308a:	e03d      	b.n	8003108 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d10b      	bne.n	80030aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003092:	69bb      	ldr	r3, [r7, #24]
 8003094:	881b      	ldrh	r3, [r3, #0]
 8003096:	461a      	mov	r2, r3
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030a0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	3302      	adds	r3, #2
 80030a6:	61bb      	str	r3, [r7, #24]
 80030a8:	e007      	b.n	80030ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	781a      	ldrb	r2, [r3, #0]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	3301      	adds	r3, #1
 80030b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	3b01      	subs	r3, #1
 80030c4:	b29a      	uxth	r2, r3
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d1c8      	bne.n	800306a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	9300      	str	r3, [sp, #0]
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	2200      	movs	r2, #0
 80030e0:	2140      	movs	r1, #64	@ 0x40
 80030e2:	68f8      	ldr	r0, [r7, #12]
 80030e4:	f000 fec8 	bl	8003e78 <UART_WaitOnFlagUntilTimeout>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d005      	beq.n	80030fa <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2220      	movs	r2, #32
 80030f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	e006      	b.n	8003108 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2220      	movs	r2, #32
 80030fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003102:	2300      	movs	r3, #0
 8003104:	e000      	b.n	8003108 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8003106:	2302      	movs	r3, #2
  }
}
 8003108:	4618      	mov	r0, r3
 800310a:	3720      	adds	r7, #32
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}

08003110 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003110:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003114:	b092      	sub	sp, #72	@ 0x48
 8003116:	af00      	add	r7, sp, #0
 8003118:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800311a:	2300      	movs	r3, #0
 800311c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	689a      	ldr	r2, [r3, #8]
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	691b      	ldr	r3, [r3, #16]
 8003128:	431a      	orrs	r2, r3
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	695b      	ldr	r3, [r3, #20]
 800312e:	431a      	orrs	r2, r3
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	69db      	ldr	r3, [r3, #28]
 8003134:	4313      	orrs	r3, r2
 8003136:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	4bbe      	ldr	r3, [pc, #760]	@ (8003438 <UART_SetConfig+0x328>)
 8003140:	4013      	ands	r3, r2
 8003142:	697a      	ldr	r2, [r7, #20]
 8003144:	6812      	ldr	r2, [r2, #0]
 8003146:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003148:	430b      	orrs	r3, r1
 800314a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	68da      	ldr	r2, [r3, #12]
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	430a      	orrs	r2, r1
 8003160:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	699b      	ldr	r3, [r3, #24]
 8003166:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4ab3      	ldr	r2, [pc, #716]	@ (800343c <UART_SetConfig+0x32c>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d004      	beq.n	800317c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	6a1b      	ldr	r3, [r3, #32]
 8003176:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003178:	4313      	orrs	r3, r2
 800317a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	689a      	ldr	r2, [r3, #8]
 8003182:	4baf      	ldr	r3, [pc, #700]	@ (8003440 <UART_SetConfig+0x330>)
 8003184:	4013      	ands	r3, r2
 8003186:	697a      	ldr	r2, [r7, #20]
 8003188:	6812      	ldr	r2, [r2, #0]
 800318a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800318c:	430b      	orrs	r3, r1
 800318e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003196:	f023 010f 	bic.w	r1, r3, #15
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	430a      	orrs	r2, r1
 80031a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4aa6      	ldr	r2, [pc, #664]	@ (8003444 <UART_SetConfig+0x334>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d177      	bne.n	80032a0 <UART_SetConfig+0x190>
 80031b0:	4ba5      	ldr	r3, [pc, #660]	@ (8003448 <UART_SetConfig+0x338>)
 80031b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80031b8:	2b28      	cmp	r3, #40	@ 0x28
 80031ba:	d86d      	bhi.n	8003298 <UART_SetConfig+0x188>
 80031bc:	a201      	add	r2, pc, #4	@ (adr r2, 80031c4 <UART_SetConfig+0xb4>)
 80031be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031c2:	bf00      	nop
 80031c4:	08003269 	.word	0x08003269
 80031c8:	08003299 	.word	0x08003299
 80031cc:	08003299 	.word	0x08003299
 80031d0:	08003299 	.word	0x08003299
 80031d4:	08003299 	.word	0x08003299
 80031d8:	08003299 	.word	0x08003299
 80031dc:	08003299 	.word	0x08003299
 80031e0:	08003299 	.word	0x08003299
 80031e4:	08003271 	.word	0x08003271
 80031e8:	08003299 	.word	0x08003299
 80031ec:	08003299 	.word	0x08003299
 80031f0:	08003299 	.word	0x08003299
 80031f4:	08003299 	.word	0x08003299
 80031f8:	08003299 	.word	0x08003299
 80031fc:	08003299 	.word	0x08003299
 8003200:	08003299 	.word	0x08003299
 8003204:	08003279 	.word	0x08003279
 8003208:	08003299 	.word	0x08003299
 800320c:	08003299 	.word	0x08003299
 8003210:	08003299 	.word	0x08003299
 8003214:	08003299 	.word	0x08003299
 8003218:	08003299 	.word	0x08003299
 800321c:	08003299 	.word	0x08003299
 8003220:	08003299 	.word	0x08003299
 8003224:	08003281 	.word	0x08003281
 8003228:	08003299 	.word	0x08003299
 800322c:	08003299 	.word	0x08003299
 8003230:	08003299 	.word	0x08003299
 8003234:	08003299 	.word	0x08003299
 8003238:	08003299 	.word	0x08003299
 800323c:	08003299 	.word	0x08003299
 8003240:	08003299 	.word	0x08003299
 8003244:	08003289 	.word	0x08003289
 8003248:	08003299 	.word	0x08003299
 800324c:	08003299 	.word	0x08003299
 8003250:	08003299 	.word	0x08003299
 8003254:	08003299 	.word	0x08003299
 8003258:	08003299 	.word	0x08003299
 800325c:	08003299 	.word	0x08003299
 8003260:	08003299 	.word	0x08003299
 8003264:	08003291 	.word	0x08003291
 8003268:	2301      	movs	r3, #1
 800326a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800326e:	e222      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003270:	2304      	movs	r3, #4
 8003272:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003276:	e21e      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003278:	2308      	movs	r3, #8
 800327a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800327e:	e21a      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003280:	2310      	movs	r3, #16
 8003282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003286:	e216      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003288:	2320      	movs	r3, #32
 800328a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800328e:	e212      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003290:	2340      	movs	r3, #64	@ 0x40
 8003292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003296:	e20e      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003298:	2380      	movs	r3, #128	@ 0x80
 800329a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800329e:	e20a      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a69      	ldr	r2, [pc, #420]	@ (800344c <UART_SetConfig+0x33c>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d130      	bne.n	800330c <UART_SetConfig+0x1fc>
 80032aa:	4b67      	ldr	r3, [pc, #412]	@ (8003448 <UART_SetConfig+0x338>)
 80032ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032ae:	f003 0307 	and.w	r3, r3, #7
 80032b2:	2b05      	cmp	r3, #5
 80032b4:	d826      	bhi.n	8003304 <UART_SetConfig+0x1f4>
 80032b6:	a201      	add	r2, pc, #4	@ (adr r2, 80032bc <UART_SetConfig+0x1ac>)
 80032b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032bc:	080032d5 	.word	0x080032d5
 80032c0:	080032dd 	.word	0x080032dd
 80032c4:	080032e5 	.word	0x080032e5
 80032c8:	080032ed 	.word	0x080032ed
 80032cc:	080032f5 	.word	0x080032f5
 80032d0:	080032fd 	.word	0x080032fd
 80032d4:	2300      	movs	r3, #0
 80032d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032da:	e1ec      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80032dc:	2304      	movs	r3, #4
 80032de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032e2:	e1e8      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80032e4:	2308      	movs	r3, #8
 80032e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032ea:	e1e4      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80032ec:	2310      	movs	r3, #16
 80032ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032f2:	e1e0      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80032f4:	2320      	movs	r3, #32
 80032f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032fa:	e1dc      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80032fc:	2340      	movs	r3, #64	@ 0x40
 80032fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003302:	e1d8      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003304:	2380      	movs	r3, #128	@ 0x80
 8003306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800330a:	e1d4      	b.n	80036b6 <UART_SetConfig+0x5a6>
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a4f      	ldr	r2, [pc, #316]	@ (8003450 <UART_SetConfig+0x340>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d130      	bne.n	8003378 <UART_SetConfig+0x268>
 8003316:	4b4c      	ldr	r3, [pc, #304]	@ (8003448 <UART_SetConfig+0x338>)
 8003318:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800331a:	f003 0307 	and.w	r3, r3, #7
 800331e:	2b05      	cmp	r3, #5
 8003320:	d826      	bhi.n	8003370 <UART_SetConfig+0x260>
 8003322:	a201      	add	r2, pc, #4	@ (adr r2, 8003328 <UART_SetConfig+0x218>)
 8003324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003328:	08003341 	.word	0x08003341
 800332c:	08003349 	.word	0x08003349
 8003330:	08003351 	.word	0x08003351
 8003334:	08003359 	.word	0x08003359
 8003338:	08003361 	.word	0x08003361
 800333c:	08003369 	.word	0x08003369
 8003340:	2300      	movs	r3, #0
 8003342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003346:	e1b6      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003348:	2304      	movs	r3, #4
 800334a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800334e:	e1b2      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003350:	2308      	movs	r3, #8
 8003352:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003356:	e1ae      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003358:	2310      	movs	r3, #16
 800335a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800335e:	e1aa      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003360:	2320      	movs	r3, #32
 8003362:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003366:	e1a6      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003368:	2340      	movs	r3, #64	@ 0x40
 800336a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800336e:	e1a2      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003370:	2380      	movs	r3, #128	@ 0x80
 8003372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003376:	e19e      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a35      	ldr	r2, [pc, #212]	@ (8003454 <UART_SetConfig+0x344>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d130      	bne.n	80033e4 <UART_SetConfig+0x2d4>
 8003382:	4b31      	ldr	r3, [pc, #196]	@ (8003448 <UART_SetConfig+0x338>)
 8003384:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003386:	f003 0307 	and.w	r3, r3, #7
 800338a:	2b05      	cmp	r3, #5
 800338c:	d826      	bhi.n	80033dc <UART_SetConfig+0x2cc>
 800338e:	a201      	add	r2, pc, #4	@ (adr r2, 8003394 <UART_SetConfig+0x284>)
 8003390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003394:	080033ad 	.word	0x080033ad
 8003398:	080033b5 	.word	0x080033b5
 800339c:	080033bd 	.word	0x080033bd
 80033a0:	080033c5 	.word	0x080033c5
 80033a4:	080033cd 	.word	0x080033cd
 80033a8:	080033d5 	.word	0x080033d5
 80033ac:	2300      	movs	r3, #0
 80033ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033b2:	e180      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80033b4:	2304      	movs	r3, #4
 80033b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033ba:	e17c      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80033bc:	2308      	movs	r3, #8
 80033be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033c2:	e178      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80033c4:	2310      	movs	r3, #16
 80033c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033ca:	e174      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80033cc:	2320      	movs	r3, #32
 80033ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033d2:	e170      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80033d4:	2340      	movs	r3, #64	@ 0x40
 80033d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033da:	e16c      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80033dc:	2380      	movs	r3, #128	@ 0x80
 80033de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033e2:	e168      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a1b      	ldr	r2, [pc, #108]	@ (8003458 <UART_SetConfig+0x348>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d142      	bne.n	8003474 <UART_SetConfig+0x364>
 80033ee:	4b16      	ldr	r3, [pc, #88]	@ (8003448 <UART_SetConfig+0x338>)
 80033f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033f2:	f003 0307 	and.w	r3, r3, #7
 80033f6:	2b05      	cmp	r3, #5
 80033f8:	d838      	bhi.n	800346c <UART_SetConfig+0x35c>
 80033fa:	a201      	add	r2, pc, #4	@ (adr r2, 8003400 <UART_SetConfig+0x2f0>)
 80033fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003400:	08003419 	.word	0x08003419
 8003404:	08003421 	.word	0x08003421
 8003408:	08003429 	.word	0x08003429
 800340c:	08003431 	.word	0x08003431
 8003410:	0800345d 	.word	0x0800345d
 8003414:	08003465 	.word	0x08003465
 8003418:	2300      	movs	r3, #0
 800341a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800341e:	e14a      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003420:	2304      	movs	r3, #4
 8003422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003426:	e146      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003428:	2308      	movs	r3, #8
 800342a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800342e:	e142      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003430:	2310      	movs	r3, #16
 8003432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003436:	e13e      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003438:	cfff69f3 	.word	0xcfff69f3
 800343c:	58000c00 	.word	0x58000c00
 8003440:	11fff4ff 	.word	0x11fff4ff
 8003444:	40011000 	.word	0x40011000
 8003448:	58024400 	.word	0x58024400
 800344c:	40004400 	.word	0x40004400
 8003450:	40004800 	.word	0x40004800
 8003454:	40004c00 	.word	0x40004c00
 8003458:	40005000 	.word	0x40005000
 800345c:	2320      	movs	r3, #32
 800345e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003462:	e128      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003464:	2340      	movs	r3, #64	@ 0x40
 8003466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800346a:	e124      	b.n	80036b6 <UART_SetConfig+0x5a6>
 800346c:	2380      	movs	r3, #128	@ 0x80
 800346e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003472:	e120      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4acb      	ldr	r2, [pc, #812]	@ (80037a8 <UART_SetConfig+0x698>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d176      	bne.n	800356c <UART_SetConfig+0x45c>
 800347e:	4bcb      	ldr	r3, [pc, #812]	@ (80037ac <UART_SetConfig+0x69c>)
 8003480:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003482:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003486:	2b28      	cmp	r3, #40	@ 0x28
 8003488:	d86c      	bhi.n	8003564 <UART_SetConfig+0x454>
 800348a:	a201      	add	r2, pc, #4	@ (adr r2, 8003490 <UART_SetConfig+0x380>)
 800348c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003490:	08003535 	.word	0x08003535
 8003494:	08003565 	.word	0x08003565
 8003498:	08003565 	.word	0x08003565
 800349c:	08003565 	.word	0x08003565
 80034a0:	08003565 	.word	0x08003565
 80034a4:	08003565 	.word	0x08003565
 80034a8:	08003565 	.word	0x08003565
 80034ac:	08003565 	.word	0x08003565
 80034b0:	0800353d 	.word	0x0800353d
 80034b4:	08003565 	.word	0x08003565
 80034b8:	08003565 	.word	0x08003565
 80034bc:	08003565 	.word	0x08003565
 80034c0:	08003565 	.word	0x08003565
 80034c4:	08003565 	.word	0x08003565
 80034c8:	08003565 	.word	0x08003565
 80034cc:	08003565 	.word	0x08003565
 80034d0:	08003545 	.word	0x08003545
 80034d4:	08003565 	.word	0x08003565
 80034d8:	08003565 	.word	0x08003565
 80034dc:	08003565 	.word	0x08003565
 80034e0:	08003565 	.word	0x08003565
 80034e4:	08003565 	.word	0x08003565
 80034e8:	08003565 	.word	0x08003565
 80034ec:	08003565 	.word	0x08003565
 80034f0:	0800354d 	.word	0x0800354d
 80034f4:	08003565 	.word	0x08003565
 80034f8:	08003565 	.word	0x08003565
 80034fc:	08003565 	.word	0x08003565
 8003500:	08003565 	.word	0x08003565
 8003504:	08003565 	.word	0x08003565
 8003508:	08003565 	.word	0x08003565
 800350c:	08003565 	.word	0x08003565
 8003510:	08003555 	.word	0x08003555
 8003514:	08003565 	.word	0x08003565
 8003518:	08003565 	.word	0x08003565
 800351c:	08003565 	.word	0x08003565
 8003520:	08003565 	.word	0x08003565
 8003524:	08003565 	.word	0x08003565
 8003528:	08003565 	.word	0x08003565
 800352c:	08003565 	.word	0x08003565
 8003530:	0800355d 	.word	0x0800355d
 8003534:	2301      	movs	r3, #1
 8003536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800353a:	e0bc      	b.n	80036b6 <UART_SetConfig+0x5a6>
 800353c:	2304      	movs	r3, #4
 800353e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003542:	e0b8      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003544:	2308      	movs	r3, #8
 8003546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800354a:	e0b4      	b.n	80036b6 <UART_SetConfig+0x5a6>
 800354c:	2310      	movs	r3, #16
 800354e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003552:	e0b0      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003554:	2320      	movs	r3, #32
 8003556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800355a:	e0ac      	b.n	80036b6 <UART_SetConfig+0x5a6>
 800355c:	2340      	movs	r3, #64	@ 0x40
 800355e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003562:	e0a8      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003564:	2380      	movs	r3, #128	@ 0x80
 8003566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800356a:	e0a4      	b.n	80036b6 <UART_SetConfig+0x5a6>
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a8f      	ldr	r2, [pc, #572]	@ (80037b0 <UART_SetConfig+0x6a0>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d130      	bne.n	80035d8 <UART_SetConfig+0x4c8>
 8003576:	4b8d      	ldr	r3, [pc, #564]	@ (80037ac <UART_SetConfig+0x69c>)
 8003578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800357a:	f003 0307 	and.w	r3, r3, #7
 800357e:	2b05      	cmp	r3, #5
 8003580:	d826      	bhi.n	80035d0 <UART_SetConfig+0x4c0>
 8003582:	a201      	add	r2, pc, #4	@ (adr r2, 8003588 <UART_SetConfig+0x478>)
 8003584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003588:	080035a1 	.word	0x080035a1
 800358c:	080035a9 	.word	0x080035a9
 8003590:	080035b1 	.word	0x080035b1
 8003594:	080035b9 	.word	0x080035b9
 8003598:	080035c1 	.word	0x080035c1
 800359c:	080035c9 	.word	0x080035c9
 80035a0:	2300      	movs	r3, #0
 80035a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80035a6:	e086      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80035a8:	2304      	movs	r3, #4
 80035aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80035ae:	e082      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80035b0:	2308      	movs	r3, #8
 80035b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80035b6:	e07e      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80035b8:	2310      	movs	r3, #16
 80035ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80035be:	e07a      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80035c0:	2320      	movs	r3, #32
 80035c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80035c6:	e076      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80035c8:	2340      	movs	r3, #64	@ 0x40
 80035ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80035ce:	e072      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80035d0:	2380      	movs	r3, #128	@ 0x80
 80035d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80035d6:	e06e      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a75      	ldr	r2, [pc, #468]	@ (80037b4 <UART_SetConfig+0x6a4>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d130      	bne.n	8003644 <UART_SetConfig+0x534>
 80035e2:	4b72      	ldr	r3, [pc, #456]	@ (80037ac <UART_SetConfig+0x69c>)
 80035e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035e6:	f003 0307 	and.w	r3, r3, #7
 80035ea:	2b05      	cmp	r3, #5
 80035ec:	d826      	bhi.n	800363c <UART_SetConfig+0x52c>
 80035ee:	a201      	add	r2, pc, #4	@ (adr r2, 80035f4 <UART_SetConfig+0x4e4>)
 80035f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035f4:	0800360d 	.word	0x0800360d
 80035f8:	08003615 	.word	0x08003615
 80035fc:	0800361d 	.word	0x0800361d
 8003600:	08003625 	.word	0x08003625
 8003604:	0800362d 	.word	0x0800362d
 8003608:	08003635 	.word	0x08003635
 800360c:	2300      	movs	r3, #0
 800360e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003612:	e050      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003614:	2304      	movs	r3, #4
 8003616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800361a:	e04c      	b.n	80036b6 <UART_SetConfig+0x5a6>
 800361c:	2308      	movs	r3, #8
 800361e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003622:	e048      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003624:	2310      	movs	r3, #16
 8003626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800362a:	e044      	b.n	80036b6 <UART_SetConfig+0x5a6>
 800362c:	2320      	movs	r3, #32
 800362e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003632:	e040      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003634:	2340      	movs	r3, #64	@ 0x40
 8003636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800363a:	e03c      	b.n	80036b6 <UART_SetConfig+0x5a6>
 800363c:	2380      	movs	r3, #128	@ 0x80
 800363e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003642:	e038      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a5b      	ldr	r2, [pc, #364]	@ (80037b8 <UART_SetConfig+0x6a8>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d130      	bne.n	80036b0 <UART_SetConfig+0x5a0>
 800364e:	4b57      	ldr	r3, [pc, #348]	@ (80037ac <UART_SetConfig+0x69c>)
 8003650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003652:	f003 0307 	and.w	r3, r3, #7
 8003656:	2b05      	cmp	r3, #5
 8003658:	d826      	bhi.n	80036a8 <UART_SetConfig+0x598>
 800365a:	a201      	add	r2, pc, #4	@ (adr r2, 8003660 <UART_SetConfig+0x550>)
 800365c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003660:	08003679 	.word	0x08003679
 8003664:	08003681 	.word	0x08003681
 8003668:	08003689 	.word	0x08003689
 800366c:	08003691 	.word	0x08003691
 8003670:	08003699 	.word	0x08003699
 8003674:	080036a1 	.word	0x080036a1
 8003678:	2302      	movs	r3, #2
 800367a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800367e:	e01a      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003680:	2304      	movs	r3, #4
 8003682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003686:	e016      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003688:	2308      	movs	r3, #8
 800368a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800368e:	e012      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003690:	2310      	movs	r3, #16
 8003692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003696:	e00e      	b.n	80036b6 <UART_SetConfig+0x5a6>
 8003698:	2320      	movs	r3, #32
 800369a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800369e:	e00a      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80036a0:	2340      	movs	r3, #64	@ 0x40
 80036a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80036a6:	e006      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80036a8:	2380      	movs	r3, #128	@ 0x80
 80036aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80036ae:	e002      	b.n	80036b6 <UART_SetConfig+0x5a6>
 80036b0:	2380      	movs	r3, #128	@ 0x80
 80036b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a3f      	ldr	r2, [pc, #252]	@ (80037b8 <UART_SetConfig+0x6a8>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	f040 80f8 	bne.w	80038b2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80036c2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80036c6:	2b20      	cmp	r3, #32
 80036c8:	dc46      	bgt.n	8003758 <UART_SetConfig+0x648>
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	f2c0 8082 	blt.w	80037d4 <UART_SetConfig+0x6c4>
 80036d0:	3b02      	subs	r3, #2
 80036d2:	2b1e      	cmp	r3, #30
 80036d4:	d87e      	bhi.n	80037d4 <UART_SetConfig+0x6c4>
 80036d6:	a201      	add	r2, pc, #4	@ (adr r2, 80036dc <UART_SetConfig+0x5cc>)
 80036d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036dc:	0800375f 	.word	0x0800375f
 80036e0:	080037d5 	.word	0x080037d5
 80036e4:	08003767 	.word	0x08003767
 80036e8:	080037d5 	.word	0x080037d5
 80036ec:	080037d5 	.word	0x080037d5
 80036f0:	080037d5 	.word	0x080037d5
 80036f4:	08003777 	.word	0x08003777
 80036f8:	080037d5 	.word	0x080037d5
 80036fc:	080037d5 	.word	0x080037d5
 8003700:	080037d5 	.word	0x080037d5
 8003704:	080037d5 	.word	0x080037d5
 8003708:	080037d5 	.word	0x080037d5
 800370c:	080037d5 	.word	0x080037d5
 8003710:	080037d5 	.word	0x080037d5
 8003714:	08003787 	.word	0x08003787
 8003718:	080037d5 	.word	0x080037d5
 800371c:	080037d5 	.word	0x080037d5
 8003720:	080037d5 	.word	0x080037d5
 8003724:	080037d5 	.word	0x080037d5
 8003728:	080037d5 	.word	0x080037d5
 800372c:	080037d5 	.word	0x080037d5
 8003730:	080037d5 	.word	0x080037d5
 8003734:	080037d5 	.word	0x080037d5
 8003738:	080037d5 	.word	0x080037d5
 800373c:	080037d5 	.word	0x080037d5
 8003740:	080037d5 	.word	0x080037d5
 8003744:	080037d5 	.word	0x080037d5
 8003748:	080037d5 	.word	0x080037d5
 800374c:	080037d5 	.word	0x080037d5
 8003750:	080037d5 	.word	0x080037d5
 8003754:	080037c7 	.word	0x080037c7
 8003758:	2b40      	cmp	r3, #64	@ 0x40
 800375a:	d037      	beq.n	80037cc <UART_SetConfig+0x6bc>
 800375c:	e03a      	b.n	80037d4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800375e:	f7ff f931 	bl	80029c4 <HAL_RCCEx_GetD3PCLK1Freq>
 8003762:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003764:	e03c      	b.n	80037e0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003766:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800376a:	4618      	mov	r0, r3
 800376c:	f7ff f940 	bl	80029f0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003772:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003774:	e034      	b.n	80037e0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003776:	f107 0318 	add.w	r3, r7, #24
 800377a:	4618      	mov	r0, r3
 800377c:	f7ff fa8c 	bl	8002c98 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003784:	e02c      	b.n	80037e0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003786:	4b09      	ldr	r3, [pc, #36]	@ (80037ac <UART_SetConfig+0x69c>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0320 	and.w	r3, r3, #32
 800378e:	2b00      	cmp	r3, #0
 8003790:	d016      	beq.n	80037c0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8003792:	4b06      	ldr	r3, [pc, #24]	@ (80037ac <UART_SetConfig+0x69c>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	08db      	lsrs	r3, r3, #3
 8003798:	f003 0303 	and.w	r3, r3, #3
 800379c:	4a07      	ldr	r2, [pc, #28]	@ (80037bc <UART_SetConfig+0x6ac>)
 800379e:	fa22 f303 	lsr.w	r3, r2, r3
 80037a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80037a4:	e01c      	b.n	80037e0 <UART_SetConfig+0x6d0>
 80037a6:	bf00      	nop
 80037a8:	40011400 	.word	0x40011400
 80037ac:	58024400 	.word	0x58024400
 80037b0:	40007800 	.word	0x40007800
 80037b4:	40007c00 	.word	0x40007c00
 80037b8:	58000c00 	.word	0x58000c00
 80037bc:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80037c0:	4b9d      	ldr	r3, [pc, #628]	@ (8003a38 <UART_SetConfig+0x928>)
 80037c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80037c4:	e00c      	b.n	80037e0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80037c6:	4b9d      	ldr	r3, [pc, #628]	@ (8003a3c <UART_SetConfig+0x92c>)
 80037c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80037ca:	e009      	b.n	80037e0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80037d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80037d2:	e005      	b.n	80037e0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80037d4:	2300      	movs	r3, #0
 80037d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80037de:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80037e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	f000 81de 	beq.w	8003ba4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ec:	4a94      	ldr	r2, [pc, #592]	@ (8003a40 <UART_SetConfig+0x930>)
 80037ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80037f2:	461a      	mov	r2, r3
 80037f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80037fa:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	685a      	ldr	r2, [r3, #4]
 8003800:	4613      	mov	r3, r2
 8003802:	005b      	lsls	r3, r3, #1
 8003804:	4413      	add	r3, r2
 8003806:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003808:	429a      	cmp	r2, r3
 800380a:	d305      	bcc.n	8003818 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003812:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003814:	429a      	cmp	r2, r3
 8003816:	d903      	bls.n	8003820 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800381e:	e1c1      	b.n	8003ba4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003820:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003822:	2200      	movs	r2, #0
 8003824:	60bb      	str	r3, [r7, #8]
 8003826:	60fa      	str	r2, [r7, #12]
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382c:	4a84      	ldr	r2, [pc, #528]	@ (8003a40 <UART_SetConfig+0x930>)
 800382e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003832:	b29b      	uxth	r3, r3
 8003834:	2200      	movs	r2, #0
 8003836:	603b      	str	r3, [r7, #0]
 8003838:	607a      	str	r2, [r7, #4]
 800383a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800383e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003842:	f7fc fd9d 	bl	8000380 <__aeabi_uldivmod>
 8003846:	4602      	mov	r2, r0
 8003848:	460b      	mov	r3, r1
 800384a:	4610      	mov	r0, r2
 800384c:	4619      	mov	r1, r3
 800384e:	f04f 0200 	mov.w	r2, #0
 8003852:	f04f 0300 	mov.w	r3, #0
 8003856:	020b      	lsls	r3, r1, #8
 8003858:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800385c:	0202      	lsls	r2, r0, #8
 800385e:	6979      	ldr	r1, [r7, #20]
 8003860:	6849      	ldr	r1, [r1, #4]
 8003862:	0849      	lsrs	r1, r1, #1
 8003864:	2000      	movs	r0, #0
 8003866:	460c      	mov	r4, r1
 8003868:	4605      	mov	r5, r0
 800386a:	eb12 0804 	adds.w	r8, r2, r4
 800386e:	eb43 0905 	adc.w	r9, r3, r5
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	469a      	mov	sl, r3
 800387a:	4693      	mov	fp, r2
 800387c:	4652      	mov	r2, sl
 800387e:	465b      	mov	r3, fp
 8003880:	4640      	mov	r0, r8
 8003882:	4649      	mov	r1, r9
 8003884:	f7fc fd7c 	bl	8000380 <__aeabi_uldivmod>
 8003888:	4602      	mov	r2, r0
 800388a:	460b      	mov	r3, r1
 800388c:	4613      	mov	r3, r2
 800388e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003892:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003896:	d308      	bcc.n	80038aa <UART_SetConfig+0x79a>
 8003898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800389a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800389e:	d204      	bcs.n	80038aa <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80038a6:	60da      	str	r2, [r3, #12]
 80038a8:	e17c      	b.n	8003ba4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80038b0:	e178      	b.n	8003ba4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	69db      	ldr	r3, [r3, #28]
 80038b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038ba:	f040 80c5 	bne.w	8003a48 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80038be:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80038c2:	2b20      	cmp	r3, #32
 80038c4:	dc48      	bgt.n	8003958 <UART_SetConfig+0x848>
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	db7b      	blt.n	80039c2 <UART_SetConfig+0x8b2>
 80038ca:	2b20      	cmp	r3, #32
 80038cc:	d879      	bhi.n	80039c2 <UART_SetConfig+0x8b2>
 80038ce:	a201      	add	r2, pc, #4	@ (adr r2, 80038d4 <UART_SetConfig+0x7c4>)
 80038d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038d4:	0800395f 	.word	0x0800395f
 80038d8:	08003967 	.word	0x08003967
 80038dc:	080039c3 	.word	0x080039c3
 80038e0:	080039c3 	.word	0x080039c3
 80038e4:	0800396f 	.word	0x0800396f
 80038e8:	080039c3 	.word	0x080039c3
 80038ec:	080039c3 	.word	0x080039c3
 80038f0:	080039c3 	.word	0x080039c3
 80038f4:	0800397f 	.word	0x0800397f
 80038f8:	080039c3 	.word	0x080039c3
 80038fc:	080039c3 	.word	0x080039c3
 8003900:	080039c3 	.word	0x080039c3
 8003904:	080039c3 	.word	0x080039c3
 8003908:	080039c3 	.word	0x080039c3
 800390c:	080039c3 	.word	0x080039c3
 8003910:	080039c3 	.word	0x080039c3
 8003914:	0800398f 	.word	0x0800398f
 8003918:	080039c3 	.word	0x080039c3
 800391c:	080039c3 	.word	0x080039c3
 8003920:	080039c3 	.word	0x080039c3
 8003924:	080039c3 	.word	0x080039c3
 8003928:	080039c3 	.word	0x080039c3
 800392c:	080039c3 	.word	0x080039c3
 8003930:	080039c3 	.word	0x080039c3
 8003934:	080039c3 	.word	0x080039c3
 8003938:	080039c3 	.word	0x080039c3
 800393c:	080039c3 	.word	0x080039c3
 8003940:	080039c3 	.word	0x080039c3
 8003944:	080039c3 	.word	0x080039c3
 8003948:	080039c3 	.word	0x080039c3
 800394c:	080039c3 	.word	0x080039c3
 8003950:	080039c3 	.word	0x080039c3
 8003954:	080039b5 	.word	0x080039b5
 8003958:	2b40      	cmp	r3, #64	@ 0x40
 800395a:	d02e      	beq.n	80039ba <UART_SetConfig+0x8aa>
 800395c:	e031      	b.n	80039c2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800395e:	f7ff f805 	bl	800296c <HAL_RCC_GetPCLK1Freq>
 8003962:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003964:	e033      	b.n	80039ce <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003966:	f7ff f817 	bl	8002998 <HAL_RCC_GetPCLK2Freq>
 800396a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800396c:	e02f      	b.n	80039ce <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800396e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003972:	4618      	mov	r0, r3
 8003974:	f7ff f83c 	bl	80029f0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800397a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800397c:	e027      	b.n	80039ce <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800397e:	f107 0318 	add.w	r3, r7, #24
 8003982:	4618      	mov	r0, r3
 8003984:	f7ff f988 	bl	8002c98 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003988:	69fb      	ldr	r3, [r7, #28]
 800398a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800398c:	e01f      	b.n	80039ce <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800398e:	4b2d      	ldr	r3, [pc, #180]	@ (8003a44 <UART_SetConfig+0x934>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 0320 	and.w	r3, r3, #32
 8003996:	2b00      	cmp	r3, #0
 8003998:	d009      	beq.n	80039ae <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800399a:	4b2a      	ldr	r3, [pc, #168]	@ (8003a44 <UART_SetConfig+0x934>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	08db      	lsrs	r3, r3, #3
 80039a0:	f003 0303 	and.w	r3, r3, #3
 80039a4:	4a24      	ldr	r2, [pc, #144]	@ (8003a38 <UART_SetConfig+0x928>)
 80039a6:	fa22 f303 	lsr.w	r3, r2, r3
 80039aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80039ac:	e00f      	b.n	80039ce <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80039ae:	4b22      	ldr	r3, [pc, #136]	@ (8003a38 <UART_SetConfig+0x928>)
 80039b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80039b2:	e00c      	b.n	80039ce <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80039b4:	4b21      	ldr	r3, [pc, #132]	@ (8003a3c <UART_SetConfig+0x92c>)
 80039b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80039b8:	e009      	b.n	80039ce <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80039c0:	e005      	b.n	80039ce <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80039c2:	2300      	movs	r3, #0
 80039c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80039cc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80039ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	f000 80e7 	beq.w	8003ba4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039da:	4a19      	ldr	r2, [pc, #100]	@ (8003a40 <UART_SetConfig+0x930>)
 80039dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039e0:	461a      	mov	r2, r3
 80039e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80039e8:	005a      	lsls	r2, r3, #1
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	085b      	lsrs	r3, r3, #1
 80039f0:	441a      	add	r2, r3
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80039fa:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039fe:	2b0f      	cmp	r3, #15
 8003a00:	d916      	bls.n	8003a30 <UART_SetConfig+0x920>
 8003a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a08:	d212      	bcs.n	8003a30 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003a0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a0c:	b29b      	uxth	r3, r3
 8003a0e:	f023 030f 	bic.w	r3, r3, #15
 8003a12:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a16:	085b      	lsrs	r3, r3, #1
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	f003 0307 	and.w	r3, r3, #7
 8003a1e:	b29a      	uxth	r2, r3
 8003a20:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003a22:	4313      	orrs	r3, r2
 8003a24:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8003a2c:	60da      	str	r2, [r3, #12]
 8003a2e:	e0b9      	b.n	8003ba4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8003a36:	e0b5      	b.n	8003ba4 <UART_SetConfig+0xa94>
 8003a38:	03d09000 	.word	0x03d09000
 8003a3c:	003d0900 	.word	0x003d0900
 8003a40:	08004ecc 	.word	0x08004ecc
 8003a44:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8003a48:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003a4c:	2b20      	cmp	r3, #32
 8003a4e:	dc49      	bgt.n	8003ae4 <UART_SetConfig+0x9d4>
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	db7c      	blt.n	8003b4e <UART_SetConfig+0xa3e>
 8003a54:	2b20      	cmp	r3, #32
 8003a56:	d87a      	bhi.n	8003b4e <UART_SetConfig+0xa3e>
 8003a58:	a201      	add	r2, pc, #4	@ (adr r2, 8003a60 <UART_SetConfig+0x950>)
 8003a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a5e:	bf00      	nop
 8003a60:	08003aeb 	.word	0x08003aeb
 8003a64:	08003af3 	.word	0x08003af3
 8003a68:	08003b4f 	.word	0x08003b4f
 8003a6c:	08003b4f 	.word	0x08003b4f
 8003a70:	08003afb 	.word	0x08003afb
 8003a74:	08003b4f 	.word	0x08003b4f
 8003a78:	08003b4f 	.word	0x08003b4f
 8003a7c:	08003b4f 	.word	0x08003b4f
 8003a80:	08003b0b 	.word	0x08003b0b
 8003a84:	08003b4f 	.word	0x08003b4f
 8003a88:	08003b4f 	.word	0x08003b4f
 8003a8c:	08003b4f 	.word	0x08003b4f
 8003a90:	08003b4f 	.word	0x08003b4f
 8003a94:	08003b4f 	.word	0x08003b4f
 8003a98:	08003b4f 	.word	0x08003b4f
 8003a9c:	08003b4f 	.word	0x08003b4f
 8003aa0:	08003b1b 	.word	0x08003b1b
 8003aa4:	08003b4f 	.word	0x08003b4f
 8003aa8:	08003b4f 	.word	0x08003b4f
 8003aac:	08003b4f 	.word	0x08003b4f
 8003ab0:	08003b4f 	.word	0x08003b4f
 8003ab4:	08003b4f 	.word	0x08003b4f
 8003ab8:	08003b4f 	.word	0x08003b4f
 8003abc:	08003b4f 	.word	0x08003b4f
 8003ac0:	08003b4f 	.word	0x08003b4f
 8003ac4:	08003b4f 	.word	0x08003b4f
 8003ac8:	08003b4f 	.word	0x08003b4f
 8003acc:	08003b4f 	.word	0x08003b4f
 8003ad0:	08003b4f 	.word	0x08003b4f
 8003ad4:	08003b4f 	.word	0x08003b4f
 8003ad8:	08003b4f 	.word	0x08003b4f
 8003adc:	08003b4f 	.word	0x08003b4f
 8003ae0:	08003b41 	.word	0x08003b41
 8003ae4:	2b40      	cmp	r3, #64	@ 0x40
 8003ae6:	d02e      	beq.n	8003b46 <UART_SetConfig+0xa36>
 8003ae8:	e031      	b.n	8003b4e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003aea:	f7fe ff3f 	bl	800296c <HAL_RCC_GetPCLK1Freq>
 8003aee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003af0:	e033      	b.n	8003b5a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003af2:	f7fe ff51 	bl	8002998 <HAL_RCC_GetPCLK2Freq>
 8003af6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003af8:	e02f      	b.n	8003b5a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003afa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003afe:	4618      	mov	r0, r3
 8003b00:	f7fe ff76 	bl	80029f0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003b08:	e027      	b.n	8003b5a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003b0a:	f107 0318 	add.w	r3, r7, #24
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7ff f8c2 	bl	8002c98 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003b18:	e01f      	b.n	8003b5a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003b1a:	4b2d      	ldr	r3, [pc, #180]	@ (8003bd0 <UART_SetConfig+0xac0>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0320 	and.w	r3, r3, #32
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d009      	beq.n	8003b3a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8003b26:	4b2a      	ldr	r3, [pc, #168]	@ (8003bd0 <UART_SetConfig+0xac0>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	08db      	lsrs	r3, r3, #3
 8003b2c:	f003 0303 	and.w	r3, r3, #3
 8003b30:	4a28      	ldr	r2, [pc, #160]	@ (8003bd4 <UART_SetConfig+0xac4>)
 8003b32:	fa22 f303 	lsr.w	r3, r2, r3
 8003b36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003b38:	e00f      	b.n	8003b5a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8003b3a:	4b26      	ldr	r3, [pc, #152]	@ (8003bd4 <UART_SetConfig+0xac4>)
 8003b3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003b3e:	e00c      	b.n	8003b5a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8003b40:	4b25      	ldr	r3, [pc, #148]	@ (8003bd8 <UART_SetConfig+0xac8>)
 8003b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003b44:	e009      	b.n	8003b5a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003b4c:	e005      	b.n	8003b5a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8003b58:	bf00      	nop
    }

    if (pclk != 0U)
 8003b5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d021      	beq.n	8003ba4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b64:	4a1d      	ldr	r2, [pc, #116]	@ (8003bdc <UART_SetConfig+0xacc>)
 8003b66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b6e:	fbb3 f2f2 	udiv	r2, r3, r2
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	085b      	lsrs	r3, r3, #1
 8003b78:	441a      	add	r2, r3
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b82:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b86:	2b0f      	cmp	r3, #15
 8003b88:	d909      	bls.n	8003b9e <UART_SetConfig+0xa8e>
 8003b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b90:	d205      	bcs.n	8003b9e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003b92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b94:	b29a      	uxth	r2, r3
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	60da      	str	r2, [r3, #12]
 8003b9c:	e002      	b.n	8003ba4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003bc0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3748      	adds	r7, #72	@ 0x48
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bce:	bf00      	nop
 8003bd0:	58024400 	.word	0x58024400
 8003bd4:	03d09000 	.word	0x03d09000
 8003bd8:	003d0900 	.word	0x003d0900
 8003bdc:	08004ecc 	.word	0x08004ecc

08003be0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bec:	f003 0308 	and.w	r3, r3, #8
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d00a      	beq.n	8003c0a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	430a      	orrs	r2, r1
 8003c08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c0e:	f003 0301 	and.w	r3, r3, #1
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d00a      	beq.n	8003c2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	430a      	orrs	r2, r1
 8003c2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c30:	f003 0302 	and.w	r3, r3, #2
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d00a      	beq.n	8003c4e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	430a      	orrs	r2, r1
 8003c4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c52:	f003 0304 	and.w	r3, r3, #4
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00a      	beq.n	8003c70 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	430a      	orrs	r2, r1
 8003c6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c74:	f003 0310 	and.w	r3, r3, #16
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d00a      	beq.n	8003c92 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	430a      	orrs	r2, r1
 8003c90:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c96:	f003 0320 	and.w	r3, r3, #32
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00a      	beq.n	8003cb4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	430a      	orrs	r2, r1
 8003cb2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d01a      	beq.n	8003cf6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	430a      	orrs	r2, r1
 8003cd4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003cde:	d10a      	bne.n	8003cf6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	430a      	orrs	r2, r1
 8003cf4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d00a      	beq.n	8003d18 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	430a      	orrs	r2, r1
 8003d16:	605a      	str	r2, [r3, #4]
  }
}
 8003d18:	bf00      	nop
 8003d1a:	370c      	adds	r7, #12
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr

08003d24 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b098      	sub	sp, #96	@ 0x60
 8003d28:	af02      	add	r7, sp, #8
 8003d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003d34:	f7fd fa48 	bl	80011c8 <HAL_GetTick>
 8003d38:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0308 	and.w	r3, r3, #8
 8003d44:	2b08      	cmp	r3, #8
 8003d46:	d12f      	bne.n	8003da8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d48:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003d4c:	9300      	str	r3, [sp, #0]
 8003d4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d50:	2200      	movs	r2, #0
 8003d52:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f000 f88e 	bl	8003e78 <UART_WaitOnFlagUntilTimeout>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d022      	beq.n	8003da8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d6a:	e853 3f00 	ldrex	r3, [r3]
 8003d6e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003d70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d76:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d80:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d82:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d84:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003d86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d88:	e841 2300 	strex	r3, r2, [r1]
 8003d8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003d8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d1e6      	bne.n	8003d62 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2220      	movs	r2, #32
 8003d98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e063      	b.n	8003e70 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0304 	and.w	r3, r3, #4
 8003db2:	2b04      	cmp	r3, #4
 8003db4:	d149      	bne.n	8003e4a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003db6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003dba:	9300      	str	r3, [sp, #0]
 8003dbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003dc4:	6878      	ldr	r0, [r7, #4]
 8003dc6:	f000 f857 	bl	8003e78 <UART_WaitOnFlagUntilTimeout>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d03c      	beq.n	8003e4a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dd8:	e853 3f00 	ldrex	r3, [r3]
 8003ddc:	623b      	str	r3, [r7, #32]
   return(result);
 8003dde:	6a3b      	ldr	r3, [r7, #32]
 8003de0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003de4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	461a      	mov	r2, r3
 8003dec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003dee:	633b      	str	r3, [r7, #48]	@ 0x30
 8003df0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003df4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003df6:	e841 2300 	strex	r3, r2, [r1]
 8003dfa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1e6      	bne.n	8003dd0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	3308      	adds	r3, #8
 8003e08:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	e853 3f00 	ldrex	r3, [r3]
 8003e10:	60fb      	str	r3, [r7, #12]
   return(result);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	f023 0301 	bic.w	r3, r3, #1
 8003e18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	3308      	adds	r3, #8
 8003e20:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e22:	61fa      	str	r2, [r7, #28]
 8003e24:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e26:	69b9      	ldr	r1, [r7, #24]
 8003e28:	69fa      	ldr	r2, [r7, #28]
 8003e2a:	e841 2300 	strex	r3, r2, [r1]
 8003e2e:	617b      	str	r3, [r7, #20]
   return(result);
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d1e5      	bne.n	8003e02 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2220      	movs	r2, #32
 8003e3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e46:	2303      	movs	r3, #3
 8003e48:	e012      	b.n	8003e70 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2220      	movs	r2, #32
 8003e4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2220      	movs	r2, #32
 8003e56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2200      	movs	r2, #0
 8003e64:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003e6e:	2300      	movs	r3, #0
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3758      	adds	r7, #88	@ 0x58
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b084      	sub	sp, #16
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	60b9      	str	r1, [r7, #8]
 8003e82:	603b      	str	r3, [r7, #0]
 8003e84:	4613      	mov	r3, r2
 8003e86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e88:	e04f      	b.n	8003f2a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e8a:	69bb      	ldr	r3, [r7, #24]
 8003e8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e90:	d04b      	beq.n	8003f2a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e92:	f7fd f999 	bl	80011c8 <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	69ba      	ldr	r2, [r7, #24]
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	d302      	bcc.n	8003ea8 <UART_WaitOnFlagUntilTimeout+0x30>
 8003ea2:	69bb      	ldr	r3, [r7, #24]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d101      	bne.n	8003eac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003ea8:	2303      	movs	r3, #3
 8003eaa:	e04e      	b.n	8003f4a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0304 	and.w	r3, r3, #4
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d037      	beq.n	8003f2a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	2b80      	cmp	r3, #128	@ 0x80
 8003ebe:	d034      	beq.n	8003f2a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	2b40      	cmp	r3, #64	@ 0x40
 8003ec4:	d031      	beq.n	8003f2a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	69db      	ldr	r3, [r3, #28]
 8003ecc:	f003 0308 	and.w	r3, r3, #8
 8003ed0:	2b08      	cmp	r3, #8
 8003ed2:	d110      	bne.n	8003ef6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	2208      	movs	r2, #8
 8003eda:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003edc:	68f8      	ldr	r0, [r7, #12]
 8003ede:	f000 f839 	bl	8003f54 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2208      	movs	r2, #8
 8003ee6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2200      	movs	r2, #0
 8003eee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e029      	b.n	8003f4a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	69db      	ldr	r3, [r3, #28]
 8003efc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f04:	d111      	bne.n	8003f2a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003f0e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003f10:	68f8      	ldr	r0, [r7, #12]
 8003f12:	f000 f81f 	bl	8003f54 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2220      	movs	r2, #32
 8003f1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2200      	movs	r2, #0
 8003f22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e00f      	b.n	8003f4a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	69da      	ldr	r2, [r3, #28]
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	4013      	ands	r3, r2
 8003f34:	68ba      	ldr	r2, [r7, #8]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	bf0c      	ite	eq
 8003f3a:	2301      	moveq	r3, #1
 8003f3c:	2300      	movne	r3, #0
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	461a      	mov	r2, r3
 8003f42:	79fb      	ldrb	r3, [r7, #7]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d0a0      	beq.n	8003e8a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3710      	adds	r7, #16
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
	...

08003f54 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b095      	sub	sp, #84	@ 0x54
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f64:	e853 3f00 	ldrex	r3, [r3]
 8003f68:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f6c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f70:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	461a      	mov	r2, r3
 8003f78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f7a:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f7c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f7e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f80:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f82:	e841 2300 	strex	r3, r2, [r1]
 8003f86:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d1e6      	bne.n	8003f5c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	3308      	adds	r3, #8
 8003f94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f96:	6a3b      	ldr	r3, [r7, #32]
 8003f98:	e853 3f00 	ldrex	r3, [r3]
 8003f9c:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f9e:	69fa      	ldr	r2, [r7, #28]
 8003fa0:	4b1e      	ldr	r3, [pc, #120]	@ (800401c <UART_EndRxTransfer+0xc8>)
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	3308      	adds	r3, #8
 8003fac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003fae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fb2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003fb4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003fb6:	e841 2300 	strex	r3, r2, [r1]
 8003fba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d1e5      	bne.n	8003f8e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d118      	bne.n	8003ffc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	e853 3f00 	ldrex	r3, [r3]
 8003fd6:	60bb      	str	r3, [r7, #8]
   return(result);
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	f023 0310 	bic.w	r3, r3, #16
 8003fde:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fe8:	61bb      	str	r3, [r7, #24]
 8003fea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fec:	6979      	ldr	r1, [r7, #20]
 8003fee:	69ba      	ldr	r2, [r7, #24]
 8003ff0:	e841 2300 	strex	r3, r2, [r1]
 8003ff4:	613b      	str	r3, [r7, #16]
   return(result);
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d1e6      	bne.n	8003fca <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2220      	movs	r2, #32
 8004000:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004010:	bf00      	nop
 8004012:	3754      	adds	r7, #84	@ 0x54
 8004014:	46bd      	mov	sp, r7
 8004016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401a:	4770      	bx	lr
 800401c:	effffffe 	.word	0xeffffffe

08004020 <std>:
 8004020:	2300      	movs	r3, #0
 8004022:	b510      	push	{r4, lr}
 8004024:	4604      	mov	r4, r0
 8004026:	e9c0 3300 	strd	r3, r3, [r0]
 800402a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800402e:	6083      	str	r3, [r0, #8]
 8004030:	8181      	strh	r1, [r0, #12]
 8004032:	6643      	str	r3, [r0, #100]	@ 0x64
 8004034:	81c2      	strh	r2, [r0, #14]
 8004036:	6183      	str	r3, [r0, #24]
 8004038:	4619      	mov	r1, r3
 800403a:	2208      	movs	r2, #8
 800403c:	305c      	adds	r0, #92	@ 0x5c
 800403e:	f000 f8c3 	bl	80041c8 <memset>
 8004042:	4b0d      	ldr	r3, [pc, #52]	@ (8004078 <std+0x58>)
 8004044:	6263      	str	r3, [r4, #36]	@ 0x24
 8004046:	4b0d      	ldr	r3, [pc, #52]	@ (800407c <std+0x5c>)
 8004048:	62a3      	str	r3, [r4, #40]	@ 0x28
 800404a:	4b0d      	ldr	r3, [pc, #52]	@ (8004080 <std+0x60>)
 800404c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800404e:	4b0d      	ldr	r3, [pc, #52]	@ (8004084 <std+0x64>)
 8004050:	6323      	str	r3, [r4, #48]	@ 0x30
 8004052:	4b0d      	ldr	r3, [pc, #52]	@ (8004088 <std+0x68>)
 8004054:	6224      	str	r4, [r4, #32]
 8004056:	429c      	cmp	r4, r3
 8004058:	d006      	beq.n	8004068 <std+0x48>
 800405a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800405e:	4294      	cmp	r4, r2
 8004060:	d002      	beq.n	8004068 <std+0x48>
 8004062:	33d0      	adds	r3, #208	@ 0xd0
 8004064:	429c      	cmp	r4, r3
 8004066:	d105      	bne.n	8004074 <std+0x54>
 8004068:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800406c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004070:	f000 b8dc 	b.w	800422c <__retarget_lock_init_recursive>
 8004074:	bd10      	pop	{r4, pc}
 8004076:	bf00      	nop
 8004078:	08004a85 	.word	0x08004a85
 800407c:	08004aa7 	.word	0x08004aa7
 8004080:	08004adf 	.word	0x08004adf
 8004084:	08004b03 	.word	0x08004b03
 8004088:	24000160 	.word	0x24000160

0800408c <stdio_exit_handler>:
 800408c:	4a02      	ldr	r2, [pc, #8]	@ (8004098 <stdio_exit_handler+0xc>)
 800408e:	4903      	ldr	r1, [pc, #12]	@ (800409c <stdio_exit_handler+0x10>)
 8004090:	4803      	ldr	r0, [pc, #12]	@ (80040a0 <stdio_exit_handler+0x14>)
 8004092:	f000 b869 	b.w	8004168 <_fwalk_sglue>
 8004096:	bf00      	nop
 8004098:	2400002c 	.word	0x2400002c
 800409c:	08004a1d 	.word	0x08004a1d
 80040a0:	2400003c 	.word	0x2400003c

080040a4 <cleanup_stdio>:
 80040a4:	6841      	ldr	r1, [r0, #4]
 80040a6:	4b0c      	ldr	r3, [pc, #48]	@ (80040d8 <cleanup_stdio+0x34>)
 80040a8:	4299      	cmp	r1, r3
 80040aa:	b510      	push	{r4, lr}
 80040ac:	4604      	mov	r4, r0
 80040ae:	d001      	beq.n	80040b4 <cleanup_stdio+0x10>
 80040b0:	f000 fcb4 	bl	8004a1c <_fflush_r>
 80040b4:	68a1      	ldr	r1, [r4, #8]
 80040b6:	4b09      	ldr	r3, [pc, #36]	@ (80040dc <cleanup_stdio+0x38>)
 80040b8:	4299      	cmp	r1, r3
 80040ba:	d002      	beq.n	80040c2 <cleanup_stdio+0x1e>
 80040bc:	4620      	mov	r0, r4
 80040be:	f000 fcad 	bl	8004a1c <_fflush_r>
 80040c2:	68e1      	ldr	r1, [r4, #12]
 80040c4:	4b06      	ldr	r3, [pc, #24]	@ (80040e0 <cleanup_stdio+0x3c>)
 80040c6:	4299      	cmp	r1, r3
 80040c8:	d004      	beq.n	80040d4 <cleanup_stdio+0x30>
 80040ca:	4620      	mov	r0, r4
 80040cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040d0:	f000 bca4 	b.w	8004a1c <_fflush_r>
 80040d4:	bd10      	pop	{r4, pc}
 80040d6:	bf00      	nop
 80040d8:	24000160 	.word	0x24000160
 80040dc:	240001c8 	.word	0x240001c8
 80040e0:	24000230 	.word	0x24000230

080040e4 <global_stdio_init.part.0>:
 80040e4:	b510      	push	{r4, lr}
 80040e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004114 <global_stdio_init.part.0+0x30>)
 80040e8:	4c0b      	ldr	r4, [pc, #44]	@ (8004118 <global_stdio_init.part.0+0x34>)
 80040ea:	4a0c      	ldr	r2, [pc, #48]	@ (800411c <global_stdio_init.part.0+0x38>)
 80040ec:	601a      	str	r2, [r3, #0]
 80040ee:	4620      	mov	r0, r4
 80040f0:	2200      	movs	r2, #0
 80040f2:	2104      	movs	r1, #4
 80040f4:	f7ff ff94 	bl	8004020 <std>
 80040f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80040fc:	2201      	movs	r2, #1
 80040fe:	2109      	movs	r1, #9
 8004100:	f7ff ff8e 	bl	8004020 <std>
 8004104:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004108:	2202      	movs	r2, #2
 800410a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800410e:	2112      	movs	r1, #18
 8004110:	f7ff bf86 	b.w	8004020 <std>
 8004114:	24000298 	.word	0x24000298
 8004118:	24000160 	.word	0x24000160
 800411c:	0800408d 	.word	0x0800408d

08004120 <__sfp_lock_acquire>:
 8004120:	4801      	ldr	r0, [pc, #4]	@ (8004128 <__sfp_lock_acquire+0x8>)
 8004122:	f000 b884 	b.w	800422e <__retarget_lock_acquire_recursive>
 8004126:	bf00      	nop
 8004128:	2400029d 	.word	0x2400029d

0800412c <__sfp_lock_release>:
 800412c:	4801      	ldr	r0, [pc, #4]	@ (8004134 <__sfp_lock_release+0x8>)
 800412e:	f000 b87f 	b.w	8004230 <__retarget_lock_release_recursive>
 8004132:	bf00      	nop
 8004134:	2400029d 	.word	0x2400029d

08004138 <__sinit>:
 8004138:	b510      	push	{r4, lr}
 800413a:	4604      	mov	r4, r0
 800413c:	f7ff fff0 	bl	8004120 <__sfp_lock_acquire>
 8004140:	6a23      	ldr	r3, [r4, #32]
 8004142:	b11b      	cbz	r3, 800414c <__sinit+0x14>
 8004144:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004148:	f7ff bff0 	b.w	800412c <__sfp_lock_release>
 800414c:	4b04      	ldr	r3, [pc, #16]	@ (8004160 <__sinit+0x28>)
 800414e:	6223      	str	r3, [r4, #32]
 8004150:	4b04      	ldr	r3, [pc, #16]	@ (8004164 <__sinit+0x2c>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d1f5      	bne.n	8004144 <__sinit+0xc>
 8004158:	f7ff ffc4 	bl	80040e4 <global_stdio_init.part.0>
 800415c:	e7f2      	b.n	8004144 <__sinit+0xc>
 800415e:	bf00      	nop
 8004160:	080040a5 	.word	0x080040a5
 8004164:	24000298 	.word	0x24000298

08004168 <_fwalk_sglue>:
 8004168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800416c:	4607      	mov	r7, r0
 800416e:	4688      	mov	r8, r1
 8004170:	4614      	mov	r4, r2
 8004172:	2600      	movs	r6, #0
 8004174:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004178:	f1b9 0901 	subs.w	r9, r9, #1
 800417c:	d505      	bpl.n	800418a <_fwalk_sglue+0x22>
 800417e:	6824      	ldr	r4, [r4, #0]
 8004180:	2c00      	cmp	r4, #0
 8004182:	d1f7      	bne.n	8004174 <_fwalk_sglue+0xc>
 8004184:	4630      	mov	r0, r6
 8004186:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800418a:	89ab      	ldrh	r3, [r5, #12]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d907      	bls.n	80041a0 <_fwalk_sglue+0x38>
 8004190:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004194:	3301      	adds	r3, #1
 8004196:	d003      	beq.n	80041a0 <_fwalk_sglue+0x38>
 8004198:	4629      	mov	r1, r5
 800419a:	4638      	mov	r0, r7
 800419c:	47c0      	blx	r8
 800419e:	4306      	orrs	r6, r0
 80041a0:	3568      	adds	r5, #104	@ 0x68
 80041a2:	e7e9      	b.n	8004178 <_fwalk_sglue+0x10>

080041a4 <iprintf>:
 80041a4:	b40f      	push	{r0, r1, r2, r3}
 80041a6:	b507      	push	{r0, r1, r2, lr}
 80041a8:	4906      	ldr	r1, [pc, #24]	@ (80041c4 <iprintf+0x20>)
 80041aa:	ab04      	add	r3, sp, #16
 80041ac:	6808      	ldr	r0, [r1, #0]
 80041ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80041b2:	6881      	ldr	r1, [r0, #8]
 80041b4:	9301      	str	r3, [sp, #4]
 80041b6:	f000 f865 	bl	8004284 <_vfiprintf_r>
 80041ba:	b003      	add	sp, #12
 80041bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80041c0:	b004      	add	sp, #16
 80041c2:	4770      	bx	lr
 80041c4:	24000038 	.word	0x24000038

080041c8 <memset>:
 80041c8:	4402      	add	r2, r0
 80041ca:	4603      	mov	r3, r0
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d100      	bne.n	80041d2 <memset+0xa>
 80041d0:	4770      	bx	lr
 80041d2:	f803 1b01 	strb.w	r1, [r3], #1
 80041d6:	e7f9      	b.n	80041cc <memset+0x4>

080041d8 <__errno>:
 80041d8:	4b01      	ldr	r3, [pc, #4]	@ (80041e0 <__errno+0x8>)
 80041da:	6818      	ldr	r0, [r3, #0]
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	24000038 	.word	0x24000038

080041e4 <__libc_init_array>:
 80041e4:	b570      	push	{r4, r5, r6, lr}
 80041e6:	4d0d      	ldr	r5, [pc, #52]	@ (800421c <__libc_init_array+0x38>)
 80041e8:	4c0d      	ldr	r4, [pc, #52]	@ (8004220 <__libc_init_array+0x3c>)
 80041ea:	1b64      	subs	r4, r4, r5
 80041ec:	10a4      	asrs	r4, r4, #2
 80041ee:	2600      	movs	r6, #0
 80041f0:	42a6      	cmp	r6, r4
 80041f2:	d109      	bne.n	8004208 <__libc_init_array+0x24>
 80041f4:	4d0b      	ldr	r5, [pc, #44]	@ (8004224 <__libc_init_array+0x40>)
 80041f6:	4c0c      	ldr	r4, [pc, #48]	@ (8004228 <__libc_init_array+0x44>)
 80041f8:	f000 fe40 	bl	8004e7c <_init>
 80041fc:	1b64      	subs	r4, r4, r5
 80041fe:	10a4      	asrs	r4, r4, #2
 8004200:	2600      	movs	r6, #0
 8004202:	42a6      	cmp	r6, r4
 8004204:	d105      	bne.n	8004212 <__libc_init_array+0x2e>
 8004206:	bd70      	pop	{r4, r5, r6, pc}
 8004208:	f855 3b04 	ldr.w	r3, [r5], #4
 800420c:	4798      	blx	r3
 800420e:	3601      	adds	r6, #1
 8004210:	e7ee      	b.n	80041f0 <__libc_init_array+0xc>
 8004212:	f855 3b04 	ldr.w	r3, [r5], #4
 8004216:	4798      	blx	r3
 8004218:	3601      	adds	r6, #1
 800421a:	e7f2      	b.n	8004202 <__libc_init_array+0x1e>
 800421c:	08004f20 	.word	0x08004f20
 8004220:	08004f20 	.word	0x08004f20
 8004224:	08004f20 	.word	0x08004f20
 8004228:	08004f24 	.word	0x08004f24

0800422c <__retarget_lock_init_recursive>:
 800422c:	4770      	bx	lr

0800422e <__retarget_lock_acquire_recursive>:
 800422e:	4770      	bx	lr

08004230 <__retarget_lock_release_recursive>:
 8004230:	4770      	bx	lr

08004232 <__sfputc_r>:
 8004232:	6893      	ldr	r3, [r2, #8]
 8004234:	3b01      	subs	r3, #1
 8004236:	2b00      	cmp	r3, #0
 8004238:	b410      	push	{r4}
 800423a:	6093      	str	r3, [r2, #8]
 800423c:	da08      	bge.n	8004250 <__sfputc_r+0x1e>
 800423e:	6994      	ldr	r4, [r2, #24]
 8004240:	42a3      	cmp	r3, r4
 8004242:	db01      	blt.n	8004248 <__sfputc_r+0x16>
 8004244:	290a      	cmp	r1, #10
 8004246:	d103      	bne.n	8004250 <__sfputc_r+0x1e>
 8004248:	f85d 4b04 	ldr.w	r4, [sp], #4
 800424c:	f000 bc5d 	b.w	8004b0a <__swbuf_r>
 8004250:	6813      	ldr	r3, [r2, #0]
 8004252:	1c58      	adds	r0, r3, #1
 8004254:	6010      	str	r0, [r2, #0]
 8004256:	7019      	strb	r1, [r3, #0]
 8004258:	4608      	mov	r0, r1
 800425a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800425e:	4770      	bx	lr

08004260 <__sfputs_r>:
 8004260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004262:	4606      	mov	r6, r0
 8004264:	460f      	mov	r7, r1
 8004266:	4614      	mov	r4, r2
 8004268:	18d5      	adds	r5, r2, r3
 800426a:	42ac      	cmp	r4, r5
 800426c:	d101      	bne.n	8004272 <__sfputs_r+0x12>
 800426e:	2000      	movs	r0, #0
 8004270:	e007      	b.n	8004282 <__sfputs_r+0x22>
 8004272:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004276:	463a      	mov	r2, r7
 8004278:	4630      	mov	r0, r6
 800427a:	f7ff ffda 	bl	8004232 <__sfputc_r>
 800427e:	1c43      	adds	r3, r0, #1
 8004280:	d1f3      	bne.n	800426a <__sfputs_r+0xa>
 8004282:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004284 <_vfiprintf_r>:
 8004284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004288:	460d      	mov	r5, r1
 800428a:	b09d      	sub	sp, #116	@ 0x74
 800428c:	4614      	mov	r4, r2
 800428e:	4698      	mov	r8, r3
 8004290:	4606      	mov	r6, r0
 8004292:	b118      	cbz	r0, 800429c <_vfiprintf_r+0x18>
 8004294:	6a03      	ldr	r3, [r0, #32]
 8004296:	b90b      	cbnz	r3, 800429c <_vfiprintf_r+0x18>
 8004298:	f7ff ff4e 	bl	8004138 <__sinit>
 800429c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800429e:	07d9      	lsls	r1, r3, #31
 80042a0:	d405      	bmi.n	80042ae <_vfiprintf_r+0x2a>
 80042a2:	89ab      	ldrh	r3, [r5, #12]
 80042a4:	059a      	lsls	r2, r3, #22
 80042a6:	d402      	bmi.n	80042ae <_vfiprintf_r+0x2a>
 80042a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80042aa:	f7ff ffc0 	bl	800422e <__retarget_lock_acquire_recursive>
 80042ae:	89ab      	ldrh	r3, [r5, #12]
 80042b0:	071b      	lsls	r3, r3, #28
 80042b2:	d501      	bpl.n	80042b8 <_vfiprintf_r+0x34>
 80042b4:	692b      	ldr	r3, [r5, #16]
 80042b6:	b99b      	cbnz	r3, 80042e0 <_vfiprintf_r+0x5c>
 80042b8:	4629      	mov	r1, r5
 80042ba:	4630      	mov	r0, r6
 80042bc:	f000 fc64 	bl	8004b88 <__swsetup_r>
 80042c0:	b170      	cbz	r0, 80042e0 <_vfiprintf_r+0x5c>
 80042c2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80042c4:	07dc      	lsls	r4, r3, #31
 80042c6:	d504      	bpl.n	80042d2 <_vfiprintf_r+0x4e>
 80042c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80042cc:	b01d      	add	sp, #116	@ 0x74
 80042ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042d2:	89ab      	ldrh	r3, [r5, #12]
 80042d4:	0598      	lsls	r0, r3, #22
 80042d6:	d4f7      	bmi.n	80042c8 <_vfiprintf_r+0x44>
 80042d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80042da:	f7ff ffa9 	bl	8004230 <__retarget_lock_release_recursive>
 80042de:	e7f3      	b.n	80042c8 <_vfiprintf_r+0x44>
 80042e0:	2300      	movs	r3, #0
 80042e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80042e4:	2320      	movs	r3, #32
 80042e6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80042ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80042ee:	2330      	movs	r3, #48	@ 0x30
 80042f0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80044a0 <_vfiprintf_r+0x21c>
 80042f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80042f8:	f04f 0901 	mov.w	r9, #1
 80042fc:	4623      	mov	r3, r4
 80042fe:	469a      	mov	sl, r3
 8004300:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004304:	b10a      	cbz	r2, 800430a <_vfiprintf_r+0x86>
 8004306:	2a25      	cmp	r2, #37	@ 0x25
 8004308:	d1f9      	bne.n	80042fe <_vfiprintf_r+0x7a>
 800430a:	ebba 0b04 	subs.w	fp, sl, r4
 800430e:	d00b      	beq.n	8004328 <_vfiprintf_r+0xa4>
 8004310:	465b      	mov	r3, fp
 8004312:	4622      	mov	r2, r4
 8004314:	4629      	mov	r1, r5
 8004316:	4630      	mov	r0, r6
 8004318:	f7ff ffa2 	bl	8004260 <__sfputs_r>
 800431c:	3001      	adds	r0, #1
 800431e:	f000 80a7 	beq.w	8004470 <_vfiprintf_r+0x1ec>
 8004322:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004324:	445a      	add	r2, fp
 8004326:	9209      	str	r2, [sp, #36]	@ 0x24
 8004328:	f89a 3000 	ldrb.w	r3, [sl]
 800432c:	2b00      	cmp	r3, #0
 800432e:	f000 809f 	beq.w	8004470 <_vfiprintf_r+0x1ec>
 8004332:	2300      	movs	r3, #0
 8004334:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004338:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800433c:	f10a 0a01 	add.w	sl, sl, #1
 8004340:	9304      	str	r3, [sp, #16]
 8004342:	9307      	str	r3, [sp, #28]
 8004344:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004348:	931a      	str	r3, [sp, #104]	@ 0x68
 800434a:	4654      	mov	r4, sl
 800434c:	2205      	movs	r2, #5
 800434e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004352:	4853      	ldr	r0, [pc, #332]	@ (80044a0 <_vfiprintf_r+0x21c>)
 8004354:	f7fb ffc4 	bl	80002e0 <memchr>
 8004358:	9a04      	ldr	r2, [sp, #16]
 800435a:	b9d8      	cbnz	r0, 8004394 <_vfiprintf_r+0x110>
 800435c:	06d1      	lsls	r1, r2, #27
 800435e:	bf44      	itt	mi
 8004360:	2320      	movmi	r3, #32
 8004362:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004366:	0713      	lsls	r3, r2, #28
 8004368:	bf44      	itt	mi
 800436a:	232b      	movmi	r3, #43	@ 0x2b
 800436c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004370:	f89a 3000 	ldrb.w	r3, [sl]
 8004374:	2b2a      	cmp	r3, #42	@ 0x2a
 8004376:	d015      	beq.n	80043a4 <_vfiprintf_r+0x120>
 8004378:	9a07      	ldr	r2, [sp, #28]
 800437a:	4654      	mov	r4, sl
 800437c:	2000      	movs	r0, #0
 800437e:	f04f 0c0a 	mov.w	ip, #10
 8004382:	4621      	mov	r1, r4
 8004384:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004388:	3b30      	subs	r3, #48	@ 0x30
 800438a:	2b09      	cmp	r3, #9
 800438c:	d94b      	bls.n	8004426 <_vfiprintf_r+0x1a2>
 800438e:	b1b0      	cbz	r0, 80043be <_vfiprintf_r+0x13a>
 8004390:	9207      	str	r2, [sp, #28]
 8004392:	e014      	b.n	80043be <_vfiprintf_r+0x13a>
 8004394:	eba0 0308 	sub.w	r3, r0, r8
 8004398:	fa09 f303 	lsl.w	r3, r9, r3
 800439c:	4313      	orrs	r3, r2
 800439e:	9304      	str	r3, [sp, #16]
 80043a0:	46a2      	mov	sl, r4
 80043a2:	e7d2      	b.n	800434a <_vfiprintf_r+0xc6>
 80043a4:	9b03      	ldr	r3, [sp, #12]
 80043a6:	1d19      	adds	r1, r3, #4
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	9103      	str	r1, [sp, #12]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	bfbb      	ittet	lt
 80043b0:	425b      	neglt	r3, r3
 80043b2:	f042 0202 	orrlt.w	r2, r2, #2
 80043b6:	9307      	strge	r3, [sp, #28]
 80043b8:	9307      	strlt	r3, [sp, #28]
 80043ba:	bfb8      	it	lt
 80043bc:	9204      	strlt	r2, [sp, #16]
 80043be:	7823      	ldrb	r3, [r4, #0]
 80043c0:	2b2e      	cmp	r3, #46	@ 0x2e
 80043c2:	d10a      	bne.n	80043da <_vfiprintf_r+0x156>
 80043c4:	7863      	ldrb	r3, [r4, #1]
 80043c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80043c8:	d132      	bne.n	8004430 <_vfiprintf_r+0x1ac>
 80043ca:	9b03      	ldr	r3, [sp, #12]
 80043cc:	1d1a      	adds	r2, r3, #4
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	9203      	str	r2, [sp, #12]
 80043d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80043d6:	3402      	adds	r4, #2
 80043d8:	9305      	str	r3, [sp, #20]
 80043da:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80044b0 <_vfiprintf_r+0x22c>
 80043de:	7821      	ldrb	r1, [r4, #0]
 80043e0:	2203      	movs	r2, #3
 80043e2:	4650      	mov	r0, sl
 80043e4:	f7fb ff7c 	bl	80002e0 <memchr>
 80043e8:	b138      	cbz	r0, 80043fa <_vfiprintf_r+0x176>
 80043ea:	9b04      	ldr	r3, [sp, #16]
 80043ec:	eba0 000a 	sub.w	r0, r0, sl
 80043f0:	2240      	movs	r2, #64	@ 0x40
 80043f2:	4082      	lsls	r2, r0
 80043f4:	4313      	orrs	r3, r2
 80043f6:	3401      	adds	r4, #1
 80043f8:	9304      	str	r3, [sp, #16]
 80043fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043fe:	4829      	ldr	r0, [pc, #164]	@ (80044a4 <_vfiprintf_r+0x220>)
 8004400:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004404:	2206      	movs	r2, #6
 8004406:	f7fb ff6b 	bl	80002e0 <memchr>
 800440a:	2800      	cmp	r0, #0
 800440c:	d03f      	beq.n	800448e <_vfiprintf_r+0x20a>
 800440e:	4b26      	ldr	r3, [pc, #152]	@ (80044a8 <_vfiprintf_r+0x224>)
 8004410:	bb1b      	cbnz	r3, 800445a <_vfiprintf_r+0x1d6>
 8004412:	9b03      	ldr	r3, [sp, #12]
 8004414:	3307      	adds	r3, #7
 8004416:	f023 0307 	bic.w	r3, r3, #7
 800441a:	3308      	adds	r3, #8
 800441c:	9303      	str	r3, [sp, #12]
 800441e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004420:	443b      	add	r3, r7
 8004422:	9309      	str	r3, [sp, #36]	@ 0x24
 8004424:	e76a      	b.n	80042fc <_vfiprintf_r+0x78>
 8004426:	fb0c 3202 	mla	r2, ip, r2, r3
 800442a:	460c      	mov	r4, r1
 800442c:	2001      	movs	r0, #1
 800442e:	e7a8      	b.n	8004382 <_vfiprintf_r+0xfe>
 8004430:	2300      	movs	r3, #0
 8004432:	3401      	adds	r4, #1
 8004434:	9305      	str	r3, [sp, #20]
 8004436:	4619      	mov	r1, r3
 8004438:	f04f 0c0a 	mov.w	ip, #10
 800443c:	4620      	mov	r0, r4
 800443e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004442:	3a30      	subs	r2, #48	@ 0x30
 8004444:	2a09      	cmp	r2, #9
 8004446:	d903      	bls.n	8004450 <_vfiprintf_r+0x1cc>
 8004448:	2b00      	cmp	r3, #0
 800444a:	d0c6      	beq.n	80043da <_vfiprintf_r+0x156>
 800444c:	9105      	str	r1, [sp, #20]
 800444e:	e7c4      	b.n	80043da <_vfiprintf_r+0x156>
 8004450:	fb0c 2101 	mla	r1, ip, r1, r2
 8004454:	4604      	mov	r4, r0
 8004456:	2301      	movs	r3, #1
 8004458:	e7f0      	b.n	800443c <_vfiprintf_r+0x1b8>
 800445a:	ab03      	add	r3, sp, #12
 800445c:	9300      	str	r3, [sp, #0]
 800445e:	462a      	mov	r2, r5
 8004460:	4b12      	ldr	r3, [pc, #72]	@ (80044ac <_vfiprintf_r+0x228>)
 8004462:	a904      	add	r1, sp, #16
 8004464:	4630      	mov	r0, r6
 8004466:	f3af 8000 	nop.w
 800446a:	4607      	mov	r7, r0
 800446c:	1c78      	adds	r0, r7, #1
 800446e:	d1d6      	bne.n	800441e <_vfiprintf_r+0x19a>
 8004470:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004472:	07d9      	lsls	r1, r3, #31
 8004474:	d405      	bmi.n	8004482 <_vfiprintf_r+0x1fe>
 8004476:	89ab      	ldrh	r3, [r5, #12]
 8004478:	059a      	lsls	r2, r3, #22
 800447a:	d402      	bmi.n	8004482 <_vfiprintf_r+0x1fe>
 800447c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800447e:	f7ff fed7 	bl	8004230 <__retarget_lock_release_recursive>
 8004482:	89ab      	ldrh	r3, [r5, #12]
 8004484:	065b      	lsls	r3, r3, #25
 8004486:	f53f af1f 	bmi.w	80042c8 <_vfiprintf_r+0x44>
 800448a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800448c:	e71e      	b.n	80042cc <_vfiprintf_r+0x48>
 800448e:	ab03      	add	r3, sp, #12
 8004490:	9300      	str	r3, [sp, #0]
 8004492:	462a      	mov	r2, r5
 8004494:	4b05      	ldr	r3, [pc, #20]	@ (80044ac <_vfiprintf_r+0x228>)
 8004496:	a904      	add	r1, sp, #16
 8004498:	4630      	mov	r0, r6
 800449a:	f000 f91b 	bl	80046d4 <_printf_i>
 800449e:	e7e4      	b.n	800446a <_vfiprintf_r+0x1e6>
 80044a0:	08004ee4 	.word	0x08004ee4
 80044a4:	08004eee 	.word	0x08004eee
 80044a8:	00000000 	.word	0x00000000
 80044ac:	08004261 	.word	0x08004261
 80044b0:	08004eea 	.word	0x08004eea

080044b4 <sbrk_aligned>:
 80044b4:	b570      	push	{r4, r5, r6, lr}
 80044b6:	4e0f      	ldr	r6, [pc, #60]	@ (80044f4 <sbrk_aligned+0x40>)
 80044b8:	460c      	mov	r4, r1
 80044ba:	6831      	ldr	r1, [r6, #0]
 80044bc:	4605      	mov	r5, r0
 80044be:	b911      	cbnz	r1, 80044c6 <sbrk_aligned+0x12>
 80044c0:	f000 fc70 	bl	8004da4 <_sbrk_r>
 80044c4:	6030      	str	r0, [r6, #0]
 80044c6:	4621      	mov	r1, r4
 80044c8:	4628      	mov	r0, r5
 80044ca:	f000 fc6b 	bl	8004da4 <_sbrk_r>
 80044ce:	1c43      	adds	r3, r0, #1
 80044d0:	d103      	bne.n	80044da <sbrk_aligned+0x26>
 80044d2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80044d6:	4620      	mov	r0, r4
 80044d8:	bd70      	pop	{r4, r5, r6, pc}
 80044da:	1cc4      	adds	r4, r0, #3
 80044dc:	f024 0403 	bic.w	r4, r4, #3
 80044e0:	42a0      	cmp	r0, r4
 80044e2:	d0f8      	beq.n	80044d6 <sbrk_aligned+0x22>
 80044e4:	1a21      	subs	r1, r4, r0
 80044e6:	4628      	mov	r0, r5
 80044e8:	f000 fc5c 	bl	8004da4 <_sbrk_r>
 80044ec:	3001      	adds	r0, #1
 80044ee:	d1f2      	bne.n	80044d6 <sbrk_aligned+0x22>
 80044f0:	e7ef      	b.n	80044d2 <sbrk_aligned+0x1e>
 80044f2:	bf00      	nop
 80044f4:	240002a0 	.word	0x240002a0

080044f8 <_malloc_r>:
 80044f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80044fc:	1ccd      	adds	r5, r1, #3
 80044fe:	f025 0503 	bic.w	r5, r5, #3
 8004502:	3508      	adds	r5, #8
 8004504:	2d0c      	cmp	r5, #12
 8004506:	bf38      	it	cc
 8004508:	250c      	movcc	r5, #12
 800450a:	2d00      	cmp	r5, #0
 800450c:	4606      	mov	r6, r0
 800450e:	db01      	blt.n	8004514 <_malloc_r+0x1c>
 8004510:	42a9      	cmp	r1, r5
 8004512:	d904      	bls.n	800451e <_malloc_r+0x26>
 8004514:	230c      	movs	r3, #12
 8004516:	6033      	str	r3, [r6, #0]
 8004518:	2000      	movs	r0, #0
 800451a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800451e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80045f4 <_malloc_r+0xfc>
 8004522:	f000 faa3 	bl	8004a6c <__malloc_lock>
 8004526:	f8d8 3000 	ldr.w	r3, [r8]
 800452a:	461c      	mov	r4, r3
 800452c:	bb44      	cbnz	r4, 8004580 <_malloc_r+0x88>
 800452e:	4629      	mov	r1, r5
 8004530:	4630      	mov	r0, r6
 8004532:	f7ff ffbf 	bl	80044b4 <sbrk_aligned>
 8004536:	1c43      	adds	r3, r0, #1
 8004538:	4604      	mov	r4, r0
 800453a:	d158      	bne.n	80045ee <_malloc_r+0xf6>
 800453c:	f8d8 4000 	ldr.w	r4, [r8]
 8004540:	4627      	mov	r7, r4
 8004542:	2f00      	cmp	r7, #0
 8004544:	d143      	bne.n	80045ce <_malloc_r+0xd6>
 8004546:	2c00      	cmp	r4, #0
 8004548:	d04b      	beq.n	80045e2 <_malloc_r+0xea>
 800454a:	6823      	ldr	r3, [r4, #0]
 800454c:	4639      	mov	r1, r7
 800454e:	4630      	mov	r0, r6
 8004550:	eb04 0903 	add.w	r9, r4, r3
 8004554:	f000 fc26 	bl	8004da4 <_sbrk_r>
 8004558:	4581      	cmp	r9, r0
 800455a:	d142      	bne.n	80045e2 <_malloc_r+0xea>
 800455c:	6821      	ldr	r1, [r4, #0]
 800455e:	1a6d      	subs	r5, r5, r1
 8004560:	4629      	mov	r1, r5
 8004562:	4630      	mov	r0, r6
 8004564:	f7ff ffa6 	bl	80044b4 <sbrk_aligned>
 8004568:	3001      	adds	r0, #1
 800456a:	d03a      	beq.n	80045e2 <_malloc_r+0xea>
 800456c:	6823      	ldr	r3, [r4, #0]
 800456e:	442b      	add	r3, r5
 8004570:	6023      	str	r3, [r4, #0]
 8004572:	f8d8 3000 	ldr.w	r3, [r8]
 8004576:	685a      	ldr	r2, [r3, #4]
 8004578:	bb62      	cbnz	r2, 80045d4 <_malloc_r+0xdc>
 800457a:	f8c8 7000 	str.w	r7, [r8]
 800457e:	e00f      	b.n	80045a0 <_malloc_r+0xa8>
 8004580:	6822      	ldr	r2, [r4, #0]
 8004582:	1b52      	subs	r2, r2, r5
 8004584:	d420      	bmi.n	80045c8 <_malloc_r+0xd0>
 8004586:	2a0b      	cmp	r2, #11
 8004588:	d917      	bls.n	80045ba <_malloc_r+0xc2>
 800458a:	1961      	adds	r1, r4, r5
 800458c:	42a3      	cmp	r3, r4
 800458e:	6025      	str	r5, [r4, #0]
 8004590:	bf18      	it	ne
 8004592:	6059      	strne	r1, [r3, #4]
 8004594:	6863      	ldr	r3, [r4, #4]
 8004596:	bf08      	it	eq
 8004598:	f8c8 1000 	streq.w	r1, [r8]
 800459c:	5162      	str	r2, [r4, r5]
 800459e:	604b      	str	r3, [r1, #4]
 80045a0:	4630      	mov	r0, r6
 80045a2:	f000 fa69 	bl	8004a78 <__malloc_unlock>
 80045a6:	f104 000b 	add.w	r0, r4, #11
 80045aa:	1d23      	adds	r3, r4, #4
 80045ac:	f020 0007 	bic.w	r0, r0, #7
 80045b0:	1ac2      	subs	r2, r0, r3
 80045b2:	bf1c      	itt	ne
 80045b4:	1a1b      	subne	r3, r3, r0
 80045b6:	50a3      	strne	r3, [r4, r2]
 80045b8:	e7af      	b.n	800451a <_malloc_r+0x22>
 80045ba:	6862      	ldr	r2, [r4, #4]
 80045bc:	42a3      	cmp	r3, r4
 80045be:	bf0c      	ite	eq
 80045c0:	f8c8 2000 	streq.w	r2, [r8]
 80045c4:	605a      	strne	r2, [r3, #4]
 80045c6:	e7eb      	b.n	80045a0 <_malloc_r+0xa8>
 80045c8:	4623      	mov	r3, r4
 80045ca:	6864      	ldr	r4, [r4, #4]
 80045cc:	e7ae      	b.n	800452c <_malloc_r+0x34>
 80045ce:	463c      	mov	r4, r7
 80045d0:	687f      	ldr	r7, [r7, #4]
 80045d2:	e7b6      	b.n	8004542 <_malloc_r+0x4a>
 80045d4:	461a      	mov	r2, r3
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	42a3      	cmp	r3, r4
 80045da:	d1fb      	bne.n	80045d4 <_malloc_r+0xdc>
 80045dc:	2300      	movs	r3, #0
 80045de:	6053      	str	r3, [r2, #4]
 80045e0:	e7de      	b.n	80045a0 <_malloc_r+0xa8>
 80045e2:	230c      	movs	r3, #12
 80045e4:	6033      	str	r3, [r6, #0]
 80045e6:	4630      	mov	r0, r6
 80045e8:	f000 fa46 	bl	8004a78 <__malloc_unlock>
 80045ec:	e794      	b.n	8004518 <_malloc_r+0x20>
 80045ee:	6005      	str	r5, [r0, #0]
 80045f0:	e7d6      	b.n	80045a0 <_malloc_r+0xa8>
 80045f2:	bf00      	nop
 80045f4:	240002a4 	.word	0x240002a4

080045f8 <_printf_common>:
 80045f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045fc:	4616      	mov	r6, r2
 80045fe:	4698      	mov	r8, r3
 8004600:	688a      	ldr	r2, [r1, #8]
 8004602:	690b      	ldr	r3, [r1, #16]
 8004604:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004608:	4293      	cmp	r3, r2
 800460a:	bfb8      	it	lt
 800460c:	4613      	movlt	r3, r2
 800460e:	6033      	str	r3, [r6, #0]
 8004610:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004614:	4607      	mov	r7, r0
 8004616:	460c      	mov	r4, r1
 8004618:	b10a      	cbz	r2, 800461e <_printf_common+0x26>
 800461a:	3301      	adds	r3, #1
 800461c:	6033      	str	r3, [r6, #0]
 800461e:	6823      	ldr	r3, [r4, #0]
 8004620:	0699      	lsls	r1, r3, #26
 8004622:	bf42      	ittt	mi
 8004624:	6833      	ldrmi	r3, [r6, #0]
 8004626:	3302      	addmi	r3, #2
 8004628:	6033      	strmi	r3, [r6, #0]
 800462a:	6825      	ldr	r5, [r4, #0]
 800462c:	f015 0506 	ands.w	r5, r5, #6
 8004630:	d106      	bne.n	8004640 <_printf_common+0x48>
 8004632:	f104 0a19 	add.w	sl, r4, #25
 8004636:	68e3      	ldr	r3, [r4, #12]
 8004638:	6832      	ldr	r2, [r6, #0]
 800463a:	1a9b      	subs	r3, r3, r2
 800463c:	42ab      	cmp	r3, r5
 800463e:	dc26      	bgt.n	800468e <_printf_common+0x96>
 8004640:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004644:	6822      	ldr	r2, [r4, #0]
 8004646:	3b00      	subs	r3, #0
 8004648:	bf18      	it	ne
 800464a:	2301      	movne	r3, #1
 800464c:	0692      	lsls	r2, r2, #26
 800464e:	d42b      	bmi.n	80046a8 <_printf_common+0xb0>
 8004650:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004654:	4641      	mov	r1, r8
 8004656:	4638      	mov	r0, r7
 8004658:	47c8      	blx	r9
 800465a:	3001      	adds	r0, #1
 800465c:	d01e      	beq.n	800469c <_printf_common+0xa4>
 800465e:	6823      	ldr	r3, [r4, #0]
 8004660:	6922      	ldr	r2, [r4, #16]
 8004662:	f003 0306 	and.w	r3, r3, #6
 8004666:	2b04      	cmp	r3, #4
 8004668:	bf02      	ittt	eq
 800466a:	68e5      	ldreq	r5, [r4, #12]
 800466c:	6833      	ldreq	r3, [r6, #0]
 800466e:	1aed      	subeq	r5, r5, r3
 8004670:	68a3      	ldr	r3, [r4, #8]
 8004672:	bf0c      	ite	eq
 8004674:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004678:	2500      	movne	r5, #0
 800467a:	4293      	cmp	r3, r2
 800467c:	bfc4      	itt	gt
 800467e:	1a9b      	subgt	r3, r3, r2
 8004680:	18ed      	addgt	r5, r5, r3
 8004682:	2600      	movs	r6, #0
 8004684:	341a      	adds	r4, #26
 8004686:	42b5      	cmp	r5, r6
 8004688:	d11a      	bne.n	80046c0 <_printf_common+0xc8>
 800468a:	2000      	movs	r0, #0
 800468c:	e008      	b.n	80046a0 <_printf_common+0xa8>
 800468e:	2301      	movs	r3, #1
 8004690:	4652      	mov	r2, sl
 8004692:	4641      	mov	r1, r8
 8004694:	4638      	mov	r0, r7
 8004696:	47c8      	blx	r9
 8004698:	3001      	adds	r0, #1
 800469a:	d103      	bne.n	80046a4 <_printf_common+0xac>
 800469c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80046a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046a4:	3501      	adds	r5, #1
 80046a6:	e7c6      	b.n	8004636 <_printf_common+0x3e>
 80046a8:	18e1      	adds	r1, r4, r3
 80046aa:	1c5a      	adds	r2, r3, #1
 80046ac:	2030      	movs	r0, #48	@ 0x30
 80046ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80046b2:	4422      	add	r2, r4
 80046b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80046b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80046bc:	3302      	adds	r3, #2
 80046be:	e7c7      	b.n	8004650 <_printf_common+0x58>
 80046c0:	2301      	movs	r3, #1
 80046c2:	4622      	mov	r2, r4
 80046c4:	4641      	mov	r1, r8
 80046c6:	4638      	mov	r0, r7
 80046c8:	47c8      	blx	r9
 80046ca:	3001      	adds	r0, #1
 80046cc:	d0e6      	beq.n	800469c <_printf_common+0xa4>
 80046ce:	3601      	adds	r6, #1
 80046d0:	e7d9      	b.n	8004686 <_printf_common+0x8e>
	...

080046d4 <_printf_i>:
 80046d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80046d8:	7e0f      	ldrb	r7, [r1, #24]
 80046da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80046dc:	2f78      	cmp	r7, #120	@ 0x78
 80046de:	4691      	mov	r9, r2
 80046e0:	4680      	mov	r8, r0
 80046e2:	460c      	mov	r4, r1
 80046e4:	469a      	mov	sl, r3
 80046e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80046ea:	d807      	bhi.n	80046fc <_printf_i+0x28>
 80046ec:	2f62      	cmp	r7, #98	@ 0x62
 80046ee:	d80a      	bhi.n	8004706 <_printf_i+0x32>
 80046f0:	2f00      	cmp	r7, #0
 80046f2:	f000 80d2 	beq.w	800489a <_printf_i+0x1c6>
 80046f6:	2f58      	cmp	r7, #88	@ 0x58
 80046f8:	f000 80b9 	beq.w	800486e <_printf_i+0x19a>
 80046fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004700:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004704:	e03a      	b.n	800477c <_printf_i+0xa8>
 8004706:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800470a:	2b15      	cmp	r3, #21
 800470c:	d8f6      	bhi.n	80046fc <_printf_i+0x28>
 800470e:	a101      	add	r1, pc, #4	@ (adr r1, 8004714 <_printf_i+0x40>)
 8004710:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004714:	0800476d 	.word	0x0800476d
 8004718:	08004781 	.word	0x08004781
 800471c:	080046fd 	.word	0x080046fd
 8004720:	080046fd 	.word	0x080046fd
 8004724:	080046fd 	.word	0x080046fd
 8004728:	080046fd 	.word	0x080046fd
 800472c:	08004781 	.word	0x08004781
 8004730:	080046fd 	.word	0x080046fd
 8004734:	080046fd 	.word	0x080046fd
 8004738:	080046fd 	.word	0x080046fd
 800473c:	080046fd 	.word	0x080046fd
 8004740:	08004881 	.word	0x08004881
 8004744:	080047ab 	.word	0x080047ab
 8004748:	0800483b 	.word	0x0800483b
 800474c:	080046fd 	.word	0x080046fd
 8004750:	080046fd 	.word	0x080046fd
 8004754:	080048a3 	.word	0x080048a3
 8004758:	080046fd 	.word	0x080046fd
 800475c:	080047ab 	.word	0x080047ab
 8004760:	080046fd 	.word	0x080046fd
 8004764:	080046fd 	.word	0x080046fd
 8004768:	08004843 	.word	0x08004843
 800476c:	6833      	ldr	r3, [r6, #0]
 800476e:	1d1a      	adds	r2, r3, #4
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	6032      	str	r2, [r6, #0]
 8004774:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004778:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800477c:	2301      	movs	r3, #1
 800477e:	e09d      	b.n	80048bc <_printf_i+0x1e8>
 8004780:	6833      	ldr	r3, [r6, #0]
 8004782:	6820      	ldr	r0, [r4, #0]
 8004784:	1d19      	adds	r1, r3, #4
 8004786:	6031      	str	r1, [r6, #0]
 8004788:	0606      	lsls	r6, r0, #24
 800478a:	d501      	bpl.n	8004790 <_printf_i+0xbc>
 800478c:	681d      	ldr	r5, [r3, #0]
 800478e:	e003      	b.n	8004798 <_printf_i+0xc4>
 8004790:	0645      	lsls	r5, r0, #25
 8004792:	d5fb      	bpl.n	800478c <_printf_i+0xb8>
 8004794:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004798:	2d00      	cmp	r5, #0
 800479a:	da03      	bge.n	80047a4 <_printf_i+0xd0>
 800479c:	232d      	movs	r3, #45	@ 0x2d
 800479e:	426d      	negs	r5, r5
 80047a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047a4:	4859      	ldr	r0, [pc, #356]	@ (800490c <_printf_i+0x238>)
 80047a6:	230a      	movs	r3, #10
 80047a8:	e011      	b.n	80047ce <_printf_i+0xfa>
 80047aa:	6821      	ldr	r1, [r4, #0]
 80047ac:	6833      	ldr	r3, [r6, #0]
 80047ae:	0608      	lsls	r0, r1, #24
 80047b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80047b4:	d402      	bmi.n	80047bc <_printf_i+0xe8>
 80047b6:	0649      	lsls	r1, r1, #25
 80047b8:	bf48      	it	mi
 80047ba:	b2ad      	uxthmi	r5, r5
 80047bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80047be:	4853      	ldr	r0, [pc, #332]	@ (800490c <_printf_i+0x238>)
 80047c0:	6033      	str	r3, [r6, #0]
 80047c2:	bf14      	ite	ne
 80047c4:	230a      	movne	r3, #10
 80047c6:	2308      	moveq	r3, #8
 80047c8:	2100      	movs	r1, #0
 80047ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80047ce:	6866      	ldr	r6, [r4, #4]
 80047d0:	60a6      	str	r6, [r4, #8]
 80047d2:	2e00      	cmp	r6, #0
 80047d4:	bfa2      	ittt	ge
 80047d6:	6821      	ldrge	r1, [r4, #0]
 80047d8:	f021 0104 	bicge.w	r1, r1, #4
 80047dc:	6021      	strge	r1, [r4, #0]
 80047de:	b90d      	cbnz	r5, 80047e4 <_printf_i+0x110>
 80047e0:	2e00      	cmp	r6, #0
 80047e2:	d04b      	beq.n	800487c <_printf_i+0x1a8>
 80047e4:	4616      	mov	r6, r2
 80047e6:	fbb5 f1f3 	udiv	r1, r5, r3
 80047ea:	fb03 5711 	mls	r7, r3, r1, r5
 80047ee:	5dc7      	ldrb	r7, [r0, r7]
 80047f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80047f4:	462f      	mov	r7, r5
 80047f6:	42bb      	cmp	r3, r7
 80047f8:	460d      	mov	r5, r1
 80047fa:	d9f4      	bls.n	80047e6 <_printf_i+0x112>
 80047fc:	2b08      	cmp	r3, #8
 80047fe:	d10b      	bne.n	8004818 <_printf_i+0x144>
 8004800:	6823      	ldr	r3, [r4, #0]
 8004802:	07df      	lsls	r7, r3, #31
 8004804:	d508      	bpl.n	8004818 <_printf_i+0x144>
 8004806:	6923      	ldr	r3, [r4, #16]
 8004808:	6861      	ldr	r1, [r4, #4]
 800480a:	4299      	cmp	r1, r3
 800480c:	bfde      	ittt	le
 800480e:	2330      	movle	r3, #48	@ 0x30
 8004810:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004814:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004818:	1b92      	subs	r2, r2, r6
 800481a:	6122      	str	r2, [r4, #16]
 800481c:	f8cd a000 	str.w	sl, [sp]
 8004820:	464b      	mov	r3, r9
 8004822:	aa03      	add	r2, sp, #12
 8004824:	4621      	mov	r1, r4
 8004826:	4640      	mov	r0, r8
 8004828:	f7ff fee6 	bl	80045f8 <_printf_common>
 800482c:	3001      	adds	r0, #1
 800482e:	d14a      	bne.n	80048c6 <_printf_i+0x1f2>
 8004830:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004834:	b004      	add	sp, #16
 8004836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800483a:	6823      	ldr	r3, [r4, #0]
 800483c:	f043 0320 	orr.w	r3, r3, #32
 8004840:	6023      	str	r3, [r4, #0]
 8004842:	4833      	ldr	r0, [pc, #204]	@ (8004910 <_printf_i+0x23c>)
 8004844:	2778      	movs	r7, #120	@ 0x78
 8004846:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800484a:	6823      	ldr	r3, [r4, #0]
 800484c:	6831      	ldr	r1, [r6, #0]
 800484e:	061f      	lsls	r7, r3, #24
 8004850:	f851 5b04 	ldr.w	r5, [r1], #4
 8004854:	d402      	bmi.n	800485c <_printf_i+0x188>
 8004856:	065f      	lsls	r7, r3, #25
 8004858:	bf48      	it	mi
 800485a:	b2ad      	uxthmi	r5, r5
 800485c:	6031      	str	r1, [r6, #0]
 800485e:	07d9      	lsls	r1, r3, #31
 8004860:	bf44      	itt	mi
 8004862:	f043 0320 	orrmi.w	r3, r3, #32
 8004866:	6023      	strmi	r3, [r4, #0]
 8004868:	b11d      	cbz	r5, 8004872 <_printf_i+0x19e>
 800486a:	2310      	movs	r3, #16
 800486c:	e7ac      	b.n	80047c8 <_printf_i+0xf4>
 800486e:	4827      	ldr	r0, [pc, #156]	@ (800490c <_printf_i+0x238>)
 8004870:	e7e9      	b.n	8004846 <_printf_i+0x172>
 8004872:	6823      	ldr	r3, [r4, #0]
 8004874:	f023 0320 	bic.w	r3, r3, #32
 8004878:	6023      	str	r3, [r4, #0]
 800487a:	e7f6      	b.n	800486a <_printf_i+0x196>
 800487c:	4616      	mov	r6, r2
 800487e:	e7bd      	b.n	80047fc <_printf_i+0x128>
 8004880:	6833      	ldr	r3, [r6, #0]
 8004882:	6825      	ldr	r5, [r4, #0]
 8004884:	6961      	ldr	r1, [r4, #20]
 8004886:	1d18      	adds	r0, r3, #4
 8004888:	6030      	str	r0, [r6, #0]
 800488a:	062e      	lsls	r6, r5, #24
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	d501      	bpl.n	8004894 <_printf_i+0x1c0>
 8004890:	6019      	str	r1, [r3, #0]
 8004892:	e002      	b.n	800489a <_printf_i+0x1c6>
 8004894:	0668      	lsls	r0, r5, #25
 8004896:	d5fb      	bpl.n	8004890 <_printf_i+0x1bc>
 8004898:	8019      	strh	r1, [r3, #0]
 800489a:	2300      	movs	r3, #0
 800489c:	6123      	str	r3, [r4, #16]
 800489e:	4616      	mov	r6, r2
 80048a0:	e7bc      	b.n	800481c <_printf_i+0x148>
 80048a2:	6833      	ldr	r3, [r6, #0]
 80048a4:	1d1a      	adds	r2, r3, #4
 80048a6:	6032      	str	r2, [r6, #0]
 80048a8:	681e      	ldr	r6, [r3, #0]
 80048aa:	6862      	ldr	r2, [r4, #4]
 80048ac:	2100      	movs	r1, #0
 80048ae:	4630      	mov	r0, r6
 80048b0:	f7fb fd16 	bl	80002e0 <memchr>
 80048b4:	b108      	cbz	r0, 80048ba <_printf_i+0x1e6>
 80048b6:	1b80      	subs	r0, r0, r6
 80048b8:	6060      	str	r0, [r4, #4]
 80048ba:	6863      	ldr	r3, [r4, #4]
 80048bc:	6123      	str	r3, [r4, #16]
 80048be:	2300      	movs	r3, #0
 80048c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048c4:	e7aa      	b.n	800481c <_printf_i+0x148>
 80048c6:	6923      	ldr	r3, [r4, #16]
 80048c8:	4632      	mov	r2, r6
 80048ca:	4649      	mov	r1, r9
 80048cc:	4640      	mov	r0, r8
 80048ce:	47d0      	blx	sl
 80048d0:	3001      	adds	r0, #1
 80048d2:	d0ad      	beq.n	8004830 <_printf_i+0x15c>
 80048d4:	6823      	ldr	r3, [r4, #0]
 80048d6:	079b      	lsls	r3, r3, #30
 80048d8:	d413      	bmi.n	8004902 <_printf_i+0x22e>
 80048da:	68e0      	ldr	r0, [r4, #12]
 80048dc:	9b03      	ldr	r3, [sp, #12]
 80048de:	4298      	cmp	r0, r3
 80048e0:	bfb8      	it	lt
 80048e2:	4618      	movlt	r0, r3
 80048e4:	e7a6      	b.n	8004834 <_printf_i+0x160>
 80048e6:	2301      	movs	r3, #1
 80048e8:	4632      	mov	r2, r6
 80048ea:	4649      	mov	r1, r9
 80048ec:	4640      	mov	r0, r8
 80048ee:	47d0      	blx	sl
 80048f0:	3001      	adds	r0, #1
 80048f2:	d09d      	beq.n	8004830 <_printf_i+0x15c>
 80048f4:	3501      	adds	r5, #1
 80048f6:	68e3      	ldr	r3, [r4, #12]
 80048f8:	9903      	ldr	r1, [sp, #12]
 80048fa:	1a5b      	subs	r3, r3, r1
 80048fc:	42ab      	cmp	r3, r5
 80048fe:	dcf2      	bgt.n	80048e6 <_printf_i+0x212>
 8004900:	e7eb      	b.n	80048da <_printf_i+0x206>
 8004902:	2500      	movs	r5, #0
 8004904:	f104 0619 	add.w	r6, r4, #25
 8004908:	e7f5      	b.n	80048f6 <_printf_i+0x222>
 800490a:	bf00      	nop
 800490c:	08004ef5 	.word	0x08004ef5
 8004910:	08004f06 	.word	0x08004f06

08004914 <__sflush_r>:
 8004914:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800491c:	0716      	lsls	r6, r2, #28
 800491e:	4605      	mov	r5, r0
 8004920:	460c      	mov	r4, r1
 8004922:	d454      	bmi.n	80049ce <__sflush_r+0xba>
 8004924:	684b      	ldr	r3, [r1, #4]
 8004926:	2b00      	cmp	r3, #0
 8004928:	dc02      	bgt.n	8004930 <__sflush_r+0x1c>
 800492a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800492c:	2b00      	cmp	r3, #0
 800492e:	dd48      	ble.n	80049c2 <__sflush_r+0xae>
 8004930:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004932:	2e00      	cmp	r6, #0
 8004934:	d045      	beq.n	80049c2 <__sflush_r+0xae>
 8004936:	2300      	movs	r3, #0
 8004938:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800493c:	682f      	ldr	r7, [r5, #0]
 800493e:	6a21      	ldr	r1, [r4, #32]
 8004940:	602b      	str	r3, [r5, #0]
 8004942:	d030      	beq.n	80049a6 <__sflush_r+0x92>
 8004944:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004946:	89a3      	ldrh	r3, [r4, #12]
 8004948:	0759      	lsls	r1, r3, #29
 800494a:	d505      	bpl.n	8004958 <__sflush_r+0x44>
 800494c:	6863      	ldr	r3, [r4, #4]
 800494e:	1ad2      	subs	r2, r2, r3
 8004950:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004952:	b10b      	cbz	r3, 8004958 <__sflush_r+0x44>
 8004954:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004956:	1ad2      	subs	r2, r2, r3
 8004958:	2300      	movs	r3, #0
 800495a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800495c:	6a21      	ldr	r1, [r4, #32]
 800495e:	4628      	mov	r0, r5
 8004960:	47b0      	blx	r6
 8004962:	1c43      	adds	r3, r0, #1
 8004964:	89a3      	ldrh	r3, [r4, #12]
 8004966:	d106      	bne.n	8004976 <__sflush_r+0x62>
 8004968:	6829      	ldr	r1, [r5, #0]
 800496a:	291d      	cmp	r1, #29
 800496c:	d82b      	bhi.n	80049c6 <__sflush_r+0xb2>
 800496e:	4a2a      	ldr	r2, [pc, #168]	@ (8004a18 <__sflush_r+0x104>)
 8004970:	410a      	asrs	r2, r1
 8004972:	07d6      	lsls	r6, r2, #31
 8004974:	d427      	bmi.n	80049c6 <__sflush_r+0xb2>
 8004976:	2200      	movs	r2, #0
 8004978:	6062      	str	r2, [r4, #4]
 800497a:	04d9      	lsls	r1, r3, #19
 800497c:	6922      	ldr	r2, [r4, #16]
 800497e:	6022      	str	r2, [r4, #0]
 8004980:	d504      	bpl.n	800498c <__sflush_r+0x78>
 8004982:	1c42      	adds	r2, r0, #1
 8004984:	d101      	bne.n	800498a <__sflush_r+0x76>
 8004986:	682b      	ldr	r3, [r5, #0]
 8004988:	b903      	cbnz	r3, 800498c <__sflush_r+0x78>
 800498a:	6560      	str	r0, [r4, #84]	@ 0x54
 800498c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800498e:	602f      	str	r7, [r5, #0]
 8004990:	b1b9      	cbz	r1, 80049c2 <__sflush_r+0xae>
 8004992:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004996:	4299      	cmp	r1, r3
 8004998:	d002      	beq.n	80049a0 <__sflush_r+0x8c>
 800499a:	4628      	mov	r0, r5
 800499c:	f000 fa24 	bl	8004de8 <_free_r>
 80049a0:	2300      	movs	r3, #0
 80049a2:	6363      	str	r3, [r4, #52]	@ 0x34
 80049a4:	e00d      	b.n	80049c2 <__sflush_r+0xae>
 80049a6:	2301      	movs	r3, #1
 80049a8:	4628      	mov	r0, r5
 80049aa:	47b0      	blx	r6
 80049ac:	4602      	mov	r2, r0
 80049ae:	1c50      	adds	r0, r2, #1
 80049b0:	d1c9      	bne.n	8004946 <__sflush_r+0x32>
 80049b2:	682b      	ldr	r3, [r5, #0]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d0c6      	beq.n	8004946 <__sflush_r+0x32>
 80049b8:	2b1d      	cmp	r3, #29
 80049ba:	d001      	beq.n	80049c0 <__sflush_r+0xac>
 80049bc:	2b16      	cmp	r3, #22
 80049be:	d11e      	bne.n	80049fe <__sflush_r+0xea>
 80049c0:	602f      	str	r7, [r5, #0]
 80049c2:	2000      	movs	r0, #0
 80049c4:	e022      	b.n	8004a0c <__sflush_r+0xf8>
 80049c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049ca:	b21b      	sxth	r3, r3
 80049cc:	e01b      	b.n	8004a06 <__sflush_r+0xf2>
 80049ce:	690f      	ldr	r7, [r1, #16]
 80049d0:	2f00      	cmp	r7, #0
 80049d2:	d0f6      	beq.n	80049c2 <__sflush_r+0xae>
 80049d4:	0793      	lsls	r3, r2, #30
 80049d6:	680e      	ldr	r6, [r1, #0]
 80049d8:	bf08      	it	eq
 80049da:	694b      	ldreq	r3, [r1, #20]
 80049dc:	600f      	str	r7, [r1, #0]
 80049de:	bf18      	it	ne
 80049e0:	2300      	movne	r3, #0
 80049e2:	eba6 0807 	sub.w	r8, r6, r7
 80049e6:	608b      	str	r3, [r1, #8]
 80049e8:	f1b8 0f00 	cmp.w	r8, #0
 80049ec:	dde9      	ble.n	80049c2 <__sflush_r+0xae>
 80049ee:	6a21      	ldr	r1, [r4, #32]
 80049f0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80049f2:	4643      	mov	r3, r8
 80049f4:	463a      	mov	r2, r7
 80049f6:	4628      	mov	r0, r5
 80049f8:	47b0      	blx	r6
 80049fa:	2800      	cmp	r0, #0
 80049fc:	dc08      	bgt.n	8004a10 <__sflush_r+0xfc>
 80049fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a06:	81a3      	strh	r3, [r4, #12]
 8004a08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004a0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a10:	4407      	add	r7, r0
 8004a12:	eba8 0800 	sub.w	r8, r8, r0
 8004a16:	e7e7      	b.n	80049e8 <__sflush_r+0xd4>
 8004a18:	dfbffffe 	.word	0xdfbffffe

08004a1c <_fflush_r>:
 8004a1c:	b538      	push	{r3, r4, r5, lr}
 8004a1e:	690b      	ldr	r3, [r1, #16]
 8004a20:	4605      	mov	r5, r0
 8004a22:	460c      	mov	r4, r1
 8004a24:	b913      	cbnz	r3, 8004a2c <_fflush_r+0x10>
 8004a26:	2500      	movs	r5, #0
 8004a28:	4628      	mov	r0, r5
 8004a2a:	bd38      	pop	{r3, r4, r5, pc}
 8004a2c:	b118      	cbz	r0, 8004a36 <_fflush_r+0x1a>
 8004a2e:	6a03      	ldr	r3, [r0, #32]
 8004a30:	b90b      	cbnz	r3, 8004a36 <_fflush_r+0x1a>
 8004a32:	f7ff fb81 	bl	8004138 <__sinit>
 8004a36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d0f3      	beq.n	8004a26 <_fflush_r+0xa>
 8004a3e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004a40:	07d0      	lsls	r0, r2, #31
 8004a42:	d404      	bmi.n	8004a4e <_fflush_r+0x32>
 8004a44:	0599      	lsls	r1, r3, #22
 8004a46:	d402      	bmi.n	8004a4e <_fflush_r+0x32>
 8004a48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a4a:	f7ff fbf0 	bl	800422e <__retarget_lock_acquire_recursive>
 8004a4e:	4628      	mov	r0, r5
 8004a50:	4621      	mov	r1, r4
 8004a52:	f7ff ff5f 	bl	8004914 <__sflush_r>
 8004a56:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004a58:	07da      	lsls	r2, r3, #31
 8004a5a:	4605      	mov	r5, r0
 8004a5c:	d4e4      	bmi.n	8004a28 <_fflush_r+0xc>
 8004a5e:	89a3      	ldrh	r3, [r4, #12]
 8004a60:	059b      	lsls	r3, r3, #22
 8004a62:	d4e1      	bmi.n	8004a28 <_fflush_r+0xc>
 8004a64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a66:	f7ff fbe3 	bl	8004230 <__retarget_lock_release_recursive>
 8004a6a:	e7dd      	b.n	8004a28 <_fflush_r+0xc>

08004a6c <__malloc_lock>:
 8004a6c:	4801      	ldr	r0, [pc, #4]	@ (8004a74 <__malloc_lock+0x8>)
 8004a6e:	f7ff bbde 	b.w	800422e <__retarget_lock_acquire_recursive>
 8004a72:	bf00      	nop
 8004a74:	2400029c 	.word	0x2400029c

08004a78 <__malloc_unlock>:
 8004a78:	4801      	ldr	r0, [pc, #4]	@ (8004a80 <__malloc_unlock+0x8>)
 8004a7a:	f7ff bbd9 	b.w	8004230 <__retarget_lock_release_recursive>
 8004a7e:	bf00      	nop
 8004a80:	2400029c 	.word	0x2400029c

08004a84 <__sread>:
 8004a84:	b510      	push	{r4, lr}
 8004a86:	460c      	mov	r4, r1
 8004a88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a8c:	f000 f978 	bl	8004d80 <_read_r>
 8004a90:	2800      	cmp	r0, #0
 8004a92:	bfab      	itete	ge
 8004a94:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004a96:	89a3      	ldrhlt	r3, [r4, #12]
 8004a98:	181b      	addge	r3, r3, r0
 8004a9a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004a9e:	bfac      	ite	ge
 8004aa0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004aa2:	81a3      	strhlt	r3, [r4, #12]
 8004aa4:	bd10      	pop	{r4, pc}

08004aa6 <__swrite>:
 8004aa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004aaa:	461f      	mov	r7, r3
 8004aac:	898b      	ldrh	r3, [r1, #12]
 8004aae:	05db      	lsls	r3, r3, #23
 8004ab0:	4605      	mov	r5, r0
 8004ab2:	460c      	mov	r4, r1
 8004ab4:	4616      	mov	r6, r2
 8004ab6:	d505      	bpl.n	8004ac4 <__swrite+0x1e>
 8004ab8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004abc:	2302      	movs	r3, #2
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f000 f94c 	bl	8004d5c <_lseek_r>
 8004ac4:	89a3      	ldrh	r3, [r4, #12]
 8004ac6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004aca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ace:	81a3      	strh	r3, [r4, #12]
 8004ad0:	4632      	mov	r2, r6
 8004ad2:	463b      	mov	r3, r7
 8004ad4:	4628      	mov	r0, r5
 8004ad6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ada:	f000 b973 	b.w	8004dc4 <_write_r>

08004ade <__sseek>:
 8004ade:	b510      	push	{r4, lr}
 8004ae0:	460c      	mov	r4, r1
 8004ae2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ae6:	f000 f939 	bl	8004d5c <_lseek_r>
 8004aea:	1c43      	adds	r3, r0, #1
 8004aec:	89a3      	ldrh	r3, [r4, #12]
 8004aee:	bf15      	itete	ne
 8004af0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004af2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004af6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004afa:	81a3      	strheq	r3, [r4, #12]
 8004afc:	bf18      	it	ne
 8004afe:	81a3      	strhne	r3, [r4, #12]
 8004b00:	bd10      	pop	{r4, pc}

08004b02 <__sclose>:
 8004b02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b06:	f000 b8f7 	b.w	8004cf8 <_close_r>

08004b0a <__swbuf_r>:
 8004b0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b0c:	460e      	mov	r6, r1
 8004b0e:	4614      	mov	r4, r2
 8004b10:	4605      	mov	r5, r0
 8004b12:	b118      	cbz	r0, 8004b1c <__swbuf_r+0x12>
 8004b14:	6a03      	ldr	r3, [r0, #32]
 8004b16:	b90b      	cbnz	r3, 8004b1c <__swbuf_r+0x12>
 8004b18:	f7ff fb0e 	bl	8004138 <__sinit>
 8004b1c:	69a3      	ldr	r3, [r4, #24]
 8004b1e:	60a3      	str	r3, [r4, #8]
 8004b20:	89a3      	ldrh	r3, [r4, #12]
 8004b22:	071a      	lsls	r2, r3, #28
 8004b24:	d501      	bpl.n	8004b2a <__swbuf_r+0x20>
 8004b26:	6923      	ldr	r3, [r4, #16]
 8004b28:	b943      	cbnz	r3, 8004b3c <__swbuf_r+0x32>
 8004b2a:	4621      	mov	r1, r4
 8004b2c:	4628      	mov	r0, r5
 8004b2e:	f000 f82b 	bl	8004b88 <__swsetup_r>
 8004b32:	b118      	cbz	r0, 8004b3c <__swbuf_r+0x32>
 8004b34:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004b38:	4638      	mov	r0, r7
 8004b3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b3c:	6823      	ldr	r3, [r4, #0]
 8004b3e:	6922      	ldr	r2, [r4, #16]
 8004b40:	1a98      	subs	r0, r3, r2
 8004b42:	6963      	ldr	r3, [r4, #20]
 8004b44:	b2f6      	uxtb	r6, r6
 8004b46:	4283      	cmp	r3, r0
 8004b48:	4637      	mov	r7, r6
 8004b4a:	dc05      	bgt.n	8004b58 <__swbuf_r+0x4e>
 8004b4c:	4621      	mov	r1, r4
 8004b4e:	4628      	mov	r0, r5
 8004b50:	f7ff ff64 	bl	8004a1c <_fflush_r>
 8004b54:	2800      	cmp	r0, #0
 8004b56:	d1ed      	bne.n	8004b34 <__swbuf_r+0x2a>
 8004b58:	68a3      	ldr	r3, [r4, #8]
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	60a3      	str	r3, [r4, #8]
 8004b5e:	6823      	ldr	r3, [r4, #0]
 8004b60:	1c5a      	adds	r2, r3, #1
 8004b62:	6022      	str	r2, [r4, #0]
 8004b64:	701e      	strb	r6, [r3, #0]
 8004b66:	6962      	ldr	r2, [r4, #20]
 8004b68:	1c43      	adds	r3, r0, #1
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	d004      	beq.n	8004b78 <__swbuf_r+0x6e>
 8004b6e:	89a3      	ldrh	r3, [r4, #12]
 8004b70:	07db      	lsls	r3, r3, #31
 8004b72:	d5e1      	bpl.n	8004b38 <__swbuf_r+0x2e>
 8004b74:	2e0a      	cmp	r6, #10
 8004b76:	d1df      	bne.n	8004b38 <__swbuf_r+0x2e>
 8004b78:	4621      	mov	r1, r4
 8004b7a:	4628      	mov	r0, r5
 8004b7c:	f7ff ff4e 	bl	8004a1c <_fflush_r>
 8004b80:	2800      	cmp	r0, #0
 8004b82:	d0d9      	beq.n	8004b38 <__swbuf_r+0x2e>
 8004b84:	e7d6      	b.n	8004b34 <__swbuf_r+0x2a>
	...

08004b88 <__swsetup_r>:
 8004b88:	b538      	push	{r3, r4, r5, lr}
 8004b8a:	4b29      	ldr	r3, [pc, #164]	@ (8004c30 <__swsetup_r+0xa8>)
 8004b8c:	4605      	mov	r5, r0
 8004b8e:	6818      	ldr	r0, [r3, #0]
 8004b90:	460c      	mov	r4, r1
 8004b92:	b118      	cbz	r0, 8004b9c <__swsetup_r+0x14>
 8004b94:	6a03      	ldr	r3, [r0, #32]
 8004b96:	b90b      	cbnz	r3, 8004b9c <__swsetup_r+0x14>
 8004b98:	f7ff face 	bl	8004138 <__sinit>
 8004b9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ba0:	0719      	lsls	r1, r3, #28
 8004ba2:	d422      	bmi.n	8004bea <__swsetup_r+0x62>
 8004ba4:	06da      	lsls	r2, r3, #27
 8004ba6:	d407      	bmi.n	8004bb8 <__swsetup_r+0x30>
 8004ba8:	2209      	movs	r2, #9
 8004baa:	602a      	str	r2, [r5, #0]
 8004bac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bb0:	81a3      	strh	r3, [r4, #12]
 8004bb2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004bb6:	e033      	b.n	8004c20 <__swsetup_r+0x98>
 8004bb8:	0758      	lsls	r0, r3, #29
 8004bba:	d512      	bpl.n	8004be2 <__swsetup_r+0x5a>
 8004bbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004bbe:	b141      	cbz	r1, 8004bd2 <__swsetup_r+0x4a>
 8004bc0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004bc4:	4299      	cmp	r1, r3
 8004bc6:	d002      	beq.n	8004bce <__swsetup_r+0x46>
 8004bc8:	4628      	mov	r0, r5
 8004bca:	f000 f90d 	bl	8004de8 <_free_r>
 8004bce:	2300      	movs	r3, #0
 8004bd0:	6363      	str	r3, [r4, #52]	@ 0x34
 8004bd2:	89a3      	ldrh	r3, [r4, #12]
 8004bd4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004bd8:	81a3      	strh	r3, [r4, #12]
 8004bda:	2300      	movs	r3, #0
 8004bdc:	6063      	str	r3, [r4, #4]
 8004bde:	6923      	ldr	r3, [r4, #16]
 8004be0:	6023      	str	r3, [r4, #0]
 8004be2:	89a3      	ldrh	r3, [r4, #12]
 8004be4:	f043 0308 	orr.w	r3, r3, #8
 8004be8:	81a3      	strh	r3, [r4, #12]
 8004bea:	6923      	ldr	r3, [r4, #16]
 8004bec:	b94b      	cbnz	r3, 8004c02 <__swsetup_r+0x7a>
 8004bee:	89a3      	ldrh	r3, [r4, #12]
 8004bf0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004bf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bf8:	d003      	beq.n	8004c02 <__swsetup_r+0x7a>
 8004bfa:	4621      	mov	r1, r4
 8004bfc:	4628      	mov	r0, r5
 8004bfe:	f000 f83f 	bl	8004c80 <__smakebuf_r>
 8004c02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c06:	f013 0201 	ands.w	r2, r3, #1
 8004c0a:	d00a      	beq.n	8004c22 <__swsetup_r+0x9a>
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	60a2      	str	r2, [r4, #8]
 8004c10:	6962      	ldr	r2, [r4, #20]
 8004c12:	4252      	negs	r2, r2
 8004c14:	61a2      	str	r2, [r4, #24]
 8004c16:	6922      	ldr	r2, [r4, #16]
 8004c18:	b942      	cbnz	r2, 8004c2c <__swsetup_r+0xa4>
 8004c1a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004c1e:	d1c5      	bne.n	8004bac <__swsetup_r+0x24>
 8004c20:	bd38      	pop	{r3, r4, r5, pc}
 8004c22:	0799      	lsls	r1, r3, #30
 8004c24:	bf58      	it	pl
 8004c26:	6962      	ldrpl	r2, [r4, #20]
 8004c28:	60a2      	str	r2, [r4, #8]
 8004c2a:	e7f4      	b.n	8004c16 <__swsetup_r+0x8e>
 8004c2c:	2000      	movs	r0, #0
 8004c2e:	e7f7      	b.n	8004c20 <__swsetup_r+0x98>
 8004c30:	24000038 	.word	0x24000038

08004c34 <__swhatbuf_r>:
 8004c34:	b570      	push	{r4, r5, r6, lr}
 8004c36:	460c      	mov	r4, r1
 8004c38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c3c:	2900      	cmp	r1, #0
 8004c3e:	b096      	sub	sp, #88	@ 0x58
 8004c40:	4615      	mov	r5, r2
 8004c42:	461e      	mov	r6, r3
 8004c44:	da0d      	bge.n	8004c62 <__swhatbuf_r+0x2e>
 8004c46:	89a3      	ldrh	r3, [r4, #12]
 8004c48:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004c4c:	f04f 0100 	mov.w	r1, #0
 8004c50:	bf14      	ite	ne
 8004c52:	2340      	movne	r3, #64	@ 0x40
 8004c54:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004c58:	2000      	movs	r0, #0
 8004c5a:	6031      	str	r1, [r6, #0]
 8004c5c:	602b      	str	r3, [r5, #0]
 8004c5e:	b016      	add	sp, #88	@ 0x58
 8004c60:	bd70      	pop	{r4, r5, r6, pc}
 8004c62:	466a      	mov	r2, sp
 8004c64:	f000 f858 	bl	8004d18 <_fstat_r>
 8004c68:	2800      	cmp	r0, #0
 8004c6a:	dbec      	blt.n	8004c46 <__swhatbuf_r+0x12>
 8004c6c:	9901      	ldr	r1, [sp, #4]
 8004c6e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004c72:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004c76:	4259      	negs	r1, r3
 8004c78:	4159      	adcs	r1, r3
 8004c7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004c7e:	e7eb      	b.n	8004c58 <__swhatbuf_r+0x24>

08004c80 <__smakebuf_r>:
 8004c80:	898b      	ldrh	r3, [r1, #12]
 8004c82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c84:	079d      	lsls	r5, r3, #30
 8004c86:	4606      	mov	r6, r0
 8004c88:	460c      	mov	r4, r1
 8004c8a:	d507      	bpl.n	8004c9c <__smakebuf_r+0x1c>
 8004c8c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004c90:	6023      	str	r3, [r4, #0]
 8004c92:	6123      	str	r3, [r4, #16]
 8004c94:	2301      	movs	r3, #1
 8004c96:	6163      	str	r3, [r4, #20]
 8004c98:	b003      	add	sp, #12
 8004c9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c9c:	ab01      	add	r3, sp, #4
 8004c9e:	466a      	mov	r2, sp
 8004ca0:	f7ff ffc8 	bl	8004c34 <__swhatbuf_r>
 8004ca4:	9f00      	ldr	r7, [sp, #0]
 8004ca6:	4605      	mov	r5, r0
 8004ca8:	4639      	mov	r1, r7
 8004caa:	4630      	mov	r0, r6
 8004cac:	f7ff fc24 	bl	80044f8 <_malloc_r>
 8004cb0:	b948      	cbnz	r0, 8004cc6 <__smakebuf_r+0x46>
 8004cb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cb6:	059a      	lsls	r2, r3, #22
 8004cb8:	d4ee      	bmi.n	8004c98 <__smakebuf_r+0x18>
 8004cba:	f023 0303 	bic.w	r3, r3, #3
 8004cbe:	f043 0302 	orr.w	r3, r3, #2
 8004cc2:	81a3      	strh	r3, [r4, #12]
 8004cc4:	e7e2      	b.n	8004c8c <__smakebuf_r+0xc>
 8004cc6:	89a3      	ldrh	r3, [r4, #12]
 8004cc8:	6020      	str	r0, [r4, #0]
 8004cca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cce:	81a3      	strh	r3, [r4, #12]
 8004cd0:	9b01      	ldr	r3, [sp, #4]
 8004cd2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004cd6:	b15b      	cbz	r3, 8004cf0 <__smakebuf_r+0x70>
 8004cd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004cdc:	4630      	mov	r0, r6
 8004cde:	f000 f82d 	bl	8004d3c <_isatty_r>
 8004ce2:	b128      	cbz	r0, 8004cf0 <__smakebuf_r+0x70>
 8004ce4:	89a3      	ldrh	r3, [r4, #12]
 8004ce6:	f023 0303 	bic.w	r3, r3, #3
 8004cea:	f043 0301 	orr.w	r3, r3, #1
 8004cee:	81a3      	strh	r3, [r4, #12]
 8004cf0:	89a3      	ldrh	r3, [r4, #12]
 8004cf2:	431d      	orrs	r5, r3
 8004cf4:	81a5      	strh	r5, [r4, #12]
 8004cf6:	e7cf      	b.n	8004c98 <__smakebuf_r+0x18>

08004cf8 <_close_r>:
 8004cf8:	b538      	push	{r3, r4, r5, lr}
 8004cfa:	4d06      	ldr	r5, [pc, #24]	@ (8004d14 <_close_r+0x1c>)
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	4604      	mov	r4, r0
 8004d00:	4608      	mov	r0, r1
 8004d02:	602b      	str	r3, [r5, #0]
 8004d04:	f7fb ff17 	bl	8000b36 <_close>
 8004d08:	1c43      	adds	r3, r0, #1
 8004d0a:	d102      	bne.n	8004d12 <_close_r+0x1a>
 8004d0c:	682b      	ldr	r3, [r5, #0]
 8004d0e:	b103      	cbz	r3, 8004d12 <_close_r+0x1a>
 8004d10:	6023      	str	r3, [r4, #0]
 8004d12:	bd38      	pop	{r3, r4, r5, pc}
 8004d14:	240002a8 	.word	0x240002a8

08004d18 <_fstat_r>:
 8004d18:	b538      	push	{r3, r4, r5, lr}
 8004d1a:	4d07      	ldr	r5, [pc, #28]	@ (8004d38 <_fstat_r+0x20>)
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	4604      	mov	r4, r0
 8004d20:	4608      	mov	r0, r1
 8004d22:	4611      	mov	r1, r2
 8004d24:	602b      	str	r3, [r5, #0]
 8004d26:	f7fb ff12 	bl	8000b4e <_fstat>
 8004d2a:	1c43      	adds	r3, r0, #1
 8004d2c:	d102      	bne.n	8004d34 <_fstat_r+0x1c>
 8004d2e:	682b      	ldr	r3, [r5, #0]
 8004d30:	b103      	cbz	r3, 8004d34 <_fstat_r+0x1c>
 8004d32:	6023      	str	r3, [r4, #0]
 8004d34:	bd38      	pop	{r3, r4, r5, pc}
 8004d36:	bf00      	nop
 8004d38:	240002a8 	.word	0x240002a8

08004d3c <_isatty_r>:
 8004d3c:	b538      	push	{r3, r4, r5, lr}
 8004d3e:	4d06      	ldr	r5, [pc, #24]	@ (8004d58 <_isatty_r+0x1c>)
 8004d40:	2300      	movs	r3, #0
 8004d42:	4604      	mov	r4, r0
 8004d44:	4608      	mov	r0, r1
 8004d46:	602b      	str	r3, [r5, #0]
 8004d48:	f7fb ff11 	bl	8000b6e <_isatty>
 8004d4c:	1c43      	adds	r3, r0, #1
 8004d4e:	d102      	bne.n	8004d56 <_isatty_r+0x1a>
 8004d50:	682b      	ldr	r3, [r5, #0]
 8004d52:	b103      	cbz	r3, 8004d56 <_isatty_r+0x1a>
 8004d54:	6023      	str	r3, [r4, #0]
 8004d56:	bd38      	pop	{r3, r4, r5, pc}
 8004d58:	240002a8 	.word	0x240002a8

08004d5c <_lseek_r>:
 8004d5c:	b538      	push	{r3, r4, r5, lr}
 8004d5e:	4d07      	ldr	r5, [pc, #28]	@ (8004d7c <_lseek_r+0x20>)
 8004d60:	4604      	mov	r4, r0
 8004d62:	4608      	mov	r0, r1
 8004d64:	4611      	mov	r1, r2
 8004d66:	2200      	movs	r2, #0
 8004d68:	602a      	str	r2, [r5, #0]
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	f7fb ff0a 	bl	8000b84 <_lseek>
 8004d70:	1c43      	adds	r3, r0, #1
 8004d72:	d102      	bne.n	8004d7a <_lseek_r+0x1e>
 8004d74:	682b      	ldr	r3, [r5, #0]
 8004d76:	b103      	cbz	r3, 8004d7a <_lseek_r+0x1e>
 8004d78:	6023      	str	r3, [r4, #0]
 8004d7a:	bd38      	pop	{r3, r4, r5, pc}
 8004d7c:	240002a8 	.word	0x240002a8

08004d80 <_read_r>:
 8004d80:	b538      	push	{r3, r4, r5, lr}
 8004d82:	4d07      	ldr	r5, [pc, #28]	@ (8004da0 <_read_r+0x20>)
 8004d84:	4604      	mov	r4, r0
 8004d86:	4608      	mov	r0, r1
 8004d88:	4611      	mov	r1, r2
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	602a      	str	r2, [r5, #0]
 8004d8e:	461a      	mov	r2, r3
 8004d90:	f7fb fe98 	bl	8000ac4 <_read>
 8004d94:	1c43      	adds	r3, r0, #1
 8004d96:	d102      	bne.n	8004d9e <_read_r+0x1e>
 8004d98:	682b      	ldr	r3, [r5, #0]
 8004d9a:	b103      	cbz	r3, 8004d9e <_read_r+0x1e>
 8004d9c:	6023      	str	r3, [r4, #0]
 8004d9e:	bd38      	pop	{r3, r4, r5, pc}
 8004da0:	240002a8 	.word	0x240002a8

08004da4 <_sbrk_r>:
 8004da4:	b538      	push	{r3, r4, r5, lr}
 8004da6:	4d06      	ldr	r5, [pc, #24]	@ (8004dc0 <_sbrk_r+0x1c>)
 8004da8:	2300      	movs	r3, #0
 8004daa:	4604      	mov	r4, r0
 8004dac:	4608      	mov	r0, r1
 8004dae:	602b      	str	r3, [r5, #0]
 8004db0:	f7fb fef6 	bl	8000ba0 <_sbrk>
 8004db4:	1c43      	adds	r3, r0, #1
 8004db6:	d102      	bne.n	8004dbe <_sbrk_r+0x1a>
 8004db8:	682b      	ldr	r3, [r5, #0]
 8004dba:	b103      	cbz	r3, 8004dbe <_sbrk_r+0x1a>
 8004dbc:	6023      	str	r3, [r4, #0]
 8004dbe:	bd38      	pop	{r3, r4, r5, pc}
 8004dc0:	240002a8 	.word	0x240002a8

08004dc4 <_write_r>:
 8004dc4:	b538      	push	{r3, r4, r5, lr}
 8004dc6:	4d07      	ldr	r5, [pc, #28]	@ (8004de4 <_write_r+0x20>)
 8004dc8:	4604      	mov	r4, r0
 8004dca:	4608      	mov	r0, r1
 8004dcc:	4611      	mov	r1, r2
 8004dce:	2200      	movs	r2, #0
 8004dd0:	602a      	str	r2, [r5, #0]
 8004dd2:	461a      	mov	r2, r3
 8004dd4:	f7fb fe93 	bl	8000afe <_write>
 8004dd8:	1c43      	adds	r3, r0, #1
 8004dda:	d102      	bne.n	8004de2 <_write_r+0x1e>
 8004ddc:	682b      	ldr	r3, [r5, #0]
 8004dde:	b103      	cbz	r3, 8004de2 <_write_r+0x1e>
 8004de0:	6023      	str	r3, [r4, #0]
 8004de2:	bd38      	pop	{r3, r4, r5, pc}
 8004de4:	240002a8 	.word	0x240002a8

08004de8 <_free_r>:
 8004de8:	b538      	push	{r3, r4, r5, lr}
 8004dea:	4605      	mov	r5, r0
 8004dec:	2900      	cmp	r1, #0
 8004dee:	d041      	beq.n	8004e74 <_free_r+0x8c>
 8004df0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004df4:	1f0c      	subs	r4, r1, #4
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	bfb8      	it	lt
 8004dfa:	18e4      	addlt	r4, r4, r3
 8004dfc:	f7ff fe36 	bl	8004a6c <__malloc_lock>
 8004e00:	4a1d      	ldr	r2, [pc, #116]	@ (8004e78 <_free_r+0x90>)
 8004e02:	6813      	ldr	r3, [r2, #0]
 8004e04:	b933      	cbnz	r3, 8004e14 <_free_r+0x2c>
 8004e06:	6063      	str	r3, [r4, #4]
 8004e08:	6014      	str	r4, [r2, #0]
 8004e0a:	4628      	mov	r0, r5
 8004e0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e10:	f7ff be32 	b.w	8004a78 <__malloc_unlock>
 8004e14:	42a3      	cmp	r3, r4
 8004e16:	d908      	bls.n	8004e2a <_free_r+0x42>
 8004e18:	6820      	ldr	r0, [r4, #0]
 8004e1a:	1821      	adds	r1, r4, r0
 8004e1c:	428b      	cmp	r3, r1
 8004e1e:	bf01      	itttt	eq
 8004e20:	6819      	ldreq	r1, [r3, #0]
 8004e22:	685b      	ldreq	r3, [r3, #4]
 8004e24:	1809      	addeq	r1, r1, r0
 8004e26:	6021      	streq	r1, [r4, #0]
 8004e28:	e7ed      	b.n	8004e06 <_free_r+0x1e>
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	b10b      	cbz	r3, 8004e34 <_free_r+0x4c>
 8004e30:	42a3      	cmp	r3, r4
 8004e32:	d9fa      	bls.n	8004e2a <_free_r+0x42>
 8004e34:	6811      	ldr	r1, [r2, #0]
 8004e36:	1850      	adds	r0, r2, r1
 8004e38:	42a0      	cmp	r0, r4
 8004e3a:	d10b      	bne.n	8004e54 <_free_r+0x6c>
 8004e3c:	6820      	ldr	r0, [r4, #0]
 8004e3e:	4401      	add	r1, r0
 8004e40:	1850      	adds	r0, r2, r1
 8004e42:	4283      	cmp	r3, r0
 8004e44:	6011      	str	r1, [r2, #0]
 8004e46:	d1e0      	bne.n	8004e0a <_free_r+0x22>
 8004e48:	6818      	ldr	r0, [r3, #0]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	6053      	str	r3, [r2, #4]
 8004e4e:	4408      	add	r0, r1
 8004e50:	6010      	str	r0, [r2, #0]
 8004e52:	e7da      	b.n	8004e0a <_free_r+0x22>
 8004e54:	d902      	bls.n	8004e5c <_free_r+0x74>
 8004e56:	230c      	movs	r3, #12
 8004e58:	602b      	str	r3, [r5, #0]
 8004e5a:	e7d6      	b.n	8004e0a <_free_r+0x22>
 8004e5c:	6820      	ldr	r0, [r4, #0]
 8004e5e:	1821      	adds	r1, r4, r0
 8004e60:	428b      	cmp	r3, r1
 8004e62:	bf04      	itt	eq
 8004e64:	6819      	ldreq	r1, [r3, #0]
 8004e66:	685b      	ldreq	r3, [r3, #4]
 8004e68:	6063      	str	r3, [r4, #4]
 8004e6a:	bf04      	itt	eq
 8004e6c:	1809      	addeq	r1, r1, r0
 8004e6e:	6021      	streq	r1, [r4, #0]
 8004e70:	6054      	str	r4, [r2, #4]
 8004e72:	e7ca      	b.n	8004e0a <_free_r+0x22>
 8004e74:	bd38      	pop	{r3, r4, r5, pc}
 8004e76:	bf00      	nop
 8004e78:	240002a4 	.word	0x240002a4

08004e7c <_init>:
 8004e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e7e:	bf00      	nop
 8004e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e82:	bc08      	pop	{r3}
 8004e84:	469e      	mov	lr, r3
 8004e86:	4770      	bx	lr

08004e88 <_fini>:
 8004e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e8a:	bf00      	nop
 8004e8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e8e:	bc08      	pop	{r3}
 8004e90:	469e      	mov	lr, r3
 8004e92:	4770      	bx	lr
