
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version T-2022.03-SP3 for linux64 - Jul 12, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
###############################
#                             #
# Create By Yufan Yue 2023.10 #
#                             #
###############################
set COURSE_NAME $::env(MK_COURSE_NAME)
EECS598-002
puts "\[$COURSE_NAME\] Running script [info script]\n"
[EECS598-002] Running script /home/ksnl/eecs598/final-project/mimo-ofdm/scripts/synth.tcl

set PDK_PATH $::env(SAED32_PATH)
/afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK
puts "PDK path at $PDK_PATH"
PDK path at /afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK
set DESIGN_NAME $::env(MK_DESIGN_NAME)
fp_mul
set RTL_SOURCE_FILES  [glob -nocomplain src/*.v	src/*.sv src/*.vh src/*.svh]
src/dc_top.sv src/fp_mul.sv src/delay.sv
set NETLIST_FILES ""
set DESIGN_DEFINES ""
set DESIGN_PATH          "[pwd]"
/home/ksnl/eecs598/final-project/mimo-ofdm
set REPORTS_DIR "${DESIGN_PATH}/reports"
/home/ksnl/eecs598/final-project/mimo-ofdm/reports
set RESULTS_DIR "${DESIGN_PATH}/syn"
/home/ksnl/eecs598/final-project/mimo-ofdm/syn
set CONSTRAINTS_FILE "${DESIGN_PATH}/scripts/constraints.tcl"
/home/ksnl/eecs598/final-project/mimo-ofdm/scripts/constraints.tcl
set USE_NUM_CORES $::env(MK_USE_NUM_CORES)
4
set ADDITIONAL_SEARCH_PATH ""
set MEM_SUFFIX $::env(MK_MEM_SUFFIX)
typ_1d05_25
##########################################################################################
# Library Setup Variables
##########################################################################################
#  Target technology logical libraries
# set MAX_LIBRARY_SET               [glob -nocomplain "${PDK_PATH}/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db"]
set TYP_LIBRARY_SET               [glob -nocomplain "${PDK_PATH}/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db"]
/afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db
# set MIN_LIBRARY_SET               [glob -nocomplain "${PDK_PATH}/lib/stdcell_rvt/db_ccs/saed32rvt_ff1p16vn40c.db"]
set corner_case "typ"
typ
set TARGET_LIBRARY_FILES        ${TYP_LIBRARY_SET}
/afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db
set ADDITIONAL_LINK_LIB_FILES   "[glob -nocomplain ${DESIGN_PATH}/memory/db/*_${MEM_SUFFIX}_ccs.db]
                                   [glob -nocomplain ${DESIGN_PATH}/blocks/*/export/*.db]"

                                   
set_app_var sh_new_variable_message false
false
#################################################################################
# Design Compiler Setup Variables
#################################################################################
set_host_options -max_cores [expr min(6, ${USE_NUM_CORES})]
1
if { ! [file exists $REPORTS_DIR] } { file mkdir ${REPORTS_DIR} }
if { ! [file exists $RESULTS_DIR] } { file mkdir ${RESULTS_DIR} }
#################################################################################
# Search Path Setup
#
# Set up the search path to find the libraries and design files.
#################################################################################
set_app_var search_path ". ${ADDITIONAL_SEARCH_PATH} $search_path"
.  . /usr/caen/synopsys-synth-2022.03-SP3/libraries/syn /usr/caen/synopsys-synth-2022.03-SP3/dw/syn_ver /usr/caen/synopsys-synth-2022.03-SP3/dw/sim_ver
#################################################################################
# Library Setup
#
# This section is designed to work with the settings from common_setup.tcl
# without any additional modification.
#################################################################################
set_app_var target_library ${TARGET_LIBRARY_FILES}
/afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db
set_app_var synthetic_library dw_foundation.sldb
dw_foundation.sldb
set_app_var link_library "* $target_library $ADDITIONAL_LINK_LIB_FILES $synthetic_library"
* /afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db 
                                    dw_foundation.sldb
check_library > ${REPORTS_DIR}/${DESIGN_NAME}.check_library.rpt
#################################################################################
# Read in the RTL Design
#
# Read in the RTL source files or read in the elaborated design (.ddc).
#################################################################################
if { ! [file exists ${DESIGN_NAME}_dclib] } { file mkdir ${DESIGN_NAME}_dclib }
define_design_lib WORK -path ${DESIGN_PATH}/${DESIGN_NAME}_dclib
1
if { [llength $NETLIST_FILES] > 0} { read_verilog -netlist $NETLIST_FILES }
if { ![analyze -define ${DESIGN_DEFINES} -f sverilog $RTL_SOURCE_FILES] } { exit 1 }
Running PRESTO HDLC
Compiling source file ./src/dc_top.sv
Compiling source file ./src/fp_mul.sv
Compiling source file ./src/delay.sv
Presto compilation completed successfully.
Loading db file '/afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/dw_foundation.sldb'
elaborate ${DESIGN_NAME}
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt1p05v25c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine fp_mul line 45 in file
		'./src/fp_mul.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| out_valid_stage_1_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   idataA_sig_ff_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   idataA_exp_ff_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   idataA_mat_ff_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|   idataB_sig_ff_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   idataB_exp_ff_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   idataB_mat_ff_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fp_mul line 71 in file
		'./src/fp_mul.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| out_valid_stage_2_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  product_sig_ff_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  product_exp_ff_reg   | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|  product_mat_ff_reg   | Flip-flop |  25   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fp_mul line 91 in file
		'./src/fp_mul.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| out_valid_stage_3_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   odata_sig_ff_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   odata_exp_ff_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   odata_mat_ff_reg    | Flip-flop |  23   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (fp_mul)
Elaborated 1 design.
Current design is now 'fp_mul'.
1
check_design -multiple_designs
 
****************************************
check_design summary:
Version:     T-2022.03-SP3
Date:        Sun Nov 10 21:33:18 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               2
    Cells do not drive (LINT-1)                                     2
--------------------------------------------------------------------------------

Warning: In design 'fp_mul', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'fp_mul', cell 'B_4' does not drive any nets. (LINT-1)
1
current_design ${DESIGN_NAME}
Current design is 'fp_mul'.
{fp_mul}
link

  Linking design 'fp_mul'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  fp_mul                      /home/ksnl/eecs598/final-project/mimo-ofdm/fp_mul.db
  saed32rvt_tt1p05v25c (library)
                              /afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db
  dw_foundation.sldb (library)
                              /usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/dw_foundation.sldb

1
puts "\[$COURSE_NAME\] Sourcing script file [which ${CONSTRAINTS_FILE}]\n"
[EECS598-002] Sourcing script file /home/ksnl/eecs598/final-project/mimo-ofdm/scripts/constraints.tcl

source -echo -verbose ${CONSTRAINTS_FILE}
set_max_transition 0.150 ${DESIGN_NAME}
1
set_input_transition 0.080 [all_inputs]
1
set_max_transition 0.080 [all_outputs]
1
set clock_period 2
2
set clock_uncertainty [expr $clock_period * 0.10]
0.2
set clock_transition 0.080
0.080
set clock_latency 0.2
0.2
create_clock -name core_clk -period $clock_period [get_ports clk]
1
set_clock_uncertainty $clock_uncertainty [get_clocks core_clk]
1
set_clock_transition $clock_transition [get_clocks core_clk]
1
set_clock_latency $clock_latency [get_clocks core_clk]
1
set_load 0.3 [all_outputs]
1
set_driving_cell -no_design_rule -lib_cell NBUFFX4_RVT [all_inputs]
1
set_input_delay -max [expr $clock_period * 0.2] [get_ports -filter "direction == in" a*] -clock core_clk
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_input_delay -min [expr $clock_period * 0.1] [get_ports -filter "direction == in" a*] -clock core_clk
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_input_delay -max [expr $clock_period * 0.2] [get_ports -filter "direction == in" b*] -clock core_clk
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_input_delay -min [expr $clock_period * 0.1] [get_ports -filter "direction == in" b*] -clock core_clk
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_output_delay -max [expr $clock_period * 0.5] [get_ports -filter "direction == out" c*] -clock core_clk
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_output_delay -min [expr $clock_period * 0.4] [get_ports -filter "direction == out" c*] -clock core_clk
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_output_delay -max [expr $clock_period * 0.3] [get_ports -filter "direction == out" mo*] -clock core_clk
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_output_delay -min [expr $clock_period * 0.2] [get_ports -filter "direction == out" mo*] -clock core_clk
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_false_path -from [get_ports -filter "direction == in" rst]
Error: Value for list '-from' must have 1 elements. (CMD-036)
0
0
redirect -tee ${REPORTS_DIR}/${DESIGN_NAME}.check_timing.rpt {check_timing}
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Changed wire load model for 'alt1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'apparch' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width8' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_8_1_8' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width8' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_8_7_8' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width8' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_8_7_8' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_UNS_OP_24_24_48' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width9' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_8_8_9' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp2_width9' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*LT_UNS_OP_9_7_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating design information... (UID-85)
Warning: Design 'fp_mul' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
reset
enable
idataA[31]
idataA[30]
idataA[29]
idataA[28]
idataA[27]
idataA[26]
idataA[25]
idataA[24]
idataA[23]
idataA[22]
idataA[21]
idataA[20]
idataA[19]
idataA[18]
idataA[17]
idataA[16]
idataA[15]
idataA[14]
idataA[13]
idataA[12]
idataA[11]
idataA[10]
idataA[9]
idataA[8]
idataA[7]
idataA[6]
idataA[5]
idataA[4]
idataA[3]
idataA[2]
idataA[1]
idataA[0]
idataB[31]
idataB[30]
idataB[29]
idataB[28]
idataB[27]
idataB[26]
idataB[25]
idataB[24]
idataB[23]
idataB[22]
idataB[21]
idataB[20]
idataB[19]
idataB[18]
idataB[17]
idataB[16]
idataB[15]
idataB[14]
idataB[13]
idataB[12]
idataB[11]
idataB[10]
idataB[9]
idataB[8]
idataB[7]
idataB[6]
idataB[5]
idataB[4]
idataB[3]
idataB[2]
idataB[1]
idataB[0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
idataA_exp_ff_reg[0]/next_state
idataA_exp_ff_reg[1]/next_state
idataA_exp_ff_reg[2]/next_state
idataA_exp_ff_reg[3]/next_state
idataA_exp_ff_reg[4]/next_state
idataA_exp_ff_reg[5]/next_state
idataA_exp_ff_reg[6]/next_state
idataA_exp_ff_reg[7]/next_state
idataA_mat_ff_reg[0]/next_state
idataA_mat_ff_reg[1]/next_state
idataA_mat_ff_reg[2]/next_state
idataA_mat_ff_reg[3]/next_state
idataA_mat_ff_reg[4]/next_state
idataA_mat_ff_reg[5]/next_state
idataA_mat_ff_reg[6]/next_state
idataA_mat_ff_reg[7]/next_state
idataA_mat_ff_reg[8]/next_state
idataA_mat_ff_reg[9]/next_state
idataA_mat_ff_reg[10]/next_state
idataA_mat_ff_reg[11]/next_state
idataA_mat_ff_reg[12]/next_state
idataA_mat_ff_reg[13]/next_state
idataA_mat_ff_reg[14]/next_state
idataA_mat_ff_reg[15]/next_state
idataA_mat_ff_reg[16]/next_state
idataA_mat_ff_reg[17]/next_state
idataA_mat_ff_reg[18]/next_state
idataA_mat_ff_reg[19]/next_state
idataA_mat_ff_reg[20]/next_state
idataA_mat_ff_reg[21]/next_state
idataA_mat_ff_reg[22]/next_state
idataA_mat_ff_reg[23]/next_state
idataA_sig_ff_reg/next_state
idataB_exp_ff_reg[0]/next_state
idataB_exp_ff_reg[1]/next_state
idataB_exp_ff_reg[2]/next_state
idataB_exp_ff_reg[3]/next_state
idataB_exp_ff_reg[4]/next_state
idataB_exp_ff_reg[5]/next_state
idataB_exp_ff_reg[6]/next_state
idataB_exp_ff_reg[7]/next_state
idataB_mat_ff_reg[0]/next_state
idataB_mat_ff_reg[1]/next_state
idataB_mat_ff_reg[2]/next_state
idataB_mat_ff_reg[3]/next_state
idataB_mat_ff_reg[4]/next_state
idataB_mat_ff_reg[5]/next_state
idataB_mat_ff_reg[6]/next_state
idataB_mat_ff_reg[7]/next_state
idataB_mat_ff_reg[8]/next_state
idataB_mat_ff_reg[9]/next_state
idataB_mat_ff_reg[10]/next_state
idataB_mat_ff_reg[11]/next_state
idataB_mat_ff_reg[12]/next_state
idataB_mat_ff_reg[13]/next_state
idataB_mat_ff_reg[14]/next_state
idataB_mat_ff_reg[15]/next_state
idataB_mat_ff_reg[16]/next_state
idataB_mat_ff_reg[17]/next_state
idataB_mat_ff_reg[18]/next_state
idataB_mat_ff_reg[19]/next_state
idataB_mat_ff_reg[20]/next_state
idataB_mat_ff_reg[21]/next_state
idataB_mat_ff_reg[22]/next_state
idataB_mat_ff_reg[23]/next_state
idataB_sig_ff_reg/next_state
odata[0]
odata[1]
odata[2]
odata[3]
odata[4]
odata[5]
odata[6]
odata[7]
odata[8]
odata[9]
odata[10]
odata[11]
odata[12]
odata[13]
odata[14]
odata[15]
odata[16]
odata[17]
odata[18]
odata[19]
odata[20]
odata[21]
odata[22]
odata[23]
odata[24]
odata[25]
odata[26]
odata[27]
odata[28]
odata[29]
odata[30]
odata[31]
out_valid
out_valid_stage_1_reg/next_state

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
#################################################################################
# Create Default Path Groups
#
# Separating these paths can help improve optimization.
# Remove these path group settings if user path groups have already been defined.
#################################################################################
set ports_clock_root [filter_collection [get_attribute [get_clocks] sources] object_class==port]
{clk}
group_path -name REGOUT -to [all_outputs]
1
group_path -name REGIN -from [remove_from_collection [all_inputs] ${ports_clock_root}]
1
group_path -name FEEDTHROUGH -from [remove_from_collection [all_inputs] ${ports_clock_root}] -to [all_outputs]
1
#################################################################################
# Apply Additional Optimization Constraints
#################################################################################
# Replace special characters with non-special ones before writing out the synthesized netlist.
# For example \bus[5] -> bus_5_
set_app_var verilogout_no_tri true
true
# Prevent assignment statements in the Verilog netlist.
set_fix_multiple_port_nets -all -buffer_constants
1
#################################################################################
# Check for Design Problems
#################################################################################
check_design -summary
 
****************************************
check_design summary:
Version:     T-2022.03-SP3
Date:        Sun Nov 10 21:33:19 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               2
    Cells do not drive (LINT-1)                                     2

Nets                                                               23
    Unloaded nets (LINT-2)                                         23
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
check_design > ${REPORTS_DIR}/${DESIGN_NAME}.check_design.rpt
set_app_var compile_ultra_ungroup_dw true
true
ungroup -all -flatten
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
0
# append compile_ultra_options " -no_autoungroup"
# puts "Information: Starting compile_ultra with the following flags: $compile_ultra_options"
# compile_ultra $compile_ultra_options
compile_ultra
Information: Performing power optimization. (PWR-850)
Analyzing: "/afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db"
Library analysis succeeded.
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.3 |     *     |
| Licensed DW Building Blocks        | T-2022.03-DWBB_202203.3 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 193                                    |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 136                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 5                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 15                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 25 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fp_mul'

Loaded alib file './alib-52/saed32rvt_tt1p05v25c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fp_mul'
Information: In design 'fp_mul', the register 'idataB_mat_ff_reg[23]' is removed because it is merged to 'idataA_mat_ff_reg[23]'. (OPT-1215)
Information: In design 'fp_mul', the register 'out_valid_stage_1_reg' is removed because it is merged to 'idataA_mat_ff_reg[23]'. (OPT-1215)
 Implement Synthetic for 'fp_mul'.
Information: Added key list 'DesignWare' to design 'fp_mul'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05    8138.5      2.04      89.5     451.3                           196104544.0000
    0:00:05    8136.2      2.04      89.5     451.3                           196046176.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------
    0:00:05    8136.2      2.04      89.5     451.3                           196046176.0000
    0:00:05    8136.2      2.04      89.5     451.3                           196046176.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:06    6549.0     10.95     263.9    1216.1                           174260784.0000
  Mapping 'fp_mul_DW_mult_uns_2'
  Mapping 'fp_mul_DW01_add_2'
    0:00:06    6578.3      2.44      49.2      15.1                           174957760.0000
    0:00:06    6578.0      2.41      49.0      15.1                           174957760.0000
  Mapping 'fp_mul_DW01_add_4'
    0:00:06    6596.8      2.59      52.7      15.1                           175356032.0000
    0:00:06    6598.3      2.52      51.3      15.1                           175356032.0000
    0:00:13    7012.3      1.56      30.9     576.8                           178723840.0000
    0:00:13    7012.3      1.56      30.9     576.8                           178723840.0000
    0:00:13    6992.5      1.56      30.3     577.0                           178447104.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:00:14    6973.5      2.26      47.3     766.0                           178088736.0000
    0:00:14    6973.5      2.26      47.3     766.0                           178088736.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:15    6912.0      1.61      30.7     567.2                           177062800.0000
    0:00:15    6902.0      1.59      30.3     981.7                           177062800.0000
    0:00:15    6902.0      1.59      30.3     981.7                           177062800.0000
    0:00:15    6899.5      1.59      30.3     956.7                           177025712.0000
    0:00:15    6899.5      1.59      30.3     956.7                           177025712.0000
    0:00:17    7183.1      1.29      28.4    1191.1                           183804608.0000
    0:00:17    7183.1      1.29      28.4    1191.1                           183804608.0000
    0:00:17    7179.8      1.27      28.2    1191.1                           183767520.0000
    0:00:17    7179.8      1.27      28.2    1191.1                           183767520.0000
    0:00:20    7567.9      1.13      26.1    1169.1                           192561632.0000
    0:00:20    7567.9      1.13      26.1    1169.1                           192561632.0000
    0:00:24    7652.0      0.97      23.2    1285.3                           194133328.0000
    0:00:24    7652.0      0.97      23.2    1285.3                           194133328.0000
    0:00:24    7652.0      0.97      23.2    1285.3                           194133328.0000
    0:00:24    7652.0      0.97      23.2    1285.3                           194133328.0000
    0:00:24    7652.0      0.97      23.2    1285.3                           194133328.0000
    0:00:24    7652.0      0.97      23.2    1285.3                           194133328.0000
    0:00:24    7652.0      0.97      23.2    1285.3                           194133328.0000
    0:00:24    7652.0      0.97      23.2    1285.3                           194133328.0000
    0:00:25    7652.0      0.97      23.2    1285.3                           194133328.0000
    0:00:25    7652.0      0.97      23.2    1285.3                           194133328.0000
    0:00:25    7652.0      0.97      23.2    1285.3                           194133328.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:25    7652.0      0.97      23.2    1285.3                           194133328.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:26    7697.5      1.21      28.2      22.7 product_mat_ff_reg[43]/D  195849776.0000
    0:00:27    7697.0      1.21      28.2      22.7                           195849776.0000
    0:00:30    7960.6      1.08      25.7     189.2                           201499648.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:30    7960.6      1.08      25.7     189.2                           201499648.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:00:32    7011.3      1.72      38.7     434.6                           182679696.0000
    0:00:33    7106.6      1.53      36.9     250.6                           184911520.0000
    0:00:33    7106.6      1.53      36.9     250.6                           184911520.0000
    0:00:33    7069.8      1.53      36.9     247.5                           184429392.0000
    0:00:33    7069.8      1.53      36.9     247.5                           184429392.0000
    0:00:33    7069.8      1.53      36.9     247.5                           184429392.0000
    0:00:34    7069.8      1.53      36.9     247.5                           184429392.0000
    0:00:34    7071.8      1.46      34.6     354.8                           184392304.0000
    0:00:34    7071.8      1.46      34.6     354.8                           184392304.0000
    0:00:34    7071.8      1.46      34.6     354.8                           184392304.0000
    0:00:34    7071.8      1.46      34.6     354.8                           184392304.0000
    0:00:35    7113.2      1.17      28.2     347.1                           184787248.0000
    0:00:35    7113.2      1.17      28.2     347.1                           184787248.0000
    0:00:35    7116.8      1.17      28.2     347.0                           184936512.0000
    0:00:35    7116.8      1.17      28.2     347.0                           184936512.0000
    0:00:37    7205.7      1.01      24.3     167.7                           186190096.0000
    0:00:37    7205.7      1.01      24.3     167.7                           186190096.0000
    0:00:37    7227.6      1.01      24.3     167.7                           186799600.0000
    0:00:37    7227.6      1.01      24.3     167.7                           186799600.0000
    0:00:38    7227.6      1.01      24.3     167.7                           186799600.0000
    0:00:38    7227.6      1.01      24.3     167.7                           186799600.0000
    0:00:38    7227.6      1.01      24.3     167.7                           186799600.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:38    7220.2      1.01      24.3     167.7                           186631216.0000
    0:00:38    6532.3      2.63      56.9     731.0                           177049296.0000
    0:00:39    6622.5      1.53      35.7     541.6                           177727856.0000
    0:00:39    6622.5      1.53      35.7     541.6                           177727856.0000
    0:00:39    6623.2      1.53      35.7     539.6                           177727856.0000
    0:00:41    6686.0      1.36      32.9      47.0 product_mat_ff_reg[43]/D  178204912.0000
    0:00:42    6747.8      1.17      28.2      22.3 product_mat_ff_reg[42]/RSTB 179052352.0000
    0:00:42    6760.0      1.16      28.0      23.3                           179141776.0000
    0:00:44    6876.6      1.02      24.7      52.1                           180938320.0000
    0:00:44    6876.6      1.02      24.7      52.1                           180938320.0000
    0:00:44    6885.5      1.02      24.5      52.1                           181012496.0000
    0:00:44    6885.5      1.02      24.5      52.1                           181012496.0000
    0:00:44    6885.5      1.02      24.5      52.1                           181012496.0000
    0:00:45    6742.7      1.02      24.5      52.3                           179316176.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
optimize_netlist -area
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 4 cores. (OPT-1500)


  Updating timing information
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


  Beginning Area Optimization
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00    6742.7      1.02      24.5      52.3                           179316176.0000
    0:00:02    6547.0      1.02      24.3      25.2                           175539312.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#################################################################################
# Write Out Final Design and Reports
#
#        .ddc:   Recommended binary format used for subsequent Design Compiler sessions
#        .v  :   Verilog netlist for ASCII flow (Formality, PrimeTime, VCS)
#       .spef:   Topographical mode parasitics for PrimeTime
#        .sdf:   SDF backannotated topographical mode timing for PrimeTime
#        .sdc:   SDC constraints for ASCII flow
#
#################################################################################
# If this will be a sub-block in a hierarchical design, uniquify the block
# unique names to avoid name collisions when integrating the design at the
# toplevel
set uniquify_naming_style "${DESIGN_NAME}_%s_%d"
fp_mul_%s_%d
uniquify -force
1
# Use naming rules to preserve structs
define_name_rules verilog -preserve_struct_ports -case_insensitive
1
report_names -rules verilog > ${REPORTS_DIR}/${DESIGN_NAME}.name_change.rpt
change_names -rules verilog -hierarchy
1
#################################################################################
# Write out Design
#################################################################################
write -format verilog -hierarchy -output ${RESULTS_DIR}/${DESIGN_NAME}.mapped.v
Writing verilog file '/home/ksnl/eecs598/final-project/mimo-ofdm/syn/fp_mul.mapped.v'.
1
write -format svsim              -output ${RESULTS_DIR}/${DESIGN_NAME}.mapped.svsim
Writing svsim file '/home/ksnl/eecs598/final-project/mimo-ofdm/syn/fp_mul.mapped.svsim'.
1
write -format ddc     -hierarchy -output ${RESULTS_DIR}/${DESIGN_NAME}.mapped.ddc
Writing ddc file '/home/ksnl/eecs598/final-project/mimo-ofdm/syn/fp_mul.mapped.ddc'.
1
#################################################################################
# Write out Design Data
#################################################################################
# Write SDF backannotation data from Design Compiler Topographical placement for static timing analysis
write_parasitics -output ${RESULTS_DIR}/${DESIGN_NAME}.mapped.spef
Information: Writing parasitics to file '/home/ksnl/eecs598/final-project/mimo-ofdm/syn/fp_mul.mapped.spef'. (WP-3)
1
write_sdf ${RESULTS_DIR}/${DESIGN_NAME}.mapped.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/ksnl/eecs598/final-project/mimo-ofdm/syn/fp_mul.mapped.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
# Do not write out net RC info into SDC
set_app_var write_sdc_output_lumped_net_capacitance false
false
set_app_var write_sdc_output_net_resistance false
false
write_sdc -nosplit ${RESULTS_DIR}/${DESIGN_NAME}.mapped.sdc
1
#################################################################################
# Generate Final Reports
#################################################################################
redirect -tee ${REPORTS_DIR}/${DESIGN_NAME}.units.rpt {report_units}
************************************
Report : units
Design : fp_mul
Version: T-2022.03-SP3
Date   : Sun Nov 10 21:35:05 2024

************************************
Units
------------------------------------
Time_unit            : 1.0e-09 Second(ns)
Capacitive_load_unit : 1.0e-15 Farad(fF)
Resistance_unit      : 1.0e+6 Ohm(MOhm)
Voltage_unit         : 1 Volt
Power_unit           : N/A
Current_unit         : 1.0e-06 Amp(uA)
1
redirect -tee ${REPORTS_DIR}/${DESIGN_NAME}.fanout.rpt {report_net_fanout -high_fanout}
 
****************************************
Report : net fanout
        -high_fanout
Design : fp_mul
Version: T-2022.03-SP3
Date   : Sun Nov 10 21:35:05 2024
****************************************


Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
fp_mul                 8000              saed32rvt_tt1p05v25c


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
1
redirect -tee ${REPORTS_DIR}/${DESIGN_NAME}.qor.rpt {report_qor}
 
****************************************
Report : qor
Design : fp_mul
Version: T-2022.03-SP3
Date   : Sun Nov 10 21:35:05 2024
****************************************


  Timing Path Group 'core_clk'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          2.78
  Critical Path Slack:          -1.02
  Critical Path Clk Period:      2.00
  Total Negative Slack:        -24.33
  No. of Violating Paths:       26.00
  Worst Hold Violation:         -0.13
  Total Hold Violation:         -0.75
  No. of Hold Violations:       35.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1863
  Buf/Inv Cell Count:             222
  Buf Cell Count:                  55
  Inv Cell Count:                 167
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1729
  Sequential Cell Count:          134
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     5638.184591
  Noncombinational Area:   908.818969
  Buf/Inv Area:            477.028287
  Total Buffer Area:           182.48
  Total Inverter Area:         294.55
  Macro/Black Box Area:      0.000000
  Net Area:               1163.334113
  -----------------------------------
  Cell Area:              6547.003560
  Design Area:            7710.337672


  Design Rules
  -----------------------------------
  Total Number of Nets:          2244
  Nets With Violations:             8
  Max Trans Violations:             8
  Max Cap Violations:               0
  -----------------------------------


  Hostname: caen-vnc-mi04.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                3.69
  Overall Compile Wall Clock Time:     2.28

  --------------------------------------------------------------------

  Design  WNS: 1.02  TNS: 24.33  Number of Violating Paths: 26


  Design (Hold)  WNS: 0.13  TNS: 0.75  Number of Violating Paths: 35

  --------------------------------------------------------------------


1
report_timing -transition_time -nets -attributes -nosplit > ${REPORTS_DIR}/${DESIGN_NAME}.timing.rpt
report_clock_timing -type summary > ${REPORTS_DIR}/${DESIGN_NAME}.clock_timing.rpt
report_timing -delay_type max -path_type full_clock -max_paths 30 -transition_time -nets -attributes -nosplit > ${REPORTS_DIR}/${DESIGN_NAME}.max_timing.rpt
report_timing -delay_type min -path_type full_clock -max_paths 30 -transition_time -nets -attributes -nosplit > ${REPORTS_DIR}/${DESIGN_NAME}.min_timing.rpt
report_area -nosplit > ${REPORTS_DIR}/${DESIGN_NAME}.area.rpt
report_power -nosplit > ${REPORTS_DIR}/${DESIGN_NAME}.power.rpt
puts "\[$COURSE_NAME\] Completed script [info script]\n"
[EECS598-002] Completed script /home/ksnl/eecs598/final-project/mimo-ofdm/scripts/synth.tcl

exit

Memory usage for this session 255 Mbytes.
Memory usage for this session including child processes 494 Mbytes.
CPU usage for this session 143 seconds ( 0.04 hours ).
Elapsed time for this session 113 seconds ( 0.03 hours ).

Thank you...
