//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_gelu_0 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_gelu_0
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_gelu_0
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_gelu_0(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_gelu_0_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_gelu_0_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_gelu_0_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_gelu_0_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_gelu_0_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_gelu_0_param_5,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_gelu_0_param_6
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<17>;
	.reg .b32 	%r<42>;
	.reg .f32 	%f<133>;
	.reg .b64 	%rd<21>;
	.loc	1 19 0                          // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd12, [triton_poi_fused__native_batch_norm_legit_no_training_gelu_0_param_1];
$L__tmp0:
	.loc	1 21 28                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:21:33
	shl.b32 	%r18, %r1, 8;
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_no_training_gelu_0_param_2];
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training_gelu_0_param_3];
	.loc	1 22 36                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:22:36
	mov.u32 	%r19, %tid.x;
	shl.b32 	%r20, %r19, 1;
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training_gelu_0_param_4];
	and.b32  	%r21, %r20, 254;
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training_gelu_0_param_5];
	.loc	1 22 23                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:22:23
	or.b32  	%r22, %r18, %r21;
	.loc	1 23 21                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:23:21
	setp.lt.s32 	%p1, %r22, 1024;
	.loc	1 25 21                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:25:21
	bfe.s32 	%r23, %r1, 23, 1;
	shr.u32 	%r24, %r23, 28;
	add.s32 	%r25, %r22, %r24;
	shr.s32 	%r26, %r25, 4;
	.loc	1 25 27                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:25:27
	shr.u32 	%r27, %r26, 28;
	add.s32 	%r28, %r26, %r27;
	and.b32  	%r29, %r28, -16;
	sub.s32 	%r30, %r26, %r29;
	.loc	1 26 30                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:26:30
	mul.wide.s32 	%rd17, %r22, 4;
	add.s64 	%rd3, %rd12, %rd17;
	.loc	1 26 35                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:26:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.v2.b32 { %r2, %r3 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f38, %r2;
	mov.b32 	%f39, %r3;
	.loc	1 27 30                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:27:30
	mul.wide.s32 	%rd18, %r30, 4;
	add.s64 	%rd4, %rd13, %rd18;
	.loc	1 27 35                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:27:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f40, %r4;
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f41, %r5;
	.loc	1 28 30                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:28:30
	add.s64 	%rd6, %rd14, %rd18;
	.loc	1 28 35                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:28:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f42, %r6;
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f43, %r7;
	.loc	1 29 31                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:29:31
	add.s64 	%rd8, %rd15, %rd18;
	.loc	1 29 36                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:29:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd8 + 0 ];
	// end inline asm
	mov.b32 	%f44, %r8;
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd8 + 0 ];
	// end inline asm
	mov.b32 	%f45, %r9;
	.loc	1 30 31                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:30:31
	add.s64 	%rd10, %rd16, %rd18;
	.loc	1 30 36                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:30:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f46, %r10;
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f47, %r11;
	.loc	1 31 18                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:31:18
	sub.f32 	%f48, %f38, %f40;
	sub.f32 	%f49, %f39, %f41;
	.loc	1 33 18                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:33:18
	add.f32 	%f50, %f42, 0f3727C5AC;
	add.f32 	%f51, %f43, 0f3727C5AC;
	.loc	1 34 26                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:34:26
	sqrt.approx.ftz.f32 	%f52, %f50;
	sqrt.approx.ftz.f32 	%f53, %f51;
	.loc	1 36 18                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:36:18
	mov.b32 	%r14, %f52;
	mov.b32 	%r13, 1065353216;
	// begin inline asm
	div.full.f32 %r12, %r13, %r14;
	// end inline asm
	mov.b32 	%f54, %r12;
	mov.b32 	%r17, %f53;
	// begin inline asm
	div.full.f32 %r15, %r13, %r17;
	// end inline asm
	mov.b32 	%f55, %r15;
	.loc	1 39 19                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:39:19
	mul.f32 	%f56, %f48, %f54;
	mul.f32 	%f57, %f49, %f55;
	.loc	1 41 20                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:41:20
	fma.rn.f32 	%f1, %f56, %f44, %f46;
	fma.rn.f32 	%f2, %f57, %f45, %f47;
	.loc	1 45 20                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:45:20
	mul.f32 	%f3, %f1, 0f3F3504F3;
	.loc	1 46 26                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:46:26
	abs.ftz.f32 	%f5, %f3;
	setp.ge.f32 	%p10, %f5, 0f3F8060FE;
	mov.f32 	%f121, 0f3789CA3C;
	mov.f32 	%f120, 0fB9F560B9;
	mov.f32 	%f119, 0f3BAC840B;
	mov.f32 	%f118, 0fBD0C8162;
	mov.f32 	%f117, 0f3E1CF906;
	mov.f32 	%f116, 0f3F6A937E;
	mov.f32 	%f115, 0f3F20D842;
	mov.f32 	%f122, %f5;
	@%p10 bra 	$L__BB0_2;
// %bb.1:
	.loc	1 0 26                          // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:0:26
	mov.f32 	%f121, 0f38B1E96A;
	mov.f32 	%f120, 0fBA574D20;
	mov.f32 	%f119, 0f3BAAD5EA;
	mov.f32 	%f118, 0fBCDC1BE7;
	mov.f32 	%f117, 0f3DE718AF;
	mov.f32 	%f116, 0fBEC093AC;
	mov.f32 	%f115, 0f3E0375D3;
	.loc	1 46 26                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:46:26
	mul.f32 	%f122, %f3, %f3;
$L__BB0_2:                              // %__internal_fmad.exit.i
	.loc	1 0 0                           // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:0:0
	mul.f32 	%f4, %f2, 0f3F3504F3;
	.loc	1 46 26                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:46:26
	setp.ltu.f32 	%p11, %f5, 0f3F8060FE;
	fma.rn.ftz.f32 	%f65, %f121, %f122, %f120;
	fma.rn.ftz.f32 	%f66, %f65, %f122, %f119;
	fma.rn.ftz.f32 	%f67, %f66, %f122, %f118;
	fma.rn.ftz.f32 	%f68, %f67, %f122, %f117;
	fma.rn.ftz.f32 	%f69, %f68, %f122, %f116;
	fma.rn.ftz.f32 	%f70, %f69, %f122, %f115;
	neg.f32 	%f71, %f122;
	selp.f32 	%f72, %f71, %f3, %p10;
	fma.rn.ftz.f32 	%f123, %f70, %f72, %f72;
	mov.f32 	%f114, 0f3F800000;
	@%p11 bra 	$L__BB0_4;
// %bb.3:
	ex2.approx.ftz.f32 	%f73, %f123;
	sub.f32 	%f75, %f114, %f73;
	mov.b32 	%r31, %f75;
	mov.b32 	%r32, %f3;
	and.b32  	%r33, %r32, -2147483648;
	or.b32  	%r34, %r33, %r31;
	mov.b32 	%f123, %r34;
$L__BB0_4:                              // %__nv_erff.exit
	abs.ftz.f32 	%f18, %f4;
	setp.ge.f32 	%p13, %f18, 0f3F8060FE;
	mov.f32 	%f130, 0f3789CA3C;
	mov.f32 	%f129, 0fB9F560B9;
	mov.f32 	%f128, 0f3BAC840B;
	mov.f32 	%f127, 0fBD0C8162;
	mov.f32 	%f126, 0f3E1CF906;
	mov.f32 	%f125, 0f3F6A937E;
	mov.f32 	%f124, 0f3F20D842;
	mov.f32 	%f131, %f18;
	@%p13 bra 	$L__BB0_6;
// %bb.5:
	mul.f32 	%f131, %f4, %f4;
	mov.f32 	%f130, 0f38B1E96A;
	mov.f32 	%f129, 0fBA574D20;
	mov.f32 	%f128, 0f3BAAD5EA;
	mov.f32 	%f127, 0fBCDC1BE7;
	mov.f32 	%f126, 0f3DE718AF;
	mov.f32 	%f125, 0fBEC093AC;
	mov.f32 	%f124, 0f3E0375D3;
$L__BB0_6:                              // %__internal_fmad.exit.i12
	.loc	1 0 26                          // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:0:26
	ld.param.u64 	%rd2, [triton_poi_fused__native_batch_norm_legit_no_training_gelu_0_param_0];
	cvt.s64.s32 	%rd1, %r22;
	.loc	1 46 26                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:46:26
	setp.ltu.f32 	%p14, %f18, 0f3F8060FE;
	fma.rn.ftz.f32 	%f90, %f130, %f131, %f129;
	fma.rn.ftz.f32 	%f91, %f90, %f131, %f128;
	fma.rn.ftz.f32 	%f92, %f91, %f131, %f127;
	fma.rn.ftz.f32 	%f93, %f92, %f131, %f126;
	fma.rn.ftz.f32 	%f94, %f93, %f131, %f125;
	fma.rn.ftz.f32 	%f95, %f94, %f131, %f124;
	neg.f32 	%f96, %f131;
	selp.f32 	%f97, %f96, %f4, %p13;
	fma.rn.ftz.f32 	%f132, %f95, %f97, %f97;
	@%p14 bra 	$L__BB0_8;
// %bb.7:
	ex2.approx.ftz.f32 	%f98, %f132;
	sub.f32 	%f100, %f114, %f98;
	mov.b32 	%r35, %f100;
	mov.b32 	%r36, %f4;
	and.b32  	%r37, %r36, -2147483648;
	or.b32  	%r38, %r37, %r35;
	mov.b32 	%f132, %r38;
$L__BB0_8:                              // %__nv_erff.exit31
	.loc	1 0 26                          // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:0:26
	cvt.u32.u64 	%r41, %rd1;
	.loc	1 23 21                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:23:21
	setp.lt.s32 	%p16, %r41, 1024;
	.loc	1 43 20                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:43:20
	mul.f32 	%f101, %f2, 0f3F000000;
	mul.f32 	%f102, %f1, 0f3F000000;
	.loc	1 47 20                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:47:20
	add.f32 	%f103, %f123, 0f3F800000;
	add.f32 	%f104, %f132, 0f3F800000;
	.loc	1 48 20                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:48:20
	mul.f32 	%f105, %f102, %f103;
	mul.f32 	%f106, %f101, %f104;
	.loc	1 49 28                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:49:28
	shl.b64 	%rd20, %rd1, 2;
	add.s64 	%rd19, %rd2, %rd20;
	.loc	1 49 40                         // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:49:40
	mov.b32 	%r39, %f105;
	mov.b32 	%r40, %f106;
	// begin inline asm
	@%p16 st.global.v2.b32 [ %rd19 + 0 ], { %r39, %r40 };
	// end inline asm
	.loc	1 49 4                          // cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py:49:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/ps/cps7df5af2jfab7olsfybrrtuloronaazzblgb6vvzyqot7jhnc6.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 112
.b8 115
.b8 55
.b8 100
.b8 102
.b8 53
.b8 97
.b8 102
.b8 50
.b8 106
.b8 102
.b8 97
.b8 98
.b8 55
.b8 111
.b8 108
.b8 115
.b8 102
.b8 121
.b8 98
.b8 114
.b8 114
.b8 116
.b8 117
.b8 108
.b8 111
.b8 114
.b8 111
.b8 110
.b8 97
.b8 97
.b8 122
.b8 122
.b8 98
.b8 108
.b8 103
.b8 98
.b8 54
.b8 118
.b8 118
.b8 122
.b8 121
.b8 113
.b8 111
.b8 116
.b8 55
.b8 106
.b8 104
.b8 110
.b8 99
.b8 54
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 112
.b8 115
.b8 0
	}
	.section	.debug_macinfo	{	}
