#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Apr 18 16:34:55 2021
# Process ID: 16528
# Current directory: C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW5/HW5part2/HW5part2.runs/synth_1
# Command line: vivado.exe -log part2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source part2.tcl
# Log file: C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW5/HW5part2/HW5part2.runs/synth_1/part2.vds
# Journal file: C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW5/HW5part2/HW5part2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source part2.tcl -notrace
Command: synth_design -top part2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 853.094 ; gain = 234.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'part2' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW5/HW5part2/HW5part2.srcs/sources_1/new/part2.v:23]
	Parameter idle bound to: 3'b000 
	Parameter cmp0 bound to: 3'b001 
	Parameter cmp1 bound to: 3'b010 
	Parameter comp bound to: 3'b011 
	Parameter last0 bound to: 3'b100 
	Parameter last1 bound to: 3'b101 
	Parameter result bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW5/HW5part2/HW5part2.srcs/sources_1/new/part2.v:144]
WARNING: [Synth 8-3848] Net pipelined_a_en in module/entity part2 does not have driver. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW5/HW5part2/HW5part2.srcs/sources_1/new/part2.v:34]
WARNING: [Synth 8-3848] Net pipelined_b_en in module/entity part2 does not have driver. [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW5/HW5part2/HW5part2.srcs/sources_1/new/part2.v:34]
INFO: [Synth 8-6155] done synthesizing module 'part2' (1#1) [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW5/HW5part2/HW5part2.srcs/sources_1/new/part2.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 925.180 ; gain = 306.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 925.180 ; gain = 306.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 925.180 ; gain = 306.734
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 925.180 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW5/HW5part2/HW5part2.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW5/HW5part2/HW5part2.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1011.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1011.309 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1011.309 ; gain = 392.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1011.309 ; gain = 392.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1011.309 ; gain = 392.863
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW5/HW5part2/HW5part2.srcs/sources_1/new/part2.v:146]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1011.309 ; gain = 392.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
	               2K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module part2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
	               2K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP prod, operation Mode is: A''*B''.
DSP Report: register pipelined_b_d_out_reg is absorbed into DSP prod.
DSP Report: register b_SSRAM_d_out_reg is absorbed into DSP prod.
DSP Report: register pipelined_a_d_out_reg is absorbed into DSP prod.
DSP Report: register a_SSRAM_d_out_reg is absorbed into DSP prod.
DSP Report: operator prod is absorbed into DSP prod.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipelined_p_en_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_data_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_data_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_data_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1011.309 ; gain = 392.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|part2       | A''*B''     | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1011.309 ; gain = 392.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1020.992 ; gain = 402.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1022.301 ; gain = 403.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1029.070 ; gain = 410.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1029.070 ; gain = 410.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1029.070 ; gain = 410.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1029.070 ; gain = 410.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1029.070 ; gain = 410.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1029.070 ; gain = 410.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     5|
|4     |LUT3 |     3|
|5     |LUT4 |     2|
|6     |LUT5 |     3|
|7     |LUT6 |     4|
|8     |FDRE |    10|
|9     |LD   |     3|
|10    |IBUF |     3|
|11    |OBUF |    33|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    68|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1029.070 ; gain = 410.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1029.070 ; gain = 324.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1029.070 ; gain = 410.625
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1038.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1044.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1044.395 ; gain = 738.023
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1044.395 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW5/HW5part2/HW5part2.runs/synth_1/part2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file part2_utilization_synth.rpt -pb part2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 18 16:35:25 2021...
