{
  "module_name": "share.h",
  "hash_id": "061fbf3918d0edd95a0c2289a49191b94fd196fe1deb68880ff49ad0cfb8f324",
  "original_prompt": "Ingested from linux-6.6.14/drivers/video/fbdev/via/share.h",
  "human_readable_source": " \n \n\n#ifndef __SHARE_H__\n#define __SHARE_H__\n\n#include \"via_modesetting.h\"\n\n \n#define BIT0    0x01\n#define BIT1    0x02\n#define BIT2    0x04\n#define BIT3    0x08\n#define BIT4    0x10\n#define BIT5    0x20\n#define BIT6    0x40\n#define BIT7    0x80\n\n \n#define VIDEO_MEMORY_SIZE_16M    0x1000000\n\n \n#define StdCR       0x19\n#define StdSR       0x04\n#define StdGR       0x09\n#define StdAR       0x14\n\n#define PatchCR     11\n\n \n#define IGA1        1\n#define IGA2        2\n\n \n#define MODE_8BPP       1\n#define MODE_16BPP      2\n#define MODE_32BPP      4\n\n#define GR20    0x20\n#define GR21    0x21\n#define GR22    0x22\n\n \n#define SR01    0x01\n#define SR10    0x10\n#define SR12    0x12\n#define SR15    0x15\n#define SR16    0x16\n#define SR17    0x17\n#define SR18    0x18\n#define SR1B    0x1B\n#define SR1A    0x1A\n#define SR1C    0x1C\n#define SR1D    0x1D\n#define SR1E    0x1E\n#define SR1F    0x1F\n#define SR20    0x20\n#define SR21    0x21\n#define SR22    0x22\n#define SR2A    0x2A\n#define SR2D    0x2D\n#define SR2E    0x2E\n\n#define SR30    0x30\n#define SR39    0x39\n#define SR3D    0x3D\n#define SR3E    0x3E\n#define SR3F    0x3F\n#define SR40    0x40\n#define SR43    0x43\n#define SR44    0x44\n#define SR45    0x45\n#define SR46    0x46\n#define SR47    0x47\n#define SR48    0x48\n#define SR49    0x49\n#define SR4A    0x4A\n#define SR4B    0x4B\n#define SR4C    0x4C\n#define SR52    0x52\n#define SR57\t0x57\n#define SR58\t0x58\n#define SR59\t0x59\n#define SR5D    0x5D\n#define SR5E    0x5E\n#define SR65    0x65\n\n \n#define CR00    0x00\n#define CR01    0x01\n#define CR02    0x02\n#define CR03    0x03\n#define CR04    0x04\n#define CR05    0x05\n#define CR06    0x06\n#define CR07    0x07\n#define CR08    0x08\n#define CR09    0x09\n#define CR0A    0x0A\n#define CR0B    0x0B\n#define CR0C    0x0C\n#define CR0D    0x0D\n#define CR0E    0x0E\n#define CR0F    0x0F\n#define CR10    0x10\n#define CR11    0x11\n#define CR12    0x12\n#define CR13    0x13\n#define CR14    0x14\n#define CR15    0x15\n#define CR16    0x16\n#define CR17    0x17\n#define CR18    0x18\n\n \n#define CR30    0x30\n#define CR31    0x31\n#define CR32    0x32\n#define CR33    0x33\n#define CR34    0x34\n#define CR35    0x35\n#define CR36    0x36\n#define CR37    0x37\n#define CR38    0x38\n#define CR39    0x39\n#define CR3A    0x3A\n#define CR3B    0x3B\n#define CR3C    0x3C\n#define CR3D    0x3D\n#define CR3E    0x3E\n#define CR3F    0x3F\n#define CR40    0x40\n#define CR41    0x41\n#define CR42    0x42\n#define CR43    0x43\n#define CR44    0x44\n#define CR45    0x45\n#define CR46    0x46\n#define CR47    0x47\n#define CR48    0x48\n#define CR49    0x49\n#define CR4A    0x4A\n#define CR4B    0x4B\n#define CR4C    0x4C\n#define CR4D    0x4D\n#define CR4E    0x4E\n#define CR4F    0x4F\n#define CR50    0x50\n#define CR51    0x51\n#define CR52    0x52\n#define CR53    0x53\n#define CR54    0x54\n#define CR55    0x55\n#define CR56    0x56\n#define CR57    0x57\n#define CR58    0x58\n#define CR59    0x59\n#define CR5A    0x5A\n#define CR5B    0x5B\n#define CR5C    0x5C\n#define CR5D    0x5D\n#define CR5E    0x5E\n#define CR5F    0x5F\n#define CR60    0x60\n#define CR61    0x61\n#define CR62    0x62\n#define CR63    0x63\n#define CR64    0x64\n#define CR65    0x65\n#define CR66    0x66\n#define CR67    0x67\n#define CR68    0x68\n#define CR69    0x69\n#define CR6A    0x6A\n#define CR6B    0x6B\n#define CR6C    0x6C\n#define CR6D    0x6D\n#define CR6E    0x6E\n#define CR6F    0x6F\n#define CR70    0x70\n#define CR71    0x71\n#define CR72    0x72\n#define CR73    0x73\n#define CR74    0x74\n#define CR75    0x75\n#define CR76    0x76\n#define CR77    0x77\n#define CR78    0x78\n#define CR79    0x79\n#define CR7A    0x7A\n#define CR7B    0x7B\n#define CR7C    0x7C\n#define CR7D    0x7D\n#define CR7E    0x7E\n#define CR7F    0x7F\n#define CR80    0x80\n#define CR81    0x81\n#define CR82    0x82\n#define CR83    0x83\n#define CR84    0x84\n#define CR85    0x85\n#define CR86    0x86\n#define CR87    0x87\n#define CR88    0x88\n#define CR89    0x89\n#define CR8A    0x8A\n#define CR8B    0x8B\n#define CR8C    0x8C\n#define CR8D    0x8D\n#define CR8E    0x8E\n#define CR8F    0x8F\n#define CR90    0x90\n#define CR91    0x91\n#define CR92    0x92\n#define CR93    0x93\n#define CR94    0x94\n#define CR95    0x95\n#define CR96    0x96\n#define CR97    0x97\n#define CR98    0x98\n#define CR99    0x99\n#define CR9A    0x9A\n#define CR9B    0x9B\n#define CR9C    0x9C\n#define CR9D    0x9D\n#define CR9E    0x9E\n#define CR9F    0x9F\n#define CRA0    0xA0\n#define CRA1    0xA1\n#define CRA2    0xA2\n#define CRA3    0xA3\n#define CRD2    0xD2\n#define CRD3    0xD3\n#define CRD4    0xD4\n\n \n#define LUT_DATA             0x3C9\t \n#define LUT_INDEX_READ       0x3C7\t \n#define LUT_INDEX_WRITE      0x3C8\t \n#define DACMASK              0x3C6\n\n \n#define DEVICE_CRT  0x01\n#define DEVICE_DVI  0x03\n#define DEVICE_LCD  0x04\n\n \n#define INTERFACE_NONE          0x00\n#define INTERFACE_ANALOG_RGB    0x01\n#define INTERFACE_DVP0          0x02\n#define INTERFACE_DVP1          0x03\n#define INTERFACE_DFP_HIGH      0x04\n#define INTERFACE_DFP_LOW       0x05\n#define INTERFACE_DFP           0x06\n#define INTERFACE_LVDS0         0x07\n#define INTERFACE_LVDS1         0x08\n#define INTERFACE_LVDS0LVDS1    0x09\n#define INTERFACE_TMDS          0x0A\n\n#define HW_LAYOUT_LCD_ONLY      0x01\n#define HW_LAYOUT_DVI_ONLY      0x02\n#define HW_LAYOUT_LCD_DVI       0x03\n#define HW_LAYOUT_LCD1_LCD2     0x04\n#define HW_LAYOUT_LCD_EXTERNAL_LCD2 0x10\n\n \n#define H_TOTAL_INDEX               0\n#define H_ADDR_INDEX                1\n#define H_BLANK_START_INDEX         2\n#define H_BLANK_END_INDEX           3\n#define H_SYNC_START_INDEX          4\n#define H_SYNC_END_INDEX            5\n#define V_TOTAL_INDEX               6\n#define V_ADDR_INDEX                7\n#define V_BLANK_START_INDEX         8\n#define V_BLANK_END_INDEX           9\n#define V_SYNC_START_INDEX          10\n#define V_SYNC_END_INDEX            11\n#define H_TOTAL_SHADOW_INDEX        12\n#define H_BLANK_END_SHADOW_INDEX    13\n#define V_TOTAL_SHADOW_INDEX        14\n#define V_ADDR_SHADOW_INDEX         15\n#define V_BLANK_SATRT_SHADOW_INDEX  16\n#define V_BLANK_END_SHADOW_INDEX    17\n#define V_SYNC_SATRT_SHADOW_INDEX   18\n#define V_SYNC_END_SHADOW_INDEX     19\n\n \n#define     LCD_EXPANDSION              0x00\n#define     LCD_CENTERING               0x01\n\n \n#define     LCD_OPENLDI               0x00\n#define     LCD_SPWG                  0x01\n\nstruct crt_mode_table {\n\tint refresh_rate;\n\tint h_sync_polarity;\n\tint v_sync_polarity;\n\tstruct via_display_timing crtc;\n};\n\nstruct io_reg {\n\tint port;\n\tu8 index;\n\tu8 mask;\n\tu8 value;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}