#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffff5948220 .scope module, "bancopruebas_fifo" "bancopruebas_fifo" 2 4;
 .timescale 0 0;
P_0x7ffff5977200 .param/l "address_width" 0 2 6, +C4<00000000000000000000000000000010>;
P_0x7ffff5977240 .param/l "data_width" 0 2 7, +C4<00000000000000000000000000000110>;
v0x7ffff59a8610_0 .net "clk", 0 0, v0x7ffff59a7e50_0;  1 drivers
v0x7ffff59a86d0_0 .net "data_in", 5 0, v0x7ffff59a7f20_0;  1 drivers
v0x7ffff59a87e0_0 .net "data_out", 5 0, v0x7ffff59a71b0_0;  1 drivers
v0x7ffff59a88d0_0 .net "empty_fifo", 0 0, L_0x7ffff59b9210;  1 drivers
v0x7ffff59a89c0_0 .net "error", 0 0, L_0x7ffff59b9490;  1 drivers
v0x7ffff59a8b00_0 .net "full_fifo", 0 0, L_0x7ffff59b8f90;  1 drivers
v0x7ffff59a8bf0_0 .net "rd_enable", 0 0, v0x7ffff59a8380_0;  1 drivers
v0x7ffff59a8ce0_0 .net "reset", 0 0, v0x7ffff59a8450_0;  1 drivers
v0x7ffff59a8dd0_0 .net "wr_enable", 0 0, v0x7ffff59a8520_0;  1 drivers
S_0x7ffff598aad0 .scope module, "fifo1" "fifo" 2 16, 3 1 0, S_0x7ffff5948220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "wr_enable"
    .port_info 3 /INPUT 1 "rd_enable"
    .port_info 4 /INPUT 6 "data_in"
    .port_info 5 /OUTPUT 1 "full_fifo"
    .port_info 6 /OUTPUT 1 "empty_fifo"
    .port_info 7 /OUTPUT 1 "error"
    .port_info 8 /OUTPUT 6 "data_out"
P_0x7ffff5973e80 .param/l "address_width" 0 3 3, +C4<00000000000000000000000000000010>;
P_0x7ffff5973ec0 .param/l "data_width" 0 3 2, +C4<00000000000000000000000000000110>;
P_0x7ffff5973f00 .param/l "size_fifo" 0 3 14, +C4<00000000000000000000000000000100>;
v0x7ffff5975fd0_0 .net *"_s0", 31 0, L_0x7ffff59a8e70;  1 drivers
L_0x7f2874d600a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffff59761e0_0 .net *"_s11", 28 0, L_0x7f2874d600a8;  1 drivers
L_0x7f2874d600f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffff59763f0_0 .net/2u *"_s12", 31 0, L_0x7f2874d600f0;  1 drivers
v0x7ffff5976600_0 .net *"_s16", 31 0, L_0x7ffff59b9350;  1 drivers
L_0x7f2874d60138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffff5976810_0 .net *"_s19", 28 0, L_0x7f2874d60138;  1 drivers
L_0x7f2874d60180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ffff59710e0_0 .net/2u *"_s20", 31 0, L_0x7f2874d60180;  1 drivers
L_0x7f2874d60018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffff5971dd0_0 .net *"_s3", 28 0, L_0x7f2874d60018;  1 drivers
L_0x7f2874d60060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ffff59a6d70_0 .net/2u *"_s4", 31 0, L_0x7f2874d60060;  1 drivers
v0x7ffff59a6e50_0 .net *"_s8", 31 0, L_0x7ffff59b90d0;  1 drivers
v0x7ffff59a6f30_0 .net "clk", 0 0, v0x7ffff59a7e50_0;  alias, 1 drivers
v0x7ffff59a6ff0_0 .var "cnt", 2 0;
v0x7ffff59a70d0_0 .net "data_in", 5 0, v0x7ffff59a7f20_0;  alias, 1 drivers
v0x7ffff59a71b0_0 .var "data_out", 5 0;
v0x7ffff59a7290_0 .net "empty_fifo", 0 0, L_0x7ffff59b9210;  alias, 1 drivers
v0x7ffff59a7350_0 .net "error", 0 0, L_0x7ffff59b9490;  alias, 1 drivers
v0x7ffff59a7410_0 .net "full_fifo", 0 0, L_0x7ffff59b8f90;  alias, 1 drivers
v0x7ffff59a74d0 .array "mem", 3 0, 5 0;
v0x7ffff59a7590_0 .net "rd_enable", 0 0, v0x7ffff59a8380_0;  alias, 1 drivers
v0x7ffff59a7650_0 .var "rd_ptr", 1 0;
v0x7ffff59a7730_0 .net "reset", 0 0, v0x7ffff59a8450_0;  alias, 1 drivers
v0x7ffff59a77f0_0 .net "wr_enable", 0 0, v0x7ffff59a8520_0;  alias, 1 drivers
v0x7ffff59a78b0_0 .var "wr_ptr", 1 0;
E_0x7ffff598ccc0 .event posedge, v0x7ffff59a6f30_0;
L_0x7ffff59a8e70 .concat [ 3 29 0 0], v0x7ffff59a6ff0_0, L_0x7f2874d60018;
L_0x7ffff59b8f90 .cmp/eq 32, L_0x7ffff59a8e70, L_0x7f2874d60060;
L_0x7ffff59b90d0 .concat [ 3 29 0 0], v0x7ffff59a6ff0_0, L_0x7f2874d600a8;
L_0x7ffff59b9210 .cmp/eq 32, L_0x7ffff59b90d0, L_0x7f2874d600f0;
L_0x7ffff59b9350 .concat [ 3 29 0 0], v0x7ffff59a6ff0_0, L_0x7f2874d60138;
L_0x7ffff59b9490 .cmp/gt 32, L_0x7ffff59b9350, L_0x7f2874d60180;
S_0x7ffff59a7ab0 .scope module, "probador_fifo1" "probador_fifo" 2 32, 4 1 0, S_0x7ffff5948220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "wr_enable"
    .port_info 2 /OUTPUT 1 "rd_enable"
    .port_info 3 /OUTPUT 1 "reset"
    .port_info 4 /OUTPUT 6 "data_in"
    .port_info 5 /INPUT 1 "full_fifo"
    .port_info 6 /INPUT 1 "empty_fifo"
    .port_info 7 /INPUT 1 "error"
    .port_info 8 /INPUT 6 "data_out"
P_0x7ffff5970740 .param/l "address_width" 0 4 3, +C4<00000000000000000000000000000010>;
P_0x7ffff5970780 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000000110>;
v0x7ffff59a7e50_0 .var "clk", 0 0;
v0x7ffff59a7f20_0 .var "data_in", 5 0;
v0x7ffff59a7ff0_0 .net "data_out", 5 0, v0x7ffff59a71b0_0;  alias, 1 drivers
v0x7ffff59a80f0_0 .net "empty_fifo", 0 0, L_0x7ffff59b9210;  alias, 1 drivers
v0x7ffff59a81c0_0 .net "error", 0 0, L_0x7ffff59b9490;  alias, 1 drivers
v0x7ffff59a82b0_0 .net "full_fifo", 0 0, L_0x7ffff59b8f90;  alias, 1 drivers
v0x7ffff59a8380_0 .var "rd_enable", 0 0;
v0x7ffff59a8450_0 .var "reset", 0 0;
v0x7ffff59a8520_0 .var "wr_enable", 0 0;
    .scope S_0x7ffff598aad0;
T_0 ;
    %wait E_0x7ffff598ccc0;
    %load/vec4 v0x7ffff59a7730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffff59a78b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ffff59a77f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7ffff59a70d0_0;
    %load/vec4 v0x7ffff59a78b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff59a74d0, 0, 4;
    %load/vec4 v0x7ffff59a78b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7ffff59a78b0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ffff598aad0;
T_1 ;
    %wait E_0x7ffff598ccc0;
    %load/vec4 v0x7ffff59a7730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffff59a7650_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ffff59a71b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ffff59a7590_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7ffff59a7650_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7ffff59a74d0, 4;
    %assign/vec4 v0x7ffff59a71b0_0, 0;
    %load/vec4 v0x7ffff59a7650_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7ffff59a7650_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ffff598aad0;
T_2 ;
    %wait E_0x7ffff598ccc0;
    %load/vec4 v0x7ffff59a7730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ffff59a6ff0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ffff59a77f0_0;
    %load/vec4 v0x7ffff59a7590_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %load/vec4 v0x7ffff59a6ff0_0;
    %assign/vec4 v0x7ffff59a6ff0_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x7ffff59a6ff0_0;
    %assign/vec4 v0x7ffff59a6ff0_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x7ffff59a6ff0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x7ffff59a6ff0_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x7ffff59a6ff0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7ffff59a6ff0_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x7ffff59a6ff0_0;
    %assign/vec4 v0x7ffff59a6ff0_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffff59a7ab0;
T_3 ;
    %vpi_call 4 12 "$dumpfile", "fifo.vcd" {0 0 0};
    %vpi_call 4 13 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x7ffff59a8450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7ffff59a8380_0, 0;
    %assign/vec4 v0x7ffff59a8520_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ffff59a7f20_0, 0;
    %wait E_0x7ffff598ccc0;
    %wait E_0x7ffff598ccc0;
    %wait E_0x7ffff598ccc0;
    %wait E_0x7ffff598ccc0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff59a8520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff59a8450_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x7ffff59a7f20_0, 0;
    %wait E_0x7ffff598ccc0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7ffff59a7f20_0, 0;
    %wait E_0x7ffff598ccc0;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x7ffff59a7f20_0, 0;
    %wait E_0x7ffff598ccc0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x7ffff59a7f20_0, 0;
    %wait E_0x7ffff598ccc0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x7ffff59a7f20_0, 0;
    %wait E_0x7ffff598ccc0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x7ffff59a7f20_0, 0;
    %wait E_0x7ffff598ccc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff59a8520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff59a8380_0, 0;
    %wait E_0x7ffff598ccc0;
    %wait E_0x7ffff598ccc0;
    %wait E_0x7ffff598ccc0;
    %wait E_0x7ffff598ccc0;
    %wait E_0x7ffff598ccc0;
    %wait E_0x7ffff598ccc0;
    %wait E_0x7ffff598ccc0;
    %vpi_call 4 65 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7ffff59a7ab0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff59a7e50_0, 0;
    %end;
    .thread T_4;
    .scope S_0x7ffff59a7ab0;
T_5 ;
    %delay 1, 0;
    %load/vec4 v0x7ffff59a7e50_0;
    %inv;
    %assign/vec4 v0x7ffff59a7e50_0, 0;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "bancopruebas_fifo.v";
    "./fifo.v";
    "./probador_fifo.v";
