m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/simulation/modelsim
vRAM_Loader
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1750237952
!i10b 1
!s100 5^l;fVSnLNN7I@0eO:OgZ1
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IfjF>^<kA<4?:jd3MG?LkA3
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1750237862
8C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/RAM_Loader.sv
FC:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/RAM_Loader.sv
!i122 0
L0 3 97
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1750237952.000000
!s107 C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/RAM_Loader.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness|C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/RAM_Loader.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness
Z9 tCvgOpt 0
n@r@a@m_@loader
vRAM_Loader_tb
R1
R2
!i10b 1
!s100 KM0hi66LEnoY_zzUNW1[:2
R3
IL_gVzPQM^<9IaMV0`>NHl2
R4
S1
R0
w1750237938
8C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/RAM_Loader_tb.sv
FC:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/RAM_Loader_tb.sv
!i122 1
L0 3 110
R5
r1
!s85 0
31
R6
!s107 C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/RAM_Loader_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness|C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/RAM_Loader_tb.sv|
!i113 1
R7
R8
R9
n@r@a@m_@loader_tb
