#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28a8f90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28a9120 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x28a1970 .functor NOT 1, L_0x28db310, C4<0>, C4<0>, C4<0>;
L_0x28db0a0 .functor XOR 1, L_0x28daf40, L_0x28db000, C4<0>, C4<0>;
L_0x28db200 .functor XOR 1, L_0x28db0a0, L_0x28db160, C4<0>, C4<0>;
v0x28d8120_0 .net *"_ivl_10", 0 0, L_0x28db160;  1 drivers
v0x28d8220_0 .net *"_ivl_12", 0 0, L_0x28db200;  1 drivers
v0x28d8300_0 .net *"_ivl_2", 0 0, L_0x28daea0;  1 drivers
v0x28d83c0_0 .net *"_ivl_4", 0 0, L_0x28daf40;  1 drivers
v0x28d84a0_0 .net *"_ivl_6", 0 0, L_0x28db000;  1 drivers
v0x28d85d0_0 .net *"_ivl_8", 0 0, L_0x28db0a0;  1 drivers
v0x28d86b0_0 .net "a", 0 0, v0x28d6230_0;  1 drivers
v0x28d8750_0 .net "b", 0 0, v0x28d62d0_0;  1 drivers
v0x28d87f0_0 .net "c", 0 0, v0x28d6370_0;  1 drivers
v0x28d8890_0 .var "clk", 0 0;
v0x28d8930_0 .net "d", 0 0, v0x28d64e0_0;  1 drivers
v0x28d89d0_0 .net "out_dut", 0 0, L_0x28dad40;  1 drivers
v0x28d8a70_0 .net "out_ref", 0 0, L_0x28d9a40;  1 drivers
v0x28d8b10_0 .var/2u "stats1", 159 0;
v0x28d8bb0_0 .var/2u "strobe", 0 0;
v0x28d8c50_0 .net "tb_match", 0 0, L_0x28db310;  1 drivers
v0x28d8d10_0 .net "tb_mismatch", 0 0, L_0x28a1970;  1 drivers
v0x28d8ee0_0 .net "wavedrom_enable", 0 0, v0x28d65d0_0;  1 drivers
v0x28d8f80_0 .net "wavedrom_title", 511 0, v0x28d6670_0;  1 drivers
L_0x28daea0 .concat [ 1 0 0 0], L_0x28d9a40;
L_0x28daf40 .concat [ 1 0 0 0], L_0x28d9a40;
L_0x28db000 .concat [ 1 0 0 0], L_0x28dad40;
L_0x28db160 .concat [ 1 0 0 0], L_0x28d9a40;
L_0x28db310 .cmp/eeq 1, L_0x28daea0, L_0x28db200;
S_0x28a92b0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x28a9120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x28a9a30 .functor NOT 1, v0x28d6370_0, C4<0>, C4<0>, C4<0>;
L_0x28a2230 .functor NOT 1, v0x28d62d0_0, C4<0>, C4<0>, C4<0>;
L_0x28d9190 .functor AND 1, L_0x28a9a30, L_0x28a2230, C4<1>, C4<1>;
L_0x28d9230 .functor NOT 1, v0x28d64e0_0, C4<0>, C4<0>, C4<0>;
L_0x28d9360 .functor NOT 1, v0x28d6230_0, C4<0>, C4<0>, C4<0>;
L_0x28d9460 .functor AND 1, L_0x28d9230, L_0x28d9360, C4<1>, C4<1>;
L_0x28d9540 .functor OR 1, L_0x28d9190, L_0x28d9460, C4<0>, C4<0>;
L_0x28d9600 .functor AND 1, v0x28d6230_0, v0x28d6370_0, C4<1>, C4<1>;
L_0x28d96c0 .functor AND 1, L_0x28d9600, v0x28d64e0_0, C4<1>, C4<1>;
L_0x28d9780 .functor OR 1, L_0x28d9540, L_0x28d96c0, C4<0>, C4<0>;
L_0x28d98f0 .functor AND 1, v0x28d62d0_0, v0x28d6370_0, C4<1>, C4<1>;
L_0x28d9960 .functor AND 1, L_0x28d98f0, v0x28d64e0_0, C4<1>, C4<1>;
L_0x28d9a40 .functor OR 1, L_0x28d9780, L_0x28d9960, C4<0>, C4<0>;
v0x28a1be0_0 .net *"_ivl_0", 0 0, L_0x28a9a30;  1 drivers
v0x28a1c80_0 .net *"_ivl_10", 0 0, L_0x28d9460;  1 drivers
v0x28d4a20_0 .net *"_ivl_12", 0 0, L_0x28d9540;  1 drivers
v0x28d4ae0_0 .net *"_ivl_14", 0 0, L_0x28d9600;  1 drivers
v0x28d4bc0_0 .net *"_ivl_16", 0 0, L_0x28d96c0;  1 drivers
v0x28d4cf0_0 .net *"_ivl_18", 0 0, L_0x28d9780;  1 drivers
v0x28d4dd0_0 .net *"_ivl_2", 0 0, L_0x28a2230;  1 drivers
v0x28d4eb0_0 .net *"_ivl_20", 0 0, L_0x28d98f0;  1 drivers
v0x28d4f90_0 .net *"_ivl_22", 0 0, L_0x28d9960;  1 drivers
v0x28d5070_0 .net *"_ivl_4", 0 0, L_0x28d9190;  1 drivers
v0x28d5150_0 .net *"_ivl_6", 0 0, L_0x28d9230;  1 drivers
v0x28d5230_0 .net *"_ivl_8", 0 0, L_0x28d9360;  1 drivers
v0x28d5310_0 .net "a", 0 0, v0x28d6230_0;  alias, 1 drivers
v0x28d53d0_0 .net "b", 0 0, v0x28d62d0_0;  alias, 1 drivers
v0x28d5490_0 .net "c", 0 0, v0x28d6370_0;  alias, 1 drivers
v0x28d5550_0 .net "d", 0 0, v0x28d64e0_0;  alias, 1 drivers
v0x28d5610_0 .net "out", 0 0, L_0x28d9a40;  alias, 1 drivers
S_0x28d5770 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x28a9120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x28d6230_0 .var "a", 0 0;
v0x28d62d0_0 .var "b", 0 0;
v0x28d6370_0 .var "c", 0 0;
v0x28d6440_0 .net "clk", 0 0, v0x28d8890_0;  1 drivers
v0x28d64e0_0 .var "d", 0 0;
v0x28d65d0_0 .var "wavedrom_enable", 0 0;
v0x28d6670_0 .var "wavedrom_title", 511 0;
S_0x28d5a10 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x28d5770;
 .timescale -12 -12;
v0x28d5c70_0 .var/2s "count", 31 0;
E_0x28a3ee0/0 .event negedge, v0x28d6440_0;
E_0x28a3ee0/1 .event posedge, v0x28d6440_0;
E_0x28a3ee0 .event/or E_0x28a3ee0/0, E_0x28a3ee0/1;
E_0x28a4130 .event negedge, v0x28d6440_0;
E_0x288e9f0 .event posedge, v0x28d6440_0;
S_0x28d5d70 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x28d5770;
 .timescale -12 -12;
v0x28d5f70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28d6050 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x28d5770;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28d67d0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x28a9120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x28d9ba0 .functor AND 1, v0x28d6230_0, v0x28d62d0_0, C4<1>, C4<1>;
L_0x28d9c10 .functor NOT 1, v0x28d6370_0, C4<0>, C4<0>, C4<0>;
L_0x28d9ca0 .functor AND 1, L_0x28d9ba0, L_0x28d9c10, C4<1>, C4<1>;
L_0x28d9db0 .functor AND 1, L_0x28d9ca0, v0x28d64e0_0, C4<1>, C4<1>;
L_0x28d9ea0 .functor NOT 1, v0x28d62d0_0, C4<0>, C4<0>, C4<0>;
L_0x28d9f10 .functor AND 1, v0x28d6230_0, L_0x28d9ea0, C4<1>, C4<1>;
L_0x28da010 .functor AND 1, L_0x28d9f10, v0x28d6370_0, C4<1>, C4<1>;
L_0x28da1e0 .functor AND 1, L_0x28da010, v0x28d64e0_0, C4<1>, C4<1>;
L_0x28da400 .functor OR 1, L_0x28d9db0, L_0x28da1e0, C4<0>, C4<0>;
L_0x28da510 .functor AND 1, v0x28d6230_0, v0x28d62d0_0, C4<1>, C4<1>;
L_0x28da800 .functor AND 1, L_0x28da510, v0x28d6370_0, C4<1>, C4<1>;
L_0x28da870 .functor OR 1, L_0x28da400, L_0x28da800, C4<0>, C4<0>;
L_0x28da9f0 .functor NOT 1, v0x28d6230_0, C4<0>, C4<0>, C4<0>;
L_0x28daa60 .functor AND 1, L_0x28da9f0, v0x28d62d0_0, C4<1>, C4<1>;
L_0x28da980 .functor AND 1, L_0x28daa60, v0x28d6370_0, C4<1>, C4<1>;
L_0x28dabf0 .functor AND 1, L_0x28da980, v0x28d64e0_0, C4<1>, C4<1>;
L_0x28dad40 .functor OR 1, L_0x28da870, L_0x28dabf0, C4<0>, C4<0>;
v0x28d6ac0_0 .net *"_ivl_0", 0 0, L_0x28d9ba0;  1 drivers
v0x28d6ba0_0 .net *"_ivl_10", 0 0, L_0x28d9f10;  1 drivers
v0x28d6c80_0 .net *"_ivl_12", 0 0, L_0x28da010;  1 drivers
v0x28d6d70_0 .net *"_ivl_14", 0 0, L_0x28da1e0;  1 drivers
v0x28d6e50_0 .net *"_ivl_16", 0 0, L_0x28da400;  1 drivers
v0x28d6f80_0 .net *"_ivl_18", 0 0, L_0x28da510;  1 drivers
v0x28d7060_0 .net *"_ivl_2", 0 0, L_0x28d9c10;  1 drivers
v0x28d7140_0 .net *"_ivl_20", 0 0, L_0x28da800;  1 drivers
v0x28d7220_0 .net *"_ivl_22", 0 0, L_0x28da870;  1 drivers
v0x28d7300_0 .net *"_ivl_24", 0 0, L_0x28da9f0;  1 drivers
v0x28d73e0_0 .net *"_ivl_26", 0 0, L_0x28daa60;  1 drivers
v0x28d74c0_0 .net *"_ivl_28", 0 0, L_0x28da980;  1 drivers
v0x28d75a0_0 .net *"_ivl_30", 0 0, L_0x28dabf0;  1 drivers
v0x28d7680_0 .net *"_ivl_4", 0 0, L_0x28d9ca0;  1 drivers
v0x28d7760_0 .net *"_ivl_6", 0 0, L_0x28d9db0;  1 drivers
v0x28d7840_0 .net *"_ivl_8", 0 0, L_0x28d9ea0;  1 drivers
v0x28d7920_0 .net "a", 0 0, v0x28d6230_0;  alias, 1 drivers
v0x28d7ad0_0 .net "b", 0 0, v0x28d62d0_0;  alias, 1 drivers
v0x28d7bc0_0 .net "c", 0 0, v0x28d6370_0;  alias, 1 drivers
v0x28d7cb0_0 .net "d", 0 0, v0x28d64e0_0;  alias, 1 drivers
v0x28d7da0_0 .net "out", 0 0, L_0x28dad40;  alias, 1 drivers
S_0x28d7f00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x28a9120;
 .timescale -12 -12;
E_0x28a3c80 .event anyedge, v0x28d8bb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28d8bb0_0;
    %nor/r;
    %assign/vec4 v0x28d8bb0_0, 0;
    %wait E_0x28a3c80;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28d5770;
T_3 ;
    %fork t_1, S_0x28d5a10;
    %jmp t_0;
    .scope S_0x28d5a10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28d5c70_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28d64e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28d6370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28d62d0_0, 0;
    %assign/vec4 v0x28d6230_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x288e9f0;
    %load/vec4 v0x28d5c70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x28d5c70_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28d64e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28d6370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28d62d0_0, 0;
    %assign/vec4 v0x28d6230_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x28a4130;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28d6050;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28a3ee0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x28d6230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28d62d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28d6370_0, 0;
    %assign/vec4 v0x28d64e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x28d5770;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x28a9120;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28d8890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28d8bb0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x28a9120;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28d8890_0;
    %inv;
    %store/vec4 v0x28d8890_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x28a9120;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28d6440_0, v0x28d8d10_0, v0x28d86b0_0, v0x28d8750_0, v0x28d87f0_0, v0x28d8930_0, v0x28d8a70_0, v0x28d89d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x28a9120;
T_7 ;
    %load/vec4 v0x28d8b10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28d8b10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28d8b10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28d8b10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28d8b10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28d8b10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28d8b10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x28a9120;
T_8 ;
    %wait E_0x28a3ee0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28d8b10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28d8b10_0, 4, 32;
    %load/vec4 v0x28d8c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28d8b10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28d8b10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28d8b10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28d8b10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28d8a70_0;
    %load/vec4 v0x28d8a70_0;
    %load/vec4 v0x28d89d0_0;
    %xor;
    %load/vec4 v0x28d8a70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28d8b10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28d8b10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28d8b10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28d8b10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/kmap2/iter0/response11/top_module.sv";
