$date
	Sun Oct 23 07:57:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#786530
b10111 &
b10111 %
1$
b10111 !
1"
#786531
0"
#786534
b1000110 &
b1000110 %
#786538
b100011 &
b100011 %
#786542
b1101010 &
b1101010 %
#786546
b110101 &
b110101 %
#786550
b10100000 &
b10100000 %
#786554
b1010000 &
b1010000 %
#786558
b101000 &
b101000 %
#786562
b10100 &
b10100 %
#786566
b1010 &
b1010 %
#786570
b101 &
b101 %
#786574
b10000 &
b10000 %
#786578
b1000 &
b1000 %
#786582
b100 &
b100 %
#786586
b10 &
b10 %
#786590
b1 &
1#
b1 %
#786594
b0 &
b0 %
0#
0$
#1822264
b1011 !
1"
#1822266
b1011 &
b1011 %
1$
#1822267
0"
#1822270
b100010 &
b100010 %
#1822274
b10001 &
b10001 %
#1822278
b110100 &
b110100 %
#1822282
b11010 &
b11010 %
#1822286
b1101 &
b1101 %
#1822290
b101000 &
b101000 %
#1822294
b10100 &
b10100 %
#1822298
b1010 &
b1010 %
#1822302
b101 &
b101 %
#1822306
b10000 &
b10000 %
#1822310
b1000 &
b1000 %
#1822314
b100 &
b100 %
#1822318
b10 &
b10 %
#1822322
b1 &
b1 %
1#
#1822326
b0 &
0#
b0 %
0$
#2850166
b100 &
b100 %
1$
b100 !
1"
#2850167
0"
#2850170
b10 &
b10 %
#2850174
b1 &
1#
b1 %
#2850178
b0 &
b0 %
0#
0$
#4500012
