<stg><name>Loop_writeoutput_pro</name>


<trans_list>

<trans id="110" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
entry:0  %p_read_1 = call i512 @_ssdm_op_Read.ap_auto.i512(i512 %p_read)

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
entry:1  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.i:0  %i3_0_i = phi i3 [ %i, %writeoutput ], [ 0, %entry ]

]]></Node>
<StgValue><ssdm name="i3_0_i"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:1  %icmp_ln32 = icmp eq i3 %i3_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:3  %i = add i3 %i3_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %icmp_ln32, label %Loop_writeoutput_proc.exit, label %writeoutput

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
writeoutput:3  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i3_0_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="128" op_0_bw="512">
<![CDATA[
writeoutput:15  %trunc_ln34 = trunc i512 %p_read_1 to i128

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="3">
<![CDATA[
writeoutput:16  %empty_101 = trunc i3 %i3_0_i to i2

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
writeoutput:17  %tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %empty_101, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
writeoutput:18  %empty_102 = or i7 %tmp_5, 31

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
writeoutput:19  %icmp_ln34 = icmp ugt i7 %tmp_5, %empty_102

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="7">
<![CDATA[
writeoutput:20  %zext_ln34_1 = zext i7 %tmp_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="7">
<![CDATA[
writeoutput:21  %zext_ln34_2 = zext i7 %empty_102 to i8

]]></Node>
<StgValue><ssdm name="zext_ln34_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="128" op_0_bw="128" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
writeoutput:22  %tmp_4 = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %p_read_1, i32 127, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:23  %sub_ln34 = sub i8 %zext_ln34_1, %zext_ln34_2

]]></Node>
<StgValue><ssdm name="sub_ln34"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:24  %xor_ln34 = xor i8 %zext_ln34_1, 127

]]></Node>
<StgValue><ssdm name="xor_ln34"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:25  %sub_ln34_1 = sub i8 %zext_ln34_2, %zext_ln34_1

]]></Node>
<StgValue><ssdm name="sub_ln34_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
writeoutput:26  %select_ln34 = select i1 %icmp_ln34, i8 %sub_ln34, i8 %sub_ln34_1

]]></Node>
<StgValue><ssdm name="select_ln34"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
writeoutput:27  %select_ln34_1 = select i1 %icmp_ln34, i128 %tmp_4, i128 %trunc_ln34

]]></Node>
<StgValue><ssdm name="select_ln34_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
writeoutput:28  %select_ln34_2 = select i1 %icmp_ln34, i8 %xor_ln34, i8 %zext_ln34_1

]]></Node>
<StgValue><ssdm name="select_ln34_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:29  %sub_ln34_2 = sub i8 127, %select_ln34

]]></Node>
<StgValue><ssdm name="sub_ln34_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="128" op_0_bw="8">
<![CDATA[
writeoutput:30  %zext_ln34_3 = zext i8 %select_ln34_2 to i128

]]></Node>
<StgValue><ssdm name="zext_ln34_3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
writeoutput:32  %lshr_ln34 = lshr i128 %select_ln34_1, %zext_ln34_3

]]></Node>
<StgValue><ssdm name="lshr_ln34"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="128" op_0_bw="128" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
writeoutput:37  %tmp_72_i = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %p_read_1, i32 128, i32 255)

]]></Node>
<StgValue><ssdm name="tmp_72_i"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
writeoutput:38  %icmp_ln34_1 = icmp ugt i7 %tmp_5, %empty_102

]]></Node>
<StgValue><ssdm name="icmp_ln34_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="7">
<![CDATA[
writeoutput:39  %zext_ln34_5 = zext i7 %tmp_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln34_5"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="7">
<![CDATA[
writeoutput:40  %zext_ln34_6 = zext i7 %empty_102 to i8

]]></Node>
<StgValue><ssdm name="zext_ln34_6"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="128" op_0_bw="128" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
writeoutput:41  %tmp_6 = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %p_read_1, i32 255, i32 128)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:42  %sub_ln34_3 = sub i8 %zext_ln34_5, %zext_ln34_6

]]></Node>
<StgValue><ssdm name="sub_ln34_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:43  %xor_ln34_1 = xor i8 %zext_ln34_5, 127

]]></Node>
<StgValue><ssdm name="xor_ln34_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:44  %sub_ln34_4 = sub i8 %zext_ln34_6, %zext_ln34_5

]]></Node>
<StgValue><ssdm name="sub_ln34_4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
writeoutput:45  %select_ln34_3 = select i1 %icmp_ln34_1, i8 %sub_ln34_3, i8 %sub_ln34_4

]]></Node>
<StgValue><ssdm name="select_ln34_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
writeoutput:46  %select_ln34_4 = select i1 %icmp_ln34_1, i128 %tmp_6, i128 %tmp_72_i

]]></Node>
<StgValue><ssdm name="select_ln34_4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
writeoutput:47  %select_ln34_5 = select i1 %icmp_ln34_1, i8 %xor_ln34_1, i8 %zext_ln34_5

]]></Node>
<StgValue><ssdm name="select_ln34_5"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:48  %sub_ln34_5 = sub i8 127, %select_ln34_3

]]></Node>
<StgValue><ssdm name="sub_ln34_5"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="128" op_0_bw="8">
<![CDATA[
writeoutput:49  %zext_ln34_7 = zext i8 %select_ln34_5 to i128

]]></Node>
<StgValue><ssdm name="zext_ln34_7"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
writeoutput:51  %lshr_ln34_2 = lshr i128 %select_ln34_4, %zext_ln34_7

]]></Node>
<StgValue><ssdm name="lshr_ln34_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="128" op_0_bw="128" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
writeoutput:56  %tmp_74_i = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %p_read_1, i32 256, i32 383)

]]></Node>
<StgValue><ssdm name="tmp_74_i"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
writeoutput:57  %icmp_ln34_2 = icmp ugt i7 %tmp_5, %empty_102

]]></Node>
<StgValue><ssdm name="icmp_ln34_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="7">
<![CDATA[
writeoutput:58  %zext_ln34_9 = zext i7 %tmp_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln34_9"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="7">
<![CDATA[
writeoutput:59  %zext_ln34_10 = zext i7 %empty_102 to i8

]]></Node>
<StgValue><ssdm name="zext_ln34_10"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="128" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
writeoutput:60  %tmp_7 = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %p_read_1, i32 383, i32 256)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:61  %sub_ln34_6 = sub i8 %zext_ln34_9, %zext_ln34_10

]]></Node>
<StgValue><ssdm name="sub_ln34_6"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:62  %xor_ln34_2 = xor i8 %zext_ln34_9, 127

]]></Node>
<StgValue><ssdm name="xor_ln34_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:63  %sub_ln34_7 = sub i8 %zext_ln34_10, %zext_ln34_9

]]></Node>
<StgValue><ssdm name="sub_ln34_7"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
writeoutput:64  %select_ln34_6 = select i1 %icmp_ln34_2, i8 %sub_ln34_6, i8 %sub_ln34_7

]]></Node>
<StgValue><ssdm name="select_ln34_6"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
writeoutput:65  %select_ln34_7 = select i1 %icmp_ln34_2, i128 %tmp_7, i128 %tmp_74_i

]]></Node>
<StgValue><ssdm name="select_ln34_7"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
writeoutput:66  %select_ln34_8 = select i1 %icmp_ln34_2, i8 %xor_ln34_2, i8 %zext_ln34_9

]]></Node>
<StgValue><ssdm name="select_ln34_8"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:67  %sub_ln34_8 = sub i8 127, %select_ln34_6

]]></Node>
<StgValue><ssdm name="sub_ln34_8"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="128" op_0_bw="8">
<![CDATA[
writeoutput:68  %zext_ln34_11 = zext i8 %select_ln34_8 to i128

]]></Node>
<StgValue><ssdm name="zext_ln34_11"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
writeoutput:70  %lshr_ln34_4 = lshr i128 %select_ln34_7, %zext_ln34_11

]]></Node>
<StgValue><ssdm name="lshr_ln34_4"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="128" op_0_bw="128" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
writeoutput:75  %tmp_76_i = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %p_read_1, i32 384, i32 511)

]]></Node>
<StgValue><ssdm name="tmp_76_i"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
writeoutput:76  %icmp_ln34_3 = icmp ugt i7 %tmp_5, %empty_102

]]></Node>
<StgValue><ssdm name="icmp_ln34_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="7">
<![CDATA[
writeoutput:77  %zext_ln34_13 = zext i7 %tmp_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln34_13"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="7">
<![CDATA[
writeoutput:78  %zext_ln34_14 = zext i7 %empty_102 to i8

]]></Node>
<StgValue><ssdm name="zext_ln34_14"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="128" op_0_bw="128" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
writeoutput:79  %tmp_8 = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %p_read_1, i32 511, i32 384)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:80  %sub_ln34_9 = sub i8 %zext_ln34_13, %zext_ln34_14

]]></Node>
<StgValue><ssdm name="sub_ln34_9"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:81  %xor_ln34_3 = xor i8 %zext_ln34_13, 127

]]></Node>
<StgValue><ssdm name="xor_ln34_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:82  %sub_ln34_10 = sub i8 %zext_ln34_14, %zext_ln34_13

]]></Node>
<StgValue><ssdm name="sub_ln34_10"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
writeoutput:83  %select_ln34_9 = select i1 %icmp_ln34_3, i8 %sub_ln34_9, i8 %sub_ln34_10

]]></Node>
<StgValue><ssdm name="select_ln34_9"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
writeoutput:84  %select_ln34_10 = select i1 %icmp_ln34_3, i128 %tmp_8, i128 %tmp_76_i

]]></Node>
<StgValue><ssdm name="select_ln34_10"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
writeoutput:85  %select_ln34_11 = select i1 %icmp_ln34_3, i8 %xor_ln34_3, i8 %zext_ln34_13

]]></Node>
<StgValue><ssdm name="select_ln34_11"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:86  %sub_ln34_11 = sub i8 127, %select_ln34_9

]]></Node>
<StgValue><ssdm name="sub_ln34_11"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="128" op_0_bw="8">
<![CDATA[
writeoutput:87  %zext_ln34_15 = zext i8 %select_ln34_11 to i128

]]></Node>
<StgValue><ssdm name="zext_ln34_15"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
writeoutput:89  %lshr_ln34_6 = lshr i128 %select_ln34_10, %zext_ln34_15

]]></Node>
<StgValue><ssdm name="lshr_ln34_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="5">
<![CDATA[
writeoutput:4  %zext_ln34 = zext i5 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeoutput:5  %ABpartial_out_addr = getelementptr [16 x i32]* %ABpartial_out, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="ABpartial_out_addr"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
writeoutput:6  %or_ln34 = or i5 %tmp, 1

]]></Node>
<StgValue><ssdm name="or_ln34"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
writeoutput:7  %tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln34)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeoutput:8  %ABpartial_out_addr_1 = getelementptr [16 x i32]* %ABpartial_out, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="ABpartial_out_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="128" op_0_bw="8">
<![CDATA[
writeoutput:31  %zext_ln34_4 = zext i8 %sub_ln34_2 to i128

]]></Node>
<StgValue><ssdm name="zext_ln34_4"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
writeoutput:33  %lshr_ln34_1 = lshr i128 -1, %zext_ln34_4

]]></Node>
<StgValue><ssdm name="lshr_ln34_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
writeoutput:34  %and_ln34 = and i128 %lshr_ln34, %lshr_ln34_1

]]></Node>
<StgValue><ssdm name="and_ln34"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="128">
<![CDATA[
writeoutput:35  %trunc_ln34_1 = trunc i128 %and_ln34 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
writeoutput:36  store i32 %trunc_ln34_1, i32* %ABpartial_out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="128" op_0_bw="8">
<![CDATA[
writeoutput:50  %zext_ln34_8 = zext i8 %sub_ln34_5 to i128

]]></Node>
<StgValue><ssdm name="zext_ln34_8"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
writeoutput:52  %lshr_ln34_3 = lshr i128 -1, %zext_ln34_8

]]></Node>
<StgValue><ssdm name="lshr_ln34_3"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
writeoutput:53  %and_ln34_1 = and i128 %lshr_ln34_2, %lshr_ln34_3

]]></Node>
<StgValue><ssdm name="and_ln34_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="128">
<![CDATA[
writeoutput:54  %trunc_ln34_2 = trunc i128 %and_ln34_1 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln34_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
writeoutput:55  store i32 %trunc_ln34_2, i32* %ABpartial_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="128" op_0_bw="8">
<![CDATA[
writeoutput:69  %zext_ln34_12 = zext i8 %sub_ln34_8 to i128

]]></Node>
<StgValue><ssdm name="zext_ln34_12"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
writeoutput:71  %lshr_ln34_5 = lshr i128 -1, %zext_ln34_12

]]></Node>
<StgValue><ssdm name="lshr_ln34_5"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
writeoutput:72  %and_ln34_2 = and i128 %lshr_ln34_4, %lshr_ln34_5

]]></Node>
<StgValue><ssdm name="and_ln34_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="128">
<![CDATA[
writeoutput:73  %trunc_ln34_3 = trunc i128 %and_ln34_2 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln34_3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="8">
<![CDATA[
writeoutput:88  %zext_ln34_16 = zext i8 %sub_ln34_11 to i128

]]></Node>
<StgValue><ssdm name="zext_ln34_16"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
writeoutput:90  %lshr_ln34_7 = lshr i128 -1, %zext_ln34_16

]]></Node>
<StgValue><ssdm name="lshr_ln34_7"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
writeoutput:91  %and_ln34_3 = and i128 %lshr_ln34_6, %lshr_ln34_7

]]></Node>
<StgValue><ssdm name="and_ln34_3"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="128">
<![CDATA[
writeoutput:92  %trunc_ln34_4 = trunc i128 %and_ln34_3 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln34_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
writeoutput:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
writeoutput:1  %tmp_69_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_69_i"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
writeoutput:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
writeoutput:9  %or_ln34_1 = or i5 %tmp, 2

]]></Node>
<StgValue><ssdm name="or_ln34_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
writeoutput:10  %tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln34_1)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeoutput:11  %ABpartial_out_addr_2 = getelementptr [16 x i32]* %ABpartial_out, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="ABpartial_out_addr_2"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
writeoutput:12  %or_ln34_2 = or i5 %tmp, 3

]]></Node>
<StgValue><ssdm name="or_ln34_2"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
writeoutput:13  %tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln34_2)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeoutput:14  %ABpartial_out_addr_3 = getelementptr [16 x i32]* %ABpartial_out, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="ABpartial_out_addr_3"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
writeoutput:74  store i32 %trunc_ln34_3, i32* %ABpartial_out_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
writeoutput:93  store i32 %trunc_ln34_4, i32* %ABpartial_out_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
writeoutput:94  %empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_69_i)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
writeoutput:95  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
Loop_writeoutput_proc.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
