GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/ubantu/Code/GCore/FPGA/GCore_test/src/accum.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/FPGA/GCore_test/src/alu.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/FPGA/GCore_test/src/clk_gen.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/FPGA/GCore_test/src/clk_test.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/FPGA/GCore_test/src/top.v'
Compiling module 'top'("/home/ubantu/Code/GCore/FPGA/GCore_test/src/top.v":6)
Compiling module 'clk_test'("/home/ubantu/Code/GCore/FPGA/GCore_test/src/clk_test.v":3)
Compiling module 'clk_gen'("/home/ubantu/Code/GCore/FPGA/GCore_test/src/clk_gen.v":2)
Compiling module 'accum'("/home/ubantu/Code/GCore/FPGA/GCore_test/src/accum.v":3)
Compiling module 'alu'("/home/ubantu/Code/GCore/FPGA/GCore_test/src/alu.v":2)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/ubantu/Code/GCore/FPGA/GCore_test/impl/gwsynthesis/GCore_test.vg" completed
[100%] Generate report file "/home/ubantu/Code/GCore/FPGA/GCore_test/impl/gwsynthesis/GCore_test_syn.rpt.html" completed
GowinSynthesis finish
