    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; SW2
SW2__0__DM__MASK EQU 0xE00000
SW2__0__DM__SHIFT EQU 21
SW2__0__DR EQU CYREG_PRT0_DR
SW2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SW2__0__HSIOM_MASK EQU 0xF0000000
SW2__0__HSIOM_SHIFT EQU 28
SW2__0__INTCFG EQU CYREG_PRT0_INTCFG
SW2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SW2__0__MASK EQU 0x80
SW2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW2__0__PC EQU CYREG_PRT0_PC
SW2__0__PC2 EQU CYREG_PRT0_PC2
SW2__0__PORT EQU 0
SW2__0__PS EQU CYREG_PRT0_PS
SW2__0__SHIFT EQU 7
SW2__DR EQU CYREG_PRT0_DR
SW2__INTCFG EQU CYREG_PRT0_INTCFG
SW2__INTSTAT EQU CYREG_PRT0_INTSTAT
SW2__MASK EQU 0x80
SW2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW2__PC EQU CYREG_PRT0_PC
SW2__PC2 EQU CYREG_PRT0_PC2
SW2__PORT EQU 0
SW2__PS EQU CYREG_PRT0_PS
SW2__SHIFT EQU 7

; V_in
V_in__0__DM__MASK EQU 0xE00
V_in__0__DM__SHIFT EQU 9
V_in__0__DR EQU CYREG_PRT2_DR
V_in__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
V_in__0__HSIOM_MASK EQU 0x0000F000
V_in__0__HSIOM_SHIFT EQU 12
V_in__0__INTCFG EQU CYREG_PRT2_INTCFG
V_in__0__INTSTAT EQU CYREG_PRT2_INTSTAT
V_in__0__MASK EQU 0x08
V_in__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
V_in__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
V_in__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
V_in__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
V_in__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
V_in__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
V_in__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
V_in__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
V_in__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
V_in__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
V_in__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
V_in__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
V_in__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
V_in__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
V_in__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
V_in__0__PC EQU CYREG_PRT2_PC
V_in__0__PC2 EQU CYREG_PRT2_PC2
V_in__0__PORT EQU 2
V_in__0__PS EQU CYREG_PRT2_PS
V_in__0__SHIFT EQU 3
V_in__DR EQU CYREG_PRT2_DR
V_in__INTCFG EQU CYREG_PRT2_INTCFG
V_in__INTSTAT EQU CYREG_PRT2_INTSTAT
V_in__MASK EQU 0x08
V_in__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
V_in__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
V_in__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
V_in__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
V_in__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
V_in__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
V_in__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
V_in__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
V_in__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
V_in__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
V_in__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
V_in__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
V_in__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
V_in__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
V_in__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
V_in__PC EQU CYREG_PRT2_PC
V_in__PC2 EQU CYREG_PRT2_PC2
V_in__PORT EQU 2
V_in__PS EQU CYREG_PRT2_PS
V_in__SHIFT EQU 3

; ADC_1_cy_psoc4_sar
ADC_1_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_1_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_1_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_1_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_1_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_1_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_1_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_1_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_1_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_1_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_1_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

; ADC_1_intClock
ADC_1_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_1_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
ADC_1_intClock__ENABLE_MASK EQU 0x80000000
ADC_1_intClock__MASK EQU 0x80000000
ADC_1_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

; ADC_1_IRQ
ADC_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_1_IRQ__INTC_MASK EQU 0x4000
ADC_1_IRQ__INTC_NUMBER EQU 14
ADC_1_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; UART_1_SCB
UART_1_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
UART_1_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
UART_1_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_1_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
UART_1_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
UART_1_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
UART_1_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
UART_1_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
UART_1_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
UART_1_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
UART_1_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
UART_1_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
UART_1_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
UART_1_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_1_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_1_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_1_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_1_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_1_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_1_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_1_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_1_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_1_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_1_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_1_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_1_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_1_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_1_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_1_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_1_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_1_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_1_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_1_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_1_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_1_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_1_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_1_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_1_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_1_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_1_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_1_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_1_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_1_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_1_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_1_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_1_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_1_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_1_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_1_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_1_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_1_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_1_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_1_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_1_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_1_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_1_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_1_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_1_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_1_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_1_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_1_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_1_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_1_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_1_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_1_SCB__SS0_POSISTION EQU 0
UART_1_SCB__SS1_POSISTION EQU 1
UART_1_SCB__SS2_POSISTION EQU 2
UART_1_SCB__SS3_POSISTION EQU 3
UART_1_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_1_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_1_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_1_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_1_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_1_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_1_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; UART_1_SCBCLK
UART_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
UART_1_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_1_SCBCLK__MASK EQU 0x80000000
UART_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

; UART_1_tx
UART_1_tx__0__DM__MASK EQU 0x38000
UART_1_tx__0__DM__SHIFT EQU 15
UART_1_tx__0__DR EQU CYREG_PRT0_DR
UART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_1_tx__0__HSIOM_MASK EQU 0x00F00000
UART_1_tx__0__HSIOM_SHIFT EQU 20
UART_1_tx__0__INTCFG EQU CYREG_PRT0_INTCFG
UART_1_tx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_1_tx__0__MASK EQU 0x20
UART_1_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
UART_1_tx__0__OUT_SEL_SHIFT EQU 10
UART_1_tx__0__OUT_SEL_VAL EQU -1
UART_1_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_1_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_1_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_1_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_1_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_1_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_1_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_1_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_1_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_1_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_1_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_1_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_1_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_1_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_1_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_1_tx__0__PC EQU CYREG_PRT0_PC
UART_1_tx__0__PC2 EQU CYREG_PRT0_PC2
UART_1_tx__0__PORT EQU 0
UART_1_tx__0__PS EQU CYREG_PRT0_PS
UART_1_tx__0__SHIFT EQU 5
UART_1_tx__DR EQU CYREG_PRT0_DR
UART_1_tx__INTCFG EQU CYREG_PRT0_INTCFG
UART_1_tx__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_1_tx__MASK EQU 0x20
UART_1_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_1_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_1_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_1_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_1_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_1_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_1_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_1_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_1_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_1_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_1_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_1_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_1_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_1_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_1_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_1_tx__PC EQU CYREG_PRT0_PC
UART_1_tx__PC2 EQU CYREG_PRT0_PC2
UART_1_tx__PORT EQU 0
UART_1_tx__PS EQU CYREG_PRT0_PS
UART_1_tx__SHIFT EQU 5

; cl_deb
cl_deb__DIVIDER_MASK EQU 0x0000FFFF
cl_deb__ENABLE EQU CYREG_CLK_DIVIDER_B01
cl_deb__ENABLE_MASK EQU 0x80000000
cl_deb__MASK EQU 0x80000000
cl_deb__REGISTER EQU CYREG_CLK_DIVIDER_B01

; sw_int
sw_int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
sw_int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
sw_int__INTC_MASK EQU 0x01
sw_int__INTC_NUMBER EQU 0
sw_int__INTC_PRIOR_MASK EQU 0xC0
sw_int__INTC_PRIOR_NUM EQU 3
sw_int__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
sw_int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
sw_int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; A_press
A_press__0__DM__MASK EQU 0x38
A_press__0__DM__SHIFT EQU 3
A_press__0__DR EQU CYREG_PRT0_DR
A_press__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
A_press__0__HSIOM_MASK EQU 0x000000F0
A_press__0__HSIOM_SHIFT EQU 4
A_press__0__INTCFG EQU CYREG_PRT0_INTCFG
A_press__0__INTSTAT EQU CYREG_PRT0_INTSTAT
A_press__0__MASK EQU 0x02
A_press__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
A_press__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
A_press__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
A_press__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
A_press__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
A_press__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
A_press__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
A_press__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
A_press__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
A_press__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
A_press__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
A_press__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
A_press__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
A_press__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
A_press__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
A_press__0__PC EQU CYREG_PRT0_PC
A_press__0__PC2 EQU CYREG_PRT0_PC2
A_press__0__PORT EQU 0
A_press__0__PS EQU CYREG_PRT0_PS
A_press__0__SHIFT EQU 1
A_press__DR EQU CYREG_PRT0_DR
A_press__INTCFG EQU CYREG_PRT0_INTCFG
A_press__INTSTAT EQU CYREG_PRT0_INTSTAT
A_press__MASK EQU 0x02
A_press__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
A_press__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
A_press__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
A_press__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
A_press__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
A_press__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
A_press__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
A_press__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
A_press__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
A_press__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
A_press__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
A_press__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
A_press__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
A_press__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
A_press__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
A_press__PC EQU CYREG_PRT0_PC
A_press__PC2 EQU CYREG_PRT0_PC2
A_press__PORT EQU 0
A_press__PS EQU CYREG_PRT0_PS
A_press__SHIFT EQU 1

; Timer_1_TimerUDB
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
Timer_1_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
Timer_1_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
Timer_1_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
Timer_1_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
Timer_1_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
Timer_1_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
Timer_1_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Timer_1_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
Timer_1_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
Timer_1_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
Timer_1_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Timer_1_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
Timer_1_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
Timer_1_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A0_01
Timer_1_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A1_01
Timer_1_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
Timer_1_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D0_01
Timer_1_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D1_01
Timer_1_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
Timer_1_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
Timer_1_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F0_01
Timer_1_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F1_01
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
Timer_1_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
Timer_1_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_UDB_W8_A0_02
Timer_1_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_UDB_W8_A1_02
Timer_1_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
Timer_1_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_UDB_W8_D0_02
Timer_1_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_UDB_W8_D1_02
Timer_1_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Timer_1_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
Timer_1_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_UDB_W8_F0_02
Timer_1_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_UDB_W8_F1_02
Timer_1_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
Timer_1_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_UDB_W8_A0_03
Timer_1_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_UDB_W8_A1_03
Timer_1_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
Timer_1_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_UDB_W8_D0_03
Timer_1_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_UDB_W8_D1_03
Timer_1_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Timer_1_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
Timer_1_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_UDB_W8_F0_03
Timer_1_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_UDB_W8_F1_03

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
