
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.14-s109_1, built Wed Jun 29 09:53:08 PDT 2022
Options:	
Date:		Tue Apr  9 22:06:18 2024
Host:		auto.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (1core*32cpus*Intel Xeon E312xx (Sandy Bridge, IBRS update) 16384KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[22:06:18.402330] Configured Lic search path (21.01-s002): 5280@cadence-lic.cecs.pdx.edu:27000@synopsys-lic.cat.pdx.edu

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (245 mbytes). Set global soft_stack_size_limit to change the value.
Sourcing startup file ./enc.tcl
<CMD> alias fs set top_design fifo1_sram
<CMD> alias f set top_design fifo1
<CMD> alias o set top_design ORCA_TOP
<CMD> alias e set top_design ExampleRocketSystem
<CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
**WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
<CMD> set_global report_timing_format  {delay arrival slew cell hpin}

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> report_timing -machine_readable -path_group reg2reg > foo.mtarpt
**ERROR: (TCLCMD-119):	No module selected

<CMD> fs
### Start verbose source output (echo mode) for '../../fifo1_sram.design_config.tcl' ...
# set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# set hack_lef_dir /u/bcruik2/hacked_lefs
# set add_ios 1
# set pad_design 1
# set design_size { 580 580  } 
# set design_io_border 310
# set dc_floorplanning 1
# set enable_dft 0
# set innovus_enable_manual_macro_placement 0
# set rtl_list [list ../rtl/$top_design.sv ]
# set slow_corner "ss0p95v125c_2p25v ss0p95v125c"
# set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
# set synth_corners $slow_corner
# set synth_corners_target "ss0p95v125c" 
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set slow_metal Cmax_125
# set fast_metal Cmax_125
# set lib_types "$lib_dir/stdcell_rvt/db_nldm $lib_dir/stdcell_hvt/db_nldm $lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
# set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
# set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_"
# set sub_lib_type_target "saed32rvt_"
# set tech_lef ${hack_lef_dir}/tech.lef 
# set lef_types [list $hack_lef_dir  \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
# set sub_lef_type "saed32nm_?vt_*.lef saed32sram.lef saed32_io_wb_all.lef saed32_PLL.lef"
# set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
# set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set FCL 0
# set split_constraints 0
### End verbose source output for '../../fifo1_sram.design_config.tcl'.
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> set search_path {}
<CMD> set init_lef_file {/u/bcruik2/hacked_lefs/tech.lef saed32_io_wb_all.lef saed32nm_lvt_1p9m.lef saed32_PLL.lef saed32nm_hvt_1p9m.lef saed32nm_rvt_1p9m.lef saed32sram.lef}
<CMD> is_common_ui_mode
<CMD> is_common_ui_mode
<CMD> set init_mmmc_file mmmc.tcl
<CMD> set init_design_netlisttype Verilog
<CMD> set init_verilog ../../syn/outputs/fifo1_sram.genus_phys.vg
<CMD> set init_top_cell fifo1_sram
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> init_design
#% Begin Load MMMC data ... (date=04/09 22:08:07, mem=736.4M)
#% End Load MMMC data ... (date=04/09 22:08:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=737.0M, current mem=737.0M)
cmin cmax

Loading LEF file /u/bcruik2/hacked_lefs/tech.lef ...

Loading LEF file saed32_io_wb_all.lef ...
Set DBUPerIGU to M2 pitch 152.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32_io_wb_all.lef at line 285838.

Loading LEF file saed32nm_lvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.

Loading LEF file saed32_PLL.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32_PLL.lef at line 372.

Loading LEF file saed32nm_hvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.

Loading LEF file saed32nm_rvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.

Loading LEF file saed32sram.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32sram.lef at line 197399.

viaInitial starts at Tue Apr  9 22:08:10 2024
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
viaInitial ends at Tue Apr  9 22:08:10 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from mmmc.tcl
Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84658)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84709)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 120047)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 120098)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 120149)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Read 294 cells in library 'saed32rvt_ss0p95v125c' 
Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84611)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84662)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84713)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120051)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120102)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120153)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226346 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226347 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
Read 294 cells in library 'saed32hvt_ss0p95v125c' 
Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 15915 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Read 62 cells in library 'saed32io_wb_ss0p95v125c_2p25v' 
Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 24401 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 24402 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 24403 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Read 35 cells in library 'saed32sram_ss0p95v125c' 
Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 1766 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 1767 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 1768 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PLL'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Read 1 cells in library 'saed32pll_ss0p95v125c_2p25v' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 84658)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 84709)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 120047)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 120098)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 120149)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226446 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226447 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226448 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
Read 294 cells in library 'saed32rvt_ff0p95vn40c' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib, Line 84658)
Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226446 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226447 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib)
Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 294 cells in library 'saed32rvt_ff1p16vn40c' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib' ...
Read 294 cells in library 'saed32hvt_ff0p95vn40c' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib' ...
Read 294 cells in library 'saed32hvt_ff1p16vn40c' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ff1p16vn40c_2p75v.lib' ...
Read 62 cells in library 'saed32io_wb_ff1p16vn40c_2p75v' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib' ...
Read 35 cells in library 'saed32sram_ff1p16vn40c' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ff1p16vn40c_2p75v.lib' ...
Read 1 cells in library 'saed32pll_ff1p16vn40c_2p75v' 
*** End library_loading (cpu=0.15min, real=0.15min, mem=43.3M, fe_cpu=1.11min, fe_real=2.02min, fe_mem=1092.9M) ***
#% Begin Load netlist data ... (date=04/09 22:08:19, mem=798.6M)
*** Begin netlist parsing (mem=1092.9M) ***
Created 686 new cells from 12 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../syn/outputs/fifo1_sram.genus_phys.vg'

*** Memory Usage v#1 (Current mem = 1092.910M, initial mem = 390.141M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1092.9M) ***
#% End Load netlist data ... (date=04/09 22:08:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=819.5M, current mem=819.5M)
Set top cell to fifo1_sram.
Hooked 1960 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fifo1_sram ...
*** Netlist is unique.
** info: there are 2428 modules.
** info: there are 212 stdCell insts.
** info: there are 25 Pad insts.
** info: there are 8 macros.

*** Memory Usage v#1 (Current mem = 1171.336M, initial mem = 390.141M) ***
Initializing I/O assignment ...
Adjusting Core to Left to: 0.0480. Core to Bottom to: 0.0480.
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Start create_tracks
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
Process name: saed32nm_1p9m_Cmax.
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
Process name: saed32nm_1p9m_Cmin.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max_scenario
    RC-Corner Name        : cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: func_min_scenario
    RC-Corner Name        : cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../constraints/fifo1_sram.sdc' ...
Current (total cpu=0:01:10, real=0:02:05, peak res=1159.2M, current mem=1159.2M)
Number of path exceptions in the constraint file = 2
Number of paths exceptions after getting compressed = 2
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1196.9M, current mem=1196.9M)
Current (total cpu=0:01:10, real=0:02:05, peak res=1196.9M, current mem=1196.9M)
Reading timing constraints file '../../constraints/fifo1_sram.sdc' ...
Current (total cpu=0:01:10, real=0:02:05, peak res=1197.0M, current mem=1197.0M)
Number of path exceptions in the constraint file = 2
Number of paths exceptions after getting compressed = 2
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1197.3M, current mem=1197.3M)
Current (total cpu=0:01:11, real=0:02:05, peak res=1197.3M, current mem=1197.3M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 268
Total number of sequential cells: 264
Total number of tristate cells: 12
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 32
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT
Total number of usable buffers: 10
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IBUFFX2_HVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT IBUFFX2_RVT INVX8_HVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT
Total number of usable inverters: 24
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT
Total number of identified usable delay cells: 6
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
#% Begin Load MMMC data post ... (date=04/09 22:08:23, mem=1200.8M)
#% End Load MMMC data post ... (date=04/09 22:08:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1200.8M, current mem=1200.8M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
WARNING   TA-976               1  Path groups asserted by the group_path c...
WARNING   TECHLIB-302         38  No function defined for cell '%s'. The c...
WARNING   TECHLIB-1161        36  The library level attribute %s on line %...
WARNING   TECHLIB-1277        36  The %s '%s' has been defined for %s %s '...
*** Message Summary: 143 warning(s), 0 error(s)

<CMD> defIn ../outputs/fifo1_sram.floorplan.innovus.def
Reading DEF file '../outputs/fifo1_sram.floorplan.innovus.def', current time is Tue Apr  9 22:08:23 2024 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Start create_tracks
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
--- DIEAREA (0 0) (1200096 1200096)
defIn read 10000 lines...
defIn read 20000 lines...
defIn read 30000 lines...
defIn read 40000 lines...
DEF file '../outputs/fifo1_sram.floorplan.innovus.def' is parsed, current time is Tue Apr  9 22:08:24 2024.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Updating the floorplan ...
<CMD> add_tracks -honor_pitch
Start create_tracks
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
<CMD> is_common_ui_mode
<CMD> setNanoRouteMode -drouteEndIteration 10
<CMD> all_constraint_modes -active
func_min_sdc func_max_sdc
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> create_clock -name "wclk" -period $wclk_period  wclk
**WARN: (TCLCMD-1594):	A clock with name wclk was already defined in the design. Previously defined clock definition of wclk will be overwritten.
**WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
**WARN: (TCLCMD-1594):	A clock with name wclk was already defined in the design. Previously defined clock definition of wclk will be overwritten.
**WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
<CMD> set_clock_uncertainty -setup 0.025 wclk
<CMD> set_clock_uncertainty -hold 0.025 wclk
<CMD> set_clock_latency 0.23 wclk
<CMD> set_clock_transition 0.25 wclk
<CMD> create_clock -name "rclk" -period $rclk_period rclk
**WARN: (TCLCMD-1594):	A clock with name rclk was already defined in the design. Previously defined clock definition of rclk will be overwritten.
**WARN: (TCLCMD-958):	Previously defined source objects for clock 'rclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
**WARN: (TCLCMD-1594):	A clock with name rclk was already defined in the design. Previously defined clock definition of rclk will be overwritten.
**WARN: (TCLCMD-958):	Previously defined source objects for clock 'rclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
<CMD> set_clock_uncertainty -setup 0.025 rclk
<CMD> set_clock_uncertainty -hold 0.025 rclk
<CMD> set_clock_latency 0.23 rclk
<CMD> set_clock_transition 0.25 rclk
<CMD> create_clock -name "wclk2x" -period $wclk2x_period wclk2x
**WARN: (TCLCMD-1594):	A clock with name wclk2x was already defined in the design. Previously defined clock definition of wclk2x will be overwritten.
**WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk2x' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
**WARN: (TCLCMD-1594):	A clock with name wclk2x was already defined in the design. Previously defined clock definition of wclk2x will be overwritten.
**WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk2x' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
<CMD> set_clock_uncertainty -setup 0.025 wclk2x
<CMD> set_clock_uncertainty -hold 0.025 wclk2x
<CMD> set_clock_latency 0.23 wclk2x
<CMD> set_clock_transition 0.25 wclk2x
<CMD> set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
<CMD> set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
<CMD> group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
<CMD> group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
<CMD> set_input_delay 0.1 wdata_in* -clock wclk
<CMD> set_input_delay -clock wclk 0.0 [get_ports winc]
<CMD> set_input_delay -clock rclk 0.0 [get_ports rinc]
<CMD> set_input_delay -clock rclk 0.0 [get_ports rrst_n]
<CMD> set_input_delay 0.0 rrst_n -clock wclk -add_delay
<CMD> set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
<CMD> set_output_delay -0.5 rdata* -clock rclk
<CMD> set_output_delay -clock rclk 0.28 [get_ports rdata*]
<CMD> set_output_delay -clock rclk 0.28 [get_ports rempty]
<CMD> set_output_delay -clock wclk 0.28 [get_ports wfull]
<CMD> setDontUse *DELLN* true
<CMD> createBasicPathGroups -expanded
Created reg2reg path group
Effort level <high> specified for reg2reg path_group
<CMD> saveDesign fifo1_sram_floorplan.innovus
#% Begin save design ... (date=04/09 22:08:24, mem=1209.9M)
% Begin Save ccopt configuration ... (date=04/09 22:08:24, mem=1209.9M)
% End Save ccopt configuration ... (date=04/09 22:08:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=1210.9M, current mem=1210.9M)
% Begin Save netlist data ... (date=04/09 22:08:24, mem=1210.9M)
Writing Binary DB to fifo1_sram_floorplan.innovus.dat.tmp/fifo1_sram.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/09 22:08:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=1211.0M, current mem=1211.0M)
Saving symbol-table file ...
Saving congestion map file fifo1_sram_floorplan.innovus.dat.tmp/fifo1_sram.route.congmap.gz ...
% Begin Save AAE data ... (date=04/09 22:08:26, mem=1211.7M)
Saving AAE Data ...
% End Save AAE data ... (date=04/09 22:08:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1211.7M, current mem=1211.7M)
Saving preference file fifo1_sram_floorplan.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/09 22:08:26, mem=1213.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/09 22:08:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1214.0M, current mem=1214.0M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/09 22:08:28, mem=1214.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/09 22:08:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1214.3M, current mem=1214.3M)
% Begin Save routing data ... (date=04/09 22:08:28, mem=1214.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1484.7M) ***
% End Save routing data ... (date=04/09 22:08:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1214.5M, current mem=1214.5M)
Saving property file fifo1_sram_floorplan.innovus.dat.tmp/fifo1_sram.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1487.7M) ***
% Begin Save power constraints data ... (date=04/09 22:08:28, mem=1215.1M)
% End Save power constraints data ... (date=04/09 22:08:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=1215.2M, current mem=1215.2M)
cmin cmax
Generated self-contained design fifo1_sram_floorplan.innovus.dat.tmp
#% End save design ... (date=04/09 22:08:30, total cpu=0:00:01.7, real=0:00:06.0, peak res=1218.0M, current mem=1218.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setOptMode -usefulSkew false
<CMD> setOptMode -usefulSkewCCOpt none
<CMD> setOptMode -usefulSkewPostRoute false
<CMD> setOptMode -usefulSkewPreCTS false
<CMD> place_opt_design
**INFO: User settings:
setDelayCalMode -engine          aae
setOptMode -usefulSkew           false
setOptMode -usefulSkewCCOpt      none
setOptMode -usefulSkewPostRoute  false
setOptMode -usefulSkewPreCTS     false
setAnalysisMode -analysisType    bcwc

*** place_opt_design #1 [begin] : totSession cpu/real = 0:01:13.3/0:02:08.1 (0.6), mem = 1519.0M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.
Estimated cell power/ground rail width = 0.209 um
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:14.5/0:02:09.3 (0.6), mem = 1553.7M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 1 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 160 (60.4%) nets
3		: 43 (16.2%) nets
4     -	14	: 58 (21.9%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 4 (1.5%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=211 (0 fixed + 211 movable) #buf cell=0 #inv cell=11 #block=8 (0 floating + 8 preplaced)
#ioInst=25 #net=265 #term=1086 #term/net=4.10, #fixedIo=25, #floatIo=0, #fixedPin=15, #floatPin=0
stdCell: 211 single + 0 double + 0 multi
Total standard cell length = 0.6015 (mm), area = 0.0010 (mm^2)
Average module density = 0.002.
Density for the design = 0.002.
       = stdcell_area 3957 sites (1006 um^2) / alloc_area 1809930 sites (459983 um^2).
Pin Density = 0.0003422.
            = total # of pins 1086 / total area 3173656.
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.382e+04 (1.24e+04 2.14e+04)
              Est.  stn bbox = 4.184e+04 (1.56e+04 2.63e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1696.8M
Iteration  2: Total net bbox = 3.382e+04 (1.24e+04 2.14e+04)
              Est.  stn bbox = 4.184e+04 (1.56e+04 2.63e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1696.8M
*** Finished SKP initialization (cpu=0:00:02.3, real=0:00:02.0)***
Iteration  3: Total net bbox = 2.366e+04 (1.02e+04 1.34e+04)
              Est.  stn bbox = 3.234e+04 (1.37e+04 1.87e+04)
              cpu = 0:00:02.4 real = 0:00:02.0 mem = 1744.9M
Iteration  4: Total net bbox = 2.322e+04 (1.01e+04 1.32e+04)
              Est.  stn bbox = 3.188e+04 (1.35e+04 1.84e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.9M
Iteration  5: Total net bbox = 2.322e+04 (1.01e+04 1.32e+04)
              Est.  stn bbox = 3.188e+04 (1.35e+04 1.84e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.9M
Iteration  6: Total net bbox = 2.275e+04 (9.84e+03 1.29e+04)
              Est.  stn bbox = 3.135e+04 (1.33e+04 1.81e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1744.9M
Iteration  7: Total net bbox = 3.133e+04 (1.25e+04 1.88e+04)
              Est.  stn bbox = 4.223e+04 (1.66e+04 2.56e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.9M
Iteration  8: Total net bbox = 3.133e+04 (1.25e+04 1.88e+04)
              Est.  stn bbox = 4.223e+04 (1.66e+04 2.56e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.9M
Iteration  9: Total net bbox = 3.124e+04 (1.25e+04 1.87e+04)
              Est.  stn bbox = 4.211e+04 (1.66e+04 2.55e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1744.9M
Iteration 10: Total net bbox = 3.124e+04 (1.25e+04 1.87e+04)
              Est.  stn bbox = 4.211e+04 (1.66e+04 2.55e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.9M
Iteration 11: Total net bbox = 3.136e+04 (1.26e+04 1.87e+04)
              Est.  stn bbox = 4.225e+04 (1.67e+04 2.55e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1727.9M
Iteration 12: Total net bbox = 3.136e+04 (1.26e+04 1.87e+04)
              Est.  stn bbox = 4.225e+04 (1.67e+04 2.55e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1727.9M
Iteration 13: Total net bbox = 3.174e+04 (1.28e+04 1.90e+04)
              Est.  stn bbox = 4.265e+04 (1.69e+04 2.58e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1750.3M
Iteration 14: Total net bbox = 3.174e+04 (1.28e+04 1.90e+04)
              Est.  stn bbox = 4.265e+04 (1.69e+04 2.58e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1750.3M
Iteration 15: Total net bbox = 3.184e+04 (1.28e+04 1.90e+04)
              Est.  stn bbox = 4.277e+04 (1.69e+04 2.58e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1759.2M
Iteration 16: Total net bbox = 3.184e+04 (1.28e+04 1.90e+04)
              Est.  stn bbox = 4.277e+04 (1.69e+04 2.58e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1759.2M
Iteration 17: Total net bbox = 3.204e+04 (1.29e+04 1.92e+04)
              Est.  stn bbox = 4.299e+04 (1.70e+04 2.60e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1768.2M
Iteration 18: Total net bbox = 3.204e+04 (1.29e+04 1.92e+04)
              Est.  stn bbox = 4.299e+04 (1.70e+04 2.60e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1768.2M
Finished Global Placement (cpu=0:00:09.1, real=0:00:10.0, mem=1768.2M)
Keep Tdgp Graph and DB for later use
Info: 3 clock gating cells identified, 0 (on average) moved 0/10
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:29 mem=1759.5M) ***
Total net bbox length = 2.809e+04 (1.173e+04 1.636e+04) (ext = 5.138e+03)
Move report: Detail placement moves 211 insts, mean move: 1.34 um, max move: 9.88 um 
	Max move on inst (sync_w2r/rq2_wptr_reg_5_): (437.37, 575.99) --> (443.79, 572.54)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1775.5MB
Summary Report:
Instances move: 211 (out of 211 movable)
Instances flipped: 0
Mean displacement: 1.34 um
Max displacement: 9.88 um (Instance: sync_w2r/rq2_wptr_reg_5_) (437.365, 575.988) -> (443.792, 572.536)
	Length: 28 sites, height: 1 rows, site name: unit, cell type: DFFARX1_RVT
Total net bbox length = 2.790e+04 (1.147e+04 1.642e+04) (ext = 5.104e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1775.5MB
*** Finished refinePlace (0:01:29 mem=1775.5M) ***
*** Finished Initial Placement (cpu=0:00:10.1, real=0:00:11.0, mem=1737.5M) ***

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  func_max_scenario
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 73417 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8891
[NR-eGR] #PG Blockages       : 73417
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 265 nets ( ignored 0 )
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 250
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 250 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.357376e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        18( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)       163( 0.03%)         8( 0.00%)   ( 0.03%) 
[NR-eGR]      M7 ( 7)        24( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)        20( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       248( 0.01%)         9( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
Early Global Route congestion estimation runtime: 1.36 seconds, mem = 1819.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0  1032 
[NR-eGR]  M2    (2V)          4696  1475 
[NR-eGR]  M3    (3H)          4600   739 
[NR-eGR]  M4    (4V)          3684   360 
[NR-eGR]  M5    (5H)          5402   315 
[NR-eGR]  M6    (6V)         10553   212 
[NR-eGR]  M7    (7H)          4006    40 
[NR-eGR]  M8    (8V)           705    10 
[NR-eGR]  M9    (9H)           289     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        33935  4183 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 28131um
[NR-eGR] Total length: 33935um, number of vias: 4183
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2343um, number of vias: 425
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.29 seconds, mem = 1784.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.8, real=0:00:02.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0:17, real = 0: 0:18, mem = 1765.2M **
AAE DB initialization (MEM=1788.11 CPU=0:00:00.0 REAL=0:00:00.0) 
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:17.9/0:00:18.9 (0.9), totSession cpu/real = 0:01:32.4/0:02:28.2 (0.6), mem = 1788.1M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1470.6M, totSessionCpu=0:01:32 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:32.4/0:02:28.2 (0.6), mem = 1788.1M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=1802.83 CPU=0:00:00.0 REAL=0:00:01.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1484.8M, totSessionCpu=0:01:35 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1802.83 MB )
WARNING: For techSite unit, row: (300000, 300000) - (900096, 301672) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 301672) - (900096, 303344) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 303344) - (900096, 305016) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 305016) - (900096, 306688) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 306688) - (900096, 308360) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 308360) - (900096, 310032) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 888544) - (900096, 890216) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 890216) - (900096, 891888) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 891888) - (900096, 893560) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 893560) - (900096, 895232) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 895232) - (900096, 896904) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 896904) - (900096, 898576) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, have a total of 12 rows defined outside of core-box
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 73417 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8891
[NR-eGR] #PG Blockages       : 73417
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 265 nets ( ignored 0 )
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 250
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 250 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.368077e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        10( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        15( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)       125( 0.02%)         7( 0.00%)   ( 0.03%) 
[NR-eGR]      M7 ( 7)        21( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)        10( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       197( 0.01%)         7( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0  1032 
[NR-eGR]  M2    (2V)          4748  1474 
[NR-eGR]  M3    (3H)          5020   731 
[NR-eGR]  M4    (4V)          4033   340 
[NR-eGR]  M5    (5H)          5204   299 
[NR-eGR]  M6    (6V)         10557   202 
[NR-eGR]  M7    (7H)          3388    42 
[NR-eGR]  M8    (8V)           655    15 
[NR-eGR]  M9    (9H)           415     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        34019  4135 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 27895um
[NR-eGR] Total length: 34019um, number of vias: 4135
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2358um, number of vias: 417
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.64 sec, Real: 1.63 sec, Curr Mem: 1831.68 MB )
Extraction called for design 'fifo1_sram' of instances=244 and nets=477 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1811.676M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1832.04)
Total number of fetched objects 463
End delay calculation. (MEM=1973.17 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1927.02 CPU=0:00:01.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:03.0 totSessionCpu=0:01:40 mem=1927.0M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.343  |
|           TNS (ns):| -0.516  |
|    Violating Paths:|    2    |
|          All Paths:|   362   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     36 (36)      |   -0.089   |     44 (100)     |
|   max_tran     |     26 (26)      |   -0.607   |     26 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.219%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1532.9M, totSessionCpu=0:01:41 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.2/0:00:08.9 (0.9), totSession cpu/real = 0:01:40.6/0:02:37.1 (0.6), mem = 1899.3M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1899.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1899.3M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:40.9/0:02:37.3 (0.6), mem = 1899.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:41.5/0:02:38.0 (0.6), mem = 2085.2M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.2
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:41.6/0:02:38.1 (0.6), mem = 2085.2M
Info: 15 io nets excluded
Info: 6 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 16 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:01:44.2/0:02:40.7 (0.6), mem = 2011.2M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:44.4/0:02:40.9 (0.6), mem = 2011.2M
Info: 15 io nets excluded
Info: 6 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:46.3/0:02:42.9 (0.7), mem = 2011.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:46.3/0:02:42.9 (0.7), mem = 2011.4M
Info: 15 io nets excluded
Info: 6 clock nets excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 8 non-ignored multi-driver nets.
*       : 8 unbuffered.
*       : 8 bufferable.
*       : 0 targeted for timing fix; 0 buffered.
*       : 8 targeted for DRV fix; 8 buffered.
*       : buffered 8 multi-driver nets total:
*       : used 6 buffers of type 'NBUFFX8_HVT'.
*       : used 2 buffers of type 'NBUFFX4_HVT'.
*** Finished buffering multi-driver nets (CPU=0:00:00.4, MEM=2067.7M) ***

*** Finish Multi Driver Net Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2124.4M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:47.6/0:02:44.2 (0.7), mem = 2095.7M
End: Processing multi-driver nets
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:47.6/0:02:44.2 (0.7), mem = 2095.7M
Info: 15 io nets excluded
Info: 6 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    29|    29|    -0.65|    54|   110|    -0.09|     0|     0|     0|     0|    -0.34|    -0.52|       0|       0|       0|  0.22%|          |         |
|     0|     0|     0.00|    11|    67|    -0.03|     0|     0|     0|     0|     0.22|     0.00|      44|      22|      14|  0.27%| 0:00:00.0|  2114.8M|
|     0|     0|     0.00|     8|    64|    -0.03|     0|     0|     0|     0|     0.22|     0.00|       1|       0|       3|  0.27%| 0:00:00.0|  2114.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=2114.8M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.6 (1.0), totSession cpu/real = 0:01:49.2/0:02:45.7 (0.7), mem = 2020.7M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1641.6M, totSessionCpu=0:01:49 **

Active setup views:
 func_max_scenario
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 15 io nets excluded
Info: 6 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:49.2/0:02:45.8 (0.7), mem = 2058.9M
*info: 15 io nets excluded
*info: 6 clock nets excluded
*info: 8 multi-driver nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-----------------+---------+--------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
+--------+--------+---------+------------+--------+-----------------+---------+--------------------------------+
|   0.000|   0.000|    0.27%|   0:00:00.0| 2079.0M|func_max_scenario|       NA| NA                             |
+--------+--------+---------+------------+--------+-----------------+---------+--------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2079.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2079.0M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:01:51.4/0:02:48.0 (0.7), mem = 2019.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 15 io nets excluded
Info: 6 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:51.7/0:02:48.3 (0.7), mem = 2077.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.27
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.27%|        -|   0.000|   0.000|   0:00:00.0| 2079.1M|
|    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2080.1M|
|    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2080.1M|
|    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2081.1M|
|    0.27%|        2|   0.000|   0.000|   0:00:00.0| 2102.2M|
|    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2102.2M|
|    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2102.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.27
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:02.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.2/0:00:02.1 (1.0), totSession cpu/real = 0:01:53.9/0:02:50.4 (0.7), mem = 2102.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2026.14M, totSessionCpu=0:01:54).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:54.1/0:02:50.7 (0.7), mem = 2026.1M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  func_max_scenario
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 73417 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8891
[NR-eGR] #PG Blockages       : 73417
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 340 nets ( ignored 0 )
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 325
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 325 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.495483e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        49( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4 ( 4)        18( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        15( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)       129( 0.03%)        10( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR]      M7 ( 7)        26( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8 ( 8)        12( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       255( 0.01%)        13( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.01% V
Early Global Route congestion estimation runtime: 1.50 seconds, mem = 2093.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  8: Total net bbox = 3.194e+04 (1.27e+04 1.92e+04)
              Est.  stn bbox = 3.941e+04 (1.52e+04 2.43e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2031.2M
Iteration  9: Total net bbox = 3.114e+04 (1.25e+04 1.87e+04)
              Est.  stn bbox = 3.854e+04 (1.49e+04 2.37e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 2031.2M
Iteration 10: Total net bbox = 3.136e+04 (1.26e+04 1.88e+04)
              Est.  stn bbox = 3.875e+04 (1.50e+04 2.37e+04)
              cpu = 0:00:06.9 real = 0:00:07.0 mem = 2070.2M
Iteration 11: Total net bbox = 3.150e+04 (1.26e+04 1.89e+04)
              Est.  stn bbox = 3.890e+04 (1.51e+04 2.38e+04)
              cpu = 0:00:15.3 real = 0:00:15.0 mem = 2178.5M
Iteration 12: Total net bbox = 3.165e+04 (1.27e+04 1.89e+04)
              Est.  stn bbox = 3.906e+04 (1.52e+04 2.39e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 2041.5M
Move report: Timing Driven Placement moves 286 insts, mean move: 15.83 um, max move: 209.30 um 
	Max move on inst (fifomem/FE_OFC45_wdata_1): (687.75, 428.74) --> (478.46, 428.73)

Finished Incremental Placement (cpu=0:00:29.0, real=0:00:29.0, mem=2041.5M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:25 mem=2032.8M) ***
Total net bbox length = 3.186e+04 (1.291e+04 1.895e+04) (ext = 4.875e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 75 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 286 insts, mean move: 1.07 um, max move: 3.82 um 
	Max move on inst (wptr_full/FE_OFC42_waddr_9): (436.69, 582.55) --> (436.19, 579.22)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2032.8MB
Summary Report:
Instances move: 286 (out of 286 movable)
Instances flipped: 0
Mean displacement: 1.07 um
Max displacement: 3.82 um (Instance: wptr_full/FE_OFC42_waddr_9) (436.69, 582.55) -> (436.192, 579.224)
	Length: 10 sites, height: 1 rows, site name: unit, cell type: NBUFFX4_RVT
Total net bbox length = 3.158e+04 (1.256e+04 1.902e+04) (ext = 4.859e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2032.8MB
*** Finished refinePlace (0:02:25 mem=2032.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 73417 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8891
[NR-eGR] #PG Blockages       : 73417
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 340 nets ( ignored 0 )
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 325
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 325 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.429774e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        13( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        15( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)        84( 0.02%)         8( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)        33( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M9 ( 9)        16( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       189( 0.00%)         8( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 1.37 seconds, mem = 2084.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0  1182 
[NR-eGR]  M2    (2V)          4809  1618 
[NR-eGR]  M3    (3H)          7449   804 
[NR-eGR]  M4    (4V)          4323   392 
[NR-eGR]  M5    (5H)          3842   322 
[NR-eGR]  M6    (6V)          9970   184 
[NR-eGR]  M7    (7H)          3156    30 
[NR-eGR]  M8    (8V)           965     9 
[NR-eGR]  M9    (9H)           156     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        34670  4541 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 31583um
[NR-eGR] Total length: 34670um, number of vias: 4541
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2300um, number of vias: 446
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.19 seconds, mem = 2043.4M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:32.5, real=0:00:33.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2013.4M)
Extraction called for design 'fifo1_sram' of instances=319 and nets=552 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2013.418M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 1616.8M, totSessionCpu=0:02:27 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2018.32)
Total number of fetched objects 538
End delay calculation. (MEM=2047.27 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2047.27 CPU=0:00:00.4 REAL=0:00:00.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:33.6/0:00:33.7 (1.0), totSession cpu/real = 0:02:27.7/0:03:24.4 (0.7), mem = 2047.3M
Begin: GigaOpt DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:27.8/0:03:24.4 (0.7), mem = 2063.3M
Info: 15 io nets excluded
Info: 6 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|     2|    -0.05|    13|    69|    -0.04|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0|  0.27%|          |         |
|     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0.23|     0.00|       2|       0|       3|  0.27%| 0:00:00.0|  2126.1M|
|     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0|  0.27%| 0:00:00.0|  2126.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2126.1M) ***

*** Starting refinePlace (0:02:30 mem=2123.1M) ***
Total net bbox length = 3.159e+04 (1.257e+04 1.902e+04) (ext = 4.859e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 77 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 2 insts, mean move: 1.67 um, max move: 1.67 um 
	Max move on inst (fifomem/FE_OFC68_wdata_1): (689.12, 422.06) --> (689.12, 420.38)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2126.2MB
Summary Report:
Instances move: 2 (out of 288 movable)
Instances flipped: 0
Mean displacement: 1.67 um
Max displacement: 1.67 um (Instance: fifomem/FE_OFC68_wdata_1) (689.12, 422.056) -> (689.12, 420.384)
	Length: 10 sites, height: 1 rows, site name: unit, cell type: NBUFFX4_RVT
Total net bbox length = 3.159e+04 (1.257e+04 1.903e+04) (ext = 4.859e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2126.2MB
*** Finished refinePlace (0:02:30 mem=2126.2M) ***
*** maximum move = 1.67 um ***
*** Finished re-routing un-routed nets (2123.2M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=2123.2M) ***
*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:02:30.1/0:03:26.8 (0.7), mem = 2044.1M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=2044.1M)
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.231  |  0.313  |  0.231  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.271%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:58, real = 0:00:59, mem = 1667.0M, totSessionCpu=0:02:30 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 15 io nets excluded
Info: 6 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:30.8/0:03:27.4 (0.7), mem = 2101.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.27
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.27%|        -|   0.000|   0.000|   0:00:00.0| 2101.5M|
|    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2101.5M|
|    0.27%|        2|   0.000|   0.000|   0:00:00.0| 2120.6M|
|    0.27%|        5|   0.000|   0.000|   0:00:00.0| 2120.6M|
|    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2120.6M|
|    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2120.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.27
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 12 skipped = 0, called in commitmove = 5, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** Starting refinePlace (0:02:32 mem=2120.6M) ***
Total net bbox length = 3.158e+04 (1.255e+04 1.902e+04) (ext = 5.119e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 75 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2120.6MB
Summary Report:
Instances move: 0 (out of 286 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.158e+04 (1.255e+04 1.902e+04) (ext = 5.119e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2120.6MB
*** Finished refinePlace (0:02:32 mem=2120.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2120.6M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=2120.6M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:02:32.3/0:03:28.9 (0.7), mem = 2120.6M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=2044.52M, totSessionCpu=0:02:32).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:32.3/0:03:28.9 (0.7), mem = 2044.5M
Info: 15 io nets excluded
Info: 6 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0|  0.27%|          |         |
|     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0|  0.27%| 0:00:00.0|  2101.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2101.8M) ***

*** DrvOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.8 (0.9), totSession cpu/real = 0:02:33.1/0:03:29.7 (0.7), mem = 2044.7M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:02:33 mem=2044.7M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 75 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2044.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2044.7MB
Summary Report:
Instances move: 0 (out of 286 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2044.7MB
*** Finished refinePlace (0:02:33 mem=2044.7M) ***
Register exp ratio and priority group on 0 nets on 538 nets : 

Active setup views:
 func_max_scenario
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fifo1_sram' of instances=319 and nets=552 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2019.312M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2030.88)
Total number of fetched objects 538
End delay calculation. (MEM=2058.08 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2058.08 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:02:34 mem=2058.1M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 73417 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8891
[NR-eGR] #PG Blockages       : 73417
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 340 nets ( ignored 0 )
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 325
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 325 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.434455e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)        86( 0.02%)         4( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)        19( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)        13( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       157( 0.00%)         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.88 sec, Real: 1.87 sec, Curr Mem: 2094.61 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.35 |          0.35 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 0.35 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   401.99   589.26   455.50   642.76 |        0.35   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:04, real = 0:01:05, mem = 1671.2M, totSessionCpu=0:02:37 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.231  |  0.313  |  0.231  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.269%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:05, real = 0:01:10, mem = 1672.7M, totSessionCpu=0:02:37 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:01:24, real = 0:01:31, mem = 1939.1M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-5140           4  Global net connect rules have not been c...
WARNING   IMPSP-315            4  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 16 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:01:24.2/0:01:30.7 (0.9), totSession cpu/real = 0:02:37.5/0:03:38.8 (0.7), mem = 1939.1M
<CMD> redirect -tee ../reports/fifo1_sram.innovus.place.congestion.2d.rpt { reportCongestion -hotSpot -overflow -includeBlockage }
<CMD> redirect -tee ../reports/fifo1_sram.innovus.place.congestion.3d.rpt { reportCongestion -hotSpot -overflow -includeBlockage -3d }
<CMD> timeDesign -preCTS -prefix place -outDir ../reports/fifo1_sram.innovus -expandedViews
*** timeDesign #1 [begin] : totSession cpu/real = 0:02:38.4/0:03:39.9 (0.7), mem = 1939.1M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1939.1M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.231  |  0.313  |  0.231  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_max_scenario   |  0.231  |  0.313  |  0.231  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|                    |   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.429%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------------
Reported timing to dir ../reports/fifo1_sram.innovus
Total CPU time: 1.18 sec
Total Real time: 6.0 sec
Total Memory Usage: 1930.566406 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:01.2/0:00:05.9 (0.2), totSession cpu/real = 0:02:39.6/0:03:45.8 (0.7), mem = 1930.6M
<CMD> redirect -tee ../reports/fifo1_sram.innovus.place.density.rpt { reportDensityMap }
<CMD> summaryReport -noHtml -outfile ../reports/fifo1_sram.innovus.place.summary.rpt
Start to collect the design information.
Build netlist information for Cell fifo1_sram.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Generating IO cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Generate multi-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/fifo1_sram.innovus.place.summary.rpt
<CMD> saveDesign fifo1_sram_place.innovus
#% Begin save design ... (date=04/09 22:10:08, mem=1567.9M)
% Begin Save ccopt configuration ... (date=04/09 22:10:08, mem=1567.9M)
% End Save ccopt configuration ... (date=04/09 22:10:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1568.0M, current mem=1568.0M)
% Begin Save netlist data ... (date=04/09 22:10:09, mem=1568.0M)
Writing Binary DB to fifo1_sram_place.innovus.dat.tmp/fifo1_sram.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/09 22:10:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1568.0M, current mem=1568.0M)
Saving symbol-table file ...
Saving congestion map file fifo1_sram_place.innovus.dat.tmp/fifo1_sram.route.congmap.gz ...
% Begin Save AAE data ... (date=04/09 22:10:10, mem=1568.2M)
Saving AAE Data ...
% End Save AAE data ... (date=04/09 22:10:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1568.2M, current mem=1568.2M)
Saving preference file fifo1_sram_place.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/09 22:10:11, mem=1568.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/09 22:10:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1568.6M, current mem=1568.6M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/09 22:10:12, mem=1568.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/09 22:10:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1568.7M, current mem=1568.7M)
% Begin Save routing data ... (date=04/09 22:10:12, mem=1568.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1939.8M) ***
% End Save routing data ... (date=04/09 22:10:12, total cpu=0:00:00.1, real=0:00:01.0, peak res=1568.7M, current mem=1568.7M)
Saving property file fifo1_sram_place.innovus.dat.tmp/fifo1_sram.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1942.8M) ***
Saving rc congestion map fifo1_sram_place.innovus.dat.tmp/fifo1_sram.congmap.gz ...
% Begin Save power constraints data ... (date=04/09 22:10:14, mem=1568.8M)
% End Save power constraints data ... (date=04/09 22:10:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1568.8M, current mem=1568.8M)
cmin cmax
Generated self-contained design fifo1_sram_place.innovus.dat.tmp
#% End save design ... (date=04/09 22:10:15, total cpu=0:00:02.1, real=0:00:07.0, peak res=1568.8M, current mem=1567.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDesignMode -process 28
##  Process: 28            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 28nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
<CMD> setOptMode -usefulSkew false
<CMD> setOptMode -usefulSkewCCOpt none
<CMD> setOptMode -usefulSkewPostRoute false
<CMD> setOptMode -usefulSkewPreCTS false
<CMD> set_ccopt_property update_io_latency false
<CMD> set_ccopt_property routing_top_min_fanout 10000
<CMD> add_ndr -name CTS_RULE -spacing {M1 0.1 M2:M8 0.112 } -width_multiplier {M3:M8 2 } -generate_via
Start generating vias ..
#Skip building auto via since it is not turned on.
Via generation completed.
<CMD> create_route_type -name top_type -non_default_rule CTS_RULE -top_preferred_layer M8 -bottom_preferred_layer M7
<CMD> set_ccopt_property -net_type top route_type top_type
<CMD> create_route_type -name trunk_type -non_default_rule CTS_RULE -top_preferred_layer M6 -bottom_preferred_layer M5
<CMD> set_ccopt_property -net_type trunk route_type trunk_type
<CMD> setNanoRouteMode -droutePostRouteSpreadWire false
<CMD> ccopt_design
#% Begin ccopt_design (date=04/09 22:10:16, mem=1528.6M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:02:42.9/0:03:54.1 (0.7), mem = 1941.5M
Runtime...
**INFO: User's settings:
setNanoRouteMode -drouteEndIteration           10
setNanoRouteMode -droutePostRouteSpreadWire    false
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          13.3
setDesignMode -process                         28
setExtractRCMode -coupling_c_th                0.1
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setOptMode -activeHoldViews                    { func_min_scenario }
setOptMode -activeSetupViews                   { func_max_scenario }
setOptMode -autoSetupViews                     { func_max_scenario}
setOptMode -autoTDGRSetupViews                 { func_max_scenario}
setOptMode -drcMargin                          0
setOptMode -fixDrc                             true
setOptMode -optimizeFF                         true
setOptMode -preserveAllSequential              true
setOptMode -setupTargetSlack                   0
setOptMode -usefulSkew                         false
setOptMode -usefulSkewCCOpt                    none
setOptMode -usefulSkewPostRoute                false
setOptMode -usefulSkewPreCTS                   false

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): func_max_sdc func_min_sdc
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for wclk2x...
  clock_tree wclk2x contains 8 sinks and 0 clock gates.
Extracting original clock gating for wclk2x done.
Extracting original clock gating for wclk...
  clock_tree wclk contains 52 sinks and 0 clock gates.
Extracting original clock gating for wclk done.
Extracting original clock gating for rclk...
  clock_tree rclk contains 52 sinks and 0 clock gates.
Extracting original clock gating for rclk done.
The skew group rclk/func_max_sdc was created. It contains 52 sinks and 1 sources.
The skew group wclk/func_max_sdc was created. It contains 52 sinks and 1 sources.
The skew group wclk2x/func_max_sdc was created. It contains 8 sinks and 1 sources.
The skew group rclk/func_min_sdc was created. It contains 52 sinks and 1 sources.
The skew group wclk/func_min_sdc was created. It contains 52 sinks and 1 sources.
The skew group wclk2x/func_min_sdc was created. It contains 8 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort none.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1953.3M, init mem=1953.3M)
*info: Placed = 294            (Fixed = 8)
*info: Unplaced = 0           
Placement Density:0.27%(1237/460023)
Placement Density (including fixed std cells):0.27%(1237/460023)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1953.3M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 112 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 112 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1939.29 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 73417 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8891
[NR-eGR] #PG Blockages       : 73417
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 340 nets ( ignored 0 )
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 325
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 325 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.434455e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)        86( 0.02%)         4( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)        19( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)        13( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       157( 0.00%)         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0  1182 
[NR-eGR]  M2    (2V)          4694  1623 
[NR-eGR]  M3    (3H)          7438   802 
[NR-eGR]  M4    (4V)          4296   390 
[NR-eGR]  M5    (5H)          3818   318 
[NR-eGR]  M6    (6V)         10223   177 
[NR-eGR]  M7    (7H)          3226    26 
[NR-eGR]  M8    (8V)           890     7 
[NR-eGR]  M9    (9H)           120     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        34706  4525 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 31576um
[NR-eGR] Total length: 34706um, number of vias: 4525
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2300um, number of vias: 446
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.82 sec, Real: 1.82 sec, Curr Mem: 1970.03 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.9 real=0:00:01.9)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.4)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
WARNING: For techSite unitdouble, row: (104, 2384) - (579984, 5728) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 5728) - (579984, 9072) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 9072) - (579984, 12416) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 12416) - (579984, 15760) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 15760) - (579984, 19104) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 19104) - (579984, 22448) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 22448) - (579984, 25792) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 25792) - (579984, 29136) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 29136) - (579984, 32480) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 32480) - (579984, 35824) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 35824) - (579984, 39168) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 39168) - (579984, 42512) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 42512) - (579984, 45856) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 45856) - (579984, 49200) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 49200) - (579984, 52544) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 52544) - (579984, 55888) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 55888) - (579984, 59232) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 59232) - (579984, 62576) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 62576) - (579984, 65920) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 65920) - (579984, 69264) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, have a total of 92 rows defined outside of core-box
WARNING: For techSite unit, row: (300000, 300000) - (900096, 301672) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 301672) - (900096, 303344) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 303344) - (900096, 305016) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 305016) - (900096, 306688) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 306688) - (900096, 308360) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 308360) - (900096, 310032) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 888544) - (900096, 890216) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 890216) - (900096, 891888) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 891888) - (900096, 893560) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 893560) - (900096, 895232) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 895232) - (900096, 896904) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 896904) - (900096, 898576) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, have a total of 12 rows defined outside of core-box
Legalization setup done. (took cpu=0:00:00.7 real=0:00:00.6)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    routing_top_min_fanout is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans_sdc is set for at least one object
    update_io_latency: 0 (default: true)
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
WARNING: For techSite unit, row: (300000, 300000) - (900096, 301672) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 301672) - (900096, 303344) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 303344) - (900096, 305016) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 305016) - (900096, 306688) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 306688) - (900096, 308360) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 308360) - (900096, 310032) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 888544) - (900096, 890216) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 890216) - (900096, 891888) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 891888) - (900096, 893560) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 893560) - (900096, 895232) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 895232) - (900096, 896904) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 896904) - (900096, 898576) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, have a total of 12 rows defined outside of core-box
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of rclk, which drives the root of clock_tree rclk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of wclk, which drives the root of clock_tree wclk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of wclk2x, which drives the root of clock_tree wclk2x. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
Clock tree balancer configuration for clock_trees rclk wclk wclk2x:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): top_type (default: default)
    route_type (trunk): trunk_type (default: default)
    routing_top_min_fanout: 10000 (default: unset)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {NBUFFX32_RVT NBUFFX16_RVT NBUFFX8_RVT NBUFFX4_RVT NBUFFX2_RVT}
  Inverters:   {INVX32_RVT INVX16_RVT INVX8_RVT INVX4_RVT INVX2_RVT INVX1_RVT INVX0_RVT}
  Clock gates: CGLPPSX16_RVT CGLPPSX16_HVT CGLPPSX8_RVT CGLPPSX8_HVT CGLPPSX4_RVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 276620.241um^2
Top Routing info:
  Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner max_corner:setup, late and power domain auto-default:
  Slew time target (leaf):    0.250ns
  Slew time target (trunk):   0.250ns
  Slew time target (top):     0.250ns
  Buffer unit delay: 0.085ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=1162.562um, saturatedSlew=0.123ns, speed=6944.815um per ns, cellArea=9.181um^2 per 1000um}
    Inverter  : {lib_cell:INVX32_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=669.322um, saturatedSlew=0.082ns, speed=9187.673um per ns, cellArea=13.669um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX16_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.173ns, speed=1816.118um per ns, cellArea=16.281um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=1203.317um, saturatedSlew=0.121ns, speed=7270.798um per ns, cellArea=8.871um^2 per 1000um}
    Inverter  : {lib_cell:INVX32_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=699.627um, saturatedSlew=0.082ns, speed=9597.078um per ns, cellArea=13.077um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.135ns, speed=2065.658um per ns, cellArea=14.976um^2 per 1000um}


Logic Sizing Table:

-------------------------------------------------------------------
Cell        Instance count    Source         Eligible library cells
-------------------------------------------------------------------
I1025_NS          3           library set    {I1025_NS}
-------------------------------------------------------------------


Clock tree timing engine global stage delay update for max_corner:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk2x' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk2x'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group rclk/func_max_sdc:
  Sources:                     pin rclk
  Total number of sinks:       52
  Delay constrained sinks:     52
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.085ns
  Insertion delay target:      0.230ns
Clock tree balancer configuration for skew_group rclk/func_min_sdc:
  Sources:                     pin rclk
  Total number of sinks:       52
  Delay constrained sinks:     52
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.085ns
Clock tree balancer configuration for skew_group wclk/func_max_sdc:
  Sources:                     pin wclk
  Total number of sinks:       52
  Delay constrained sinks:     52
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.085ns
  Insertion delay target:      0.230ns
Clock tree balancer configuration for skew_group wclk/func_min_sdc:
  Sources:                     pin wclk
  Total number of sinks:       52
  Delay constrained sinks:     52
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.085ns
Clock tree balancer configuration for skew_group wclk2x/func_max_sdc:
  Sources:                     pin wclk2x
  Total number of sinks:       8
  Delay constrained sinks:     8
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.085ns
  Insertion delay target:      0.230ns
Clock tree balancer configuration for skew_group wclk2x/func_min_sdc:
  Sources:                     pin wclk2x
  Total number of sinks:       8
  Delay constrained sinks:     8
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.085ns
Primary reporting skew groups are:
skew_group rclk/func_max_sdc with 52 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=3, total=3
  sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
  misc counts      : r=3, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36000.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2619.260um, total=2619.260um
Clock DAG library cell distribution initial state {count}:
 Logics: I1025_NS: 3 
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:06.5 real=0:00:06.5)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:09.1 real=0:00:09.0)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=3, total=3
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36000.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2619.260um, total=2619.260um
    Clock DAG library cell distribution before merging {count}:
     Logics: I1025_NS: 3 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              3
    Globally unique logic expressions               3
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   3
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=3, total=3
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36000.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2619.260um, total=2619.260um
    Clock DAG library cell distribution before clustering {count}:
     Logics: I1025_NS: 3 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree wclk...
      Clustering clock_tree wclk done.
      Clustering clock_tree rclk...
      Clustering clock_tree rclk done.
      Clustering clock_tree wclk2x...
      Clustering clock_tree wclk2x done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      hp wire lengths  : top=0.000um, trunk=1200.920um, leaf=1647.969um, total=2848.889um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk2x'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_rclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:02:53 mem=2081.1M) ***
Total net bbox length = 3.180e+04 (1.271e+04 1.909e+04) (ext = 5.338e+03)
Move report: Detail placement moves 1 insts, mean move: 3.34 um, max move: 3.34 um 
	Max move on inst (CTS_ccl_a_buf_00001): (424.64, 460.51) --> (424.64, 463.86)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2100.2MB
Summary Report:
Instances move: 1 (out of 288 movable)
Instances flipped: 0
Mean displacement: 3.34 um
Max displacement: 3.34 um (Instance: CTS_ccl_a_buf_00001) (424.64, 460.512) -> (424.64, 463.856)
	Length: 42 sites, height: 1 rows, site name: unit, cell type: NBUFFX32_RVT
Total net bbox length = 3.180e+04 (1.271e+04 1.910e+04) (ext = 5.341e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2100.2MB
*** Finished refinePlace (0:02:53 mem=2100.2M) ***
    ClockRefiner summary
    All clock instances: Moved 1, flipped 0 and cell swapped 0 (out of a total of 109).
    The largest move was 3.34 um for CTS_ccl_a_buf_00001.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for max_corner:setup.late...
    Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk2x'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_rclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [3.344,3.344)           1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------------
        3.344        (424.640,460.512)    (424.640,463.856)    CTS_ccl_a_buf_00001 (a lib_cell NBUFFX32_RVT) at (424.640,463.856), in power domain auto-default
        0            (427.220,461.655)    (427.220,461.655)    CTS_ccl_a_buf_00002 (a lib_cell NBUFFX32_RVT) at (424.488,460.512), in power domain auto-default
        0            (427.372,464.999)    (427.372,464.999)    CTS_ccl_a_buf_00001 (a lib_cell NBUFFX32_RVT) at (424.640,463.856), in power domain auto-default
        0            (316.258,299.152)    (316.258,299.152)    cell io_b_rclk (a lib_cell I1025_NS) at (300.000,0.000), in power domain auto-default
        0            (596.306,299.152)    (596.306,299.152)    cell io_b_wclk (a lib_cell I1025_NS) at (580.048,0.000), in power domain auto-default
        0            (689.655,299.152)    (689.655,299.152)    cell io_b_wclk2x (a lib_cell I1025_NS) at (673.397,0.000), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.8 real=0:00:00.8)
    Clock DAG stats after 'Clustering':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=85.420fF, leaf=163.605fF, total=249.025fF
      wire lengths     : top=0.000um, trunk=605.506um, leaf=1801.820um, total=2407.326um
      hp wire lengths  : top=0.000um, trunk=1204.264um, leaf=1647.969um, total=2852.233um
    Clock DAG net violations after 'Clustering':
      Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.205ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.124ns sd=0.072ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Clustering':
      skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569, avg=0.560, sd=0.004], skew [0.029 vs 0.085], 100% {0.539, 0.569} (wid=0.033 ws=0.029) (gid=0.536 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569, avg=0.560, sd=0.004], skew [0.029 vs 0.085], 100% {0.539, 0.569} (wid=0.033 ws=0.029) (gid=0.536 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.539, max=0.569, avg=0.560, sd=0.004], skew [0.029 vs 0.085], 100% {0.539, 0.569} (wid=0.033 ws=0.029) (gid=0.536 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.542, max=0.563, avg=0.559, sd=0.003], skew [0.021 vs 0.085], 100% {0.542, 0.563} (wid=0.027 ws=0.021) (gid=0.537 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.542, max=0.563, avg=0.559, sd=0.003], skew [0.021 vs 0.085], 100% {0.542, 0.563} (wid=0.027 ws=0.021) (gid=0.537 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.445, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.445} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.445, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.445} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
    Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.0 real=0:00:01.0)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         8 (unrouted=8, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1546 (unrouted=1224, trialRouted=322, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1212, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 8 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 8 nets for routing of which 5 have one or more fixed wires.
(ccopt eGR): Start to route 8 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 2235 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8891
[NR-eGR] #PG Blockages       : 2235
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 342 nets ( ignored 334 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 5 clock nets ( 5 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 2
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.069360e+02um
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.528064e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.497824e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 4: 0.01% H + 0.00% V. EstWL: 4.308744e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.102944e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0  1170 
[NR-eGR]  M2    (2V)          4012  1577 
[NR-eGR]  M3    (3H)          7191   802 
[NR-eGR]  M4    (4V)          5006   382 
[NR-eGR]  M5    (5H)          4011   312 
[NR-eGR]  M6    (6V)         10303   187 
[NR-eGR]  M7    (7H)          3282    26 
[NR-eGR]  M8    (8V)           890     7 
[NR-eGR]  M9    (9H)           120     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        34816  4463 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 31805um
[NR-eGR] Total length: 34816um, number of vias: 4463
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2410um, number of vias: 384
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0   100 
[NR-eGR]  M2    (2V)            42   110 
[NR-eGR]  M3    (3H)           232    92 
[NR-eGR]  M4    (4V)           825    45 
[NR-eGR]  M5    (5H)           406    20 
[NR-eGR]  M6    (6V)           712    17 
[NR-eGR]  M7    (7H)           193     0 
[NR-eGR]  M8    (8V)             0     0 
[NR-eGR]  M9    (9H)             0     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total         2410   384 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1937um
[NR-eGR] Total length: 2410um, number of vias: 384
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2410um, number of vias: 384
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.72 sec, Real: 2.71 sec, Curr Mem: 2123.79 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:02.8 real=0:00:02.8)
    Routing using eGR only done.
Net route status summary:
  Clock:         8 (unrouted=3, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1546 (unrouted=1224, trialRouted=322, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1212, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:56.8/0:04:07.9 (0.7), mem = 2123.8M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 73417 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8891
[NR-eGR] #PG Blockages       : 73417
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 469
[NR-eGR] Read 342 nets ( ignored 5 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 322
[NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 322 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.209571e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        16( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)        87( 0.02%)         2( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)        24( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       174( 0.00%)         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 1.56 seconds, mem = 2172.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0  1170 
[NR-eGR]  M2    (2V)          4059  1569 
[NR-eGR]  M3    (3H)          7154   804 
[NR-eGR]  M4    (4V)          4958   386 
[NR-eGR]  M5    (5H)          4059   316 
[NR-eGR]  M6    (6V)         10238   191 
[NR-eGR]  M7    (7H)          3225    33 
[NR-eGR]  M8    (8V)           966    11 
[NR-eGR]  M9    (9H)           182     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        34840  4480 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 31805um
[NR-eGR] Total length: 34840um, number of vias: 4480
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.21 seconds, mem = 2119.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.8, real=0:00:01.0)
*** IncrReplace #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:02:58.6/0:04:09.7 (0.7), mem = 2119.0M
    Congestion Repair done. (took cpu=0:00:01.8 real=0:00:01.8)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:04.9 real=0:00:04.9)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'fifo1_sram' of instances=321 and nets=1554 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 2119.008M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
  Clock tree timing engine global stage delay update for max_corner:setup.late...
  Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
    sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
    misc counts      : r=3, pp=0
    cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
    cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
    sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
    wire capacitance : top=0.000fF, trunk=85.472fF, leaf=163.964fF, total=249.436fF
    wire lengths     : top=0.000um, trunk=605.506um, leaf=1801.820um, total=2407.326um
    hp wire lengths  : top=0.000um, trunk=1204.264um, leaf=1647.969um, total=2852.233um
  Clock DAG net violations after clustering cong repair call:
    Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.205ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Leaf  : target=0.250ns count=3 avg=0.124ns sd=0.072ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: NBUFFX32_RVT: 2 
   Logics: I1025_NS: 3 
  Primary reporting skew groups after clustering cong repair call:
    skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569, avg=0.560, sd=0.004], skew [0.029 vs 0.085], 100% {0.539, 0.569} (wid=0.033 ws=0.029) (gid=0.536 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569, avg=0.560, sd=0.004], skew [0.029 vs 0.085], 100% {0.539, 0.569} (wid=0.033 ws=0.029) (gid=0.536 gs=0.000)
    skew_group rclk/func_min_sdc: insertion delay [min=0.539, max=0.569, avg=0.560, sd=0.004], skew [0.029 vs 0.085], 100% {0.539, 0.569} (wid=0.033 ws=0.029) (gid=0.536 gs=0.000)
    skew_group wclk/func_max_sdc: insertion delay [min=0.542, max=0.564, avg=0.559, sd=0.003], skew [0.021 vs 0.085], 100% {0.542, 0.564} (wid=0.027 ws=0.021) (gid=0.537 gs=0.000)
    skew_group wclk/func_min_sdc: insertion delay [min=0.542, max=0.564, avg=0.559, sd=0.003], skew [0.021 vs 0.085], 100% {0.542, 0.564} (wid=0.027 ws=0.021) (gid=0.537 gs=0.000)
    skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
    skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:05.8 real=0:00:05.8)
  Stage::Clustering done. (took cpu=0:00:06.8 real=0:00:06.8)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=85.472fF, leaf=163.964fF, total=249.436fF
      wire lengths     : top=0.000um, trunk=605.506um, leaf=1801.820um, total=2407.326um
      hp wire lengths  : top=0.000um, trunk=1204.264um, leaf=1647.969um, total=2852.233um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.205ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.124ns sd=0.072ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
      skew_group rclk/func_min_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
      skew_group wclk/func_max_sdc: insertion delay [min=0.542, max=0.564], skew [0.021 vs 0.085]
      skew_group wclk/func_min_sdc: insertion delay [min=0.542, max=0.564], skew [0.021 vs 0.085]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
    Legalizer API calls during this step: 131 succeeded with high effort: 131 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.3 real=0:00:00.3)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=85.472fF, leaf=163.964fF, total=249.436fF
      wire lengths     : top=0.000um, trunk=605.506um, leaf=1801.820um, total=2407.326um
      hp wire lengths  : top=0.000um, trunk=1204.264um, leaf=1647.969um, total=2852.233um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.205ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.124ns sd=0.072ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569, avg=0.560, sd=0.004], skew [0.029 vs 0.085], 100% {0.539, 0.569} (wid=0.033 ws=0.029) (gid=0.536 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569, avg=0.560, sd=0.004], skew [0.029 vs 0.085], 100% {0.539, 0.569} (wid=0.033 ws=0.029) (gid=0.536 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.539, max=0.569, avg=0.560, sd=0.004], skew [0.029 vs 0.085], 100% {0.539, 0.569} (wid=0.033 ws=0.029) (gid=0.536 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.542, max=0.564, avg=0.559, sd=0.003], skew [0.021 vs 0.085], 100% {0.542, 0.564} (wid=0.027 ws=0.021) (gid=0.537 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.542, max=0.564, avg=0.559, sd=0.003], skew [0.021 vs 0.085], 100% {0.542, 0.564} (wid=0.027 ws=0.021) (gid=0.537 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::DRV Fixing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=85.472fF, leaf=163.964fF, total=249.436fF
      wire lengths     : top=0.000um, trunk=605.506um, leaf=1801.820um, total=2407.326um
      hp wire lengths  : top=0.000um, trunk=1204.264um, leaf=1647.969um, total=2852.233um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.205ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.124ns sd=0.072ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
      skew_group rclk/func_min_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
      skew_group wclk/func_max_sdc: insertion delay [min=0.542, max=0.564], skew [0.021 vs 0.085]
      skew_group wclk/func_min_sdc: insertion delay [min=0.542, max=0.564], skew [0.021 vs 0.085]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=85.472fF, leaf=163.964fF, total=249.436fF
      wire lengths     : top=0.000um, trunk=605.506um, leaf=1801.820um, total=2407.326um
      hp wire lengths  : top=0.000um, trunk=1204.264um, leaf=1647.969um, total=2852.233um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.205ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.124ns sd=0.072ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
      skew_group rclk/func_min_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
      skew_group wclk/func_max_sdc: insertion delay [min=0.542, max=0.564], skew [0.021 vs 0.085]
      skew_group wclk/func_min_sdc: insertion delay [min=0.542, max=0.564], skew [0.021 vs 0.085]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=85.472fF, leaf=163.964fF, total=249.436fF
      wire lengths     : top=0.000um, trunk=605.506um, leaf=1801.820um, total=2407.326um
      hp wire lengths  : top=0.000um, trunk=1204.264um, leaf=1647.969um, total=2852.233um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.205ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.124ns sd=0.072ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
      skew_group rclk/func_min_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
      skew_group wclk/func_max_sdc: insertion delay [min=0.542, max=0.564], skew [0.021 vs 0.085]
      skew_group wclk/func_min_sdc: insertion delay [min=0.542, max=0.564], skew [0.021 vs 0.085]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
    Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=85.472fF, leaf=164.043fF, total=249.515fF
      wire lengths     : top=0.000um, trunk=605.506um, leaf=1801.795um, total=2407.301um
      hp wire lengths  : top=0.000um, trunk=1204.264um, leaf=1647.969um, total=2852.233um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.205ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.124ns sd=0.072ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
    Skew group summary after 'Removing longest path buffering':
      skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
      skew_group rclk/func_min_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
      skew_group wclk/func_max_sdc: insertion delay [min=0.542, max=0.564], skew [0.021 vs 0.085]
      skew_group wclk/func_min_sdc: insertion delay [min=0.542, max=0.564], skew [0.021 vs 0.085]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
      wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
      hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.023 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.023) (gid=0.538 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.023 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.023) (gid=0.538 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.023 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.023) (gid=0.538 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
    Legalizer API calls during this step: 81 succeeded with high effort: 81 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.8 real=0:00:00.8)
  CCOpt::Phase::Construction done. (took cpu=0:00:08.1 real=0:00:08.1)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
      wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
      hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
    Skew group summary after 'Improving clock tree routing':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
      skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
      skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
      skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk2x'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_rclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
      wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
      hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
      skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
      skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
      skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
      wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
      hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.023 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.023) (gid=0.538 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.023 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.023) (gid=0.538 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.023 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.023) (gid=0.538 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 6 skew groups; 6 fragments, 6 fraglets and 7 vertices; 94 variables and 234 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group rclk/func_max_sdc from 0.273ns to 0.566ns.
Type 'man IMPCCOPT-1059' for more detail.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group wclk/func_max_sdc from 0.273ns to 0.560ns.
Type 'man IMPCCOPT-1059' for more detail.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group wclk2x/func_max_sdc from 0.273ns to 0.445ns.
Type 'man IMPCCOPT-1059' for more detail.
      
      Slackened skew group targets:
      
      -------------------------------------------------------------------
      Skew group             Desired    Slackened    Desired    Slackened
                             Target     Target       Target     Target
                             Max ID     Max ID       Skew       Skew
      -------------------------------------------------------------------
      rclk/func_max_sdc       0.273       0.566         -           -
      wclk/func_max_sdc       0.273       0.560         -           -
      wclk2x/func_max_sdc     0.273       0.445         -           -
      -------------------------------------------------------------------
      
      
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 9 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
          sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
          misc counts      : r=3, pp=0
          cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
          cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
          sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
          wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
          wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
          hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
          Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: NBUFFX32_RVT: 2 
         Logics: I1025_NS: 3 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
          sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
          misc counts      : r=3, pp=0
          cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
          cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
          sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
          wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
          wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
          hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
          Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: NBUFFX32_RVT: 2 
         Logics: I1025_NS: 3 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
          sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
          misc counts      : r=3, pp=0
          cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
          cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
          sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
          wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
          wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
          hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
          Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: NBUFFX32_RVT: 2 
         Logics: I1025_NS: 3 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
      wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
      hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
    sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
    misc counts      : r=3, pp=0
    cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
    cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
    sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
    wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
    wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
    hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: NBUFFX32_RVT: 2 
   Logics: I1025_NS: 3 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
  Skew group summary after Approximately balancing fragments:
    skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
    skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
    skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
    skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
    skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
    skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
      wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
      hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
    Skew group summary after 'Improving fragments clock skew':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
      skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
      skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
      skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 6 skew groups; 6 fragments, 6 fraglets and 7 vertices; 94 variables and 234 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
          sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
          misc counts      : r=3, pp=0
          cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
          cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
          sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
          wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
          wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
          hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
          Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: NBUFFX32_RVT: 2 
         Logics: I1025_NS: 3 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
      wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
      hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
    Skew group summary after 'Approximately balancing step':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
      skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
      skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
      skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
      wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
      hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
    Skew group summary after 'Fixing clock tree overload':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
      skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
      skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
      skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
      wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
      hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.023 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.023) (gid=0.538 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.023 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.023) (gid=0.538 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.023 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.023) (gid=0.538 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for max_corner:setup.late...
  Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
    sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
    misc counts      : r=3, pp=0
    cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
    cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
    sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
    wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
    wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
    hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Leaf  : target=0.250ns count=3 avg=0.123ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: NBUFFX32_RVT: 2 
   Logics: I1025_NS: 3 
  Primary reporting skew groups before polishing:
    skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.024 vs 0.085]
  Skew group summary before polishing:
    skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.024 vs 0.085]
    skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567], skew [0.024 vs 0.085]
    skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.560], skew [0.022 vs 0.085]
    skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.560], skew [0.022 vs 0.085]
    skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
    skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
  Merging balancing drivers for power...
    Tried: 9 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
      wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
      hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.123ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.024 vs 0.085]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.024 vs 0.085]
      skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567], skew [0.024 vs 0.085]
      skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.560], skew [0.022 vs 0.085]
      skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.560], skew [0.022 vs 0.085]
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
      wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
      hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.123ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.560} (wid=0.026 ws=0.022) (gid=0.535 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.560} (wid=0.026 ws=0.022) (gid=0.535 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk2x'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_rclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk2x'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_rclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk2x'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_rclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk2x'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_rclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
**WARN: (EMS-27):	Message (IMPCCOPT-2406) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=83.585fF, leaf=165.900fF, total=249.486fF
      wire lengths     : top=0.000um, trunk=592.282um, leaf=1823.129um, total=2415.411um
      hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.123ns sd=0.073ns min=0.080ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
    Legalizer API calls during this step: 76 succeeded with high effort: 76 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=7592.186fF fall=7796.089fF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=83.585fF, leaf=165.900fF, total=249.486fF
      wire lengths     : top=0.000um, trunk=592.282um, leaf=1823.129um, total=2415.411um
      hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.123ns sd=0.073ns min=0.080ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=83.585fF, leaf=165.900fF, total=249.486fF
      wire lengths     : top=0.000um, trunk=592.282um, leaf=1823.129um, total=2415.411um
      hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.250ns count=3 avg=0.123ns sd=0.073ns min=0.080ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
    Legalizer API calls during this step: 64 succeeded with high effort: 64 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.5 real=0:00:00.5)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=8, filtered=8, permitted=2, cannotCompute=0, computed=2, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=10, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=8, filtered=8, permitted=2, cannotCompute=2, computed=0, moveTooSmall=2, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=8, filtered=8, permitted=2, cannotCompute=0, computed=2, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
        sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
        misc counts      : r=3, pp=0
        cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
        cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
        sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
        wire capacitance : top=0.000fF, trunk=83.585fF, leaf=165.900fF, total=249.486fF
        wire lengths     : top=0.000um, trunk=592.282um, leaf=1823.129um, total=2415.411um
        hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
        Leaf  : target=0.250ns count=3 avg=0.123ns sd=0.073ns min=0.080ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: NBUFFX32_RVT: 2 
       Logics: I1025_NS: 3 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
        skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
        skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
        skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
        skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
        skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
      Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 9 , Succeeded = 0 , Constraints Broken = 2 , CannotMove = 7 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk2x' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk2x'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=83.585fF, leaf=165.864fF, total=249.449fF
      wire lengths     : top=0.000um, trunk=592.282um, leaf=1822.879um, total=2415.161um
      hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.002ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
      Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.024 vs 0.085], 100% {0.545, 0.568} (wid=0.029 ws=0.024) (gid=0.539 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.024 vs 0.085], 100% {0.545, 0.568} (wid=0.029 ws=0.024) (gid=0.539 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.024 vs 0.085], 100% {0.545, 0.568} (wid=0.029 ws=0.024) (gid=0.539 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.027 ws=0.022) (gid=0.534 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.027 ws=0.022) (gid=0.534 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
    Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
  Total capacitance is (rise=7841.636fF fall=8045.539fF), of which (rise=249.449fF fall=249.449fF) is wire, and (rise=7592.186fF fall=7796.089fF) is gate.
  Stage::Polishing done. (took cpu=0:00:01.2 real=0:00:01.2)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 5 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:03:03 mem=2101.2M) ***
Total net bbox length = 3.179e+04 (1.267e+04 1.912e+04) (ext = 5.328e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2101.2MB
Summary Report:
Instances move: 0 (out of 288 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.179e+04 (1.267e+04 1.912e+04) (ext = 5.328e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2101.2MB
*** Finished refinePlace (0:03:03 mem=2101.2M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 109).
  Restoring pStatusCts on 5 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.8 real=0:00:01.8)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         8 (unrouted=7, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1546 (unrouted=1224, trialRouted=322, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1212, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 8 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 8 nets for routing of which 5 have one or more fixed wires.
(ccopt eGR): Start to route 8 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 2235 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8891
[NR-eGR] #PG Blockages       : 2235
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 342 nets ( ignored 334 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 5 clock nets ( 5 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 2
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.952320e+02um
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.546456e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.461040e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 4: 0.01% H + 0.00% V. EstWL: 4.230160e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.057800e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 10]
[NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 6.448904e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0  1170 
[NR-eGR]  M2    (2V)          4054  1565 
[NR-eGR]  M3    (3H)          7198   806 
[NR-eGR]  M4    (4V)          4972   381 
[NR-eGR]  M5    (5H)          4006   316 
[NR-eGR]  M6    (6V)         10248   183 
[NR-eGR]  M7    (7H)          3219    33 
[NR-eGR]  M8    (8V)           966    11 
[NR-eGR]  M9    (9H)           182     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        34845  4465 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 31792um
[NR-eGR] Total length: 34845um, number of vias: 4465
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2414um, number of vias: 369
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0   100 
[NR-eGR]  M2    (2V)            37   106 
[NR-eGR]  M3    (3H)           276    94 
[NR-eGR]  M4    (4V)           839    40 
[NR-eGR]  M5    (5H)           353    20 
[NR-eGR]  M6    (6V)           722     9 
[NR-eGR]  M7    (7H)           187     0 
[NR-eGR]  M8    (8V)             0     0 
[NR-eGR]  M9    (9H)             0     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total         2414   369 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1923um
[NR-eGR] Total length: 2414um, number of vias: 369
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2414um, number of vias: 369
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.04 sec, Real: 3.05 sec, Curr Mem: 2126.54 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:03.2 real=0:00:03.2)
      Routing using eGR only done.
Net route status summary:
  Clock:         8 (unrouted=3, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1546 (unrouted=1224, trialRouted=322, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1212, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.2 real=0:00:03.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'fifo1_sram' of instances=321 and nets=1554 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2126.539M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for max_corner:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk2x' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk2x'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
        Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
          sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
          misc counts      : r=3, pp=0
          cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
          cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
          sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
          wire capacitance : top=0.000fF, trunk=82.956fF, leaf=163.819fF, total=246.775fF
          wire lengths     : top=0.000um, trunk=594.162um, leaf=1820.063um, total=2414.225um
          hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
        Clock DAG net violations eGRPC initial state:
          Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
          Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.001ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
          Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: NBUFFX32_RVT: 2 
         Logics: I1025_NS: 3 
        Primary reporting skew groups eGRPC initial state:
          skew_group rclk/func_max_sdc: insertion delay [min=0.544, max=0.569, avg=0.559, sd=0.004], skew [0.025 vs 0.085], 100% {0.544, 0.569} (wid=0.031 ws=0.025) (gid=0.538 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group rclk/func_max_sdc: insertion delay [min=0.544, max=0.569, avg=0.559, sd=0.004], skew [0.025 vs 0.085], 100% {0.544, 0.569} (wid=0.031 ws=0.025) (gid=0.538 gs=0.000)
          skew_group rclk/func_min_sdc: insertion delay [min=0.544, max=0.569, avg=0.559, sd=0.004], skew [0.025 vs 0.085], 100% {0.544, 0.569} (wid=0.031 ws=0.025) (gid=0.538 gs=0.000)
          skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.562, avg=0.559, sd=0.003], skew [0.022 vs 0.085], 100% {0.540, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
          skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.562, avg=0.559, sd=0.003], skew [0.022 vs 0.085], 100% {0.540, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
          skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
          skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
            sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
            misc counts      : r=3, pp=0
            cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
            cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
            sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
            wire capacitance : top=0.000fF, trunk=82.956fF, leaf=163.819fF, total=246.775fF
            wire lengths     : top=0.000um, trunk=594.162um, leaf=1820.063um, total=2414.225um
            hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
            Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.001ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
            Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: NBUFFX32_RVT: 2 
           Logics: I1025_NS: 3 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group rclk/func_max_sdc: insertion delay [min=0.544, max=0.569], skew [0.025 vs 0.085]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group rclk/func_max_sdc: insertion delay [min=0.544, max=0.569], skew [0.025 vs 0.085]
            skew_group rclk/func_min_sdc: insertion delay [min=0.544, max=0.569], skew [0.025 vs 0.085]
            skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.562], skew [0.022 vs 0.085]
            skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.562], skew [0.022 vs 0.085]
            skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447], skew [0.006 vs 0.085]
            skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447], skew [0.006 vs 0.085]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 3 long paths. The largest offset applied was 0.002ns.
            
            
            Skew Group Offsets:
            
            -----------------------------------------------------------------------------------------------
            Skew Group           Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                 Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            -----------------------------------------------------------------------------------------------
            rclk/func_max_sdc     52         3         5.769%      0.002ns       0.569ns         0.567ns
            rclk/func_min_sdc     52         3         5.769%      0.002ns       0.569ns         0.567ns
            -----------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.001        1
              0.001      and above      2
            -------------------------------
            
            Mean=0.002ns Median=0.002ns Std.Dev=0.001ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 4, numSkippedDueToCloseToSkewTarget = 4
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
            sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
            misc counts      : r=3, pp=0
            cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
            cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
            sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
            wire capacitance : top=0.000fF, trunk=82.956fF, leaf=163.819fF, total=246.775fF
            wire lengths     : top=0.000um, trunk=594.162um, leaf=1820.063um, total=2414.225um
            hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
            Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.001ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
            Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: NBUFFX32_RVT: 2 
           Logics: I1025_NS: 3 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group rclk/func_max_sdc: insertion delay [min=0.544, max=0.569], skew [0.025 vs 0.085]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group rclk/func_max_sdc: insertion delay [min=0.544, max=0.569], skew [0.025 vs 0.085]
            skew_group rclk/func_min_sdc: insertion delay [min=0.544, max=0.569], skew [0.025 vs 0.085]
            skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.562], skew [0.022 vs 0.085]
            skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.562], skew [0.022 vs 0.085]
            skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447], skew [0.006 vs 0.085]
            skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447], skew [0.006 vs 0.085]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 8, tested: 8, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 3, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
            sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
            misc counts      : r=3, pp=0
            cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
            cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
            sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
            wire capacitance : top=0.000fF, trunk=82.956fF, leaf=163.819fF, total=246.775fF
            wire lengths     : top=0.000um, trunk=594.162um, leaf=1820.063um, total=2414.225um
            hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
            Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.001ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
            Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: NBUFFX32_RVT: 2 
           Logics: I1025_NS: 3 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group rclk/func_max_sdc: insertion delay [min=0.544, max=0.569], skew [0.025 vs 0.085]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group rclk/func_max_sdc: insertion delay [min=0.544, max=0.569], skew [0.025 vs 0.085]
            skew_group rclk/func_min_sdc: insertion delay [min=0.544, max=0.569], skew [0.025 vs 0.085]
            skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.562], skew [0.022 vs 0.085]
            skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.562], skew [0.022 vs 0.085]
            skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447], skew [0.006 vs 0.085]
            skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447], skew [0.006 vs 0.085]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net wclk2x unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
**WARN: (IMPCCOPT-1304):	Net wclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
**WARN: (IMPCCOPT-1304):	Net rclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
          sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
          misc counts      : r=3, pp=0
          cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
          cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
          sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
          wire capacitance : top=0.000fF, trunk=56.566fF, leaf=163.819fF, total=220.385fF
          wire lengths     : top=0.000um, trunk=594.162um, leaf=1820.063um, total=2414.225um
          hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
        Clock DAG net violations before routing clock trees:
          Capacitance : {count=3, worst=[2574.086fF, 2574.086fF, 2574.086fF]} avg=2574.086fF sd=0.000fF sum=7722.259fF
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
          Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.001ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
          Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: NBUFFX32_RVT: 2 
         Logics: I1025_NS: 3 
        Primary reporting skew groups before routing clock trees:
          skew_group rclk/func_max_sdc: insertion delay [min=0.544, max=0.569, avg=0.559, sd=0.004], skew [0.025 vs 0.085], 100% {0.544, 0.569} (wid=0.031 ws=0.025) (gid=0.538 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group rclk/func_max_sdc: insertion delay [min=0.544, max=0.569, avg=0.559, sd=0.004], skew [0.025 vs 0.085], 100% {0.544, 0.569} (wid=0.031 ws=0.025) (gid=0.538 gs=0.000)
          skew_group rclk/func_min_sdc: insertion delay [min=0.544, max=0.569, avg=0.559, sd=0.004], skew [0.025 vs 0.085], 100% {0.544, 0.569} (wid=0.031 ws=0.025) (gid=0.538 gs=0.000)
          skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.562, avg=0.559, sd=0.003], skew [0.022 vs 0.085], 100% {0.540, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
          skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.562, avg=0.559, sd=0.003], skew [0.022 vs 0.085], 100% {0.540, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
          skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
          skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 5 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:03:07 mem=2104.7M) ***
Total net bbox length = 3.179e+04 (1.267e+04 1.912e+04) (ext = 5.328e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2104.7MB
Summary Report:
Instances move: 0 (out of 288 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.179e+04 (1.267e+04 1.912e+04) (ext = 5.328e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2104.7MB
*** Finished refinePlace (0:03:07 mem=2104.7M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 109).
  Restoring pStatusCts on 5 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:04.6 real=0:00:04.6)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1546 (unrouted=1224, trialRouted=322, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1212, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 8 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 8 nets for routing of which 5 have one or more fixed wires.
(ccopt eGR): Start to route 8 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 2235 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8891
[NR-eGR] #PG Blockages       : 2235
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 342 nets ( ignored 334 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 5 clock nets ( 5 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 2
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.952320e+02um
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.546456e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.461040e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 4: 0.01% H + 0.00% V. EstWL: 4.230160e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.057800e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 10]
[NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 6.448904e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0  1170 
[NR-eGR]  M2    (2V)          4054  1565 
[NR-eGR]  M3    (3H)          7198   806 
[NR-eGR]  M4    (4V)          4972   381 
[NR-eGR]  M5    (5H)          4006   316 
[NR-eGR]  M6    (6V)         10248   183 
[NR-eGR]  M7    (7H)          3219    33 
[NR-eGR]  M8    (8V)           966    11 
[NR-eGR]  M9    (9H)           182     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        34845  4465 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 31792um
[NR-eGR] Total length: 34845um, number of vias: 4465
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2414um, number of vias: 369
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0   100 
[NR-eGR]  M2    (2V)            37   106 
[NR-eGR]  M3    (3H)           276    94 
[NR-eGR]  M4    (4V)           839    40 
[NR-eGR]  M5    (5H)           353    20 
[NR-eGR]  M6    (6V)           722     9 
[NR-eGR]  M7    (7H)           187     0 
[NR-eGR]  M8    (8V)             0     0 
[NR-eGR]  M9    (9H)             0     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total         2414   369 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1923um
[NR-eGR] Total length: 2414um, number of vias: 369
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2414um, number of vias: 369
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.33 sec, Real: 3.32 sec, Curr Mem: 2129.07 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:03.5 real=0:00:03.5)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 8 clock nets with NanoRoute.
  3 nets are default rule and 5 are CTS_RULE.
  Preferred NanoRoute mode settings: Current
-drouteEndIteration 0
-droutePostRouteSpreadWire auto
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=04/09 22:10:44, mem=1685.1M)

globalDetailRoute

#Start globalDetailRoute on Tue Apr  9 22:10:44 2024
#
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=8)
#num needed restored net=0
#need_extraction net=0 (total=1554)
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 2414 um.
#Total half perimeter of net bounding box = 1930 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 37 um.
#Total wire length on LAYER M3 = 276 um.
#Total wire length on LAYER M4 = 839 um.
#Total wire length on LAYER M5 = 353 um.
#Total wire length on LAYER M6 = 722 um.
#Total wire length on LAYER M7 = 187 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 369
#Up-Via Summary (total 369):
#           
#-----------------------
# M1                100
# M2                106
# M3                 94
# M4                 40
# M5                 20
# M6                  9
#-----------------------
#                   369 
#
#Start routing data preparation on Tue Apr  9 22:10:44 2024
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
#WARNING (NRDB-2040) Rule CTS_RULE doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.950] has 1542 nets.
#Voltage range [0.000 - 0.000] has 11 nets.
#Voltage range [0.950 - 0.950] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1697.61 (MB), peak = 1794.27 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1736.00 (MB), peak = 1794.27 (MB)
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.26 (MB)
#Total memory = 1736.26 (MB)
#Peak memory = 1940.16 (MB)
#Data initialization: cpu:00:00:02, real:00:00:02, mem:1.7 GB, peak:1.9 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#      197 ( 2         pin),     51 ( 3         pin),     29 ( 4         pin),
#        4 ( 5         pin),     12 ( 6         pin),      9 ( 7         pin),
#        3 ( 8         pin),     16 ( 9         pin),      2 (10-19      pin),
#        1 (40-49      pin),      3 (50-59      pin),      0 (>=2000     pin).
#Total: 1554 nets, 327 non-trivial nets, 5 fully global routed, 5 clocks,
#       2 nets have nondefault rule, 3 nets have extra space,
#       327 nets (322 automatically) have layer range, 5 nets have weight,
#       5 nets have avoid detour, 5 nets have priority.
#
#  Rule            #net     #shield    Pref.Layer
#------------------------------------------------
#  CTS_RULE           2           0      [ 5,  6]
#
#Nets in 3 layer ranges:
#   (-------,  8 M8  )*:      322 (98.5%)
#   ( 3 M3  ,  4 M4  ) :        3 ( 0.9%)
#   ( 5 M5  ,  6 M6  ) :        2 ( 0.6%)
#
#5 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.63 (MB)
#Total memory = 1776.35 (MB)
#Peak memory = 1940.16 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.9 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 263
#  Total number of overlap segments     =   3 (  1.1%)
#  Total number of assigned segments    = 163 ( 62.0%)
#  Total number of shifted segments     =   4 (  1.5%)
#  Average movement of shifted segments =   6.25 tracks
#
#  Total number of overlaps             =  36
#  Total length of overlaps             =   6 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 2411 um.
#Total half perimeter of net bounding box = 2242 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 38 um.
#Total wire length on LAYER M3 = 279 um.
#Total wire length on LAYER M4 = 834 um.
#Total wire length on LAYER M5 = 350 um.
#Total wire length on LAYER M6 = 722 um.
#Total wire length on LAYER M7 = 187 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 353
#Up-Via Summary (total 353):
#           
#-----------------------
# M1                100
# M2                103
# M3                 87
# M4                 36
# M5                 20
# M6                  7
#-----------------------
#                   353 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 72.90 (MB)
#Total memory = 1758.97 (MB)
#Peak memory = 1940.16 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4           23       23
#	Totals       23       23
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1761.49 (MB), peak = 1940.16 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1762.98 (MB), peak = 1940.16 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 2435 um.
#Total half perimeter of net bounding box = 2242 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 15 um.
#Total wire length on LAYER M3 = 319 um.
#Total wire length on LAYER M4 = 842 um.
#Total wire length on LAYER M5 = 349 um.
#Total wire length on LAYER M6 = 725 um.
#Total wire length on LAYER M7 = 186 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 331
#Up-Via Summary (total 331):
#           
#-----------------------
# M1                100
# M2                 97
# M3                 78
# M4                 29
# M5                 20
# M6                  7
#-----------------------
#                   331 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 4.02 (MB)
#Total memory = 1762.99 (MB)
#Peak memory = 1940.16 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 4.03 (MB)
#Total memory = 1763.00 (MB)
#Peak memory = 1940.16 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 46.88 (MB)
#Total memory = 1731.96 (MB)
#Peak memory = 1940.16 (MB)
#Number of warnings = 23
#Total number of warnings = 23
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr  9 22:10:55 2024
#
% End globalDetailRoute (date=04/09 22:10:55, total cpu=0:00:11.4, real=0:00:11.0, peak res=1940.2M, current mem=1731.4M)
        NanoRoute done. (took cpu=0:00:11.5 real=0:00:11.4)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 5 net(s)
Set FIXED placed status on 2 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2143.22 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 73417 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8891
[NR-eGR] #PG Blockages       : 73417
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 406
[NR-eGR] Read 342 nets ( ignored 5 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 322
[NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 322 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.208401e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)        85( 0.02%)         5( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)        25( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       164( 0.00%)         5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0  1170 
[NR-eGR]  M2    (2V)          3973  1558 
[NR-eGR]  M3    (3H)          7085   790 
[NR-eGR]  M4    (4V)          4961   376 
[NR-eGR]  M5    (5H)          4074   323 
[NR-eGR]  M6    (6V)         10407   189 
[NR-eGR]  M7    (7H)          3328    31 
[NR-eGR]  M8    (8V)           879    11 
[NR-eGR]  M9    (9H)           158     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        34865  4448 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 31792um
[NR-eGR] Total length: 34865um, number of vias: 4448
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.57 sec, Real: 1.60 sec, Curr Mem: 2164.73 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:01.6 real=0:00:01.6)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         8 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1546 (unrouted=1224, trialRouted=322, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1212, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:16.7 real=0:00:16.6)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'fifo1_sram' of instances=321 and nets=1554 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2153.734M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk2x' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk2x'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for max_corner:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
    sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
    misc counts      : r=3, pp=0
    cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
    cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
    sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
    wire capacitance : top=0.000fF, trunk=82.671fF, leaf=162.946fF, total=245.618fF
    wire lengths     : top=0.000um, trunk=594.029um, leaf=1841.370um, total=2435.399um
    hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
  Clock DAG net violations after routing clock trees:
    Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.002ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
    Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: NBUFFX32_RVT: 2 
   Logics: I1025_NS: 3 
  Primary reporting skew groups after routing clock trees:
    skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
    skew_group rclk/func_min_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
    skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
    skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
    skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
    skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:17.5 real=0:00:17.5)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'wclk2x' is not routed.
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'wclk' is not routed.
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'rclk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 8, tested: 8, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 3, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
        sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
        misc counts      : r=3, pp=0
        cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
        cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
        sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
        wire capacitance : top=0.000fF, trunk=82.671fF, leaf=162.946fF, total=245.618fF
        wire lengths     : top=0.000um, trunk=594.029um, leaf=1841.370um, total=2435.399um
        hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
        Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.002ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
        Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: NBUFFX32_RVT: 2 
       Logics: I1025_NS: 3 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568], skew [0.023 vs 0.085]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568], skew [0.023 vs 0.085]
        skew_group rclk/func_min_sdc: insertion delay [min=0.545, max=0.568], skew [0.023 vs 0.085]
        skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.562], skew [0.022 vs 0.085]
        skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.562], skew [0.022 vs 0.085]
        skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447], skew [0.006 vs 0.085]
        skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447], skew [0.006 vs 0.085]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 6 skew groups; 6 fragments, 6 fraglets and 7 vertices; 94 variables and 234 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group rclk/func_max_sdc from 0.273ns to 0.568ns.
Type 'man IMPCCOPT-1059' for more detail.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group wclk/func_max_sdc from 0.273ns to 0.561ns.
Type 'man IMPCCOPT-1059' for more detail.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group wclk2x/func_max_sdc from 0.273ns to 0.446ns.
Type 'man IMPCCOPT-1059' for more detail.
      
      Slackened skew group targets:
      
      -------------------------------------------------------------------
      Skew group             Desired    Slackened    Desired    Slackened
                             Target     Target       Target     Target
                             Max ID     Max ID       Skew       Skew
      -------------------------------------------------------------------
      rclk/func_max_sdc       0.273       0.568         -           -
      wclk/func_max_sdc       0.273       0.561         -           -
      wclk2x/func_max_sdc     0.273       0.446         -           -
      -------------------------------------------------------------------
      
      
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 8, tested: 8, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 3, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
        sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
        misc counts      : r=3, pp=0
        cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
        cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
        sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
        wire capacitance : top=0.000fF, trunk=82.671fF, leaf=162.946fF, total=245.618fF
        wire lengths     : top=0.000um, trunk=594.029um, leaf=1841.370um, total=2435.399um
        hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
        Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.002ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
        Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: NBUFFX32_RVT: 2 
       Logics: I1025_NS: 3 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568], skew [0.023 vs 0.085]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568], skew [0.023 vs 0.085]
        skew_group rclk/func_min_sdc: insertion delay [min=0.545, max=0.568], skew [0.023 vs 0.085]
        skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.562], skew [0.022 vs 0.085]
        skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.562], skew [0.022 vs 0.085]
        skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447], skew [0.006 vs 0.085]
        skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447], skew [0.006 vs 0.085]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ..**WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'wclk2x'.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'wclk2x'.
.20% **WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'wclk'.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'wclk'.
...**WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'rclk'.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'rclk'.
40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 8, nets tested: 8, nets violation detected: 3, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 3, nets unsuccessful: 3, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
      sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
      misc counts      : r=3, pp=0
      cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
      cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
      sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
      wire capacitance : top=0.000fF, trunk=82.671fF, leaf=162.946fF, total=245.618fF
      wire lengths     : top=0.000um, trunk=594.029um, leaf=1841.370um, total=2435.399um
      hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.002ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
      Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: NBUFFX32_RVT: 2 
     Logics: I1025_NS: 3 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
      skew_group rclk/func_min_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
      skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
      skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
      skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
      skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
        sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
        misc counts      : r=3, pp=0
        cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
        cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
        sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
        wire capacitance : top=0.000fF, trunk=82.671fF, leaf=162.946fF, total=245.618fF
        wire lengths     : top=0.000um, trunk=594.029um, leaf=1841.370um, total=2435.399um
        hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
        Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.002ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
        Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: NBUFFX32_RVT: 2 
       Logics: I1025_NS: 3 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
        skew_group rclk/func_min_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
        skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
        skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
        skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
        skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net wclk2x unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
**WARN: (IMPCCOPT-1304):	Net wclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
**WARN: (IMPCCOPT-1304):	Net rclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1546 (unrouted=1224, trialRouted=322, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1212, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for max_corner:setup.late...
  Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
    sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
    misc counts      : r=3, pp=0
    cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
    cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
    sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
    wire capacitance : top=0.000fF, trunk=56.282fF, leaf=162.946fF, total=219.228fF
    wire lengths     : top=0.000um, trunk=594.029um, leaf=1841.370um, total=2435.399um
    hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
  Clock DAG net violations after post-conditioning:
    Capacitance : {count=3, worst=[2574.086fF, 2574.086fF, 2574.086fF]} avg=2574.086fF sd=0.000fF sum=7722.259fF
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
    Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.002ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
    Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: NBUFFX32_RVT: 2 
   Logics: I1025_NS: 3 
  Primary reporting skew groups after post-conditioning:
    skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
    skew_group rclk/func_min_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
    skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
    skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
    skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
    skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.3 real=0:00:00.3)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                 Count    Area         Capacitance
  -----------------------------------------------------------
  Buffers                     2         21.348        6.757
  Inverters                   0          0.000        0.000
  Integrated Clock Gates      0          0.000        0.000
  Discrete Clock Gates        0          0.000        0.000
  Clock Logic                 3      36000.000     7722.259
  All                         5      36021.348     7729.015
  -----------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              112
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                112
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      594.029
  Leaf      1841.370
  Total     2435.399
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       1196.968
  Leaf        1647.969
  Total       2844.937
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------------
  Type     Gate        Wire       Total
  ----------------------------------------
  Top         0.000      0.000       0.000
  Trunk    7729.015     56.282    7785.297
  Leaf       67.694    162.946     230.640
  Total    7796.709    219.228    8015.937
  ----------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ------------------------------------------------
  Total     Average    Std. Dev.    Min      Max
  ------------------------------------------------
  67.694     0.604       0.239      0.021    0.702
  ------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ----------------------------------------------------------------------------------------------------
  Type           Units    Count    Average     Std. Dev.    Sum         Top 10 violations
  ----------------------------------------------------------------------------------------------------
  Capacitance    fF         3      2574.086      0.000      7722.259    [2574.086, 2574.086, 2574.086]
  ----------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.250       5       0.081       0.111      0.000    0.202    {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}         -
  Leaf        0.187       2       0.073       0.002      0.072    0.074    {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}         -
  Leaf        0.250       1       0.207       0.000      0.207    0.207    {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------------
  Name            Type      Inst     Inst Area 
                            Count    (um^2)
  ---------------------------------------------
  NBUFFX32_RVT    buffer      2         21.348
  I1025_NS        logic       3      36000.000
  ---------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_corner:setup.late    rclk/func_max_sdc    0.545     0.568     0.023       0.085         0.023           0.023           0.560        0.003     100% {0.545, 0.568}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_corner:setup.late    rclk/func_max_sdc      0.545     0.568     0.023       0.085         0.023           0.023           0.560        0.003     100% {0.545, 0.568}
  max_corner:setup.late    rclk/func_min_sdc      0.545     0.568     0.023       0.085         0.023           0.023           0.560        0.003     100% {0.545, 0.568}
  max_corner:setup.late    wclk/func_max_sdc      0.539     0.562     0.022       0.085         0.022           0.022           0.558        0.003     100% {0.539, 0.562}
  max_corner:setup.late    wclk/func_min_sdc      0.539     0.562     0.022       0.085         0.022           0.022           0.558        0.003     100% {0.539, 0.562}
  max_corner:setup.late    wclk2x/func_max_sdc    0.440     0.447     0.006       0.085         0.006           0.006           0.444        0.003     100% {0.440, 0.447}
  max_corner:setup.late    wclk2x/func_min_sdc    0.440     0.447     0.006       0.085         0.006           0.006           0.444        0.003     100% {0.440, 0.447}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
func_min_sdc func_max_sdc
External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
  sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
  misc counts      : r=3, pp=0
  cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
  cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
  sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
  wire capacitance : top=0.000fF, trunk=56.282fF, leaf=162.946fF, total=219.228fF
  wire lengths     : top=0.000um, trunk=594.029um, leaf=1841.370um, total=2435.399um
  hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
Clock DAG net violations after update timingGraph:
  Capacitance : {count=3, worst=[2574.086fF, 2574.086fF, 2574.086fF]} avg=2574.086fF sd=0.000fF sum=7722.259fF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
  Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.002ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
  Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: NBUFFX32_RVT: 2 
 Logics: I1025_NS: 3 
Primary reporting skew groups after update timingGraph:
  skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
Skew group summary after update timingGraph:
  skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
  skew_group rclk/func_min_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
  skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
  skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
  skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
  skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
Logging CTS constraint violations...
  Clock tree rclk has 1 max_capacitance violation.
  Clock tree wclk has 1 max_capacitance violation.
  Clock tree wclk2x has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000fF below the root driver for clock_tree wclk2x at (693.397,36.000), in power domain auto-default. Achieved capacitance of 2574.086fF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000fF below the root driver for clock_tree wclk at (600.048,36.000), in power domain auto-default. Achieved capacitance of 2574.086fF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000fF below the root driver for clock_tree rclk at (320.000,36.000), in power domain auto-default. Achieved capacitance of 2574.086fF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.230ns (+/- 0.042ns) for skew group rclk/func_max_sdc. Achieved longest insertion delay of 0.568ns.
Type 'man IMPCCOPT-1026' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.230ns (+/- 0.042ns) for skew group wclk/func_max_sdc. Achieved longest insertion delay of 0.562ns.
Type 'man IMPCCOPT-1026' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.230ns (+/- 0.042ns) for skew group wclk2x/func_max_sdc. Achieved longest insertion delay of 0.447ns.
Type 'man IMPCCOPT-1026' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
Runtime done. (took cpu=0:00:42.6 real=0:00:42.5)
Runtime Summary
===============
Clock Runtime:  (35%) Core CTS          15.05 (Init 7.28, Construction 1.87, Implementation 1.57, eGRPC 0.35, PostConditioning 0.31, Other 3.66)
Clock Runtime:  (50%) CTS services      21.19 (RefinePlace 1.05, EarlyGlobalClock 6.29, NanoRoute 11.41, ExtractRC 2.45, TimingAnalysis 0.00)
Clock Runtime:  (13%) Other CTS          5.72 (Init 2.10, CongRepair/EGR-DP 3.49, TimingUpdate 0.13, Other 0.00)
Clock Runtime: (100%) Total             41.95

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1659.6M, totSessionCpu=0:03:26 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:25.6/0:04:36.7 (0.7), mem = 2083.2M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1663.7M, totSessionCpu=0:03:27 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2083.2M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2081.25)
Total number of fetched objects 540
End delay calculation. (MEM=2101.19 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2101.19 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:03:28 mem=2101.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.355  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   362   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.274%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1673.3M, totSessionCpu=0:03:29 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:03:28.7/0:04:39.8 (0.7), mem = 2068.5M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:29.1/0:04:40.2 (0.7), mem = 2072.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |          3 | default  |
+-----------+------------+----------+
| M5 (z=5)  |          5 | CTS_RULE |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:03:31.0/0:04:42.1 (0.7), mem = 2275.3M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2275.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2275.3M) ***
*** Starting optimizing excluded clock nets MEM= 2275.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2275.3M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:31.1/0:04:42.2 (0.7), mem = 2275.3M
Info: 15 io nets excluded
Info: 5 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:03:31.9/0:04:42.9 (0.7), mem = 2187.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 15 io nets excluded
Info: 5 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:32.0/0:04:43.1 (0.7), mem = 2187.3M
*info: 15 io nets excluded
*info: 8 clock nets excluded
*info: 8 multi-driver nets excluded.
*info: 2 no-driver nets excluded.
*info: 5 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-----------------+---------+--------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
+--------+--------+---------+------------+--------+-----------------+---------+--------------------------------+
|   0.000|   0.000|    0.27%|   0:00:00.0| 2244.5M|func_max_scenario|       NA| NA                             |
+--------+--------+---------+------------+--------+-----------------+---------+--------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2244.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2244.5M) ***
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |          3 | default  |
+-----------+------------+----------+
| M5 (z=5)  |          5 | CTS_RULE |
+-----------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:03:34.6/0:04:45.7 (0.8), mem = 2185.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 15 io nets excluded
Info: 5 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
Info: 15 io nets excluded
Info: 5 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:35.1/0:04:46.2 (0.8), mem = 2240.7M
Usable buffer cells for single buffer setup transform:
NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_RVT 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.027  TNS Slack 0.000 Density 0.27
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.27%|        -|   0.027|   0.000|   0:00:00.0| 2244.7M|
|    0.27%|        0|   0.027|   0.000|   0:00:00.0| 2244.7M|
|    0.27%|        0|   0.027|   0.000|   0:00:00.0| 2244.7M|
|    0.27%|        2|   0.027|   0.000|   0:00:00.0| 2263.8M|
|    0.27%|        0|   0.027|   0.000|   0:00:00.0| 2263.8M|
|    0.27%|        0|   0.027|   0.000|   0:00:00.0| 2263.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.027  TNS Slack 0.000 Density 0.27
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |          3 | default  |
+-----------+------------+----------+
| M5 (z=5)  |          5 | CTS_RULE |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
*** Starting refinePlace (0:03:37 mem=2263.8M) ***
Total net bbox length = 3.166e+04 (1.262e+04 1.903e+04) (ext = 5.328e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 75 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2263.8MB
Summary Report:
Instances move: 0 (out of 284 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.166e+04 (1.262e+04 1.903e+04) (ext = 5.328e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2263.8MB
*** Finished refinePlace (0:03:37 mem=2263.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2263.8M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2263.8M) ***
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:03:37.7/0:04:48.8 (0.8), mem = 2263.8M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2187.68M, totSessionCpu=0:03:38).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:03:38 mem=2187.7M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 75 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
**WARN: [IO pin not placed] rdata[7]
**WARN: [IO pin not placed] rdata[6]
**WARN: [IO pin not placed] rdata[5]
**WARN: [IO pin not placed] rdata[4]
**WARN: [IO pin not placed] rdata[3]
**WARN: [IO pin not placed] rdata[2]
**WARN: [IO pin not placed] rdata[1]
**WARN: [IO pin not placed] rdata[0]
**WARN: [IO pin not placed] wfull
**WARN: [IO pin not placed] rempty
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 10 / 25 = 40.00%
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
**WARN: AAE based timing driven is off.
Move report: Detail placement moves 87 insts, mean move: 3.01 um, max move: 28.27 um 
	Max move on inst (FE_MDBC1_io_l_rdata_6_): (410.20, 739.74) --> (438.47, 739.74)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2187.7MB
Summary Report:
Instances move: 87 (out of 284 movable)
Instances flipped: 0
Mean displacement: 3.01 um
Max displacement: 28.27 um (Instance: FE_MDBC1_io_l_rdata_6_) (410.2, 739.736) -> (438.472, 739.736)
	Length: 15 sites, height: 1 rows, site name: unit, cell type: NBUFFX8_HVT
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2187.7MB
*** Finished refinePlace (0:03:38 mem=2187.7M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 73417 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8891
[NR-eGR] #PG Blockages       : 73417
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 406
[NR-eGR] Read 340 nets ( ignored 5 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 320
[NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 320 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.193018e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        15( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)        81( 0.02%)         6( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)        22( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       159( 0.00%)         6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0  1166 
[NR-eGR]  M2    (2V)          3969  1538 
[NR-eGR]  M3    (3H)          7182   748 
[NR-eGR]  M4    (4V)          5142   343 
[NR-eGR]  M5    (5H)          4150   302 
[NR-eGR]  M6    (6V)         10256   165 
[NR-eGR]  M7    (7H)          3133    36 
[NR-eGR]  M8    (8V)           680    11 
[NR-eGR]  M9    (9H)           158    30 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        34669  4339 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 31583um
[NR-eGR] Total length: 34669um, number of vias: 4339
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.74 sec, Real: 1.73 sec, Curr Mem: 2194.11 MB )
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'fifo1_sram' of instances=319 and nets=552 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2175.105M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:41.1/0:04:52.2 (0.8), mem = 2194.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |          3 | default  |
+-----------+------------+----------+
| M5 (z=5)  |          5 | CTS_RULE |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:41.4/0:04:52.5 (0.8), mem = 2194.2M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2192.18)
Total number of fetched objects 538
End delay calculation. (MEM=2210.59 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2210.59 CPU=0:00:00.4 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:42.0/0:04:53.1 (0.8), mem = 2210.6M
Info: 15 io nets excluded
Info: 5 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     9|    65|    -0.04|     0|     0|     0|     0|     0.35|     0.00|       0|       0|       0|  0.27%|          |         |
|     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0.35|     0.00|       1|       0|       1|  0.27%| 0:00:00.0|  2280.0M|
|     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0.35|     0.00|       0|       0|       0|  0.27%| 0:00:00.0|  2280.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |          3 | default  |
+-----------+------------+----------+
| M5 (z=5)  |          5 | CTS_RULE |
+-----------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2280.0M) ***

*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:03:43.3/0:04:54.4 (0.8), mem = 2194.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:03:43 mem=2194.9M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 76 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 94.101%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2194.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2194.9MB
Summary Report:
Instances move: 0 (out of 285 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2194.9MB
*** Finished refinePlace (0:03:44 mem=2194.9M) ***
Register exp ratio and priority group on 0 nets on 539 nets : 

Active setup views:
 func_max_scenario
  Dominating endpoints: 0
  Dominating TNS: -0.000

**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'fifo1_sram' of instances=320 and nets=553 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 2176.574M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2182.61)
Total number of fetched objects 539
End delay calculation. (MEM=2210.55 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2210.55 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:03:45 mem=2210.5M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1785.3M, totSessionCpu=0:03:45 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.355  |  0.355  |  0.551  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.273%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:25, mem = 1787.0M, totSessionCpu=0:03:46 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6191          5  Using a captable file is not recommended...
WARNING   IMPSP-5140           3  Global net connect rules have not been c...
WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1026        3  Did not meet the insertion delay target ...
WARNING   IMPCCOPT-1033        3  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1304        6  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-1059        6  Slackened off %s from %s to %s.          
WARNING   IMPCCOPT-2406       36  Clock halo disabled on instance '%s'. Cl...
WARNING   IMPCCOPT-2171       12  Unable to get/extract RC parasitics for ...
WARNING   IMPCCOPT-2169       12  Cannot extract parasitics for %s net '%s...
WARNING   IMPCCOPT-2220        3  CCOpt/PRO cannot construct a Route/RC gr...
WARNING   IMPCCOPT-2245        3  Cannot perform post-route optimization o...
WARNING   IMPCCOPT-4313        3  %s cannot determine the drive strength o...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-2276        3  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 107 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:01:03.5/0:01:07.3 (0.9), totSession cpu/real = 0:03:46.4/0:05:01.4 (0.8), mem = 2180.0M
#% End ccopt_design (date=04/09 22:11:23, total cpu=0:01:04, real=0:01:07, peak res=1940.2M, current mem=1682.0M)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setAnalysisMode -cppr both
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1634.9M, totSessionCpu=0:03:47 **
*** optDesign #1 [begin] : totSession cpu/real = 0:03:46.7/0:05:01.7 (0.8), mem = 2056.5M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:46.7/0:05:01.7 (0.8), mem = 2056.5M
**INFO: User settings:
setDesignMode -process               28
setExtractRCMode -coupling_c_th      0.1
setExtractRCMode -engine             preRoute
setExtractRCMode -relative_c_th      1
setExtractRCMode -total_c_th         0
setDelayCalMode -enable_high_fanout  true
setDelayCalMode -engine              aae
setDelayCalMode -ignoreNetLoad       false
setDelayCalMode -socv_accuracy_mode  low
setOptMode -activeSetupViews         { func_max_scenario }
setOptMode -autoSetupViews           { func_max_scenario}
setOptMode -autoTDGRSetupViews       { func_max_scenario}
setOptMode -drcMargin                0
setOptMode -fixDrc                   true
setOptMode -optimizeFF               true
setOptMode -preserveAllSequential    false
setOptMode -setupTargetSlack         0
setOptMode -usefulSkew               false
setOptMode -usefulSkewCCOpt          none
setOptMode -usefulSkewPostRoute      false
setOptMode -usefulSkewPreCTS         false
setAnalysisMode -analysisType        onChipVariation
setAnalysisMode -checkType           setup
setAnalysisMode -clkSrcPath          true
setAnalysisMode -clockPropagation    sdcControl
setAnalysisMode -cppr                both

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1670.2M, totSessionCpu=0:03:48 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2086.1M)
AAE DB initialization (MEM=2132.22 CPU=0:00:00.0 REAL=0:00:00.0) 
Compute RC Scale Done ...
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.5/0:00:03.6 (1.0), totSession cpu/real = 0:03:50.3/0:05:05.3 (0.8), mem = 2300.8M
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:52 mem=2224.4M ***
*** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:51.9/0:05:06.9 (0.8), mem = 2224.4M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2222.43)
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
Total number of fetched objects 539
End delay calculation. (MEM=2276.12 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2229.96 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:03:53 mem=2238.0M)

Active hold views:
 func_min_scenario
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:53 mem=2269.2M ***
Done building hold timer [804 node(s), 1104 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:53 mem=2269.2M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2241.5)
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
Total number of fetched objects 539
End delay calculation. (MEM=2229.96 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2229.96 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:03:54 mem=2238.0M)
Done building cte setup timing graph (fixHold) cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:03:54 mem=2238.0M ***

*Info: minBufDelay = 40.2 ps, libStdDelay = 13.3 ps, minBufSize = 2033152 (8.0)
*Info: worst delay setup view: func_max_scenario

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario
Hold views included:
 func_min_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.352  |  0.352  |  0.550  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.106  |  0.001  | -0.106  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -4.307  |  0.000  | -4.307  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   52    |    0    |   52    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   346   |   242   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.273%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1809.3M, totSessionCpu=0:03:56 **
*** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:03.7/0:00:03.8 (1.0), totSession cpu/real = 0:03:55.6/0:05:10.7 (0.8), mem = 2211.0M
*** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:55.6/0:05:10.7 (0.8), mem = 2211.0M
*info: Run optDesign holdfix with 1 thread.
Info: 15 io nets excluded
Info: 5 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:03:56 mem=2268.2M density=0.273% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.106|    -4.31|      52|          0|       0(     0)|    0.27%|   0:00:00.0|  2294.2M|
|   1|  -0.106|    -4.31|      52|          0|       0(     0)|    0.27%|   0:00:00.0|  2294.2M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.106|    -4.31|      52|          0|       0(     0)|    0.27%|   0:00:00.0|  2294.2M|
|   1|  -0.085|    -2.96|      52|          1|       0(     0)|    0.28%|   0:00:00.0|  2321.3M|
|   2|  -0.065|    -1.88|      52|          1|       0(     0)|    0.28%|   0:00:00.0|  2321.3M|
|   3|  -0.044|    -0.77|      52|          1|       0(     0)|    0.28%|   0:00:00.0|  2321.3M|
|   4|  -0.011|    -0.03|       3|          1|       0(     0)|    0.28%|   0:00:01.0|  2321.3M|
|   5|   0.001|     0.00|       0|          1|       0(     0)|    0.28%|   0:00:00.0|  2321.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 5 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:03:57 mem=2329.3M density=0.281% ***

*info:
*info: Added a total of 5 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'NBUFFX2_HVT' used
*info:            1 cell  of type 'NBUFFX2_RVT' used
*info:            1 cell  of type 'NBUFFX32_HVT' used
*info:            2 cells of type 'NBUFFX32_RVT' used

*** Starting refinePlace (0:03:57 mem=2316.3M) ***
Total net bbox length = 3.160e+04 (1.261e+04 1.899e+04) (ext = 5.316e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 81 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2316.3MB
Summary Report:
Instances move: 0 (out of 290 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.160e+04 (1.261e+04 1.899e+04) (ext = 5.316e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2316.3MB
*** Finished refinePlace (0:03:57 mem=2316.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2316.3M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2316.3M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:05.6 real=0:00:05.0 totSessionCpu=0:03:57 mem=2326.3M density=0.281%) ***
**INFO: total 40 insts, 30 nets marked don't touch
**INFO: total 40 insts, 30 nets marked don't touch DB property
**INFO: total 40 insts, 30 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.9/0:00:02.0 (1.0), totSession cpu/real = 0:03:57.5/0:05:12.7 (0.8), mem = 2236.2M
*** Steiner Routed Nets: 6.069%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 0 => 0, max_cap 8 => 8 (threshold 10) - Skip drv recovery
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.00665
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 func_max_scenario
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 73417 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8891
[NR-eGR] #PG Blockages       : 73417
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 406
[NR-eGR] Read 346 nets ( ignored 5 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 326
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 326 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.191514e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        15( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)        76( 0.01%)        11( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)        19( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)        25( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M9 ( 9)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       165( 0.00%)        11( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.37 sec, Real: 1.37 sec, Curr Mem: 2296.98 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.87 |          0.87 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.87, normalized total congestion hotspot area = 0.87 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   401.99   589.26   455.50   642.76 |        0.87   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1764.2M, totSessionCpu=0:03:59 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2194.8)
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
Total number of fetched objects 544
End delay calculation. (MEM=2230.22 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2230.22 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:04:00 mem=2238.2M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2170.02)
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
Total number of fetched objects 544
End delay calculation. (MEM=2237.45 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2237.45 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:04:01 mem=2245.4M)

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 
Hold views included:
 func_min_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.352  |  0.352  |  0.550  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.007  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   346   |   242   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.281%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:20, mem = 1822.0M, totSessionCpu=0:04:02 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:15.6/0:00:19.3 (0.8), totSession cpu/real = 0:04:02.3/0:05:21.0 (0.8), mem = 2213.9M
<CMD> report_ccopt_skew_groups -summary -file ../reports/fifo1_sram.innovus.postcts.ccopt_skew_groups.rpt
Clock tree timing engine global stage delay update for max_corner:setup.early...
Clock tree timing engine global stage delay update for max_corner:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for max_corner:setup.late...
Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_corner:hold.early...
Clock tree timing engine global stage delay update for min_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_corner:hold.late...
Clock tree timing engine global stage delay update for min_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> report_ccopt_clock_trees -summary -file ../reports/fifo1_sram.innovus.postcts.ccopt_clock_trees.rpt
Clock tree timing engine global stage delay update for max_corner:setup.early...
Clock tree timing engine global stage delay update for max_corner:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for max_corner:setup.late...
Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_corner:hold.early...
Clock tree timing engine global stage delay update for min_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_corner:hold.late...
Clock tree timing engine global stage delay update for min_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> timeDesign -postCTS -prefix postcts -outDir ../reports/fifo1_sram.innovus -expandedViews
*** timeDesign #2 [begin] : totSession cpu/real = 0:04:02.5/0:05:21.2 (0.8), mem = 2252.0M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2130.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.352  |  0.352  |  0.550  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_max_scenario   |  0.352  |  0.352  |  0.550  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|                    |   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.448%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
Reported timing to dir ../reports/fifo1_sram.innovus
Total CPU time: 1.81 sec
Total Real time: 6.0 sec
Total Memory Usage: 2121.53125 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:01.8/0:00:06.1 (0.3), totSession cpu/real = 0:04:04.3/0:05:27.3 (0.7), mem = 2121.5M
<CMD> timeDesign -postCTS -hold -prefix postcts -outDir ../reports/fifo1_sram.innovus -expandedViews
*** timeDesign #3 [begin] : totSession cpu/real = 0:04:04.3/0:05:27.3 (0.7), mem = 2121.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2086.8M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2087.35)
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
Total number of fetched objects 544
End delay calculation. (MEM=2139.51 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2139.51 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:04:05 mem=2147.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 func_min_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.007  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   346   |   242   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_min_scenario   |  0.001  |  0.001  |  0.007  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|                    |   346   |   242   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 0.448%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
Reported timing to dir ../reports/fifo1_sram.innovus
Total CPU time: 2.13 sec
Total Real time: 2.0 sec
Total Memory Usage: 2071.820312 Mbytes
*** timeDesign #3 [finish] : cpu/real = 0:00:02.1/0:00:02.2 (1.0), totSession cpu/real = 0:04:06.4/0:05:29.5 (0.7), mem = 2071.8M
<CMD> redirect -tee ../reports/fifo1_sram.innovus.postcts.density.rpt { reportDensityMap }
<CMD> summaryReport -noHtml -outfile ../reports/fifo1_sram.innovus.postcts.summary.rpt
Start to collect the design information.
Build netlist information for Cell fifo1_sram.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Generating IO cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Generate multi-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/fifo1_sram.innovus.postcts.summary.rpt
<CMD> saveDesign fifo1_sram_postcts.innovus
#% Begin save design ... (date=04/09 22:11:52, mem=1663.1M)
% Begin Save ccopt configuration ... (date=04/09 22:11:52, mem=1663.1M)
% End Save ccopt configuration ... (date=04/09 22:11:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=1663.9M, current mem=1663.9M)
% Begin Save netlist data ... (date=04/09 22:11:52, mem=1663.9M)
Writing Binary DB to fifo1_sram_postcts.innovus.dat/fifo1_sram.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/09 22:11:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=1663.9M, current mem=1663.9M)
Saving symbol-table file ...
Saving congestion map file fifo1_sram_postcts.innovus.dat/fifo1_sram.route.congmap.gz ...
% Begin Save AAE data ... (date=04/09 22:11:54, mem=1663.9M)
Saving AAE Data ...
% End Save AAE data ... (date=04/09 22:11:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=1663.9M, current mem=1663.9M)
Saving preference file fifo1_sram_postcts.innovus.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/09 22:11:55, mem=1664.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/09 22:11:56, total cpu=0:00:00.1, real=0:00:01.0, peak res=1664.2M, current mem=1664.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/09 22:11:57, mem=1664.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/09 22:11:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=1664.3M, current mem=1664.3M)
% Begin Save routing data ... (date=04/09 22:11:57, mem=1664.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2081.1M) ***
% End Save routing data ... (date=04/09 22:11:58, total cpu=0:00:00.1, real=0:00:01.0, peak res=1664.4M, current mem=1664.4M)
Saving property file fifo1_sram_postcts.innovus.dat/fifo1_sram.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2084.1M) ***
#Saving pin access data to file fifo1_sram_postcts.innovus.dat/fifo1_sram.apa ...
#
Saving rc congestion map fifo1_sram_postcts.innovus.dat/fifo1_sram.congmap.gz ...
% Begin Save power constraints data ... (date=04/09 22:11:59, mem=1664.4M)
% End Save power constraints data ... (date=04/09 22:12:00, total cpu=0:00:00.1, real=0:00:01.0, peak res=1664.4M, current mem=1664.4M)
cmin cmax
Generated self-contained design fifo1_sram_postcts.innovus.dat
#% End save design ... (date=04/09 22:12:01, total cpu=0:00:02.2, real=0:00:09.0, peak res=1664.8M, current mem=1664.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setOptMode -usefulSkew false
<CMD> setOptMode -usefulSkewCCOpt none
<CMD> setOptMode -usefulSkewPostRoute false
<CMD> setOptMode -usefulSkewPreCTS false
<CMD> setNanoRouteMode -droutePostRouteSpreadWire false
<CMD> routeDesign
#% Begin routeDesign (date=04/09 22:12:01, mem=1664.8M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1664.77 (MB), peak = 1940.16 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -drouteEndIteration           10
setNanoRouteMode -droutePostRouteSpreadWire    false
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          13.3
setDesignMode -process                         28
setExtractRCMode -coupling_c_th                0.1
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2076.1M, init mem=2076.1M)
*info: Placed = 300            (Fixed = 10)
*info: Unplaced = 0           
Placement Density:0.28%(1292/460023)
Placement Density (including fixed std cells):0.28%(1292/460023)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2076.1M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (5) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2076.1M) ***
#Start route 8 clock and analog nets...
% Begin globalDetailRoute (date=04/09 22:12:01, mem=1664.9M)

globalDetailRoute

#Start globalDetailRoute on Tue Apr  9 22:12:01 2024
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=550
#need_extraction net=0 (total=558)
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 227 (skipped).
#Total number of nets with skipped attribute = 326 (skipped).
#Total number of routable nets = 5.
#Total number of nets in the design = 558.
#5 routable nets have routed wires.
#326 skipped nets have only detail routed wires.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Tue Apr  9 22:12:02 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.950] has 546 nets.
#Voltage range [0.000 - 0.000] has 11 nets.
#Voltage range [0.950 - 0.950] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1668.39 (MB), peak = 1940.16 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1706.16 (MB), peak = 1940.16 (MB)
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1706.16 (MB)
#Peak memory = 1940.16 (MB)
#
#Finished routing data preparation on Tue Apr  9 22:12:04 2024
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 44.26 (MB)
#Total memory = 1706.21 (MB)
#Peak memory = 1940.16 (MB)
#
#
#Start global routing on Tue Apr  9 22:12:04 2024
#
#
#Start global routing initialization on Tue Apr  9 22:12:04 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 44.30 (MB)
#Total memory = 1706.24 (MB)
#Peak memory = 1940.16 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.9% of the total area was rechecked for DRC, and 0.0% required routing.
#   number of violations = 0
#97 out of 325 instances (29.8%) need to be verified(marked ipoed), dirty area = 0.0%.
#   number of violations = 0
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1701.05 (MB), peak = 1940.16 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 2435 um.
#Total half perimeter of net bounding box = 1930 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 15 um.
#Total wire length on LAYER M3 = 319 um.
#Total wire length on LAYER M4 = 842 um.
#Total wire length on LAYER M5 = 349 um.
#Total wire length on LAYER M6 = 725 um.
#Total wire length on LAYER M7 = 186 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 331
#Up-Via Summary (total 331):
#           
#-----------------------
# M1                100
# M2                 97
# M3                 78
# M4                 29
# M5                 20
# M6                  7
#-----------------------
#                   331 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = -5.20 (MB)
#Total memory = 1701.05 (MB)
#Peak memory = 1940.16 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = -5.18 (MB)
#Total memory = 1701.06 (MB)
#Peak memory = 1940.16 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = -3.96 (MB)
#Total memory = 1660.91 (MB)
#Peak memory = 1940.16 (MB)
#Number of warnings = 23
#Total number of warnings = 46
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr  9 22:12:24 2024
#
% End globalDetailRoute (date=04/09 22:12:24, total cpu=0:00:22.5, real=0:00:23.0, peak res=1820.3M, current mem=1660.8M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=04/09 22:12:24, mem=1660.8M)

globalDetailRoute

#Start globalDetailRoute on Tue Apr  9 22:12:24 2024
#
#Generating timing data, please wait...
#544 total nets, 5 already routed, 5 will ignore in trialRoute
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
#Dump tif for version 2.1
Total number of fetched objects 544
End delay calculation. (MEM=2182.79 CPU=0:00:00.3 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1681.16 (MB), peak = 1940.16 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=558)
#Start reading timing information from file .timing_file_20364.tif.gz ...
#Read in timing information for 25 ports, 325 instances from timing file .timing_file_20364.tif.gz.
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#Total number of trivial nets (e.g. < 2 pins) = 227 (skipped).
#Total number of routable nets = 331.
#Total number of nets in the design = 558.
#326 routable nets do not have any wires.
#5 routable nets have routed wires.
#326 nets will be global routed.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Tue Apr  9 22:12:27 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.950] has 546 nets.
#Voltage range [0.000 - 0.000] has 11 nets.
#Voltage range [0.950 - 0.950] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1687.55 (MB), peak = 1940.16 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1725.17 (MB), peak = 1940.16 (MB)
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.12 (MB)
#Total memory = 1725.30 (MB)
#Peak memory = 1940.16 (MB)
#
#Finished routing data preparation on Tue Apr  9 22:12:28 2024
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 43.00 (MB)
#Total memory = 1725.30 (MB)
#Peak memory = 1940.16 (MB)
#
#
#Start global routing on Tue Apr  9 22:12:28 2024
#
#
#Start global routing initialization on Tue Apr  9 22:12:28 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Apr  9 22:12:28 2024
#
#Start routing resource analysis on Tue Apr  9 22:12:28 2024
#
#Routing resource analysis is done on Tue Apr  9 22:12:28 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        5630        2265       69432    24.85%
#  M2             V        5644        2251       69432    26.25%
#  M3             H        2877        1070       69432    24.50%
#  M4             V        3642         305       69432     5.16%
#  M5             H        1832         141       69432     4.99%
#  M6             V        1934          39       69432     0.03%
#  M7             H         943          43       69432     1.18%
#  M8             V         946          40       69432     2.20%
#  M9             H         492           1       69432     0.08%
#  MRDL           V         233          12       69432    11.24%
#  --------------------------------------------------------------
#  Total                  24175      11.46%      694320    10.05%
#
#  3 nets (0.54%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Apr  9 22:12:28 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1736.46 (MB), peak = 1940.16 (MB)
#
#
#Global routing initialization is done on Tue Apr  9 22:12:29 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1736.54 (MB), peak = 1940.16 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1743.29 (MB), peak = 1940.16 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1743.29 (MB), peak = 1940.16 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 227 (skipped).
#Total number of routable nets = 331.
#Total number of nets in the design = 558.
#
#331 routable nets have routed wires.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             326  
#     CTS_RULE               0  
#-----------------------------
#        Total             326  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                  3            0             326  
#     CTS_RULE                  0            2               0  
#-------------------------------------------------------------
#        Total                  3            2             326  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            1(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  M9            0(0.00%)   (0.00%)
#  MRDL          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |       M1(H)    |              2.62 |              3.41 |   401.28   575.17   428.03   601.92 |
[hotspot] |       M2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M8(V)    |              0.26 |              1.57 |   280.89   307.65   307.65   334.40 |
[hotspot] |       M9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     MRDL(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |     (M1)     2.62 |     (M1)     3.41 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 37370 um.
#Total half perimeter of net bounding box = 32196 um.
#Total wire length on LAYER M1 = 4186 um.
#Total wire length on LAYER M2 = 12988 um.
#Total wire length on LAYER M3 = 7011 um.
#Total wire length on LAYER M4 = 2343 um.
#Total wire length on LAYER M5 = 1893 um.
#Total wire length on LAYER M6 = 6819 um.
#Total wire length on LAYER M7 = 2102 um.
#Total wire length on LAYER M8 = 27 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 2575
#Up-Via Summary (total 2575):
#           
#-----------------------
# M1               1041
# M2                687
# M3                268
# M4                213
# M5                239
# M6                125
# M7                  2
#-----------------------
#                  2575 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.14 (MB)
#Total memory = 1730.45 (MB)
#Peak memory = 1940.16 (MB)
#
#Finished global routing on Tue Apr  9 22:12:30 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1715.68 (MB), peak = 1940.16 (MB)
#Start Track Assignment.
#Done with 608 horizontal wires in 9 hboxes and 735 vertical wires in 9 hboxes.
#Done with 49 horizontal wires in 9 hboxes and 89 vertical wires in 9 hboxes.
#Done with 9 horizontal wires in 9 hboxes and 9 vertical wires in 9 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1          4132.72 	  7.74%  	  0.00% 	  7.74%
# M2         12753.81 	  1.90%  	  0.00% 	  1.90%
# M3          6629.44 	  0.07%  	  0.00% 	  0.06%
# M4          1493.48 	  0.00%  	  0.00% 	  0.00%
# M5          1530.97 	  2.69%  	  0.00% 	  2.69%
# M6          6070.47 	  0.00%  	  0.00% 	  0.00%
# M7          1890.35 	  0.05%  	  0.00% 	  0.00%
# M8            26.55 	  0.00%  	  0.00% 	  0.00%
# M9             0.00 	  0.00%  	  0.00% 	  0.00%
# MRDL           0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       34527.78  	  1.76% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 36995 um.
#Total half perimeter of net bounding box = 32196 um.
#Total wire length on LAYER M1 = 4130 um.
#Total wire length on LAYER M2 = 12816 um.
#Total wire length on LAYER M3 = 6937 um.
#Total wire length on LAYER M4 = 2332 um.
#Total wire length on LAYER M5 = 1876 um.
#Total wire length on LAYER M6 = 6804 um.
#Total wire length on LAYER M7 = 2073 um.
#Total wire length on LAYER M8 = 26 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 2575
#Up-Via Summary (total 2575):
#           
#-----------------------
# M1               1041
# M2                687
# M3                268
# M4                213
# M5                239
# M6                125
# M7                  2
#-----------------------
#                  2575 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1711.32 (MB), peak = 1940.16 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 29.01 (MB)
#Total memory = 1711.32 (MB)
#Peak memory = 1940.16 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        1        1
#	M2            0        0        0
#	M3            0        0        0
#	M4            5        1        6
#	M5            0        0        0
#	M6            0        1        1
#	Totals        5        3        8
#cpu time = 00:00:39, elapsed time = 00:00:39, memory = 1724.44 (MB), peak = 1940.16 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            0        0
#	M3            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1725.30 (MB), peak = 1940.16 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1725.72 (MB), peak = 1940.16 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 36647 um.
#Total half perimeter of net bounding box = 32196 um.
#Total wire length on LAYER M1 = 4301 um.
#Total wire length on LAYER M2 = 12484 um.
#Total wire length on LAYER M3 = 6759 um.
#Total wire length on LAYER M4 = 2587 um.
#Total wire length on LAYER M5 = 2005 um.
#Total wire length on LAYER M6 = 6581 um.
#Total wire length on LAYER M7 = 1921 um.
#Total wire length on LAYER M8 = 10 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 2391
#Up-Via Summary (total 2391):
#           
#-----------------------
# M1               1115
# M2                574
# M3                223
# M4                185
# M5                205
# M6                 87
# M7                  2
#-----------------------
#                  2391 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:40
#Elapsed time = 00:00:40
#Increased memory = 14.41 (MB)
#Total memory = 1725.73 (MB)
#Peak memory = 1940.16 (MB)
#
#Start Post Route via swapping...
#8.18% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1724.89 (MB), peak = 1940.16 (MB)
#CELL_VIEW fifo1_sram,init has no DRC violation.
#Total number of DRC violations = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 36647 um.
#Total half perimeter of net bounding box = 32196 um.
#Total wire length on LAYER M1 = 4301 um.
#Total wire length on LAYER M2 = 12484 um.
#Total wire length on LAYER M3 = 6759 um.
#Total wire length on LAYER M4 = 2587 um.
#Total wire length on LAYER M5 = 2005 um.
#Total wire length on LAYER M6 = 6581 um.
#Total wire length on LAYER M7 = 1921 um.
#Total wire length on LAYER M8 = 10 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 2391
#Up-Via Summary (total 2391):
#           
#-----------------------
# M1               1115
# M2                574
# M3                223
# M4                185
# M5                205
# M6                 87
# M7                  2
#-----------------------
#                  2391 
#
#detailRoute Statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:42
#Increased memory = 13.57 (MB)
#Total memory = 1724.89 (MB)
#Peak memory = 1940.16 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:49
#Elapsed time = 00:00:49
#Increased memory = 23.93 (MB)
#Total memory = 1684.73 (MB)
#Peak memory = 1940.16 (MB)
#Number of warnings = 22
#Total number of warnings = 69
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr  9 22:13:13 2024
#
% End globalDetailRoute (date=04/09 22:13:13, total cpu=0:00:48.8, real=0:00:49.0, peak res=1853.8M, current mem=1683.7M)
#Default setup view is reset to func_max_scenario.
#Default setup view is reset to func_max_scenario.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:01:12, elapsed time = 00:01:12, memory = 1673.57 (MB), peak = 1940.16 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6191          1  Using a captable file is not recommended...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=04/09 22:13:13, total cpu=0:01:12, real=0:01:12, peak res=1853.8M, current mem=1673.6M)
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1673.6M, totSessionCpu=0:05:21 **
*** optDesign #2 [begin] : totSession cpu/real = 0:05:21.5/0:06:51.3 (0.8), mem = 2102.3M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:21.5/0:06:51.3 (0.8), mem = 2102.3M
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            10
setNanoRouteMode -droutePostRouteSpreadWire                     false
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           13.3
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setDesignMode -process                                          28
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { func_min_scenario }
setOptMode -activeSetupViews                                    { func_max_scenario }
setOptMode -autoHoldViews                                       { func_min_scenario}
setOptMode -autoSetupViews                                      { func_max_scenario}
setOptMode -autoTDGRSetupViews                                  { func_max_scenario}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setOptMode -usefulSkew                                          false
setOptMode -usefulSkewCCOpt                                     none
setOptMode -usefulSkewPostRoute                                 false
setOptMode -usefulSkewPreCTS                                    false
setSIMode -separate_delta_delay_on_data                         true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -skew                                           true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1709.3M, totSessionCpu=0:05:23 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2144.7M, init mem=2144.7M)
*info: Placed = 300            (Fixed = 10)
*info: Unplaced = 0           
Placement Density:0.28%(1292/460023)
Placement Density (including fixed std cells):0.28%(1292/460023)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2144.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:05:23.9/0:06:53.7 (0.8), mem = 2144.7M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'fifo1_sram' of instances=325 and nets=558 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: cmax
 Corner: cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2138.7M)
Extracted 10.0543% (CPU Time= 0:00:01.6  MEM= 2576.5M)
Extracted 20.0483% (CPU Time= 0:00:01.7  MEM= 2576.5M)
Extracted 30.0423% (CPU Time= 0:00:01.7  MEM= 2576.5M)
Extracted 40.0362% (CPU Time= 0:00:01.8  MEM= 2576.5M)
Extracted 50.0604% (CPU Time= 0:00:01.8  MEM= 2576.5M)
Extracted 60.0543% (CPU Time= 0:00:01.8  MEM= 2576.5M)
Extracted 70.0483% (CPU Time= 0:00:01.8  MEM= 2576.5M)
Extracted 80.0423% (CPU Time= 0:00:01.9  MEM= 2576.5M)
Extracted 90.0362% (CPU Time= 0:00:02.0  MEM= 2576.5M)
Extracted 100% (CPU Time= 0:00:02.5  MEM= 2576.5M)
Number of Extracted Resistors     : 5993
Number of Extracted Ground Cap.   : 6059
Number of Extracted Coupling Cap. : 14462
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: cmax
 Corner: cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2552.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.9  Real Time: 0:00:06.0  MEM: 2552.500M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=2562.04 CPU=0:00:00.0 REAL=0:00:00.0) 
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2552.04 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2552.04)
**WARN: (IMPESI-3095):	Net: 'n_32' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_25' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_26' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_29' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_31' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_27' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_28' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_30' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_23' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_24' has no receivers. SI analysis is not performed.
Total number of fetched objects 544
AAE_INFO-618: Total number of nets in the design is 558,  97.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2577.79 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2531.63 CPU=0:00:01.2 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2539.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2539.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2178.75)
Glitch Analysis: View func_max_scenario -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func_max_scenario -- Total Number of Nets Analyzed = 544. 
Total number of fetched objects 544
AAE_INFO-618: Total number of nets in the design is 558,  0.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2216.91 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2216.91 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:04.0 totSessionCpu=0:05:32 mem=2216.9M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.282  |  0.282  |  0.538  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      9 (65)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.281%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:14, mem = 1772.7M, totSessionCpu=0:05:32 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:32.8/0:07:05.3 (0.8), mem = 2194.2M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         8 (unrouted=3, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   550 (unrouted=224, trialRouted=0, noStatus=0, routed=326, fixed=0, [crossesIlmBoundary=0, tooFewTerms=212, (crossesIlmBoundary AND tooFewTerms=0)])
**WARN: (IMPCCOPT-2199):	Aborting ccopt_pro: Not enough clocktree routes routed (5 routed out of 8 total).
**ERROR: ccopt_pro failed, refer to earlier error messages.
ERROR: '' while running ccopt_pro
*** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:00.0/0:00:00.0 (1.8), totSession cpu/real = 0:05:32.8/0:07:05.3 (0.8), mem = 2194.2M
**INFO: Start fixing DRV (Mem = 2194.17M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:33.0/0:07:05.4 (0.8), mem = 2194.2M
Info: 15 io nets excluded
Info: 8 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     9|    65|    -0.04|     0|     0|     0|     0|     0|     0|     0.28|     0.00|       0|       0|       0|  0.28%|          |         |
|     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0|     0|     0.29|     0.00|       0|       0|       1|  0.28%| 0:00:01.0|  2423.2M|
|     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0|     0|     0.29|     0.00|       0|       0|       0|  0.28%| 0:00:00.0|  2423.2M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |          3 | default  |
+-----------+------------+----------+
| M5 (z=5)  |          5 | CTS_RULE |
+-----------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=2423.2M) ***

*** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:05:35.6/0:07:08.0 (0.8), mem = 2329.1M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:14, real = 0:00:17, mem = 1883.3M, totSessionCpu=0:05:36 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 2329.11M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.04min real=0.05min mem=2329.1M)
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.286  |  0.286  |  0.538  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.281%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:17, mem = 1883.6M, totSessionCpu=0:05:36 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationHold
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:38 mem=2367.4M ***
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:37.6/0:07:10.1 (0.8), mem = 2367.4M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2362.23)
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
**WARN: (IMPESI-3095):	Net: 'n_32' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_25' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_26' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_29' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_31' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_27' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_28' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_30' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_23' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_24' has no receivers. SI analysis is not performed.
Total number of fetched objects 544
AAE_INFO-618: Total number of nets in the design is 558,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2342.57 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2342.57 CPU=0:00:00.6 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2350.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2350.6M)

Executing IPO callback for view pruning ..

Active hold views:
 func_min_scenario
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2312.96)
Glitch Analysis: View func_min_scenario -- Total Number of Nets Skipped = 8. 
Glitch Analysis: View func_min_scenario -- Total Number of Nets Analyzed = 544. 
Total number of fetched objects 544
AAE_INFO-618: Total number of nets in the design is 558,  5.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2322.94 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2322.94 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:05:40 mem=2322.9M)
Done building cte hold timing graph (fixHold) cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:05:40 mem=2322.9M ***
Done building hold timer [806 node(s), 1106 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.2 real=0:00:03.0 totSessionCpu=0:05:40 mem=2354.2M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:05:41 mem=2387.1M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 40.2 ps, libStdDelay = 13.3 ps, minBufSize = 2033152 (8.0)
*Info: worst delay setup view: func_max_scenario

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario
Hold views included:
 func_min_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.286  |  0.286  |  0.538  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.012  |   N/A   |   N/A   | -0.000  |   N/A   |   N/A   |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    2    |    2    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   346   |   242   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.281%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:25, mem = 1939.2M, totSessionCpu=0:05:43 **
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:05.5/0:00:06.3 (0.9), totSession cpu/real = 0:05:43.1/0:07:16.3 (0.8), mem = 2374.3M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:43.1/0:07:16.3 (0.8), mem = 2374.3M
*info: Run optDesign holdfix with 1 thread.
Info: 15 io nets excluded
Info: 8 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:06.1 real=0:00:07.0 totSessionCpu=0:05:44 mem=2432.5M density=0.281% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.000|    -0.00|       2|          0|       0(     0)|    0.28%|   0:00:00.0|  2442.5M|
|   1|  -0.000|    -0.00|       2|          0|       0(     0)|    0.28%|   0:00:00.0|  2442.5M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.000|    -0.00|       2|          0|       0(     0)|    0.28%|   0:00:00.0|  2442.5M|
|   1|   0.000|     0.00|       0|          1|       0(     0)|    0.28%|   0:00:00.0|  2461.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 1 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:06.5 real=0:00:07.0 totSessionCpu=0:05:44 mem=2461.6M density=0.282% ***

*info:
*info: Added a total of 1 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'NBUFFX2_RVT' used

*** Finish Post Route Hold Fixing (cpu=0:00:06.5 real=0:00:07.0 totSessionCpu=0:05:44 mem=2461.6M density=0.282%) ***
**INFO: total 1 insts, 0 nets marked don't touch
**INFO: total 1 insts, 0 nets marked don't touch DB property
**INFO: total 1 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:05:44.2/0:07:17.4 (0.8), mem = 2332.5M
**INFO: Skipping refine place as no non-legal commits were detected
**INFO: flowCheckPoint #4 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:23, real = 0:00:27, mem = 1892.2M, totSessionCpu=0:05:45 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=2332.68M, totSessionCpu=0:05:46).
**optDesign ... cpu = 0:00:25, real = 0:00:28, mem = 1896.3M, totSessionCpu=0:05:46 **

Skipping post route harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:05:47 mem=2370.8M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 82 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2370.8MB
Summary Report:
Instances move: 0 (out of 291 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2370.8MB
*** Finished refinePlace (0:05:47 mem=2370.8M) ***
Default Rule : ""
Non Default Rules : "CTS_RULE"
Worst Slack : 0.286 ns

Start Layer Assignment ...
WNS(0.286ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 559.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(557) IPOed(2) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules : "CTS_RULE"
Worst Slack : 0.286 ns

Start Layer Assignment ...
WNS(0.286ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 559.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.286  |  0.286  |  0.538  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.282%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:30, mem = 1796.7M, totSessionCpu=0:05:48 **
**INFO: flowCheckPoint #5 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 2
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 2
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:47.6/0:07:20.9 (0.8), mem = 2237.1M

globalDetailRoute

#Start globalDetailRoute on Tue Apr  9 22:13:43 2024
#
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=559)
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 227 (skipped).
#Total number of routable nets = 332.
#Total number of nets in the design = 559.
#3 routable nets do not have any wires.
#329 routable nets have routed wires.
#3 nets will be global routed.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Tue Apr  9 22:13:43 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.950] has 547 nets.
#Voltage range [0.000 - 0.000] has 11 nets.
#Voltage range [0.950 - 0.950] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#Processed 2/0 dirty instances, 6/108 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(2 insts marked dirty, reset pre-exisiting dirty flag on 2 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1780.23 (MB), peak = 2135.05 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1818.01 (MB), peak = 2135.05 (MB)
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.12 (MB)
#Total memory = 1818.13 (MB)
#Peak memory = 2135.05 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Apr  9 22:13:43 2024
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 44.03 (MB)
#Total memory = 1818.13 (MB)
#Peak memory = 2135.05 (MB)
#
#
#Start global routing on Tue Apr  9 22:13:43 2024
#
#
#Start global routing initialization on Tue Apr  9 22:13:43 2024
#
#Number of eco nets is 3
#
#Start global routing data preparation on Tue Apr  9 22:13:43 2024
#
#Start routing resource analysis on Tue Apr  9 22:13:43 2024
#
#Routing resource analysis is done on Tue Apr  9 22:13:44 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        5626        2269       69432    24.85%
#  M2             V        5629        2266       69432    26.25%
#  M3             H        2870        1077       69432    24.50%
#  M4             V        3640         307       69432     5.16%
#  M5             H        1830         143       69432     4.99%
#  M6             V        1928          45       69432     0.03%
#  M7             H         942          44       69432     1.18%
#  M8             V         946          40       69432     2.20%
#  M9             H         492           1       69432     0.08%
#  MRDL           V         233          12       69432    11.24%
#  --------------------------------------------------------------
#  Total                  24138      11.55%      694320    10.05%
#
#  3 nets (0.54%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Apr  9 22:13:44 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1829.29 (MB), peak = 2135.05 (MB)
#
#
#Global routing initialization is done on Tue Apr  9 22:13:44 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1829.29 (MB), peak = 2135.05 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1829.54 (MB), peak = 2135.05 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1829.54 (MB), peak = 2135.05 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 227 (skipped).
#Total number of routable nets = 332.
#Total number of nets in the design = 559.
#
#332 routable nets have routed wires.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               3  
#     CTS_RULE               0  
#-----------------------------
#        Total               3  
#-----------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                  3            0              0             327  
#     CTS_RULE                  0            2              2               0  
#----------------------------------------------------------------------------
#        Total                  3            2              2             327  
#----------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  M9            0(0.00%)   (0.00%)
#  MRDL          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 36651 um.
#Total half perimeter of net bounding box = 32201 um.
#Total wire length on LAYER M1 = 4301 um.
#Total wire length on LAYER M2 = 12484 um.
#Total wire length on LAYER M3 = 6763 um.
#Total wire length on LAYER M4 = 2587 um.
#Total wire length on LAYER M5 = 2005 um.
#Total wire length on LAYER M6 = 6581 um.
#Total wire length on LAYER M7 = 1921 um.
#Total wire length on LAYER M8 = 10 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 2393
#Up-Via Summary (total 2393):
#           
#-----------------------
# M1               1115
# M2                576
# M3                223
# M4                185
# M5                205
# M6                 87
# M7                  2
#-----------------------
#                  2393 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 11.60 (MB)
#Total memory = 1829.73 (MB)
#Peak memory = 2135.05 (MB)
#
#Finished global routing on Tue Apr  9 22:13:44 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1819.45 (MB), peak = 2135.05 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 9 hboxes and 0 vertical wires in 9 hboxes.
#Done with 0 horizontal wires in 9 hboxes and 0 vertical wires in 9 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 36651 um.
#Total half perimeter of net bounding box = 32201 um.
#Total wire length on LAYER M1 = 4301 um.
#Total wire length on LAYER M2 = 12484 um.
#Total wire length on LAYER M3 = 6763 um.
#Total wire length on LAYER M4 = 2587 um.
#Total wire length on LAYER M5 = 2005 um.
#Total wire length on LAYER M6 = 6581 um.
#Total wire length on LAYER M7 = 1921 um.
#Total wire length on LAYER M8 = 10 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 2393
#Up-Via Summary (total 2393):
#           
#-----------------------
# M1               1115
# M2                576
# M3                223
# M4                185
# M5                205
# M6                 87
# M7                  2
#-----------------------
#                  2393 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1819.50 (MB), peak = 2135.05 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 45.40 (MB)
#Total memory = 1819.50 (MB)
#Peak memory = 2135.05 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 0.2% required routing.
#   number of violations = 0
#2 out of 326 instances (0.6%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1819.02 (MB), peak = 2135.05 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 36651 um.
#Total half perimeter of net bounding box = 32201 um.
#Total wire length on LAYER M1 = 4300 um.
#Total wire length on LAYER M2 = 12485 um.
#Total wire length on LAYER M3 = 6763 um.
#Total wire length on LAYER M4 = 2587 um.
#Total wire length on LAYER M5 = 2005 um.
#Total wire length on LAYER M6 = 6581 um.
#Total wire length on LAYER M7 = 1921 um.
#Total wire length on LAYER M8 = 10 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 2397
#Up-Via Summary (total 2397):
#           
#-----------------------
# M1               1117
# M2                578
# M3                223
# M4                185
# M5                205
# M6                 87
# M7                  2
#-----------------------
#                  2397 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = -0.48 (MB)
#Total memory = 1819.02 (MB)
#Peak memory = 2135.05 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = -0.48 (MB)
#Total memory = 1819.02 (MB)
#Peak memory = 2135.05 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = -73.24 (MB)
#Total memory = 1723.46 (MB)
#Peak memory = 2135.05 (MB)
#Number of warnings = 21
#Total number of warnings = 90
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr  9 22:13:50 2024
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:07.2/0:00:07.1 (1.0), totSession cpu/real = 0:05:54.8/0:07:27.9 (0.8), mem = 2181.9M
**optDesign ... cpu = 0:00:33, real = 0:00:37, mem = 1723.4M, totSessionCpu=0:05:55 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #6 PostEcoSummary
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'fifo1_sram' of instances=326 and nets=559 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: cmax
 Corner: cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2181.9M)
Extracted 10.0422% (CPU Time= 0:00:01.6  MEM= 2619.8M)
Extracted 20.0543% (CPU Time= 0:00:01.6  MEM= 2619.8M)
Extracted 30.0362% (CPU Time= 0:00:01.6  MEM= 2619.8M)
Extracted 40.0483% (CPU Time= 0:00:01.7  MEM= 2619.8M)
Extracted 50.0603% (CPU Time= 0:00:01.7  MEM= 2619.8M)
Extracted 60.0422% (CPU Time= 0:00:01.7  MEM= 2619.8M)
Extracted 70.0543% (CPU Time= 0:00:01.8  MEM= 2619.8M)
Extracted 80.0362% (CPU Time= 0:00:01.8  MEM= 2619.8M)
Extracted 90.0483% (CPU Time= 0:00:01.9  MEM= 2619.8M)
Extracted 100% (CPU Time= 0:00:02.4  MEM= 2619.8M)
Number of Extracted Resistors     : 6005
Number of Extracted Ground Cap.   : 6070
Number of Extracted Coupling Cap. : 14488
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: cmax
 Corner: cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2588.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.0  Real Time: 0:00:06.0  MEM: 2588.500M)
**optDesign ... cpu = 0:00:37, real = 0:00:43, mem = 1724.1M, totSessionCpu=0:05:59 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2186.05)
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 545
AAE_INFO-618: Total number of nets in the design is 559,  97.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2212.36 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2212.36 CPU=0:00:01.8 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2220.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2220.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2190.48)
Glitch Analysis: View func_max_scenario -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func_max_scenario -- Total Number of Nets Analyzed = 545. 
Total number of fetched objects 545
AAE_INFO-618: Total number of nets in the design is 559,  0.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2230.65 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2230.65 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:06:02 mem=2230.6M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.285  |  0.285  |  0.538  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.282%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:00:46, mem = 1737.8M, totSessionCpu=0:06:02 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:41, real = 0:00:46, mem = 1737.8M, totSessionCpu=0:06:02 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2208.23M, totSessionCpu=0:06:03).
**optDesign ... cpu = 0:00:41, real = 0:00:46, mem = 1737.8M, totSessionCpu=0:06:03 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #8 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:41, real = 0:00:47, mem = 1737.4M, totSessionCpu=0:06:03 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2211.04)
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
Total number of fetched objects 545
AAE_INFO-618: Total number of nets in the design is 559,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2226.46 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2226.46 CPU=0:00:00.7 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2234.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2234.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2183.58)
Glitch Analysis: View func_min_scenario -- Total Number of Nets Skipped = 8. 
Glitch Analysis: View func_min_scenario -- Total Number of Nets Analyzed = 545. 
Total number of fetched objects 545
AAE_INFO-618: Total number of nets in the design is 559,  5.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2224.75 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2224.75 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:03.0 totSessionCpu=0:06:05 mem=2224.8M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 
Hold views included:
 func_min_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.285  |  0.285  |  0.538  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.012  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   346   |   242   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.282%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:46, real = 0:00:56, mem = 1820.6M, totSessionCpu=0:06:08 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:46.3/0:00:56.0 (0.8), totSession cpu/real = 0:06:07.8/0:07:47.3 (0.8), mem = 2254.5M
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> saveDesign fifo1_sram_route.innovus
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=04/09 22:14:09, mem=1819.6M)
% Begin Save ccopt configuration ... (date=04/09 22:14:09, mem=1819.6M)
% End Save ccopt configuration ... (date=04/09 22:14:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1820.2M, current mem=1820.2M)
% Begin Save netlist data ... (date=04/09 22:14:09, mem=1820.2M)
Writing Binary DB to fifo1_sram_route.innovus.dat/fifo1_sram.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/09 22:14:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1820.2M, current mem=1820.2M)
Saving symbol-table file ...
Saving congestion map file fifo1_sram_route.innovus.dat/fifo1_sram.route.congmap.gz ...
% Begin Save AAE data ... (date=04/09 22:14:10, mem=1820.2M)
Saving AAE Data ...
% End Save AAE data ... (date=04/09 22:14:10, total cpu=0:00:00.1, real=0:00:01.0, peak res=1820.2M, current mem=1820.2M)
Saving preference file fifo1_sram_route.innovus.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/09 22:14:11, mem=1820.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/09 22:14:12, total cpu=0:00:00.1, real=0:00:01.0, peak res=1820.5M, current mem=1820.5M)
Saving PG file fifo1_sram_route.innovus.dat/fifo1_sram.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Tue Apr  9 22:14:12 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2255.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/09 22:14:12, mem=1820.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/09 22:14:12, total cpu=0:00:00.1, real=0:00:01.0, peak res=1820.6M, current mem=1820.6M)
% Begin Save routing data ... (date=04/09 22:14:13, mem=1820.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2255.0M) ***
% End Save routing data ... (date=04/09 22:14:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=1820.7M, current mem=1820.7M)
Saving property file fifo1_sram_route.innovus.dat/fifo1_sram.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2258.0M) ***
#Saving pin access data to file fifo1_sram_route.innovus.dat/fifo1_sram.apa ...
#
% Begin Save power constraints data ... (date=04/09 22:14:14, mem=1820.7M)
% End Save power constraints data ... (date=04/09 22:14:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1820.7M, current mem=1820.7M)
cmin cmax
Generated self-contained design fifo1_sram_route.innovus.dat
#% End save design ... (date=04/09 22:14:15, total cpu=0:00:02.0, real=0:00:06.0, peak res=1821.0M, current mem=1821.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> report_ccopt_skew_groups -summary -file ../reports/fifo1_sram.innovus.route.ccopt_skew_groups.rpt
Clock tree timing engine global stage delay update for max_corner:setup.early...
Clock tree timing engine global stage delay update for max_corner:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for max_corner:setup.late...
Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_corner:hold.early...
Clock tree timing engine global stage delay update for min_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_corner:hold.late...
Clock tree timing engine global stage delay update for min_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> report_ccopt_clock_trees -summary -file ../reports/fifo1_sram.innovus.route.ccopt_clock_trees.rpt
Clock tree timing engine global stage delay update for max_corner:setup.early...
Clock tree timing engine global stage delay update for max_corner:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for max_corner:setup.late...
Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_corner:hold.early...
Clock tree timing engine global stage delay update for min_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_corner:hold.late...
Clock tree timing engine global stage delay update for min_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
WARNING: For techSite unit, row: (300000, 300000) - (900096, 301672) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 301672) - (900096, 303344) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 303344) - (900096, 305016) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 305016) - (900096, 306688) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 306688) - (900096, 308360) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 308360) - (900096, 310032) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 888544) - (900096, 890216) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 890216) - (900096, 891888) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 891888) - (900096, 893560) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 893560) - (900096, 895232) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 895232) - (900096, 896904) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 896904) - (900096, 898576) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, have a total of 12 rows defined outside of core-box
<CMD> verify_drc -limit 100000 -report ../reports/fifo1_sram.innovus.route.drc.all.rpt
#-limit 100000                           # int, default=100000, user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report ../reports/fifo1_sram.innovus.route.drc.all.rpt # string, default="", user setting
 *** Starting Verify DRC (MEM: 2384.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 305 Viols.

 Violation Summary By Layer and Type:

	         MetSpc   MinEnc    NSMet   Totals
	M1            0       21        0       21
	M2           70        0        0       70
	M3           70        0        0       70
	M4           70        0        0       70
	M5           70        0        0       70
	M6            0        0        2        2
	M7            0        0        2        2
	Totals      280       21        4      305

 *** End Verify DRC (CPU: 0:00:33.6  ELAPSED TIME: 34.00  MEM: 256.1M) ***

<CMD> verify_drc -limit 100000 -check_only regular -report ../reports/fifo1_sram.innovus.route.drc.regular.rpt
#-check_only regular                     # enums={all regular special selected_net selected cell default}, default=regular+special, user setting
#-limit 100000                           # int, default=100000, user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report ../reports/fifo1_sram.innovus.route.drc.regular.rpt # string, default="", user setting
 *** Starting Verify DRC (MEM: 2640.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:24.7  ELAPSED TIME: 25.00  MEM: 0.0M) ***

<CMD> verifyConnectivity -error 100000 -noAntenna -report ../reports/fifo1_sram.innovus.route.connectivity.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Apr  9 22:15:15 2024

Design Name: fifo1_sram
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1200.0960, 1200.0960)
Error Limit = 100000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin rdata[7] of net rdata[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin rdata[6] of net rdata[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin rdata[5] of net rdata[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin rdata[4] of net rdata[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin rdata[3] of net rdata[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin rdata[2] of net rdata[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin rdata[1] of net rdata[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin rdata[0] of net rdata[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin wfull of net wfull has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin rempty of net rempty has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
Net VDD: has an unconnected terminal, has special routes with opens, has regular routing with opens.
Net VSS: has an unconnected terminal, has special routes with opens, has regular routing with opens.

Begin Summary 
    1674 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    11 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    131 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    1816 total info(s) created.
End Summary

End Time: Tue Apr  9 22:15:15 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1816 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.3  MEM: 0.000M)

<CMD> timeDesign -postRoute -prefix route -outDir ../reports/fifo1_sram.innovus -expandedViews
*** timeDesign #4 [begin] : totSession cpu/real = 0:07:10.0/0:08:53.5 (0.8), mem = 2640.4M
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'fifo1_sram' of instances=326 and nets=559 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: cmax
 Corner: cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2268.4M)
Extracted 10.0422% (CPU Time= 0:00:01.7  MEM= 2714.2M)
Extracted 20.0543% (CPU Time= 0:00:01.8  MEM= 2714.2M)
Extracted 30.0362% (CPU Time= 0:00:01.8  MEM= 2714.2M)
Extracted 40.0483% (CPU Time= 0:00:01.9  MEM= 2714.2M)
Extracted 50.0603% (CPU Time= 0:00:01.9  MEM= 2714.2M)
Extracted 60.0422% (CPU Time= 0:00:01.9  MEM= 2714.2M)
Extracted 70.0543% (CPU Time= 0:00:02.0  MEM= 2714.2M)
Extracted 80.0362% (CPU Time= 0:00:02.0  MEM= 2714.2M)
Extracted 90.0483% (CPU Time= 0:00:02.2  MEM= 2714.2M)
Extracted 100% (CPU Time= 0:00:02.7  MEM= 2714.2M)
Number of Extracted Resistors     : 6005
Number of Extracted Ground Cap.   : 6070
Number of Extracted Coupling Cap. : 14488
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: cmax
 Corner: cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2698.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.5  Real Time: 0:00:06.0  MEM: 2698.180M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2670.45)
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPESI-3095):	Net: 'n_32' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_25' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_26' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_29' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_31' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_27' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_28' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_30' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_23' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_24' has no receivers. SI analysis is not performed.
Total number of fetched objects 545
AAE_INFO-618: Total number of nets in the design is 559,  97.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2650.05 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2650.05 CPU=0:00:01.3 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2658.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2658.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2217.16)
Glitch Analysis: View func_max_scenario -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func_max_scenario -- Total Number of Nets Analyzed = 545. 
Total number of fetched objects 545
AAE_INFO-618: Total number of nets in the design is 559,  0.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2255.32 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2255.32 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:07:17 mem=2255.3M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.285  |  0.285  |  0.538  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_max_scenario   |  0.285  |  0.285  |  0.538  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|                    |   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.449%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir ../reports/fifo1_sram.innovus
Total CPU time: 8.22 sec
Total Real time: 13.0 sec
Total Memory Usage: 2224.242188 Mbytes
Reset AAE Options
*** timeDesign #4 [finish] : cpu/real = 0:00:08.2/0:00:13.3 (0.6), totSession cpu/real = 0:07:18.2/0:09:06.7 (0.8), mem = 2224.2M
<CMD> timeDesign -postRoute -si -prefix route_si -outDir ../reports/fifo1_sram.innovus -expandedViews
**WARN: (IMPOPT-7017):	The command 'timeDesign -postRoute -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign -postRoute [-hold | -reportOnly]'.
<CMD> timeDesign -postRoute -hold -prefix route -outDir ../reports/fifo1_sram.innovus -expandedViews
*** timeDesign #5 [begin] : totSession cpu/real = 0:07:18.2/0:09:06.8 (0.8), mem = 2224.2M
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'fifo1_sram' of instances=326 and nets=559 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: cmax
 Corner: cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2222.2M)
Extracted 10.0422% (CPU Time= 0:00:01.3  MEM= 2668.1M)
Extracted 20.0543% (CPU Time= 0:00:01.4  MEM= 2668.1M)
Extracted 30.0362% (CPU Time= 0:00:01.4  MEM= 2668.1M)
Extracted 40.0483% (CPU Time= 0:00:01.5  MEM= 2668.1M)
Extracted 50.0603% (CPU Time= 0:00:01.5  MEM= 2668.1M)
Extracted 60.0422% (CPU Time= 0:00:01.5  MEM= 2668.1M)
Extracted 70.0543% (CPU Time= 0:00:01.6  MEM= 2668.1M)
Extracted 80.0362% (CPU Time= 0:00:01.6  MEM= 2668.1M)
Extracted 90.0483% (CPU Time= 0:00:01.7  MEM= 2668.1M)
Extracted 100% (CPU Time= 0:00:02.2  MEM= 2668.1M)
Number of Extracted Resistors     : 6005
Number of Extracted Ground Cap.   : 6070
Number of Extracted Coupling Cap. : 14488
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: cmax
 Corner: cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2644.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.7  Real Time: 0:00:05.0  MEM: 2644.797M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2202.62)
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPESI-3095):	Net: 'n_32' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_25' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_26' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_29' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_31' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_27' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_28' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_30' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_23' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_24' has no receivers. SI analysis is not performed.
Total number of fetched objects 545
AAE_INFO-618: Total number of nets in the design is 559,  98.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2229.91 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2229.91 CPU=0:00:01.3 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2237.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2237.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2203.02)
Glitch Analysis: View func_min_scenario -- Total Number of Nets Skipped = 8. 
Glitch Analysis: View func_min_scenario -- Total Number of Nets Analyzed = 545. 
Total number of fetched objects 545
AAE_INFO-618: Total number of nets in the design is 559,  5.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2244.27 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2244.27 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:07:24 mem=2244.3M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 func_min_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.012  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   346   |   242   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_min_scenario   |  0.000  |  0.000  |  0.012  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|                    |   346   |   242   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 0.449%
------------------------------------------------------------------
Reported timing to dir ../reports/fifo1_sram.innovus
Total CPU time: 7.25 sec
Total Real time: 8.0 sec
Total Memory Usage: 2176.585938 Mbytes
Reset AAE Options
*** timeDesign #5 [finish] : cpu/real = 0:00:07.3/0:00:09.0 (0.8), totSession cpu/real = 0:07:25.5/0:09:15.7 (0.8), mem = 2176.6M
<CMD> timeDesign -postRoute -hold -si -prefix route_si -outDir ../reports/fifo1_sram.innovus -expandedViews
**WARN: (IMPOPT-7017):	The command 'timeDesign -postRoute -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign -postRoute [-hold | -reportOnly]'.
<CMD> report_power > ../reports/fifo1_sram.innovus.route.power.rpt

Power Net Detected:
        Voltage	    Name
             0V	    VSS
          0.95V	    VDD
Using Power View: func_max_scenario.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fifo1_sram
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2180.13)
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
**WARN: (IMPESI-3095):	Net: 'n_32' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_25' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_26' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_29' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_31' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_27' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_28' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_30' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_23' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'n_24' has no receivers. SI analysis is not performed.
Total number of fetched objects 545
AAE_INFO-618: Total number of nets in the design is 559,  97.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2239.44 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2239.44 CPU=0:00:00.6 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2247.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2247.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2213.55)
Glitch Analysis: View func_max_scenario -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func_max_scenario -- Total Number of Nets Analyzed = 545. 
Total number of fetched objects 545
AAE_INFO-618: Total number of nets in the design is 559,  0.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2254.73 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2254.73 CPU=0:00:00.1 REAL=0:00:00.0)

Begin Power Analysis

             0V	    VSS
          0.95V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1742.22MB/3801.57MB/2223.40MB)

Begin Processing Timing Window Data for Power Calculation

wclk2x(1000MHz) wclk(500MHz) rclk(500MHz) ** INFO:  (VOLTUS_POWR-2054): Setting default frequency to the dominant frequency 500MHz.

	To force set default frequency/period. Use either of the following command options:
		set_power_analysis_mode        -default_frequency <frequency value>
		set_default_switching_activity -period            <period value>.

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1742.32MB/3801.57MB/2223.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1742.39MB/3801.57MB/2223.40MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT)
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT): 10%
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT): 20%
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT): 30%
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT): 40%
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT): 50%
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT): 60%
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT): 70%
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT): 80%
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT): 90%

Finished Levelizing
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT)

Starting Activity Propagation
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT): 10%
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT): 20%

Finished Activity Propagation
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1742.64MB/3801.57MB/2223.40MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 1
      ----------------------------------------------------------
CellName                                  Missing Table(s)
SRAM2RW128x8                              leakage power, 


** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDIO VDD not present in library of cell I1025_NS.

** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDDIO VDD not present in library of cell D8I1025_NS.


Starting Calculating power
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT)
 ... Calculating switching power
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT): 10%
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT): 20%
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT): 30%
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT): 40%
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT): 50%
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT): 60%
 ... Calculating internal and leakage power
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT): 70%
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT): 80%
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT): 90%

Finished Calculating power
2024-Apr-09 22:15:39 (2024-Apr-10 05:15:39 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1743.84MB/3809.57MB/2223.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1743.84MB/3809.57MB/2223.40MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1743.89MB/3809.57MB/2223.40MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1743.97MB/3809.57MB/2223.40MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.14-s109_1 (64bit) 06/29/2022 09:53 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Apr-09 22:15:40 (2024-Apr-10 05:15:40 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fifo1_sram
*
*	Liberty Libraries used:
*	        func_max_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib
*	        func_max_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib
*	        func_max_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib
*	        func_max_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib
*	        func_max_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.50803305 	   82.1334%
Total Switching Power:       0.93595986 	    8.0851%
Total Leakage Power:         1.13233558 	    9.7815%
Total Power:                11.57632849
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3233    0.008158     0.04827      0.3797        3.28
Macro                           0.003707     0.02626           0     0.02997      0.2589
IO                                 9.055      0.6652       1.039       10.76       92.94
Combinational                    0.07725       0.153     0.03866      0.2689       2.322
Clock (Combinational)             0.0491     0.08341    0.006253      0.1388       1.199
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              9.508       0.936       1.132       11.58         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      0.95      9.508       0.936       1.132       11.58         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
wclk2x                             0.296      0.0322     0.04213      0.3703       3.199
wclk                              0.1658     0.05227     0.04526      0.2633       2.275
rclk                              0.1654     0.05805     0.04526      0.2687       2.321
-----------------------------------------------------------------------------------------
Total                             0.6272      0.1425      0.1326      0.9023       7.795
-----------------------------------------------------------------------------------------
Clock: wclk2x
Clock Period: 0.002000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: wclk
Clock Period: 0.002000 usec 
Clock Toggle Rate:  1000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: rclk
Clock Period: 0.002000 usec 
Clock Toggle Rate:  1000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:             io_l_rdata_0_ (D8I1025_NS):            1.027
*              Highest Leakage Power:                 io_b_rclk (I1025_NS):          0.04213
*                Total Cap:      1.83396e-11 F
*                Total instances in design:   326
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1744.21MB/3809.57MB/2223.40MB)

<CMD> redirect -tee ../reports/fifo1_sram.innovus.route.density.rpt { reportDensityMap }
<CMD> summaryReport -noHtml -outfile ../reports/fifo1_sram.innovus.route.summary.rpt
Start to collect the design information.
Build netlist information for Cell fifo1_sram.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Generating IO cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Generate multi-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/fifo1_sram.innovus.route.summary.rpt
<CMD> report_power > ../reports/fifo1_sram.innvous.route.power.rpt
Using Power View: func_max_scenario.
Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1759.23MB/3780.29MB/2223.40MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.14-s109_1 (64bit) 06/29/2022 09:53 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Apr-09 22:15:40 (2024-Apr-10 05:15:40 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fifo1_sram
*
*	Liberty Libraries used:
*	        func_max_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib
*	        func_max_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib
*	        func_max_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib
*	        func_max_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib
*	        func_max_scenario: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.50803305 	   82.1334%
Total Switching Power:       0.93595986 	    8.0851%
Total Leakage Power:         1.13233558 	    9.7815%
Total Power:                11.57632849
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3233    0.008158     0.04827      0.3797        3.28
Macro                           0.003707     0.02626           0     0.02997      0.2589
IO                                 9.055      0.6652       1.039       10.76       92.94
Combinational                    0.07725       0.153     0.03866      0.2689       2.322
Clock (Combinational)             0.0491     0.08341    0.006253      0.1388       1.199
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              9.508       0.936       1.132       11.58         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      0.95      9.508       0.936       1.132       11.58         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
wclk2x                             0.296      0.0322     0.04213      0.3703       3.199
wclk                              0.1658     0.05227     0.04526      0.2633       2.275
rclk                              0.1654     0.05805     0.04526      0.2687       2.321
-----------------------------------------------------------------------------------------
Total                             0.6272      0.1425      0.1326      0.9023       7.795
-----------------------------------------------------------------------------------------
Clock: wclk2x
Clock Period: 0.002000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: wclk
Clock Period: 0.002000 usec 
Clock Toggle Rate:  1000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: rclk
Clock Period: 0.002000 usec 
Clock Toggle Rate:  1000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:             io_l_rdata_0_ (D8I1025_NS):            1.027
*              Highest Leakage Power:                 io_b_rclk (I1025_NS):          0.04213
*                Total Cap:      1.83396e-11 F
*                Total instances in design:   326
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1759.23MB/3780.29MB/2223.40MB)

<CMD> saveNetlist ../outputs/fifo1_sram.route.innovus.vg
Writing Netlist "../outputs/fifo1_sram.route.innovus.vg" ...
<CMD> saveModel -spef -dir fifo1_sram_route_spef

(saveModel) Begin generating models for fifo1_sram (04/09/2024 22:15:40).


(saveModel) Running write_lef_abstract...


******* START VERIFY ANTENNA ********
Report File: fifo1_sram.antenna.rpt
**WARN: (IMPVPA-55):	Option -leffile for command verifyProcessAntenna is obsolete. Use 'lefOut -5.5 | -5.6 fileName' instead. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -leffile from your script.
Type 'man IMPVPA-55' for more detail.
LEF Macro File: fifo1_sram_route_spef/library/fifo1_sram_antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.3  MEM: 0.000M)

(saveModel) Running defOut...

Writing DEF file 'fifo1_sram_route_spef/fifo1_sram.def', current time is Tue Apr  9 22:15:41 2024 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'fifo1_sram_route_spef/fifo1_sram.def' is written, current time is Tue Apr  9 22:15:41 2024 ...
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=04/09 22:15:41, mem=1760.3M)
% Begin Save ccopt configuration ... (date=04/09 22:15:41, mem=1760.3M)
% End Save ccopt configuration ... (date=04/09 22:15:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1760.7M, current mem=1760.7M)
% Begin Save netlist data ... (date=04/09 22:15:41, mem=1760.7M)
Writing Binary DB to fifo1_sram_route_spef/fifo1_sram.enc.dat/fifo1_sram.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/09 22:15:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1760.7M, current mem=1760.7M)
Saving symbol-table file ...
Saving congestion map file fifo1_sram_route_spef/fifo1_sram.enc.dat/fifo1_sram.route.congmap.gz ...
% Begin Save AAE data ... (date=04/09 22:15:42, mem=1760.8M)
Saving AAE Data ...
% End Save AAE data ... (date=04/09 22:15:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1760.8M, current mem=1760.8M)
Saving preference file fifo1_sram_route_spef/fifo1_sram.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/09 22:15:43, mem=1761.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/09 22:15:44, total cpu=0:00:00.1, real=0:00:01.0, peak res=1761.1M, current mem=1761.1M)
Saving PG file fifo1_sram_route_spef/fifo1_sram.enc.dat/fifo1_sram.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Tue Apr  9 22:15:44 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2234.0M) ***
Saving Drc markers ...
... 1808 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=04/09 22:15:45, mem=1761.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/09 22:15:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1761.1M, current mem=1761.1M)
% Begin Save routing data ... (date=04/09 22:15:45, mem=1761.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2234.0M) ***
% End Save routing data ... (date=04/09 22:15:46, total cpu=0:00:00.1, real=0:00:01.0, peak res=1761.1M, current mem=1761.1M)
Saving property file fifo1_sram_route_spef/fifo1_sram.enc.dat/fifo1_sram.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2237.0M) ***
#Saving pin access data to file fifo1_sram_route_spef/fifo1_sram.enc.dat/fifo1_sram.apa ...
#
% Begin Save power constraints data ... (date=04/09 22:15:47, mem=1761.1M)
% End Save power constraints data ... (date=04/09 22:15:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1761.1M, current mem=1761.1M)
cmin cmax
Generated self-contained design fifo1_sram.enc.dat
#% End save design ... (date=04/09 22:15:48, total cpu=0:00:02.2, real=0:00:07.0, peak res=1761.5M, current mem=1761.5M)
*** Message Summary: 0 warning(s), 0 error(s)

cmin cmax
RC Out has the following PVT Info:
   RC:cmin, Operating temperature -40 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.2  MEM= 2266.0M)
RC Out has the following PVT Info:
   RC:cmax, Operating temperature -40 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 2266.0M)
no files matched glob pattern "../outputs/fifo1_sram*innovus*.spef.gz"
<CMD> report_timing -machine_readable -path_group reg2reg > foo.mtarpt
<CMD> load_timing_debug_report foo.mtarpt
Parsing file foo.mtarpt...
<CMD> highlight_timing_report -file foo.mtarpt -path 1
<CMD> highlight_timing_report {-file foo.mtarpt -path 1}
<CMD> win on
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference violation -isVisible 0
<CMD> report_timing -machine_readable -path_group out2reg > foo.mtarpt
**WARN: (TA-201):	The software could not find a defined path group matching the name 'out2reg'. You can use the report_path_groups or get_path_groups commands to see the currently defined path groups.
<CMD> report_timing -machine_readable -path_group in2reg > foo.mtarpt
<CMD> highlight_timing_report -file foo.mtarpt -path 1
<CMD> highlight_timing_report {-file foo.mtarpt -path 1}
<CMD> load_timing_debug_report foo.mtarpt
Parsing file foo.mtarpt...
<CMD> win on
<CMD> report_timing -machine_readable -path_group reg2out > foo.mtarpt
<CMD> highlight_timing_report -file foo.mtarpt -path 1
<CMD> highlight_timing_report {-file foo.mtarpt -path 1}
**WARN: (IMPSYC-123):	No wire on net winc.
<CMD> load_timing_debug_report foo.mtarpt
Parsing file foo.mtarpt...
**WARN: (IMPGTD-801):	File (foo.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).

<CMD> report_timing -machine_readable -path_group INPUTS > foo.mtarpt
<CMD> load_timing_debug_report foo.mtarpt
Parsing file foo.mtarpt...
**WARN: (IMPGTD-801):	File (foo.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).

<CMD> zoomIn
<CMD> zoomOut
<CMD> zoomBox -52.41400 156.17900 2453.18900 1166.10200

*** Memory Usage v#1 (Current mem = 2628.328M, initial mem = 390.141M) ***
*** Message Summary: 382 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=0:10:48, real=0:24:13, mem=2628.3M) ---
