{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580958341521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580958341530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 05 22:05:41 2020 " "Processing started: Wed Feb 05 22:05:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580958341530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958341530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project3 -c project3_frame " "Command: quartus_map --read_settings_files=on --write_settings_files=off project3 -c project3_frame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958341530 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580958342407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580958342407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/Pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580958353020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958353020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_0002 " "Found entity 1: Pll_0002" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/Pll/Pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580958353026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958353026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580958353026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958353026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_frame.v 2 2 " "Found 2 design units, including 2 entities, in source file project3_frame.v" { { "Info" "ISGN_ENTITY_NAME" "1 project3_frame " "Found entity 1: project3_frame" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580958353046 ""} { "Info" "ISGN_ENTITY_NAME" "2 SXT " "Found entity 2: SXT" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580958353046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958353046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_project3.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_project3.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_project3 " "Found entity 1: tb_project3" {  } { { "tb_project3.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/tb_project3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580958353046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958353046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project3_frame " "Elaborating entity \"project3_frame\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580958353174 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_FE_w project3_frame.v(107) " "Verilog HDL or VHDL warning at project3_frame.v(107): object \"inst_FE_w\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580958353183 "|project3_frame"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "stall_pipe project3_frame.v(108) " "Verilog HDL warning at project3_frame.v(108): object stall_pipe used but never assigned" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 108 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580958353183 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op1_ID_w project3_frame.v(152) " "Verilog HDL or VHDL warning at project3_frame.v(152): object \"op1_ID_w\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580958353293 "|project3_frame"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rs_ID_w project3_frame.v(156) " "Verilog HDL warning at project3_frame.v(156): object rs_ID_w used but never assigned" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 156 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580958353293 "|project3_frame"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rt_ID_w project3_frame.v(157) " "Verilog HDL warning at project3_frame.v(157): object rt_ID_w used but never assigned" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 157 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580958353293 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regval1_ID_w project3_frame.v(159) " "Verilog HDL or VHDL warning at project3_frame.v(159): object \"regval1_ID_w\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580958353293 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regval2_ID_w project3_frame.v(160) " "Verilog HDL or VHDL warning at project3_frame.v(160): object \"regval2_ID_w\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580958353293 "|project3_frame"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "is_br_ID_w project3_frame.v(162) " "Verilog HDL warning at project3_frame.v(162): object is_br_ID_w used but never assigned" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 162 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580958353293 "|project3_frame"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "is_jmp_ID_w project3_frame.v(163) " "Verilog HDL warning at project3_frame.v(163): object is_jmp_ID_w used but never assigned" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 163 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580958353294 "|project3_frame"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rd_mem_ID_w project3_frame.v(164) " "Verilog HDL warning at project3_frame.v(164): object rd_mem_ID_w used but never assigned" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 164 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580958353294 "|project3_frame"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wr_mem_ID_w project3_frame.v(165) " "Verilog HDL warning at project3_frame.v(165): object wr_mem_ID_w used but never assigned" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 165 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580958353294 "|project3_frame"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wr_reg_ID_w project3_frame.v(166) " "Verilog HDL warning at project3_frame.v(166): object wr_reg_ID_w used but never assigned" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 166 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580958353294 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrlsig_ID_w project3_frame.v(167) " "Verilog HDL or VHDL warning at project3_frame.v(167): object \"ctrlsig_ID_w\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580958353294 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_reg_EX_w project3_frame.v(169) " "Verilog HDL or VHDL warning at project3_frame.v(169): object \"wr_reg_EX_w\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580958353294 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_reg_MEM_w project3_frame.v(170) " "Verilog HDL or VHDL warning at project3_frame.v(170): object \"wr_reg_MEM_w\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580958353294 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_ID project3_frame.v(173) " "Verilog HDL or VHDL warning at project3_frame.v(173): object \"PC_ID\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580958353294 "|project3_frame"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "immval_ID project3_frame.v(177) " "Verilog HDL warning at project3_frame.v(177): object immval_ID used but never assigned" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 177 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580958353295 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wregno_ID project3_frame.v(181) " "Verilog HDL or VHDL warning at project3_frame.v(181): object \"wregno_ID\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580958353295 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_ID project3_frame.v(185) " "Verilog HDL or VHDL warning at project3_frame.v(185): object \"inst_ID\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580958353295 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_br_EX_w project3_frame.v(230) " "Verilog HDL or VHDL warning at project3_frame.v(230): object \"is_br_EX_w\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580958353295 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_jmp_EX_w project3_frame.v(231) " "Verilog HDL or VHDL warning at project3_frame.v(231): object \"is_jmp_EX_w\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580958353295 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "br_cond_EX project3_frame.v(234) " "Verilog HDL or VHDL warning at project3_frame.v(234): object \"br_cond_EX\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580958353295 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluout_EX_r project3_frame.v(240) " "Verilog HDL or VHDL warning at project3_frame.v(240): object \"aluout_EX_r\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580958353295 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_MEM project3_frame.v(308) " "Verilog HDL or VHDL warning at project3_frame.v(308): object \"inst_MEM\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580958353295 "|project3_frame"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "LEDR_out project3_frame.v(393) " "Verilog HDL warning at project3_frame.v(393): object LEDR_out used but never assigned" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 393 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580958353433 "|project3_frame"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4096 0 16383 project3_frame.v(121) " "Verilog HDL warning at project3_frame.v(121): number of words (4096) in memory file does not match the number of elements in the address range \[0:16383\]" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 121 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1580958353480 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inst_FE project3_frame.v(141) " "Verilog HDL Always Construct warning at project3_frame.v(141): inferring latch(es) for variable \"inst_FE\", which holds its previous value in one or more paths through the always construct" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580958362936 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op1_ID project3_frame.v(210) " "Verilog HDL Always Construct warning at project3_frame.v(210): inferring latch(es) for variable \"op1_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 210 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580958362952 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op2_ID project3_frame.v(210) " "Verilog HDL Always Construct warning at project3_frame.v(210): inferring latch(es) for variable \"op2_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 210 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580958362952 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regval1_ID project3_frame.v(210) " "Verilog HDL Always Construct warning at project3_frame.v(210): inferring latch(es) for variable \"regval1_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 210 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580958362952 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regval2_ID project3_frame.v(210) " "Verilog HDL Always Construct warning at project3_frame.v(210): inferring latch(es) for variable \"regval2_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 210 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580958362952 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrlsig_ID project3_frame.v(210) " "Verilog HDL Always Construct warning at project3_frame.v(210): inferring latch(es) for variable \"ctrlsig_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 210 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580958362952 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inst_EX project3_frame.v(284) " "Verilog HDL Always Construct warning at project3_frame.v(284): inferring latch(es) for variable \"inst_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580958362954 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluout_EX project3_frame.v(284) " "Verilog HDL Always Construct warning at project3_frame.v(284): inferring latch(es) for variable \"aluout_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580958362954 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wregno_EX project3_frame.v(284) " "Verilog HDL Always Construct warning at project3_frame.v(284): inferring latch(es) for variable \"wregno_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580958362954 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrlsig_EX project3_frame.v(284) " "Verilog HDL Always Construct warning at project3_frame.v(284): inferring latch(es) for variable \"ctrlsig_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580958362954 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mispred_EX project3_frame.v(284) " "Verilog HDL Always Construct warning at project3_frame.v(284): inferring latch(es) for variable \"mispred_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580958362954 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pctarget_EX project3_frame.v(284) " "Verilog HDL Always Construct warning at project3_frame.v(284): inferring latch(es) for variable \"pctarget_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580958362954 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regval2_EX project3_frame.v(284) " "Verilog HDL Always Construct warning at project3_frame.v(284): inferring latch(es) for variable \"regval2_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580958362954 "|project3_frame"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDR_out 0 project3_frame.v(393) " "Net \"LEDR_out\" at project3_frame.v(393) has no driver or initial value, using a default initial value '0'" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 393 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1580958363324 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[0\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[0\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363325 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[1\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[1\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363325 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[2\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[2\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363325 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[3\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[3\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363325 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[4\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[4\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363325 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[5\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[5\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363335 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[6\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[6\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363335 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[7\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[7\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363335 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[8\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[8\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363335 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[9\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[9\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363335 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[10\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[10\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363335 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[11\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[11\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363335 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[12\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[12\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363335 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[13\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[13\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363335 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[14\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[14\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363335 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[15\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[15\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363335 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[16\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[16\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363335 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[17\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[17\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363335 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[18\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[18\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363335 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[19\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[19\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[20\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[20\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[21\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[21\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[22\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[22\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[23\] project3_frame.v(284) " "Inferred latch for \"regval2_EX\[23\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrlsig_EX\[1\] project3_frame.v(284) " "Inferred latch for \"ctrlsig_EX\[1\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[0\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[0\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[1\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[1\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[2\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[2\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[3\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[3\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[4\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[4\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[5\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[5\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[6\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[6\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[7\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[7\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[8\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[8\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[9\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[9\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[10\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[10\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[11\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[11\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[12\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[12\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[13\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[13\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[14\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[14\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[15\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[15\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[16\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[16\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[17\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[17\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[18\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[18\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[19\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[19\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[20\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[20\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[21\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[21\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[22\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[22\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[23\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[23\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[24\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[24\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[25\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[25\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[26\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[26\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[27\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[27\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[28\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[28\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363336 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[29\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[29\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363337 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[30\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[30\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363337 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[31\] project3_frame.v(284) " "Inferred latch for \"aluout_EX\[31\]\" at project3_frame.v(284)" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958363337 "|project3_frame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll Pll:myPll " "Elaborating entity \"Pll\" for hierarchy \"Pll:myPll\"" {  } { { "project3_frame.v" "myPll" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580958363409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_0002 Pll:myPll\|Pll_0002:pll_inst " "Elaborating entity \"Pll_0002\" for hierarchy \"Pll:myPll\|Pll_0002:pll_inst\"" {  } { { "Pll.v" "pll_inst" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/Pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580958363415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Pll/Pll_0002.v" "altera_pll_i" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/Pll/Pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580958363455 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1580958363471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/Pll/Pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580958363491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580958363492 ""}  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/Pll/Pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580958363492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SXT SXT:mysxt " "Elaborating entity \"SXT\" for hierarchy \"SXT:mysxt\"" {  } { { "project3_frame.v" "mysxt" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580958363495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:ss5 " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:ss5\"" {  } { { "project3_frame.v" "ss5" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580958363508 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Pll/Pll_0002.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/Pll/Pll_0002.v" 85 0 0 } } { "Pll.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/Pll.v" 20 0 0 } } { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580958363904 "|project3_frame|Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1580958363904 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1580958363904 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580958364043 "|project3_frame|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1580958364043 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV 24 " "Ignored 24 assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364126 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1580958364126 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "assignment2_frame 24 " "Ignored 24 assignments for entity \"assignment2_frame\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity assignment2_frame -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity assignment2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity assignment2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1580958364139 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "project2_frame 24 " "Ignored 24 assignments for entity \"project2_frame\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity project2_frame -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity project2_frame -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity project2_frame -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580958364139 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1580958364139 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1580958364457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580958364457 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580958364992 "|project3_frame|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_N " "No output dependent on input pin \"RESET_N\"" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580958364992 "|project3_frame|RESET_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580958364992 "|project3_frame|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580958364992 "|project3_frame|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580958364992 "|project3_frame|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580958364992 "|project3_frame|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580958364992 "|project3_frame|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580958364992 "|project3_frame|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580958364992 "|project3_frame|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580958364992 "|project3_frame|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580958364992 "|project3_frame|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580958364992 "|project3_frame|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580958364992 "|project3_frame|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580958364992 "|project3_frame|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580958364992 "|project3_frame|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "project3_frame.v" "" { Text "C:/Users/Usha/Documents/cs3220/project3/project3/project3_frame.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580958364992 "|project3_frame|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1580958364992 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580958364996 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580958364996 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580958364996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 189 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 189 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4967 " "Peak virtual memory: 4967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580958365047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 05 22:06:05 2020 " "Processing ended: Wed Feb 05 22:06:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580958365047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580958365047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580958365047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580958365047 ""}
