<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv</a>
defines: 
time_elapsed: 2.556s
ram usage: 46152 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpt_le5xwq/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:1</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:17</a>: No timescale set for &#34;m&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:17</a>: Compile module &#34;work@m&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:1</a>: Compile module &#34;work@top&#34;.

[ERR:CP0334] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:9</a>: Colliding compilation unit name: &#34;top&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:1</a>: previous usage.

[ERR:CP0334] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:32</a>: Colliding compilation unit name: &#34;m&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:17</a>: previous usage.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>: Compile generate block &#34;work@m.L0[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:24</a>: Compile generate block &#34;work@m.L0[0].L1&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>: Compile generate block &#34;work@m.L0[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>: Compile generate block &#34;work@m.L0[2]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:24</a>: Compile generate block &#34;work@m.L0[2].L1&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:17</a>: Top level module &#34;work@m&#34;.

[WRN:EL0505] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:32</a>: Multiply defined module &#34;work@m&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:17</a>: previous definition.

[WRN:EL0505] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:9</a>: Multiply defined module &#34;work@top&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:1</a>: previous definition.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 4
[   NOTE] : 7
+ cat /tmpfs/tmp/tmpt_le5xwq/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpt_le5xwq/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpt_le5xwq/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@m, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv</a>, line:17, parent:work@top
   |vpiDefName:work@m
   |vpiFullName:work@m
   |vpiNet:
   \_logic_net: (a), line:18
     |vpiName:a
     |vpiFullName:work@m.a
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (b), line:18
     |vpiName:b
     |vpiFullName:work@m.b
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (c), line:19
     |vpiName:c
     |vpiFullName:work@m.c
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (d), line:20
     |vpiName:d
     |vpiFullName:work@m.d
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (e), line:21
     |vpiName:e
     |vpiFullName:work@m.e
     |vpiNetType:1
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv</a>, line:1, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiNet:
   \_logic_net: (a), line:2
     |vpiName:a
     |vpiFullName:work@top.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b), line:2
     |vpiName:b
     |vpiFullName:work@top.b
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv</a>, line:1
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiNet:
   \_logic_net: (a), line:2, parent:work@top
     |vpiName:a
     |vpiFullName:work@top.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b), line:2, parent:work@top
     |vpiName:b
     |vpiFullName:work@top.b
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@m (work@m), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv</a>, line:17
   |vpiDefName:work@m
   |vpiName:work@m
   |vpiGenScopeArray:
   \_gen_scope_array: (L0[0]), line:23, parent:work@m
     |vpiName:L0[0]
     |vpiFullName:work@m.L0[0]
     |vpiGenScope:
     \_gen_scope: , parent:L0[0]
       |vpiFullName:work@m.L0[0]
       |vpiGenScopeArray:
       \_gen_scope_array: (L1), line:24
         |vpiName:L1
         |vpiFullName:work@m.L0[0].L1
         |vpiGenScope:
         \_gen_scope: , parent:L1
           |vpiFullName:work@m.L0[0].L1
           |vpiContAssign:
           \_cont_assign: , line:26
             |vpiRhs:
             \_func_call: (my_let), line:26
               |vpiName:my_let
               |vpiArgument:
               \_ref_obj: (a), line:26
                 |vpiName:a
             |vpiLhs:
             \_bit_select: (d), line:26
               |vpiName:d
               |vpiFullName:work@m.L0[0].L1.d
               |vpiIndex:
               \_operation: , line:26
                 |vpiOpType:11
                 |vpiOperand:
                 \_constant: , line:26
                   |vpiConstType:7
                   |vpiDecompile:2
                   |vpiSize:32
                   |INT:2
                 |vpiOperand:
                 \_ref_obj: (i), line:26
                   |vpiName:i
       |vpiParameter:
       \_parameter: (i), line:23
         |vpiName:i
         |INT:0
   |vpiGenScopeArray:
   \_gen_scope_array: (L0[1]), line:23, parent:work@m
     |vpiName:L0[1]
     |vpiFullName:work@m.L0[1]
     |vpiGenScope:
     \_gen_scope: , parent:L0[1]
       |vpiFullName:work@m.L0[1]
       |vpiParameter:
       \_parameter: (i), line:23
         |vpiName:i
         |INT:1
   |vpiGenScopeArray:
   \_gen_scope_array: (L0[2]), line:23, parent:work@m
     |vpiName:L0[2]
     |vpiFullName:work@m.L0[2]
     |vpiGenScope:
     \_gen_scope: , parent:L0[2]
       |vpiFullName:work@m.L0[2]
       |vpiGenScopeArray:
       \_gen_scope_array: (L1), line:24
         |vpiName:L1
         |vpiFullName:work@m.L0[2].L1
         |vpiGenScope:
         \_gen_scope: , parent:L1
           |vpiFullName:work@m.L0[2].L1
           |vpiContAssign:
           \_cont_assign: , line:26
             |vpiRhs:
             \_func_call: (my_let), line:26
               |vpiName:my_let
               |vpiArgument:
               \_ref_obj: (a), line:26
                 |vpiName:a
             |vpiLhs:
             \_bit_select: (d), line:26
               |vpiName:d
               |vpiFullName:work@m.L0[2].L1.d
               |vpiIndex:
               \_operation: , line:26
                 |vpiOpType:11
                 |vpiOperand:
                 \_constant: , line:26
                   |vpiConstType:7
                   |vpiDecompile:2
                   |vpiSize:32
                   |INT:2
                 |vpiOperand:
                 \_ref_obj: (i), line:26
                   |vpiName:i
       |vpiParameter:
       \_parameter: (i), line:23
         |vpiName:i
         |INT:2
   |vpiNet:
   \_logic_net: (a), line:18, parent:work@m
     |vpiName:a
     |vpiFullName:work@m.a
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (b), line:18, parent:work@m
     |vpiName:b
     |vpiFullName:work@m.b
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (c), line:19, parent:work@m
     |vpiName:c
     |vpiFullName:work@m.c
     |vpiNetType:1
     |vpiRange:
     \_range: , line:19
       |vpiLeftRange:
       \_constant: , line:19
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:19
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (d), line:20, parent:work@m
     |vpiName:d
     |vpiFullName:work@m.d
     |vpiNetType:1
     |vpiRange:
     \_range: , line:20
       |vpiLeftRange:
       \_constant: , line:20
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:20
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (e), line:21, parent:work@m
     |vpiName:e
     |vpiFullName:work@m.e
     |vpiNetType:1
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \a of type 36
Object: \b of type 36
Object: \work_m of type 32
Object: \L0[0] of type 133
Object:  of type 134
Object: \i of type 41
Object: \L0[1] of type 133
Object:  of type 134
Object: \i of type 41
Object: \L0[2] of type 133
Object:  of type 134
Object: \i of type 41
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \d of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \e of type 36
Object: \work_m of type 32
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \d of type 36
Object: \e of type 36
Object: \work_top of type 32
Object: \a of type 36
Object: \b of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_m&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f94930] str=&#39;\work_m&#39;
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>.0-23.0&gt; [0x2f94a50] str=&#39;\L0[0]&#39;
        AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>.0-23.0&gt; [0x2fa8660] str=&#39;\i&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>.0-23.0&gt; [0x2fa8830] bits=&#39;00000000000000000000000000000000&#39;(32) signed range=[31:0]
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>.0-23.0&gt; [0x2fa8ac0] str=&#39;\L0[1]&#39;
        AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>.0-23.0&gt; [0x2fa8d40] str=&#39;\i&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>.0-23.0&gt; [0x2fa8ee0] bits=&#39;00000000000000000000000000000001&#39;(32) signed range=[31:0] int=1
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>.0-23.0&gt; [0x2fa9100] str=&#39;\L0[2]&#39;
        AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>.0-23.0&gt; [0x2fa9360] str=&#39;\i&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>.0-23.0&gt; [0x2fa9500] bits=&#39;00000000000000000000000000000010&#39;(32) signed range=[31:0] int=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:18</a>.0-18.0&gt; [0x2fa9770] str=&#39;\a&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:18</a>.0-18.0&gt; [0x2fa98f0] str=&#39;\b&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:19</a>.0-19.0&gt; [0x2fa9ac0] str=&#39;\c&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:19</a>.0-19.0&gt; [0x2fa9be0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:19</a>.0-19.0&gt; [0x2fa9f00] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:19</a>.0-19.0&gt; [0x2faa0c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:20</a>.0-20.0&gt; [0x2fa9d60] str=&#39;\d&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:20</a>.0-20.0&gt; [0x2faa280]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:20</a>.0-20.0&gt; [0x2faa580] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:20</a>.0-20.0&gt; [0x2faa740] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:21</a>.0-21.0&gt; [0x2faa400] str=&#39;\e&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f94930] str=&#39;\work_m&#39; basic_prep
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>.0-23.0&gt; [0x2f94a50] str=&#39;\L0[0]&#39; basic_prep
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>.0-23.0&gt; [0x2fa8ac0] str=&#39;\L0[1]&#39; basic_prep
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>.0-23.0&gt; [0x2fa9100] str=&#39;\L0[2]&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:18</a>.0-18.0&gt; [0x2fa9770] str=&#39;\a&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:18</a>.0-18.0&gt; [0x2fa98f0] str=&#39;\b&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:19</a>.0-19.0&gt; [0x2fa9ac0] str=&#39;\c&#39; basic_prep range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:19</a>.0-19.0&gt; [0x2fa9be0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:19</a>.0-19.0&gt; [0x2fa9f00] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:19</a>.0-19.0&gt; [0x2faa0c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:20</a>.0-20.0&gt; [0x2fa9d60] str=&#39;\d&#39; basic_prep range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:20</a>.0-20.0&gt; [0x2faa280] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:20</a>.0-20.0&gt; [0x2faa580] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:20</a>.0-20.0&gt; [0x2faa740] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:21</a>.0-21.0&gt; [0x2faa400] str=&#39;\e&#39; basic_prep range=[0:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>.0-23.0&gt; [0x2fa8660] str=&#39;\L0[0].i&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>.0-23.0&gt; [0x2fa8830] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>.0-23.0&gt; [0x2fa8d40] str=&#39;\L0[1].i&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>.0-23.0&gt; [0x2fa8ee0] bits=&#39;00000000000000000000000000000001&#39;(32) signed basic_prep range=[31:0] int=1
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>.0-23.0&gt; [0x2fa9360] str=&#39;\L0[2].i&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:23</a>.0-23.0&gt; [0x2fa9500] bits=&#39;00000000000000000000000000000010&#39;(32) signed basic_prep range=[31:0] int=2
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f940a0] str=&#39;\work_top&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:2</a>.0-2.0&gt; [0x2f943a0] str=&#39;\a&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:2</a>.0-2.0&gt; [0x2f94670] str=&#39;\b&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f940a0] str=&#39;\work_top&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:2</a>.0-2.0&gt; [0x2f943a0] str=&#39;\a&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:2</a>.0-2.0&gt; [0x2f94670] str=&#39;\b&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_top

2.2. Analyzing design hierarchy..
Top module:  \work_top
Removing unused module `\work_m&#39;.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_top..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_top ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_top..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_top&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:2</a>.0-2.0&#34;
          }
        },
        &#34;b&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:2</a>.0-2.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_top&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_top();
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:2</a>.0-2.0&#34; *)
  wire a;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:2</a>.0-2.0&#34; *)
  wire b;
endmodule

End of script. Logfile hash: 4b5c78aecf, CPU: user 0.01s system 0.00s, MEM: 12.98 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>