[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/HierPathCont/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 154
LIB: work
FILE: ${SURELOG_DIR}/tests/HierPathCont/dut.sv
n<> u<153> t<Top_level_rule> c<1> l<1:1> el<22:33>
  n<> u<1> t<Null_rule> p<153> s<152> l<1:1>
  n<> u<152> t<Source_text> p<153> c<28> l<1:1> el<22:33>
    n<> u<28> t<Description> p<152> c<27> s<151> l<1:1> el<1:59>
      n<> u<27> t<Package_item> p<28> c<26> l<1:1> el<1:59>
        n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<1:1> el<1:59>
          n<> u<25> t<Data_declaration> p<26> c<24> l<1:1> el<1:59>
            n<> u<24> t<Type_declaration> p<25> c<22> l<1:1> el<1:59>
              n<> u<22> t<Data_type> p<24> c<3> s<23> l<1:9> el<1:39>
                n<> u<3> t<Struct_union> p<22> c<2> s<4> l<1:9> el<1:15>
                  n<> u<2> t<Struct_keyword> p<3> l<1:9> el<1:15>
                n<> u<4> t<Packed_keyword> p<22> s<21> l<1:16> el<1:22>
                n<> u<21> t<Struct_union_member> p<22> c<17> l<1:24> el<1:38>
                  n<> u<17> t<Data_type_or_void> p<21> c<16> s<20> l<1:24> el<1:35>
                    n<> u<16> t<Data_type> p<17> c<5> l<1:24> el<1:35>
                      n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<1:24> el<1:29>
                      n<> u<15> t<Packed_dimension> p<16> c<14> l<1:30> el<1:35>
                        n<> u<14> t<Constant_range> p<15> c<9> l<1:31> el<1:34>
                          n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<1:31> el<1:32>
                            n<> u<8> t<Constant_primary> p<9> c<7> l<1:31> el<1:32>
                              n<> u<7> t<Primary_literal> p<8> c<6> l<1:31> el<1:32>
                                n<3> u<6> t<INT_CONST> p<7> l<1:31> el<1:32>
                          n<> u<13> t<Constant_expression> p<14> c<12> l<1:33> el<1:34>
                            n<> u<12> t<Constant_primary> p<13> c<11> l<1:33> el<1:34>
                              n<> u<11> t<Primary_literal> p<12> c<10> l<1:33> el<1:34>
                                n<0> u<10> t<INT_CONST> p<11> l<1:33> el<1:34>
                  n<> u<20> t<Variable_decl_assignment_list> p<21> c<19> l<1:36> el<1:37>
                    n<> u<19> t<Variable_decl_assignment> p<20> c<18> l<1:36> el<1:37>
                      n<a> u<18> t<STRING_CONST> p<19> l<1:36> el<1:37>
              n<my_struct_packed_t> u<23> t<STRING_CONST> p<24> l<1:40> el<1:58>
    n<> u<151> t<Description> p<152> c<150> l<3:1> el<22:33>
      n<> u<150> t<Module_declaration> p<151> c<72> l<3:1> el<22:33>
        n<> u<72> t<Module_ansi_header> p<150> c<29> s<87> l<3:1> el<8:3>
          n<module> u<29> t<Module_keyword> p<72> s<30> l<3:1> el<3:7>
          n<unsized_single_bit_1> u<30> t<STRING_CONST> p<72> s<31> l<3:8> el<3:28>
          n<> u<31> t<Package_import_declaration_list> p<72> s<71> l<3:29> el<3:29>
          n<> u<71> t<Port_declaration_list> p<72> c<48> l<3:29> el<8:2>
            n<> u<48> t<Ansi_port_declaration> p<71> c<46> s<55> l<4:5> el<4:27>
              n<> u<46> t<Net_port_header> p<48> c<32> s<47> l<4:5> el<4:22>
                n<> u<32> t<PortDir_Out> p<46> s<45> l<4:5> el<4:11>
                n<> u<45> t<Net_port_type> p<46> c<33> l<4:12> el<4:22>
                  n<> u<33> t<NetType_Wire> p<45> s<44> l<4:12> el<4:16>
                  n<> u<44> t<Data_type_or_implicit> p<45> c<43> l<4:17> el<4:22>
                    n<> u<43> t<Packed_dimension> p<44> c<42> l<4:17> el<4:22>
                      n<> u<42> t<Constant_range> p<43> c<37> l<4:18> el<4:21>
                        n<> u<37> t<Constant_expression> p<42> c<36> s<41> l<4:18> el<4:19>
                          n<> u<36> t<Constant_primary> p<37> c<35> l<4:18> el<4:19>
                            n<> u<35> t<Primary_literal> p<36> c<34> l<4:18> el<4:19>
                              n<3> u<34> t<INT_CONST> p<35> l<4:18> el<4:19>
                        n<> u<41> t<Constant_expression> p<42> c<40> l<4:20> el<4:21>
                          n<> u<40> t<Constant_primary> p<41> c<39> l<4:20> el<4:21>
                            n<> u<39> t<Primary_literal> p<40> c<38> l<4:20> el<4:21>
                              n<0> u<38> t<INT_CONST> p<39> l<4:20> el<4:21>
              n<out1> u<47> t<STRING_CONST> p<48> l<4:23> el<4:27>
            n<> u<55> t<Ansi_port_declaration> p<71> c<53> s<63> l<5:5> el<5:21>
              n<> u<53> t<Net_port_header> p<55> c<49> s<54> l<5:5> el<5:16>
                n<> u<49> t<PortDir_Out> p<53> s<52> l<5:5> el<5:11>
                n<> u<52> t<Net_port_type> p<53> c<50> l<5:12> el<5:16>
                  n<> u<50> t<NetType_Wire> p<52> s<51> l<5:12> el<5:16>
                  n<> u<51> t<Data_type_or_implicit> p<52> l<5:17> el<5:17>
              n<out2> u<54> t<STRING_CONST> p<55> l<5:17> el<5:21>
            n<> u<63> t<Ansi_port_declaration> p<71> c<61> s<70> l<6:5> el<6:35>
              n<> u<61> t<Net_port_header> p<63> c<56> s<62> l<6:5> el<6:30>
                n<> u<56> t<PortDir_Out> p<61> s<60> l<6:5> el<6:11>
                n<> u<60> t<Net_port_type> p<61> c<59> l<6:12> el<6:30>
                  n<> u<59> t<Data_type_or_implicit> p<60> c<58> l<6:12> el<6:30>
                    n<my_struct_packed_t> u<58> t<Data_type> p<59> c<57> l<6:12> el<6:30>
                      n<my_struct_packed_t> u<57> t<STRING_CONST> p<58> l<6:12> el<6:30>
              n<out3> u<62> t<STRING_CONST> p<63> l<6:31> el<6:35>
            n<> u<70> t<Ansi_port_declaration> p<71> c<68> l<7:5> el<7:21>
              n<> u<68> t<Net_port_header> p<70> c<64> s<69> l<7:5> el<7:16>
                n<> u<64> t<PortDir_Out> p<68> s<67> l<7:5> el<7:11>
                n<> u<67> t<Net_port_type> p<68> c<65> l<7:12> el<7:16>
                  n<> u<65> t<NetType_Wire> p<67> s<66> l<7:12> el<7:16>
                  n<> u<66> t<Data_type_or_implicit> p<67> l<7:17> el<7:17>
              n<out4> u<69> t<STRING_CONST> p<70> l<7:17> el<7:21>
        n<> u<87> t<Non_port_module_item> p<150> c<86> s<109> l<11:3> el<11:22>
          n<> u<86> t<Module_or_generate_item> p<87> c<85> l<11:3> el<11:22>
            n<> u<85> t<Module_common_item> p<86> c<84> l<11:3> el<11:22>
              n<> u<84> t<Continuous_assign> p<85> c<83> l<11:3> el<11:22>
                n<> u<83> t<Net_assignment_list> p<84> c<82> l<11:10> el<11:21>
                  n<> u<82> t<Net_assignment> p<83> c<77> l<11:10> el<11:21>
                    n<> u<77> t<Net_lvalue> p<82> c<74> s<81> l<11:10> el<11:14>
                      n<> u<74> t<Ps_or_hierarchical_identifier> p<77> c<73> s<76> l<11:10> el<11:14>
                        n<out1> u<73> t<STRING_CONST> p<74> l<11:10> el<11:14>
                      n<> u<76> t<Constant_select> p<77> c<75> l<11:17> el<11:17>
                        n<> u<75> t<Constant_bit_select> p<76> l<11:17> el<11:17>
                    n<> u<81> t<Expression> p<82> c<80> l<11:19> el<11:21>
                      n<> u<80> t<Primary> p<81> c<79> l<11:19> el<11:21>
                        n<> u<79> t<Primary_literal> p<80> c<78> l<11:19> el<11:21>
                          n<> u<78> t<Number_Tick1> p<79> l<11:19> el<11:21>
        n<> u<109> t<Non_port_module_item> p<150> c<108> s<125> l<14:3> el<14:37>
          n<> u<108> t<Module_or_generate_item> p<109> c<107> l<14:3> el<14:37>
            n<> u<107> t<Module_common_item> p<108> c<106> l<14:3> el<14:37>
              n<> u<106> t<Continuous_assign> p<107> c<105> l<14:3> el<14:37>
                n<> u<105> t<Net_assignment_list> p<106> c<104> l<14:10> el<14:36>
                  n<> u<104> t<Net_assignment> p<105> c<92> l<14:10> el<14:36>
                    n<> u<92> t<Net_lvalue> p<104> c<89> s<103> l<14:10> el<14:14>
                      n<> u<89> t<Ps_or_hierarchical_identifier> p<92> c<88> s<91> l<14:10> el<14:14>
                        n<out2> u<88> t<STRING_CONST> p<89> l<14:10> el<14:14>
                      n<> u<91> t<Constant_select> p<92> c<90> l<14:17> el<14:17>
                        n<> u<90> t<Constant_bit_select> p<91> l<14:17> el<14:17>
                    n<> u<103> t<Expression> p<104> c<102> l<14:19> el<14:36>
                      n<> u<102> t<Expression> p<103> c<96> l<14:20> el<14:35>
                        n<> u<96> t<Expression> p<102> c<95> s<101> l<14:20> el<14:24>
                          n<> u<95> t<Primary> p<96> c<94> l<14:20> el<14:24>
                            n<> u<94> t<Primary_literal> p<95> c<93> l<14:20> el<14:24>
                              n<out1> u<93> t<STRING_CONST> p<94> l<14:20> el<14:24>
                        n<> u<101> t<BinOp_Equiv> p<102> s<100> l<14:25> el<14:27>
                        n<> u<100> t<Expression> p<102> c<99> l<14:28> el<14:35>
                          n<> u<99> t<Primary> p<100> c<98> l<14:28> el<14:35>
                            n<> u<98> t<Primary_literal> p<99> c<97> l<14:28> el<14:35>
                              n<4'b1111> u<97> t<INT_CONST> p<98> l<14:28> el<14:35>
        n<> u<125> t<Non_port_module_item> p<150> c<124> s<147> l<17:3> el<17:22>
          n<> u<124> t<Module_or_generate_item> p<125> c<123> l<17:3> el<17:22>
            n<> u<123> t<Module_common_item> p<124> c<122> l<17:3> el<17:22>
              n<> u<122> t<Continuous_assign> p<123> c<121> l<17:3> el<17:22>
                n<> u<121> t<Net_assignment_list> p<122> c<120> l<17:10> el<17:21>
                  n<> u<120> t<Net_assignment> p<121> c<115> l<17:10> el<17:21>
                    n<> u<115> t<Net_lvalue> p<120> c<111> s<119> l<17:10> el<17:16>
                      n<> u<111> t<Ps_or_hierarchical_identifier> p<115> c<110> s<114> l<17:10> el<17:14>
                        n<out3> u<110> t<STRING_CONST> p<111> l<17:10> el<17:14>
                      n<> u<114> t<Constant_select> p<115> c<112> l<17:14> el<17:16>
                        n<a> u<112> t<STRING_CONST> p<114> s<113> l<17:15> el<17:16>
                        n<> u<113> t<Constant_bit_select> p<114> l<17:17> el<17:17>
                    n<> u<119> t<Expression> p<120> c<118> l<17:19> el<17:21>
                      n<> u<118> t<Primary> p<119> c<117> l<17:19> el<17:21>
                        n<> u<117> t<Primary_literal> p<118> c<116> l<17:19> el<17:21>
                          n<> u<116> t<Number_Tick1> p<117> l<17:19> el<17:21>
        n<> u<147> t<Non_port_module_item> p<150> c<146> s<149> l<20:3> el<20:32>
          n<> u<146> t<Module_or_generate_item> p<147> c<145> l<20:3> el<20:32>
            n<> u<145> t<Module_common_item> p<146> c<144> l<20:3> el<20:32>
              n<> u<144> t<Continuous_assign> p<145> c<143> l<20:3> el<20:32>
                n<> u<143> t<Net_assignment_list> p<144> c<142> l<20:10> el<20:31>
                  n<> u<142> t<Net_assignment> p<143> c<130> l<20:10> el<20:31>
                    n<> u<130> t<Net_lvalue> p<142> c<127> s<141> l<20:10> el<20:14>
                      n<> u<127> t<Ps_or_hierarchical_identifier> p<130> c<126> s<129> l<20:10> el<20:14>
                        n<out4> u<126> t<STRING_CONST> p<127> l<20:10> el<20:14>
                      n<> u<129> t<Constant_select> p<130> c<128> l<20:17> el<20:17>
                        n<> u<128> t<Constant_bit_select> p<129> l<20:17> el<20:17>
                    n<> u<141> t<Expression> p<142> c<140> l<20:19> el<20:31>
                      n<> u<140> t<Expression> p<141> c<134> l<20:20> el<20:30>
                        n<> u<134> t<Expression> p<140> c<133> s<139> l<20:20> el<20:24>
                          n<> u<133> t<Primary> p<134> c<132> l<20:20> el<20:24>
                            n<> u<132> t<Primary_literal> p<133> c<131> l<20:20> el<20:24>
                              n<out3> u<131> t<STRING_CONST> p<132> l<20:20> el<20:24>
                        n<> u<139> t<BinOp_Equiv> p<140> s<138> l<20:25> el<20:27>
                        n<> u<138> t<Expression> p<140> c<137> l<20:28> el<20:30>
                          n<> u<137> t<Primary> p<138> c<136> l<20:28> el<20:30>
                            n<> u<136> t<Primary_literal> p<137> c<135> l<20:28> el<20:30>
                              n<> u<135> t<Number_Tick1> p<136> l<20:28> el<20:30>
        n<> u<149> t<ENDMODULE> p<150> s<148> l<22:1> el<22:10>
        n<unsized_single_bit_1> u<148> t<STRING_CONST> p<150> l<22:13> el<22:33>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathCont/dut.sv:3:1: No timescale set for "unsized_single_bit_1".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/HierPathCont/dut.sv:3:1: Compile module "work@unsized_single_bit_1".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              10
ContAssign                                             4
Design                                                 1
HierPath                                               1
Identifier                                             2
LogicNet                                               3
LogicTypespec                                          7
Module                                                 1
Operation                                              2
Port                                                   4
Range                                                  3
RefObj                                                 7
RefTypespec                                           10
SourceFile                                             1
StructNet                                              1
StructTypespec                                         1
TypedefTypespec                                        1
TypespecMember                                         1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/HierPathCont/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/HierPathCont/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@unsized_single_bit_1)
    |vpiName:work@unsized_single_bit_1
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiRange:
    \_Range: , line:4:17, endln:4:22
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:4:18, endln:4:19
        |vpiParent:
        \_Range: , line:4:17, endln:4:22
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:20, endln:4:21
        |vpiParent:
        \_Range: , line:4:17, endln:4:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiRange:
    \_Range: , line:4:17, endln:4:22
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:4:18, endln:4:19
        |vpiParent:
        \_Range: , line:4:17, endln:4:22
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:20, endln:4:21
        |vpiParent:
        \_Range: , line:4:17, endln:4:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@unsized_single_bit_1.out1), line:4:23, endln:4:27
    |vpiParent:
    \_Module: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiTypespec:
    \_RefTypespec: (work@unsized_single_bit_1.out1), line:4:12, endln:4:16
      |vpiParent:
      \_LogicNet: (work@unsized_single_bit_1.out1), line:4:23, endln:4:27
      |vpiFullName:work@unsized_single_bit_1.out1
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:out1
    |vpiFullName:work@unsized_single_bit_1.out1
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@unsized_single_bit_1.out2), line:5:17, endln:5:21
    |vpiParent:
    \_Module: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiTypespec:
    \_RefTypespec: (work@unsized_single_bit_1.out2), line:5:12, endln:5:16
      |vpiParent:
      \_LogicNet: (work@unsized_single_bit_1.out2), line:5:17, endln:5:21
      |vpiFullName:work@unsized_single_bit_1.out2
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:out2
    |vpiFullName:work@unsized_single_bit_1.out2
    |vpiNetType:1
  |vpiImportTypespec:
  \_StructNet: (work@unsized_single_bit_1.out3), line:6:31, endln:6:35
    |vpiParent:
    \_Module: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiTypespec:
    \_RefTypespec: (work@unsized_single_bit_1.out3.my_struct_packed_t), line:6:12, endln:6:30
      |vpiParent:
      \_StructNet: (work@unsized_single_bit_1.out3), line:6:31, endln:6:35
      |vpiName:my_struct_packed_t
      |vpiFullName:work@unsized_single_bit_1.out3.my_struct_packed_t
      |vpiActual:
      \_TypedefTypespec: (my_struct_packed_t), line:1:40, endln:1:58
    |vpiName:out3
    |vpiFullName:work@unsized_single_bit_1.out3
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@unsized_single_bit_1.out4), line:7:17, endln:7:21
    |vpiParent:
    \_Module: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiTypespec:
    \_RefTypespec: (work@unsized_single_bit_1.out4), line:7:12, endln:7:16
      |vpiParent:
      \_LogicNet: (work@unsized_single_bit_1.out4), line:7:17, endln:7:21
      |vpiFullName:work@unsized_single_bit_1.out4
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:out4
    |vpiFullName:work@unsized_single_bit_1.out4
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@unsized_single_bit_1
  |vpiNet:
  \_LogicNet: (work@unsized_single_bit_1.out1), line:4:23, endln:4:27
  |vpiNet:
  \_LogicNet: (work@unsized_single_bit_1.out2), line:5:17, endln:5:21
  |vpiNet:
  \_StructNet: (work@unsized_single_bit_1.out3), line:6:31, endln:6:35
  |vpiNet:
  \_LogicNet: (work@unsized_single_bit_1.out4), line:7:17, endln:7:21
  |vpiPort:
  \_Port: (out1), line:4:23, endln:4:27
    |vpiParent:
    \_Module: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiName:out1
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@unsized_single_bit_1.out1), line:4:12, endln:4:16
      |vpiParent:
      \_Port: (out1), line:4:23, endln:4:27
      |vpiFullName:work@unsized_single_bit_1.out1
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (out2), line:5:17, endln:5:21
    |vpiParent:
    \_Module: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiName:out2
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@unsized_single_bit_1.out2), line:5:12, endln:5:16
      |vpiParent:
      \_Port: (out2), line:5:17, endln:5:21
      |vpiFullName:work@unsized_single_bit_1.out2
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (out3), line:6:31, endln:6:35
    |vpiParent:
    \_Module: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiName:out3
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@unsized_single_bit_1.out3.my_struct_packed_t), line:6:12, endln:6:30
      |vpiParent:
      \_Port: (out3), line:6:31, endln:6:35
      |vpiName:my_struct_packed_t
      |vpiFullName:work@unsized_single_bit_1.out3.my_struct_packed_t
      |vpiActual:
      \_TypedefTypespec: (my_struct_packed_t), line:1:40, endln:1:58
  |vpiPort:
  \_Port: (out4), line:7:17, endln:7:21
    |vpiParent:
    \_Module: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiName:out4
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@unsized_single_bit_1.out4), line:7:12, endln:7:16
      |vpiParent:
      \_Port: (out4), line:7:17, endln:7:21
      |vpiFullName:work@unsized_single_bit_1.out4
      |vpiActual:
      \_LogicTypespec: 
  |vpiContAssign:
  \_ContAssign: , line:11:10, endln:11:21
    |vpiParent:
    \_Module: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiRhs:
    \_Constant: , line:11:19, endln:11:21
      |vpiParent:
      \_ContAssign: , line:11:10, endln:11:21
      |vpiDecompile:'1
      |vpiSize:-1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@unsized_single_bit_1.out1), line:11:10, endln:11:14
      |vpiParent:
      \_ContAssign: , line:11:10, endln:11:21
      |vpiName:out1
      |vpiFullName:work@unsized_single_bit_1.out1
      |vpiActual:
      \_LogicNet: (work@unsized_single_bit_1.out1), line:4:23, endln:4:27
  |vpiContAssign:
  \_ContAssign: , line:14:10, endln:14:36
    |vpiParent:
    \_Module: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiRhs:
    \_Operation: , line:14:20, endln:14:35
      |vpiParent:
      \_ContAssign: , line:14:10, endln:14:36
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@unsized_single_bit_1.out1), line:14:20, endln:14:24
        |vpiParent:
        \_Operation: , line:14:20, endln:14:35
        |vpiName:out1
        |vpiFullName:work@unsized_single_bit_1.out1
        |vpiActual:
        \_LogicNet: (work@unsized_single_bit_1.out1), line:4:23, endln:4:27
      |vpiOperand:
      \_Constant: , line:14:28, endln:14:35
        |vpiParent:
        \_Operation: , line:14:20, endln:14:35
        |vpiDecompile:4'b1111
        |vpiSize:4
        |BIN:1111
        |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@unsized_single_bit_1.out2), line:14:10, endln:14:14
      |vpiParent:
      \_ContAssign: , line:14:10, endln:14:36
      |vpiName:out2
      |vpiFullName:work@unsized_single_bit_1.out2
      |vpiActual:
      \_LogicNet: (work@unsized_single_bit_1.out2), line:5:17, endln:5:21
  |vpiContAssign:
  \_ContAssign: , line:17:10, endln:17:21
    |vpiParent:
    \_Module: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiRhs:
    \_Constant: , line:17:19, endln:17:21
      |vpiParent:
      \_ContAssign: , line:17:10, endln:17:21
      |vpiDecompile:'1
      |vpiSize:-1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_HierPath: (out3.a), line:17:14, endln:17:16
      |vpiParent:
      \_ContAssign: , line:17:10, endln:17:21
      |vpiActual:
      \_RefObj: (out3), line:17:14, endln:17:16
        |vpiParent:
        \_HierPath: (out3.a), line:17:14, endln:17:16
        |vpiName:out3
        |vpiActual:
        \_StructNet: (work@unsized_single_bit_1.out3), line:6:31, endln:6:35
      |vpiActual:
      \_RefObj: (a), line:17:15, endln:17:16
        |vpiParent:
        \_HierPath: (out3.a), line:17:14, endln:17:16
        |vpiName:a
        |vpiActual:
        \_TypespecMember: (a), line:1:36, endln:1:37
      |vpiName:out3.a
  |vpiContAssign:
  \_ContAssign: , line:20:10, endln:20:31
    |vpiParent:
    \_Module: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiRhs:
    \_Operation: , line:20:20, endln:20:30
      |vpiParent:
      \_ContAssign: , line:20:10, endln:20:31
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@unsized_single_bit_1.out3), line:20:20, endln:20:24
        |vpiParent:
        \_Operation: , line:20:20, endln:20:30
        |vpiName:out3
        |vpiFullName:work@unsized_single_bit_1.out3
        |vpiActual:
        \_StructNet: (work@unsized_single_bit_1.out3), line:6:31, endln:6:35
      |vpiOperand:
      \_Constant: , line:20:28, endln:20:30
        |vpiParent:
        \_Operation: , line:20:20, endln:20:30
        |vpiDecompile:'1
        |vpiSize:-1
        |BIN:1
        |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@unsized_single_bit_1.out4), line:20:10, endln:20:14
      |vpiParent:
      \_ContAssign: , line:20:10, endln:20:31
      |vpiName:out4
      |vpiFullName:work@unsized_single_bit_1.out4
      |vpiActual:
      \_LogicNet: (work@unsized_single_bit_1.out4), line:7:17, endln:7:21
  |vpiEndLabel:unsized_single_bit_1
|vpiTypedef:
\_TypedefTypespec: (my_struct_packed_t), line:1:40, endln:1:58
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (my_struct_packed_t)
    |vpiName:my_struct_packed_t
  |vpiTypedefAlias:
  \_RefTypespec: (my_struct_packed_t), line:1:9, endln:1:39
    |vpiParent:
    \_TypedefTypespec: (my_struct_packed_t), line:1:40, endln:1:58
    |vpiFullName:my_struct_packed_t
    |vpiActual:
    \_StructTypespec: , line:1:9, endln:1:39
|vpiTypedef:
\_StructTypespec: , line:1:9, endln:1:39
  |vpiParent:
  \_Design: (unnamed)
  |vpiPacked:1
  |vpiTypespecMember:
  \_TypespecMember: (a), line:1:36, endln:1:37
    |vpiParent:
    \_StructTypespec: , line:1:9, endln:1:39
    |vpiName:a
    |vpiTypespec:
    \_RefTypespec: (a), line:1:24, endln:1:35
      |vpiParent:
      \_TypespecMember: (a), line:1:36, endln:1:37
      |vpiFullName:a
      |vpiActual:
      \_LogicTypespec: 
|vpiTypedef:
\_LogicTypespec: 
  |vpiParent:
  \_Design: (unnamed)
  |vpiRange:
  \_Range: , line:1:30, endln:1:35
    |vpiParent:
    \_LogicTypespec: 
    |vpiLeftRange:
    \_Constant: , line:1:31, endln:1:32
      |vpiParent:
      \_Range: , line:1:30, endln:1:35
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:1:33, endln:1:34
      |vpiParent:
      \_Range: , line:1:30, endln:1:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
