// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
// Date        : Thu Jan 24 18:42:58 2019
// Host        : niklas-desktop running 64-bit Ubuntu 18.10
// Command     : write_verilog -force -mode funcsim
//               /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/bd/fourier_bram/ip/fourier_bram_DFTStageWrapper_0_0/fourier_bram_DFTStageWrapper_0_0_sim_netlist.v
// Design      : fourier_bram_DFTStageWrapper_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "fourier_bram_DFTStageWrapper_0_0,DFTStageWrapper,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "module_ref" *) 
(* x_core_info = "DFTStageWrapper,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module fourier_bram_DFTStageWrapper_0_0
   (i_clk,
    i_reset,
    o_ready,
    i_dataValid,
    i_dataNew,
    o_freqDataEn,
    o_freqDataIndex,
    o_freqDataReal,
    o_freqDataImag,
    o_r_f,
    o_dataOld);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 i_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME i_clk, ASSOCIATED_RESET i_reset, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN fourier_bram_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0" *) input i_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 i_reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME i_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input i_reset;
  output o_ready;
  input i_dataValid;
  input [24:0]i_dataNew;
  output o_freqDataEn;
  output [7:0]o_freqDataIndex;
  output [24:0]o_freqDataReal;
  output [24:0]o_freqDataImag;
  output [8:0]o_r_f;
  output [24:0]o_dataOld;

  wire i_clk;
  wire [24:0]i_dataNew;
  wire i_dataValid;
  wire i_reset;
  wire [24:0]o_dataOld;
  wire o_freqDataEn;
  wire [24:0]o_freqDataImag;
  wire [7:0]o_freqDataIndex;
  wire [24:0]o_freqDataReal;
  wire [8:0]o_r_f;
  wire o_ready;

  fourier_bram_DFTStageWrapper_0_0_DFTStageWrapper U0
       (.i_clk(i_clk),
        .i_dataNew(i_dataNew),
        .i_dataValid(i_dataValid),
        .i_reset(i_reset),
        .o_dataOld(o_dataOld),
        .o_freqDataEn(o_freqDataEn),
        .o_freqDataImag(o_freqDataImag),
        .o_freqDataIndex(o_freqDataIndex),
        .o_freqDataReal(o_freqDataReal),
        .o_r_f(o_r_f),
        .o_ready(o_ready));
endmodule

(* ORIG_REF_NAME = "ComplexMultiply" *) 
module fourier_bram_DFTStageWrapper_0_0_ComplexMultiply
   (D,
    i_clk,
    Q,
    i_reset,
    \r_bImag_reg[17]_0 ,
    \r_aReal_reg[24]_0 ,
    \r_bReal_reg[17]_0 );
  output [49:0]D;
  input i_clk;
  input [24:0]Q;
  input i_reset;
  input [17:0]\r_bImag_reg[17]_0 ;
  input [24:0]\r_aReal_reg[24]_0 ;
  input [17:0]\r_bReal_reg[17]_0 ;

  wire [49:0]D;
  wire [24:0]Q;
  wire [24:0]a;
  wire [17:0]b;
  wire i_clk;
  wire i_reset;
  wire \r_aImag_reg_n_0_[0] ;
  wire \r_aImag_reg_n_0_[10] ;
  wire \r_aImag_reg_n_0_[11] ;
  wire \r_aImag_reg_n_0_[12] ;
  wire \r_aImag_reg_n_0_[13] ;
  wire \r_aImag_reg_n_0_[14] ;
  wire \r_aImag_reg_n_0_[15] ;
  wire \r_aImag_reg_n_0_[16] ;
  wire \r_aImag_reg_n_0_[17] ;
  wire \r_aImag_reg_n_0_[18] ;
  wire \r_aImag_reg_n_0_[19] ;
  wire \r_aImag_reg_n_0_[1] ;
  wire \r_aImag_reg_n_0_[20] ;
  wire \r_aImag_reg_n_0_[21] ;
  wire \r_aImag_reg_n_0_[22] ;
  wire \r_aImag_reg_n_0_[23] ;
  wire \r_aImag_reg_n_0_[24] ;
  wire \r_aImag_reg_n_0_[2] ;
  wire \r_aImag_reg_n_0_[3] ;
  wire \r_aImag_reg_n_0_[4] ;
  wire \r_aImag_reg_n_0_[5] ;
  wire \r_aImag_reg_n_0_[6] ;
  wire \r_aImag_reg_n_0_[7] ;
  wire \r_aImag_reg_n_0_[8] ;
  wire \r_aImag_reg_n_0_[9] ;
  wire [24:0]\r_aReal_reg[24]_0 ;
  wire [17:0]r_bImag;
  wire [17:0]\r_bImag_reg[17]_0 ;
  wire [17:0]\r_bReal_reg[17]_0 ;
  wire [42:0]r_imaginaryMul1;
  wire [40:16]r_qImag;
  wire [40:16]r_qReal;
  wire [42:0]r_realMul1;
  wire [24:0]rr_aImag;
  wire [24:0]rr_aReal;
  wire [17:0]rr_bImag;
  wire \rrr_aImag_reg_n_0_[0] ;
  wire \rrr_aImag_reg_n_0_[10] ;
  wire \rrr_aImag_reg_n_0_[11] ;
  wire \rrr_aImag_reg_n_0_[12] ;
  wire \rrr_aImag_reg_n_0_[13] ;
  wire \rrr_aImag_reg_n_0_[14] ;
  wire \rrr_aImag_reg_n_0_[15] ;
  wire \rrr_aImag_reg_n_0_[16] ;
  wire \rrr_aImag_reg_n_0_[17] ;
  wire \rrr_aImag_reg_n_0_[18] ;
  wire \rrr_aImag_reg_n_0_[19] ;
  wire \rrr_aImag_reg_n_0_[1] ;
  wire \rrr_aImag_reg_n_0_[20] ;
  wire \rrr_aImag_reg_n_0_[21] ;
  wire \rrr_aImag_reg_n_0_[22] ;
  wire \rrr_aImag_reg_n_0_[23] ;
  wire \rrr_aImag_reg_n_0_[24] ;
  wire \rrr_aImag_reg_n_0_[2] ;
  wire \rrr_aImag_reg_n_0_[3] ;
  wire \rrr_aImag_reg_n_0_[4] ;
  wire \rrr_aImag_reg_n_0_[5] ;
  wire \rrr_aImag_reg_n_0_[6] ;
  wire \rrr_aImag_reg_n_0_[7] ;
  wire \rrr_aImag_reg_n_0_[8] ;
  wire \rrr_aImag_reg_n_0_[9] ;
  wire \rrr_aReal_reg_n_0_[0] ;
  wire \rrr_aReal_reg_n_0_[10] ;
  wire \rrr_aReal_reg_n_0_[11] ;
  wire \rrr_aReal_reg_n_0_[12] ;
  wire \rrr_aReal_reg_n_0_[13] ;
  wire \rrr_aReal_reg_n_0_[14] ;
  wire \rrr_aReal_reg_n_0_[15] ;
  wire \rrr_aReal_reg_n_0_[16] ;
  wire \rrr_aReal_reg_n_0_[17] ;
  wire \rrr_aReal_reg_n_0_[18] ;
  wire \rrr_aReal_reg_n_0_[19] ;
  wire \rrr_aReal_reg_n_0_[1] ;
  wire \rrr_aReal_reg_n_0_[20] ;
  wire \rrr_aReal_reg_n_0_[21] ;
  wire \rrr_aReal_reg_n_0_[22] ;
  wire \rrr_aReal_reg_n_0_[23] ;
  wire \rrr_aReal_reg_n_0_[24] ;
  wire \rrr_aReal_reg_n_0_[2] ;
  wire \rrr_aReal_reg_n_0_[3] ;
  wire \rrr_aReal_reg_n_0_[4] ;
  wire \rrr_aReal_reg_n_0_[5] ;
  wire \rrr_aReal_reg_n_0_[6] ;
  wire \rrr_aReal_reg_n_0_[7] ;
  wire \rrr_aReal_reg_n_0_[8] ;
  wire \rrr_aReal_reg_n_0_[9] ;
  wire \rrr_bImag_reg_n_0_[0] ;
  wire \rrr_bImag_reg_n_0_[10] ;
  wire \rrr_bImag_reg_n_0_[11] ;
  wire \rrr_bImag_reg_n_0_[12] ;
  wire \rrr_bImag_reg_n_0_[13] ;
  wire \rrr_bImag_reg_n_0_[14] ;
  wire \rrr_bImag_reg_n_0_[15] ;
  wire \rrr_bImag_reg_n_0_[16] ;
  wire \rrr_bImag_reg_n_0_[17] ;
  wire \rrr_bImag_reg_n_0_[1] ;
  wire \rrr_bImag_reg_n_0_[2] ;
  wire \rrr_bImag_reg_n_0_[3] ;
  wire \rrr_bImag_reg_n_0_[4] ;
  wire \rrr_bImag_reg_n_0_[5] ;
  wire \rrr_bImag_reg_n_0_[6] ;
  wire \rrr_bImag_reg_n_0_[7] ;
  wire \rrr_bImag_reg_n_0_[8] ;
  wire \rrr_bImag_reg_n_0_[9] ;
  wire [47:0]NLW_inst_imaginary_mul_1_PCOUT_UNCONNECTED;
  wire [42:0]NLW_inst_imaginary_mul_2_P_UNCONNECTED;
  wire [47:0]NLW_inst_imaginary_mul_2_PCOUT_UNCONNECTED;
  wire [47:0]NLW_inst_real_mul_1_PCOUT_UNCONNECTED;
  wire [42:0]NLW_inst_real_mul_2_P_UNCONNECTED;
  wire [47:0]NLW_inst_real_mul_2_PCOUT_UNCONNECTED;

  (* CHECK_LICENSE_TYPE = "xbip_multadd_0,xbip_multadd_v3_0_13,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "xbip_multadd_v3_0_13,Vivado 2018.3" *) 
  fourier_bram_DFTStageWrapper_0_0_xbip_multadd_0__3 inst_imaginary_mul_1
       (.A({\r_aImag_reg_n_0_[24] ,\r_aImag_reg_n_0_[23] ,\r_aImag_reg_n_0_[22] ,\r_aImag_reg_n_0_[21] ,\r_aImag_reg_n_0_[20] ,\r_aImag_reg_n_0_[19] ,\r_aImag_reg_n_0_[18] ,\r_aImag_reg_n_0_[17] ,\r_aImag_reg_n_0_[16] ,\r_aImag_reg_n_0_[15] ,\r_aImag_reg_n_0_[14] ,\r_aImag_reg_n_0_[13] ,\r_aImag_reg_n_0_[12] ,\r_aImag_reg_n_0_[11] ,\r_aImag_reg_n_0_[10] ,\r_aImag_reg_n_0_[9] ,\r_aImag_reg_n_0_[8] ,\r_aImag_reg_n_0_[7] ,\r_aImag_reg_n_0_[6] ,\r_aImag_reg_n_0_[5] ,\r_aImag_reg_n_0_[4] ,\r_aImag_reg_n_0_[3] ,\r_aImag_reg_n_0_[2] ,\r_aImag_reg_n_0_[1] ,\r_aImag_reg_n_0_[0] }),
        .B(b),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(i_clk),
        .P(r_imaginaryMul1),
        .PCOUT(NLW_inst_imaginary_mul_1_PCOUT_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .SUBTRACT(1'b0));
  (* CHECK_LICENSE_TYPE = "xbip_multadd_0,xbip_multadd_v3_0_13,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "xbip_multadd_v3_0_13,Vivado 2018.3" *) 
  fourier_bram_DFTStageWrapper_0_0_xbip_multadd_0 inst_imaginary_mul_2
       (.A({\rrr_aReal_reg_n_0_[24] ,\rrr_aReal_reg_n_0_[23] ,\rrr_aReal_reg_n_0_[22] ,\rrr_aReal_reg_n_0_[21] ,\rrr_aReal_reg_n_0_[20] ,\rrr_aReal_reg_n_0_[19] ,\rrr_aReal_reg_n_0_[18] ,\rrr_aReal_reg_n_0_[17] ,\rrr_aReal_reg_n_0_[16] ,\rrr_aReal_reg_n_0_[15] ,\rrr_aReal_reg_n_0_[14] ,\rrr_aReal_reg_n_0_[13] ,\rrr_aReal_reg_n_0_[12] ,\rrr_aReal_reg_n_0_[11] ,\rrr_aReal_reg_n_0_[10] ,\rrr_aReal_reg_n_0_[9] ,\rrr_aReal_reg_n_0_[8] ,\rrr_aReal_reg_n_0_[7] ,\rrr_aReal_reg_n_0_[6] ,\rrr_aReal_reg_n_0_[5] ,\rrr_aReal_reg_n_0_[4] ,\rrr_aReal_reg_n_0_[3] ,\rrr_aReal_reg_n_0_[2] ,\rrr_aReal_reg_n_0_[1] ,\rrr_aReal_reg_n_0_[0] }),
        .B({\rrr_bImag_reg_n_0_[17] ,\rrr_bImag_reg_n_0_[16] ,\rrr_bImag_reg_n_0_[15] ,\rrr_bImag_reg_n_0_[14] ,\rrr_bImag_reg_n_0_[13] ,\rrr_bImag_reg_n_0_[12] ,\rrr_bImag_reg_n_0_[11] ,\rrr_bImag_reg_n_0_[10] ,\rrr_bImag_reg_n_0_[9] ,\rrr_bImag_reg_n_0_[8] ,\rrr_bImag_reg_n_0_[7] ,\rrr_bImag_reg_n_0_[6] ,\rrr_bImag_reg_n_0_[5] ,\rrr_bImag_reg_n_0_[4] ,\rrr_bImag_reg_n_0_[3] ,\rrr_bImag_reg_n_0_[2] ,\rrr_bImag_reg_n_0_[1] ,\rrr_bImag_reg_n_0_[0] }),
        .C(r_imaginaryMul1),
        .CE(1'b1),
        .CLK(i_clk),
        .P({NLW_inst_imaginary_mul_2_P_UNCONNECTED[42:41],r_qImag,NLW_inst_imaginary_mul_2_P_UNCONNECTED[15:0]}),
        .PCOUT(NLW_inst_imaginary_mul_2_PCOUT_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .SUBTRACT(1'b0));
  (* CHECK_LICENSE_TYPE = "xbip_multadd_0,xbip_multadd_v3_0_13,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "xbip_multadd_v3_0_13,Vivado 2018.3" *) 
  fourier_bram_DFTStageWrapper_0_0_xbip_multadd_0__1 inst_real_mul_1
       (.A(a),
        .B(b),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(i_clk),
        .P(r_realMul1),
        .PCOUT(NLW_inst_real_mul_1_PCOUT_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .SUBTRACT(1'b0));
  (* CHECK_LICENSE_TYPE = "xbip_multadd_0,xbip_multadd_v3_0_13,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "xbip_multadd_v3_0_13,Vivado 2018.3" *) 
  fourier_bram_DFTStageWrapper_0_0_xbip_multadd_0__2 inst_real_mul_2
       (.A({\rrr_aImag_reg_n_0_[24] ,\rrr_aImag_reg_n_0_[23] ,\rrr_aImag_reg_n_0_[22] ,\rrr_aImag_reg_n_0_[21] ,\rrr_aImag_reg_n_0_[20] ,\rrr_aImag_reg_n_0_[19] ,\rrr_aImag_reg_n_0_[18] ,\rrr_aImag_reg_n_0_[17] ,\rrr_aImag_reg_n_0_[16] ,\rrr_aImag_reg_n_0_[15] ,\rrr_aImag_reg_n_0_[14] ,\rrr_aImag_reg_n_0_[13] ,\rrr_aImag_reg_n_0_[12] ,\rrr_aImag_reg_n_0_[11] ,\rrr_aImag_reg_n_0_[10] ,\rrr_aImag_reg_n_0_[9] ,\rrr_aImag_reg_n_0_[8] ,\rrr_aImag_reg_n_0_[7] ,\rrr_aImag_reg_n_0_[6] ,\rrr_aImag_reg_n_0_[5] ,\rrr_aImag_reg_n_0_[4] ,\rrr_aImag_reg_n_0_[3] ,\rrr_aImag_reg_n_0_[2] ,\rrr_aImag_reg_n_0_[1] ,\rrr_aImag_reg_n_0_[0] }),
        .B({\rrr_bImag_reg_n_0_[17] ,\rrr_bImag_reg_n_0_[16] ,\rrr_bImag_reg_n_0_[15] ,\rrr_bImag_reg_n_0_[14] ,\rrr_bImag_reg_n_0_[13] ,\rrr_bImag_reg_n_0_[12] ,\rrr_bImag_reg_n_0_[11] ,\rrr_bImag_reg_n_0_[10] ,\rrr_bImag_reg_n_0_[9] ,\rrr_bImag_reg_n_0_[8] ,\rrr_bImag_reg_n_0_[7] ,\rrr_bImag_reg_n_0_[6] ,\rrr_bImag_reg_n_0_[5] ,\rrr_bImag_reg_n_0_[4] ,\rrr_bImag_reg_n_0_[3] ,\rrr_bImag_reg_n_0_[2] ,\rrr_bImag_reg_n_0_[1] ,\rrr_bImag_reg_n_0_[0] }),
        .C(r_realMul1),
        .CE(1'b1),
        .CLK(i_clk),
        .P({NLW_inst_real_mul_2_P_UNCONNECTED[42:41],r_qReal,NLW_inst_real_mul_2_P_UNCONNECTED[15:0]}),
        .PCOUT(NLW_inst_real_mul_2_PCOUT_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .SUBTRACT(1'b1));
  FDCE \o_qImag_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[16]),
        .Q(D[0]));
  FDCE \o_qImag_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[26]),
        .Q(D[10]));
  FDCE \o_qImag_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[27]),
        .Q(D[11]));
  FDCE \o_qImag_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[28]),
        .Q(D[12]));
  FDCE \o_qImag_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[29]),
        .Q(D[13]));
  FDCE \o_qImag_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[30]),
        .Q(D[14]));
  FDCE \o_qImag_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[31]),
        .Q(D[15]));
  FDCE \o_qImag_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[32]),
        .Q(D[16]));
  FDCE \o_qImag_reg[17] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[33]),
        .Q(D[17]));
  FDCE \o_qImag_reg[18] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[34]),
        .Q(D[18]));
  FDCE \o_qImag_reg[19] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[35]),
        .Q(D[19]));
  FDCE \o_qImag_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[17]),
        .Q(D[1]));
  FDCE \o_qImag_reg[20] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[36]),
        .Q(D[20]));
  FDCE \o_qImag_reg[21] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[37]),
        .Q(D[21]));
  FDCE \o_qImag_reg[22] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[38]),
        .Q(D[22]));
  FDCE \o_qImag_reg[23] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[39]),
        .Q(D[23]));
  FDCE \o_qImag_reg[24] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[40]),
        .Q(D[24]));
  FDCE \o_qImag_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[18]),
        .Q(D[2]));
  FDCE \o_qImag_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[19]),
        .Q(D[3]));
  FDCE \o_qImag_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[20]),
        .Q(D[4]));
  FDCE \o_qImag_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[21]),
        .Q(D[5]));
  FDCE \o_qImag_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[22]),
        .Q(D[6]));
  FDCE \o_qImag_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[23]),
        .Q(D[7]));
  FDCE \o_qImag_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[24]),
        .Q(D[8]));
  FDCE \o_qImag_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qImag[25]),
        .Q(D[9]));
  FDCE \o_qReal_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[16]),
        .Q(D[25]));
  FDCE \o_qReal_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[26]),
        .Q(D[35]));
  FDCE \o_qReal_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[27]),
        .Q(D[36]));
  FDCE \o_qReal_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[28]),
        .Q(D[37]));
  FDCE \o_qReal_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[29]),
        .Q(D[38]));
  FDCE \o_qReal_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[30]),
        .Q(D[39]));
  FDCE \o_qReal_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[31]),
        .Q(D[40]));
  FDCE \o_qReal_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[32]),
        .Q(D[41]));
  FDCE \o_qReal_reg[17] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[33]),
        .Q(D[42]));
  FDCE \o_qReal_reg[18] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[34]),
        .Q(D[43]));
  FDCE \o_qReal_reg[19] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[35]),
        .Q(D[44]));
  FDCE \o_qReal_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[17]),
        .Q(D[26]));
  FDCE \o_qReal_reg[20] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[36]),
        .Q(D[45]));
  FDCE \o_qReal_reg[21] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[37]),
        .Q(D[46]));
  FDCE \o_qReal_reg[22] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[38]),
        .Q(D[47]));
  FDCE \o_qReal_reg[23] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[39]),
        .Q(D[48]));
  FDCE \o_qReal_reg[24] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[40]),
        .Q(D[49]));
  FDCE \o_qReal_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[18]),
        .Q(D[27]));
  FDCE \o_qReal_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[19]),
        .Q(D[28]));
  FDCE \o_qReal_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[20]),
        .Q(D[29]));
  FDCE \o_qReal_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[21]),
        .Q(D[30]));
  FDCE \o_qReal_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[22]),
        .Q(D[31]));
  FDCE \o_qReal_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[23]),
        .Q(D[32]));
  FDCE \o_qReal_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[24]),
        .Q(D[33]));
  FDCE \o_qReal_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_qReal[25]),
        .Q(D[34]));
  FDCE \r_aImag_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[0]),
        .Q(\r_aImag_reg_n_0_[0] ));
  FDCE \r_aImag_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[10]),
        .Q(\r_aImag_reg_n_0_[10] ));
  FDCE \r_aImag_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[11]),
        .Q(\r_aImag_reg_n_0_[11] ));
  FDCE \r_aImag_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[12]),
        .Q(\r_aImag_reg_n_0_[12] ));
  FDCE \r_aImag_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[13]),
        .Q(\r_aImag_reg_n_0_[13] ));
  FDCE \r_aImag_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[14]),
        .Q(\r_aImag_reg_n_0_[14] ));
  FDCE \r_aImag_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[15]),
        .Q(\r_aImag_reg_n_0_[15] ));
  FDCE \r_aImag_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[16]),
        .Q(\r_aImag_reg_n_0_[16] ));
  FDCE \r_aImag_reg[17] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[17]),
        .Q(\r_aImag_reg_n_0_[17] ));
  FDCE \r_aImag_reg[18] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[18]),
        .Q(\r_aImag_reg_n_0_[18] ));
  FDCE \r_aImag_reg[19] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[19]),
        .Q(\r_aImag_reg_n_0_[19] ));
  FDCE \r_aImag_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[1]),
        .Q(\r_aImag_reg_n_0_[1] ));
  FDCE \r_aImag_reg[20] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[20]),
        .Q(\r_aImag_reg_n_0_[20] ));
  FDCE \r_aImag_reg[21] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[21]),
        .Q(\r_aImag_reg_n_0_[21] ));
  FDCE \r_aImag_reg[22] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[22]),
        .Q(\r_aImag_reg_n_0_[22] ));
  FDCE \r_aImag_reg[23] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[23]),
        .Q(\r_aImag_reg_n_0_[23] ));
  FDCE \r_aImag_reg[24] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[24]),
        .Q(\r_aImag_reg_n_0_[24] ));
  FDCE \r_aImag_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[2]),
        .Q(\r_aImag_reg_n_0_[2] ));
  FDCE \r_aImag_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[3]),
        .Q(\r_aImag_reg_n_0_[3] ));
  FDCE \r_aImag_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[4]),
        .Q(\r_aImag_reg_n_0_[4] ));
  FDCE \r_aImag_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[5]),
        .Q(\r_aImag_reg_n_0_[5] ));
  FDCE \r_aImag_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[6]),
        .Q(\r_aImag_reg_n_0_[6] ));
  FDCE \r_aImag_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[7]),
        .Q(\r_aImag_reg_n_0_[7] ));
  FDCE \r_aImag_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[8]),
        .Q(\r_aImag_reg_n_0_[8] ));
  FDCE \r_aImag_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(Q[9]),
        .Q(\r_aImag_reg_n_0_[9] ));
  FDCE \r_aReal_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [0]),
        .Q(a[0]));
  FDCE \r_aReal_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [10]),
        .Q(a[10]));
  FDCE \r_aReal_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [11]),
        .Q(a[11]));
  FDCE \r_aReal_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [12]),
        .Q(a[12]));
  FDCE \r_aReal_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [13]),
        .Q(a[13]));
  FDCE \r_aReal_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [14]),
        .Q(a[14]));
  FDCE \r_aReal_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [15]),
        .Q(a[15]));
  FDCE \r_aReal_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [16]),
        .Q(a[16]));
  FDCE \r_aReal_reg[17] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [17]),
        .Q(a[17]));
  FDCE \r_aReal_reg[18] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [18]),
        .Q(a[18]));
  FDCE \r_aReal_reg[19] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [19]),
        .Q(a[19]));
  FDCE \r_aReal_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [1]),
        .Q(a[1]));
  FDCE \r_aReal_reg[20] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [20]),
        .Q(a[20]));
  FDCE \r_aReal_reg[21] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [21]),
        .Q(a[21]));
  FDCE \r_aReal_reg[22] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [22]),
        .Q(a[22]));
  FDCE \r_aReal_reg[23] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [23]),
        .Q(a[23]));
  FDCE \r_aReal_reg[24] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [24]),
        .Q(a[24]));
  FDCE \r_aReal_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [2]),
        .Q(a[2]));
  FDCE \r_aReal_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [3]),
        .Q(a[3]));
  FDCE \r_aReal_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [4]),
        .Q(a[4]));
  FDCE \r_aReal_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [5]),
        .Q(a[5]));
  FDCE \r_aReal_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [6]),
        .Q(a[6]));
  FDCE \r_aReal_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [7]),
        .Q(a[7]));
  FDCE \r_aReal_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [8]),
        .Q(a[8]));
  FDCE \r_aReal_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aReal_reg[24]_0 [9]),
        .Q(a[9]));
  FDCE \r_bImag_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bImag_reg[17]_0 [0]),
        .Q(r_bImag[0]));
  FDCE \r_bImag_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bImag_reg[17]_0 [10]),
        .Q(r_bImag[10]));
  FDCE \r_bImag_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bImag_reg[17]_0 [11]),
        .Q(r_bImag[11]));
  FDCE \r_bImag_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bImag_reg[17]_0 [12]),
        .Q(r_bImag[12]));
  FDCE \r_bImag_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bImag_reg[17]_0 [13]),
        .Q(r_bImag[13]));
  FDCE \r_bImag_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bImag_reg[17]_0 [14]),
        .Q(r_bImag[14]));
  FDCE \r_bImag_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bImag_reg[17]_0 [15]),
        .Q(r_bImag[15]));
  FDCE \r_bImag_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bImag_reg[17]_0 [16]),
        .Q(r_bImag[16]));
  FDCE \r_bImag_reg[17] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bImag_reg[17]_0 [17]),
        .Q(r_bImag[17]));
  FDCE \r_bImag_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bImag_reg[17]_0 [1]),
        .Q(r_bImag[1]));
  FDCE \r_bImag_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bImag_reg[17]_0 [2]),
        .Q(r_bImag[2]));
  FDCE \r_bImag_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bImag_reg[17]_0 [3]),
        .Q(r_bImag[3]));
  FDCE \r_bImag_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bImag_reg[17]_0 [4]),
        .Q(r_bImag[4]));
  FDCE \r_bImag_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bImag_reg[17]_0 [5]),
        .Q(r_bImag[5]));
  FDCE \r_bImag_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bImag_reg[17]_0 [6]),
        .Q(r_bImag[6]));
  FDCE \r_bImag_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bImag_reg[17]_0 [7]),
        .Q(r_bImag[7]));
  FDCE \r_bImag_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bImag_reg[17]_0 [8]),
        .Q(r_bImag[8]));
  FDCE \r_bImag_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bImag_reg[17]_0 [9]),
        .Q(r_bImag[9]));
  FDCE \r_bReal_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bReal_reg[17]_0 [0]),
        .Q(b[0]));
  FDCE \r_bReal_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bReal_reg[17]_0 [10]),
        .Q(b[10]));
  FDCE \r_bReal_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bReal_reg[17]_0 [11]),
        .Q(b[11]));
  FDCE \r_bReal_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bReal_reg[17]_0 [12]),
        .Q(b[12]));
  FDCE \r_bReal_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bReal_reg[17]_0 [13]),
        .Q(b[13]));
  FDCE \r_bReal_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bReal_reg[17]_0 [14]),
        .Q(b[14]));
  FDCE \r_bReal_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bReal_reg[17]_0 [15]),
        .Q(b[15]));
  FDCE \r_bReal_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bReal_reg[17]_0 [16]),
        .Q(b[16]));
  FDCE \r_bReal_reg[17] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bReal_reg[17]_0 [17]),
        .Q(b[17]));
  FDCE \r_bReal_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bReal_reg[17]_0 [1]),
        .Q(b[1]));
  FDCE \r_bReal_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bReal_reg[17]_0 [2]),
        .Q(b[2]));
  FDCE \r_bReal_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bReal_reg[17]_0 [3]),
        .Q(b[3]));
  FDCE \r_bReal_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bReal_reg[17]_0 [4]),
        .Q(b[4]));
  FDCE \r_bReal_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bReal_reg[17]_0 [5]),
        .Q(b[5]));
  FDCE \r_bReal_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bReal_reg[17]_0 [6]),
        .Q(b[6]));
  FDCE \r_bReal_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bReal_reg[17]_0 [7]),
        .Q(b[7]));
  FDCE \r_bReal_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bReal_reg[17]_0 [8]),
        .Q(b[8]));
  FDCE \r_bReal_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_bReal_reg[17]_0 [9]),
        .Q(b[9]));
  FDCE \rr_aImag_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[0] ),
        .Q(rr_aImag[0]));
  FDCE \rr_aImag_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[10] ),
        .Q(rr_aImag[10]));
  FDCE \rr_aImag_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[11] ),
        .Q(rr_aImag[11]));
  FDCE \rr_aImag_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[12] ),
        .Q(rr_aImag[12]));
  FDCE \rr_aImag_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[13] ),
        .Q(rr_aImag[13]));
  FDCE \rr_aImag_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[14] ),
        .Q(rr_aImag[14]));
  FDCE \rr_aImag_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[15] ),
        .Q(rr_aImag[15]));
  FDCE \rr_aImag_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[16] ),
        .Q(rr_aImag[16]));
  FDCE \rr_aImag_reg[17] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[17] ),
        .Q(rr_aImag[17]));
  FDCE \rr_aImag_reg[18] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[18] ),
        .Q(rr_aImag[18]));
  FDCE \rr_aImag_reg[19] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[19] ),
        .Q(rr_aImag[19]));
  FDCE \rr_aImag_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[1] ),
        .Q(rr_aImag[1]));
  FDCE \rr_aImag_reg[20] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[20] ),
        .Q(rr_aImag[20]));
  FDCE \rr_aImag_reg[21] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[21] ),
        .Q(rr_aImag[21]));
  FDCE \rr_aImag_reg[22] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[22] ),
        .Q(rr_aImag[22]));
  FDCE \rr_aImag_reg[23] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[23] ),
        .Q(rr_aImag[23]));
  FDCE \rr_aImag_reg[24] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[24] ),
        .Q(rr_aImag[24]));
  FDCE \rr_aImag_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[2] ),
        .Q(rr_aImag[2]));
  FDCE \rr_aImag_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[3] ),
        .Q(rr_aImag[3]));
  FDCE \rr_aImag_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[4] ),
        .Q(rr_aImag[4]));
  FDCE \rr_aImag_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[5] ),
        .Q(rr_aImag[5]));
  FDCE \rr_aImag_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[6] ),
        .Q(rr_aImag[6]));
  FDCE \rr_aImag_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[7] ),
        .Q(rr_aImag[7]));
  FDCE \rr_aImag_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[8] ),
        .Q(rr_aImag[8]));
  FDCE \rr_aImag_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(\r_aImag_reg_n_0_[9] ),
        .Q(rr_aImag[9]));
  FDCE \rr_aReal_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[0]),
        .Q(rr_aReal[0]));
  FDCE \rr_aReal_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[10]),
        .Q(rr_aReal[10]));
  FDCE \rr_aReal_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[11]),
        .Q(rr_aReal[11]));
  FDCE \rr_aReal_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[12]),
        .Q(rr_aReal[12]));
  FDCE \rr_aReal_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[13]),
        .Q(rr_aReal[13]));
  FDCE \rr_aReal_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[14]),
        .Q(rr_aReal[14]));
  FDCE \rr_aReal_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[15]),
        .Q(rr_aReal[15]));
  FDCE \rr_aReal_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[16]),
        .Q(rr_aReal[16]));
  FDCE \rr_aReal_reg[17] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[17]),
        .Q(rr_aReal[17]));
  FDCE \rr_aReal_reg[18] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[18]),
        .Q(rr_aReal[18]));
  FDCE \rr_aReal_reg[19] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[19]),
        .Q(rr_aReal[19]));
  FDCE \rr_aReal_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[1]),
        .Q(rr_aReal[1]));
  FDCE \rr_aReal_reg[20] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[20]),
        .Q(rr_aReal[20]));
  FDCE \rr_aReal_reg[21] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[21]),
        .Q(rr_aReal[21]));
  FDCE \rr_aReal_reg[22] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[22]),
        .Q(rr_aReal[22]));
  FDCE \rr_aReal_reg[23] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[23]),
        .Q(rr_aReal[23]));
  FDCE \rr_aReal_reg[24] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[24]),
        .Q(rr_aReal[24]));
  FDCE \rr_aReal_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[2]),
        .Q(rr_aReal[2]));
  FDCE \rr_aReal_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[3]),
        .Q(rr_aReal[3]));
  FDCE \rr_aReal_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[4]),
        .Q(rr_aReal[4]));
  FDCE \rr_aReal_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[5]),
        .Q(rr_aReal[5]));
  FDCE \rr_aReal_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[6]),
        .Q(rr_aReal[6]));
  FDCE \rr_aReal_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[7]),
        .Q(rr_aReal[7]));
  FDCE \rr_aReal_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[8]),
        .Q(rr_aReal[8]));
  FDCE \rr_aReal_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(a[9]),
        .Q(rr_aReal[9]));
  FDCE \rr_bImag_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_bImag[0]),
        .Q(rr_bImag[0]));
  FDCE \rr_bImag_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_bImag[10]),
        .Q(rr_bImag[10]));
  FDCE \rr_bImag_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_bImag[11]),
        .Q(rr_bImag[11]));
  FDCE \rr_bImag_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_bImag[12]),
        .Q(rr_bImag[12]));
  FDCE \rr_bImag_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_bImag[13]),
        .Q(rr_bImag[13]));
  FDCE \rr_bImag_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_bImag[14]),
        .Q(rr_bImag[14]));
  FDCE \rr_bImag_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_bImag[15]),
        .Q(rr_bImag[15]));
  FDCE \rr_bImag_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_bImag[16]),
        .Q(rr_bImag[16]));
  FDCE \rr_bImag_reg[17] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_bImag[17]),
        .Q(rr_bImag[17]));
  FDCE \rr_bImag_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_bImag[1]),
        .Q(rr_bImag[1]));
  FDCE \rr_bImag_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_bImag[2]),
        .Q(rr_bImag[2]));
  FDCE \rr_bImag_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_bImag[3]),
        .Q(rr_bImag[3]));
  FDCE \rr_bImag_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_bImag[4]),
        .Q(rr_bImag[4]));
  FDCE \rr_bImag_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_bImag[5]),
        .Q(rr_bImag[5]));
  FDCE \rr_bImag_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_bImag[6]),
        .Q(rr_bImag[6]));
  FDCE \rr_bImag_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_bImag[7]),
        .Q(rr_bImag[7]));
  FDCE \rr_bImag_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_bImag[8]),
        .Q(rr_bImag[8]));
  FDCE \rr_bImag_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_bImag[9]),
        .Q(rr_bImag[9]));
  FDCE \rrr_aImag_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[0]),
        .Q(\rrr_aImag_reg_n_0_[0] ));
  FDCE \rrr_aImag_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[10]),
        .Q(\rrr_aImag_reg_n_0_[10] ));
  FDCE \rrr_aImag_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[11]),
        .Q(\rrr_aImag_reg_n_0_[11] ));
  FDCE \rrr_aImag_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[12]),
        .Q(\rrr_aImag_reg_n_0_[12] ));
  FDCE \rrr_aImag_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[13]),
        .Q(\rrr_aImag_reg_n_0_[13] ));
  FDCE \rrr_aImag_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[14]),
        .Q(\rrr_aImag_reg_n_0_[14] ));
  FDCE \rrr_aImag_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[15]),
        .Q(\rrr_aImag_reg_n_0_[15] ));
  FDCE \rrr_aImag_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[16]),
        .Q(\rrr_aImag_reg_n_0_[16] ));
  FDCE \rrr_aImag_reg[17] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[17]),
        .Q(\rrr_aImag_reg_n_0_[17] ));
  FDCE \rrr_aImag_reg[18] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[18]),
        .Q(\rrr_aImag_reg_n_0_[18] ));
  FDCE \rrr_aImag_reg[19] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[19]),
        .Q(\rrr_aImag_reg_n_0_[19] ));
  FDCE \rrr_aImag_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[1]),
        .Q(\rrr_aImag_reg_n_0_[1] ));
  FDCE \rrr_aImag_reg[20] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[20]),
        .Q(\rrr_aImag_reg_n_0_[20] ));
  FDCE \rrr_aImag_reg[21] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[21]),
        .Q(\rrr_aImag_reg_n_0_[21] ));
  FDCE \rrr_aImag_reg[22] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[22]),
        .Q(\rrr_aImag_reg_n_0_[22] ));
  FDCE \rrr_aImag_reg[23] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[23]),
        .Q(\rrr_aImag_reg_n_0_[23] ));
  FDCE \rrr_aImag_reg[24] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[24]),
        .Q(\rrr_aImag_reg_n_0_[24] ));
  FDCE \rrr_aImag_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[2]),
        .Q(\rrr_aImag_reg_n_0_[2] ));
  FDCE \rrr_aImag_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[3]),
        .Q(\rrr_aImag_reg_n_0_[3] ));
  FDCE \rrr_aImag_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[4]),
        .Q(\rrr_aImag_reg_n_0_[4] ));
  FDCE \rrr_aImag_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[5]),
        .Q(\rrr_aImag_reg_n_0_[5] ));
  FDCE \rrr_aImag_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[6]),
        .Q(\rrr_aImag_reg_n_0_[6] ));
  FDCE \rrr_aImag_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[7]),
        .Q(\rrr_aImag_reg_n_0_[7] ));
  FDCE \rrr_aImag_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[8]),
        .Q(\rrr_aImag_reg_n_0_[8] ));
  FDCE \rrr_aImag_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aImag[9]),
        .Q(\rrr_aImag_reg_n_0_[9] ));
  FDCE \rrr_aReal_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[0]),
        .Q(\rrr_aReal_reg_n_0_[0] ));
  FDCE \rrr_aReal_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[10]),
        .Q(\rrr_aReal_reg_n_0_[10] ));
  FDCE \rrr_aReal_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[11]),
        .Q(\rrr_aReal_reg_n_0_[11] ));
  FDCE \rrr_aReal_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[12]),
        .Q(\rrr_aReal_reg_n_0_[12] ));
  FDCE \rrr_aReal_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[13]),
        .Q(\rrr_aReal_reg_n_0_[13] ));
  FDCE \rrr_aReal_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[14]),
        .Q(\rrr_aReal_reg_n_0_[14] ));
  FDCE \rrr_aReal_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[15]),
        .Q(\rrr_aReal_reg_n_0_[15] ));
  FDCE \rrr_aReal_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[16]),
        .Q(\rrr_aReal_reg_n_0_[16] ));
  FDCE \rrr_aReal_reg[17] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[17]),
        .Q(\rrr_aReal_reg_n_0_[17] ));
  FDCE \rrr_aReal_reg[18] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[18]),
        .Q(\rrr_aReal_reg_n_0_[18] ));
  FDCE \rrr_aReal_reg[19] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[19]),
        .Q(\rrr_aReal_reg_n_0_[19] ));
  FDCE \rrr_aReal_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[1]),
        .Q(\rrr_aReal_reg_n_0_[1] ));
  FDCE \rrr_aReal_reg[20] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[20]),
        .Q(\rrr_aReal_reg_n_0_[20] ));
  FDCE \rrr_aReal_reg[21] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[21]),
        .Q(\rrr_aReal_reg_n_0_[21] ));
  FDCE \rrr_aReal_reg[22] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[22]),
        .Q(\rrr_aReal_reg_n_0_[22] ));
  FDCE \rrr_aReal_reg[23] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[23]),
        .Q(\rrr_aReal_reg_n_0_[23] ));
  FDCE \rrr_aReal_reg[24] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[24]),
        .Q(\rrr_aReal_reg_n_0_[24] ));
  FDCE \rrr_aReal_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[2]),
        .Q(\rrr_aReal_reg_n_0_[2] ));
  FDCE \rrr_aReal_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[3]),
        .Q(\rrr_aReal_reg_n_0_[3] ));
  FDCE \rrr_aReal_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[4]),
        .Q(\rrr_aReal_reg_n_0_[4] ));
  FDCE \rrr_aReal_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[5]),
        .Q(\rrr_aReal_reg_n_0_[5] ));
  FDCE \rrr_aReal_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[6]),
        .Q(\rrr_aReal_reg_n_0_[6] ));
  FDCE \rrr_aReal_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[7]),
        .Q(\rrr_aReal_reg_n_0_[7] ));
  FDCE \rrr_aReal_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[8]),
        .Q(\rrr_aReal_reg_n_0_[8] ));
  FDCE \rrr_aReal_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_aReal[9]),
        .Q(\rrr_aReal_reg_n_0_[9] ));
  FDCE \rrr_bImag_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_bImag[0]),
        .Q(\rrr_bImag_reg_n_0_[0] ));
  FDCE \rrr_bImag_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_bImag[10]),
        .Q(\rrr_bImag_reg_n_0_[10] ));
  FDCE \rrr_bImag_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_bImag[11]),
        .Q(\rrr_bImag_reg_n_0_[11] ));
  FDCE \rrr_bImag_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_bImag[12]),
        .Q(\rrr_bImag_reg_n_0_[12] ));
  FDCE \rrr_bImag_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_bImag[13]),
        .Q(\rrr_bImag_reg_n_0_[13] ));
  FDCE \rrr_bImag_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_bImag[14]),
        .Q(\rrr_bImag_reg_n_0_[14] ));
  FDCE \rrr_bImag_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_bImag[15]),
        .Q(\rrr_bImag_reg_n_0_[15] ));
  FDCE \rrr_bImag_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_bImag[16]),
        .Q(\rrr_bImag_reg_n_0_[16] ));
  FDCE \rrr_bImag_reg[17] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_bImag[17]),
        .Q(\rrr_bImag_reg_n_0_[17] ));
  FDCE \rrr_bImag_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_bImag[1]),
        .Q(\rrr_bImag_reg_n_0_[1] ));
  FDCE \rrr_bImag_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_bImag[2]),
        .Q(\rrr_bImag_reg_n_0_[2] ));
  FDCE \rrr_bImag_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_bImag[3]),
        .Q(\rrr_bImag_reg_n_0_[3] ));
  FDCE \rrr_bImag_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_bImag[4]),
        .Q(\rrr_bImag_reg_n_0_[4] ));
  FDCE \rrr_bImag_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_bImag[5]),
        .Q(\rrr_bImag_reg_n_0_[5] ));
  FDCE \rrr_bImag_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_bImag[6]),
        .Q(\rrr_bImag_reg_n_0_[6] ));
  FDCE \rrr_bImag_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_bImag[7]),
        .Q(\rrr_bImag_reg_n_0_[7] ));
  FDCE \rrr_bImag_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_bImag[8]),
        .Q(\rrr_bImag_reg_n_0_[8] ));
  FDCE \rrr_bImag_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(rr_bImag[9]),
        .Q(\rrr_bImag_reg_n_0_[9] ));
endmodule

(* ORIG_REF_NAME = "DFTStage" *) 
module fourier_bram_DFTStageWrapper_0_0_DFTStage
   (enb,
    o_freqDataEn,
    r_state,
    o_ready,
    Q,
    E,
    \r_eAddress_reg[7]_0 ,
    o_freqDataIndex,
    \r_bramWdata_reg[49]_0 ,
    i_clk,
    i_reset,
    i_dataNew,
    S,
    \r_data_reg[7]_0 ,
    \r_data_reg[11]_0 ,
    \r_data_reg[15]_0 ,
    \r_data_reg[19]_0 ,
    \r_data_reg[23]_0 ,
    \r_data_reg[24]_0 ,
    i_dataValid,
    doutb);
  output enb;
  output o_freqDataEn;
  output r_state;
  output o_ready;
  output [8:0]Q;
  output [0:0]E;
  output [7:0]\r_eAddress_reg[7]_0 ;
  output [7:0]o_freqDataIndex;
  output [49:0]\r_bramWdata_reg[49]_0 ;
  input i_clk;
  input i_reset;
  input [23:0]i_dataNew;
  input [3:0]S;
  input [3:0]\r_data_reg[7]_0 ;
  input [3:0]\r_data_reg[11]_0 ;
  input [3:0]\r_data_reg[15]_0 ;
  input [3:0]\r_data_reg[19]_0 ;
  input [3:0]\r_data_reg[23]_0 ;
  input [0:0]\r_data_reg[24]_0 ;
  input i_dataValid;
  input [49:0]doutb;

  wire [0:0]E;
  wire [8:0]Q;
  wire [3:0]S;
  wire [49:0]doutb;
  wire enb;
  wire i_clk;
  wire [23:0]i_dataNew;
  wire i_dataValid;
  wire i_reset;
  wire o_freqDataEn;
  wire [7:0]o_freqDataIndex;
  wire [24:0]o_qImag;
  wire [24:0]o_qReal;
  wire o_ready;
  wire [8:1]p_0_in;
  wire [24:0]p_0_in__0;
  wire [24:0]r_aImag;
  wire [24:0]r_aReal;
  wire \r_aReal[11]_i_2_n_0 ;
  wire \r_aReal[11]_i_3_n_0 ;
  wire \r_aReal[11]_i_4_n_0 ;
  wire \r_aReal[11]_i_5_n_0 ;
  wire \r_aReal[15]_i_2_n_0 ;
  wire \r_aReal[15]_i_3_n_0 ;
  wire \r_aReal[15]_i_4_n_0 ;
  wire \r_aReal[15]_i_5_n_0 ;
  wire \r_aReal[19]_i_2_n_0 ;
  wire \r_aReal[19]_i_3_n_0 ;
  wire \r_aReal[19]_i_4_n_0 ;
  wire \r_aReal[19]_i_5_n_0 ;
  wire \r_aReal[23]_i_2_n_0 ;
  wire \r_aReal[23]_i_3_n_0 ;
  wire \r_aReal[23]_i_4_n_0 ;
  wire \r_aReal[23]_i_5_n_0 ;
  wire \r_aReal[24]_i_2_n_0 ;
  wire \r_aReal[3]_i_2_n_0 ;
  wire \r_aReal[3]_i_3_n_0 ;
  wire \r_aReal[3]_i_4_n_0 ;
  wire \r_aReal[3]_i_5_n_0 ;
  wire \r_aReal[7]_i_2_n_0 ;
  wire \r_aReal[7]_i_3_n_0 ;
  wire \r_aReal[7]_i_4_n_0 ;
  wire \r_aReal[7]_i_5_n_0 ;
  wire \r_aReal_reg[11]_i_1_n_0 ;
  wire \r_aReal_reg[11]_i_1_n_1 ;
  wire \r_aReal_reg[11]_i_1_n_2 ;
  wire \r_aReal_reg[11]_i_1_n_3 ;
  wire \r_aReal_reg[15]_i_1_n_0 ;
  wire \r_aReal_reg[15]_i_1_n_1 ;
  wire \r_aReal_reg[15]_i_1_n_2 ;
  wire \r_aReal_reg[15]_i_1_n_3 ;
  wire \r_aReal_reg[19]_i_1_n_0 ;
  wire \r_aReal_reg[19]_i_1_n_1 ;
  wire \r_aReal_reg[19]_i_1_n_2 ;
  wire \r_aReal_reg[19]_i_1_n_3 ;
  wire \r_aReal_reg[23]_i_1_n_0 ;
  wire \r_aReal_reg[23]_i_1_n_1 ;
  wire \r_aReal_reg[23]_i_1_n_2 ;
  wire \r_aReal_reg[23]_i_1_n_3 ;
  wire \r_aReal_reg[3]_i_1_n_0 ;
  wire \r_aReal_reg[3]_i_1_n_1 ;
  wire \r_aReal_reg[3]_i_1_n_2 ;
  wire \r_aReal_reg[3]_i_1_n_3 ;
  wire \r_aReal_reg[7]_i_1_n_0 ;
  wire \r_aReal_reg[7]_i_1_n_1 ;
  wire \r_aReal_reg[7]_i_1_n_2 ;
  wire \r_aReal_reg[7]_i_1_n_3 ;
  wire r_bImag_0;
  wire \r_bImag_reg_n_0_[0] ;
  wire \r_bImag_reg_n_0_[10] ;
  wire \r_bImag_reg_n_0_[11] ;
  wire \r_bImag_reg_n_0_[12] ;
  wire \r_bImag_reg_n_0_[13] ;
  wire \r_bImag_reg_n_0_[14] ;
  wire \r_bImag_reg_n_0_[15] ;
  wire \r_bImag_reg_n_0_[16] ;
  wire \r_bImag_reg_n_0_[17] ;
  wire \r_bImag_reg_n_0_[1] ;
  wire \r_bImag_reg_n_0_[2] ;
  wire \r_bImag_reg_n_0_[3] ;
  wire \r_bImag_reg_n_0_[4] ;
  wire \r_bImag_reg_n_0_[5] ;
  wire \r_bImag_reg_n_0_[6] ;
  wire \r_bImag_reg_n_0_[7] ;
  wire \r_bImag_reg_n_0_[8] ;
  wire \r_bImag_reg_n_0_[9] ;
  wire [17:0]r_bReal;
  wire r_bramRe_i_1_n_0;
  wire [7:0]r_bramWaddr0;
  wire \r_bramWaddr[2]_i_1_n_0 ;
  wire \r_bramWaddr[3]_i_1_n_0 ;
  wire \r_bramWaddr[7]_i_2_n_0 ;
  wire [49:0]\r_bramWdata_reg[49]_0 ;
  wire r_bramWe_i_1_n_0;
  wire r_bramWe_i_2_n_0;
  wire r_bramWe_i_3_n_0;
  wire [24:0]r_data;
  wire [24:0]r_data0;
  wire r_data0_carry__0_n_0;
  wire r_data0_carry__0_n_1;
  wire r_data0_carry__0_n_2;
  wire r_data0_carry__0_n_3;
  wire r_data0_carry__1_n_0;
  wire r_data0_carry__1_n_1;
  wire r_data0_carry__1_n_2;
  wire r_data0_carry__1_n_3;
  wire r_data0_carry__2_n_0;
  wire r_data0_carry__2_n_1;
  wire r_data0_carry__2_n_2;
  wire r_data0_carry__2_n_3;
  wire r_data0_carry__3_n_0;
  wire r_data0_carry__3_n_1;
  wire r_data0_carry__3_n_2;
  wire r_data0_carry__3_n_3;
  wire r_data0_carry__4_n_0;
  wire r_data0_carry__4_n_1;
  wire r_data0_carry__4_n_2;
  wire r_data0_carry__4_n_3;
  wire r_data0_carry_n_0;
  wire r_data0_carry_n_1;
  wire r_data0_carry_n_2;
  wire r_data0_carry_n_3;
  wire [3:0]\r_data_reg[11]_0 ;
  wire [3:0]\r_data_reg[15]_0 ;
  wire [3:0]\r_data_reg[19]_0 ;
  wire [3:0]\r_data_reg[23]_0 ;
  wire [0:0]\r_data_reg[24]_0 ;
  wire [3:0]\r_data_reg[7]_0 ;
  wire [7:0]\r_eAddress_reg[7]_0 ;
  wire \r_f[0]_i_1_n_0 ;
  wire \r_f[8]_i_1_n_0 ;
  wire \r_f[8]_i_3_n_0 ;
  wire r_state;
  wire r_state_i_1_n_0;
  wire r_state_i_2_n_0;
  wire [35:0]s_eData;
  wire [3:0]\NLW_r_aReal_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_aReal_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_r_data0_carry__5_CO_UNCONNECTED;
  wire [3:1]NLW_r_data0_carry__5_O_UNCONNECTED;

  fourier_bram_DFTStageWrapper_0_0_ComplexMultiply inst_ComplexMultiply
       (.D({o_qReal,o_qImag}),
        .Q(r_aImag),
        .i_clk(i_clk),
        .i_reset(i_reset),
        .\r_aReal_reg[24]_0 (r_aReal),
        .\r_bImag_reg[17]_0 ({\r_bImag_reg_n_0_[17] ,\r_bImag_reg_n_0_[16] ,\r_bImag_reg_n_0_[15] ,\r_bImag_reg_n_0_[14] ,\r_bImag_reg_n_0_[13] ,\r_bImag_reg_n_0_[12] ,\r_bImag_reg_n_0_[11] ,\r_bImag_reg_n_0_[10] ,\r_bImag_reg_n_0_[9] ,\r_bImag_reg_n_0_[8] ,\r_bImag_reg_n_0_[7] ,\r_bImag_reg_n_0_[6] ,\r_bImag_reg_n_0_[5] ,\r_bImag_reg_n_0_[4] ,\r_bImag_reg_n_0_[3] ,\r_bImag_reg_n_0_[2] ,\r_bImag_reg_n_0_[1] ,\r_bImag_reg_n_0_[0] }),
        .\r_bReal_reg[17]_0 (r_bReal));
  fourier_bram_DFTStageWrapper_0_0_eFunctionRom inst_eFunctionRom
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram (\r_eAddress_reg[7]_0 ),
        .i_clk(i_clk),
        .o_data(s_eData));
  LUT2 #(
    .INIT(4'h2)) 
    inst_fifo_i_1
       (.I0(i_dataValid),
        .I1(r_state),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT1 #(
    .INIT(2'h1)) 
    o_ready_INST_0
       (.I0(r_state),
        .O(o_ready));
  LUT6 #(
    .INIT(64'hFFFF0000FFEF0000)) 
    \r_aImag[24]_i_1 
       (.I0(r_bramWe_i_2_n_0),
        .I1(Q[2]),
        .I2(r_bramWe_i_3_n_0),
        .I3(Q[8]),
        .I4(r_state),
        .I5(Q[3]),
        .O(r_bImag_0));
  FDCE \r_aImag_reg[0] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[0]),
        .Q(r_aImag[0]));
  FDCE \r_aImag_reg[10] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[10]),
        .Q(r_aImag[10]));
  FDCE \r_aImag_reg[11] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[11]),
        .Q(r_aImag[11]));
  FDCE \r_aImag_reg[12] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[12]),
        .Q(r_aImag[12]));
  FDCE \r_aImag_reg[13] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[13]),
        .Q(r_aImag[13]));
  FDCE \r_aImag_reg[14] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[14]),
        .Q(r_aImag[14]));
  FDCE \r_aImag_reg[15] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[15]),
        .Q(r_aImag[15]));
  FDCE \r_aImag_reg[16] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[16]),
        .Q(r_aImag[16]));
  FDCE \r_aImag_reg[17] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[17]),
        .Q(r_aImag[17]));
  FDCE \r_aImag_reg[18] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[18]),
        .Q(r_aImag[18]));
  FDCE \r_aImag_reg[19] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[19]),
        .Q(r_aImag[19]));
  FDCE \r_aImag_reg[1] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[1]),
        .Q(r_aImag[1]));
  FDCE \r_aImag_reg[20] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[20]),
        .Q(r_aImag[20]));
  FDCE \r_aImag_reg[21] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[21]),
        .Q(r_aImag[21]));
  FDCE \r_aImag_reg[22] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[22]),
        .Q(r_aImag[22]));
  FDCE \r_aImag_reg[23] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[23]),
        .Q(r_aImag[23]));
  FDCE \r_aImag_reg[24] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[24]),
        .Q(r_aImag[24]));
  FDCE \r_aImag_reg[2] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[2]),
        .Q(r_aImag[2]));
  FDCE \r_aImag_reg[3] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[3]),
        .Q(r_aImag[3]));
  FDCE \r_aImag_reg[4] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[4]),
        .Q(r_aImag[4]));
  FDCE \r_aImag_reg[5] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[5]),
        .Q(r_aImag[5]));
  FDCE \r_aImag_reg[6] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[6]),
        .Q(r_aImag[6]));
  FDCE \r_aImag_reg[7] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[7]),
        .Q(r_aImag[7]));
  FDCE \r_aImag_reg[8] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[8]),
        .Q(r_aImag[8]));
  FDCE \r_aImag_reg[9] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(doutb[9]),
        .Q(r_aImag[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[11]_i_2 
       (.I0(r_data[11]),
        .I1(doutb[36]),
        .O(\r_aReal[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[11]_i_3 
       (.I0(r_data[10]),
        .I1(doutb[35]),
        .O(\r_aReal[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[11]_i_4 
       (.I0(r_data[9]),
        .I1(doutb[34]),
        .O(\r_aReal[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[11]_i_5 
       (.I0(r_data[8]),
        .I1(doutb[33]),
        .O(\r_aReal[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[15]_i_2 
       (.I0(r_data[15]),
        .I1(doutb[40]),
        .O(\r_aReal[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[15]_i_3 
       (.I0(r_data[14]),
        .I1(doutb[39]),
        .O(\r_aReal[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[15]_i_4 
       (.I0(r_data[13]),
        .I1(doutb[38]),
        .O(\r_aReal[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[15]_i_5 
       (.I0(r_data[12]),
        .I1(doutb[37]),
        .O(\r_aReal[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[19]_i_2 
       (.I0(r_data[19]),
        .I1(doutb[44]),
        .O(\r_aReal[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[19]_i_3 
       (.I0(r_data[18]),
        .I1(doutb[43]),
        .O(\r_aReal[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[19]_i_4 
       (.I0(r_data[17]),
        .I1(doutb[42]),
        .O(\r_aReal[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[19]_i_5 
       (.I0(r_data[16]),
        .I1(doutb[41]),
        .O(\r_aReal[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[23]_i_2 
       (.I0(r_data[23]),
        .I1(doutb[48]),
        .O(\r_aReal[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[23]_i_3 
       (.I0(r_data[22]),
        .I1(doutb[47]),
        .O(\r_aReal[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[23]_i_4 
       (.I0(r_data[21]),
        .I1(doutb[46]),
        .O(\r_aReal[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[23]_i_5 
       (.I0(r_data[20]),
        .I1(doutb[45]),
        .O(\r_aReal[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[24]_i_2 
       (.I0(r_data[24]),
        .I1(doutb[49]),
        .O(\r_aReal[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[3]_i_2 
       (.I0(r_data[3]),
        .I1(doutb[28]),
        .O(\r_aReal[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[3]_i_3 
       (.I0(r_data[2]),
        .I1(doutb[27]),
        .O(\r_aReal[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[3]_i_4 
       (.I0(r_data[1]),
        .I1(doutb[26]),
        .O(\r_aReal[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[3]_i_5 
       (.I0(r_data[0]),
        .I1(doutb[25]),
        .O(\r_aReal[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[7]_i_2 
       (.I0(r_data[7]),
        .I1(doutb[32]),
        .O(\r_aReal[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[7]_i_3 
       (.I0(r_data[6]),
        .I1(doutb[31]),
        .O(\r_aReal[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[7]_i_4 
       (.I0(r_data[5]),
        .I1(doutb[30]),
        .O(\r_aReal[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_aReal[7]_i_5 
       (.I0(r_data[4]),
        .I1(doutb[29]),
        .O(\r_aReal[7]_i_5_n_0 ));
  FDCE \r_aReal_reg[0] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[0]),
        .Q(r_aReal[0]));
  FDCE \r_aReal_reg[10] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[10]),
        .Q(r_aReal[10]));
  FDCE \r_aReal_reg[11] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[11]),
        .Q(r_aReal[11]));
  CARRY4 \r_aReal_reg[11]_i_1 
       (.CI(\r_aReal_reg[7]_i_1_n_0 ),
        .CO({\r_aReal_reg[11]_i_1_n_0 ,\r_aReal_reg[11]_i_1_n_1 ,\r_aReal_reg[11]_i_1_n_2 ,\r_aReal_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(r_data[11:8]),
        .O(p_0_in__0[11:8]),
        .S({\r_aReal[11]_i_2_n_0 ,\r_aReal[11]_i_3_n_0 ,\r_aReal[11]_i_4_n_0 ,\r_aReal[11]_i_5_n_0 }));
  FDCE \r_aReal_reg[12] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[12]),
        .Q(r_aReal[12]));
  FDCE \r_aReal_reg[13] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[13]),
        .Q(r_aReal[13]));
  FDCE \r_aReal_reg[14] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[14]),
        .Q(r_aReal[14]));
  FDCE \r_aReal_reg[15] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[15]),
        .Q(r_aReal[15]));
  CARRY4 \r_aReal_reg[15]_i_1 
       (.CI(\r_aReal_reg[11]_i_1_n_0 ),
        .CO({\r_aReal_reg[15]_i_1_n_0 ,\r_aReal_reg[15]_i_1_n_1 ,\r_aReal_reg[15]_i_1_n_2 ,\r_aReal_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(r_data[15:12]),
        .O(p_0_in__0[15:12]),
        .S({\r_aReal[15]_i_2_n_0 ,\r_aReal[15]_i_3_n_0 ,\r_aReal[15]_i_4_n_0 ,\r_aReal[15]_i_5_n_0 }));
  FDCE \r_aReal_reg[16] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[16]),
        .Q(r_aReal[16]));
  FDCE \r_aReal_reg[17] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[17]),
        .Q(r_aReal[17]));
  FDCE \r_aReal_reg[18] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[18]),
        .Q(r_aReal[18]));
  FDCE \r_aReal_reg[19] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[19]),
        .Q(r_aReal[19]));
  CARRY4 \r_aReal_reg[19]_i_1 
       (.CI(\r_aReal_reg[15]_i_1_n_0 ),
        .CO({\r_aReal_reg[19]_i_1_n_0 ,\r_aReal_reg[19]_i_1_n_1 ,\r_aReal_reg[19]_i_1_n_2 ,\r_aReal_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(r_data[19:16]),
        .O(p_0_in__0[19:16]),
        .S({\r_aReal[19]_i_2_n_0 ,\r_aReal[19]_i_3_n_0 ,\r_aReal[19]_i_4_n_0 ,\r_aReal[19]_i_5_n_0 }));
  FDCE \r_aReal_reg[1] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[1]),
        .Q(r_aReal[1]));
  FDCE \r_aReal_reg[20] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[20]),
        .Q(r_aReal[20]));
  FDCE \r_aReal_reg[21] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[21]),
        .Q(r_aReal[21]));
  FDCE \r_aReal_reg[22] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[22]),
        .Q(r_aReal[22]));
  FDCE \r_aReal_reg[23] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[23]),
        .Q(r_aReal[23]));
  CARRY4 \r_aReal_reg[23]_i_1 
       (.CI(\r_aReal_reg[19]_i_1_n_0 ),
        .CO({\r_aReal_reg[23]_i_1_n_0 ,\r_aReal_reg[23]_i_1_n_1 ,\r_aReal_reg[23]_i_1_n_2 ,\r_aReal_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(r_data[23:20]),
        .O(p_0_in__0[23:20]),
        .S({\r_aReal[23]_i_2_n_0 ,\r_aReal[23]_i_3_n_0 ,\r_aReal[23]_i_4_n_0 ,\r_aReal[23]_i_5_n_0 }));
  FDCE \r_aReal_reg[24] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[24]),
        .Q(r_aReal[24]));
  CARRY4 \r_aReal_reg[24]_i_1 
       (.CI(\r_aReal_reg[23]_i_1_n_0 ),
        .CO(\NLW_r_aReal_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_aReal_reg[24]_i_1_O_UNCONNECTED [3:1],p_0_in__0[24]}),
        .S({1'b0,1'b0,1'b0,\r_aReal[24]_i_2_n_0 }));
  FDCE \r_aReal_reg[2] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[2]),
        .Q(r_aReal[2]));
  FDCE \r_aReal_reg[3] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[3]),
        .Q(r_aReal[3]));
  CARRY4 \r_aReal_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_aReal_reg[3]_i_1_n_0 ,\r_aReal_reg[3]_i_1_n_1 ,\r_aReal_reg[3]_i_1_n_2 ,\r_aReal_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(r_data[3:0]),
        .O(p_0_in__0[3:0]),
        .S({\r_aReal[3]_i_2_n_0 ,\r_aReal[3]_i_3_n_0 ,\r_aReal[3]_i_4_n_0 ,\r_aReal[3]_i_5_n_0 }));
  FDCE \r_aReal_reg[4] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[4]),
        .Q(r_aReal[4]));
  FDCE \r_aReal_reg[5] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[5]),
        .Q(r_aReal[5]));
  FDCE \r_aReal_reg[6] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[6]),
        .Q(r_aReal[6]));
  FDCE \r_aReal_reg[7] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[7]),
        .Q(r_aReal[7]));
  CARRY4 \r_aReal_reg[7]_i_1 
       (.CI(\r_aReal_reg[3]_i_1_n_0 ),
        .CO({\r_aReal_reg[7]_i_1_n_0 ,\r_aReal_reg[7]_i_1_n_1 ,\r_aReal_reg[7]_i_1_n_2 ,\r_aReal_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(r_data[7:4]),
        .O(p_0_in__0[7:4]),
        .S({\r_aReal[7]_i_2_n_0 ,\r_aReal[7]_i_3_n_0 ,\r_aReal[7]_i_4_n_0 ,\r_aReal[7]_i_5_n_0 }));
  FDCE \r_aReal_reg[8] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[8]),
        .Q(r_aReal[8]));
  FDCE \r_aReal_reg[9] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(p_0_in__0[9]),
        .Q(r_aReal[9]));
  FDCE \r_bImag_reg[0] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[0]),
        .Q(\r_bImag_reg_n_0_[0] ));
  FDCE \r_bImag_reg[10] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[10]),
        .Q(\r_bImag_reg_n_0_[10] ));
  FDCE \r_bImag_reg[11] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[11]),
        .Q(\r_bImag_reg_n_0_[11] ));
  FDCE \r_bImag_reg[12] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[12]),
        .Q(\r_bImag_reg_n_0_[12] ));
  FDCE \r_bImag_reg[13] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[13]),
        .Q(\r_bImag_reg_n_0_[13] ));
  FDCE \r_bImag_reg[14] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[14]),
        .Q(\r_bImag_reg_n_0_[14] ));
  FDCE \r_bImag_reg[15] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[15]),
        .Q(\r_bImag_reg_n_0_[15] ));
  FDCE \r_bImag_reg[16] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[16]),
        .Q(\r_bImag_reg_n_0_[16] ));
  FDCE \r_bImag_reg[17] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[17]),
        .Q(\r_bImag_reg_n_0_[17] ));
  FDCE \r_bImag_reg[1] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[1]),
        .Q(\r_bImag_reg_n_0_[1] ));
  FDCE \r_bImag_reg[2] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[2]),
        .Q(\r_bImag_reg_n_0_[2] ));
  FDCE \r_bImag_reg[3] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[3]),
        .Q(\r_bImag_reg_n_0_[3] ));
  FDCE \r_bImag_reg[4] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[4]),
        .Q(\r_bImag_reg_n_0_[4] ));
  FDCE \r_bImag_reg[5] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[5]),
        .Q(\r_bImag_reg_n_0_[5] ));
  FDCE \r_bImag_reg[6] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[6]),
        .Q(\r_bImag_reg_n_0_[6] ));
  FDCE \r_bImag_reg[7] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[7]),
        .Q(\r_bImag_reg_n_0_[7] ));
  FDCE \r_bImag_reg[8] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[8]),
        .Q(\r_bImag_reg_n_0_[8] ));
  FDCE \r_bImag_reg[9] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[9]),
        .Q(\r_bImag_reg_n_0_[9] ));
  FDCE \r_bReal_reg[0] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[18]),
        .Q(r_bReal[0]));
  FDCE \r_bReal_reg[10] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[28]),
        .Q(r_bReal[10]));
  FDCE \r_bReal_reg[11] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[29]),
        .Q(r_bReal[11]));
  FDCE \r_bReal_reg[12] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[30]),
        .Q(r_bReal[12]));
  FDCE \r_bReal_reg[13] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[31]),
        .Q(r_bReal[13]));
  FDCE \r_bReal_reg[14] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[32]),
        .Q(r_bReal[14]));
  FDCE \r_bReal_reg[15] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[33]),
        .Q(r_bReal[15]));
  FDCE \r_bReal_reg[16] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[34]),
        .Q(r_bReal[16]));
  FDCE \r_bReal_reg[17] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[35]),
        .Q(r_bReal[17]));
  FDCE \r_bReal_reg[1] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[19]),
        .Q(r_bReal[1]));
  FDCE \r_bReal_reg[2] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[20]),
        .Q(r_bReal[2]));
  FDCE \r_bReal_reg[3] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[21]),
        .Q(r_bReal[3]));
  FDCE \r_bReal_reg[4] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[22]),
        .Q(r_bReal[4]));
  FDCE \r_bReal_reg[5] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[23]),
        .Q(r_bReal[5]));
  FDCE \r_bReal_reg[6] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[24]),
        .Q(r_bReal[6]));
  FDCE \r_bReal_reg[7] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[25]),
        .Q(r_bReal[7]));
  FDCE \r_bReal_reg[8] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[26]),
        .Q(r_bReal[8]));
  FDCE \r_bReal_reg[9] 
       (.C(i_clk),
        .CE(r_bImag_0),
        .CLR(i_reset),
        .D(s_eData[27]),
        .Q(r_bReal[9]));
  LUT2 #(
    .INIT(4'h2)) 
    r_bramRe_i_1
       (.I0(r_state),
        .I1(Q[8]),
        .O(r_bramRe_i_1_n_0));
  FDCE r_bramRe_reg
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_bramRe_i_1_n_0),
        .Q(enb));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \r_bramWaddr[0]_i_1 
       (.I0(Q[0]),
        .O(r_bramWaddr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r_bramWaddr[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(r_bramWaddr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \r_bramWaddr[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\r_bramWaddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h15EA)) 
    \r_bramWaddr[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\r_bramWaddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hA9995555)) 
    \r_bramWaddr[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(r_bramWaddr0[4]));
  LUT6 #(
    .INIT(64'hCCCC9999C9999999)) 
    \r_bramWaddr[5]_i_1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(r_bramWaddr0[5]));
  LUT6 #(
    .INIT(64'hF0F0E1E1E1F0E1E1)) 
    \r_bramWaddr[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(r_bramWe_i_3_n_0),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(r_bramWaddr0[6]));
  LUT6 #(
    .INIT(64'hCCCC9999C9999999)) 
    \r_bramWaddr[7]_i_1 
       (.I0(\r_bramWaddr[7]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(r_bramWaddr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \r_bramWaddr[7]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[6]),
        .O(\r_bramWaddr[7]_i_2_n_0 ));
  FDCE \r_bramWaddr_reg[0] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(r_bramWaddr0[0]),
        .Q(o_freqDataIndex[0]));
  FDCE \r_bramWaddr_reg[1] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(r_bramWaddr0[1]),
        .Q(o_freqDataIndex[1]));
  FDCE \r_bramWaddr_reg[2] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(\r_bramWaddr[2]_i_1_n_0 ),
        .Q(o_freqDataIndex[2]));
  FDCE \r_bramWaddr_reg[3] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(\r_bramWaddr[3]_i_1_n_0 ),
        .Q(o_freqDataIndex[3]));
  FDCE \r_bramWaddr_reg[4] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(r_bramWaddr0[4]),
        .Q(o_freqDataIndex[4]));
  FDCE \r_bramWaddr_reg[5] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(r_bramWaddr0[5]),
        .Q(o_freqDataIndex[5]));
  FDCE \r_bramWaddr_reg[6] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(r_bramWaddr0[6]),
        .Q(o_freqDataIndex[6]));
  FDCE \r_bramWaddr_reg[7] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(r_bramWaddr0[7]),
        .Q(o_freqDataIndex[7]));
  FDCE \r_bramWdata_reg[0] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[0]),
        .Q(\r_bramWdata_reg[49]_0 [0]));
  FDCE \r_bramWdata_reg[10] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[10]),
        .Q(\r_bramWdata_reg[49]_0 [10]));
  FDCE \r_bramWdata_reg[11] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[11]),
        .Q(\r_bramWdata_reg[49]_0 [11]));
  FDCE \r_bramWdata_reg[12] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[12]),
        .Q(\r_bramWdata_reg[49]_0 [12]));
  FDCE \r_bramWdata_reg[13] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[13]),
        .Q(\r_bramWdata_reg[49]_0 [13]));
  FDCE \r_bramWdata_reg[14] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[14]),
        .Q(\r_bramWdata_reg[49]_0 [14]));
  FDCE \r_bramWdata_reg[15] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[15]),
        .Q(\r_bramWdata_reg[49]_0 [15]));
  FDCE \r_bramWdata_reg[16] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[16]),
        .Q(\r_bramWdata_reg[49]_0 [16]));
  FDCE \r_bramWdata_reg[17] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[17]),
        .Q(\r_bramWdata_reg[49]_0 [17]));
  FDCE \r_bramWdata_reg[18] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[18]),
        .Q(\r_bramWdata_reg[49]_0 [18]));
  FDCE \r_bramWdata_reg[19] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[19]),
        .Q(\r_bramWdata_reg[49]_0 [19]));
  FDCE \r_bramWdata_reg[1] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[1]),
        .Q(\r_bramWdata_reg[49]_0 [1]));
  FDCE \r_bramWdata_reg[20] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[20]),
        .Q(\r_bramWdata_reg[49]_0 [20]));
  FDCE \r_bramWdata_reg[21] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[21]),
        .Q(\r_bramWdata_reg[49]_0 [21]));
  FDCE \r_bramWdata_reg[22] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[22]),
        .Q(\r_bramWdata_reg[49]_0 [22]));
  FDCE \r_bramWdata_reg[23] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[23]),
        .Q(\r_bramWdata_reg[49]_0 [23]));
  FDCE \r_bramWdata_reg[24] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[24]),
        .Q(\r_bramWdata_reg[49]_0 [24]));
  FDCE \r_bramWdata_reg[25] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[0]),
        .Q(\r_bramWdata_reg[49]_0 [25]));
  FDCE \r_bramWdata_reg[26] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[1]),
        .Q(\r_bramWdata_reg[49]_0 [26]));
  FDCE \r_bramWdata_reg[27] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[2]),
        .Q(\r_bramWdata_reg[49]_0 [27]));
  FDCE \r_bramWdata_reg[28] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[3]),
        .Q(\r_bramWdata_reg[49]_0 [28]));
  FDCE \r_bramWdata_reg[29] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[4]),
        .Q(\r_bramWdata_reg[49]_0 [29]));
  FDCE \r_bramWdata_reg[2] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[2]),
        .Q(\r_bramWdata_reg[49]_0 [2]));
  FDCE \r_bramWdata_reg[30] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[5]),
        .Q(\r_bramWdata_reg[49]_0 [30]));
  FDCE \r_bramWdata_reg[31] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[6]),
        .Q(\r_bramWdata_reg[49]_0 [31]));
  FDCE \r_bramWdata_reg[32] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[7]),
        .Q(\r_bramWdata_reg[49]_0 [32]));
  FDCE \r_bramWdata_reg[33] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[8]),
        .Q(\r_bramWdata_reg[49]_0 [33]));
  FDCE \r_bramWdata_reg[34] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[9]),
        .Q(\r_bramWdata_reg[49]_0 [34]));
  FDCE \r_bramWdata_reg[35] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[10]),
        .Q(\r_bramWdata_reg[49]_0 [35]));
  FDCE \r_bramWdata_reg[36] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[11]),
        .Q(\r_bramWdata_reg[49]_0 [36]));
  FDCE \r_bramWdata_reg[37] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[12]),
        .Q(\r_bramWdata_reg[49]_0 [37]));
  FDCE \r_bramWdata_reg[38] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[13]),
        .Q(\r_bramWdata_reg[49]_0 [38]));
  FDCE \r_bramWdata_reg[39] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[14]),
        .Q(\r_bramWdata_reg[49]_0 [39]));
  FDCE \r_bramWdata_reg[3] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[3]),
        .Q(\r_bramWdata_reg[49]_0 [3]));
  FDCE \r_bramWdata_reg[40] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[15]),
        .Q(\r_bramWdata_reg[49]_0 [40]));
  FDCE \r_bramWdata_reg[41] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[16]),
        .Q(\r_bramWdata_reg[49]_0 [41]));
  FDCE \r_bramWdata_reg[42] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[17]),
        .Q(\r_bramWdata_reg[49]_0 [42]));
  FDCE \r_bramWdata_reg[43] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[18]),
        .Q(\r_bramWdata_reg[49]_0 [43]));
  FDCE \r_bramWdata_reg[44] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[19]),
        .Q(\r_bramWdata_reg[49]_0 [44]));
  FDCE \r_bramWdata_reg[45] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[20]),
        .Q(\r_bramWdata_reg[49]_0 [45]));
  FDCE \r_bramWdata_reg[46] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[21]),
        .Q(\r_bramWdata_reg[49]_0 [46]));
  FDCE \r_bramWdata_reg[47] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[22]),
        .Q(\r_bramWdata_reg[49]_0 [47]));
  FDCE \r_bramWdata_reg[48] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[23]),
        .Q(\r_bramWdata_reg[49]_0 [48]));
  FDCE \r_bramWdata_reg[49] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qReal[24]),
        .Q(\r_bramWdata_reg[49]_0 [49]));
  FDCE \r_bramWdata_reg[4] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[4]),
        .Q(\r_bramWdata_reg[49]_0 [4]));
  FDCE \r_bramWdata_reg[5] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[5]),
        .Q(\r_bramWdata_reg[49]_0 [5]));
  FDCE \r_bramWdata_reg[6] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[6]),
        .Q(\r_bramWdata_reg[49]_0 [6]));
  FDCE \r_bramWdata_reg[7] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[7]),
        .Q(\r_bramWdata_reg[49]_0 [7]));
  FDCE \r_bramWdata_reg[8] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[8]),
        .Q(\r_bramWdata_reg[49]_0 [8]));
  FDCE \r_bramWdata_reg[9] 
       (.C(i_clk),
        .CE(r_bramWe_i_1_n_0),
        .CLR(i_reset),
        .D(o_qImag[9]),
        .Q(\r_bramWdata_reg[49]_0 [9]));
  LUT6 #(
    .INIT(64'hF0F0E0E0E0F0E0E0)) 
    r_bramWe_i_1
       (.I0(Q[8]),
        .I1(r_bramWe_i_2_n_0),
        .I2(r_state),
        .I3(r_bramWe_i_3_n_0),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(r_bramWe_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    r_bramWe_i_2
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[7]),
        .O(r_bramWe_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h7)) 
    r_bramWe_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(r_bramWe_i_3_n_0));
  FDCE r_bramWe_reg
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_bramWe_i_1_n_0),
        .Q(o_freqDataEn));
  CARRY4 r_data0_carry
       (.CI(1'b0),
        .CO({r_data0_carry_n_0,r_data0_carry_n_1,r_data0_carry_n_2,r_data0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(i_dataNew[3:0]),
        .O(r_data0[3:0]),
        .S(S));
  CARRY4 r_data0_carry__0
       (.CI(r_data0_carry_n_0),
        .CO({r_data0_carry__0_n_0,r_data0_carry__0_n_1,r_data0_carry__0_n_2,r_data0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(i_dataNew[7:4]),
        .O(r_data0[7:4]),
        .S(\r_data_reg[7]_0 ));
  CARRY4 r_data0_carry__1
       (.CI(r_data0_carry__0_n_0),
        .CO({r_data0_carry__1_n_0,r_data0_carry__1_n_1,r_data0_carry__1_n_2,r_data0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(i_dataNew[11:8]),
        .O(r_data0[11:8]),
        .S(\r_data_reg[11]_0 ));
  CARRY4 r_data0_carry__2
       (.CI(r_data0_carry__1_n_0),
        .CO({r_data0_carry__2_n_0,r_data0_carry__2_n_1,r_data0_carry__2_n_2,r_data0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(i_dataNew[15:12]),
        .O(r_data0[15:12]),
        .S(\r_data_reg[15]_0 ));
  CARRY4 r_data0_carry__3
       (.CI(r_data0_carry__2_n_0),
        .CO({r_data0_carry__3_n_0,r_data0_carry__3_n_1,r_data0_carry__3_n_2,r_data0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(i_dataNew[19:16]),
        .O(r_data0[19:16]),
        .S(\r_data_reg[19]_0 ));
  CARRY4 r_data0_carry__4
       (.CI(r_data0_carry__3_n_0),
        .CO({r_data0_carry__4_n_0,r_data0_carry__4_n_1,r_data0_carry__4_n_2,r_data0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(i_dataNew[23:20]),
        .O(r_data0[23:20]),
        .S(\r_data_reg[23]_0 ));
  CARRY4 r_data0_carry__5
       (.CI(r_data0_carry__4_n_0),
        .CO(NLW_r_data0_carry__5_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_r_data0_carry__5_O_UNCONNECTED[3:1],r_data0[24]}),
        .S({1'b0,1'b0,1'b0,\r_data_reg[24]_0 }));
  FDCE \r_data_reg[0] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[0]),
        .Q(r_data[0]));
  FDCE \r_data_reg[10] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[10]),
        .Q(r_data[10]));
  FDCE \r_data_reg[11] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[11]),
        .Q(r_data[11]));
  FDCE \r_data_reg[12] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[12]),
        .Q(r_data[12]));
  FDCE \r_data_reg[13] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[13]),
        .Q(r_data[13]));
  FDCE \r_data_reg[14] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[14]),
        .Q(r_data[14]));
  FDCE \r_data_reg[15] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[15]),
        .Q(r_data[15]));
  FDCE \r_data_reg[16] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[16]),
        .Q(r_data[16]));
  FDCE \r_data_reg[17] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[17]),
        .Q(r_data[17]));
  FDCE \r_data_reg[18] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[18]),
        .Q(r_data[18]));
  FDCE \r_data_reg[19] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[19]),
        .Q(r_data[19]));
  FDCE \r_data_reg[1] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[1]),
        .Q(r_data[1]));
  FDCE \r_data_reg[20] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[20]),
        .Q(r_data[20]));
  FDCE \r_data_reg[21] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[21]),
        .Q(r_data[21]));
  FDCE \r_data_reg[22] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[22]),
        .Q(r_data[22]));
  FDCE \r_data_reg[23] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[23]),
        .Q(r_data[23]));
  FDCE \r_data_reg[24] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[24]),
        .Q(r_data[24]));
  FDCE \r_data_reg[2] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[2]),
        .Q(r_data[2]));
  FDCE \r_data_reg[3] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[3]),
        .Q(r_data[3]));
  FDCE \r_data_reg[4] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[4]),
        .Q(r_data[4]));
  FDCE \r_data_reg[5] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[5]),
        .Q(r_data[5]));
  FDCE \r_data_reg[6] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[6]),
        .Q(r_data[6]));
  FDCE \r_data_reg[7] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[7]),
        .Q(r_data[7]));
  FDCE \r_data_reg[8] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[8]),
        .Q(r_data[8]));
  FDCE \r_data_reg[9] 
       (.C(i_clk),
        .CE(E),
        .CLR(i_reset),
        .D(r_data0[9]),
        .Q(r_data[9]));
  FDCE \r_eAddress_reg[0] 
       (.C(i_clk),
        .CE(r_bramRe_i_1_n_0),
        .CLR(i_reset),
        .D(Q[0]),
        .Q(\r_eAddress_reg[7]_0 [0]));
  FDCE \r_eAddress_reg[1] 
       (.C(i_clk),
        .CE(r_bramRe_i_1_n_0),
        .CLR(i_reset),
        .D(Q[1]),
        .Q(\r_eAddress_reg[7]_0 [1]));
  FDCE \r_eAddress_reg[2] 
       (.C(i_clk),
        .CE(r_bramRe_i_1_n_0),
        .CLR(i_reset),
        .D(Q[2]),
        .Q(\r_eAddress_reg[7]_0 [2]));
  FDCE \r_eAddress_reg[3] 
       (.C(i_clk),
        .CE(r_bramRe_i_1_n_0),
        .CLR(i_reset),
        .D(Q[3]),
        .Q(\r_eAddress_reg[7]_0 [3]));
  FDCE \r_eAddress_reg[4] 
       (.C(i_clk),
        .CE(r_bramRe_i_1_n_0),
        .CLR(i_reset),
        .D(Q[4]),
        .Q(\r_eAddress_reg[7]_0 [4]));
  FDCE \r_eAddress_reg[5] 
       (.C(i_clk),
        .CE(r_bramRe_i_1_n_0),
        .CLR(i_reset),
        .D(Q[5]),
        .Q(\r_eAddress_reg[7]_0 [5]));
  FDCE \r_eAddress_reg[6] 
       (.C(i_clk),
        .CE(r_bramRe_i_1_n_0),
        .CLR(i_reset),
        .D(Q[6]),
        .Q(\r_eAddress_reg[7]_0 [6]));
  FDCE \r_eAddress_reg[7] 
       (.C(i_clk),
        .CE(r_bramRe_i_1_n_0),
        .CLR(i_reset),
        .D(Q[7]),
        .Q(\r_eAddress_reg[7]_0 [7]));
  LUT2 #(
    .INIT(4'h2)) 
    \r_f[0]_i_1 
       (.I0(r_state),
        .I1(Q[0]),
        .O(\r_f[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \r_f[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(r_state),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \r_f[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(r_state),
        .I3(Q[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \r_f[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(r_state),
        .I4(Q[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \r_f[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(r_state),
        .I5(Q[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hBFFF000040000000)) 
    \r_f[5]_i_1 
       (.I0(r_bramWe_i_3_n_0),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(r_state),
        .I5(Q[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \r_f[6]_i_1 
       (.I0(\r_f[8]_i_3_n_0 ),
        .I1(r_state),
        .I2(Q[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hB040)) 
    \r_f[7]_i_1 
       (.I0(\r_f[8]_i_3_n_0 ),
        .I1(Q[6]),
        .I2(r_state),
        .I3(Q[7]),
        .O(p_0_in[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \r_f[8]_i_1 
       (.I0(r_state),
        .I1(i_dataValid),
        .O(\r_f[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hDF002000)) 
    \r_f[8]_i_2 
       (.I0(Q[6]),
        .I1(\r_f[8]_i_3_n_0 ),
        .I2(Q[7]),
        .I3(r_state),
        .I4(Q[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \r_f[8]_i_3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[5]),
        .O(\r_f[8]_i_3_n_0 ));
  FDCE \r_f_reg[0] 
       (.C(i_clk),
        .CE(\r_f[8]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_f[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \r_f_reg[1] 
       (.C(i_clk),
        .CE(\r_f[8]_i_1_n_0 ),
        .CLR(i_reset),
        .D(p_0_in[1]),
        .Q(Q[1]));
  FDCE \r_f_reg[2] 
       (.C(i_clk),
        .CE(\r_f[8]_i_1_n_0 ),
        .CLR(i_reset),
        .D(p_0_in[2]),
        .Q(Q[2]));
  FDCE \r_f_reg[3] 
       (.C(i_clk),
        .CE(\r_f[8]_i_1_n_0 ),
        .CLR(i_reset),
        .D(p_0_in[3]),
        .Q(Q[3]));
  FDCE \r_f_reg[4] 
       (.C(i_clk),
        .CE(\r_f[8]_i_1_n_0 ),
        .CLR(i_reset),
        .D(p_0_in[4]),
        .Q(Q[4]));
  FDCE \r_f_reg[5] 
       (.C(i_clk),
        .CE(\r_f[8]_i_1_n_0 ),
        .CLR(i_reset),
        .D(p_0_in[5]),
        .Q(Q[5]));
  FDCE \r_f_reg[6] 
       (.C(i_clk),
        .CE(\r_f[8]_i_1_n_0 ),
        .CLR(i_reset),
        .D(p_0_in[6]),
        .Q(Q[6]));
  FDCE \r_f_reg[7] 
       (.C(i_clk),
        .CE(\r_f[8]_i_1_n_0 ),
        .CLR(i_reset),
        .D(p_0_in[7]),
        .Q(Q[7]));
  FDCE \r_f_reg[8] 
       (.C(i_clk),
        .CE(\r_f[8]_i_1_n_0 ),
        .CLR(i_reset),
        .D(p_0_in[8]),
        .Q(Q[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    r_state_i_1
       (.I0(r_bramWe_i_2_n_0),
        .I1(r_state_i_2_n_0),
        .I2(i_dataValid),
        .I3(r_state),
        .O(r_state_i_1_n_0));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    r_state_i_2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(r_state),
        .I5(Q[8]),
        .O(r_state_i_2_n_0));
  FDCE r_state_reg
       (.C(i_clk),
        .CE(1'b1),
        .CLR(i_reset),
        .D(r_state_i_1_n_0),
        .Q(r_state));
endmodule

(* ORIG_REF_NAME = "DFTStageWrapper" *) 
module fourier_bram_DFTStageWrapper_0_0_DFTStageWrapper
   (i_clk,
    i_reset,
    o_ready,
    i_dataValid,
    i_dataNew,
    o_freqDataEn,
    o_freqDataIndex,
    o_freqDataReal,
    o_freqDataImag,
    o_r_f,
    o_dataOld);
  input i_clk;
  input i_reset;
  output o_ready;
  input i_dataValid;
  input [24:0]i_dataNew;
  output o_freqDataEn;
  output [7:0]o_freqDataIndex;
  output [24:0]o_freqDataReal;
  output [24:0]o_freqDataImag;
  output [8:0]o_r_f;
  output [24:0]o_dataOld;

  wire i_clk;
  wire [24:0]i_dataNew;
  wire i_dataValid;
  wire i_reset;
  wire inst_DFTStage_n_13;
  wire inst_dataFifoFillLevel_n_25;
  wire inst_dataFifoFillLevel_n_26;
  wire inst_dataFifoFillLevel_n_27;
  wire inst_dataFifoFillLevel_n_28;
  wire inst_dataFifoFillLevel_n_29;
  wire inst_dataFifoFillLevel_n_30;
  wire inst_dataFifoFillLevel_n_31;
  wire inst_dataFifoFillLevel_n_32;
  wire inst_dataFifoFillLevel_n_33;
  wire inst_dataFifoFillLevel_n_34;
  wire inst_dataFifoFillLevel_n_35;
  wire inst_dataFifoFillLevel_n_36;
  wire inst_dataFifoFillLevel_n_37;
  wire inst_dataFifoFillLevel_n_38;
  wire inst_dataFifoFillLevel_n_39;
  wire inst_dataFifoFillLevel_n_40;
  wire inst_dataFifoFillLevel_n_41;
  wire inst_dataFifoFillLevel_n_42;
  wire inst_dataFifoFillLevel_n_43;
  wire inst_dataFifoFillLevel_n_44;
  wire inst_dataFifoFillLevel_n_45;
  wire inst_dataFifoFillLevel_n_46;
  wire inst_dataFifoFillLevel_n_47;
  wire inst_dataFifoFillLevel_n_48;
  wire inst_dataFifoFillLevel_n_49;
  wire [24:0]o_dataOld;
  wire o_freqDataEn;
  wire [24:0]o_freqDataImag;
  wire [7:0]o_freqDataIndex;
  wire [24:0]o_freqDataReal;
  wire [8:0]o_r_f;
  wire o_ready;
  wire r_state;
  wire [49:0]s_bramRData;
  wire [7:0]s_bramRaddr;
  wire s_bramRe;

  (* CHECK_LICENSE_TYPE = "blk_mem_gen_0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_0 inst_BlockRam
       (.addra(o_freqDataIndex),
        .addrb(s_bramRaddr),
        .clka(i_clk),
        .clkb(i_clk),
        .dina({o_freqDataReal,o_freqDataImag}),
        .doutb(s_bramRData),
        .ena(o_freqDataEn),
        .enb(s_bramRe),
        .wea(o_freqDataEn));
  fourier_bram_DFTStageWrapper_0_0_DFTStage inst_DFTStage
       (.E(inst_DFTStage_n_13),
        .Q(o_r_f),
        .S({inst_dataFifoFillLevel_n_46,inst_dataFifoFillLevel_n_47,inst_dataFifoFillLevel_n_48,inst_dataFifoFillLevel_n_49}),
        .doutb(s_bramRData),
        .enb(s_bramRe),
        .i_clk(i_clk),
        .i_dataNew(i_dataNew[23:0]),
        .i_dataValid(i_dataValid),
        .i_reset(i_reset),
        .o_freqDataEn(o_freqDataEn),
        .o_freqDataIndex(o_freqDataIndex),
        .o_ready(o_ready),
        .\r_bramWdata_reg[49]_0 ({o_freqDataReal,o_freqDataImag}),
        .\r_data_reg[11]_0 ({inst_dataFifoFillLevel_n_38,inst_dataFifoFillLevel_n_39,inst_dataFifoFillLevel_n_40,inst_dataFifoFillLevel_n_41}),
        .\r_data_reg[15]_0 ({inst_dataFifoFillLevel_n_34,inst_dataFifoFillLevel_n_35,inst_dataFifoFillLevel_n_36,inst_dataFifoFillLevel_n_37}),
        .\r_data_reg[19]_0 ({inst_dataFifoFillLevel_n_30,inst_dataFifoFillLevel_n_31,inst_dataFifoFillLevel_n_32,inst_dataFifoFillLevel_n_33}),
        .\r_data_reg[23]_0 ({inst_dataFifoFillLevel_n_26,inst_dataFifoFillLevel_n_27,inst_dataFifoFillLevel_n_28,inst_dataFifoFillLevel_n_29}),
        .\r_data_reg[24]_0 (inst_dataFifoFillLevel_n_25),
        .\r_data_reg[7]_0 ({inst_dataFifoFillLevel_n_42,inst_dataFifoFillLevel_n_43,inst_dataFifoFillLevel_n_44,inst_dataFifoFillLevel_n_45}),
        .\r_eAddress_reg[7]_0 (s_bramRaddr),
        .r_state(r_state));
  fourier_bram_DFTStageWrapper_0_0_dataFifoFillLevel inst_dataFifoFillLevel
       (.E(inst_DFTStage_n_13),
        .S({inst_dataFifoFillLevel_n_46,inst_dataFifoFillLevel_n_47,inst_dataFifoFillLevel_n_48,inst_dataFifoFillLevel_n_49}),
        .\goreg_bm.dout_i_reg[24] (inst_dataFifoFillLevel_n_25),
        .i_clk(i_clk),
        .i_dataNew(i_dataNew),
        .\i_dataNew[11] ({inst_dataFifoFillLevel_n_38,inst_dataFifoFillLevel_n_39,inst_dataFifoFillLevel_n_40,inst_dataFifoFillLevel_n_41}),
        .\i_dataNew[15] ({inst_dataFifoFillLevel_n_34,inst_dataFifoFillLevel_n_35,inst_dataFifoFillLevel_n_36,inst_dataFifoFillLevel_n_37}),
        .\i_dataNew[19] ({inst_dataFifoFillLevel_n_30,inst_dataFifoFillLevel_n_31,inst_dataFifoFillLevel_n_32,inst_dataFifoFillLevel_n_33}),
        .\i_dataNew[23] ({inst_dataFifoFillLevel_n_26,inst_dataFifoFillLevel_n_27,inst_dataFifoFillLevel_n_28,inst_dataFifoFillLevel_n_29}),
        .\i_dataNew[7] ({inst_dataFifoFillLevel_n_42,inst_dataFifoFillLevel_n_43,inst_dataFifoFillLevel_n_44,inst_dataFifoFillLevel_n_45}),
        .i_dataValid(i_dataValid),
        .i_reset(i_reset),
        .o_dataOld(o_dataOld),
        .r_state(r_state));
endmodule

(* CHECK_LICENSE_TYPE = "blk_mem_gen_0,blk_mem_gen_v8_4_2,{}" *) (* ORIG_REF_NAME = "blk_mem_gen_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_0
   (clka,
    ena,
    wea,
    addra,
    dina,
    clkb,
    enb,
    addrb,
    doutb);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [49:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clkb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB EN" *) input enb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [7:0]addrb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [49:0]doutb;

  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [49:0]dina;
  wire [49:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [49:0]NLW_U0_douta_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [49:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "1" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "1" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     6.4733 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "1" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "1" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "blk_mem_gen_0.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "1" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "50" *) 
  (* C_READ_WIDTH_B = "50" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "NO_CHANGE" *) 
  (* C_WRITE_MODE_B = "READ_FIRST" *) 
  (* C_WRITE_WIDTH_A = "50" *) 
  (* C_WRITE_WIDTH_B = "50" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_v8_4_2__parameterized5 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_U0_douta_UNCONNECTED[49:0]),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(enb),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[49:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "blk_rom_e_imag,blk_mem_gen_v8_4_2,{}" *) (* ORIG_REF_NAME = "blk_rom_e_imag" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_rom_e_imag
   (clka,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [17:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [17:0]douta;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [17:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [17:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.7928 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "blk_rom_e_imag.mem" *) 
  (* C_INIT_FILE_NAME = "blk_rom_e_imag.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "18" *) 
  (* C_READ_WIDTH_B = "18" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "18" *) 
  (* C_WRITE_WIDTH_B = "18" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_v8_4_2__parameterized3 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[17:0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[17:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "blk_rom_e_real,blk_mem_gen_v8_4_2,{}" *) (* ORIG_REF_NAME = "blk_rom_e_real" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_rom_e_real
   (clka,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [17:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [17:0]douta;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [17:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [17:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.7928 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "blk_rom_e_real.mem" *) 
  (* C_INIT_FILE_NAME = "blk_rom_e_real.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "18" *) 
  (* C_READ_WIDTH_B = "18" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "18" *) 
  (* C_WRITE_WIDTH_B = "18" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_v8_4_2__parameterized1 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[17:0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[17:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "dataFifoFillLevel" *) 
module fourier_bram_DFTStageWrapper_0_0_dataFifoFillLevel
   (o_dataOld,
    \goreg_bm.dout_i_reg[24] ,
    \i_dataNew[23] ,
    \i_dataNew[19] ,
    \i_dataNew[15] ,
    \i_dataNew[11] ,
    \i_dataNew[7] ,
    S,
    i_clk,
    i_dataNew,
    E,
    i_reset,
    i_dataValid,
    r_state);
  output [24:0]o_dataOld;
  output [0:0]\goreg_bm.dout_i_reg[24] ;
  output [3:0]\i_dataNew[23] ;
  output [3:0]\i_dataNew[19] ;
  output [3:0]\i_dataNew[15] ;
  output [3:0]\i_dataNew[11] ;
  output [3:0]\i_dataNew[7] ;
  output [3:0]S;
  input i_clk;
  input [24:0]i_dataNew;
  input [0:0]E;
  input i_reset;
  input i_dataValid;
  input r_state;

  wire [0:0]E;
  wire [3:0]S;
  wire [0:0]\goreg_bm.dout_i_reg[24] ;
  wire i_clk;
  wire [24:0]i_dataNew;
  wire [3:0]\i_dataNew[11] ;
  wire [3:0]\i_dataNew[15] ;
  wire [3:0]\i_dataNew[19] ;
  wire [3:0]\i_dataNew[23] ;
  wire [3:0]\i_dataNew[7] ;
  wire i_dataValid;
  wire i_reset;
  wire inst_fifo_n_25;
  wire inst_fifo_n_26;
  wire [24:0]o_dataOld;
  wire \o_dataOld[24]_INST_0_i_10_n_0 ;
  wire \o_dataOld[24]_INST_0_i_11_n_0 ;
  wire \o_dataOld[24]_INST_0_i_11_n_1 ;
  wire \o_dataOld[24]_INST_0_i_11_n_2 ;
  wire \o_dataOld[24]_INST_0_i_11_n_3 ;
  wire \o_dataOld[24]_INST_0_i_12_n_0 ;
  wire \o_dataOld[24]_INST_0_i_13_n_0 ;
  wire \o_dataOld[24]_INST_0_i_14_n_0 ;
  wire \o_dataOld[24]_INST_0_i_15_n_0 ;
  wire \o_dataOld[24]_INST_0_i_16_n_0 ;
  wire \o_dataOld[24]_INST_0_i_17_n_0 ;
  wire \o_dataOld[24]_INST_0_i_18_n_0 ;
  wire \o_dataOld[24]_INST_0_i_19_n_0 ;
  wire \o_dataOld[24]_INST_0_i_1_n_1 ;
  wire \o_dataOld[24]_INST_0_i_1_n_2 ;
  wire \o_dataOld[24]_INST_0_i_1_n_3 ;
  wire \o_dataOld[24]_INST_0_i_20_n_0 ;
  wire \o_dataOld[24]_INST_0_i_21_n_0 ;
  wire \o_dataOld[24]_INST_0_i_22_n_0 ;
  wire \o_dataOld[24]_INST_0_i_23_n_0 ;
  wire \o_dataOld[24]_INST_0_i_24_n_0 ;
  wire \o_dataOld[24]_INST_0_i_25_n_0 ;
  wire \o_dataOld[24]_INST_0_i_26_n_0 ;
  wire \o_dataOld[24]_INST_0_i_2_n_0 ;
  wire \o_dataOld[24]_INST_0_i_2_n_1 ;
  wire \o_dataOld[24]_INST_0_i_2_n_2 ;
  wire \o_dataOld[24]_INST_0_i_2_n_3 ;
  wire \o_dataOld[24]_INST_0_i_3_n_0 ;
  wire \o_dataOld[24]_INST_0_i_4_n_0 ;
  wire \o_dataOld[24]_INST_0_i_5_n_0 ;
  wire \o_dataOld[24]_INST_0_i_6_n_0 ;
  wire \o_dataOld[24]_INST_0_i_7_n_0 ;
  wire \o_dataOld[24]_INST_0_i_8_n_0 ;
  wire \o_dataOld[24]_INST_0_i_9_n_0 ;
  wire \r_fillLevel[0]_i_10_n_0 ;
  wire \r_fillLevel[0]_i_1_n_0 ;
  wire \r_fillLevel[0]_i_3_n_0 ;
  wire \r_fillLevel[0]_i_4_n_0 ;
  wire \r_fillLevel[0]_i_5_n_0 ;
  wire \r_fillLevel[0]_i_6_n_0 ;
  wire \r_fillLevel[0]_i_7_n_0 ;
  wire \r_fillLevel[0]_i_8_n_0 ;
  wire \r_fillLevel[0]_i_9_n_0 ;
  wire \r_fillLevel[12]_i_2_n_0 ;
  wire \r_fillLevel[12]_i_3_n_0 ;
  wire \r_fillLevel[12]_i_4_n_0 ;
  wire \r_fillLevel[12]_i_5_n_0 ;
  wire \r_fillLevel[12]_i_6_n_0 ;
  wire \r_fillLevel[12]_i_7_n_0 ;
  wire \r_fillLevel[12]_i_8_n_0 ;
  wire \r_fillLevel[12]_i_9_n_0 ;
  wire \r_fillLevel[16]_i_2_n_0 ;
  wire \r_fillLevel[16]_i_3_n_0 ;
  wire \r_fillLevel[16]_i_4_n_0 ;
  wire \r_fillLevel[16]_i_5_n_0 ;
  wire \r_fillLevel[16]_i_6_n_0 ;
  wire \r_fillLevel[16]_i_7_n_0 ;
  wire \r_fillLevel[16]_i_8_n_0 ;
  wire \r_fillLevel[16]_i_9_n_0 ;
  wire \r_fillLevel[20]_i_2_n_0 ;
  wire \r_fillLevel[20]_i_3_n_0 ;
  wire \r_fillLevel[20]_i_4_n_0 ;
  wire \r_fillLevel[20]_i_5_n_0 ;
  wire \r_fillLevel[20]_i_6_n_0 ;
  wire \r_fillLevel[20]_i_7_n_0 ;
  wire \r_fillLevel[20]_i_8_n_0 ;
  wire \r_fillLevel[20]_i_9_n_0 ;
  wire \r_fillLevel[24]_i_2_n_0 ;
  wire \r_fillLevel[24]_i_3_n_0 ;
  wire \r_fillLevel[24]_i_4_n_0 ;
  wire \r_fillLevel[24]_i_5_n_0 ;
  wire \r_fillLevel[24]_i_6_n_0 ;
  wire \r_fillLevel[24]_i_7_n_0 ;
  wire \r_fillLevel[24]_i_8_n_0 ;
  wire \r_fillLevel[24]_i_9_n_0 ;
  wire \r_fillLevel[28]_i_2_n_0 ;
  wire \r_fillLevel[28]_i_3_n_0 ;
  wire \r_fillLevel[28]_i_4_n_0 ;
  wire \r_fillLevel[28]_i_5_n_0 ;
  wire \r_fillLevel[28]_i_6_n_0 ;
  wire \r_fillLevel[28]_i_7_n_0 ;
  wire \r_fillLevel[28]_i_8_n_0 ;
  wire \r_fillLevel[4]_i_2_n_0 ;
  wire \r_fillLevel[4]_i_3_n_0 ;
  wire \r_fillLevel[4]_i_4_n_0 ;
  wire \r_fillLevel[4]_i_5_n_0 ;
  wire \r_fillLevel[4]_i_6_n_0 ;
  wire \r_fillLevel[4]_i_7_n_0 ;
  wire \r_fillLevel[4]_i_8_n_0 ;
  wire \r_fillLevel[4]_i_9_n_0 ;
  wire \r_fillLevel[8]_i_2_n_0 ;
  wire \r_fillLevel[8]_i_3_n_0 ;
  wire \r_fillLevel[8]_i_4_n_0 ;
  wire \r_fillLevel[8]_i_5_n_0 ;
  wire \r_fillLevel[8]_i_6_n_0 ;
  wire \r_fillLevel[8]_i_7_n_0 ;
  wire \r_fillLevel[8]_i_8_n_0 ;
  wire \r_fillLevel[8]_i_9_n_0 ;
  wire [31:8]r_fillLevel_reg;
  wire \r_fillLevel_reg[0]_i_2_n_0 ;
  wire \r_fillLevel_reg[0]_i_2_n_1 ;
  wire \r_fillLevel_reg[0]_i_2_n_2 ;
  wire \r_fillLevel_reg[0]_i_2_n_3 ;
  wire \r_fillLevel_reg[0]_i_2_n_4 ;
  wire \r_fillLevel_reg[0]_i_2_n_5 ;
  wire \r_fillLevel_reg[0]_i_2_n_6 ;
  wire \r_fillLevel_reg[0]_i_2_n_7 ;
  wire \r_fillLevel_reg[12]_i_1_n_0 ;
  wire \r_fillLevel_reg[12]_i_1_n_1 ;
  wire \r_fillLevel_reg[12]_i_1_n_2 ;
  wire \r_fillLevel_reg[12]_i_1_n_3 ;
  wire \r_fillLevel_reg[12]_i_1_n_4 ;
  wire \r_fillLevel_reg[12]_i_1_n_5 ;
  wire \r_fillLevel_reg[12]_i_1_n_6 ;
  wire \r_fillLevel_reg[12]_i_1_n_7 ;
  wire \r_fillLevel_reg[16]_i_1_n_0 ;
  wire \r_fillLevel_reg[16]_i_1_n_1 ;
  wire \r_fillLevel_reg[16]_i_1_n_2 ;
  wire \r_fillLevel_reg[16]_i_1_n_3 ;
  wire \r_fillLevel_reg[16]_i_1_n_4 ;
  wire \r_fillLevel_reg[16]_i_1_n_5 ;
  wire \r_fillLevel_reg[16]_i_1_n_6 ;
  wire \r_fillLevel_reg[16]_i_1_n_7 ;
  wire \r_fillLevel_reg[20]_i_1_n_0 ;
  wire \r_fillLevel_reg[20]_i_1_n_1 ;
  wire \r_fillLevel_reg[20]_i_1_n_2 ;
  wire \r_fillLevel_reg[20]_i_1_n_3 ;
  wire \r_fillLevel_reg[20]_i_1_n_4 ;
  wire \r_fillLevel_reg[20]_i_1_n_5 ;
  wire \r_fillLevel_reg[20]_i_1_n_6 ;
  wire \r_fillLevel_reg[20]_i_1_n_7 ;
  wire \r_fillLevel_reg[24]_i_1_n_0 ;
  wire \r_fillLevel_reg[24]_i_1_n_1 ;
  wire \r_fillLevel_reg[24]_i_1_n_2 ;
  wire \r_fillLevel_reg[24]_i_1_n_3 ;
  wire \r_fillLevel_reg[24]_i_1_n_4 ;
  wire \r_fillLevel_reg[24]_i_1_n_5 ;
  wire \r_fillLevel_reg[24]_i_1_n_6 ;
  wire \r_fillLevel_reg[24]_i_1_n_7 ;
  wire \r_fillLevel_reg[28]_i_1_n_1 ;
  wire \r_fillLevel_reg[28]_i_1_n_2 ;
  wire \r_fillLevel_reg[28]_i_1_n_3 ;
  wire \r_fillLevel_reg[28]_i_1_n_4 ;
  wire \r_fillLevel_reg[28]_i_1_n_5 ;
  wire \r_fillLevel_reg[28]_i_1_n_6 ;
  wire \r_fillLevel_reg[28]_i_1_n_7 ;
  wire \r_fillLevel_reg[4]_i_1_n_0 ;
  wire \r_fillLevel_reg[4]_i_1_n_1 ;
  wire \r_fillLevel_reg[4]_i_1_n_2 ;
  wire \r_fillLevel_reg[4]_i_1_n_3 ;
  wire \r_fillLevel_reg[4]_i_1_n_4 ;
  wire \r_fillLevel_reg[4]_i_1_n_5 ;
  wire \r_fillLevel_reg[4]_i_1_n_6 ;
  wire \r_fillLevel_reg[4]_i_1_n_7 ;
  wire \r_fillLevel_reg[8]_i_1_n_0 ;
  wire \r_fillLevel_reg[8]_i_1_n_1 ;
  wire \r_fillLevel_reg[8]_i_1_n_2 ;
  wire \r_fillLevel_reg[8]_i_1_n_3 ;
  wire \r_fillLevel_reg[8]_i_1_n_4 ;
  wire \r_fillLevel_reg[8]_i_1_n_5 ;
  wire \r_fillLevel_reg[8]_i_1_n_6 ;
  wire \r_fillLevel_reg[8]_i_1_n_7 ;
  wire \r_fillLevel_reg_n_0_[0] ;
  wire \r_fillLevel_reg_n_0_[1] ;
  wire \r_fillLevel_reg_n_0_[2] ;
  wire \r_fillLevel_reg_n_0_[3] ;
  wire \r_fillLevel_reg_n_0_[4] ;
  wire \r_fillLevel_reg_n_0_[5] ;
  wire \r_fillLevel_reg_n_0_[6] ;
  wire \r_fillLevel_reg_n_0_[7] ;
  wire r_state;
  wire [24:0]s_dataFifoDout;
  wire s_dataFifoRead;
  wire s_dataOld1;
  wire [3:0]\NLW_o_dataOld[24]_INST_0_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_o_dataOld[24]_INST_0_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_o_dataOld[24]_INST_0_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_r_fillLevel_reg[28]_i_1_CO_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "data_fifo,fifo_generator_v13_2_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
  fourier_bram_DFTStageWrapper_0_0_data_fifo inst_fifo
       (.clk(i_clk),
        .din(i_dataNew),
        .dout(s_dataFifoDout),
        .empty(inst_fifo_n_26),
        .full(inst_fifo_n_25),
        .rd_en(s_dataFifoRead),
        .wr_en(E));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h08)) 
    inst_fifo_i_2
       (.I0(s_dataOld1),
        .I1(i_dataValid),
        .I2(r_state),
        .O(s_dataFifoRead));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[0]_INST_0 
       (.I0(s_dataFifoDout[0]),
        .I1(s_dataOld1),
        .O(o_dataOld[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[10]_INST_0 
       (.I0(s_dataFifoDout[10]),
        .I1(s_dataOld1),
        .O(o_dataOld[10]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[11]_INST_0 
       (.I0(s_dataFifoDout[11]),
        .I1(s_dataOld1),
        .O(o_dataOld[11]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[12]_INST_0 
       (.I0(s_dataFifoDout[12]),
        .I1(s_dataOld1),
        .O(o_dataOld[12]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[13]_INST_0 
       (.I0(s_dataFifoDout[13]),
        .I1(s_dataOld1),
        .O(o_dataOld[13]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[14]_INST_0 
       (.I0(s_dataFifoDout[14]),
        .I1(s_dataOld1),
        .O(o_dataOld[14]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[15]_INST_0 
       (.I0(s_dataFifoDout[15]),
        .I1(s_dataOld1),
        .O(o_dataOld[15]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[16]_INST_0 
       (.I0(s_dataFifoDout[16]),
        .I1(s_dataOld1),
        .O(o_dataOld[16]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[17]_INST_0 
       (.I0(s_dataFifoDout[17]),
        .I1(s_dataOld1),
        .O(o_dataOld[17]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[18]_INST_0 
       (.I0(s_dataFifoDout[18]),
        .I1(s_dataOld1),
        .O(o_dataOld[18]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[19]_INST_0 
       (.I0(s_dataFifoDout[19]),
        .I1(s_dataOld1),
        .O(o_dataOld[19]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[1]_INST_0 
       (.I0(s_dataFifoDout[1]),
        .I1(s_dataOld1),
        .O(o_dataOld[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[20]_INST_0 
       (.I0(s_dataFifoDout[20]),
        .I1(s_dataOld1),
        .O(o_dataOld[20]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[21]_INST_0 
       (.I0(s_dataFifoDout[21]),
        .I1(s_dataOld1),
        .O(o_dataOld[21]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[22]_INST_0 
       (.I0(s_dataFifoDout[22]),
        .I1(s_dataOld1),
        .O(o_dataOld[22]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[23]_INST_0 
       (.I0(s_dataFifoDout[23]),
        .I1(s_dataOld1),
        .O(o_dataOld[23]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[24]_INST_0 
       (.I0(s_dataFifoDout[24]),
        .I1(s_dataOld1),
        .O(o_dataOld[24]));
  CARRY4 \o_dataOld[24]_INST_0_i_1 
       (.CI(\o_dataOld[24]_INST_0_i_2_n_0 ),
        .CO({s_dataOld1,\o_dataOld[24]_INST_0_i_1_n_1 ,\o_dataOld[24]_INST_0_i_1_n_2 ,\o_dataOld[24]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\o_dataOld[24]_INST_0_i_3_n_0 ,\o_dataOld[24]_INST_0_i_4_n_0 ,\o_dataOld[24]_INST_0_i_5_n_0 ,\o_dataOld[24]_INST_0_i_6_n_0 }),
        .O(\NLW_o_dataOld[24]_INST_0_i_1_O_UNCONNECTED [3:0]),
        .S({\o_dataOld[24]_INST_0_i_7_n_0 ,\o_dataOld[24]_INST_0_i_8_n_0 ,\o_dataOld[24]_INST_0_i_9_n_0 ,\o_dataOld[24]_INST_0_i_10_n_0 }));
  LUT2 #(
    .INIT(4'h1)) 
    \o_dataOld[24]_INST_0_i_10 
       (.I0(r_fillLevel_reg[24]),
        .I1(r_fillLevel_reg[25]),
        .O(\o_dataOld[24]_INST_0_i_10_n_0 ));
  CARRY4 \o_dataOld[24]_INST_0_i_11 
       (.CI(1'b0),
        .CO({\o_dataOld[24]_INST_0_i_11_n_0 ,\o_dataOld[24]_INST_0_i_11_n_1 ,\o_dataOld[24]_INST_0_i_11_n_2 ,\o_dataOld[24]_INST_0_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\o_dataOld[24]_INST_0_i_20_n_0 ,\o_dataOld[24]_INST_0_i_21_n_0 ,\o_dataOld[24]_INST_0_i_22_n_0 ,r_fillLevel_reg[9]}),
        .O(\NLW_o_dataOld[24]_INST_0_i_11_O_UNCONNECTED [3:0]),
        .S({\o_dataOld[24]_INST_0_i_23_n_0 ,\o_dataOld[24]_INST_0_i_24_n_0 ,\o_dataOld[24]_INST_0_i_25_n_0 ,\o_dataOld[24]_INST_0_i_26_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \o_dataOld[24]_INST_0_i_12 
       (.I0(r_fillLevel_reg[22]),
        .I1(r_fillLevel_reg[23]),
        .O(\o_dataOld[24]_INST_0_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \o_dataOld[24]_INST_0_i_13 
       (.I0(r_fillLevel_reg[20]),
        .I1(r_fillLevel_reg[21]),
        .O(\o_dataOld[24]_INST_0_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \o_dataOld[24]_INST_0_i_14 
       (.I0(r_fillLevel_reg[18]),
        .I1(r_fillLevel_reg[19]),
        .O(\o_dataOld[24]_INST_0_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \o_dataOld[24]_INST_0_i_15 
       (.I0(r_fillLevel_reg[16]),
        .I1(r_fillLevel_reg[17]),
        .O(\o_dataOld[24]_INST_0_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \o_dataOld[24]_INST_0_i_16 
       (.I0(r_fillLevel_reg[22]),
        .I1(r_fillLevel_reg[23]),
        .O(\o_dataOld[24]_INST_0_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \o_dataOld[24]_INST_0_i_17 
       (.I0(r_fillLevel_reg[20]),
        .I1(r_fillLevel_reg[21]),
        .O(\o_dataOld[24]_INST_0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \o_dataOld[24]_INST_0_i_18 
       (.I0(r_fillLevel_reg[18]),
        .I1(r_fillLevel_reg[19]),
        .O(\o_dataOld[24]_INST_0_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \o_dataOld[24]_INST_0_i_19 
       (.I0(r_fillLevel_reg[16]),
        .I1(r_fillLevel_reg[17]),
        .O(\o_dataOld[24]_INST_0_i_19_n_0 ));
  CARRY4 \o_dataOld[24]_INST_0_i_2 
       (.CI(\o_dataOld[24]_INST_0_i_11_n_0 ),
        .CO({\o_dataOld[24]_INST_0_i_2_n_0 ,\o_dataOld[24]_INST_0_i_2_n_1 ,\o_dataOld[24]_INST_0_i_2_n_2 ,\o_dataOld[24]_INST_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\o_dataOld[24]_INST_0_i_12_n_0 ,\o_dataOld[24]_INST_0_i_13_n_0 ,\o_dataOld[24]_INST_0_i_14_n_0 ,\o_dataOld[24]_INST_0_i_15_n_0 }),
        .O(\NLW_o_dataOld[24]_INST_0_i_2_O_UNCONNECTED [3:0]),
        .S({\o_dataOld[24]_INST_0_i_16_n_0 ,\o_dataOld[24]_INST_0_i_17_n_0 ,\o_dataOld[24]_INST_0_i_18_n_0 ,\o_dataOld[24]_INST_0_i_19_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \o_dataOld[24]_INST_0_i_20 
       (.I0(r_fillLevel_reg[14]),
        .I1(r_fillLevel_reg[15]),
        .O(\o_dataOld[24]_INST_0_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \o_dataOld[24]_INST_0_i_21 
       (.I0(r_fillLevel_reg[12]),
        .I1(r_fillLevel_reg[13]),
        .O(\o_dataOld[24]_INST_0_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \o_dataOld[24]_INST_0_i_22 
       (.I0(r_fillLevel_reg[10]),
        .I1(r_fillLevel_reg[11]),
        .O(\o_dataOld[24]_INST_0_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \o_dataOld[24]_INST_0_i_23 
       (.I0(r_fillLevel_reg[14]),
        .I1(r_fillLevel_reg[15]),
        .O(\o_dataOld[24]_INST_0_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \o_dataOld[24]_INST_0_i_24 
       (.I0(r_fillLevel_reg[12]),
        .I1(r_fillLevel_reg[13]),
        .O(\o_dataOld[24]_INST_0_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \o_dataOld[24]_INST_0_i_25 
       (.I0(r_fillLevel_reg[10]),
        .I1(r_fillLevel_reg[11]),
        .O(\o_dataOld[24]_INST_0_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_dataOld[24]_INST_0_i_26 
       (.I0(r_fillLevel_reg[8]),
        .I1(r_fillLevel_reg[9]),
        .O(\o_dataOld[24]_INST_0_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_dataOld[24]_INST_0_i_3 
       (.I0(r_fillLevel_reg[30]),
        .I1(r_fillLevel_reg[31]),
        .O(\o_dataOld[24]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \o_dataOld[24]_INST_0_i_4 
       (.I0(r_fillLevel_reg[28]),
        .I1(r_fillLevel_reg[29]),
        .O(\o_dataOld[24]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \o_dataOld[24]_INST_0_i_5 
       (.I0(r_fillLevel_reg[26]),
        .I1(r_fillLevel_reg[27]),
        .O(\o_dataOld[24]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \o_dataOld[24]_INST_0_i_6 
       (.I0(r_fillLevel_reg[24]),
        .I1(r_fillLevel_reg[25]),
        .O(\o_dataOld[24]_INST_0_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \o_dataOld[24]_INST_0_i_7 
       (.I0(r_fillLevel_reg[30]),
        .I1(r_fillLevel_reg[31]),
        .O(\o_dataOld[24]_INST_0_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \o_dataOld[24]_INST_0_i_8 
       (.I0(r_fillLevel_reg[28]),
        .I1(r_fillLevel_reg[29]),
        .O(\o_dataOld[24]_INST_0_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \o_dataOld[24]_INST_0_i_9 
       (.I0(r_fillLevel_reg[26]),
        .I1(r_fillLevel_reg[27]),
        .O(\o_dataOld[24]_INST_0_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[2]_INST_0 
       (.I0(s_dataFifoDout[2]),
        .I1(s_dataOld1),
        .O(o_dataOld[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[3]_INST_0 
       (.I0(s_dataFifoDout[3]),
        .I1(s_dataOld1),
        .O(o_dataOld[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[4]_INST_0 
       (.I0(s_dataFifoDout[4]),
        .I1(s_dataOld1),
        .O(o_dataOld[4]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[5]_INST_0 
       (.I0(s_dataFifoDout[5]),
        .I1(s_dataOld1),
        .O(o_dataOld[5]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[6]_INST_0 
       (.I0(s_dataFifoDout[6]),
        .I1(s_dataOld1),
        .O(o_dataOld[6]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[7]_INST_0 
       (.I0(s_dataFifoDout[7]),
        .I1(s_dataOld1),
        .O(o_dataOld[7]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[8]_INST_0 
       (.I0(s_dataFifoDout[8]),
        .I1(s_dataOld1),
        .O(o_dataOld[8]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_dataOld[9]_INST_0 
       (.I0(s_dataFifoDout[9]),
        .I1(s_dataOld1),
        .O(o_dataOld[9]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry__0_i_1
       (.I0(i_dataNew[7]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[7]),
        .O(\i_dataNew[7] [3]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry__0_i_2
       (.I0(i_dataNew[6]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[6]),
        .O(\i_dataNew[7] [2]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry__0_i_3
       (.I0(i_dataNew[5]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[5]),
        .O(\i_dataNew[7] [1]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry__0_i_4
       (.I0(i_dataNew[4]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[4]),
        .O(\i_dataNew[7] [0]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry__1_i_1
       (.I0(i_dataNew[11]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[11]),
        .O(\i_dataNew[11] [3]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry__1_i_2
       (.I0(i_dataNew[10]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[10]),
        .O(\i_dataNew[11] [2]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry__1_i_3
       (.I0(i_dataNew[9]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[9]),
        .O(\i_dataNew[11] [1]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry__1_i_4
       (.I0(i_dataNew[8]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[8]),
        .O(\i_dataNew[11] [0]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry__2_i_1
       (.I0(i_dataNew[15]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[15]),
        .O(\i_dataNew[15] [3]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry__2_i_2
       (.I0(i_dataNew[14]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[14]),
        .O(\i_dataNew[15] [2]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry__2_i_3
       (.I0(i_dataNew[13]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[13]),
        .O(\i_dataNew[15] [1]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry__2_i_4
       (.I0(i_dataNew[12]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[12]),
        .O(\i_dataNew[15] [0]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry__3_i_1
       (.I0(i_dataNew[19]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[19]),
        .O(\i_dataNew[19] [3]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry__3_i_2
       (.I0(i_dataNew[18]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[18]),
        .O(\i_dataNew[19] [2]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry__3_i_3
       (.I0(i_dataNew[17]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[17]),
        .O(\i_dataNew[19] [1]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry__3_i_4
       (.I0(i_dataNew[16]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[16]),
        .O(\i_dataNew[19] [0]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry__4_i_1
       (.I0(i_dataNew[23]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[23]),
        .O(\i_dataNew[23] [3]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry__4_i_2
       (.I0(i_dataNew[22]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[22]),
        .O(\i_dataNew[23] [2]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry__4_i_3
       (.I0(i_dataNew[21]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[21]),
        .O(\i_dataNew[23] [1]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry__4_i_4
       (.I0(i_dataNew[20]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[20]),
        .O(\i_dataNew[23] [0]));
  LUT3 #(
    .INIT(8'h87)) 
    r_data0_carry__5_i_1
       (.I0(s_dataOld1),
        .I1(s_dataFifoDout[24]),
        .I2(i_dataNew[24]),
        .O(\goreg_bm.dout_i_reg[24] ));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry_i_1
       (.I0(i_dataNew[3]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[3]),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry_i_2
       (.I0(i_dataNew[2]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[2]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry_i_3
       (.I0(i_dataNew[1]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[1]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h95)) 
    r_data0_carry_i_4
       (.I0(i_dataNew[0]),
        .I1(s_dataOld1),
        .I2(s_dataFifoDout[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h0004)) 
    \r_fillLevel[0]_i_1 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .O(\r_fillLevel[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0004)) 
    \r_fillLevel[0]_i_10 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(\r_fillLevel_reg_n_0_[0] ),
        .O(\r_fillLevel[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[0]_i_3 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[0]_i_4 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[0]_i_5 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[0]_i_6 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[0]_i_7 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(\r_fillLevel_reg_n_0_[3] ),
        .O(\r_fillLevel[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[0]_i_8 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(\r_fillLevel_reg_n_0_[2] ),
        .O(\r_fillLevel[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[0]_i_9 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(\r_fillLevel_reg_n_0_[1] ),
        .O(\r_fillLevel[0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[12]_i_2 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[12]_i_3 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[12]_i_4 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[12]_i_5 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[12]_i_6 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[15]),
        .O(\r_fillLevel[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[12]_i_7 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[14]),
        .O(\r_fillLevel[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[12]_i_8 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[13]),
        .O(\r_fillLevel[12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[12]_i_9 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[12]),
        .O(\r_fillLevel[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[16]_i_2 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[16]_i_3 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[16]_i_4 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[16]_i_5 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[16]_i_6 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[19]),
        .O(\r_fillLevel[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[16]_i_7 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[18]),
        .O(\r_fillLevel[16]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[16]_i_8 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[17]),
        .O(\r_fillLevel[16]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[16]_i_9 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[16]),
        .O(\r_fillLevel[16]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[20]_i_2 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[20]_i_3 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[20]_i_4 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[20]_i_5 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[20]_i_6 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[23]),
        .O(\r_fillLevel[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[20]_i_7 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[22]),
        .O(\r_fillLevel[20]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[20]_i_8 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[21]),
        .O(\r_fillLevel[20]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[20]_i_9 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[20]),
        .O(\r_fillLevel[20]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[24]_i_2 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[24]_i_3 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[24]_i_4 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[24]_i_5 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[24]_i_6 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[27]),
        .O(\r_fillLevel[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[24]_i_7 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[26]),
        .O(\r_fillLevel[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[24]_i_8 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[25]),
        .O(\r_fillLevel[24]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[24]_i_9 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[24]),
        .O(\r_fillLevel[24]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[28]_i_2 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[28]_i_3 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[28]_i_4 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[28]_i_5 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[31]),
        .O(\r_fillLevel[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[28]_i_6 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[30]),
        .O(\r_fillLevel[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[28]_i_7 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[29]),
        .O(\r_fillLevel[28]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[28]_i_8 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[28]),
        .O(\r_fillLevel[28]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[4]_i_2 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[4]_i_3 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[4]_i_4 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[4]_i_5 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[4]_i_6 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(\r_fillLevel_reg_n_0_[7] ),
        .O(\r_fillLevel[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[4]_i_7 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(\r_fillLevel_reg_n_0_[6] ),
        .O(\r_fillLevel[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[4]_i_8 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(\r_fillLevel_reg_n_0_[5] ),
        .O(\r_fillLevel[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[4]_i_9 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(\r_fillLevel_reg_n_0_[4] ),
        .O(\r_fillLevel[4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[8]_i_2 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[8]_i_3 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[8]_i_4 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_fillLevel[8]_i_5 
       (.I0(s_dataOld1),
        .I1(inst_fifo_n_25),
        .I2(i_dataValid),
        .I3(r_state),
        .O(\r_fillLevel[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[8]_i_6 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[11]),
        .O(\r_fillLevel[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[8]_i_7 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[10]),
        .O(\r_fillLevel[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[8]_i_8 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[9]),
        .O(\r_fillLevel[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \r_fillLevel[8]_i_9 
       (.I0(r_state),
        .I1(i_dataValid),
        .I2(inst_fifo_n_25),
        .I3(s_dataOld1),
        .I4(r_fillLevel_reg[8]),
        .O(\r_fillLevel[8]_i_9_n_0 ));
  FDCE \r_fillLevel_reg[0] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[0]_i_2_n_7 ),
        .Q(\r_fillLevel_reg_n_0_[0] ));
  CARRY4 \r_fillLevel_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\r_fillLevel_reg[0]_i_2_n_0 ,\r_fillLevel_reg[0]_i_2_n_1 ,\r_fillLevel_reg[0]_i_2_n_2 ,\r_fillLevel_reg[0]_i_2_n_3 }),
        .CYINIT(\r_fillLevel[0]_i_3_n_0 ),
        .DI({\r_fillLevel[0]_i_4_n_0 ,\r_fillLevel[0]_i_5_n_0 ,\r_fillLevel[0]_i_6_n_0 ,\r_fillLevel_reg_n_0_[0] }),
        .O({\r_fillLevel_reg[0]_i_2_n_4 ,\r_fillLevel_reg[0]_i_2_n_5 ,\r_fillLevel_reg[0]_i_2_n_6 ,\r_fillLevel_reg[0]_i_2_n_7 }),
        .S({\r_fillLevel[0]_i_7_n_0 ,\r_fillLevel[0]_i_8_n_0 ,\r_fillLevel[0]_i_9_n_0 ,\r_fillLevel[0]_i_10_n_0 }));
  FDCE \r_fillLevel_reg[10] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[8]_i_1_n_5 ),
        .Q(r_fillLevel_reg[10]));
  FDCE \r_fillLevel_reg[11] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[8]_i_1_n_4 ),
        .Q(r_fillLevel_reg[11]));
  FDCE \r_fillLevel_reg[12] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[12]_i_1_n_7 ),
        .Q(r_fillLevel_reg[12]));
  CARRY4 \r_fillLevel_reg[12]_i_1 
       (.CI(\r_fillLevel_reg[8]_i_1_n_0 ),
        .CO({\r_fillLevel_reg[12]_i_1_n_0 ,\r_fillLevel_reg[12]_i_1_n_1 ,\r_fillLevel_reg[12]_i_1_n_2 ,\r_fillLevel_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_fillLevel[12]_i_2_n_0 ,\r_fillLevel[12]_i_3_n_0 ,\r_fillLevel[12]_i_4_n_0 ,\r_fillLevel[12]_i_5_n_0 }),
        .O({\r_fillLevel_reg[12]_i_1_n_4 ,\r_fillLevel_reg[12]_i_1_n_5 ,\r_fillLevel_reg[12]_i_1_n_6 ,\r_fillLevel_reg[12]_i_1_n_7 }),
        .S({\r_fillLevel[12]_i_6_n_0 ,\r_fillLevel[12]_i_7_n_0 ,\r_fillLevel[12]_i_8_n_0 ,\r_fillLevel[12]_i_9_n_0 }));
  FDCE \r_fillLevel_reg[13] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[12]_i_1_n_6 ),
        .Q(r_fillLevel_reg[13]));
  FDCE \r_fillLevel_reg[14] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[12]_i_1_n_5 ),
        .Q(r_fillLevel_reg[14]));
  FDCE \r_fillLevel_reg[15] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[12]_i_1_n_4 ),
        .Q(r_fillLevel_reg[15]));
  FDCE \r_fillLevel_reg[16] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[16]_i_1_n_7 ),
        .Q(r_fillLevel_reg[16]));
  CARRY4 \r_fillLevel_reg[16]_i_1 
       (.CI(\r_fillLevel_reg[12]_i_1_n_0 ),
        .CO({\r_fillLevel_reg[16]_i_1_n_0 ,\r_fillLevel_reg[16]_i_1_n_1 ,\r_fillLevel_reg[16]_i_1_n_2 ,\r_fillLevel_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_fillLevel[16]_i_2_n_0 ,\r_fillLevel[16]_i_3_n_0 ,\r_fillLevel[16]_i_4_n_0 ,\r_fillLevel[16]_i_5_n_0 }),
        .O({\r_fillLevel_reg[16]_i_1_n_4 ,\r_fillLevel_reg[16]_i_1_n_5 ,\r_fillLevel_reg[16]_i_1_n_6 ,\r_fillLevel_reg[16]_i_1_n_7 }),
        .S({\r_fillLevel[16]_i_6_n_0 ,\r_fillLevel[16]_i_7_n_0 ,\r_fillLevel[16]_i_8_n_0 ,\r_fillLevel[16]_i_9_n_0 }));
  FDCE \r_fillLevel_reg[17] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[16]_i_1_n_6 ),
        .Q(r_fillLevel_reg[17]));
  FDCE \r_fillLevel_reg[18] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[16]_i_1_n_5 ),
        .Q(r_fillLevel_reg[18]));
  FDCE \r_fillLevel_reg[19] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[16]_i_1_n_4 ),
        .Q(r_fillLevel_reg[19]));
  FDCE \r_fillLevel_reg[1] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[0]_i_2_n_6 ),
        .Q(\r_fillLevel_reg_n_0_[1] ));
  FDCE \r_fillLevel_reg[20] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[20]_i_1_n_7 ),
        .Q(r_fillLevel_reg[20]));
  CARRY4 \r_fillLevel_reg[20]_i_1 
       (.CI(\r_fillLevel_reg[16]_i_1_n_0 ),
        .CO({\r_fillLevel_reg[20]_i_1_n_0 ,\r_fillLevel_reg[20]_i_1_n_1 ,\r_fillLevel_reg[20]_i_1_n_2 ,\r_fillLevel_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_fillLevel[20]_i_2_n_0 ,\r_fillLevel[20]_i_3_n_0 ,\r_fillLevel[20]_i_4_n_0 ,\r_fillLevel[20]_i_5_n_0 }),
        .O({\r_fillLevel_reg[20]_i_1_n_4 ,\r_fillLevel_reg[20]_i_1_n_5 ,\r_fillLevel_reg[20]_i_1_n_6 ,\r_fillLevel_reg[20]_i_1_n_7 }),
        .S({\r_fillLevel[20]_i_6_n_0 ,\r_fillLevel[20]_i_7_n_0 ,\r_fillLevel[20]_i_8_n_0 ,\r_fillLevel[20]_i_9_n_0 }));
  FDCE \r_fillLevel_reg[21] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[20]_i_1_n_6 ),
        .Q(r_fillLevel_reg[21]));
  FDCE \r_fillLevel_reg[22] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[20]_i_1_n_5 ),
        .Q(r_fillLevel_reg[22]));
  FDCE \r_fillLevel_reg[23] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[20]_i_1_n_4 ),
        .Q(r_fillLevel_reg[23]));
  FDCE \r_fillLevel_reg[24] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[24]_i_1_n_7 ),
        .Q(r_fillLevel_reg[24]));
  CARRY4 \r_fillLevel_reg[24]_i_1 
       (.CI(\r_fillLevel_reg[20]_i_1_n_0 ),
        .CO({\r_fillLevel_reg[24]_i_1_n_0 ,\r_fillLevel_reg[24]_i_1_n_1 ,\r_fillLevel_reg[24]_i_1_n_2 ,\r_fillLevel_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_fillLevel[24]_i_2_n_0 ,\r_fillLevel[24]_i_3_n_0 ,\r_fillLevel[24]_i_4_n_0 ,\r_fillLevel[24]_i_5_n_0 }),
        .O({\r_fillLevel_reg[24]_i_1_n_4 ,\r_fillLevel_reg[24]_i_1_n_5 ,\r_fillLevel_reg[24]_i_1_n_6 ,\r_fillLevel_reg[24]_i_1_n_7 }),
        .S({\r_fillLevel[24]_i_6_n_0 ,\r_fillLevel[24]_i_7_n_0 ,\r_fillLevel[24]_i_8_n_0 ,\r_fillLevel[24]_i_9_n_0 }));
  FDCE \r_fillLevel_reg[25] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[24]_i_1_n_6 ),
        .Q(r_fillLevel_reg[25]));
  FDCE \r_fillLevel_reg[26] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[24]_i_1_n_5 ),
        .Q(r_fillLevel_reg[26]));
  FDCE \r_fillLevel_reg[27] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[24]_i_1_n_4 ),
        .Q(r_fillLevel_reg[27]));
  FDCE \r_fillLevel_reg[28] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[28]_i_1_n_7 ),
        .Q(r_fillLevel_reg[28]));
  CARRY4 \r_fillLevel_reg[28]_i_1 
       (.CI(\r_fillLevel_reg[24]_i_1_n_0 ),
        .CO({\NLW_r_fillLevel_reg[28]_i_1_CO_UNCONNECTED [3],\r_fillLevel_reg[28]_i_1_n_1 ,\r_fillLevel_reg[28]_i_1_n_2 ,\r_fillLevel_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\r_fillLevel[28]_i_2_n_0 ,\r_fillLevel[28]_i_3_n_0 ,\r_fillLevel[28]_i_4_n_0 }),
        .O({\r_fillLevel_reg[28]_i_1_n_4 ,\r_fillLevel_reg[28]_i_1_n_5 ,\r_fillLevel_reg[28]_i_1_n_6 ,\r_fillLevel_reg[28]_i_1_n_7 }),
        .S({\r_fillLevel[28]_i_5_n_0 ,\r_fillLevel[28]_i_6_n_0 ,\r_fillLevel[28]_i_7_n_0 ,\r_fillLevel[28]_i_8_n_0 }));
  FDCE \r_fillLevel_reg[29] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[28]_i_1_n_6 ),
        .Q(r_fillLevel_reg[29]));
  FDCE \r_fillLevel_reg[2] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[0]_i_2_n_5 ),
        .Q(\r_fillLevel_reg_n_0_[2] ));
  FDCE \r_fillLevel_reg[30] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[28]_i_1_n_5 ),
        .Q(r_fillLevel_reg[30]));
  FDCE \r_fillLevel_reg[31] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[28]_i_1_n_4 ),
        .Q(r_fillLevel_reg[31]));
  FDCE \r_fillLevel_reg[3] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[0]_i_2_n_4 ),
        .Q(\r_fillLevel_reg_n_0_[3] ));
  FDCE \r_fillLevel_reg[4] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[4]_i_1_n_7 ),
        .Q(\r_fillLevel_reg_n_0_[4] ));
  CARRY4 \r_fillLevel_reg[4]_i_1 
       (.CI(\r_fillLevel_reg[0]_i_2_n_0 ),
        .CO({\r_fillLevel_reg[4]_i_1_n_0 ,\r_fillLevel_reg[4]_i_1_n_1 ,\r_fillLevel_reg[4]_i_1_n_2 ,\r_fillLevel_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_fillLevel[4]_i_2_n_0 ,\r_fillLevel[4]_i_3_n_0 ,\r_fillLevel[4]_i_4_n_0 ,\r_fillLevel[4]_i_5_n_0 }),
        .O({\r_fillLevel_reg[4]_i_1_n_4 ,\r_fillLevel_reg[4]_i_1_n_5 ,\r_fillLevel_reg[4]_i_1_n_6 ,\r_fillLevel_reg[4]_i_1_n_7 }),
        .S({\r_fillLevel[4]_i_6_n_0 ,\r_fillLevel[4]_i_7_n_0 ,\r_fillLevel[4]_i_8_n_0 ,\r_fillLevel[4]_i_9_n_0 }));
  FDCE \r_fillLevel_reg[5] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[4]_i_1_n_6 ),
        .Q(\r_fillLevel_reg_n_0_[5] ));
  FDCE \r_fillLevel_reg[6] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[4]_i_1_n_5 ),
        .Q(\r_fillLevel_reg_n_0_[6] ));
  FDCE \r_fillLevel_reg[7] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[4]_i_1_n_4 ),
        .Q(\r_fillLevel_reg_n_0_[7] ));
  FDCE \r_fillLevel_reg[8] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[8]_i_1_n_7 ),
        .Q(r_fillLevel_reg[8]));
  CARRY4 \r_fillLevel_reg[8]_i_1 
       (.CI(\r_fillLevel_reg[4]_i_1_n_0 ),
        .CO({\r_fillLevel_reg[8]_i_1_n_0 ,\r_fillLevel_reg[8]_i_1_n_1 ,\r_fillLevel_reg[8]_i_1_n_2 ,\r_fillLevel_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\r_fillLevel[8]_i_2_n_0 ,\r_fillLevel[8]_i_3_n_0 ,\r_fillLevel[8]_i_4_n_0 ,\r_fillLevel[8]_i_5_n_0 }),
        .O({\r_fillLevel_reg[8]_i_1_n_4 ,\r_fillLevel_reg[8]_i_1_n_5 ,\r_fillLevel_reg[8]_i_1_n_6 ,\r_fillLevel_reg[8]_i_1_n_7 }),
        .S({\r_fillLevel[8]_i_6_n_0 ,\r_fillLevel[8]_i_7_n_0 ,\r_fillLevel[8]_i_8_n_0 ,\r_fillLevel[8]_i_9_n_0 }));
  FDCE \r_fillLevel_reg[9] 
       (.C(i_clk),
        .CE(\r_fillLevel[0]_i_1_n_0 ),
        .CLR(i_reset),
        .D(\r_fillLevel_reg[8]_i_1_n_6 ),
        .Q(r_fillLevel_reg[9]));
endmodule

(* CHECK_LICENSE_TYPE = "data_fifo,fifo_generator_v13_2_3,{}" *) (* ORIG_REF_NAME = "data_fifo" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
module fourier_bram_DFTStageWrapper_0_0_data_fifo
   (clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [24:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [24:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;

  wire clk;
  wire [24:0]din;
  wire [24:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [9:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [9:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [9:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "10" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "25" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "25" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "511" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "510" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "10" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "10" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  fourier_bram_DFTStageWrapper_0_0_fifo_generator_v13_2_3 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(NLW_U0_data_count_UNCONNECTED[9:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[9:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[9:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eFunctionRom" *) 
module fourier_bram_DFTStageWrapper_0_0_eFunctionRom
   (o_data,
    i_clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram );
  output [35:0]o_data;
  input i_clk;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ;
  wire i_clk;
  wire [35:0]o_data;

  (* CHECK_LICENSE_TYPE = "blk_rom_e_imag,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  fourier_bram_DFTStageWrapper_0_0_blk_rom_e_imag inst_rom_e_imag
       (.addra(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .clka(i_clk),
        .douta(o_data[17:0]));
  (* CHECK_LICENSE_TYPE = "blk_rom_e_real,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  fourier_bram_DFTStageWrapper_0_0_blk_rom_e_real inst_rom_e_real
       (.addra(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .clka(i_clk),
        .douta(o_data[35:18]));
endmodule

(* CHECK_LICENSE_TYPE = "xbip_multadd_0,xbip_multadd_v3_0_13,{}" *) (* ORIG_REF_NAME = "xbip_multadd_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "xbip_multadd_v3_0_13,Vivado 2018.3" *) 
module fourier_bram_DFTStageWrapper_0_0_xbip_multadd_0
   (CLK,
    CE,
    SCLR,
    A,
    B,
    C,
    SUBTRACT,
    P,
    PCOUT);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF pcout_intf:p_intf:subtract_intf:pcin_intf:c_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* x_interface_parameter = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [24:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* x_interface_info = "xilinx.com:signal:data:1.0 c_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME c_intf, LAYERED_METADATA undef" *) input [42:0]C;
  (* x_interface_info = "xilinx.com:signal:data:1.0 subtract_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME subtract_intf, LAYERED_METADATA undef" *) input SUBTRACT;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [42:0]P;
  (* x_interface_info = "xilinx.com:signal:data:1.0 pcout_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME pcout_intf, LAYERED_METADATA undef" *) output [47:0]PCOUT;

  wire [24:0]A;
  wire [17:0]B;
  wire [42:0]C;
  wire CE;
  wire CLK;
  wire [42:0]P;
  wire [47:0]PCOUT;
  wire SCLR;
  wire SUBTRACT;

  (* C_AB_LATENCY = "-1" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "25" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_C_LATENCY = "-1" *) 
  (* C_C_TYPE = "0" *) 
  (* C_C_WIDTH = "43" *) 
  (* C_OUT_HIGH = "42" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_TEST_CORE = "0" *) 
  (* C_USE_PCIN = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  fourier_bram_DFTStageWrapper_0_0_xbip_multadd_v3_0_13 U0
       (.A(A),
        .B(B),
        .C(C),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .SCLR(SCLR),
        .SUBTRACT(SUBTRACT));
endmodule

(* CHECK_LICENSE_TYPE = "xbip_multadd_0,xbip_multadd_v3_0_13,{}" *) (* ORIG_REF_NAME = "xbip_multadd_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "xbip_multadd_v3_0_13,Vivado 2018.3" *) 
module fourier_bram_DFTStageWrapper_0_0_xbip_multadd_0__1
   (CLK,
    CE,
    SCLR,
    A,
    B,
    C,
    SUBTRACT,
    P,
    PCOUT);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF pcout_intf:p_intf:subtract_intf:pcin_intf:c_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* x_interface_parameter = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [24:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* x_interface_info = "xilinx.com:signal:data:1.0 c_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME c_intf, LAYERED_METADATA undef" *) input [42:0]C;
  (* x_interface_info = "xilinx.com:signal:data:1.0 subtract_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME subtract_intf, LAYERED_METADATA undef" *) input SUBTRACT;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [42:0]P;
  (* x_interface_info = "xilinx.com:signal:data:1.0 pcout_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME pcout_intf, LAYERED_METADATA undef" *) output [47:0]PCOUT;

  wire [24:0]A;
  wire [17:0]B;
  wire [42:0]C;
  wire CE;
  wire CLK;
  wire [42:0]P;
  wire [47:0]PCOUT;
  wire SCLR;
  wire SUBTRACT;

  (* C_AB_LATENCY = "-1" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "25" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_C_LATENCY = "-1" *) 
  (* C_C_TYPE = "0" *) 
  (* C_C_WIDTH = "43" *) 
  (* C_OUT_HIGH = "42" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_TEST_CORE = "0" *) 
  (* C_USE_PCIN = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  fourier_bram_DFTStageWrapper_0_0_xbip_multadd_v3_0_13__1 U0
       (.A(A),
        .B(B),
        .C(C),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .SCLR(SCLR),
        .SUBTRACT(SUBTRACT));
endmodule

(* CHECK_LICENSE_TYPE = "xbip_multadd_0,xbip_multadd_v3_0_13,{}" *) (* ORIG_REF_NAME = "xbip_multadd_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "xbip_multadd_v3_0_13,Vivado 2018.3" *) 
module fourier_bram_DFTStageWrapper_0_0_xbip_multadd_0__2
   (CLK,
    CE,
    SCLR,
    A,
    B,
    C,
    SUBTRACT,
    P,
    PCOUT);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF pcout_intf:p_intf:subtract_intf:pcin_intf:c_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* x_interface_parameter = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [24:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* x_interface_info = "xilinx.com:signal:data:1.0 c_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME c_intf, LAYERED_METADATA undef" *) input [42:0]C;
  (* x_interface_info = "xilinx.com:signal:data:1.0 subtract_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME subtract_intf, LAYERED_METADATA undef" *) input SUBTRACT;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [42:0]P;
  (* x_interface_info = "xilinx.com:signal:data:1.0 pcout_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME pcout_intf, LAYERED_METADATA undef" *) output [47:0]PCOUT;

  wire [24:0]A;
  wire [17:0]B;
  wire [42:0]C;
  wire CE;
  wire CLK;
  wire [42:0]P;
  wire [47:0]PCOUT;
  wire SCLR;
  wire SUBTRACT;

  (* C_AB_LATENCY = "-1" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "25" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_C_LATENCY = "-1" *) 
  (* C_C_TYPE = "0" *) 
  (* C_C_WIDTH = "43" *) 
  (* C_OUT_HIGH = "42" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_TEST_CORE = "0" *) 
  (* C_USE_PCIN = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  fourier_bram_DFTStageWrapper_0_0_xbip_multadd_v3_0_13__2 U0
       (.A(A),
        .B(B),
        .C(C),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .SCLR(SCLR),
        .SUBTRACT(SUBTRACT));
endmodule

(* CHECK_LICENSE_TYPE = "xbip_multadd_0,xbip_multadd_v3_0_13,{}" *) (* ORIG_REF_NAME = "xbip_multadd_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "xbip_multadd_v3_0_13,Vivado 2018.3" *) 
module fourier_bram_DFTStageWrapper_0_0_xbip_multadd_0__3
   (CLK,
    CE,
    SCLR,
    A,
    B,
    C,
    SUBTRACT,
    P,
    PCOUT);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF pcout_intf:p_intf:subtract_intf:pcin_intf:c_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* x_interface_parameter = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [24:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* x_interface_info = "xilinx.com:signal:data:1.0 c_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME c_intf, LAYERED_METADATA undef" *) input [42:0]C;
  (* x_interface_info = "xilinx.com:signal:data:1.0 subtract_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME subtract_intf, LAYERED_METADATA undef" *) input SUBTRACT;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [42:0]P;
  (* x_interface_info = "xilinx.com:signal:data:1.0 pcout_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME pcout_intf, LAYERED_METADATA undef" *) output [47:0]PCOUT;

  wire [24:0]A;
  wire [17:0]B;
  wire [42:0]C;
  wire CE;
  wire CLK;
  wire [42:0]P;
  wire [47:0]PCOUT;
  wire SCLR;
  wire SUBTRACT;

  (* C_AB_LATENCY = "-1" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "25" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_C_LATENCY = "-1" *) 
  (* C_C_TYPE = "0" *) 
  (* C_C_WIDTH = "43" *) 
  (* C_OUT_HIGH = "42" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_TEST_CORE = "0" *) 
  (* C_USE_PCIN = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  fourier_bram_DFTStageWrapper_0_0_xbip_multadd_v3_0_13__3 U0
       (.A(A),
        .B(B),
        .C(C),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .SCLR(SCLR),
        .SUBTRACT(SUBTRACT));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_generic_cstr
   (D,
    clk,
    ram_rd_en_i,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,
    din);
  output [24:0]D;
  input clk;
  input ram_rd_en_i;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  input [24:0]din;

  wire [24:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  wire clk;
  wire [24:0]din;
  wire ram_rd_en_i;

  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ),
        .clk(clk),
        .din(din),
        .ram_rd_en_i(ram_rd_en_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_generic_cstr__parameterized0
   (douta,
    clka,
    addra);
  output [17:0]douta;
  input clka;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [17:0]douta;

  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_generic_cstr__parameterized1
   (douta,
    clka,
    addra);
  output [17:0]douta;
  input clka;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [17:0]douta;

  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_prim_width__parameterized1 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_generic_cstr__parameterized2
   (doutb,
    clka,
    enb,
    ena,
    addrb,
    addra,
    dina,
    wea);
  output [49:0]doutb;
  input clka;
  input enb;
  input ena;
  input [7:0]addrb;
  input [7:0]addra;
  input [49:0]dina;
  input [0:0]wea;

  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [49:0]dina;
  wire [49:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;

  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_prim_width__parameterized2 \ramloop[0].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_prim_width
   (D,
    clk,
    ram_rd_en_i,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,
    din);
  output [24:0]D;
  input clk;
  input ram_rd_en_i;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  input [24:0]din;

  wire [24:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  wire clk;
  wire [24:0]din;
  wire ram_rd_en_i;

  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ),
        .clk(clk),
        .din(din),
        .ram_rd_en_i(ram_rd_en_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    addra);
  output [17:0]douta;
  input clka;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [17:0]douta;

  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_prim_width__parameterized1
   (douta,
    clka,
    addra);
  output [17:0]douta;
  input clka;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [17:0]douta;

  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_prim_width__parameterized2
   (doutb,
    clka,
    enb,
    ena,
    addrb,
    addra,
    dina,
    wea);
  output [49:0]doutb;
  input clka;
  input enb;
  input ena;
  input [7:0]addrb;
  input [7:0]addra;
  input [49:0]dina;
  input [0:0]wea;

  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [49:0]dina;
  wire [49:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;

  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized1 \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_prim_wrapper
   (D,
    clk,
    ram_rd_en_i,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2 ,
    din);
  output [24:0]D;
  input clk;
  input ram_rd_en_i;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2 ;
  input [24:0]din;

  wire [24:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ;
  wire clk;
  wire [24:0]din;
  wire ram_rd_en_i;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2 ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({1'b0,1'b0,din[12:7],1'b0,din[6:0]}),
        .DIBDI({1'b0,1'b0,din[24:19],1'b0,1'b0,din[18:13]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ,D[12:7],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ,D[6:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ,D[24:19],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ,D[18:13]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ram_rd_en_i),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 }));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    addra);
  output [17:0]douta;
  input clka;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [17:0]douta;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h031F080E031F0A0E031F0C04031F0D11031F0E13031F0F0C031F0F1B04000000),
    .INIT_01(256'h031D0D0C031E011B031E051F031E091A031E0D0B031F0013031F0310031F0604),
    .INIT_02(256'h031A0E1E031B051A031B0C0B031C0213031C0812031C0E07031D0313031D0814),
    .INIT_03(256'h03160D120317061803170F15031808090319001303190814031A000B031A071A),
    .INIT_04(256'h0311091C0312050A0313000F03130B0B0314051F0315000903150A0B03160403),
    .INIT_05(256'h030B0415030C0208030C0F12030D0C14030E090D030F051E0310020603100E05),
    .INIT_06(256'h03030E1E03040E1103050D1B03060C1F03070B1A03080A0D03090818030A061B),
    .INIT_07(256'h021B091A021C0B08021D0C0F021E0D0E021F0E0703000E1803010F0203020F04),
    .INIT_08(256'h021206120213091602140C1402150F0B0217011B0218040502190608021A0804),
    .INIT_09(256'h0208061302090B08020A0F16020C031F020D0802020E0B1F020F0F1602110307),
    .INIT_0A(256'h011D0B10011F010E0200070702010C1C0203020B0204071502050C1A02070119),
    .INIT_0B(256'h0112061C01130D1D0115041B01160B140118020901190819011A0F05011C050D),
    .INIT_0C(256'h01060A100108020D01090A07010B011E010C0911010E0102010F080E01100F17),
    .INIT_0D(256'h001A0805001C0017001D0906001F01130100091E0102020701030A0D01050210),
    .INIT_0E(256'h000E0117000F0A160011031300120C100014050A00150E040017061B00180F11),
    .INIT_0F(256'h000109040003020800040B0C0006040F00070D1200090615000A0F16000C0817),
    .INIT_10(256'h0F15000A0F16090B0F18020E0F190B110F1B04140F1C0D180F1E061C00000000),
    .INIT_11(256'h0F0809050F0A011C0F0B0A160F0D03100F0E0C0D0F10050A0F110E090F130709),
    .INIT_12(256'h0E1C05130E1D0D190E1F06020F000E0D0F02061A0F030F090F05071B0F07000F),
    .INIT_13(256'h0E1007120E110E1E0E13060F0E140E020E1605190E170D130E1905100E1A0D10),
    .INIT_14(256'h0E05001B0E0607070E070D170E09040C0E0A0B050E0C02030E0D09040E0F0009),
    .INIT_15(256'h0D1A03060D1B080B0D1C0D150D1E03040D1F08190E000E120E0204100E030A13),
    .INIT_16(256'h0D10000A0D1104010D12071E0D130C010D15000A0D1604180D17090D0D180E07),
    .INIT_17(256'h0D0609180D070B1B0D080E050D0A00150D0B030C0D0C060A0D0D090E0D0E0C19),
    .INIT_18(256'h0C1E001E0C1F01080D0001190D0102120D0203110D0304180D0406060D05071C),
    .INIT_19(256'h0C1607080C1705130C1804060C1903010C1A02050C1B010F0C1C01020C1D001C),
    .INIT_1A(256'h0C0F0D1A0C100A020C1106130C12030C0C13000E0C130D180C140B0B0C150905),
    .INIT_1B(256'h0C0A05150C0A0F170C0B0A010C0C04150C0C0F110C0D0A160C0E06040C0F011B),
    .INIT_1C(256'h0C050F150C06070C0C060F0D0C0707170C08000B0C0809080C09020E0C090B1D),
    .INIT_1D(256'h0C020C0D0C0301190C03070E0C030D0D0C0403150C040A060C0501020C050806),
    .INIT_1E(256'h0C000C100C000F0D0C0102150C0106060C010A010C010E050C0202140C02070C),
    .INIT_1F(256'h0C0000050C0000140C00010D0C00020F0C00031C0C0005120C0007120C00091C),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,douta[8:5],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,douta[4:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,douta[17:14],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,douta[13:9]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    addra);
  output [17:0]douta;
  input clka;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [17:0]douta;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0F15000A0F16090B0F18020E0F190B110F1B04140F1C0D180F1E061C00000000),
    .INIT_01(256'h0F0809050F0A011C0F0B0A160F0D03100F0E0C0D0F10050A0F110E090F130709),
    .INIT_02(256'h0E1C05130E1D0D190E1F06020F000E0D0F02061A0F030F090F05071B0F07000F),
    .INIT_03(256'h0E1007120E110E1E0E13060F0E140E020E1605190E170D130E1905100E1A0D10),
    .INIT_04(256'h0E05001B0E0607070E070D170E09040C0E0A0B050E0C02030E0D09040E0F0009),
    .INIT_05(256'h0D1A03060D1B080B0D1C0D150D1E03040D1F08190E000E120E0204100E030A13),
    .INIT_06(256'h0D10000A0D1104010D12071E0D130C010D15000A0D1604180D17090D0D180E07),
    .INIT_07(256'h0D0609180D070B1B0D080E050D0A00150D0B030C0D0C060A0D0D090E0D0E0C19),
    .INIT_08(256'h0C1E001E0C1F01080D0001190D0102120D0203110D0304180D0406060D05071C),
    .INIT_09(256'h0C1607080C1705130C1804060C1903010C1A02050C1B010F0C1C01020C1D001C),
    .INIT_0A(256'h0C0F0D1A0C100A020C1106130C12030C0C13000E0C130D180C140B0B0C150905),
    .INIT_0B(256'h0C0A05150C0A0F170C0B0A010C0C04150C0C0F110C0D0A160C0E06040C0F011B),
    .INIT_0C(256'h0C050F150C06070C0C060F0D0C0707170C08000B0C0809080C09020E0C090B1D),
    .INIT_0D(256'h0C020C0D0C0301190C03070E0C030D0D0C0403150C040A060C0501020C050806),
    .INIT_0E(256'h0C000C100C000F0D0C0102150C0106060C010A010C010E050C0202140C02070C),
    .INIT_0F(256'h0C0000050C0000140C00010D0C00020F0C00031C0C0005120C0007120C00091C),
    .INIT_10(256'h0C0007120C0005120C00031C0C00020F0C00010D0C0000140C0000050C000000),
    .INIT_11(256'h0C0202140C010E050C010A010C0106060C0102150C000F0D0C000C100C00091C),
    .INIT_12(256'h0C0501020C040A060C0403150C030D0D0C03070E0C0301190C020C0D0C02070C),
    .INIT_13(256'h0C09020E0C0809080C08000B0C0707170C060F0D0C06070C0C050F150C050806),
    .INIT_14(256'h0C0E06040C0D0A160C0C0F110C0C04150C0B0A010C0A0F170C0A05150C090B1D),
    .INIT_15(256'h0C140B0B0C130D180C13000E0C12030C0C1106130C100A020C0F0D1A0C0F011B),
    .INIT_16(256'h0C1C01020C1B010F0C1A02050C1903010C1804060C1705130C1607080C150905),
    .INIT_17(256'h0D0406060D0304180D0203110D0102120D0001190C1F01080C1E001E0C1D001C),
    .INIT_18(256'h0D0D090E0D0C060A0D0B030C0D0A00150D080E050D070B1B0D0609180D05071C),
    .INIT_19(256'h0D17090D0D1604180D15000A0D130C010D12071E0D1104010D10000A0D0E0C19),
    .INIT_1A(256'h0E0204100E000E120D1F08190D1E03040D1C0D150D1B080B0D1A03060D180E07),
    .INIT_1B(256'h0E0D09040E0C02030E0A0B050E09040C0E070D170E0607070E05001B0E030A13),
    .INIT_1C(256'h0E1905100E170D130E1605190E140E020E13060F0E110E1E0E1007120E0F0009),
    .INIT_1D(256'h0F05071B0F030F090F02061A0F000E0D0E1F06020E1D0D190E1C05130E1A0D10),
    .INIT_1E(256'h0F110E090F10050A0F0E0C0D0F0D03100F0B0A160F0A011C0F0809050F07000F),
    .INIT_1F(256'h0F1E061C0F1C0D180F1B04140F190B110F18020E0F16090B0F15000A0F130709),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,douta[8:5],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,douta[4:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,douta[17:14],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,douta[13:9]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized1
   (doutb,
    clka,
    enb,
    ena,
    addrb,
    addra,
    dina,
    wea);
  output [49:0]doutb;
  input clka;
  input enb;
  input ena;
  input [7:0]addrb;
  input [7:0]addra;
  input [49:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_36 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_37 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_44 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_45 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_52 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_53 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_60 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_68 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_69 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_70 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_72 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_73 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_74 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_75 ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [49:0]dina;
  wire [49:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,dina[24:19],1'b0,1'b0,dina[18:13],1'b0,1'b0,dina[12:7],1'b0,dina[6:0]}),
        .DIBDI({1'b0,1'b0,dina[49:44],1'b0,1'b0,dina[43:38],1'b0,1'b0,dina[37:32],1'b0,dina[31:25]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_5 ,doutb[24:19],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_13 ,doutb[18:13],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_21 ,doutb[12:7],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_28 ,doutb[6:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_36 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_37 ,doutb[49:44],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_44 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_45 ,doutb[43:38],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_52 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_53 ,doutb[37:32],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_60 ,doutb[31:25]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_68 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_69 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_70 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_71 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_72 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_73 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_74 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(enb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_top
   (D,
    clk,
    ram_rd_en_i,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,
    din);
  output [24:0]D;
  input clk;
  input ram_rd_en_i;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  input [24:0]din;

  wire [24:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  wire clk;
  wire [24:0]din;
  wire ram_rd_en_i;

  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ),
        .clk(clk),
        .din(din),
        .ram_rd_en_i(ram_rd_en_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_top__parameterized0
   (douta,
    clka,
    addra);
  output [17:0]douta;
  input clka;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [17:0]douta;

  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_top__parameterized1
   (douta,
    clka,
    addra);
  output [17:0]douta;
  input clka;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [17:0]douta;

  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_generic_cstr__parameterized1 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_top__parameterized2
   (doutb,
    clka,
    enb,
    ena,
    addrb,
    addra,
    dina,
    wea);
  output [49:0]doutb;
  input clka;
  input enb;
  input ena;
  input [7:0]addrb;
  input [7:0]addra;
  input [49:0]dina;
  input [0:0]wea;

  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [49:0]dina;
  wire [49:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;

  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_generic_cstr__parameterized2 \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_v8_4_2
   (D,
    clk,
    ram_rd_en_i,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,
    din);
  output [24:0]D;
  input clk;
  input ram_rd_en_i;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  input [24:0]din;

  wire [24:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  wire clk;
  wire [24:0]din;
  wire ram_rd_en_i;

  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ),
        .clk(clk),
        .din(din),
        .ram_rd_en_i(ram_rd_en_i));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.7928 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "blk_rom_e_real.mem" *) 
(* C_INIT_FILE_NAME = "blk_rom_e_real.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "18" *) (* C_READ_WIDTH_B = "18" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "18" *) (* C_WRITE_WIDTH_B = "18" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) (* downgradeipidentifiedwarnings = "yes" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_v8_4_2__parameterized1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [17:0]dina;
  output [17:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [17:0]dinb;
  output [17:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [17:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [17:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [17:0]douta;

  assign dbiterr = \<const0> ;
  assign doutb[17] = \<const0> ;
  assign doutb[16] = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_v8_4_2_synth__parameterized0 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.7928 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "blk_rom_e_imag.mem" *) 
(* C_INIT_FILE_NAME = "blk_rom_e_imag.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "18" *) (* C_READ_WIDTH_B = "18" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "18" *) (* C_WRITE_WIDTH_B = "18" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) (* downgradeipidentifiedwarnings = "yes" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_v8_4_2__parameterized3
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [17:0]dina;
  output [17:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [17:0]dinb;
  output [17:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [17:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [17:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [17:0]douta;

  assign dbiterr = \<const0> ;
  assign doutb[17] = \<const0> ;
  assign doutb[16] = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_v8_4_2_synth__parameterized1 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "1" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "1" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     6.4733 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "1" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "1" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "blk_mem_gen_0.mem" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "1" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "50" *) (* C_READ_WIDTH_B = "50" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "1" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "NO_CHANGE" *) (* C_WRITE_MODE_B = "READ_FIRST" *) 
(* C_WRITE_WIDTH_A = "50" *) (* C_WRITE_WIDTH_B = "50" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) (* downgradeipidentifiedwarnings = "yes" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_v8_4_2__parameterized5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [49:0]dina;
  output [49:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [49:0]dinb;
  output [49:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [49:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [49:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [49:0]dina;
  wire [49:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;

  assign dbiterr = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_v8_4_2_synth__parameterized2 inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_v8_4_2_synth
   (D,
    clk,
    ram_rd_en_i,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,
    din);
  output [24:0]D;
  input clk;
  input ram_rd_en_i;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  input [24:0]din;

  wire [24:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  wire clk;
  wire [24:0]din;
  wire ram_rd_en_i;

  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ),
        .clk(clk),
        .din(din),
        .ram_rd_en_i(ram_rd_en_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_v8_4_2_synth__parameterized0
   (douta,
    clka,
    addra);
  output [17:0]douta;
  input clka;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [17:0]douta;

  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_v8_4_2_synth__parameterized1
   (douta,
    clka,
    addra);
  output [17:0]douta;
  input clka;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [17:0]douta;

  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_top__parameterized1 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_v8_4_2_synth__parameterized2
   (doutb,
    clka,
    enb,
    ena,
    addrb,
    addra,
    dina,
    wea);
  output [49:0]doutb;
  input clka;
  input enb;
  input ena;
  input [7:0]addrb;
  input [7:0]addra;
  input [49:0]dina;
  input [0:0]wea;

  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [49:0]dina;
  wire [49:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;

  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_top__parameterized2 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module fourier_bram_DFTStageWrapper_0_0_compare
   (comp0,
    \gmux.gm[4].gms.ms_0 ,
    v1_reg);
  output comp0;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [0:0]v1_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire [0:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[4].gms.ms_0 ));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module fourier_bram_DFTStageWrapper_0_0_compare_0
   (ram_full_comb,
    \gmux.gm[4].gms.ms_0 ,
    v1_reg_0,
    wr_en,
    comp0,
    E,
    out);
  output ram_full_comb;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [0:0]v1_reg_0;
  input wr_en;
  input comp0;
  input [0:0]E;
  input out;

  wire [0:0]E;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire out;
  wire ram_full_comb;
  wire [0:0]v1_reg_0;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[4].gms.ms_0 ));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg_0}));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    ram_full_fb_i_i_1
       (.I0(wr_en),
        .I1(comp1),
        .I2(comp0),
        .I3(E),
        .I4(out),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module fourier_bram_DFTStageWrapper_0_0_compare_1
   (comp0,
    \gmux.gm[1].gms.ms_0 ,
    \gmux.gm[2].gms.ms_0 ,
    \gmux.gm[3].gms.ms_0 ,
    \gmux.gm[4].gms.ms_0 ,
    ram_empty_i_reg);
  output comp0;
  input \gmux.gm[1].gms.ms_0 ;
  input \gmux.gm[2].gms.ms_0 ;
  input \gmux.gm[3].gms.ms_0 ;
  input \gmux.gm[4].gms.ms_0 ;
  input ram_empty_i_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire \gmux.gm[1].gms.ms_0 ;
  wire \gmux.gm[2].gms.ms_0 ;
  wire \gmux.gm[3].gms.ms_0 ;
  wire \gmux.gm[4].gms.ms_0 ;
  wire ram_empty_i_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gmux.gm[4].gms.ms_0 ,\gmux.gm[3].gms.ms_0 ,\gmux.gm[2].gms.ms_0 ,\gmux.gm[1].gms.ms_0 }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],ram_empty_i_reg}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module fourier_bram_DFTStageWrapper_0_0_compare_2
   (ram_full_fb_i_reg,
    v1_reg,
    ram_empty_i_reg,
    E,
    comp0,
    ram_empty_i_reg_0,
    wr_en,
    out);
  output ram_full_fb_i_reg;
  input [3:0]v1_reg;
  input [0:0]ram_empty_i_reg;
  input [0:0]E;
  input comp0;
  input ram_empty_i_reg_0;
  input wr_en;
  input out;

  wire [0:0]E;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire out;
  wire [0:0]ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_full_fb_i_reg;
  wire [3:0]v1_reg;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],ram_empty_i_reg}));
  LUT6 #(
    .INIT(64'hFF0FFFFF88008888)) 
    ram_empty_fb_i_i_1
       (.I0(E),
        .I1(comp1),
        .I2(comp0),
        .I3(ram_empty_i_reg_0),
        .I4(wr_en),
        .I5(out),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module fourier_bram_DFTStageWrapper_0_0_fifo_generator_ramfifo
   (empty,
    full,
    dout,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [24:0]dout;
  input clk;
  input [24:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [24:0]din;
  wire [24:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gl0.wr_n_0 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_21 ;
  wire [4:4]\grss.rsts/c2/v1_reg ;
  wire [3:0]\gwss.wsts/c0/v1_reg ;
  wire [3:0]\gwss.wsts/c1/v1_reg ;
  wire [8:0]p_0_out;
  wire [8:0]p_11_out;
  wire [7:0]p_12_out;
  wire p_17_out;
  wire p_5_out;
  wire p_7_out;
  wire ram_rd_en_i;
  wire rd_en;
  wire [8:8]rd_pntr_plus1;
  wire wr_en;

  fourier_bram_DFTStageWrapper_0_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.E(p_7_out),
        .Q(rd_pntr_plus1),
        .clk(clk),
        .empty(empty),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gmux.gm[3].gms.ms (p_11_out[7:0]),
        .\gmux.gm[3].gms.ms_0 (p_12_out),
        .\gpregsm1.curr_fwft_state_reg[1] (p_5_out),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_21 ),
        .ram_empty_i_reg_0(\grss.rsts/c2/v1_reg ),
        .ram_rd_en_i(ram_rd_en_i),
        .rd_en(rd_en),
        .v1_reg(\gwss.wsts/c0/v1_reg ),
        .v1_reg_0(\gwss.wsts/c1/v1_reg ),
        .wr_en(wr_en));
  fourier_bram_DFTStageWrapper_0_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.E(p_7_out),
        .Q(p_12_out),
        .clk(clk),
        .full(full),
        .\gcc0.gc0.count_d1_reg[8] (p_11_out),
        .\gcc0.gc0.count_d1_reg[8]_0 (\grss.rsts/c2/v1_reg ),
        .\gcc0.gc0.count_d1_reg[8]_1 (\gntv_or_sync_fifo.gl0.wr_n_21 ),
        .\gmux.gm[4].gms.ms (\gwss.wsts/c0/v1_reg ),
        .\gmux.gm[4].gms.ms_0 (\gwss.wsts/c1/v1_reg ),
        .\gmux.gm[4].gms.ms_1 (p_0_out[8]),
        .\gmux.gm[4].gms.ms_2 (rd_pntr_plus1),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .ram_full_fb_i_reg(p_17_out),
        .wr_en(wr_en));
  fourier_bram_DFTStageWrapper_0_0_memory \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_17_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (p_0_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 (p_11_out),
        .E(p_5_out),
        .clk(clk),
        .din(din),
        .dout(dout),
        .ram_rd_en_i(ram_rd_en_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module fourier_bram_DFTStageWrapper_0_0_fifo_generator_top
   (empty,
    full,
    dout,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [24:0]dout;
  input clk;
  input [24:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [24:0]din;
  wire [24:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire wr_en;

  fourier_bram_DFTStageWrapper_0_0_fifo_generator_ramfifo \grf.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "10" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "25" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "25" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "0" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "511" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "510" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "10" *) 
(* C_RD_DEPTH = "512" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "9" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "0" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "10" *) 
(* C_WR_DEPTH = "512" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "9" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_3" *) 
module fourier_bram_DFTStageWrapper_0_0_fifo_generator_v13_2_3
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [24:0]din;
  input wr_en;
  input rd_en;
  input [8:0]prog_empty_thresh;
  input [8:0]prog_empty_thresh_assert;
  input [8:0]prog_empty_thresh_negate;
  input [8:0]prog_full_thresh;
  input [8:0]prog_full_thresh_assert;
  input [8:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [24:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [9:0]data_count;
  output [9:0]rd_data_count;
  output [9:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire clk;
  wire [24:0]din;
  wire [24:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[9] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  fourier_bram_DFTStageWrapper_0_0_fifo_generator_v13_2_3_synth inst_fifo_gen
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_3_synth" *) 
module fourier_bram_DFTStageWrapper_0_0_fifo_generator_v13_2_3_synth
   (empty,
    full,
    dout,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [24:0]dout;
  input clk;
  input [24:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [24:0]din;
  wire [24:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire wr_en;

  fourier_bram_DFTStageWrapper_0_0_fifo_generator_top \gconvfifo.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module fourier_bram_DFTStageWrapper_0_0_memory
   (dout,
    clk,
    ram_rd_en_i,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,
    din,
    E);
  output [24:0]dout;
  input clk;
  input ram_rd_en_i;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  input [24:0]din;
  input [0:0]E;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  wire [0:0]E;
  wire clk;
  wire [24:0]din;
  wire [24:0]dout;
  wire [24:0]doutb;
  wire ram_rd_en_i;

  fourier_bram_DFTStageWrapper_0_0_blk_mem_gen_v8_4_2 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ),
        .clk(clk),
        .din(din),
        .ram_rd_en_i(ram_rd_en_i));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(clk),
        .CE(E),
        .D(doutb[0]),
        .Q(dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(clk),
        .CE(E),
        .D(doutb[10]),
        .Q(dout[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(clk),
        .CE(E),
        .D(doutb[11]),
        .Q(dout[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(clk),
        .CE(E),
        .D(doutb[12]),
        .Q(dout[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(clk),
        .CE(E),
        .D(doutb[13]),
        .Q(dout[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(clk),
        .CE(E),
        .D(doutb[14]),
        .Q(dout[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(clk),
        .CE(E),
        .D(doutb[15]),
        .Q(dout[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(clk),
        .CE(E),
        .D(doutb[16]),
        .Q(dout[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(clk),
        .CE(E),
        .D(doutb[17]),
        .Q(dout[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(clk),
        .CE(E),
        .D(doutb[18]),
        .Q(dout[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(clk),
        .CE(E),
        .D(doutb[19]),
        .Q(dout[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(clk),
        .CE(E),
        .D(doutb[1]),
        .Q(dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(clk),
        .CE(E),
        .D(doutb[20]),
        .Q(dout[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(clk),
        .CE(E),
        .D(doutb[21]),
        .Q(dout[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(clk),
        .CE(E),
        .D(doutb[22]),
        .Q(dout[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(clk),
        .CE(E),
        .D(doutb[23]),
        .Q(dout[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(clk),
        .CE(E),
        .D(doutb[24]),
        .Q(dout[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(clk),
        .CE(E),
        .D(doutb[2]),
        .Q(dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(clk),
        .CE(E),
        .D(doutb[3]),
        .Q(dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(clk),
        .CE(E),
        .D(doutb[4]),
        .Q(dout[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(clk),
        .CE(E),
        .D(doutb[5]),
        .Q(dout[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(clk),
        .CE(E),
        .D(doutb[6]),
        .Q(dout[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(clk),
        .CE(E),
        .D(doutb[7]),
        .Q(dout[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(clk),
        .CE(E),
        .D(doutb[8]),
        .Q(dout[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(clk),
        .CE(E),
        .D(doutb[9]),
        .Q(dout[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module fourier_bram_DFTStageWrapper_0_0_rd_bin_cntr
   (Q,
    v1_reg,
    \gc0.count_d1_reg[8]_0 ,
    v1_reg_1,
    v1_reg_0,
    \gc0.count_d1_reg[0]_0 ,
    \gc0.count_d1_reg[2]_0 ,
    \gc0.count_d1_reg[4]_0 ,
    \gc0.count_d1_reg[6]_0 ,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[3].gms.ms_0 ,
    E,
    clk);
  output [0:0]Q;
  output [3:0]v1_reg;
  output [8:0]\gc0.count_d1_reg[8]_0 ;
  output [3:0]v1_reg_1;
  output [3:0]v1_reg_0;
  output \gc0.count_d1_reg[0]_0 ;
  output \gc0.count_d1_reg[2]_0 ;
  output \gc0.count_d1_reg[4]_0 ;
  output \gc0.count_d1_reg[6]_0 ;
  input [7:0]\gmux.gm[3].gms.ms ;
  input [7:0]\gmux.gm[3].gms.ms_0 ;
  input [0:0]E;
  input clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire clk;
  wire \gc0.count[8]_i_2_n_0 ;
  wire \gc0.count_d1_reg[0]_0 ;
  wire \gc0.count_d1_reg[2]_0 ;
  wire \gc0.count_d1_reg[4]_0 ;
  wire \gc0.count_d1_reg[6]_0 ;
  wire [8:0]\gc0.count_d1_reg[8]_0 ;
  wire [7:0]\gmux.gm[3].gms.ms ;
  wire [7:0]\gmux.gm[3].gms.ms_0 ;
  wire [8:0]plusOp;
  wire [7:0]rd_pntr_plus1;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[2]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(rd_pntr_plus1[2]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[3]),
        .I4(rd_pntr_plus1[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1 
       (.I0(rd_pntr_plus1[3]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(rd_pntr_plus1[2]),
        .I4(rd_pntr_plus1[4]),
        .I5(rd_pntr_plus1[5]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[6]_i_1 
       (.I0(\gc0.count[8]_i_2_n_0 ),
        .I1(rd_pntr_plus1[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[7]_i_1 
       (.I0(\gc0.count[8]_i_2_n_0 ),
        .I1(rd_pntr_plus1[6]),
        .I2(rd_pntr_plus1[7]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[8]_i_1 
       (.I0(rd_pntr_plus1[6]),
        .I1(\gc0.count[8]_i_2_n_0 ),
        .I2(rd_pntr_plus1[7]),
        .I3(Q),
        .O(plusOp[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc0.count[8]_i_2 
       (.I0(rd_pntr_plus1[5]),
        .I1(rd_pntr_plus1[3]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[0]),
        .I4(rd_pntr_plus1[2]),
        .I5(rd_pntr_plus1[4]),
        .O(\gc0.count[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gc0.count_d1_reg[8]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gc0.count_d1_reg[8]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gc0.count_d1_reg[8]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gc0.count_d1_reg[8]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gc0.count_d1_reg[8]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gc0.count_d1_reg[8]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[6]),
        .Q(\gc0.count_d1_reg[8]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[7]),
        .Q(\gc0.count_d1_reg[8]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(clk),
        .CE(E),
        .D(Q),
        .Q(\gc0.count_d1_reg[8]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp[0]),
        .Q(rd_pntr_plus1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(plusOp[1]),
        .Q(rd_pntr_plus1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .D(plusOp[2]),
        .Q(rd_pntr_plus1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .D(plusOp[3]),
        .Q(rd_pntr_plus1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .D(plusOp[4]),
        .Q(rd_pntr_plus1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(clk),
        .CE(E),
        .D(plusOp[5]),
        .Q(rd_pntr_plus1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(clk),
        .CE(E),
        .D(plusOp[6]),
        .Q(rd_pntr_plus1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(clk),
        .CE(E),
        .D(plusOp[7]),
        .Q(rd_pntr_plus1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(clk),
        .CE(E),
        .D(plusOp[8]),
        .Q(Q),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(\gc0.count_d1_reg[8]_0 [0]),
        .I1(\gmux.gm[3].gms.ms [0]),
        .I2(\gc0.count_d1_reg[8]_0 [1]),
        .I3(\gmux.gm[3].gms.ms [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .I1(\gmux.gm[3].gms.ms [0]),
        .I2(rd_pntr_plus1[1]),
        .I3(\gmux.gm[3].gms.ms [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(\gc0.count_d1_reg[8]_0 [0]),
        .I1(\gmux.gm[3].gms.ms_0 [0]),
        .I2(\gc0.count_d1_reg[8]_0 [1]),
        .I3(\gmux.gm[3].gms.ms_0 [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(\gc0.count_d1_reg[8]_0 [0]),
        .I1(\gmux.gm[3].gms.ms [0]),
        .I2(\gc0.count_d1_reg[8]_0 [1]),
        .I3(\gmux.gm[3].gms.ms [1]),
        .O(\gc0.count_d1_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(\gc0.count_d1_reg[8]_0 [2]),
        .I1(\gmux.gm[3].gms.ms [2]),
        .I2(\gc0.count_d1_reg[8]_0 [3]),
        .I3(\gmux.gm[3].gms.ms [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[2]),
        .I1(\gmux.gm[3].gms.ms [2]),
        .I2(rd_pntr_plus1[3]),
        .I3(\gmux.gm[3].gms.ms [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(\gc0.count_d1_reg[8]_0 [2]),
        .I1(\gmux.gm[3].gms.ms_0 [2]),
        .I2(\gc0.count_d1_reg[8]_0 [3]),
        .I3(\gmux.gm[3].gms.ms_0 [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(\gc0.count_d1_reg[8]_0 [2]),
        .I1(\gmux.gm[3].gms.ms [2]),
        .I2(\gc0.count_d1_reg[8]_0 [3]),
        .I3(\gmux.gm[3].gms.ms [3]),
        .O(\gc0.count_d1_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(\gc0.count_d1_reg[8]_0 [4]),
        .I1(\gmux.gm[3].gms.ms [4]),
        .I2(\gc0.count_d1_reg[8]_0 [5]),
        .I3(\gmux.gm[3].gms.ms [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[4]),
        .I1(\gmux.gm[3].gms.ms [4]),
        .I2(rd_pntr_plus1[5]),
        .I3(\gmux.gm[3].gms.ms [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(\gc0.count_d1_reg[8]_0 [4]),
        .I1(\gmux.gm[3].gms.ms_0 [4]),
        .I2(\gc0.count_d1_reg[8]_0 [5]),
        .I3(\gmux.gm[3].gms.ms_0 [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(\gc0.count_d1_reg[8]_0 [4]),
        .I1(\gmux.gm[3].gms.ms [4]),
        .I2(\gc0.count_d1_reg[8]_0 [5]),
        .I3(\gmux.gm[3].gms.ms [5]),
        .O(\gc0.count_d1_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(\gc0.count_d1_reg[8]_0 [6]),
        .I1(\gmux.gm[3].gms.ms [6]),
        .I2(\gc0.count_d1_reg[8]_0 [7]),
        .I3(\gmux.gm[3].gms.ms [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[6]),
        .I1(\gmux.gm[3].gms.ms [6]),
        .I2(rd_pntr_plus1[7]),
        .I3(\gmux.gm[3].gms.ms [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(\gc0.count_d1_reg[8]_0 [6]),
        .I1(\gmux.gm[3].gms.ms_0 [6]),
        .I2(\gc0.count_d1_reg[8]_0 [7]),
        .I3(\gmux.gm[3].gms.ms_0 [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(\gc0.count_d1_reg[8]_0 [6]),
        .I1(\gmux.gm[3].gms.ms [6]),
        .I2(\gc0.count_d1_reg[8]_0 [7]),
        .I3(\gmux.gm[3].gms.ms [7]),
        .O(\gc0.count_d1_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module fourier_bram_DFTStageWrapper_0_0_rd_fwft
   (empty,
    ram_rd_en_i,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    E,
    clk,
    rd_en,
    out);
  output empty;
  output ram_rd_en_i;
  output [0:0]\gpregsm1.curr_fwft_state_reg[1]_0 ;
  output [0:0]E;
  input clk;
  input rd_en;
  input out;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i_reg0;
  wire clk;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i_reg0;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire [1:0]next_fwft_state;
  wire out;
  wire ram_rd_en_i;
  wire rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign empty = empty_fwft_i;
  LUT4 #(
    .INIT(16'h00F7)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .I3(out),
        .O(ram_rd_en_i));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(out),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i_reg0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i_reg0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i_reg0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i_reg0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[8]_i_1 
       (.I0(out),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(E));
  LUT3 #(
    .INIT(8'hA2)) 
    \goreg_bm.dout_i[24]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(\gpregsm1.curr_fwft_state_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(out),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module fourier_bram_DFTStageWrapper_0_0_rd_logic
   (empty,
    ram_rd_en_i,
    E,
    Q,
    v1_reg,
    \gc0.count_d1_reg[8] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    v1_reg_0,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    clk,
    rd_en,
    out,
    wr_en,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[3].gms.ms_0 );
  output empty;
  output ram_rd_en_i;
  output [0:0]E;
  output [0:0]Q;
  output [3:0]v1_reg;
  output [8:0]\gc0.count_d1_reg[8] ;
  output [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  output [3:0]v1_reg_0;
  input ram_empty_i_reg;
  input [0:0]ram_empty_i_reg_0;
  input clk;
  input rd_en;
  input out;
  input wr_en;
  input [7:0]\gmux.gm[3].gms.ms ;
  input [7:0]\gmux.gm[3].gms.ms_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]\c2/v1_reg ;
  wire clk;
  wire empty;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [7:0]\gmux.gm[3].gms.ms ;
  wire [7:0]\gmux.gm[3].gms.ms_0 ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire out;
  wire p_2_out;
  wire ram_empty_i_reg;
  wire [0:0]ram_empty_i_reg_0;
  wire ram_rd_en_i;
  wire rd_en;
  wire rpntr_n_22;
  wire rpntr_n_23;
  wire rpntr_n_24;
  wire rpntr_n_25;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire wr_en;

  fourier_bram_DFTStageWrapper_0_0_rd_fwft \gr1.gr1_int.rfwft 
       (.E(E),
        .clk(clk),
        .empty(empty),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (\gpregsm1.curr_fwft_state_reg[1] ),
        .out(p_2_out),
        .ram_rd_en_i(ram_rd_en_i),
        .rd_en(rd_en));
  fourier_bram_DFTStageWrapper_0_0_rd_status_flags_ss \grss.rsts 
       (.E(E),
        .clk(clk),
        .\gmux.gm[1].gms.ms (rpntr_n_22),
        .\gmux.gm[2].gms.ms (rpntr_n_23),
        .\gmux.gm[3].gms.ms (rpntr_n_24),
        .\gmux.gm[4].gms.ms (rpntr_n_25),
        .out(p_2_out),
        .ram_empty_i_reg_0(ram_empty_i_reg),
        .ram_empty_i_reg_1(ram_empty_i_reg_0),
        .ram_empty_i_reg_2(out),
        .v1_reg(\c2/v1_reg ),
        .wr_en(wr_en));
  fourier_bram_DFTStageWrapper_0_0_rd_bin_cntr rpntr
       (.E(E),
        .Q(Q),
        .clk(clk),
        .\gc0.count_d1_reg[0]_0 (rpntr_n_22),
        .\gc0.count_d1_reg[2]_0 (rpntr_n_23),
        .\gc0.count_d1_reg[4]_0 (rpntr_n_24),
        .\gc0.count_d1_reg[6]_0 (rpntr_n_25),
        .\gc0.count_d1_reg[8]_0 (\gc0.count_d1_reg[8] ),
        .\gmux.gm[3].gms.ms (\gmux.gm[3].gms.ms ),
        .\gmux.gm[3].gms.ms_0 (\gmux.gm[3].gms.ms_0 ),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(\c2/v1_reg ));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module fourier_bram_DFTStageWrapper_0_0_rd_status_flags_ss
   (out,
    \gmux.gm[1].gms.ms ,
    \gmux.gm[2].gms.ms ,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[4].gms.ms ,
    ram_empty_i_reg_0,
    v1_reg,
    ram_empty_i_reg_1,
    clk,
    E,
    ram_empty_i_reg_2,
    wr_en);
  output out;
  input \gmux.gm[1].gms.ms ;
  input \gmux.gm[2].gms.ms ;
  input \gmux.gm[3].gms.ms ;
  input \gmux.gm[4].gms.ms ;
  input ram_empty_i_reg_0;
  input [3:0]v1_reg;
  input [0:0]ram_empty_i_reg_1;
  input clk;
  input [0:0]E;
  input ram_empty_i_reg_2;
  input wr_en;

  wire [0:0]E;
  wire c2_n_0;
  wire clk;
  wire comp0;
  wire \gmux.gm[1].gms.ms ;
  wire \gmux.gm[2].gms.ms ;
  wire \gmux.gm[3].gms.ms ;
  wire \gmux.gm[4].gms.ms ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i_reg_0;
  wire [0:0]ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire [3:0]v1_reg;
  wire wr_en;

  assign out = ram_empty_fb_i;
  fourier_bram_DFTStageWrapper_0_0_compare_1 c1
       (.comp0(comp0),
        .\gmux.gm[1].gms.ms_0 (\gmux.gm[1].gms.ms ),
        .\gmux.gm[2].gms.ms_0 (\gmux.gm[2].gms.ms ),
        .\gmux.gm[3].gms.ms_0 (\gmux.gm[3].gms.ms ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms ),
        .ram_empty_i_reg(ram_empty_i_reg_0));
  fourier_bram_DFTStageWrapper_0_0_compare_2 c2
       (.E(E),
        .comp0(comp0),
        .out(ram_empty_fb_i),
        .ram_empty_i_reg(ram_empty_i_reg_1),
        .ram_empty_i_reg_0(ram_empty_i_reg_2),
        .ram_full_fb_i_reg(c2_n_0),
        .v1_reg(v1_reg),
        .wr_en(wr_en));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module fourier_bram_DFTStageWrapper_0_0_wr_bin_cntr
   (Q,
    v1_reg,
    \gcc0.gc0.count_d1_reg[8]_0 ,
    \gcc0.gc0.count_d1_reg[8]_1 ,
    v1_reg_0,
    \gcc0.gc0.count_d1_reg[8]_2 ,
    \gmux.gm[4].gms.ms ,
    \gmux.gm[4].gms.ms_0 ,
    E,
    clk);
  output [7:0]Q;
  output [0:0]v1_reg;
  output [8:0]\gcc0.gc0.count_d1_reg[8]_0 ;
  output [0:0]\gcc0.gc0.count_d1_reg[8]_1 ;
  output [0:0]v1_reg_0;
  output \gcc0.gc0.count_d1_reg[8]_2 ;
  input [0:0]\gmux.gm[4].gms.ms ;
  input [0:0]\gmux.gm[4].gms.ms_0 ;
  input [0:0]E;
  input clk;

  wire [0:0]E;
  wire [7:0]Q;
  wire clk;
  wire \gcc0.gc0.count[8]_i_2_n_0 ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8]_0 ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8]_1 ;
  wire \gcc0.gc0.count_d1_reg[8]_2 ;
  wire [0:0]\gmux.gm[4].gms.ms ;
  wire [0:0]\gmux.gm[4].gms.ms_0 ;
  wire [8:8]p_12_out;
  wire [8:0]plusOp__0;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gcc0.gc0.count[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[6]_i_1 
       (.I0(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I1(Q[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[7]_i_1 
       (.I0(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[8]_i_1 
       (.I0(Q[6]),
        .I1(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(p_12_out),
        .O(plusOp__0[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gcc0.gc0.count[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gcc0.gc0.count[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[0]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[1]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[2]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[3]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[4]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(Q[5]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(Q[6]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(Q[7]),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(clk),
        .CE(E),
        .D(p_12_out),
        .Q(\gcc0.gc0.count_d1_reg[8]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[8]),
        .Q(p_12_out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [8]),
        .I1(\gmux.gm[4].gms.ms ),
        .O(v1_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [8]),
        .I1(\gmux.gm[4].gms.ms_0 ),
        .O(\gcc0.gc0.count_d1_reg[8]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(p_12_out),
        .I1(\gmux.gm[4].gms.ms ),
        .O(v1_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(\gcc0.gc0.count_d1_reg[8]_0 [8]),
        .I1(\gmux.gm[4].gms.ms ),
        .O(\gcc0.gc0.count_d1_reg[8]_2 ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module fourier_bram_DFTStageWrapper_0_0_wr_logic
   (out,
    full,
    ram_full_fb_i_reg,
    Q,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8]_0 ,
    \gcc0.gc0.count_d1_reg[8]_1 ,
    \gmux.gm[4].gms.ms ,
    \gmux.gm[4].gms.ms_0 ,
    clk,
    wr_en,
    E,
    \gmux.gm[4].gms.ms_1 ,
    \gmux.gm[4].gms.ms_2 );
  output out;
  output full;
  output [0:0]ram_full_fb_i_reg;
  output [7:0]Q;
  output [8:0]\gcc0.gc0.count_d1_reg[8] ;
  output [0:0]\gcc0.gc0.count_d1_reg[8]_0 ;
  output \gcc0.gc0.count_d1_reg[8]_1 ;
  input [3:0]\gmux.gm[4].gms.ms ;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input clk;
  input wr_en;
  input [0:0]E;
  input [0:0]\gmux.gm[4].gms.ms_1 ;
  input [0:0]\gmux.gm[4].gms.ms_2 ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [4:4]\c0/v1_reg ;
  wire [4:4]\c1/v1_reg ;
  wire clk;
  wire full;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8]_0 ;
  wire \gcc0.gc0.count_d1_reg[8]_1 ;
  wire [3:0]\gmux.gm[4].gms.ms ;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire [0:0]\gmux.gm[4].gms.ms_1 ;
  wire [0:0]\gmux.gm[4].gms.ms_2 ;
  wire out;
  wire [0:0]ram_full_fb_i_reg;
  wire wr_en;

  fourier_bram_DFTStageWrapper_0_0_wr_status_flags_ss \gwss.wsts 
       (.E(E),
        .clk(clk),
        .full(full),
        .\gmux.gm[4].gms.ms (\gmux.gm[4].gms.ms ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms_0 ),
        .out(out),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .wr_en(wr_en));
  fourier_bram_DFTStageWrapper_0_0_wr_bin_cntr wpntr
       (.E(ram_full_fb_i_reg),
        .Q(Q),
        .clk(clk),
        .\gcc0.gc0.count_d1_reg[8]_0 (\gcc0.gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8]_1 (\gcc0.gc0.count_d1_reg[8]_0 ),
        .\gcc0.gc0.count_d1_reg[8]_2 (\gcc0.gc0.count_d1_reg[8]_1 ),
        .\gmux.gm[4].gms.ms (\gmux.gm[4].gms.ms_1 ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms_2 ),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module fourier_bram_DFTStageWrapper_0_0_wr_status_flags_ss
   (out,
    full,
    ram_full_fb_i_reg_0,
    \gmux.gm[4].gms.ms ,
    v1_reg,
    \gmux.gm[4].gms.ms_0 ,
    v1_reg_0,
    clk,
    wr_en,
    E);
  output out;
  output full;
  output [0:0]ram_full_fb_i_reg_0;
  input [3:0]\gmux.gm[4].gms.ms ;
  input [0:0]v1_reg;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [0:0]v1_reg_0;
  input clk;
  input wr_en;
  input [0:0]E;

  wire [0:0]E;
  wire clk;
  wire comp0;
  wire [3:0]\gmux.gm[4].gms.ms ;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire [0:0]ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire wr_en;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(ram_full_fb_i_reg_0));
  fourier_bram_DFTStageWrapper_0_0_compare c0
       (.comp0(comp0),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms ),
        .v1_reg(v1_reg));
  fourier_bram_DFTStageWrapper_0_0_compare_0 c1
       (.E(E),
        .comp0(comp0),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms_0 ),
        .out(ram_full_fb_i),
        .ram_full_comb(ram_full_comb),
        .v1_reg_0(v1_reg_0),
        .wr_en(wr_en));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* C_AB_LATENCY = "-1" *) (* C_A_TYPE = "0" *) (* C_A_WIDTH = "25" *) 
(* C_B_TYPE = "0" *) (* C_B_WIDTH = "18" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_C_LATENCY = "-1" *) (* C_C_TYPE = "0" *) (* C_C_WIDTH = "43" *) 
(* C_OUT_HIGH = "42" *) (* C_OUT_LOW = "0" *) (* C_TEST_CORE = "0" *) 
(* C_USE_PCIN = "0" *) (* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* ORIG_REF_NAME = "xbip_multadd_v3_0_13" *) (* downgradeipidentifiedwarnings = "yes" *) 
module fourier_bram_DFTStageWrapper_0_0_xbip_multadd_v3_0_13
   (CLK,
    CE,
    SCLR,
    A,
    B,
    C,
    PCIN,
    SUBTRACT,
    P,
    PCOUT);
  input CLK;
  input CE;
  input SCLR;
  input [24:0]A;
  input [17:0]B;
  input [42:0]C;
  input [47:0]PCIN;
  input SUBTRACT;
  output [42:0]P;
  output [47:0]PCOUT;

  wire [24:0]A;
  wire [17:0]B;
  wire [42:0]C;
  wire CE;
  wire CLK;
  wire [42:0]P;
  wire [47:0]PCOUT;
  wire SCLR;
  wire SUBTRACT;

  (* C_AB_LATENCY = "-1" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "25" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_C_LATENCY = "-1" *) 
  (* C_C_TYPE = "0" *) 
  (* C_C_WIDTH = "43" *) 
  (* C_OUT_HIGH = "42" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_TEST_CORE = "0" *) 
  (* C_USE_PCIN = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  fourier_bram_DFTStageWrapper_0_0_xbip_multadd_v3_0_13_viv i_synth
       (.A(A),
        .B(B),
        .C(C),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .SCLR(SCLR),
        .SUBTRACT(SUBTRACT));
endmodule

(* C_AB_LATENCY = "-1" *) (* C_A_TYPE = "0" *) (* C_A_WIDTH = "25" *) 
(* C_B_TYPE = "0" *) (* C_B_WIDTH = "18" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_C_LATENCY = "-1" *) (* C_C_TYPE = "0" *) (* C_C_WIDTH = "43" *) 
(* C_OUT_HIGH = "42" *) (* C_OUT_LOW = "0" *) (* C_TEST_CORE = "0" *) 
(* C_USE_PCIN = "0" *) (* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* ORIG_REF_NAME = "xbip_multadd_v3_0_13" *) (* downgradeipidentifiedwarnings = "yes" *) 
module fourier_bram_DFTStageWrapper_0_0_xbip_multadd_v3_0_13__1
   (CLK,
    CE,
    SCLR,
    A,
    B,
    C,
    PCIN,
    SUBTRACT,
    P,
    PCOUT);
  input CLK;
  input CE;
  input SCLR;
  input [24:0]A;
  input [17:0]B;
  input [42:0]C;
  input [47:0]PCIN;
  input SUBTRACT;
  output [42:0]P;
  output [47:0]PCOUT;

  wire [24:0]A;
  wire [17:0]B;
  wire [42:0]C;
  wire CE;
  wire CLK;
  wire [42:0]P;
  wire [47:0]PCOUT;
  wire SCLR;
  wire SUBTRACT;

  (* C_AB_LATENCY = "-1" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "25" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_C_LATENCY = "-1" *) 
  (* C_C_TYPE = "0" *) 
  (* C_C_WIDTH = "43" *) 
  (* C_OUT_HIGH = "42" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_TEST_CORE = "0" *) 
  (* C_USE_PCIN = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  fourier_bram_DFTStageWrapper_0_0_xbip_multadd_v3_0_13_viv__1 i_synth
       (.A(A),
        .B(B),
        .C(C),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .SCLR(SCLR),
        .SUBTRACT(SUBTRACT));
endmodule

(* C_AB_LATENCY = "-1" *) (* C_A_TYPE = "0" *) (* C_A_WIDTH = "25" *) 
(* C_B_TYPE = "0" *) (* C_B_WIDTH = "18" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_C_LATENCY = "-1" *) (* C_C_TYPE = "0" *) (* C_C_WIDTH = "43" *) 
(* C_OUT_HIGH = "42" *) (* C_OUT_LOW = "0" *) (* C_TEST_CORE = "0" *) 
(* C_USE_PCIN = "0" *) (* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* ORIG_REF_NAME = "xbip_multadd_v3_0_13" *) (* downgradeipidentifiedwarnings = "yes" *) 
module fourier_bram_DFTStageWrapper_0_0_xbip_multadd_v3_0_13__2
   (CLK,
    CE,
    SCLR,
    A,
    B,
    C,
    PCIN,
    SUBTRACT,
    P,
    PCOUT);
  input CLK;
  input CE;
  input SCLR;
  input [24:0]A;
  input [17:0]B;
  input [42:0]C;
  input [47:0]PCIN;
  input SUBTRACT;
  output [42:0]P;
  output [47:0]PCOUT;

  wire [24:0]A;
  wire [17:0]B;
  wire [42:0]C;
  wire CE;
  wire CLK;
  wire [42:0]P;
  wire [47:0]PCOUT;
  wire SCLR;
  wire SUBTRACT;

  (* C_AB_LATENCY = "-1" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "25" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_C_LATENCY = "-1" *) 
  (* C_C_TYPE = "0" *) 
  (* C_C_WIDTH = "43" *) 
  (* C_OUT_HIGH = "42" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_TEST_CORE = "0" *) 
  (* C_USE_PCIN = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  fourier_bram_DFTStageWrapper_0_0_xbip_multadd_v3_0_13_viv__2 i_synth
       (.A(A),
        .B(B),
        .C(C),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .SCLR(SCLR),
        .SUBTRACT(SUBTRACT));
endmodule

(* C_AB_LATENCY = "-1" *) (* C_A_TYPE = "0" *) (* C_A_WIDTH = "25" *) 
(* C_B_TYPE = "0" *) (* C_B_WIDTH = "18" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_C_LATENCY = "-1" *) (* C_C_TYPE = "0" *) (* C_C_WIDTH = "43" *) 
(* C_OUT_HIGH = "42" *) (* C_OUT_LOW = "0" *) (* C_TEST_CORE = "0" *) 
(* C_USE_PCIN = "0" *) (* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* ORIG_REF_NAME = "xbip_multadd_v3_0_13" *) (* downgradeipidentifiedwarnings = "yes" *) 
module fourier_bram_DFTStageWrapper_0_0_xbip_multadd_v3_0_13__3
   (CLK,
    CE,
    SCLR,
    A,
    B,
    C,
    PCIN,
    SUBTRACT,
    P,
    PCOUT);
  input CLK;
  input CE;
  input SCLR;
  input [24:0]A;
  input [17:0]B;
  input [42:0]C;
  input [47:0]PCIN;
  input SUBTRACT;
  output [42:0]P;
  output [47:0]PCOUT;

  wire [24:0]A;
  wire [17:0]B;
  wire [42:0]C;
  wire CE;
  wire CLK;
  wire [42:0]P;
  wire [47:0]PCOUT;
  wire SCLR;
  wire SUBTRACT;

  (* C_AB_LATENCY = "-1" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "25" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_C_LATENCY = "-1" *) 
  (* C_C_TYPE = "0" *) 
  (* C_C_WIDTH = "43" *) 
  (* C_OUT_HIGH = "42" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_TEST_CORE = "0" *) 
  (* C_USE_PCIN = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  fourier_bram_DFTStageWrapper_0_0_xbip_multadd_v3_0_13_viv__3 i_synth
       (.A(A),
        .B(B),
        .C(C),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .SCLR(SCLR),
        .SUBTRACT(SUBTRACT));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
dPt5E4AieGCEt/K66u1/rHhPwZDIYuKJwNBuR3AyvXP3DLERa8PZqI33iFD5YJ9K/pk84GsX6gXR
MC76HtZRQg==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
ipv6ffnwFF7w6Ljnhr7VoRPZgB1xYGVDBO+TeyA+ahu9o3WI4B6MbZL7+nv2IMUuMck+p/96Vm2S
2AlMDXC4nTIaPKSBgF9dXv+35lhtJCWo4bWiW8wYuCs9hpcTZ5QrDse1NwpDrsU1BdGGANPzkO/m
NZcFX3LChIZ7REQB07E=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
UZUgdCuw/Ac1ONRQBUfK5aNtN1l1cOReTrgn2gb4ILBz0ZwK5khLM9TWNLMXkoMo7N7PTJ8qzO1k
t50c0i5imhdgTF1vLgLjhrJyhVV36LJbQMbHnsVPNdfrxDUcaUyM4wnvK6amvgGTvU3jGiq3Vw1b
ftPQEstmyIqMvIoyTDwpS5g78tGtVvAxw/I1Du998pj+WRr6NPmYQyZPIzjYyMnEtQCmZd845S+l
jRux0/v8Nl7jeiQFBa5x1XY1pPSUVSaOqNHH5i2VyB4fQGhununoLlUTP8GCP6eExGXfePBOQxsN
5yUsIKgx40ND3sb317vZbUn/6KPB9Jp9AmevmQ==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
itAx4PFdHKd1pmYBAUAeYLzpD2P3lq3ovIMewnbIZEMg4IhZggNF6oYRG0yDOH3jUWBXfp0UCUlQ
TjLuruS+58ta9malWIYG1Vp2JR7IDWwT+zqneaXOYhFidduDVHGoVSS0s5LW6JITUQB1VxOfbdzG
2Nak8LjI/GUlGwcxphtXykrL89CimAoCE6rE72zVZ0ljifKC+6j9c2d2GMFMUUxIkCion2/IMeT+
LYa6L9Ccs4b2iLDyFdRni+iaXjKg4y7dD7JJ2aKy65TA1KF06xjDS2FxRC20TC1c9JRa9bgaEHWM
oRHZBvkX8S1Wc0DMZS99iNKpcOGPgtcJRLeMTg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
hMRQn17JrfkggLuUDBtw0SSucCOYDsiTT49JuhzF7AXT7ldqRnzU79S6QcX2P5xPeSQD1OLrxCMl
P4qRH5kCvfUjpu3u4hQjUZWcXU3Uc8dGpFXYujAE4p5/nCUgMFdnPeqqYENSvOg+CFHRWsucjcRH
dwVo6kCKsn1+vVadQbUqYothaDoMdqKpIfERwVTbk3zbmdnBuq1keVYYsTRE7FewU5+yj0tSQoTG
hXBr3oTfE+RB1x1X5A59k+Lil/UU0AWYuGRJQD6qgv+JatF4ch12k+jUCQWDuKE6qAv2P7aHp5Ai
evj0iRNJXk7I28xo7R+4IIoLSrtcMXVN2rrkdQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
oeVfoBxMjOQlLHahMvbBt9pCmBLpFy87hhFGDJKOlXQpdYbWDCKubxm3l5LJe578FTxJNOLt+DM/
Twrcb4yTwW5J1Ps58huSXu5X2oHCMw5H9jY/GNpPPjViet4YtuG23G+dS3SoW7WoOCiC5XH7F5H+
T8m6V5PyUqGIFLFRr0A=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
JygHOAa03zUR1c70sqKmG58tH0oRsKYKnGmP6aNoXz1lyVhXSQACXpOn1c55aV5MmzZUVQBCWZyn
3HUdFXCgloQcywkYOpiV6acnlDrNNZjnJGQkLOmPm4ZmNPxuVGPIZZQtHoT5QUkjbdwDBDPy4jiE
CskQPt97etE7I4zl5d/nG7dX1I4SxKvdHZZChBS/+l85X40Jk3TmO6YAkGszEdNetanqnZZjv209
n8+16TD3e6CyjDT4Oe/Fd9L7vnNhJXfNzkL2tyAsZMCX4E6PjOSMH8NwNuLAasN03HaDJoiPsrvt
3MctCKl3EYFQBnT3ZCKP2+uLu/zRfBsJzwLu8Q==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
oH3UbgFDS4b+iquM63GdI/5DBqfp9blAGbqo1t2RSOKh4/8yLACoolLt+Kr2FxlUjK/YvVOP7XuD
Vv2ySkMgc2k71Owzm+fSiG4S6vWFAKO1aozGHJfW/w7WwMY11yJaB60UvvwnF8BHczLYl8Gc/t1Q
hP4AJmOwZQ74MaMuUp8AsUSOJtsSgKb9F2UbZeYvkYwBUE/s+iwiyUygwuNCI/Top1ye1THPjGh2
u/d/bG0HuNs8oo9Zqew44LuWXlRuo6OOB9+1HD6o+tus350meCMJ90gHMnoInJ6vdJbvNTl/3KDH
tlCmaHFUhwNe2Ip7im80EXijVDBka3aEWK7qfw==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
56q79HeR3fn94pCHyrm4327ezu1lM1gIWFt41gNtX49ClfXmM7ahFLBRKIcN0TsWBnyJ9Zk0XWXe
ed10ZDdBo8ZO2NlTVVbX59+DrGDpszvQAzdyWXtA8AWN5sXsUrtHlUOdeAsjoxf7GpQvTLDYSqhw
KRTBX1FuQMI+x0sEqMk0K/T5KuhatEAq5iWBwdHFUJvYI/LzydNzd7/RmOk+BRq+O5iIqSjzMUWo
XdhfninSX+Z4HJW3hn9nufblsSKspgESzlXyAcjbfsBQb4P2s/WANAGhmnWeLk+33/fRA2rTzI9Z
nRd+5rXOxVJOn/lpUVA18M2L6Lt5+aksSPzuxg==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 37728)
`pragma protect data_block
xmwZ5oc3e29XZGXBw6PIgGaI271Q3w6k8v1sLMR3LIgleDDaE+c5OX/fSEvLLerRQ27Neh/M90zu
XDz4PqbR0nnnNfBrj5w/FcDR0VN7ENdZ6fLlvBjB7sxTPWX9acOAkvVWLzteCGgkjzXPpBwKBYt0
GVfjOOkkDOS2gzbQlfdVBzVc2edLnsXdxlMDHLsOCf4inWh71PhuUdwLFs7V5LQpor4a12toJjF0
nQ2BrMCQBozlONvzBnGAMYTH2JQ9dxdatUo/c+ImQy8Oy2cKEDd4INad8HC+gRqHHgsbZAYr13xp
cBy3+GyqwFjaGOlG/a4eXguRDPY1TQHyG7W48pSF6RxWsC4ScafmHFnRLNR+i/eYhYO8WwNpLLlT
yXLCFpIUW8QOw9unSlF+uzeA9nI4hSSSKsnsS7svcuwWJPhLaoVDpGsa22XjZs8HTXYD4PwcYffp
l5gGLOmf5CUOgVK/ztL26q8FOtV3pGxqnH9f1s33ifj+SrO72o1fylcuwrGlt0+PXfho9xRqr4w4
gx/Otav9guMygiRxIr8QHpgt8D12wFalcwyOz6JIjzaQE1Jcyybpa0TzVWuZ4AiVRk/rmFxrbl2P
nB1sXpHt5gyw6RlPnsUtXqpFH8zXMR6dRblSgFAgl4hz/MZ9PrXvsn6TrnD6XwjXtwB+rMGPjNWR
a5xMRihvC0o+5AC6wRchcbKzTh8BVb/FTb88Q2MCR7sXi/n/xmM5VYtJFRLQjl2rwVj6/AX+Bab6
kyKJIhb66xegxmur/4l8vVNGwuzmSN1rc3DVIG+LkNCqLpGEhyoIxSxVq5qGCX+XQoRM2QJ4HS8Q
fadq4lbtQJjRJDXnYH6mj6qfYf13ZEfEjS6dCDIypDkp1o4KjxzwxpxlzoEuetKBI1QaB7nMBgZt
p0P+TPMiS4QewHCVmb9Nhowvbrj9qOczR7EH6GqaQFOxQhQNVfCxdfPDR5G8CkYEcQWhupbpDIqT
6m5n6TqtiCXsbbTF7lkTi2ryOIMym6CdVnh91yuFi06L1rM7Di8kK4CilbhuoVG3HWgnvgaCyDih
LkbcYol+UQs7lZVjOQsblMQldvFYOHoKAnXqXR3RcEi8+JCeVRqzQwKL64svK81IFGiWdcdaP64k
kobuZ50QzejoK/8aGI21lOGJDdCIXMI+lJqccOT/KiCscOvvrO7XJDeP7N/NhBRiUtybM1OUk6rp
jEEK9eYlx9zlzBDr/HsLTWiXQlcO599tCSlI6QWWd5HYvfbpIerYkpIDllt+5v6aJaqEMsQOMM8Y
zojPjISqcLiE5XkxC23U0JmjhDlll0z5KsZ7ji7qPedcX0G9Rj1gIyXeMco76De3E5YbdfT2p2R+
lDNEhMY7+pyaCg+1GGmJ0REnb4rMBAEpCOdgWusygqDF0Cvpk9E4pGMfT6cFy1nClZrvtR7jr/35
1+EVAVvk674Vcb0BMc0ZEggWGLTOgoNAR+Y//nVBZUk7sh9x5X5sv8xvVUeJvCRbRraU3kgJr93b
7dacQmyz8JjQOvdqYa3UyUQZ6R++1ufZ9ZIH86KWGgKeOqfeQs78w74xtAofd74wcNA01ewOO6B8
9dzdIV3FComD6Thu9Yy41bvMWUKFJ5WmpF9GpVE/NJGjJuVIUYdU55yG81f7bpA8SYfnwdkexs+k
5d+myFL2TNT57l6AqQbwzZEn1EAPvovAq2F5ehn+ReXV/Cixq8Mvhke3zXjcmQ7GBylwvzx+7FJ3
c6OQi4QEnXw5yshv5IYrDJCltq76V7KBWwv04pcTlAwvssM3DUGL6fwFdpqc1fWRMwYnFfoiu2W0
G5Ci7Yr3Af4tcI18CoNnieDiQ0CDI8NUXaycvcOiPPFyJz1zudueLAXQn2pENmqfTQPGQQ/xrH+C
ObrdfCo9e/6sKCdXp2ue57ficSiWF+MwoDg2EeiHxdjPUlhXsjFMjyyJJ17+PJyTINRAD1Lz7kUJ
JvcQI8s0PUR8V2Kiz3lRBI5l2pj0cCVaXSwPwvH6GqSjwlSJ9BNIL2bvlZLRf85dNCEswdOYKI/Q
+Gv+LFfPG0vPpnb9NR92rx1/MARh+up4Etn1m8154Ezjp2ar1x6Vz2F92M407/Tme/fyx48KqUur
7YwvPN8Eq8iZ0AfCTZx3kYN08fPzTEalmB9TB/tzDkwsBLkDuwUNGF3kNdlSlP3fXBd8IL8dDl9H
pnd/FfQfHi+iJkIhUgIonycxcIm4sr6mfhjgAyh1earFUtNCJ/JAhgBXHBaRzPw5ziXhehzDwzkF
LNkkM88a4y4fFsurY70nFfTIu6KOWvZCsw9OOJ0BptuDMiHgHJ3Tu4v0D6jTzNDvZyvCcDxxooUd
66o2/a9O/JsBwCZk9G5ur3eq2gy4bNLo5e1VDlFUd38EwoROUTzF38DYr/gFHy2f1ffCMyu86kHo
Ksn+RrooCsjG5lDViRzmFCQc3S9vEopjrsbaBLQyx1HNr73sPQ/sAm2qnlur51RGmqCwhVEenaPP
w7JQq7tKcbGNwSRpEbLYZpFZfdC6DGHVmW+++c1Vj0ZHx6SwJHJZGjQ1FLRbvTF8rrH5HmYG7WfG
HfpvXAgKJrXJV/+VkfNGxM+N2ACVNWiUT4MYSqII9zvpUSn6hDHSEN/ebGBJH19TIF8UAK98FGT7
igYjoCtGXj6iXY4a1V/F0krmvVgF7x1P3eq6gGIPo8hGqGBmenP4LMM4IGffV+9kqzzoX4fz1p5C
DbRBKWQJrONC4UXusCPy7kiKw2PwsWJC0+GL4YtFykEOFY0GL3WZQ2fcS88f8kq80Jb0zoGLku9P
Q+c5VUni0y/uEegPHKigAmd3GYRH7wkcxfXzLdQ24fop8+79XReFQ66JTp5zzL3DDQuoTWSjJjMj
/fkn91QilUTmicdXXFNeUli9tbrby+nyML//wEMWtqJCbb20z59yeku++yq6rLxBO1sZKfjLn2l5
i8hcX5d95XhYKJST4tW0C/tF1SWdUXJb11ZIS31qyIBFUGo+h5EsHRScvRUmmF3G7wTuPmf1IYIr
i5CqWjFopR6hhSxieFSqrOwx064FQXgBkyqHuNLdEGgZ++PVlXYK241TTPr81tKclQuoSgqrtL8e
lZoShRtaF3zzpR5HNN7E9HAATQGOKpGa/GdVQB98T1ftI+YuR5Ar8exwe2SgZSm8bCfE1XmAO8n1
67VJagPQqPO9um3yBU6E468GS2WEbAHnJeRY060VxTKDkI1CetEeuirGZVSlfpdWpKsLsYMHrHfm
EaAMbECe0lP8iKqOBZqT/Kf/cjnpKrFZ66YWCO+lECWMN+jjB4u892RFUiLsdMqjqkZEXISvbHi9
Le9/Kj64soD+gTScpYUHd9IAxKmx/IFqEjI4oYY4PpPGeZmvVvNtBPBrpPcD+L+Rt9z2tSxlGSkg
CtkLjaaa9F6TCvGnTLWT1aX7t+4Z2X7kjfLy1cM2gqgtof4WjyAxJUHitFBZLPoQ32FUPLKc1aZR
ftpH+iFR+AAgIrh8Oqrs7Kp+W1K4Yqf/FTxlW++F+U5hxRR6z0J83mgHKXqVHRvhzjsQFHkANKwX
aFUU23sZjoUg6yR5+/CXrs/+HmsDBzROPY8dpcXMZ7sj3bZQwe6bKy+khWW90mXTKE0vKIOW9qIf
fkSzieXWcoM9rshd7C7VgmdYndw6I9fdObRutQsYkBbCvUbDmo2ASyTdnSuiIeVjlhpGm+8V5GyA
qYbeXeUrWlGPgw0UL01GF+rM4d7aaXGNxsAlvwISX5cX7+0YWiQaH3LgnXET6BApQOShd/o5Azy7
M0OWZJKCf7H5gr03vXhkSoE6eYFRcbTv5+VGWh8YV+K+praZQkS5H+whjbRsGycRzjpUjMMota7N
Q7+7AGzmmXxNt3TAha9sxMN7GsmWxWbcaDJSXBaEbZEWQDnNlOZh6hr3nGccnTT0+Pfc3Nf+fcmE
/cQHet1Bde3tMgZeiPGpoVgD5bnUd9vPC3SpJIkPM57J86V7gnAX1Gd6B9RpRgOSxGBtEXXofU3u
Jv7V5xdcKSRLeQaprnbfvGtha+rW94/JQRwBCCt1lfF3uV0KB5fR8rzEKvkWtaaZFUQhd8pISsxv
/M/WdF4xNRpDpdTuccOSgzg8VW5wrQ+ISjCYZ4lkB8if300UYuCBSjD3G5W4YZSsPas5wg35q0ou
bhOuwj/WYKpbuMzCYYsbQDhXzJHHklKrcR19Ry6zRoHc5NppxIDLOoO787uo816ZWY4A5/5S1qau
APhlOWMZ8v3wRi3RhBX+4emuRyE6qcoMnmP7/DczViW0XNX/ObAViPsJnGcCsdGzCvgRN+/UxQ5K
zCY1/WeSdhH14R5+n7L2wsST5BQxsSit5SI+PUJ4G51fiq786iW6dAhvAp2NTfQ2e+/l8bg1sz4g
fK+yw9lKYdzcGOcbabzluXk1wj/IKGVuOmbL+u5l7QSIzcJ70aAnNSXDnl54le6vI52iWknE19+R
Xyqw6zfVrLiR886hX8X/2qmPRH1gxZ/e/r6RXiMXAqUZZ44WGKDRqF4n9DU6yUw7q2j1yDNq8nYV
rlgbZSdhcoIq/MU89jYK4MInhoYzVSyXGLnqpLgIWGhU7GNh2QftXUbU8KEEc37GyMZvfdNkmeeQ
MZ619NXqqgVrNRRW3M9gSd9nqpQii0N0WQm0B1pTshWxubRXDNShsclURimDhFGRE8peFG1kDjmQ
clv9a15HlrlBOyan3AiTczB+I6zO8quyklJhXsAVrAsiBtqYyu1ac+RyijZ8uAxemcaK6zvj+DJn
+3B8Ju6T/+75SSjNSWgJAW54Sh3kX7tZdWVzPc6qsWrjMyzjmjL83OHG21JKHtjNTisPuFAWCxI1
SrRR6lVdCxZdJTnw5bHKvMCj6pexZ58iNzBGp0lT44VE0oI6XsaWXlDQTP4XhCgWHVaXGsP3I5EO
bpcU3mD9jgOOxVD5ef5kRuVLhusJi5kpvvAXvceQg9XwhZvVwdagY7Lv3G9VXBJTBBooCvZ5fczN
4OxHfXpRb3sUYV86kcP+UBMO74QDz7uDvEV54+7TNvG2YaZnR9GzVlwn0zsDZ6xnBhhnagxqJDyd
r40wUTTx+BOu1Y5QWFxPCcvy5HkYHztDfGE8Dg88z4Efs3QpM5rHZMtEJAYz7iN24tiM53B0UCMP
BvYTrjzpANEb/gofMvo338H+iTPGBXxLg7HPZ50cBQ0+ixLSxd9iSqvfjqNwzPm0Sxj0P6ztTQrf
OXy1kvvgZuOTAgze6D1VJn5I+b5Ksbn+Y/XBz/MvOKtFIGP5+Csufwoty32RLhyo8+sTJ3vKIDO0
M17pRrLLB/DT5Tvy5So0RsrRhiyWh0ZBf17kSCMLCoacdSFLB5+oNZ4Pm6dnk6GkBMqoJWbnERID
5gGJ+eiYzg+bQ3o9lV0S305hMRLuv8jD5v2TEqGgdnPVJAxLgPnPxZOIC1pF2hYQU/gMtoBUMDQX
Kv1A1kkHrLCzEnrMBNcXSmP4HKkOKMJoXzueEQo0BJVQP6HwKEjDZmsWggYpLqV9we8oixjSRemN
cLN+obMhNvaaw5qdF7CKx1YLyy2AfeyaMN3ni48ptC0d7k2hR7VLt5Iy5z6A5Q9tXX2rD/Jg8u6q
i7DzCrkSq7Vu/CGecVgjAK6XQaltPbBmode/mg3WSQm+Aod/T8QYHAMCNvYoOAm+tsCz5wMuWlyi
0TNa3KxuaP4tPzSctD4q7DR5K4CtRIzv3/VDvYuByUALvZaC2nI8ac4xMPPY3xp1m2FQZF9Ldpwi
GfZ+W4M5IH6tSXfwGwWbDSO3N794/EzrU7z4AXw+vgEBjBJzw0JqULNqAy/TvlDzIpfzvczaN1xQ
JVSRozKFaSLS5MjpUEU/uPjuST4wnwOPmS+MjiRObdXcSkM3AUyiBwOVool6LlvbzEhgqG9ijaCu
4gRf8Yv3I1EmukwpVie7mRhAg6YWOj+ViPyoAosmzkBMk6fL85zO/Z0rklgF2KdzyPpaP7g3E9/M
zPZGfYBtIwpIdXLGKwqIxvN70PzK2m/r7f8fuWpksl7uPbQn/cpyGbJGxoKcL2Ky9ZGBakl0YvJF
kf9YCKk+34ns3KBRfuyoTKDisq81dc85h3ZffIzP2mn1yZDFVEHLQVhv2z61bVu5lsu/OyND4Tqm
z6IcnYioQVI8TEFlRiFGrtz0nCA1JQisRuuqNfImjD3SphWAlQwi1rX27gCc31CbQayqcHlfr/Ls
UF17CotPvY5Qe0GkxSrAWN6nleYpYywCYv8bNJurMkdKZZI5Jg1hN4pUcWqUuQg1T9tmB+WqA7zj
XcJMkuDTdXFCdwlWoN+hoD1dZ11kMTSZ++dpJqdFZO29WPh6c619ko86pBJtqKbtwZFy6BvvyoVb
ldan5sWsgBO3UHneqUgniOk0az3+st4ZipdvDygPkok5p08yo8hiSR/HBqFkrPR4B3quRyGdpMs2
9VoJb19wUmSLnqjzwC36WYFAXv7KvYA06Q6aGozjLc3y4OhJKv7+N0DLAhDvajX7x/RVtJ4TmEJa
YEjjWk68l/pvpX9fdANoWtnJhyo4PhZvDkdqXAEE0b++ACgc4+2OLJdmGBkkOcIW3w+c7O2CLaxV
6ywSjM8PfUiMI0ZfXoxHnml1fH4XQ0lF9d7fJy6cGHAq87TpcpCObFbkTa8ruoqRIjM1TO0+M/Kh
Sz1rGT122+X/ZPZ9Tbno3EmaUFMJmziCOJkkEUfGllEwByc3F+Nq50qs3swMmHHOfFTJ4VcNJwi7
Psl6MIRivP+NVPPWT17ZWKOtkjVQ9DPCXDME4my2pIB8byfrEaK4EhiFaWpLLfUFrK0D52GAjRiV
c3Ng9AsoMBPUPznwlvn7HfJt5tj6itzrBzFxq4ukBofvJyrKO/SLcKqLsO/pABHwbzLXG2Blr7oW
t34tUldAohGkaW3UNnKhzLDVDEruG/LmBPCcAIyypPtwDQRJRoOtC6e7GCu3SDs8T8iT5r21C4Tx
9tcJakEaG9gs+VXGNfatghU+sSi6ssknn6a0DDiu/UlswHbjep72OAjFn7+N40plA/pvrX+IKE8d
aIQ6tx7rA8cw2+ddFZSPEl1K51khGzhA/D2n6i1+rQFxK/y/q+2TLlkzByiSauZ4KupLT6wBwprq
KvsXIBWgqobaCZ1w/K3OSdLzWFtFAgH5nkQwbUWzFSYvQv1hIiAMi2o5nzSnCVbit1I0Cq8edTGu
CAzrwgjybAuMWRJRMPLHJsHDRKw1avHIQXX6Am43DnE9SVkvZCme5f0KbMPrfc3nGFaOW0tJQaD1
YVdAMlaYkaPrPxvXdClziVfccenYp9K2WhuuvWoCSc2RDdXckqIyan2+NLEbkw/0zxYKY+U0x08/
m5aYGdAmLApORJs32HWw5ndsnZ4GYN5gXZXpkCEn0tcjwcBUEbZbMr41Qr7j5s7QridZjDYgiAmJ
3w00ThAUk6KxsQnasA6V3O1lQF9EA1URstfc914J/sM+vRm6/BhRETP+LmPBta/UCyTdu8SE5oBg
OZyyvhjN30+FBElKfRfbrfTw8iTrrxysmmO031M1+QOOtVi8PYT8YcYttLm+h8lHB0QQuV0o3Amk
xtLqz+upOthR6E/TFg5c+2U91K3puAxjAG6afVUzt7gs2aJweEJq/PvBjd1Qd3vZxcr6dDcj26dC
6QceMaHpWwa5I6rCG9m+irwhsbkBL6clieuodu8XiaHLWptQGps7YsCDN4FtOEgc/4NdJxr99TYG
bwOxN9i/XBR/EmJB6VlrJn0KWiZ2JUtEPsaruBCnOd1JJP74FbwY8gcRI/+fMplqiP1wHm93ayzH
1hOputbVw17bZtHzcYT1vmay+9Y4BOpfv/YnbKZLYCKIe2mD4XiQhUE6+G1eLE3YouAJ40R7thra
hYEJa9sGC20nR17/zOBVr2sVy42au4rPHqXMdtfTGTh2oxoAY3FjtrNPcuDHB4HG5XzbxUsJKLUM
vpCc0yhYlB74maInbvweuD0Bt5F1WX8Ls9pjkEOkV+zzekLx6HgAnaarrEvcAMrzFUySl3UqAxrZ
vGS2ZB+eWvki/SRI4Rky3IjhhXQJWLAKXM1vn+VH9NwYZoKbAJvarHEuy4z6NWj6eaLPH3CQDdeH
eact554S8++6zP5ILv9jnYBaN6j+4dOc68g6wq5Gu2uEgDa0expjE59/W/Uxi62z9UsbRYKkXOi9
WCd9atF122R6or1pKSKdhlDL82g3TkoUHLsn7xbPVgnf+jSmnOFw7F1k3mIob/9jV0Uo52eZHInc
O/fXhByj7pdjf+Oho7ovUaOecuZcADtZpNCxPoE145tuZUddKnXt4WtqPXTsf720JfwHKcafvH4j
Z5eSVqY1Qm4yub0KtchcIsYKPumJy7k/JPNZAV7eGwWl36BkXOSFJBFUc6IzX5TZYSXoFr2ozogj
Reovx+2o0g+n9gHRe+w91+9VG+ns/Vj88wUwIprFDHs50xWM5tlxSW/WOgkij9m3hMeKM0aI0JWd
uRRmytT8XYNpwU2EkE2dgMI5jYlhlSPyYzs1xLiHiw1QFhEJc4r0BIPgcFzYe2kM9hTyCnwqQlMX
DZfhuMZp1vZPAv96Kpd0EsgSZ9Lx72nahzCaNcwoSWcnW9joSWIQNJb6yyqzS4+K10GM47s39e8I
MtN3DwYxJSLjmFqb/ZFwCXjbTA5CdBLOZ2CkJAHptl2m9gEgSJD+Jhs7JuhAIGXSxQcnRboQ2Tbk
AR6p0taOqI33gn7+DjkF3wsu02ySk3baqiotfRP+75rlxbaxwpbew7O9iVjvyqhJTOgMbfJ5EjBv
GAuQWN0oMZr1p2QV1EurTlhEOgOm5QwgkJ1VLNRQ8xkaIUfQgd5XK/Q8Pt1mUogxauIniwAVwWSy
EFnZkWAC9+IodsraVujQwfO0oAiAUFXY1tUxyP0ixBuglFTOzawJjaxH1fnd59svySvSShSy4+sE
CEhR+2gzYF1Pqxd4/TDnO+53NTMnuPJybNWcS65cn1FsZs6cRTPP/gyF+rxInsTEfW2dIlKYIL5H
NHi/kWa28OnzXZBISGckeGgEB4NVf+zbgJ/4l4bnGJwEC7fE9VU1OPZBR+YGTIBmH7SlRE42+E1Q
WSSlVCSUTO8YnB2vgpFATr+KOA2nRwTiT7mLuARsRI15tEdMBXdR20df4cO9YX5hfWbJcE0DpQLs
cNOUq2JDVjRsau8AjHCIRdKpQjTgK2hDuigy6RQYijZ2r0ACwkCtnpOaQMHFxCL5TZz3vFylgDmd
gdahHZ/ElbeaVhuLBxxoqxnkn3O9iIfIgdLn7VoCIEy9HfSzFlG42I3CswhWDaMBm0yOF6CjN3wu
V2/lnpxz+Wav2W3F2FqYqSGAIcDPvv1gc/h7iLINow12vhXgTjKQSv4rwBCyS2Y94e8zPYAMYZEU
s2Su6NsulGoWOPGPo0n9cJ51KheVTZxEpjsbTqkCzq+k/jD+SNtMeAJwmyeTSbPwFDCcTrNj8hWp
P0/2GDc+zz5aqOYK/LvI22mbcnzPS+pik0uvHm8ihTyPg+QkWK6pEBXcUOd1KRFXojWjM0Yi1oHW
sL9bZ5rhYcL5E1yP5eF8LYATtCez7cKfs5WYf+h2oIWU29D65a+Y6Y/D6etoEirXw18FTvylV/XJ
jaF0TXh/jjAgSHVl+ILuvokH/CYSgVyJ0oGB8q5f1MPGly5FisgnmnNij4Aai1oqhE/DtcAWCysj
2N79DxTp9n2eQ6Ih9mOe/hAhkjdsg2GzJnEpdPVPuFvXJqG9FgtZzZl6iK/fh0FvfHDFR6BJydbV
1YKISY0vKM2Krd3Lo6oSfPrxAsrL53hsyMPZbO6sTtbbqeRj0kYmPWeQfOp2zTriXHKH4vZUvUQH
EUu6CJCLvjEBahzGC9a5yzoilN23ZFRcLE1Z+5pt6gRdsfTkhRtGvMsbUtwG2QeUXCiknDbIZWtU
J84zeHWWNUAfdhZACymTsWxv4Z4o5oGLnV9Fxe9/rWND+OxV6TbQhgDK1U0zefECd10iVlugy5wc
NAdZVtDTP2wmztmJVGichsYlaRIrkA9eIhx/veY4qjKztl9+FV5qZjnEt7F0gPiuaW4pMShQgUON
cSNKEmAqHSL1ESDLTrCzFzlPTvtp5TcSR/EBwenaTaFjaFlt+ynTHdRkP5x+a+v75kCn3gLmbz60
sqSjt3dJIUj94XfhcWFv6SrPKPvuoSz2BJmd+xK6BXpQV0plXLqUNDlONPwHC9C4pDFrMOSIiNLK
4VxgSacaCeehZd/88vp2v4v6PIflgDS73ibcAqDGcxgjkOet+wRyiUJhr7NiwNanZD6Zu/EMcs5r
Qo5THCwoJtuWpbb/zYZfQs8aVWljTW3AWnu+lqrfto2RfT2BR+Nbhuzk6JB2q7fVFlAOdaNMmoHv
5zWUjScZR1rkP2m7LohzHSpQ/mkwEp1aaEjOIQBPpdzLX+4nsy4JX2R07XGOCqvIi1I/A/8Z/750
8RtT1GTw+UJyQ3jN3Hfl8b/DPYyEPWkZ38HXoa5JkxD1+onW5B8t/uCS8K40RzzJGSahnsMnqPKQ
fnYUXb3s3UaiQtAP9X8ddbXeC9JYXbroik4HOgnYP8kJeWHtJ9s00+pmT63UJJlmrQ/iHubZ0BRn
BreI9bF/mE+fUO+8ZGOvqk3J0aL2Vd2wJoBL+TqHlut5vKFMkyDtz3dhCiw9QSw/JXL+AYV9Fy5c
nY5b+DkhPGdupwwRBCSrtiNIg2ZFNEL0314h9YCjE5U9T6OIUAxAbctDNauzptKG3Ick5+eNXcx2
OSFRSRkjlDFvd2Zank0T7dv09NBmZV0awgxmNDhzVMfhN7J5aIBxp5R/wHB9zuk4ZD94VjhqhEs+
C5QGRBPw8wX15dH5hxCpCuCNGm+O+jobrk6XKgW9j3ikOF4iiOOxj4dVSQiuXyEi2z0JeSbA35Iq
4XckQzOKdq4R8Efe8lz3G9ccOKtF1mxgOPjBoFfnA4WpX0hjhE0oTNKY7yOIzqbHa5cna466UTAd
RCEh9p2imekyTdGTCreuLTkZZB8c6/WVWmz6NqtlVWDjR++c0lRuhLwsWkXHadIiRLlhvsJkwmMF
l3LrpSkAtCiOqgq6uyHIxm72Bi/lpFrH1ZP9e7Z1b7cT18I/O6OqZ78XHf8F16oC0Eqvz8U4xLSN
tMcr53HD3FhW5W6rWQPsBrYvTuJUPZCIwkbuuqd1XiWzTUIGBPPAoqPdOZ5e3bh/U/WycZV524dh
+ktWVnTeO3cbLhupvqre6P4/Kuv1Ubaq5R8eh2wNn4So5tGlJ7PbSEFq3P/Zju6MXg9rEW+qt/Aw
0kk4xbao8Z3mFrcltkPNbkNvXZShTkbE/RPpB1ErCVUj/M129V2/EwZ+8v/4w08bCzBNtha9hyKi
zUrri65EnrEjxuANBF1Vho96x36sNQlrVRgD2mMpAu4wV3Gh/gWjyQQkJe0zrn/AqND3hYLhhVh4
mrpat7XXeyzcCcxrqiMOse12OzPu/0xXL8P4yME79rDE18ZXDUmgoNsSMaVu+VWKFWu134gTbEzX
CihxSePYAtkGPzem+F13k08g7ang4XDf/yYhquFYr7HQkthtvmAKqcWkbOvnQLrLB+nf9KpEF2Nb
USiKYqg8QMF4c/GhSFVyilneBzhYB4I0KOGD77Or7QMD2F/LQFRA356L4pHEx+3aRTeGcjXR8rQd
jtrtaj6eVQDUFzNld8/Jt/QIOBzbhPvYpSNN/HNHa5i87/RIXy9T9Huh5swmoVXk4zKMSCyS2vFA
wzm8QB1wCzf0NPVR+3qGw+uyorPhh3u/jeX0auK9+FFGhYWN/YPP+aQhnlf/yUYI4wa2exdbkL6Q
PHBvmP3YGx9U7+rtB/S6Se3ljkIYuyhQmBfhBaQRGBHu/0Hw4MKDzoF9yYo9vicyVmp2gyuNh0/P
WQe+FyTXM1SQ4rfDiFM5DdYFZRhw9JhixayKtGcquTXsvIDWbRvkQ8ihC7X3AfQyTL06lgCcTWf3
tyQulMidWrBoGMlQvZLgvbnvwit7SCAkL9F+5m3tf1vij+Jh+UDHhlDUrpw8tTN9MxDi6S2jyZ4n
JIUnn3bWMJ/Xzp9iWrH47OGHyP1JHObxt0E+RniafOwbgtObMJ7JdKcndnuAvN0auW8Ap88rxLLJ
YQTqLRnptPmr2DW53Ld5TF+aumJq7PhxkMYqALkVhL+6b4NjoucrFAQ3/6cv+sP+6tGr2u7/s9CB
V8jz5rypIuW6yf0wCctrDY5CL/M8+LhHq7pZSaIIhx4Txh6T5AxscHCfmLl2GbhAD04gUcSKKIXc
dwtgPlCasVnlblCvVPZHNh034FcS2E103O/CrycpiE0mZyiMzBIc+S66pV2qaErxxjFAtBrzjEhn
R9j4NpJZMZ8fGCRsDACrft4uyRgzzD83rPH1I8kEp1loCKifUwHv831i0egOaIpaBcbweK16FgHh
zYz5f95JAKG7EZcRr1O3njMFpEjRLBNEMecmp4D96auoj9EfuEAnU2nbMddxXrsBHZcEDThDGcau
Xc3Y5NonaWIt0Kavm3X4xR799pHLnPws3AO4dnaAkGYcSmTqQF6+gMTvtKfYZ45pOPs/kH7fJlu0
faV1ZLgswet2LK7HFr1rSVSG6e60Gt7Z33SVduQ6LdlTky29FbbpyCGjqMCII5bX6yV0ytiEZyQM
2Z65Kdgu1znwYXeKON67fFi3pI4bRf+3hyuzToeZH75pyA3w2+PHHmQ40naKnst0VynczCaz7jRE
JzWjAeZU5JUojsYX+ArbQ3gRIhx9giXr2X6sFJ9OD/POF6FT2lq4S1FJvJg73vGtPquIF7SgsIRG
BWzbB9JLo8FP0c8xFQiicYff0Je5jpZodcLU1h75GHXNJU5blQXkPHkxmcGPRQ9eLO3UG4olV2te
dD1APwpZYsgpwJCVVSDL9/pGKvB2YlpGx5l8PZVMEyOMuF6xjXSBSqX57AR7sOkWZqnhaeM0OTSf
kkxvU4eoEwZ31dZxKRvlVLroMZPHc+7rZD1T848bd5usLycanDjjms/Ck6v6JupdXhG7VtyriYEW
kH/8lhvEnwZJOBA/HAzbk2hnuB50LEEPuO022441aye8tKFZlbKGY49UcxAj5euNOoRmQvVOxnLk
Nn8OX3yKfE01SG/nJHhv3mR8Hk8fyZs/orSPqiNS26IRpebSC/Oa0E+QcliQ30/5dtlyvcx9vF3y
g4N6eeMPN/OkhaSV1uMbp7c/8NOkfFvIDQmY8AXdJcdJ9xNT16vbz4U9WrFlCuoYoLCg8dfMeosw
zReiftbjadX8T9rVfC8eabKvDorHhNAgTF/qzih+4RxrRcMPgybNl1LocZOpgFEH5PoHUyqVvZfB
HSrqPwzidCtgqPTV6lWZvtZf3EByXC6JHdiBBODPy9C28/kRhTGETjWaDo0fdlfrKgEJdsOD39F7
9CbJnAe7wiCRl82B4KNUxo44cXMcQdjwjySmzrNZIBR1TOS/f5V71XBXz4Kf6h7c0VdtxeSTii3O
BjZMW3nT+Vv986AwElKjQHCywSbbt+81BBp1obwwxOOdsOBx6tjg9vwXZKIboZGygk6D3rnHWbx4
AjEQlFDIk/2flsqyFYtZL+FMuywoWziy2hlIeJ9ACL+OI8GJz58Km0N9SY3/PohIaXNkqS9kR85m
c93ZwwVu1McmO56/YZlJhrE6DfE4bPrfJbOnXDxrC+pJh/ZrWjmAlVyQS0q/YNgcu391Q/PDI20z
uBPT5dbfmEwsJf6iFrXzdPjoMXig4j1bC02nWdbyCZaR8ZAcMUxkvMcZwvibVqNtitELq4GzMacP
O7KMD0jEUFVdE+jBAB3F9iDBay8ZOCZid0uu5R/X08swzLOmtnpWboAuDruzVc6Jm2fAPh7U23cH
1oGlogGwN79WWk8YIku7XoQwliELt+qlLkn1BhRaV0VZq0lmGOboV0Pdbf4i+6ZogR9PQeS2/RYk
hDYS78Ml6ezHAdOagdxLDjwtu+KZ60V0+jVj3J4oiQMbr9S6uOHKO9VaHIo5XLzRpy51qiI8eK8E
/XR48KgweXnSRixxLCOtysSFCto5ISOI1GfkYT9CFRwg912+hAe+0e4MhpQVBCKbZhaPoOCqBnu9
VWbxWD0S7dAQ+IK6L6SxSQbWp/jE4UwM6aab5PdiOLlZhRCd50ga6ABInfNZ8R6J+jOupyOTMH6Z
12Og+giprTzEkQj71hz3bOi/OZsldtwtVtaGxYddwZtxMbMBHquBCwWCnzSaAC+VsgrwwTuA9Z2f
aQi1/Bt9QbUYzZ/8YsvlRUHlCFG6jUUz3epUug5pVPS10Aq3RKYJOXRDBxDjAGWRLHZwxsaFYrBs
Y66jUftnJIQRu1PI2xKjFayNto0raj3xmat5UuxJkJKqjwUWVEEMWxqDcWgrOYkPykUss/aplz65
vDMUfxQwYkRU2mINrXGj0gBbKT6oRjvKvSyOnUcchMoBZy6bbKaw6gvVq+9MKKkZPvsszmYxh2OV
+iMeiaWBpo7OfUM5nlIabpx1lr8RCn+PPovvBibrj4N4pkKi9/qn89d9h6MMEoxayNAanc96YQLx
0K94X1iPeWt6UAkEtUmqtcR3IhxRjosOZ6tcMF8j9KqOMoY55S4WfRG04QIWVTRlViosvO9L9XFN
lMhdY/GMebgWIxBvW/of9b2kgynCIExmxGSiMJORKwyD+odkJxxM0rKivZ3O2YzLQ7zAItG+rYxr
n/+mEa7gJHMt3lmU5vGsSEs4aUnIeEgdwVubeqyf+n7O6Os8QmLKIeXYMfja/vV0jAGT2/u8Lf/p
JzseM3fYV1HRLdmevNUuAy29r9VbjHoqbjxBznc+5LLqno5AMk77fckrmcZDZcZPa5CDtwtn9E4j
ZO6RLFqzUMJ7GjmjPX95ZKXmfIimMV/9LV8tQVEXj26ejBcaVsaPuiyv0+4KVZKBxCJWIdLgYNzW
AAkMOEKtvgSTIXMMY3NbTDYsfRVaWj+kqIXcuapFMDeFCBrRMZfSqdRLXFvaFgseusz22myqUDYM
MuoMCM/75i/YrF1E+igdEbxdJ5ZrQSk7SOzO5Tgin7hS8CWbIKc+jMnkROY9k6idyoyR8W8zN8Hu
3C8qJ6PYBI2KK6B7MaWevKdGMHJD1905kZ8EXHssty/+KyEIIZJRo+PziC4B+4n5aXQL9xfbm8kh
D0pri8lnQWdzLCkszGPN231KHwsakL+6TaBgU/f+lLh6BlIFwSeWEevnVQ310uXBI/ZGId6I7YUq
lbnjAdLDlxyMUHygrL4TOzQeJcKVVDz1PwttVmM302DCjyrEhQF0+VKo248YOi6/b2ScLb/QBxoH
wq0dqScYxDmbT0130SlkWYjgkgmgMBa4bygZ82sPymt8ZkQ8iRqm5mfvlCn2jCMF7C302WUGN3ln
/oAuEtP1V4U8X1gFD9aB80GH3Yn8FYPa4ElavD790fUNHYmOdpOOYt8kLtxctMcPHpbKaQDy8lEk
P8P59Aqr7aWMp1cOyfQWJl8XFlTKQp+P88+MkjfGzFsShRqpOARe3MTxKyLpOhuzpGErGRHHA484
VpJ5t5Oy9iFuFNJ43lHt00/KeJsBNEBE1Cb9YyM4wVCwPm6RfYuyNP6nE0pj4F3gPkROjEP3hhh+
nTHHtdrPuoTweumRWS/hLZjwPjjP+aqTziALb3Uhdvo3m2Z6dRJHQxy1rW11dsTK900bu7rv+iHh
fU3HpCLkp7prk+5Yg5vpzmADCc37ek53c8S6ndjTWFIyBbseLBWwjBwefpfnXVX4X2phfRMVkboo
thGU7X+Syg3HvS0dIhyYMdXM37dC7O7GIktBmHUa0lOLUtjrtlPvDNtEtmPdoUL5t2cScpo9ieUu
BynZ4gTt5d3AzDCfAFXEuiD6s7tN28lYlnEKkIUrjDjbc5d7WOw4zQ6jZ/N3rUfEgPCAQ121c9d/
jSKlOdc2UyW22C123RC6EdYN9K14YuRDB8hh+zumyuAX3583Domb3p9L7ENet1iWh8Q4kFbLIsQX
6YLrWGA4AgWHf4SohZqNX4MocX21diP5yW2i/Wl4HKavw6OP+R5CLDytezj0tM29rkCojjkmDPgF
9veozIiRhdPNHwi+J3F+bP5YE2ixjGspU8pNcDPhRYNTB8uul8mZNzH96cIo1Zm9iJ9EjGpVKUfK
ObdIKSKoEGMPYEihvClZieNSn1T2cuv2lf+vBfFqxi5DmhQwgtbhnCfJy1GhszavqfioWWkzYn+Q
i9DiB8UB75wbmAQL+58tSHfuQCIx7TAwu5ONKRyykwJtcAu0sS+BFgZrTpmXXX5ucKoKj7ac1gcX
OVepy/MkIQJ2/d3NPxj9juDLIvO18WYZ2vvo7Vb4BziTo/ECa3x2ifuLvy6QKov2ixcqvytIgBwW
f0n47kZ68cBr0GEAhdMcsn24kY3ZXUjhIH7+5v5cR6ZrIsLspqHbpdcVWnvSeDqopTQ3gQ0xGjs1
q/1ZOYq0UhU+QG2wFVUeWevAD/SsPYNUKAmhwFEnJ8A6bkGeSMuh2tmjQgf1Fk4yED8npBmg5gZS
RPaYQ0a17uEyJySgd3JwtAOMOij+vFzce/Z4GsD/58i8nbSUoIOXoVKHACWRq/Prl0jStr0FkLMD
B+KXROB9pDs4CtpRGzF2oRH4MJetCsLpXNqZfllkm1JqQZho90yJ1KfxbbU6ND5KgvbtWeLJbC/2
VmLz1UxDf6f4AcVZPxIvZCz87jF+b35d3yJ8hf932BCHs9HeI3/a5n8QFPcRtMhk219us+E+6O6t
7HtMUJK41j5NBVuiOUPz81ULxUnFzl58rsh3/yp7KduGMStBjPD/QM4QNEJWVYuPjnLN1UjO9dq7
qslJHfqid+jKnAAcOdP/nSuBk13vSZvTgGCpw9h0SLVoDJXaWjc+jv4d1tNpAjaQXaZf1aYSvv5z
EwT4cVWe6mqX5ImkEapckPKjMYDTpFkvr30r6N12VHf/PW0WvaI78foq2fba8e8SH9XGDZ737QyM
ARQmqV4T1D9LL3xOQkgEGKpqI5iZlygraETGIzHQNZge0ixLtx1zcxLa4xusXRbZzw+CSCEAhykN
2LgN0LoUhQ848GecSkpKVswAhBCkWFZhwgkYUFH2jKXeOhcXo90Zi1UXFgCanb0N/lCqs35SMWE2
xHnOjsMZ8DQ2xm5M7HsjCw9NnR4jPfIvMSf9T0Gb7UeyQyF93OKYL5+wm0Y62asRd9LNfL9Ykim7
+8T0hx6p6pqL9H1pUEKNQTRTQOrHKY2khrtV4DRVGGw5VjvxPU8Ezghe5UkWt4Pfo/N14o/BOYYO
WTANAJqGMy9pMdB1SzSQcy39JLIXodKw6zLos5KiIuNQjKVI5iLz+pcXZd/BXGoy/dqlPl1Jvs+p
6UCT4DgtRvXqS3IDMVbRML6LUoMh0uRon47pGk9Aim7ozWII9XNPfHw9zgbYjANFukfc3ZNe540l
iZrLPCZUzfz1R5ujbT8gCNCaGdHNmg858vgXpE+vhpSgIjcuOXm0B/fqJd18SHJprQkKkUyMWvco
gUssm1lyT11yHYi7npL9T0U5xARQbOpa4cbjMcfQl5sSCjANsOjoujilTfqmiLhLo7hp9TmOtm/L
hZyOic5Ed6zVLGNW1iWKtH3idM2VmwmGf1y+Kad/7SyEVjlOJlv2cG2EtiztUuAdO3O+msnvw2F3
8Iv2qKWyNGoI4rdIY4Q4Lvi/8ey7aCcMAxlo9MRHFo/FDbfQf2UMGnc+o38B4kgn6zCatH7uKqze
mYSE/ZAUky+eBCiBNG9Rl/Az/mONTV5ThfmjeT34DBs2PGhFwrYQfvsVOkAUrpoTGZtatkWEYcbu
QM4FTy+wKMCKQCK0Z31SdQ+pBEU1l9FU7S0dbzY3qD4iv0M99ScwDGutU2oDsUyN/qcyTjNCJZZX
bZQjk+8oUZFw/7zQ0eYOPrJv0r1EBcLdc2oHZboid3sreLn/9qJworAChRPK18JVWLqukC1ehbNF
OATpWoYtM6C5pACZiRPbS7Pqt0rLvQ8meYI83TpRbY1wYi3cLuLusVTqKt2OUseYow5q71x/qb8u
MDYAynSs6MWWOPK6UzwlhpQW76nMunbMwfxVyIlytqxX1B1cuKUQceuTReHAv6f9H0bzmbLnJBjj
WnB9IfRSkYW3VpwibdlTOV7m3KrwZfAVoga6tVNJOds/4xtzWor+QwqDjD5TscEES+dO40lG81br
znczR3a1InpQZE5bKBjP16kVJ132nrzApuEDvHWu/tgx2+6mVLQUdgRw5d8Wop5yjyMGSjIqf9p1
xb5QKLPR/t7LtBVw+12xNCY5TGNA+p04EHsGNp2duL36IvQZxg93IveWd5pvlvViPAr5FrEsLpPL
WwM+GeLq/gchgqsrzSE/jXOD8gmbumhKG3XZ/VanTX3jzrWIcxq8ctJsrbSNX3Acv3yDE0CQZEN0
Xq2iGiNTpSVDPXkApzrgn23gwrB4gVdytvMVoMWkRmJt095z+l+XPYl71EVQQZ/DP/ag2e4rItWp
N7nFrZ5O5cHOzhmuh7ZeRS0hmZhklxJTQUwmW91HKgFmCsGx+Zdmx4ia6lLmwynpPQUxAqWgpVBh
KbEvZkCCUyvSPJzsITLXFg5RSEQxXvkgl7zwywyQEnXBLlZJx+pIXF+AzUoxicFbLaKuEBunoMhY
cIf8I5yIBM9anf7q4BCiZI2/iLFdiKkZ8RTi+PphQiLBQT7GNMgAVEksDV6pY4dHopj9vTUCAJ8w
sjcUvhkIb9kC4VaBnyJ+RekZELF+gwqUqg98rFCrpT8b3VdhcKO8lQHDcWQKWz9IO78GxZxGxdiN
GFmOsArk/xIkI+IYfwL5FynK9BKknANbkREcYuLmVyFFuPQy3P692c87ffwmmMIF4kjaiYBf4NaS
OzPtXzyp4s1tibZVa1ynWobNpdwJVp2Ar2xpe2AdaijtzY5hPoAQpAvOOLbU1m+NwDkuPGfkXMQJ
6lZDwL+7iHVjkrt+nmBZKSmtFdvbf7PyuCwL6JU2IJXhFBrS17q1oFgS7Fo7zcd2YiTi6BwFIIX3
bg+RP7hODsrUebztRTdhl08boINdDKl4TE8gPSud6wCg3TSS9CM59XAFGmW+DEw1FV+32lFTY+n9
Pfs38zO/PigF8/pqLd0na32z5xij3eJLM2dMKbc6gZwmgEVMGoeoJn2f5YfjYmrrsnLPRmpBoTqG
/TwCfMliv6JLvnA1pjcETogb3apqz6UrnFQ8XaDJEi4vTem2Dw3yqZX/MOKPVTg6vI4+yLdMq4kx
hzyAWM3pwZEJdw5Idaes3RjRK0iqSWG3677HetWDcxGcijMnxY4c5dXh5Q4qS5ngSERSvTVu+HPx
aIiauttbZqMBdPVG7hq3VgkMuANeajiYVgEh+A1Bd2YN08cfKMTTILLXBBO96LEpLuE1jWM1tFvK
v7vtkZ7XAmQ2NVh9Hi+XlL73BwS7kZ6P+AwGy33VQ+YYYEgj+ZR5/x7TLmjV6VYuB2tdxpqFaQ2s
X1cUDQz7PlZ4no59aeSsLe0IfRP9TPY8eSBAufsjb2ed5Pr8SmpryhLiKsDmObiEc/fN2JmmPihc
Yc6fIPfREm34aG8Zwt58hw/Jk3/vVmxujvY9Ihvm8Hi7SKi4zTQhfyp3Vo/aX+xugMHJl87PRoRm
//MM1ijiJRCXkHAyewJI2qVLoxvkGKKf6en+ZQaaidIquYLdBAB4q73sIXferwxFiyA5KmZpBc1C
Z5k2nzYfraswaQmg1RO0xjS92v2+3BkTyO39fh6YrxIlm8QIRbySVlbmKRrmSDHfIS5YY1T8WgYz
jYBUsqaGMevfvg41ea1yqgI6JZwRRa6jkM+TcfCChmlljWUFhCUwoeZ64izzm26GtLdRa3KVBaPR
MjbqcsEDD2o5LR9cqTgDt4s2avhRSR8v+fPT4c/aKi+GD57dba15DLnOW1Q1FonKoTarHfwC591J
CTCiFCFtAq6Ad5yzmp0KgFeesudZ9Z93ZN+hTiJc4RouP6f7GjtTGKWlaOU7Zn0V6pNAXzyz1Ddt
H6vWyvlrUR4f33tamfa98InzzbmZ7SAhNkAqmc4HEaGKXfu6puHHZpAJnd2LJkH/v4sKXsviiX2t
TnJR474iwsejPBTWLQ9qxCKrdKwLSvKiKeioyl7q0ThSRLGGfb1AQxgUYbuigaMn2+aQvXwUxLIs
f/Z6KzXYf4M17RBQiGdWsnWwpTcE4R3KIUVZZbrRvvPTtEBRp16a7A4KrhP17gNY0V/5lKqoGqGj
n4BAaUJSxfZit0BteNwS+IPWW1VDhiDkFppsDwIU1VecTLCsEi2XywMG4EBTW1n1KUl4cRyKwUrb
ZsnAqVXU+DdvRr5BHnfA0fnBxkl8IUJ1qHTZHLFz9dp5j5JRNZ7hSL7vZ/rU/wIKJliDVLc4arpt
51VL2rkXneBak95WVh0ZRbQMpFQraMfHMoENCqiLFdHKR2zfAsH+4esXFPIUmAl9ZcBmiqeL5R8o
ueekN0uqWVo4jeRNfBsX15I/m/sTmpjiyccbHjOXFvMeCXsmwhUjKKie621mKDs/VhmTiC2ppX4q
Ym3uA5xuiw6NkK8r8Izt0FVUN19T4dRWn0/kQvDmL2Sk7LYJIGS/ASSoURMBa3LM5EuKBHyGuhZF
QYhui3J+65ICWk9b9kOSGLY+uu0mU7i6W0Oof9cDpC4L1vLEhoZDcT7/PQklOp/3IvkssBLEDYlf
8KixNum4uKhc1N7+Ryl+0KmoRyCqMBtIorclGwJqyJnbuW+RM8QYfNbAIDAKW5JCYbPosAGU0Sbl
w5bwoFnRBVjVa4LVD4b7gafS565V+J1OzvLG9jRXC7u5mYUNkPVNy6z1TI2wcMiy79jN/mqEVUen
sNKAEtUlK9OW0yPY0hNKw0YIkZkzjDwGkNKb0llrEN29cHcy7jZ4V4OSbYIt0HU6iJu7+adHmsoq
Zbhs1YU0sONqQCMMQpCON1JF4wRBdajcQ0sdGPw5gy1s0T8ux3GgKjPrlpsJ3QdL6SobuxAAOoyK
DX1Eou8cqhIYHhKcB7hIgOIq4iex8Bq9U3shgwP7F80a6OEJSCeGya845Fuwci3+9Nuappimvh51
JQDpkPHite5EqqMO5PHkTJ1nX2I9KgE7D98dYWFmMPi69GrtTfbcdhPNNXvlC7aLKrY3KExCa8Qa
qrFsYzpEGeAMI6GdHbyauwBzucD9eRxYik/cX8VaKFdr+0jWVDYyEZYWutY5R4IkwwzqW8A3Ehwv
qyFOPRlUjUKMlYnTSbfwHmJ8TTkhyEwWl2Ln0IqjPE+nFMAb8xw3wTlWC5bz1wivTNum/HZEeoqJ
rwk8dXgBXiFi5sjUg9AmneNec6HvnkVaT+P3PUvDUUryps5XCgJqYpPyJUAzyvpYBtFel1C1xF4B
hOXAF/6nDNVTL+JwiLrsgWpkzYKsXqkn2E8TxQZeOdbpTr85hiVnHcdSC8pn/gV5egnsFsjgb6zx
GrnjAVE9WDy8AUqax9W3Who5oBoG0TvvBoW/FIVkPiX4r8AYAJxIxQRKH3IUHOQuvwEXKZ9uR1KA
SpK2tfGebXjOL9b4rGcDqKrky5KVjuSbKazK4mSCpNSJxlJRYXQNO9H6UKyFZJ06K+kKuxgCOTXX
gmAC2P2vhBZ2QWFZvOD3s0Ie2J2mIOMxbMdvK4Ts3ggISqPfDyL4O9MqTqPKHW7frob/PjjTARKH
9sjPqP8Kmh5R85pusSg89cqPKo1OoG6LTCixpjpaVMUv9OBCouNOoTq1Gh7x++TFXgzsVFu3slxB
+1ITVdUd8LwLA9/q9LhmhQdHFxAC3VWNK/ZopDrD6+1+bLWo2OYiIw4GTbMCfUHME/yty0K8Cm3F
2bVnLE96cJwX5B2CQXSxk92vuyZ3QQIMn92dLMBHmYK/Z3imdZNfKSlGlqcwqF0fWW+qIwmDCeMA
pJIaRk8pV4unEJQSyZzY7ikHc4zGLMhrrc/2nICYWtzFNa4ueKb4Z4O2d9Fws7OFqcF8KBzUcnlc
J4ls2ybMwIZgbOKiLlShA0piO4r74Ci647cv5MzoORUdGjeMr/Rp4LJRDl8cC3lhVIVkHfEToAdt
3/0RzDgV4zscrWsanjV4Ge500Fu1/UNzxwEgiz4rE8nq7ZdQ9iNfx0NXwJK5G8yBuVyi2cYEqZyz
/HcWgO8Iyr7mZWJqzdNXyWusnZjUbSL1nF8SglwHYXnphUJGk2r/KsJ99sgSz3FFbtbIF1Pl6JLK
fo8oMvJx/StNErlVsrog5TI0Nkve1eIRLcwEG1RnwhbIIWLSndc5G4Iap7BUNsnDkafvAAEgQybq
3Xq3GnzIbOpoDBA5PD7FNDM/bV1I6PTrzCumgyTvi6iPoJWSJX/eIVGWxdfve9vcRvjZT/P+h07P
OFrKzZRM0Vl1VumsjoQd5jmBUiymhIMKCDEDz0tOFzLUUAR6s89YI4kiObZnN8S20lcQ7tJ1m4oN
6fLHZ4xKWHw03eG/av4DplrT9Nwh6T2RNHN5jsbGht99J6zgDHtrA2Ib2cx0egNAG5qYV6rv9Wxv
+EXkb6V+UZVkkpX4boaKdX9NOdk+/rN434ghy1znp1mQy73rFuoW26hi/XfFmejuRvLn0QZ0GnN/
gVxlqX1IYWKwaSv+CUHRpT1VkMt37PEy0pcn9pXMK4kmtCi6zbrwCkgOZ1rPyIUz8NJ8p1tOitSD
eRWl6h8VFhDrdSUWOoqIp1nLcoaN/APD0s4Hqpe1C9cN+GeIzTMQs118fnovjjGGzUEGlwSzrwj+
yklQXW/v7qVDGnARiCbhADgxQT9bSWrszKK0X18bZPS0A87uVtEw22qxoQyV7g3j5R/HDhtv/qL0
KVf9dsxjg9PJ11+G7c0JN+BwVGUAudLvEx9u7VR21o6/iMgmpGZkq3rnFD7fTeHjx4LIel89MeVl
lOY2ZunJPtHtGB7CcwA0uhSsGn8FkucXTpFM0VJ805I8Tqu7/cz1esVdf7LqOSRiHX4jRfqszkYw
ibtCELgkMcGc8K/9hZ3SFjTQh9XkjXApDs3dcAsQyzlNFIdgnZySSRI1yzwazYzekapufNBfl8O7
KUH3xmQMdYJ1PqSYLg2v1jA2ATpy1ax3nJkSnFekiugK2LcKcZdPavBRlaJAg48Wxqd1FPTPbMBD
0Sgkc3OeZ1a2tS1huwKUR5arYxPDjt2VlOmLljvyh9bAjNda/+DZWTLDn2D+vkrz2YLia12zCBTS
CEOEohb+5GW0r+SMj6FDX81QmdTf+DeDkvp2kNdmksYdtld94jKbeGWl3yPcdaqNCPWz2wyMF+Kr
As8j6bP9STYJ0WisCv0BpKi2tHehnxutJrcT60dHjlNMJoVw1q4VW9SOlvWKG4euBC2xMzB5skEj
ikL4nHgrbICqP2A2zTH+D+WHKsVt87xoyS6rdoQuQJv8xXc1k8FGvZUN2T0jLgfsCvpUveBgIj+4
uIh5S5RZF4NQTR7Xi/Z2lL6uum7+KhMYA7FA98h4n5VNfV8nm/+iKphXrlhsXFB4gdweR4n6UdKG
m6BuUTJo14YZzydA2mAHTakbg9Rp6D2gxSoeTrPKvG7ZQQR+UOp0iOjhwwxMlvjhu/fEB91GOanH
7/NbnXWOiQ6aVOIYnpUEZ9i48RNzb+VItzRdXs5xzd2tQDFnikd9fTvjZ1FdpF1j3u5xY6iKOma0
dKZApT2pAEazAm0x76hBRo+Rxk9sVDnyR4REH54lVBdKQ+2E/9IybNXTTt6UrVmaCXw0/VifymSO
j1Az74IVORK4Jg1qf/oYUiSrXP/74wJcZf+/DxNNIHy4CkG10dnP4Pb8moeXz8zTxVPEDwS3MT0n
mFjcDsXQc1DuKIocm1LXTNvjGHXACF72/5sVTwyEJ6ksdV2gC6pbnJQWH2cP5vWVjnsF5xyon1wL
zNOq6v0Lv0K2AfDrbP60wzHfpURamxNht/iPzuRjzuaTXm2GF+L5vQ3RhUS+Qct66rpeZs7Np1nG
VuG1iB9xKdBF7vFjE9xpNGL2RX/Jk0yWay96vnsgdgGoJWasL1NQs6xi4nlVm5ltGSJB5JgXH9aQ
/toBkRitWxLGXS4E8qb91ku3io28FgUBoevQEOTLAkafvytHvTptuY51CnxSasUrnr5o9WvbbBjN
J13qRoj1IXGb1AHjwtoRsSXBjWhKU1fYIl4Dv8kUYunfC8gPfZErb3SM/KdhD7+Rlm6s0dLqYuOf
dkTaSV07S7ttCUtEV1PHWs95hYiiw8Ux4pab1hpy9L8MtyxeaSk4o7OsExnpR3DFhYM9/8qHdUEb
gRcxcfh/QYV9/RX3LV8+PLsysem4E61eqHdLWpbAOL+eIZIsAyDWXijJLUfafOgRPNlosLk7zBa5
BGNKZTwMCKo5ppL+huythWr3w2UtOG3RxfUOfuzfnT18mSWiEmfa3+2hCia7DB/gounfw0IMRxV2
+7hskOJ1x5WmaAOXaLTXp8NoGntf5svmRnF2tcetLWBBbtyAzkbUBs0cWLEge4wy/HanWuDZu8Mx
xnbWtwcJ0TkME1wFiPoahLduylRhymRLQRq39/NkC6NYPYNIrMpV8/YopyyECo0EI/0b5AOzeZHu
5lI6xzdzyByfp39OBsQcmPNXSKnXy6i4WMLDh7ODfhidSdWoQYxewIeZ8+JzH/FCUeyQqWsNSOfl
ROuRyzW3QTnI25Vx3VafN0Eh2bV87jiIhEvmuhU2E4zrNL6HMgmx/mb59yKDJtmXJA73ZklDkaAs
kXk2VurkG/+8ECYpbg/eaxWFtsKibhj4VIzWyarJIr3uMBoPNiRwa2x0Z0xJU57G13WeT57010JD
yipdy5SEfrbtyCjYI+tvd1va5GXoU+sQQZzEJP+5ippoYeDDFKOFgYRjNX7cmRFaNQaoryRMIQi/
c2nA94oqlHBCfzskJFHGJKYM1FeO2FMythx0Ld/Ap01JmKRBNwgz/y6SGhYABKeTbToFegQGvx0S
u/dLC7AYTEtTfHsN+4zJxRA6zsVFAD/MZFVAeTiqVLiB+Ti4WssCAdspnqNVPuovEHcHMZCGoU30
NV3oPMnQXOExy13D2mrQNgz40HbxRoGOFuXXQjBKgC8g6qODVz2oGdMJJAabX/JNtqZL7JhbxHdj
d8j1gunKWO5nx0L4XnESBRO2t/SclGZkceqkzg4xRPV1iTqXxWIHjZxw8dT0IsmW74HpoJB0fV+t
Ax8mcG4RHgegDtwx3w8CMffZawk8RQ2Lt13AcZY0xEt3N0SLtPKpqvwXGm/GZHS4sFWwXVm+uZfr
8rwSojcWIkbiczCEUAMTg/k2w2+2tLMgznrK7GoOnk1AMazdzjQzkx+oA2gdYW5ncPajVBFod7Vc
pd3dwqOLKHQvl8QKCC0Q9NLM63NDkjdhPL9+8TRBT6+7CCe3ZcXGCLfatL6td56d55QVoVGrnSWC
6TfSYKXWmwCe4Du9AK8Tkm38zBF2bVHoiHUzIqD72nnpuMrYbOODPanUwCKdgg78yLhpIaQbDTpp
U6JxjLg/jThmhkte69L/nXaIA5hS9R+5bgK7kEarKQ7Tl9LcW4KK/3vIJS4MSuD9zdb0tk6tg+xb
uQsoqRTiheUrQpCbGYqC915sem3RUYi7CkkBKC6asUo3hyaEnIIE7/qTKa7Wmkk4INZjaJz5f7ZK
MMwYmnAwx7+Zca0TZ9Ckxs9umW/BZcMdAclZGrwX+L8erNL2HsiT02aAwE760SCtPn/QFLXCXu3U
QdLIkIdPXMUKQX4nbKfWwaM6aP4EU/yp69NPdF4SXjDhF8tcgdEnaqRpXFJpuiiD/UhsCVWP/Hc5
yiinoI+iXH8jdrtxjfOv+guA7nuNXqXNg4Q3mV+BsC3oFoIiBYx6x9sDNTDHirRqApzhiXwZHbqA
/1OrnA3+VMcBEFT1rU+0QjjpecsrfgFp31dZXv3DpS7Xzx8m71ct5JnTnDDaNxqN5D7/tDdrZIwN
o5JgHOs9jiFbtneG/3uXnAHd0DSjqO/N639s6kqV0fZdjwYkYqsIZAYfqPGOMO/QZW8hjhvFBxNm
4msvupxEmfci1JAUq3qdB5QhIN5/BDZwOqmLjp/79wNcGSSlipBSFvTF0SsninFsirH5OwCMPzpK
BaT+G6+5vIvnbHK6257ZvCEGEEobj4o/JZSAQPEZoGtENcrIkEpbPWDZ0bOGEzz+O8evHrXe50eA
lWUzMQrns3AyFE2CrpVoZCp8odOnZJSuJ/har1WgqOWrzYD/SIG7r2IsADAQoPshk2GRqxgbV9nP
lgZJlVWzSoQb00zyYSz7CctgORhd1B+Yppi/GP8kHztq21uB6avJ9RjbGb/d/yDDq6gNm80HAYZM
A9RuVHBflOoktGz7KdsKBX1rEpMeq+59ut9CCulnkbpY7eL1aDub8oDTK4BeXcXxgvXpD1zpahqG
k8vQaBu7M7oDdcTODZf0romMEhiPs9NF/k47LNmd0FokFH+g//NIgzTp9kya+fMf43MiD6bwagB2
jlpGDev36AemXSnxAZ5N68zzm+oTafnnRNnzDR4UIUlX2uDuoh4ZAetI6thHpEO+qDXvTcyADKjt
zbJ6ue0DK7rQIe6p9k17LgdsQtzk9GnYJWdTdwd9oRDxbmXtwvUhEVU+6GwSTuW/N8HOYjTNaxIN
2smTCT2aiTGb76KwghJuBYqHER2agAZYnjhsfGyub+adu2mzw7pA5vccyqOv50VSnP4lOK7nd8Of
4A/YzQ4h5VJM1pkye6V12gN8TP3a7NCxmoJqF9IOEsvjiJMb4aYg+ZMDHSZcodtFBGargdhaJ9PA
hLgmeBYmUfYgWnRS7bc6qsflUEg8yPB5N5TwvnaUZBhk+lQZ6+FHW/UEUOSohvixqQtSBQPdEOSQ
gvXWop792f9+AAtHY11qtwD6cjmfi7aZFe09gGgb435kbvZ8lNYhm2nWBYgWoz522Xyq+EvuNPcD
zwFV66DYCtdD1XKA6Shr83aqIkv57dmTaGBU5+kwSY8IB+AmKZglGhLnKOUCTosgv4TgXPlGwHnC
nxZGtlHiIZOWnyv+dlbDpZxaUkjXz4rafozzInhpU1qYzmT/lc3AcQEEzZ9D1njNEA8tdo8W8tli
06MqCgl7OQvIbNkuUHkUMZAISdPha0iiD5MFaNL2l/NtIyeIB3A9K0lqlVuooSUhCVYIHz0OXnfz
uwCAMY89iwdN/Ka2t3yJmrpc5XkoOjoCYMx+k3gBOc+lAeJRNaQ86kQwyx2j9whrutSDeG9t8E2C
6nlJgRZLEwlq5b30v2sXr+LlMdhvwAgFYNj5CoI1bOH7g5E7MT+cdS4B4tok9zZIW82uw9c6yzah
+bNPEzolPQMZiDWZ6MQ18nRzGDdgOsNMKsQGACiAjtnHTz9sY8bROfGQs21eNTrz4qEbT5avyNnd
QB/235yuUc6058T6UvRG5PZW84G+u70WPTaWRFAxunlr4Wy3oYuAPvmlKCilxkhVjRkGB6c6VQbG
ZzZNz87JglxmrGueWfcDt/f1GriuVKBbHRncXTUlqEOG2EYAcvw7HI154dbp8D/ewDkjE+uwexLa
/29dRFZAV+/L1XZROpU84wPeHEtXDASR1rs4pe68H5lXjeeJGTN/+xDmFYzD4r1ZZW7V/YZKJpWY
tDhzB3ZnhrCCOasH8O0cVp6Z1F6/y41zrmF9kSGzlheTsYy6afUcY/2exIc7kjG3RqEiHMqrO5T6
apvuvaswSvHDZbo+NuH7qQCHNet6nUApCcQVqStq/OwCTaCenAPpOY5uWVT8w0maLbsTEnU17NJ9
d9T+Zqy7PRrB5xCs6Rn7jUtKL/iStYwguJsRizMX2ryVRNSqyg5SB6SdIzobTNT8Bekify4RJ8rd
TpvOBeMx5LRUjTR6jogNAmf9T0TKhFYwSBLkUvNvjFCitLKaJRFqCt3lN2G/DFgzPvNTVj2YQLES
t0nQl3ovmu3P3VYCZPTWJ5+B38EyrijhidxdF+bM5tfrJccYF8uODI25g6uziQuQ5kIR8abLfxSo
D8D8hXEKNm7NbjH2GZ9+2dO6fgnPqn4EWA8uTuX4SG5RBlqFYcg2Ko9rPb9xsr4yJMiAMYcxzKJ3
8xRvnn1cMaKGbdpiXqQHG4rEOCoSn67MzMEDx8Hj5kDGtjLToESKFq1/iQOLxtP1yReltod4/0Bf
q3KluTLNCTQAGR/ovDrYGPq19kV+R6Qj1/Rfj2lQnw7sCjRe1jjVfJZ9tq9IVxLSCVtjEiMFm6gc
ZH30bHJ+D7cj8J39wBszYzDJfg2XSFaBNvS7Ns4qp0Gu7vSgG/A309A5r0ndrP7zCvWkmTUToj6T
RffLI6UQGl3fzZBWWfpA2eqxLIpUehW4Z7hhtM3Mroe5zZ4tAJQlluD1BqR3XybpzCV9u1YKg0II
CREdgiNBDEgjGZRcViWQaPiuH5dWkPtpTaJZPAzLIAG015wGaXe2T/8j8VPMP8l1bIgYIH1hpqY9
NUj/Xew/Y/Hry7Whjp0TNXIlUUlV7dS3jWsvHV//S/yYmTXG4+aqp7ILC4OSbLGOQA1xC+BJ+GZA
3uECFqlpfQUggolljAFX+aRslTulUShpCbHCbfo/2lb8tbuv2QNNrhvdjVavhErEYFzBqQ2X6QNT
IwSlszVmBhAPeXPcxWFNNYO3TZR20DHo8rRGqExXDCiCMwnauXcaaGLyQIRNG5NA2AgNsxN2l/XH
azklIHM4ugP6LztAlhyI1q0FbG1mNC53smkvraUUBfp2dSutvxR57WOjYilQAfP9FYTkpNDpIW8b
R8uFAO2Rwki3rJj4xJUy31GUU6ONCtiHcTtYzgOqxQi2vxpeEP9v35S2XOhFmtenNVH+qiMNJUiT
upKHkV4tThH5AWR0hzWAeQVzF/1ftJOSMMHH2TavYar91HSxIF0wNlS37hpfFho4Nl2hJtjnqzYn
oCHodZUqdwELrNEpf89BsR8p25qb3xkD79vlObVg0rBtgsKOTsthgOWxTXcoSGFJkgVj5Pj2r1qK
dP9Bdjw8HYcJQO3RpgYy3RPGChvLMrX4QBDHPqBcW0eZiUjssabEedFGxp6dnyyNjZQ3rjCCtIYm
92rugL+W0GuxJ1xC9Il2jtnPuPObmgq9o1faHu+1Ogy9BuXa3hRknv/vW5WuZ3UotBjmhXkXheL0
+IebSEbxJEOEjM53c+Gs1wT44WnNszu4leYWTFqoPkf9OyKmj0kZSOUinvqhow/IUadc16kJ9Jz5
Fb0Ppje8679CoNtgLcPiwvklirC8DOdcwl088W/jrvipA5ChmDAdI5H3esCoD+sKyxR6ZaKEH9RT
WMhTCZnOCJWGgiiX8/s3cVVUu+IpC4D9NJkucat6lH2I5qMDyIOOyX0VcqGi3YGuaMhz2M3mnk3A
Nk2ZaCmoRwGVd+tpWLSc3xNNQGWdxIFg57/1Y7lDQlDuMt3SYPhlH9euFGog4VAB2GBuxzoWrHFC
x3IdNu+CxpLQOeu7gCBT6hzHXx21i0Chybjk0X6yjiIrPAaJGTfdz27GXH0yZBFSGADJgHX+e3QL
2rJ6TnkwlabN+2MvTkoREMOw1MZPJZwdgpDlqW8yPmCREIjGWdnPzE+ImpS6+nqE0FO9yYrpnK3L
x3eOiamU9tPGcwUt2uOck1wOyPHvv/iKPMsHTd4obdHi6g7Pu7ZmtNFQZO+XASuMEQ/avlHK40vv
obRKkTOj+LIlFRNN+Jidl/2NocPS5HDM0B7naTGinZwozCnZY/EJKS1Am/GI67MIwBWVawdJo+Es
mQQ+y6uBpWi1bHG70ctd7n7jCBc8lc3rOvXKiHSs9m/iuOtjKRMkOl1QVxCP2NDdws5lFW6+hNMa
j66cnAX0Z6vRFSo593HTECUL29J+2ENU5+JKsbzyksTMKneqJG9R9vEvGy9eO9Y93xGpxr0lmwBH
62sZkGuMSlFbXwgZ2E0tN/2aB2U8P3Qmy6tHOdVwNUl1KKd3zm5zmoOJ3T43THyiR53e29TFOXwz
fGj9UpyDVrXQadrnwydBc4bizudvBVt1UcOmn5yZ61qkZV+bXwIsPmDmHk/B50wP/UDCw0ltZ8Z/
lC/l/4581gVGz7iXglVqlBi2hzBscFC2k1LO1yNePn3ECZDdwPLLVQvCv3jwMw1CPqoK7PegOA8E
bHEEzSUg8NoaLo1XUsm8GDLwI/DPZZ5zPFGF9g1tNL4tF4VQUS6NBF2KU35qBZ18hi4ZIT4gwg0s
NZ2mY0DStiK7qYAa0b9P49RQjvwouLcSm7QwSpELR8JiGSNlWzDnJgSJJVde1oRlE0ROX0hIX/jx
0/hbamtnbkgWrQkd/kqdlx8ofw9kpOwu0LzXVMxS7QMVh1ePLu9rAcimaRqJhvg9jSGMNTcViq9X
FoDLyJna8ZqLg7kyxfMAuTiwVVrBJVh97Ekb0Qdbnwc4NUt1G/sysyQHl9CC4WfozIQG2/0R8pmW
2zGGfSfiK9OhEXuiATe5WyFe0cBV+Y/YYUreEpyUZ9YnU3cdSJcThTgynZdgVIZHRsueAPCaGXYE
SDVb2g+1pSDBEB1gDcJ6NwlOxoiC5A4rJowTc/N5NUBLSl2XAP/Jofv+P9xdoeUXz5tJe40nigIj
L0i6nrKNNW4h5BwFCVIf2eW1gllYOX6fR4fjG40zQ3o0kRZP98Xf7Jw3dgMsK3nFvbDAnTY2oyPc
b3tjiJbKfEdpZ66joNJAtvYaOTOhPqerN3QofxzdJby7+lqmyegZEJ7eUBTWAVQ+ZjoZmkeVfq8P
irzwBana9LaLNUV6Mf5jhY+v29qgYtg/E81R8neb9O77Q/T9o2GJ2DD8KcXIRoFjJS6sKA+jNZMZ
pS1mN2IbnWNDKmr5PM7MPBDzLM8UMMoLYkPt+3CO8a2OUgFF+yK9GAsxnF3JXYZM305moQrrcds9
2NSepkGC+YT7WtSLHrrXQbXhluZ5VpHHxMMAPDY8Oc0DoU1zE4+bwigiap7bjwVNqHlydT3iZn1q
nYtpiFHvcGttto8uCpuNobzV9SvCmilTaAU98U4UIpLoS5LZ8tvdcC9XDVdfyvotTO+aD7OJl4Du
maYTB/RbTvtgDURsxfLtoqf/TVDZ0G7Dt+ZeJ2/ds+oKbVOhlpsdfF4qZNQhD12imJEnKSodVRCn
Eo1KwlBlWVPM5NvBWSwHl2La0jp8BS6Boa4kiKoy9XYKn3PNI5ViOHr14uRg8v+gcDdjbj3wXGts
ftLfhbSHGdqPIki8Y1CCMKDQTkv4CHWXBBBDjiekbDmPI6WN7pxeUiwwL6NoTjroDmeRmB8vU75O
X5cFbFep6uK4n+jVRagpZ2iZnlcgjFIGUp6r4tcTOZ89aPyhLv4SNSBRcyu7Cnb1EHb7UkaIB7n0
Ng1ixjk9t3oNAp86QHWH4/xj41ugi4hZbGXgtdGuwrJ9AGtHhqaiMdhORQxTg1f1JCgUS6kDC5nK
1Xaw7zSNhAFpuZr4n8JTzsu8VtKpoJpaFqSGaUoE7R3pc5kkfUYg8Be3uyS+MBUKhOyIXfPaaUY/
Cp1Z9CQuvcH0uqL3gdm6X5biNtegixAnftZrhFNJRP4uvUdgPlvRpnJefavdDD9CmiSUgY8Z91U5
KMmx7Dg3PO+XJrhsi/HL5Iln7WeE8nDmPsPhi+rHXv0FQzjdOph9KLjZGGYdK3n0BhKUu0yBqC4O
HmqXygLr/zHFqfJWoR6ygw6p3dByghyu4fSD8h/gfCcC6eWX3wXIigA1Qe85Uwuu5HPjBtx81ESZ
SPg74lAikUTJIDzHGA3Q9NOT/MqIuDU19lHvYhIVC4hmNJcFSU4eHY+fAO+LZwbTm1wzV8zAI8u6
dVUG0P9UDoxTJvTrHYuIu9LhPYoRQMmrc70yOy6B8VPSHxhT5mb1uuoDugI4UhJUjGp01gk4kkG/
7gR0JxKq6m93T9jUmakkDAT9Fz9tsC4ZWlhDoNzfaMfpT3ZR/fIWsoUXHAjsrOmUtVX24qrdoVX+
KLkSLqbF1ad+aoD9E4it6OSSUjw7FGD7VxEj/4T0355aXH1BnpCSueQxuuaWYOQ499fKLZEK5YLL
Cwvw0R0p5E5K+krpVRIiLqjiEXyVKvP6O+bA5nA2jqJzoScNfjbAiFRCBXnLx4pKXHoRKqCFmaXJ
BWHG0GyjKGcAuGb9UQHcpdOe1VMNAsPlUaZdNw4kRNF9NtYpLYOu6FIJMvHptZ0PJZbl+lkUTvBr
BqaJVFxMqcD0OPLrHsn9y+d36q1WtJr0N+nbLzo+bfF1sDj5TSsYlWlGwmq3aTvXba4KC/7Rnmce
fD+BV/VInicyKoRYPwOQgpumhdzKkUI9gYfV/Ij+2zB6Gjhdif1kRUu+QL/3iYvAUvcBkLt6shFi
rAD+ew5F4/FSupHd6zKNd1Mf5d827lJDTxKDCuu4ruxL0jqeInD6AtiLAUvhxQuJip1xxZyf3lUr
ryu/6+zw1YCNipYHsUjJ2WaKKtF3Eb3jaZ097OfOEcGxMpEjXAZr01ZtpA+lIdWLvivhRMZF6qZn
NKRoC24mZcBNwJMQhfRjojUsfVVB5u2FBnbu/7qrVUbeEQO/sX0BmLzRW2rBQqsKWsGYk3KDvHs5
tDBuB/zzK8uDQunStQntexoOjLKBy8QsRwiYESivx0pm+VOJTZrww+DmSQvb4pYBtaGgPyEp/1IH
krUENLYc6hctrnEJ/H9Ld5U6BM0GAkoZo3eiDmqnCeero6xvGcxbZG6eVw+tmqNmS4/kvTVmqv0/
GhLlIflwnDErgQBBHbtXCl28zaG1wnSQeqfSgcmJ9LQ9/YsJzDNLxOCxodZHoODr4Nk4togOzf6d
GpCA8vkIMerKtT1vUWpoCocIL/pMACj7kVxwIZurvwndSwJdxDyeBj/8w02aFksHRn/pGUCmj9kw
55wQZy6cM4D4D8Bp+sBqPSlUh77xxqpzfwporyfiOgktn9ue/ssCfwHerkxbwJyF4Ceknwq4w7LL
yj4KoC6w3WyAZ2EwB4MCUwV1ov2mTQ20C0ubDawUr74GS4bd2Z3N/9Ii92O7QHH1rXk3eOhj9myR
RVLBd1X4nvQqQcRYj311PQAYepAGRw6cxBRLlPXvIv+cGfe0Rv9q7nKUh+aUYzIzh2h0Oqg64wae
kVLtDP7CaRikEbSyfmwPVC6pmUlu83GqSpsoa0YOjWA4iyAJwP475LS9yXC2hzub0GzYJ44pKsNt
N9hQ4IXLpclU7t1uRFMgZfzL/Ck3cHPdWK6fUbAzgeFGh/E3Kr/COzIsk7Uowh07AMssmgmo0tac
lAQmPGY+nzSiXEiivOSBcvb0Av1mj+N7PI39bz3zN1naqxjUAVu1a6E974TV26N4qgKL4SeY/o7U
3ON0HkGk6T9Ypa9cgFiehvF99jcsvy+0qgCLzCZucU83R+tOrv1pc5yuxx0dr1GaCyq96L+mCB2T
9io4yfzS2MV2z51u1JsKHcsAT4m9lY6HT1bEGg6MwzPIdNsu0FR3/OrQy6sqHzbiT+Y7QHGocPXP
HEXPgkuUrRrq4iK/xbAzefK6RN9A0pl0pKPOsW4Ar6lVDa69Svas5HH0V3VIa2xw8fbDph6W//wr
vIiu8BdSPT2FcCNHCzdwYb2joG7tagxC8Bdao4GSeNg+A0BpI9fr5BfxcQw/QTvJOZDFpFDpzNdW
lq0bherLAMlcMnVUPtxpSlL84xBP3amFY8dtocKnseDJb70ozzEwwpk0hVYnLKC5MhispwXRPJ6Z
7/Fr6FygV9Nel8ZAAfp1/ycYxsw9B90zqcj+bKBzlk/GUYL2I6vLqn6yFolatOK9kDY7b+BJnvIs
bHAh+TkH5IbHo+Ck5GmVR4UQFN+SaVD8/k1u9Z16ZeJZjFesAoPZpnQ82y4o+q+hsiIpGeJ7Z3eA
gKcgZ9UcHYRK6aXN7Hb8+yYRQdZWxRZDy3yjHkaDW7vmpKoL9Cusl49GxInFApxha0/WJZTLdF4y
Sy++Ru7W8+bvfkzym99EIyDPOhtF4h+TzVmJ/H+ydaTVhIH+IaRKnBqS5gRzJI+oXKpGTgZ1fsv4
4hF1sTXIrF6dzPX11aUpg10T59bcaZUTaziJTCoC6BZKVV+zDDv0A8TLtuEDXYysdzP0F/GPld0g
BFkZ1yioPSH4tOxbbcfkWGCkdAmkA8a2v/9P9jIR2q7eXECry0R8N/Gbqe7GNOODZrhYlerh/rUN
mCqn+C+LES455eF3r6FOGIRa9N8GjaG3aqehuvLOLf/P2uAw9vfjTAkhMqdBWE9qeSg6zwTvgucg
BuF2PzNXdVs3Ld+sEIPI7S2DgpauaYKOBAwzHCz9bkgkv/PJRavHhMgkocnW9nS68bkowDSYPNwp
JcwL3WZGuKkLVjetUEmrkGqoO4MZ9SrHvuuYkygW0LiJ+S31Kr6d7lPrlUgAuPE4Wown6n4QSzuf
FozsBIZhUNRgWp3J9shrJ94LPK5mMgA5FUY2P4u0JEBt/hJjWBxl5z9Jog3bIVAfwRmPSoRJqxXj
VaB0CjhDruRt9eq/iv6CoQO6Djjepf6JyAxp9tbjf1keG8A6rXGVdYK0OcEOQfR91p7PHIM1hJ6u
SjsCflHCj6oyPPNW7RnWvxxGRtwoJB8LdpOfNDmI/nDKnkBC5y3i2jpd6Dj8Ho+VOvS/SL8hq42W
WVueBZKb597NT9sNbmJAkl6NCJG3kJzkhyRU58nV82atSOExfy7QTnmF+WZATub9rpFRH2+mdTEZ
/hfCdcfjlnjfbdMn523+j0zILhCrZVZ6UQMYiW3HTz1kEJeZ6MMU7Nz9TRhCwwC+YiptOQuO0Wq2
CdtEZYTkz2+qcohK617V6PlTqP2dZZG54TGD5hfao21DcyUnmi1m6EosxQfo4C7q349vyzvfJ71u
TspZXl1WAA0wM9VWFGc78PvRP/XgyUWrQk/qDp6Z8xKmnbOyGZkRdLjjx4Btvl7WENgBQNSnDZTL
URLf9ISmmKTBxGLAe0J17xAGPny0qGLFm0g6OYqbyoQ5yeqNRPOjXAp/sar+E9YKw4DHdOZi7zGb
4SLX0SPVTprF9TN+rFDsPi1dgNml4Ofnh9winrgsscI3VC25I2zfhx0oKWaTqkuKuFpI6YWqCE4Z
SEt4i4AUYNcebWm8gi6Y7xxNK3baNCnf9eiZmgsHFM7YznBmGf+Ychr6buZ3+MRsaUgNJX63Lq73
yKaKZ3wKtI8fVJzIDHnTEkiBLXgs+JNcUYXPmS8gviYYMWnoROA+oMCMXUqHzRpjf4/VXtB34r5H
9qXQ9k1IzZ3ny2zgRVaMYAm7eqUnUcvuT555STpcVX5Ryl1litr5G/tk0IX/3k7dt8S3J84t8kmG
hLTVQyhyryUBFGtfJ+ydK2qgz9Zgi1Svwe7kHmOnEywhpxQVq61+DwvvuEoh2qctNInQL3IWzCgQ
0qIgBWueeri/iwSlA6C4fobXvw77bf5/G8B19tKiLl2wqaH0tLGQI8gVzGXOcvW6Hw3jPrjQBEul
wJPU/CsPE4IocqdrWNKr+D6wWhjmbipYMXgZVdUfCKwCbKAhKnIHhUOf/ywcE1UoS7qHbhLqaYa+
imyabX107Q7W9i1FEGAHj8LUGzSfHLCCiQ5BAzr0kuhemA40S8+xa8o0Q1GP0d+PXJKnhsAGFvUs
Gcgpc5hVy6FnrOH8YP4ik8740ldA5vVBz6OZwAGK3bvZsX1eDuV4LvsloGRUUFqO7Q0Cuvv03Xgt
mYDIgz68V1tnyEeUX4oUpJhLYrhI9aI50fer2PyG/wotj+4PjarPNsCQr51RLxDSP/OQ7eC6o5OE
7NjtJ8LWtW2JNN9GaSOgGrOKdYpAXt0qhn6s+2/r4TceDcGKek3wGk7flKI8H9LSKVYGrDJQm1hJ
UjwNluOO6s+UDqgLmYMS9oVpztE5oX2U24w/QUJquKpIGshbSPOpq7kkQinRWglz1rCXrOG+y8j8
x3nxtGsaJ/g5fWyw6j3qmio8Fdn0fh3hZmd0//cuqCrj5nhPmbru2R/psaD+2mm43kR4OwbXWiyA
GSHtB43TzEvsRuMxfiK9/+flvmZkhmocbYWK1wfEcg6smndeQI40AG9vYLlxG5VlZRyVMobnjdII
J2el4DNwepQ9xnBiPqwBPZqXlpUWycT6nRrhWe3K3/A6CzynRPt4R+2KweJf9N9w6R7hSy92O+AF
SyzTBjGjO21BwEAZLO+Aj/BJs7So1sbfii2qKZVeLFlCOs039BPsi5+cHRtHB3kyqsQhk9NR88mP
3bEJWEYqoAe8wkoeARF8ywPxhvy5O9CUCaYJESbk45Ipqn3mcQ2CDnzLRaxNEAgokXnm2YiSaMuz
wCGW+Wt3/ap4YLBSVZtSqq9C0ZaUBWOgPcpjZtrPXX6GIBG/vml/Z4awYnzIbse6tBRB1kzxe/4m
GjlCMwhjmatmXW9dN1boc9qLFaxbLAjzE65hq3FGEJvUsSOjVv4Eia5MuaZTWZ/hi5nSnxRTVmFx
svWKwKVIkxf75XLyhGr1GFXsGcLln3SsP1SEa0xL7/Ul0VtFCik2LIo2RgpePMgVFYyS3MLeSSzQ
AFNZvTtqMrNaO40ImfKJk/E82yTolktQJ+tKYEQgbj34VWdrKCsDAIYYn9dOuG8Ifvbl0vSTykN9
nS3X8lqRyRgQzdWZ5mesBtlT/14kQsXlp1W4we8yRKzuf84ux9XJxtnEgkZFMHUUI1TRMyuSJJCX
Eqp2TlfmVgipiawgwuzO+KTHujJ2nXCS5fTEgwCUO3DGS6w2fJLuQRMhfG3cubMsW9MW9lyEFTt9
4vYa+nNm3ukp8WAslJOODM047jZWUVG1h08nC5xKbkp8H9hqG/0K2Oo97rJ9j/Of2C8PWn7ywImb
zteqwe6iaFqYnd5CVFRckm1ft3PwPyCk9uCxXtmQX3SERTk0KDB1NmHjMrJrhtf4l6exJvjapYKo
V8g1bNB80o//jMHo/noiZvLkbgJCcLX0ZuZ1ke1ouLWDuCs4VH7eyCmDQq+cm6CfkN4CN0wTz7fI
Zxyg9HyKyq4i1aKs+MDv894hiUP1gtUn+tFw2kLFXElxJ+dtlbJybmLTdhi31R3T5yQvR0DixqlX
pVcHXH95aUGQsDhsA/Z6jp+1q1fvyXyJHZ2MH5xP/UGR7TFuspREKOKROdbyUQL6M09n9WQeB9qx
TQ9nNUuTz0abmCCYg8rv/Styqq3IAKZQTtZV6Rb6NiFPjWwYZ5Xi4b41xs/mV3hLpVEQ/JpETZyu
JDRex9kk7hVm6OlpAqcYCmLEMBVNOAvEJdUqIl3OLlObeAOWpo3JdOxfr34YJYBzwD4cNbmNZFXq
VZiD/+RGrGeODhmg+Yj/3bkyYedTVLL2OOunYwM/QhPSxoMt0GZg1qnKYACwxs4u2OZQ+pA5B6d7
GVE419umS5j/Nq4vBcfp7F8aLPh9U2NfbzLLJBSgdGa4wFvUoUbjYt0QtWlVBk2Mbc7Kpi2q1+oA
A+rAjH68sHNvCv3whYERVpPh8T8PgbszTcF/UufKuvmRyjXduMOQTOH5RvW/xpGdR281fnSbQ5OZ
m50eFLQv5ohQJiUL9VOpvVmW9woQR222xWxeiUfRnQGtQycI+NQKwq95qLgWOsjZablTEFrcY97/
rW8fInyLfKeTn1cq/hohL4fGuXwKWrds3s3kXRfHtkucXKGZ0UgHbTbpMg+Dsb6GSD5olTlYFCFY
NDLK0CyPSkY7nH0cY8IHIRpdlRgZbEpMvNcVXZa3shmzh8Fza1OZpDV/vJmOFcf6U5TFN6HhKucf
/dPLAO6Q0hqyAc+zGPvRg4Lq6xb4a4ShM1wS1NG8LXKXRMdjXCHCwmDoFi4W0oLffyL3SqNPs1zJ
M0DEmC5w/fez7JQ0cDucsNnkSqsPTIKtGNwP917FyY8F6B3XbOz1ejnq7+B/a6q8sTiydLYhwK7j
qa9a5xsYSI9nw3z/eTX8api05M5bvKcdnmziSv0/Dohg7Y+cy3/OwcDHnizrJsk7j90uyjfuDYa5
lCpl/tAHYdhV/f+NsiNzFHn/uxTMWtlI/ZK9HUpvDMaa+HUUzYMusDH3+zyOsbkQbA/p3yyM7deg
8AHVjQUYZ4YaKvxYAARjw6f6S4VNUXVcKCe5HcqCu5foL84Of+CEcGBnCF0SO7KIszEJ25GpEYEt
rnUXD8jlgacFUEqyqrdZkEBvcayHTDq+u06XVZxYPyC633dP1VVARE49eK5mND0JP3ZWTQccxWkz
khFHElp+LQ2q1xx7RGUb8CKsdyW9U+2pBovmr6DSyk15tAI8sEbGcbsnLOtYftQWbeflrNH+UNi1
1CQ2/UZNJDGMnXKMfG2A4p9Bza3iN016w/FxbgBQKd0E0/lP9jljzWyrmj+VsUnEfo8hrL9rRCnC
IlTRYFPkJ3rru+gbhJnF6liKJvcLmggeeLQEuyAcGwXsLoCmEitmqgghdidZQcLgWCyH+HILozbq
Pq7z1ToFSDjgwrwUvY9/HpUZxQ46FB+KMgF/ObhDKLCLaf6oeQr3PT/Swnw/SqX54N9icsF8Zjgd
Kxmyf+M94ftJHkTIaVN1WnEH54bA+XqXA2TYSDUmMU9kInb29PSoC7PU2Mhih5psR19MwKzW2Xuy
uZLn1nmJwu5JWXwXzuS3Ru/e1jaelcq4lpTbDZtZW6xTBcM5hq7MvecgwkFooj9kOI0YLPdkB2yB
24WzGFDiMyUxPA4IMGYTEE03npH7v6ZVd/8voeBM458UJY2AH1hXgyaRWwhfEHxt1AKh+wSmV4S9
0KlCV7Rp+rOzcrRjHxZdMfoL3M0RYN9hCWGNmgsDOXY8uGYnmUofzutrE3CRPTqWDcysrnJNbTK5
qD+CBU96KydXZNJ+eGXE3DLldvoa0c6s9As7B80QddhsD4/tAl9DP3kn9nA9uE9UQClHUQaqEXAg
Tuw5CsEYE59wH4D2GtLwkHnfCAEkaIVVIiu1fYlysGBpVCswNhTTLGQ37oqLonLMJd3K8Svl1C21
F2Y1UDKQNKr9YbA8johVncDqItCo8gm9Zm8Q/LpD4mkkZV6ewGU46MI1eu3EoKCg3XJhWQQCJqle
s4nzhGnydFLbudtqZgDfzG+uglzFEGqAWfkgnEwa34o6fEb8jvJUjqLWvxVhggrGVN9QmBj0Nc6c
/Knj47/3Q7UDJB24zWEQaPUMcq6QeIXNEMEddZkdDJ2KFGzBsOtm1FYcZyIbFIXgfIIce3vPvbKP
SgBRmNYoeNNAHS4MQbhEEtzxgvBfux33lOGRJxD42lQBOlC+yz0/Fp/IG2rhmOGagvMYzEiW0+CN
AMOXuQDOr1r13tQ6o4OGTtyDrbTJIy7BOuLU9dNqxdx7dxUYvHEyQRqICYfyOujxrXaDkAyuORD4
6+7Pvxc1qeMEC5hMiZq7rT7rgKWmgwl2dsGZ4kAAMvfYWmev7lV3w5XtCYZP0Yvq9ZGL8X5uD6Mb
ol6iXqoe7l8n91eAb6UIxwRYHNhpTvJw1y2K5o3HotIIL8g3n/1EqasEi3b2TjYWxg0DiLg7Lfwj
sDSlCTVXMAdnQSd5b/wm+59zCSFNxDClOiWazGf13et4UvKQ9KLCKRE7lg7AQR3JhFHB5s1ekYpZ
SClD3hgvyygNF0hA9SuwKFV9X7G5P8FfIq1xMw6UWD2fnozNYvGL9PVSYc19fAtHym/R18LDQvrg
xcIx1d0GVYaLlB/YOp739DHktKPFzFstHKCd9OTYPyDyThs2J6uaI6vWVtholB2PB/qwhEskW5SB
q+32vOP/6yySPIjR1v/7Xg76g4ABCELwEJbAVKItndDOBrcbi2yF2tdxmCnGIHX09tqjUiWeJjQL
57ZeS3TfnoZN5xa8T0ZZXUVli5Qnr1jBi9KlGcHzTuuLR1bks3aNucGoeS3SYshkOl/GQmhB+wIQ
EZT9OGjhlVtFU+Hl0yrgxZaC0K4JV4x9sc3O2oyzpz3cv4hJm+oos15qzUAtBaNRRTjbBG6LlVLq
ir9plTRKUd1YVSw7DAQjfS9w3drPDIQgU0VX69qmd4fEKEksjXx67TjZ1kAoWt0n/EE13pi22EkF
BB4owMl2ZHxKaa1xm6M+Y9xIrgBo6pxXZqKmlIzGvwX3tDoOzmpWpYU7gLKC+HW1pt1pBwMVJr0G
9Jb2hzgn+9Dz24N5CFaACo4SUu1zGFpt7oxBR2mVKW21v6QZ0yN5sOG3bjcxG6OCBHwfHPCSnBwx
Zlbtxe7ZN9/y8nKYu3OSCn4JP1i49FmTx+tueVho3YantfpovFQHWoW9/Fzky3y7xobAHjxj0shd
Sqvmu/n7VQWGdvU8lanrYwof14gQYyq20lG6XT3gtN0Wp7//HcZ9RG+8aYKLYw0eksBdIZmt5mz+
IK5e10qUf1U/SnNya4MMDxHgCrfNYgEGORlg1/3rU5beKRbTQ7f8qEnBG9jXLSJ/cL/29JbEosUo
9e2TuZgtEurtekYxoP0ed+bpm+NpLh4ob4DTLmJsPc0ZaZaijvUPZUhPczBrQBrH2PRV4JsgbF84
PPK2cHcVIOud7UCfgvJ8YzzaA003dJ4PciLunCNO7NzeeiloZ52ki8WRDKcI4hbUpcAweUxwyFYC
Dg3L2mgzB869dipky/Q7T8BkSRucMORo4SE01Pl1xxWhcl7jMA+iWF7PIctHP8ok6C+nEXjo7puu
oeIKYvSBtE18vBX+15TDVApY9Cb4wNQvatC07LDSSlWvwavqLWqx7NkGfqrEQglKshgRjrxBHGBL
Ep6PkcUYRpgzQw1ReQ7xvZAWhr4iqOzLF1CS7ivciGiImoaka6uJEaxb+AIhAe3d/RNpGJ1Jt3lo
raMvCR/CKnaLNVQ3YRffhhQ/HdnjDNU6qieXcMHDvyvWGBVRDBXedM+CzDc01J6l6hEKbI0X5N7R
gRgPNcqzGKeQxS/us4u0KsoFP4Zi9QDj1VaTddTIN6yo4V/pMJh42oSL/dj2lu026aOwNKnNUsDC
1875Aoe3EDLYMSzkxkDy042tyfwPEouvoEeWn/pUH0oBpMrpg50JIrYdyipzXNFngPpZuskP6fjh
aG+4HA/M8gwNNH/UInJNmpTfhAejTqpimMdowqiMtB4oFp1A2tkbBIc744bzhglESm2JWqNPnpL4
gVkU2QpIrsBle9zu/a91XRGsjurBf1sMfUj6pa1nIRo4gfDy8796pVEotSj+43Nb1E97QHKQdJne
pzZkHPz9qvD0DT5c8W6HsKPT/h4DWkyct5dL5zZeLBG7NBBNxmBV1BLcfMc8/roX0svVKu+6L4c/
0uQt5tDeKQQFHyhK8Ly5Gz5BIPrKEQMI7za+JUoeCHuG951BhAu+M4BC+CW4pJTxIBNfBK7zDfl9
jT44sNybcLtg32g8SLRUj6TtZ5TVkCnKsqN7tlF9hcBlVIrd0Njl683rnWcpPZCapNvFIhqy3sXc
1gXc+hL0050usIZNsTEJPKJO9lXp06sCZpm/CiWKhycG1T/VL5DfssAEAuIajiT7a8gTmNA8w3fT
zkpgF2E4Pyp5eYUOG5td1npsxFGH1W6XKIXANNVYQtnLGfMn772YUYIkdsEXoG5h1gKOXGQ7NcwT
1KD8FjyFJAe52ATdmRxoRR5UuehaceBgoIx1jw1sQKWJmeb4nLo+Ns7xIz96tR16kAjWpk4w5oN3
p1UTm5DAU9MABNFfh3goWs2IhSIhgufEDPbygPP0DKezsq3VKopWmc2Xj59ITR4g4kgf8F+EdE/3
5aQmkbFx8jA8AlqEtvQDJzsAL0SH/lgSDVIjKJCLQhKpOiOUFCtzwdVf/Llma5qIokDL52iIfsuu
n7oJcZpj5//qANMScyk42oMsvmKiJDxo4TbEHAQt3ZOSPJQcyGObDs/kvplAFdwXOQ9luYeHr1xF
+nBXJP9RTnn0d+FwGSs81dv4P3cxsFtQtURcOUKqWHXQGtgXHv09OGCKvlNKKJGDOnQdgduqjAgy
puyDfm+U9Qf0dOHIPZM2VpLFmqmX4Yt1jZ1qE9xg9sgAo+numnZwI8ZqD/yQH34eqmF2TPAiZ+DA
YtsiRNqyl9KoiprVYSg69M/yPrxMdczLMrMVMYyVzb8Q/Saf21xTkVjMdi93fy30Zlle7yzC3fm1
q394r7zYTGMma/RBvugzqo4WOJoWPKdNyImnCYE8tdXSlXjvsFl1qUiud3/nJ6Nz12K3+tTpuY3w
SFZ1rtDftLHwCI6h8ddT8WtUK8gSO6NqeuG3yqBup7A9PqDPpGs5MEGD+XjMDUtTQD6JujcyhNdW
3Jwn0jbof3J7I3kP+ES2lBnt4kyfnmRPVyXOVjALLkJfgNkMMk45/NpBEHjwlWEZ+r6IAM1rihFp
KWEzVze4EVI48IcqrNRuVITGKjJc0VXPapekTHjcAMURtkRORvd3pqiwUPfZ5L9VVDwOBGTvulpq
y1fV53blqCvrePNQP9bvJLQXF1awtd3eryU4t9syGnnJdHR1c/YW/gWW+9I2JSEC+qNaN6j5aEYY
oHergP7xGwy7J2/RlDHXbESsWd0NaSUZtYcc/j/xUkKuTzU9gYc3HRRgPBZGmwBVvGFVEJt3Ogp6
F7SETfLU0M+tyRWYjGF2QPw9P7WC/kWSBIINUVnOAMaVYYrPQKMOON8sEnoazfVJh8nY+0LFhpJ5
aiDGGzLdmubMrH23ixdvumCIZuXzJVEzPIUBA1HWhqHHhH5fDcKqZyR+HT8ZSXu3gpvSoyFhxpHQ
SE8G7kUa+hP8L5cDngy72c1I3hlwwCNIHwt1eothOtsGmTZ6f4c+w1hpIAAjaJ5XBC2pk3ulPP3X
w+8CuVFHoztCZh+HlWzdWRXo8ScIhkXIp17WSu8W/P6Ci1DuKkrQx1nPXz10gO3ECz6X/JbmT7mU
uU9yj2hrIuzCM+BGiJdIhEdUbqt/eTf5B6cL8/rS8IYec174Kgfm8fEYjsiQ7ZSjnKORvOQdVfeV
OWGzwtqUqtLjT8bPH4Ybw9nQRwBTLw7F63vs6wZ361aQRa71AbELOKI9yIvxLKsasbSoiI2d9cbC
lqyuoxmFp+8iLkW1m2uoxPGRyhbGZ+GnLbUK0qQ5TAJnhaNfXYz+7xjEWUVXaYq5XzYiKuV7lbae
WUIg8Lch/Enq5tWFGCIfy8b4SiDd9Wk+Y+ewn+ZxMTqSxd/Lx9bfjqtwVm9WoSoAuQbVkmLb0qo8
atbEv8DZ+GhlN/mdmMhibuelxAAbigskjyeHs+YA6+JZp1vnCU6lnDqjUFjgJen39vjR9iXPjg+a
b30rcKtWTU6hjW4LmOFibuE/trH4aQT1WJ8ASz58gR6MHBsCkyUIw0hLHMKu69Nj4lztwYwi31uB
3XJl5N1u4uozQihRs4OLEe8YjQfLWGIVyJIvXTr21rznrPTkxYTyDiXUt4ERsan0088Urzsf/EiV
LrgsrLUJy1VhlymdhC+CJORNKyAkzqOvIk/FqE3TlR1mluQ86mDdqH2hd+oLFGfJ+grEf2wcs5q4
274teSSrF5uf0RsBDocXUllhpl3HPNmeXKuMO2j2nMF8owx85umGM0T1EMF84VUYyoggSO3+TfQI
MHHMv9y2v9u+cvxBJVB3r/k4ffO9KqgNlL9tn1wH1GYkASf9QaLvNkFWJramCB/ZdlO8wEsRQNdr
v4UzfZfJQxYwqrPM7m6n2D8h1TI9Is2u4hDLcPsQLIEuB+X1tq57EhQ2CezBAIzjJvg+76bw3GUU
Ag8iXa6NcU+rFJBgI7TR4Z3ecx2ew1nxyGptQ35wK7OiECDJ+dZBbrdKy3I6nZ5zTBEKbiGpuCg/
6nTYeMDfky3AJymEPa8qk+ezg4hkqL25yu5M48kjZyrOc8mbMGfxIz1Friy14x+NW05+zzIc0k4v
zILWtRYwc9IYXJVkV5xO3yLMMfbLxBCi8MPsvjUYUvnfkvpHyTuVEkO26knB80UIiN/cAcDNeaQ5
fa1K7x/cxrGgayY+QTLhj4Xq+EDHS8op7W6cPagxQ8xDgqwfJrLVENddjMDGnKE/DaMCOfY51mHe
Q+WdUh2mizl7faC4BIMxSlYtZffKwF21a61F8z3CqiUqpahYS+8ETktZrSytFLRImYbVOilxjGBP
MWUFJ24UgGObXwht6qXWwoMUKYpJq7VuUYiUWhU9kWd6bwiERmH77bPCJzlnOFX1H24nDUJgWGAA
RwrUQn2RIxcVcZS+JCJJCEK9h+/YmOhOE4hriuR+eHU+AevKPmfx3/hSpP4/lD+GSrXvfdE/HANp
6a6UbT+g6cVcMfckRI/fRB/0OMMwe1o9WrT34IGzjcH7+w2iDR8JVrCixsLI0wLTgftr1jpo5CNb
OHH/uH6H7EfJIHP0ygRaTX3Hl+CJv5+DWw07qAStKWdMeciW7ZpF3eKk8SpmSX7KfhvNFU6Aj8jy
LOESkaZksY5UXJwwm+a1ZT8vXdZpNSVYk4kxgQsCPM+CIB4E/2gktW7Oy52gFHaPNgoa1WTD5mmw
U2z1n9k87OKPhb8+NAS+N1jNp1LK3h65v1etiZfR2yD1GDw8U2lKeR/5P1RaV0qAbKqD5TciHl+d
N7a/Ztk+c5PGssUIrrytqxEOV3V98E8XtOCd1vgIDSTm3TgnuG2kjBYyzVuu3Zf2fOi0xXgBXgZS
3QkFNV6oyWhuhUb0S8gT9CU6v6W2ytg7KFpf9bni4ero7Mq4Jd6ZJ7otxOpdLerzX3LCuuPOJrGd
3zqNCviRoA9yCWyVPwummpUzLUMkaa2VzPPZqrnJjJvQi158+Dlrd/ccDcjfyg7+h7VkDfUmpKbP
kxcnDl72lD8XnnnqvA7k230FhQiGkRDN263g8KSaaP2vZCGah/ST3oFshwN3171Kk4W+uigovfLu
Xb2FiUwoUPM4EEFrI0GJn3K8mz1dpyW7XqQU2DFntaAMYkFurMvX1X2IluOnnxY2WhBGSyDEhqCu
11JCcPzi86eM+GTSOt+zdkChLolycl14BM/ICqyr6zujU4uk16s+qBHuk/9vGlAzAqTG1LUsve19
evrDTsOG2Yth8++QeFP23HVeCT9CKyiNj23Uu0J00VpnHaVLBjBp/Hp4JkGVZsiEwsxd3UYM8Qcr
X94s/C19vePgwzB+JZ2nXAYnfe5udtQVtszZSknoB3bVzG7WM46Yv4z3HNOYB7UDSLX0T5KBiW2k
O7GVr1UBuNnxP+tGvvrMh7hp4QR5bbPiYWaf3CIb/Hmq+QDF7EZDG34H90plszJyLah1gXuelpS7
lD/AdR/2e6o82LHjHFL0WLJ6uluO12P/h7+NJg3fHqoPegx9KFJy4IyT5c35tVTLQLzPAR90kV2K
w5CflJFZBnQAIM8oUhIwVUulfhoGZB2Hn3FrlVzDS5AnDzL2kv1f2cyHv/z0sV0uRYA3mCFVIfLt
JC0gqAVlWKAAdXLMKLpq0fNjNl2jZPqz3t4JcJQP1pkbtllk03kTMbFFYUmBc3Bey/9eSE/xBCRD
tUEkN+K2hHEieIPzIDpxl7eEtuSibMv1pGQItZj3AjBjvGyC/EpM3BFYSdhn7AiUQV1S7rKtHluK
YRgLWyIhuGkFufYS2A7J6TWPbgGN97msw5nbjw0ChNVM2SavUT7OfRLErY5e4Eapv4XTbjxGENAv
95yHiGkH6e3Cy+uxBzl9socKMpHEimPTLA2APiyPU6kTydhB2eo21Ej8IIm4e7nqTrNeMdbIvh/u
57UGEN54zi4ZKvlA0cpQzQI9qyKm/dD/hv4AIOjcOFDN5tM3yOENKlfcU0/DDbV5LUzdaAMJpRa6
Rz/slMPPPFApkUyzwTQLWczwghc5DVYVRdhhE4DK6iiEFWdutvVbWlFa9wBoXCM6PAFU8ZU+Losq
yj/Fewp8f9SC+0YFKR1sErcYfCNExTQaGzatYAqx/mgxvdOABqK7a8tD5UVZqpYqxNkHcakcc8Hc
kI+7CkO82KnrjhTOjW5lXHAu8+7zmBbimFtNNv8lcQ1gnXHMiJ7JY99DQAMvlLbUmLs3CFgdD5DR
O8R7lYWddLwV/3V2Wj2AnYM7cwYQ+5waZELumpLDUCo7uhDIvOp7Ked58G6sRFw13y+sghZQNytk
o7m1TnO/HWzP34HqC8+Zsuyz5yfwIKkFf8c87GB08bVHK3Ls9CFX/LN3ohSuRsLErmOQqGYJd1LM
mdufm5Kr/XGjFJGOGiKdh9KQFjtcP3foo6kXdcYB0cBMbip/VHWNhxrX/WmdqLfW+R8NYqi75VOE
kwk+QrRzQ9Ucd/OtjcI1W6nFxzGXIiOyi/vzMjN4kGGhEouGNDcDhLRb/6tunZ3jlJKazoeqBEB7
mnWy30+GYw9m3jqDCt1OnxvP9pzV0TQ3UDBe2ngLtJ4TeP7XiFJH6pP8V8kjYP7zmiRnYpvXbUEj
1fA+4DuG9HCsEuKq1hzYiZEzNNhM87k2SLpjGM50dGQesgh94n0JJCMn+jjdMs3WODAW2hsUzAv8
bVScd9EYfSh0E3mzOH2BJTW8BFo4HpVUUJQm8Eru7PZU1vdAyXBM7bk3aVVueprN9L8ZsYgJAKvm
tzgG4Y6GKyR0MdKiUT6hUIwqWQKBK8g7wV/23Ub0/TcEZhyW7Y6DR6hhQDcjve+wlEVpAkcKIAhF
wUWJE3RdUCIPAaoslY5dOP5f0QG3Q5dQG+WL76VHe3W9D6/IUUUB+8NWf24p+qfepHYbjYcX/9RR
eRTEN2ZohG82B1KZ7EabxZy0RTvXm/34lQyaWLq1UaOM9qwhHcK+ZIkD/huTS7M69TXqVPeHDIon
38ophB0Y3bLwwHEi70gfUCJrtdNxYTYjb7BD5V6O5itpIh67RiWc9l0leFeie42V+Qd6VJnEvXvT
AFYZeV79KyMi30Lc5yyjOjfYoXT7wz+spEo12PJQar/3TFUFn8xacgI9RCFSX+iuyiP5ERYGlPvC
hmtocXxdbjrUXZ38tjeOVWNvuu5AO6f34uodwqEPQ68NNO3//u0mCFjpm0pu5Qggnu3YyxSzgPUg
a+Ds6O8o1PH7EDVxuVYNwD2ILtyAOPQBFud3LUayDodNVqRCtr6oPJymasqAUw+8Q6sK2fQXuSQd
etP5H/7fIL/LCP0eRRIIQ1DEB7bJCwGrX+AQ9qZZBZSAb5YhuhTXEjMM2iOAXbaPsRdJqIvzKqCH
NZ8UBj4p8IgrOd0T8lo+CQECCHq3WyADqK7rH5B0KpxeKR19+srUfrpidf3qSMi2VrSTInOoVie/
Q0RTFK4Uvvk0v7h+oFfAepS2yrBu9MwNEZmJCfmyVQPjICqESumeOy4mCYd+q9Xgn5Vf8sX+58L3
mnBQHv5ujf9T3V572K7jqlucSStEfdCk7Prdo1Ax4ZMYoCnj52QOid0UXTwQCHq1KVbKMaofOYYd
seawa3OVNs5ElkQB0NJNARnzzbqgaTfBx3Rio7DMW6o73zkxY5b2LzGtggVc12oqWA0BN3aKbKEy
FQ2YIRiD4m+9xeDVX5Ie10B5wjpZoz8e6Qi2CNBCZ/W4avwKlqdfO8KHz4mDRoCE1zjp/NwfIimN
PaUHQZ9EObUiz6w/6yaKIGqHkw6cU3+88OKo1wEDigy3eFhyWrNauYnoC1jI1rGLJ7pICw7EEQht
Rj5RXqWg/CwCGuAjBwSrucfKOOJxwK9b83f0zxsNaS0vvSjT8jhm/JFX5Tc8OmLmeEPqtE02Hx30
4N+ggH/oPe0VfPTtp3VKhLcIQLLK1qJMaevRbG/meFi9wLJAP+6K+75ay2qM7ICfAAjlATX8a6gl
Aexc4Lk1FFW/PayaHb8XNG1RKigKASWxj4CGm41dq9TK0dUCC6/S9j9hGD6wosLsChTX7iKme100
Pc3iQDr/7xQRvj2TLkZoZpXKNJoXEFcDJLFWgJPP0Vrt83nN/22TO2xSh8vmgm8Nj+O5BnINf/x9
+I0XOGUno18g/lWV4Rysl4o69im2WyMVxx1lNFjM76cR9fiNrvCP+yceTmhL0k3u6CHOFtG62XwP
kZc47XoLd02RQ8/iTZiKDvsgTPYJVi2i0pQ0a58iLlyXe9UaCMNS61e5PqRWbqXGRfxR7u7TXz2Z
NGIfGcM36FP35bcRsveKj3jBDpM2w7em/ze+ugDpQPbvqxkBZPyCEK/+epbb0GMx16ZRbaTAzu+9
lqIYcDDvAvZE3YSFAna7hm8n6udpSZoJwd4qlWmHlnQBR70pMntrDFIE9xp2+a4Ms089F15+Hh8q
TglQ8v3mEZmh6vh3oSD4/4DszOElGVS1KvcK6tSUZaKgnwfZ9JEf7AQBaPwpBlQXtWEiHp+S5imU
HF1AKxUW1pn0Yp+5OTJPkGA3/qlYGJ1v02IDDViAkYSQeFiPQmrSVOBOJkcX7TKBIxqCc6Hqp18v
PlEEfnKM4jCr+GG0GKpIFa74jqpPHQ0Xw+XItyAR8VP2lS8fZ8fOGaHLAUxiPakyNhf7hMd8PgTx
ogepVWQjquzk94vE208o7U/6xIxegd46vNXsZRS8v2ekrKwiknVrcJidxQINqy1G79FHGVSTIsjF
eDVhhv0hZzY8VCMb3OUL+UAK1RK546drzKBy8+cc2pHPzlfmAia3EuPlvgDIiifwi5w+B6iJbCf1
ae/zLEYg23H7RUTlDq0SAEsSQgWCggk9/mMtCi5NRE0+PjFCx9cBKhntK39JvWPaqtOkI3ogurk3
/cFJdiafHF9VVWvnCFkSyQC4ltuwAlkPjVbIgrCDtesMtoIuh66LtboojwaG9Y1eP1OcywcELeQ2
sKivhQ5H4UXh9Hv/qgjyfP4EclyKNUoteCxR3cwFcsx6GCwfpYzgjVFkDmgDOTi3iG8yjh2bYzbZ
n2uu1pKRZwMFzhmr+PFwyw7SYK+lgRbdxVx9ursiUo4/Q5vqyIHDXWhknN6Ao51XAUh/ieIM8Y0d
6kJ7kRRDM93iwy08yzRSU43rSMhbc65fGFDA4nnP+4bhDY9ZBrdqg+UrFxkfseOHXqvYNn2xWHqM
pNMOAWbKSgHo19DOxAwVYrpxdbfFJy53H3cAvReuDLRUvOCOLQvml+cnC2k8DJqD0GF6JjaFWu55
WjnIFUi5cbUruyLaOJyf+7MuFfMcpD86f/sCTvg5CyeFNh14/nliWGEqJZeVxlFJBCtg9nOmA+gb
3eNabExw8HxNuC8S3beyPWp3QZ0jGJi3BMLXBP2k7BfgdfzZ7e5culRHVLztQo3ZQZPHXcTwL6G3
DBEdUeAI/JCaU2tfn8WRa3WOeIyR/oL1jp9SjWF7f1njh0G2HxF6YXwPEFKWT2fl9LJFfZpj1wmy
a9MU+XI3iz6nMVeOcOr2CUaNlJrgGX0lG81H3gN+MQqH2SbsOtENIPuo+fJdjUJ3gOtek84mrEMa
kFYBHOCgncSj4fDVhnuQA4oPRB4nQKak1zLlAVjxEfvEINwbpkijHD9BLhkWBKuKEiHwl8u0k8iL
JBslLBo5Ry2a5WtosgpF4Cq3ToCLKhWbCgQEWMXcg+ANlpHR7xPjo8Clsh3TbAcpvlCvTuewA2d7
VaGOSbwz3ECbwF9ghy41iLggOEihpNtfPReZPA3tJveLcwEHnvaJvbsR6haaDTgRQEXPZtn2u6Yc
RoDnIAFf2xnCc6wStWtSlyww4ix4OSCQgyhvC0N3kRBSi191q8l4gIn1DSlT9UhTYxxECNyI/WF3
eYPwZ75yXdthqXem69tayhuuQdKWAbyKEOeNVVCTf4/K18b6wHBc6xyBS+C0BtUN6zIXDUNwT9i2
TIz9v02xwujCJ3wXOhfV1gaImw/i1AVgzJNpTtDrisji5/LU7bq7oxd9kqaUuUY3JRg8hLEBmebB
ZkcEI8Uj6qGxMrKy02p4yyP4apEHMG9smk6V4hyA6Jqd9nV69R9Vf+dn4dDjqLx6+0Hroj5KF5jS
2AqAjDcOd3ZBXN14Qo0bEHiVWYBqR8SOFFKIZNJL251SyBoSPukEIoXTrpLVcyA+8EGCN/gPTQm2
mXk50M8u7Svw16i5OeoAP2OVQ59/bJ4ElGumHi/epoWBiPxWvCvbBuMmd3uzOJfpje3tpygS5OnX
+FyPm3Y5SANw5/wcYOyIIcnD2/+EBmqUplexpFEGvXIWqQtCl3esyEVGzX2Hw0e8kELsv3pApSbs
6qJYjPTOhcs//7obtLS2yMjG1Z13HVv9j/rO/mUtGFgX9cf7/TUVdHyYnedMsKSWKEFXSRzReL13
ZMe8+b9xFEdDD4coAb+FirsQKIJKzZSlsflZ61pNhL5vPZyePGBcyjjiXpWZlqbSuGDjiajF3DEJ
79nYoa/GuVW2rYuosRtmVK/oc0JgKjWyGz57rYoO62sb5LnovqicwUoHezPykhllURft
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
