{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648930371648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648930371652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 03 04:12:51 2022 " "Processing started: Sun Apr 03 04:12:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648930371652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930371652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc -c adc " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc -c adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930371652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648930372157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648930372157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379773 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648930379834 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648930379835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_003_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379837 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_003 " "Found entity 2: nios_system_mm_interconnect_0_router_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648930379840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648930379840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379842 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_002 " "Found entity 2: nios_system_mm_interconnect_0_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648930379845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648930379845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379847 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_001 " "Found entity 2: nios_system_mm_interconnect_0_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648930379857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648930379857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379859 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router " "Found entity 2: nios_system_mm_interconnect_0_router" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_memory2_0 " "Found entity 1: nios_system_onchip_memory2_0" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_esptype.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_esptype.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_esptype " "Found entity 1: nios_system_esptype" {  } { { "nios_system/synthesis/submodules/nios_system_esptype.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_esptype.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/nios_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_register_bank_a_module " "Found entity 1: nios_system_cpu_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_cpu_register_bank_b_module " "Found entity 2: nios_system_cpu_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_cpu_nios2_oci_debug " "Found entity 3: nios_system_cpu_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_cpu_ociram_sp_ram_module " "Found entity 4: nios_system_cpu_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_cpu_nios2_ocimem " "Found entity 5: nios_system_cpu_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_cpu_nios2_avalon_reg " "Found entity 6: nios_system_cpu_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_cpu_nios2_oci_break " "Found entity 7: nios_system_cpu_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_cpu_nios2_oci_xbrk " "Found entity 8: nios_system_cpu_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_cpu_nios2_oci_dbrk " "Found entity 9: nios_system_cpu_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_cpu_nios2_oci_itrace " "Found entity 10: nios_system_cpu_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_cpu_nios2_oci_td_mode " "Found entity 11: nios_system_cpu_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_cpu_nios2_oci_dtrace " "Found entity 12: nios_system_cpu_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: nios_system_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: nios_system_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: nios_system_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_cpu_nios2_oci_fifo " "Found entity 16: nios_system_cpu_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_cpu_nios2_oci_pib " "Found entity 17: nios_system_cpu_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_cpu_nios2_oci_im " "Found entity 18: nios_system_cpu_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_cpu_nios2_performance_monitors " "Found entity 19: nios_system_cpu_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_cpu_nios2_oci " "Found entity 20: nios_system_cpu_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_cpu " "Found entity 21: nios_system_cpu" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_jtag_debug_module_sysclk " "Found entity 1: nios_system_cpu_jtag_debug_module_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_jtag_debug_module_tck " "Found entity 1: nios_system_cpu_jtag_debug_module_tck" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_jtag_debug_module_wrapper " "Found entity 1: nios_system_cpu_jtag_debug_module_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930379999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930379999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_oci_test_bench " "Found entity 1: nios_system_cpu_oci_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_oci_test_bench.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930380005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930380005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_test_bench " "Found entity 1: nios_system_cpu_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_test_bench.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930380019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930380019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_clk_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_clk_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_clk_0 " "Found entity 1: nios_system_clk_0" {  } { { "nios_system/synthesis/submodules/nios_system_clk_0.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_clk_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930380030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930380030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930380035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930380035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_clk_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_clk_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_clk_0_sys_pll " "Found entity 1: nios_system_clk_0_sys_pll" {  } { { "nios_system/synthesis/submodules/nios_system_clk_0_sys_pll.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_clk_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930380040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930380040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_acid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_acid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_acid " "Found entity 1: nios_system_acid" {  } { { "nios_system/synthesis/submodules/nios_system_acid.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_acid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930380045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930380045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_LEDs " "Found entity 1: nios_system_LEDs" {  } { { "nios_system/synthesis/submodules/nios_system_LEDs.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930380051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930380051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930380064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930380064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_ADC " "Found entity 1: nios_system_ADC" {  } { { "nios_system/synthesis/submodules/nios_system_ADC.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_ADC.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930380070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930380070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.v 1 1 " "Found 1 design units, including 1 entities, in source file adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "adc.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/adc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930380079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930380079 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu.v(1617) " "Verilog HDL or VHDL warning at nios_system_cpu.v(1617): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1648930380091 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu.v(1619) " "Verilog HDL or VHDL warning at nios_system_cpu.v(1619): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1648930380091 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu.v(1777) " "Verilog HDL or VHDL warning at nios_system_cpu.v(1777): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1648930380091 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu.v(2607) " "Verilog HDL or VHDL warning at nios_system_cpu.v(2607): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1648930380093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc " "Elaborating entity \"adc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648930380154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:u0 " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:u0\"" {  } { { "adc.v" "u0" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/adc.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930380195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_ADC nios_system:u0\|nios_system_ADC:adc " "Elaborating entity \"nios_system_ADC\" for hierarchy \"nios_system:u0\|nios_system_ADC:adc\"" {  } { { "nios_system/synthesis/nios_system.v" "adc" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/nios_system.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930380220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc nios_system:u0\|nios_system_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"nios_system:u0\|nios_system_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "nios_system/synthesis/submodules/nios_system_ADC.v" "ADC_CTRL" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_ADC.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930380242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_LEDs nios_system:u0\|nios_system_LEDs:leds " "Elaborating entity \"nios_system_LEDs\" for hierarchy \"nios_system:u0\|nios_system_LEDs:leds\"" {  } { { "nios_system/synthesis/nios_system.v" "leds" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/nios_system.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930380276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_acid nios_system:u0\|nios_system_acid:acid " "Elaborating entity \"nios_system_acid\" for hierarchy \"nios_system:u0\|nios_system_acid:acid\"" {  } { { "nios_system/synthesis/nios_system.v" "acid" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/nios_system.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930380286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_clk_0 nios_system:u0\|nios_system_clk_0:clk_0 " "Elaborating entity \"nios_system_clk_0\" for hierarchy \"nios_system:u0\|nios_system_clk_0:clk_0\"" {  } { { "nios_system/synthesis/nios_system.v" "clk_0" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/nios_system.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930380299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_clk_0_sys_pll nios_system:u0\|nios_system_clk_0:clk_0\|nios_system_clk_0_sys_pll:sys_pll " "Elaborating entity \"nios_system_clk_0_sys_pll\" for hierarchy \"nios_system:u0\|nios_system_clk_0:clk_0\|nios_system_clk_0_sys_pll:sys_pll\"" {  } { { "nios_system/synthesis/submodules/nios_system_clk_0.v" "sys_pll" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_clk_0.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930380307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll nios_system:u0\|nios_system_clk_0:clk_0\|nios_system_clk_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"nios_system:u0\|nios_system_clk_0:clk_0\|nios_system_clk_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "nios_system/synthesis/submodules/nios_system_clk_0_sys_pll.v" "altera_pll_i" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_clk_0_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930380365 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1648930380380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_clk_0:clk_0\|nios_system_clk_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_clk_0:clk_0\|nios_system_clk_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "nios_system/synthesis/submodules/nios_system_clk_0_sys_pll.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_clk_0_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930380395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_clk_0:clk_0\|nios_system_clk_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"nios_system:u0\|nios_system_clk_0:clk_0\|nios_system_clk_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380396 ""}  } { { "nios_system/synthesis/submodules/nios_system_clk_0_sys_pll.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_clk_0_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648930380396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal nios_system:u0\|nios_system_clk_0:clk_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"nios_system:u0\|nios_system_clk_0:clk_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "nios_system/synthesis/submodules/nios_system_clk_0.v" "reset_from_locked" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_clk_0.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930380404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu nios_system:u0\|nios_system_cpu:cpu " "Elaborating entity \"nios_system_cpu\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/nios_system.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930380413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_test_bench nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_test_bench:the_nios_system_cpu_test_bench " "Elaborating entity \"nios_system_cpu_test_bench\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_test_bench:the_nios_system_cpu_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_test_bench" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930380491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_register_bank_a_module nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a " "Elaborating entity \"nios_system_cpu_register_bank_a_module\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "nios_system_cpu_register_bank_a" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930380505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_altsyncram" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930380727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930380738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_system_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930380738 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648930380738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eqm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eqm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eqm1 " "Found entity 1: altsyncram_eqm1" {  } { { "db/altsyncram_eqm1.tdf" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/db/altsyncram_eqm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930380811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930380811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eqm1 nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_eqm1:auto_generated " "Elaborating entity \"altsyncram_eqm1\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_eqm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus-lite-18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930380813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_register_bank_b_module nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b " "Elaborating entity \"nios_system_cpu_register_bank_b_module\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "nios_system_cpu_register_bank_b" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930380980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_altsyncram" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_system_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381035 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648930381035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fqm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fqm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fqm1 " "Found entity 1: altsyncram_fqm1" {  } { { "db/altsyncram_fqm1.tdf" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/db/altsyncram_fqm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930381086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930381086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fqm1 nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fqm1:auto_generated " "Elaborating entity \"altsyncram_fqm1\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fqm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus-lite-18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci " "Elaborating entity \"nios_system_cpu_nios2_oci\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_debug nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug " "Elaborating entity \"nios_system_cpu_nios2_oci_debug\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_debug" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381323 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648930381323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_ocimem nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem " "Elaborating entity \"nios_system_cpu_nios2_ocimem\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_ocimem" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_ociram_sp_ram_module nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram " "Elaborating entity \"nios_system_cpu_ociram_sp_ram_module\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "nios_system_cpu_ociram_sp_ram" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_altsyncram" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_system_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930381412 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648930381412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_11f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_11f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_11f1 " "Found entity 1: altsyncram_11f1" {  } { { "db/altsyncram_11f1.tdf" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/db/altsyncram_11f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930381463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930381463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_11f1 nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_11f1:auto_generated " "Elaborating entity \"altsyncram_11f1\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_11f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus-lite-18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_avalon_reg nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_avalon_reg:the_nios_system_cpu_nios2_avalon_reg " "Elaborating entity \"nios_system_cpu_nios2_avalon_reg\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_avalon_reg:the_nios_system_cpu_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_avalon_reg" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_break nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break " "Elaborating entity \"nios_system_cpu_nios2_oci_break\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_break" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_xbrk nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_xbrk:the_nios_system_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_system_cpu_nios2_oci_xbrk\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_xbrk:the_nios_system_cpu_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_xbrk" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_dbrk nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_dbrk:the_nios_system_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_system_cpu_nios2_oci_dbrk\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_dbrk:the_nios_system_cpu_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_dbrk" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_itrace nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_itrace:the_nios_system_cpu_nios2_oci_itrace " "Elaborating entity \"nios_system_cpu_nios2_oci_itrace\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_itrace:the_nios_system_cpu_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_itrace" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_dtrace nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_dtrace:the_nios_system_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_system_cpu_nios2_oci_dtrace\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_dtrace:the_nios_system_cpu_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_dtrace" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_td_mode nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_dtrace:the_nios_system_cpu_nios2_oci_dtrace\|nios_system_cpu_nios2_oci_td_mode:nios_system_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_cpu_nios2_oci_td_mode\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_dtrace:the_nios_system_cpu_nios2_oci_dtrace\|nios_system_cpu_nios2_oci_td_mode:nios_system_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "nios_system_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_fifo nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo " "Elaborating entity \"nios_system_cpu_nios2_oci_fifo\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_fifo" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_compute_input_tm_cnt nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_fifo_wrptr_inc nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_fifo_cnt_inc nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_oci_test_bench nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_oci_test_bench:the_nios_system_cpu_oci_test_bench " "Elaborating entity \"nios_system_cpu_oci_test_bench\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_oci_test_bench:the_nios_system_cpu_oci_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_oci_test_bench" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381869 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios_system_cpu_oci_test_bench " "Entity \"nios_system_cpu_oci_test_bench\" contains only dangling pins" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_oci_test_bench" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1648930381870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_pib nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_pib:the_nios_system_cpu_nios2_oci_pib " "Elaborating entity \"nios_system_cpu_nios2_oci_pib\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_pib:the_nios_system_cpu_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_pib" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_im nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_im:the_nios_system_cpu_nios2_oci_im " "Elaborating entity \"nios_system_cpu_nios2_oci_im\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_im:the_nios_system_cpu_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_im" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_jtag_debug_module_wrapper nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper " "Elaborating entity \"nios_system_cpu_jtag_debug_module_wrapper\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_jtag_debug_module_wrapper" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_jtag_debug_module_tck nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|nios_system_cpu_jtag_debug_module_tck:the_nios_system_cpu_jtag_debug_module_tck " "Elaborating entity \"nios_system_cpu_jtag_debug_module_tck\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|nios_system_cpu_jtag_debug_module_tck:the_nios_system_cpu_jtag_debug_module_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "the_nios_system_cpu_jtag_debug_module_tck" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_jtag_debug_module_sysclk nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|nios_system_cpu_jtag_debug_module_sysclk:the_nios_system_cpu_jtag_debug_module_sysclk " "Elaborating entity \"nios_system_cpu_jtag_debug_module_sysclk\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|nios_system_cpu_jtag_debug_module_sysclk:the_nios_system_cpu_jtag_debug_module_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "the_nios_system_cpu_jtag_debug_module_sysclk" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930381955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "nios_system_cpu_jtag_debug_module_phy" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930382024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930382029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy " "Instantiated megafunction \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930382029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930382029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930382029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930382029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930382029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930382029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930382029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930382029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930382029 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648930382029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/quartus-lite-18.1.0.625/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930382034 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/quartus-lite-18.1.0.625/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930382040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/quartus-lite-18.1.0.625/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930382828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system:u0\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus-lite-18.1.0.625/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930382988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_esptype nios_system:u0\|nios_system_esptype:esptype " "Elaborating entity \"nios_system_esptype\" for hierarchy \"nios_system:u0\|nios_system_esptype:esptype\"" {  } { { "nios_system/synthesis/nios_system.v" "esptype" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/nios_system.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_onchip_memory2_0 nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_system_onchip_memory2_0\" for hierarchy \"nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios_system/synthesis/nios_system.v" "onchip_memory2_0" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/nios_system.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930383096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930383096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930383096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930383096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930383096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930383096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930383096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930383096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930383096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930383096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930383096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930383096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648930383096 ""}  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648930383096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pf12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pf12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pf12 " "Found entity 1: altsyncram_pf12" {  } { { "db/altsyncram_pf12.tdf" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/db/altsyncram_pf12.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930383146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930383146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pf12 nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_pf12:auto_generated " "Elaborating entity \"altsyncram_pf12\" for hierarchy \"nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_pf12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus-lite-18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383149 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "nios_system_onchip_memory2_0.hex 256 10 " "Width of data items in \"nios_system_onchip_memory2_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 nios_system_onchip_memory2_0.hex " "Data at line (2) of memory initialization file \"nios_system_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1648930383155 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 nios_system_onchip_memory2_0.hex " "Data at line (3) of memory initialization file \"nios_system_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1648930383155 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 nios_system_onchip_memory2_0.hex " "Data at line (4) of memory initialization file \"nios_system_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1648930383155 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 nios_system_onchip_memory2_0.hex " "Data at line (5) of memory initialization file \"nios_system_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1648930383155 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 nios_system_onchip_memory2_0.hex " "Data at line (6) of memory initialization file \"nios_system_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1648930383155 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 nios_system_onchip_memory2_0.hex " "Data at line (7) of memory initialization file \"nios_system_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1648930383155 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 nios_system_onchip_memory2_0.hex " "Data at line (8) of memory initialization file \"nios_system_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1648930383155 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 nios_system_onchip_memory2_0.hex " "Data at line (9) of memory initialization file \"nios_system_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1648930383155 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 nios_system_onchip_memory2_0.hex " "Data at line (10) of memory initialization file \"nios_system_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1648930383155 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 nios_system_onchip_memory2_0.hex " "Data at line (11) of memory initialization file \"nios_system_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1648930383155 ""}  } { { "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/software/Biogas/mem_init/nios_system_onchip_memory2_0.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1648930383155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_mm_interconnect_0\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_system/synthesis/nios_system.v" "mm_interconnect_0" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/nios_system.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_adc_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_adc_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "adc_adc_slave_translator" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_adc_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_adc_slave_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "adc_adc_slave_agent" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "adc_adc_slave_agent_rsp_fifo" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router " "Elaborating entity \"nios_system_mm_interconnect_0_router\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_system_mm_interconnect_0_router_001\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_system_mm_interconnect_0_router_002\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_003 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_system_mm_interconnect_0_router_003\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_003" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_003_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\|nios_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\|nios_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux_001 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_001 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930383986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930384019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930384054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930384089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930384097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux_001 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930384105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930384119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930384130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930384138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:u0\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:u0\|nios_system_irq_mapper:irq_mapper\"" {  } { { "nios_system/synthesis/nios_system.v" "irq_mapper" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/nios_system.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930384199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/nios_system.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930384207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930384217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930384225 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1648930385287 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.03.04:13:08 Progress: Loading sld08cb0afb/alt_sld_fab_wrapper_hw.tcl " "2022.04.03.04:13:08 Progress: Loading sld08cb0afb/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930388465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930390272 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930390373 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930391493 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930391599 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930391706 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930391826 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930391837 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930391838 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1648930392541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08cb0afb/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld08cb0afb/alt_sld_fab.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/db/ip/sld08cb0afb/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930392773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930392773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930392864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930392864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930392881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930392881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930392958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930392958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930393048 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930393048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930393048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648930393124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930393124 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:u0\|nios_system_clk_0:clk_0\|nios_system_clk_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"nios_system:u0\|nios_system_clk_0:clk_0\|nios_system_clk_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "d:/quartus-lite-18.1.0.625/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "nios_system/synthesis/submodules/nios_system_clk_0_sys_pll.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_clk_0_sys_pll.v" 88 0 0 } } { "nios_system/synthesis/submodules/nios_system_clk_0.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/submodules/nios_system_clk_0.v" 24 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/nios_system/synthesis/nios_system.v" 150 0 0 } } { "adc.v" "" { Text "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/adc.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648930394384 "|adc|nios_system:u0|nios_system_clk_0:clk_0|nios_system_clk_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1648930394384 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1648930394384 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1648930395749 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930396534 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "117 " "117 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648930397256 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930397445 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/output_files/adc.map.smsg " "Generated suppressed messages file C:/Users/Admin/OneDrive/Desktop/USM/InnovateFPGA/Coding/adc_final_restored/output_files/adc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930398108 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648930400083 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648930400083 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1778 " "Implemented 1778 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648930400384 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648930400384 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1617 " "Implemented 1617 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648930400384 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1648930400384 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1648930400384 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648930400384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4985 " "Peak virtual memory: 4985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648930400431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 03 04:13:20 2022 " "Processing ended: Sun Apr 03 04:13:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648930400431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648930400431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648930400431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648930400431 ""}
