###############################################################
#  Generated by:      Cadence Encounter 10.12-s181_1
#  OS:                Linux x86_64(Host ID co2046-04.ece.iastate.edu)
#  Generated on:      Fri Oct  9 14:33:26 2015
#  Design:            lab1
#  Command:           optDesign -preCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin oR_reg[15]/CP 
Endpoint:   oR_reg[15]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (v) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.070
+ Phase Shift                   0.800
= Required Time                 0.730
- Arrival Time                  1.134
= Slack Time                   -0.404
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL v       |         |       |   0.000 |   -0.404 | 
     | g119726      | I v -> ZN ^  | CKND16  | 0.047 |   0.048 |   -0.356 | 
     | g117837      | A2 ^ -> ZN v | AOI22D1 | 0.052 |   0.099 |   -0.304 | 
     | g117520      | B v -> CO v  | FA1D1   | 0.157 |   0.256 |   -0.147 | 
     | g125921      | I v -> ZN ^  | CKND2   | 0.026 |   0.283 |   -0.121 | 
     | g125920      | A1 ^ -> ZN v | ND2D2   | 0.027 |   0.309 |   -0.094 | 
     | FE_RC_1382_0 | A2 v -> ZN ^ | ND2D2   | 0.023 |   0.332 |   -0.072 | 
     | FE_RC_1383_0 | A1 ^ -> ZN v | CKND2D2 | 0.028 |   0.360 |   -0.044 | 
     | g261         | B1 v -> ZN ^ | INR2D1  | 0.068 |   0.427 |    0.024 | 
     | g260         | B ^ -> ZN v  | AOI21D4 | 0.038 |   0.465 |    0.062 | 
     | g121986      | A1 v -> ZN v | IND2D4  | 0.058 |   0.523 |    0.119 | 
     | FE_RC_1219_0 | A1 v -> ZN ^ | ND2D2   | 0.025 |   0.548 |    0.145 | 
     | FE_RC_1220_0 | A1 ^ -> ZN v | ND2D4   | 0.025 |   0.574 |    0.170 | 
     | g121981      | B v -> ZN ^  | OAI21D1 | 0.031 |   0.605 |    0.201 | 
     | g281         | A1 ^ -> ZN v | CKND2D2 | 0.039 |   0.644 |    0.241 | 
     | FE_RC_453_0  | A2 v -> ZN ^ | OAI21D4 | 0.057 |   0.701 |    0.297 | 
     | FE_RC_2445_0 | A1 ^ -> ZN v | OAI21D4 | 0.037 |   0.738 |    0.334 | 
     | g124145      | A1 v -> ZN ^ | NR2D4   | 0.039 |   0.777 |    0.373 | 
     | g126361      | A2 ^ -> ZN v | NR2D4   | 0.022 |   0.799 |    0.396 | 
     | g124103      | A1 v -> ZN ^ | AOI21D4 | 0.040 |   0.840 |    0.436 | 
     | g124107      | A2 ^ -> ZN v | ND2D4   | 0.033 |   0.873 |    0.469 | 
     | g1644        | A1 v -> ZN ^ | ND2D4   | 0.022 |   0.895 |    0.492 | 
     | FE_RC_482_0  | A1 ^ -> ZN v | OAI21D4 | 0.025 |   0.920 |    0.516 | 
     | FE_RC_1005_0 | A1 v -> ZN ^ | ND2D2   | 0.021 |   0.941 |    0.538 | 
     | FE_RC_1006_0 | A1 ^ -> ZN v | ND2D2   | 0.028 |   0.969 |    0.566 | 
     | g253         | A1 v -> ZN ^ | ND2D3   | 0.024 |   0.993 |    0.589 | 
     | g124766      | A1 ^ -> ZN v | ND2D4   | 0.025 |   1.019 |    0.615 | 
     | g124765      | I v -> ZN ^  | CKND3   | 0.026 |   1.044 |    0.641 | 
     | FE_RC_2055_0 | A2 ^ -> ZN v | AOI21D4 | 0.029 |   1.074 |    0.670 | 
     | g393         | I v -> ZN ^  | CKND2   | 0.017 |   1.091 |    0.687 | 
     | g125666      | A2 ^ -> ZN v | CKND2D2 | 0.023 |   1.114 |    0.711 | 
     | g125665      | A2 v -> ZN ^ | ND2D2   | 0.020 |   1.134 |    0.730 | 
     | oR_reg[15]   | D ^          | DFKCND1 | 0.000 |   1.134 |    0.730 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell   | Delay | Arrival | Required | 
     |            |        |         |       |  Time   |   Time   | 
     |------------+--------+---------+-------+---------+----------| 
     |            | iCLK ^ |         |       |   0.000 |    0.404 | 
     | oR_reg[15] | CP ^   | DFKCND1 | 0.000 |   0.000 |    0.404 | 
     +------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin oR_reg[16]/CP 
Endpoint:   oR_reg[16]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (v) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.070
+ Phase Shift                   0.800
= Required Time                 0.730
- Arrival Time                  1.133
= Slack Time                   -0.403
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL v       |         |       |   0.000 |   -0.403 | 
     | g119726      | I v -> ZN ^  | CKND16  | 0.047 |   0.048 |   -0.356 | 
     | g117837      | A2 ^ -> ZN v | AOI22D1 | 0.052 |   0.099 |   -0.304 | 
     | g117520      | B v -> CO v  | FA1D1   | 0.157 |   0.256 |   -0.147 | 
     | g125921      | I v -> ZN ^  | CKND2   | 0.026 |   0.283 |   -0.120 | 
     | g125920      | A1 ^ -> ZN v | ND2D2   | 0.027 |   0.309 |   -0.094 | 
     | FE_RC_1382_0 | A2 v -> ZN ^ | ND2D2   | 0.023 |   0.332 |   -0.071 | 
     | FE_RC_1383_0 | A1 ^ -> ZN v | CKND2D2 | 0.028 |   0.360 |   -0.043 | 
     | g261         | B1 v -> ZN ^ | INR2D1  | 0.068 |   0.427 |    0.024 | 
     | g260         | B ^ -> ZN v  | AOI21D4 | 0.038 |   0.465 |    0.062 | 
     | g121986      | A1 v -> ZN v | IND2D4  | 0.058 |   0.523 |    0.120 | 
     | FE_RC_1219_0 | A1 v -> ZN ^ | ND2D2   | 0.025 |   0.548 |    0.145 | 
     | FE_RC_1220_0 | A1 ^ -> ZN v | ND2D4   | 0.025 |   0.574 |    0.171 | 
     | g121981      | B v -> ZN ^  | OAI21D1 | 0.031 |   0.605 |    0.202 | 
     | g281         | A1 ^ -> ZN v | CKND2D2 | 0.039 |   0.644 |    0.241 | 
     | FE_RC_453_0  | A2 v -> ZN ^ | OAI21D4 | 0.057 |   0.701 |    0.298 | 
     | FE_RC_2445_0 | A1 ^ -> ZN v | OAI21D4 | 0.037 |   0.738 |    0.335 | 
     | g124145      | A1 v -> ZN ^ | NR2D4   | 0.039 |   0.777 |    0.374 | 
     | g126361      | A2 ^ -> ZN v | NR2D4   | 0.022 |   0.799 |    0.396 | 
     | g124103      | A1 v -> ZN ^ | AOI21D4 | 0.040 |   0.840 |    0.437 | 
     | g124107      | A2 ^ -> ZN v | ND2D4   | 0.033 |   0.873 |    0.470 | 
     | g1644        | A1 v -> ZN ^ | ND2D4   | 0.022 |   0.895 |    0.492 | 
     | FE_RC_482_0  | A1 ^ -> ZN v | OAI21D4 | 0.025 |   0.920 |    0.517 | 
     | FE_RC_1005_0 | A1 v -> ZN ^ | ND2D2   | 0.021 |   0.941 |    0.538 | 
     | FE_RC_1006_0 | A1 ^ -> ZN v | ND2D2   | 0.028 |   0.969 |    0.566 | 
     | g253         | A1 v -> ZN ^ | ND2D3   | 0.024 |   0.993 |    0.590 | 
     | g124766      | A1 ^ -> ZN v | ND2D4   | 0.025 |   1.019 |    0.615 | 
     | g123607      | A1 v -> ZN ^ | ND2D3   | 0.022 |   1.041 |    0.637 | 
     | g123605      | A2 ^ -> ZN v | ND2D3   | 0.027 |   1.067 |    0.664 | 
     | g123900      | A1 v -> ZN ^ | CKND2D4 | 0.024 |   1.091 |    0.688 | 
     | g123603      | A1 ^ -> ZN v | CKND2D2 | 0.023 |   1.114 |    0.711 | 
     | g115370      | A2 v -> ZN ^ | ND2D2   | 0.019 |   1.133 |    0.730 | 
     | oR_reg[16]   | D ^          | DFKCND1 | 0.000 |   1.133 |    0.730 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell   | Delay | Arrival | Required | 
     |            |        |         |       |  Time   |   Time   | 
     |------------+--------+---------+-------+---------+----------| 
     |            | iCLK ^ |         |       |   0.000 |    0.403 | 
     | oR_reg[16] | CP ^   | DFKCND1 | 0.000 |   0.000 |    0.403 | 
     +------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin oR_reg[14]/CP 
Endpoint:   oR_reg[14]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (v) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   0.800
= Required Time                 0.762
- Arrival Time                  1.111
= Slack Time                   -0.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL v       |         |       |   0.000 |   -0.349 | 
     | g119726      | I v -> ZN ^  | CKND16  | 0.047 |   0.048 |   -0.302 | 
     | g117837      | A2 ^ -> ZN v | AOI22D1 | 0.052 |   0.099 |   -0.250 | 
     | g117520      | B v -> CO v  | FA1D1   | 0.157 |   0.256 |   -0.093 | 
     | g125921      | I v -> ZN ^  | CKND2   | 0.026 |   0.283 |   -0.066 | 
     | g125920      | A1 ^ -> ZN v | ND2D2   | 0.027 |   0.309 |   -0.040 | 
     | FE_RC_1382_0 | A2 v -> ZN ^ | ND2D2   | 0.023 |   0.332 |   -0.017 | 
     | FE_RC_1383_0 | A1 ^ -> ZN v | CKND2D2 | 0.028 |   0.360 |    0.011 | 
     | g261         | B1 v -> ZN ^ | INR2D1  | 0.068 |   0.427 |    0.078 | 
     | g260         | B ^ -> ZN v  | AOI21D4 | 0.038 |   0.465 |    0.116 | 
     | g121986      | A1 v -> ZN v | IND2D4  | 0.058 |   0.523 |    0.174 | 
     | FE_RC_1219_0 | A1 v -> ZN ^ | ND2D2   | 0.025 |   0.548 |    0.199 | 
     | FE_RC_1220_0 | A1 ^ -> ZN v | ND2D4   | 0.025 |   0.574 |    0.225 | 
     | g121981      | B v -> ZN ^  | OAI21D1 | 0.031 |   0.605 |    0.256 | 
     | g281         | A1 ^ -> ZN v | CKND2D2 | 0.039 |   0.644 |    0.295 | 
     | FE_RC_453_0  | A2 v -> ZN ^ | OAI21D4 | 0.057 |   0.701 |    0.352 | 
     | FE_RC_2445_0 | A1 ^ -> ZN v | OAI21D4 | 0.037 |   0.738 |    0.389 | 
     | g124145      | A1 v -> ZN ^ | NR2D4   | 0.039 |   0.777 |    0.428 | 
     | g126361      | A2 ^ -> ZN v | NR2D4   | 0.022 |   0.799 |    0.450 | 
     | g124103      | A1 v -> ZN ^ | AOI21D4 | 0.040 |   0.840 |    0.490 | 
     | g124107      | A2 ^ -> ZN v | ND2D4   | 0.033 |   0.873 |    0.524 | 
     | g1644        | A1 v -> ZN ^ | ND2D4   | 0.022 |   0.895 |    0.546 | 
     | FE_RC_482_0  | A1 ^ -> ZN v | OAI21D4 | 0.025 |   0.920 |    0.571 | 
     | FE_RC_1005_0 | A1 v -> ZN ^ | ND2D2   | 0.021 |   0.941 |    0.592 | 
     | FE_RC_1006_0 | A1 ^ -> ZN v | ND2D2   | 0.028 |   0.969 |    0.620 | 
     | g253         | A1 v -> ZN ^ | ND2D3   | 0.024 |   0.993 |    0.644 | 
     | g124766      | A1 ^ -> ZN v | ND2D4   | 0.025 |   1.019 |    0.669 | 
     | g124765      | I v -> ZN ^  | CKND3   | 0.026 |   1.044 |    0.695 | 
     | FE_RC_1038_0 | A1 ^ -> ZN v | CKND2D1 | 0.024 |   1.069 |    0.719 | 
     | FE_RC_2056_0 | A2 v -> ZN ^ | AOI21D1 | 0.042 |   1.111 |    0.762 | 
     | oR_reg[14]   | D ^          | DFQD1   | 0.000 |   1.111 |    0.762 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell | Delay | Arrival | Required | 
     |            |        |       |       |  Time   |   Time   | 
     |------------+--------+-------+-------+---------+----------| 
     |            | iCLK ^ |       |       |   0.000 |    0.349 | 
     | oR_reg[14] | CP ^   | DFQD1 | 0.000 |   0.000 |    0.349 | 
     +----------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin oR_reg[13]/CP 
Endpoint:   oR_reg[13]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (v) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.724
- Arrival Time                  1.071
= Slack Time                   -0.347
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | iSEL v       |         |       |   0.000 |   -0.347 | 
     | g119726               | I v -> ZN ^  | CKND16  | 0.047 |   0.048 |   -0.299 | 
     | g117837               | A2 ^ -> ZN v | AOI22D1 | 0.052 |   0.099 |   -0.248 | 
     | g117520               | B v -> CO v  | FA1D1   | 0.157 |   0.256 |   -0.091 | 
     | g125921               | I v -> ZN ^  | CKND2   | 0.026 |   0.283 |   -0.064 | 
     | g125920               | A1 ^ -> ZN v | ND2D2   | 0.027 |   0.309 |   -0.038 | 
     | FE_RC_1382_0          | A2 v -> ZN ^ | ND2D2   | 0.023 |   0.332 |   -0.015 | 
     | FE_RC_1383_0          | A1 ^ -> ZN v | CKND2D2 | 0.028 |   0.360 |    0.013 | 
     | g261                  | B1 v -> ZN ^ | INR2D1  | 0.068 |   0.427 |    0.080 | 
     | g260                  | B ^ -> ZN v  | AOI21D4 | 0.038 |   0.465 |    0.118 | 
     | g121986               | A1 v -> ZN v | IND2D4  | 0.058 |   0.523 |    0.176 | 
     | FE_RC_1219_0          | A1 v -> ZN ^ | ND2D2   | 0.025 |   0.548 |    0.201 | 
     | FE_RC_1220_0          | A1 ^ -> ZN v | ND2D4   | 0.025 |   0.574 |    0.227 | 
     | g121981               | B v -> ZN ^  | OAI21D1 | 0.031 |   0.605 |    0.258 | 
     | g281                  | A1 ^ -> ZN v | CKND2D2 | 0.039 |   0.644 |    0.297 | 
     | FE_RC_453_0           | A2 v -> ZN ^ | OAI21D4 | 0.057 |   0.701 |    0.354 | 
     | FE_RC_2445_0          | A1 ^ -> ZN v | OAI21D4 | 0.037 |   0.738 |    0.391 | 
     | g124145               | A1 v -> ZN ^ | NR2D4   | 0.039 |   0.777 |    0.430 | 
     | g126361               | A2 ^ -> ZN v | NR2D4   | 0.022 |   0.799 |    0.452 | 
     | g124103               | A1 v -> ZN ^ | AOI21D4 | 0.040 |   0.840 |    0.493 | 
     | g124107               | A2 ^ -> ZN v | ND2D4   | 0.033 |   0.873 |    0.526 | 
     | g1644                 | A1 v -> ZN ^ | ND2D4   | 0.022 |   0.895 |    0.548 | 
     | FE_RC_482_0           | A1 ^ -> ZN v | OAI21D4 | 0.025 |   0.920 |    0.573 | 
     | FE_RC_1005_0          | A1 v -> ZN ^ | ND2D2   | 0.021 |   0.941 |    0.594 | 
     | FE_RC_1006_0          | A1 ^ -> ZN v | ND2D2   | 0.028 |   0.969 |    0.622 | 
     | FE_OCP_RBC449_n_13210 | I v -> ZN ^  | CKND0   | 0.041 |   1.011 |    0.664 | 
     | FE_RC_1540_0          | A1 ^ -> ZN v | CKND2D1 | 0.031 |   1.042 |    0.695 | 
     | FE_RC_1541_0          | B v -> ZN ^  | OAI21D1 | 0.029 |   1.071 |    0.724 | 
     | oR_reg[13]            | D ^          | DFKCND1 | 0.000 |   1.071 |    0.724 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell   | Delay | Arrival | Required | 
     |            |        |         |       |  Time   |   Time   | 
     |------------+--------+---------+-------+---------+----------| 
     |            | iCLK ^ |         |       |   0.000 |    0.347 | 
     | oR_reg[13] | CP ^   | DFKCND1 | 0.000 |   0.000 |    0.347 | 
     +------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin oR_reg[12]/CP 
Endpoint:   oR_reg[12]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (v) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   0.800
= Required Time                 0.760
- Arrival Time                  1.090
= Slack Time                   -0.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | iSEL v       |           |       |   0.000 |   -0.329 | 
     | g119726      | I v -> ZN ^  | CKND16    | 0.047 |   0.048 |   -0.282 | 
     | g117837      | A2 ^ -> ZN v | AOI22D1   | 0.052 |   0.099 |   -0.230 | 
     | g117520      | B v -> CO v  | FA1D1     | 0.157 |   0.256 |   -0.073 | 
     | g125921      | I v -> ZN ^  | CKND2     | 0.026 |   0.283 |   -0.047 | 
     | g125920      | A1 ^ -> ZN v | ND2D2     | 0.027 |   0.309 |   -0.020 | 
     | FE_RC_1382_0 | A2 v -> ZN ^ | ND2D2     | 0.023 |   0.332 |    0.002 | 
     | FE_RC_1383_0 | A1 ^ -> ZN v | CKND2D2   | 0.028 |   0.360 |    0.030 | 
     | g261         | B1 v -> ZN ^ | INR2D1    | 0.068 |   0.427 |    0.098 | 
     | g260         | B ^ -> ZN v  | AOI21D4   | 0.038 |   0.465 |    0.136 | 
     | g121986      | A1 v -> ZN v | IND2D4    | 0.058 |   0.523 |    0.194 | 
     | FE_RC_1219_0 | A1 v -> ZN ^ | ND2D2     | 0.025 |   0.548 |    0.219 | 
     | FE_RC_1220_0 | A1 ^ -> ZN v | ND2D4     | 0.025 |   0.574 |    0.244 | 
     | g121981      | B v -> ZN ^  | OAI21D1   | 0.031 |   0.605 |    0.276 | 
     | g281         | A1 ^ -> ZN v | CKND2D2   | 0.039 |   0.644 |    0.315 | 
     | FE_RC_453_0  | A2 v -> ZN ^ | OAI21D4   | 0.057 |   0.701 |    0.372 | 
     | FE_RC_2445_0 | A1 ^ -> ZN v | OAI21D4   | 0.037 |   0.738 |    0.408 | 
     | g124145      | A1 v -> ZN ^ | NR2D4     | 0.039 |   0.777 |    0.448 | 
     | g126361      | A2 ^ -> ZN v | NR2D4     | 0.022 |   0.799 |    0.470 | 
     | g124103      | A1 v -> ZN ^ | AOI21D4   | 0.040 |   0.840 |    0.510 | 
     | g124107      | A2 ^ -> ZN v | ND2D4     | 0.033 |   0.873 |    0.543 | 
     | g1644        | A1 v -> ZN ^ | ND2D4     | 0.022 |   0.895 |    0.566 | 
     | FE_RC_482_0  | A1 ^ -> ZN v | OAI21D4   | 0.025 |   0.920 |    0.591 | 
     | g126131      | I v -> ZN ^  | CKND0     | 0.054 |   0.974 |    0.644 | 
     | FE_RC_1013_0 | A1 ^ -> ZN v | NR3D0     | 0.046 |   1.020 |    0.690 | 
     | FE_RC_1443_0 | C v -> ZN ^  | AOI211XD1 | 0.070 |   1.090 |    0.760 | 
     | oR_reg[12]   | D ^          | DFQD1     | 0.000 |   1.090 |    0.760 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell | Delay | Arrival | Required | 
     |            |        |       |       |  Time   |   Time   | 
     |------------+--------+-------+-------+---------+----------| 
     |            | iCLK ^ |       |       |   0.000 |    0.330 | 
     | oR_reg[12] | CP ^   | DFQD1 | 0.000 |   0.000 |    0.330 | 
     +----------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin oR_reg[11]/CP 
Endpoint:   oR_reg[11]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (v) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  1.013
= Slack Time                   -0.285
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL v       |         |       |   0.000 |   -0.285 | 
     | g119726      | I v -> ZN ^  | CKND16  | 0.047 |   0.048 |   -0.238 | 
     | g117837      | A2 ^ -> ZN v | AOI22D1 | 0.052 |   0.099 |   -0.186 | 
     | g117520      | B v -> CO v  | FA1D1   | 0.157 |   0.256 |   -0.029 | 
     | g125921      | I v -> ZN ^  | CKND2   | 0.026 |   0.283 |   -0.003 | 
     | g125920      | A1 ^ -> ZN v | ND2D2   | 0.027 |   0.309 |    0.024 | 
     | FE_RC_1382_0 | A2 v -> ZN ^ | ND2D2   | 0.023 |   0.332 |    0.046 | 
     | FE_RC_1383_0 | A1 ^ -> ZN v | CKND2D2 | 0.028 |   0.360 |    0.074 | 
     | g261         | B1 v -> ZN ^ | INR2D1  | 0.068 |   0.427 |    0.142 | 
     | g260         | B ^ -> ZN v  | AOI21D4 | 0.038 |   0.465 |    0.180 | 
     | g121986      | A1 v -> ZN v | IND2D4  | 0.058 |   0.523 |    0.238 | 
     | FE_RC_1219_0 | A1 v -> ZN ^ | ND2D2   | 0.025 |   0.548 |    0.263 | 
     | FE_RC_1220_0 | A1 ^ -> ZN v | ND2D4   | 0.025 |   0.574 |    0.288 | 
     | g121981      | B v -> ZN ^  | OAI21D1 | 0.031 |   0.605 |    0.320 | 
     | g281         | A1 ^ -> ZN v | CKND2D2 | 0.039 |   0.644 |    0.359 | 
     | FE_RC_453_0  | A2 v -> ZN ^ | OAI21D4 | 0.057 |   0.701 |    0.416 | 
     | FE_RC_2445_0 | A1 ^ -> ZN v | OAI21D4 | 0.037 |   0.738 |    0.452 | 
     | g124145      | A1 v -> ZN ^ | NR2D4   | 0.039 |   0.777 |    0.492 | 
     | g126361      | A2 ^ -> ZN v | NR2D4   | 0.022 |   0.799 |    0.514 | 
     | g124103      | A1 v -> ZN ^ | AOI21D4 | 0.040 |   0.840 |    0.554 | 
     | g124107      | A2 ^ -> ZN v | ND2D4   | 0.033 |   0.873 |    0.587 | 
     | g1644        | A1 v -> ZN ^ | ND2D4   | 0.022 |   0.895 |    0.610 | 
     | g1643        | I ^ -> ZN v  | CKND0   | 0.027 |   0.922 |    0.637 | 
     | g125481      | A2 v -> ZN ^ | XNR2D1  | 0.091 |   1.013 |    0.727 | 
     | oR_reg[11]   | D ^          | DFKCND1 | 0.000 |   1.013 |    0.727 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell   | Delay | Arrival | Required | 
     |            |        |         |       |  Time   |   Time   | 
     |------------+--------+---------+-------+---------+----------| 
     |            | iCLK ^ |         |       |   0.000 |    0.285 | 
     | oR_reg[11] | CP ^   | DFKCND1 | 0.000 |   0.000 |    0.285 | 
     +------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin oR_reg[10]/CP 
Endpoint:   oR_reg[10]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (v) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.015
+ Phase Shift                   0.800
= Required Time                 0.785
- Arrival Time                  1.003
= Slack Time                   -0.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL v       |         |       |   0.000 |   -0.217 | 
     | g119726      | I v -> ZN ^  | CKND16  | 0.047 |   0.048 |   -0.170 | 
     | g117837      | A2 ^ -> ZN v | AOI22D1 | 0.052 |   0.099 |   -0.118 | 
     | g117520      | B v -> CO v  | FA1D1   | 0.157 |   0.256 |    0.039 | 
     | g125921      | I v -> ZN ^  | CKND2   | 0.026 |   0.283 |    0.065 | 
     | g125920      | A1 ^ -> ZN v | ND2D2   | 0.027 |   0.309 |    0.092 | 
     | FE_RC_1382_0 | A2 v -> ZN ^ | ND2D2   | 0.023 |   0.332 |    0.114 | 
     | FE_RC_1383_0 | A1 ^ -> ZN v | CKND2D2 | 0.028 |   0.360 |    0.142 | 
     | g261         | B1 v -> ZN ^ | INR2D1  | 0.068 |   0.427 |    0.210 | 
     | g260         | B ^ -> ZN v  | AOI21D4 | 0.038 |   0.465 |    0.248 | 
     | g121986      | A1 v -> ZN v | IND2D4  | 0.058 |   0.523 |    0.306 | 
     | FE_RC_1219_0 | A1 v -> ZN ^ | ND2D2   | 0.025 |   0.548 |    0.331 | 
     | FE_RC_1220_0 | A1 ^ -> ZN v | ND2D4   | 0.025 |   0.574 |    0.356 | 
     | g121981      | B v -> ZN ^  | OAI21D1 | 0.031 |   0.605 |    0.388 | 
     | g281         | A1 ^ -> ZN v | CKND2D2 | 0.039 |   0.644 |    0.427 | 
     | FE_RC_453_0  | A2 v -> ZN ^ | OAI21D4 | 0.057 |   0.701 |    0.484 | 
     | FE_RC_2445_0 | A1 ^ -> ZN v | OAI21D4 | 0.037 |   0.738 |    0.520 | 
     | g124145      | A1 v -> ZN ^ | NR2D4   | 0.039 |   0.777 |    0.560 | 
     | g126361      | A2 ^ -> ZN v | NR2D4   | 0.022 |   0.799 |    0.582 | 
     | g124103      | A1 v -> ZN ^ | AOI21D4 | 0.040 |   0.840 |    0.622 | 
     | g124102      | I ^ -> ZN v  | CKND0   | 0.042 |   0.881 |    0.664 | 
     | FE_RC_1438_0 | I v -> ZN ^  | CKND0   | 0.031 |   0.912 |    0.695 | 
     | FE_RC_1440_0 | A2 ^ -> ZN v | ND2D1   | 0.033 |   0.945 |    0.728 | 
     | FE_RC_1441_0 | A1 v -> ZN ^ | CKND2D2 | 0.034 |   0.979 |    0.762 | 
     | g115497      | A1 ^ -> ZN v | NR2XD1  | 0.024 |   1.003 |    0.785 | 
     | oR_reg[10]   | D v          | DFQD1   | 0.000 |   1.003 |    0.785 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell | Delay | Arrival | Required | 
     |            |        |       |       |  Time   |   Time   | 
     |------------+--------+-------+-------+---------+----------| 
     |            | iCLK ^ |       |       |   0.000 |    0.217 | 
     | oR_reg[10] | CP ^   | DFQD1 | 0.000 |   0.000 |    0.217 | 
     +----------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin oR_reg[9]/CP 
Endpoint:   oR_reg[9]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (v) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.724
- Arrival Time                  0.912
= Slack Time                   -0.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL v       |         |       |   0.000 |   -0.188 | 
     | g119726      | I v -> ZN ^  | CKND16  | 0.047 |   0.048 |   -0.141 | 
     | g117837      | A2 ^ -> ZN v | AOI22D1 | 0.052 |   0.099 |   -0.089 | 
     | g117520      | B v -> CO v  | FA1D1   | 0.157 |   0.256 |    0.068 | 
     | g125921      | I v -> ZN ^  | CKND2   | 0.026 |   0.283 |    0.094 | 
     | g125920      | A1 ^ -> ZN v | ND2D2   | 0.027 |   0.309 |    0.121 | 
     | FE_RC_1382_0 | A2 v -> ZN ^ | ND2D2   | 0.023 |   0.332 |    0.143 | 
     | FE_RC_1383_0 | A1 ^ -> ZN v | CKND2D2 | 0.028 |   0.360 |    0.171 | 
     | g261         | B1 v -> ZN ^ | INR2D1  | 0.068 |   0.427 |    0.239 | 
     | g260         | B ^ -> ZN v  | AOI21D4 | 0.038 |   0.465 |    0.277 | 
     | g121986      | A1 v -> ZN v | IND2D4  | 0.058 |   0.523 |    0.335 | 
     | FE_RC_1219_0 | A1 v -> ZN ^ | ND2D2   | 0.025 |   0.548 |    0.360 | 
     | FE_RC_1220_0 | A1 ^ -> ZN v | ND2D4   | 0.025 |   0.574 |    0.385 | 
     | g121981      | B v -> ZN ^  | OAI21D1 | 0.031 |   0.605 |    0.417 | 
     | g281         | A1 ^ -> ZN v | CKND2D2 | 0.039 |   0.644 |    0.456 | 
     | FE_RC_453_0  | A2 v -> ZN ^ | OAI21D4 | 0.057 |   0.701 |    0.513 | 
     | FE_RC_2445_0 | A1 ^ -> ZN v | OAI21D4 | 0.037 |   0.738 |    0.549 | 
     | g124145      | A1 v -> ZN ^ | NR2D4   | 0.039 |   0.777 |    0.589 | 
     | g124108      | A1 ^ -> ZN ^ | IND2D0  | 0.071 |   0.848 |    0.660 | 
     | FE_RC_1435_0 | A2 ^ -> ZN v | CKND2D1 | 0.036 |   0.884 |    0.695 | 
     | FE_RC_1436_0 | B v -> ZN ^  | OAI21D1 | 0.029 |   0.912 |    0.724 | 
     | oR_reg[9]    | D ^          | DFKCND1 | 0.000 |   0.912 |    0.724 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |    0.188 | 
     | oR_reg[9] | CP ^   | DFKCND1 | 0.000 |   0.000 |    0.188 | 
     +-----------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin oR_reg[8]/CP 
Endpoint:   oR_reg[8]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (v) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.800
= Required Time                 0.726
- Arrival Time                  0.881
= Slack Time                   -0.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL v       |         |       |   0.000 |   -0.155 | 
     | g119726      | I v -> ZN ^  | CKND16  | 0.047 |   0.048 |   -0.107 | 
     | g117837      | A2 ^ -> ZN v | AOI22D1 | 0.052 |   0.099 |   -0.056 | 
     | g117520      | B v -> CO v  | FA1D1   | 0.157 |   0.256 |    0.102 | 
     | g125921      | I v -> ZN ^  | CKND2   | 0.026 |   0.283 |    0.128 | 
     | g125920      | A1 ^ -> ZN v | ND2D2   | 0.027 |   0.309 |    0.155 | 
     | FE_RC_1382_0 | A2 v -> ZN ^ | ND2D2   | 0.023 |   0.332 |    0.177 | 
     | FE_RC_1383_0 | A1 ^ -> ZN v | CKND2D2 | 0.028 |   0.360 |    0.205 | 
     | g261         | B1 v -> ZN ^ | INR2D1  | 0.068 |   0.427 |    0.273 | 
     | g260         | B ^ -> ZN v  | AOI21D4 | 0.038 |   0.465 |    0.311 | 
     | g121986      | A1 v -> ZN v | IND2D4  | 0.058 |   0.523 |    0.368 | 
     | FE_RC_1219_0 | A1 v -> ZN ^ | ND2D2   | 0.025 |   0.548 |    0.394 | 
     | FE_RC_1220_0 | A1 ^ -> ZN v | ND2D4   | 0.025 |   0.574 |    0.419 | 
     | g121981      | B v -> ZN ^  | OAI21D1 | 0.031 |   0.605 |    0.450 | 
     | g281         | A1 ^ -> ZN v | CKND2D2 | 0.039 |   0.644 |    0.490 | 
     | FE_RC_453_0  | A2 v -> ZN ^ | OAI21D4 | 0.057 |   0.701 |    0.546 | 
     | FE_RC_2445_0 | A1 ^ -> ZN v | OAI21D4 | 0.037 |   0.738 |    0.583 | 
     | g124137      | I v -> ZN ^  | CKND0   | 0.032 |   0.770 |    0.615 | 
     | g115669      | A3 ^ -> Z ^  | XOR3D0  | 0.111 |   0.881 |    0.726 | 
     | oR_reg[8]    | D ^          | DFKCND1 | 0.000 |   0.881 |    0.726 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |    0.155 | 
     | oR_reg[8] | CP ^   | DFKCND1 | 0.000 |   0.000 |    0.155 | 
     +-----------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin oR_reg[7]/CP 
Endpoint:   oR_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (v) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.800
= Required Time                 0.726
- Arrival Time                  0.815
= Slack Time                   -0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL v       |         |       |   0.000 |   -0.089 | 
     | g119726      | I v -> ZN ^  | CKND16  | 0.047 |   0.047 |   -0.041 | 
     | g117837      | A2 ^ -> ZN v | AOI22D1 | 0.052 |   0.099 |    0.011 | 
     | g117520      | B v -> CO v  | FA1D1   | 0.157 |   0.256 |    0.168 | 
     | g125921      | I v -> ZN ^  | CKND2   | 0.026 |   0.283 |    0.194 | 
     | g125920      | A1 ^ -> ZN v | ND2D2   | 0.027 |   0.309 |    0.221 | 
     | FE_RC_1382_0 | A2 v -> ZN ^ | ND2D2   | 0.023 |   0.332 |    0.243 | 
     | FE_RC_1383_0 | A1 ^ -> ZN v | CKND2D2 | 0.028 |   0.360 |    0.271 | 
     | g261         | B1 v -> ZN ^ | INR2D1  | 0.068 |   0.427 |    0.339 | 
     | g260         | B ^ -> ZN v  | AOI21D4 | 0.038 |   0.465 |    0.377 | 
     | g121986      | A1 v -> ZN v | IND2D4  | 0.058 |   0.523 |    0.434 | 
     | FE_RC_1219_0 | A1 v -> ZN ^ | ND2D2   | 0.025 |   0.548 |    0.460 | 
     | FE_RC_1220_0 | A1 ^ -> ZN v | ND2D4   | 0.025 |   0.574 |    0.485 | 
     | g121981      | B v -> ZN ^  | OAI21D1 | 0.031 |   0.605 |    0.517 | 
     | g281         | A1 ^ -> ZN v | CKND2D2 | 0.039 |   0.644 |    0.556 | 
     | FE_RC_453_0  | A2 v -> ZN ^ | OAI21D4 | 0.057 |   0.701 |    0.613 | 
     | g124149      | A2 ^ -> ZN ^ | XNR2D0  | 0.114 |   0.815 |    0.726 | 
     | oR_reg[7]    | D ^          | DFKCND1 | 0.000 |   0.815 |    0.726 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |    0.089 | 
     | oR_reg[7] | CP ^   | DFKCND1 | 0.000 |   0.000 |    0.089 | 
     +-----------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin oR_reg[6]/CP 
Endpoint:   oR_reg[6]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                   0.800
= Required Time                 0.725
- Arrival Time                  0.774
= Slack Time                   -0.048
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |              |              |          |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+---------+----------| 
     |              | iSEL ^       |          |       |   0.000 |   -0.048 | 
     | g119726      | I ^ -> ZN v  | CKND16   | 0.040 |   0.040 |   -0.008 | 
     | g117837      | A2 v -> ZN ^ | AOI22D1  | 0.071 |   0.111 |    0.063 | 
     | g117520      | B ^ -> CO ^  | FA1D1    | 0.155 |   0.266 |    0.218 | 
     | g125921      | I ^ -> ZN v  | CKND2    | 0.027 |   0.293 |    0.244 | 
     | g125920      | A1 v -> ZN ^ | ND2D2    | 0.023 |   0.315 |    0.267 | 
     | FE_RC_1382_0 | A2 ^ -> ZN v | ND2D2    | 0.025 |   0.340 |    0.292 | 
     | FE_RC_1383_0 | A1 v -> ZN ^ | CKND2D2  | 0.032 |   0.372 |    0.324 | 
     | g262         | B1 ^ -> ZN v | IND2D1   | 0.049 |   0.421 |    0.373 | 
     | g260         | A2 v -> ZN ^ | AOI21D4  | 0.053 |   0.474 |    0.426 | 
     | g121986      | A1 ^ -> ZN ^ | IND2D4   | 0.047 |   0.522 |    0.474 | 
     | FE_RC_1219_0 | A1 ^ -> ZN v | ND2D2    | 0.028 |   0.549 |    0.501 | 
     | FE_RC_1220_0 | A1 v -> ZN ^ | ND2D4    | 0.023 |   0.573 |    0.524 | 
     | g121981      | B ^ -> ZN v  | OAI21D1  | 0.041 |   0.613 |    0.565 | 
     | g281         | A1 v -> ZN ^ | CKND2D2  | 0.038 |   0.651 |    0.603 | 
     | g125305      | A2 ^ -> Z ^  | CKXOR2D0 | 0.122 |   0.774 |    0.725 | 
     | oR_reg[6]    | D ^          | DFKCND1  | 0.000 |   0.774 |    0.725 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |    0.048 | 
     | oR_reg[6] | CP ^   | DFKCND1 | 0.000 |   0.000 |    0.048 | 
     +-----------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin oR_reg[5]/CP 
Endpoint:   oR_reg[5]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (v) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.077
+ Phase Shift                   0.800
= Required Time                 0.723
- Arrival Time                  0.733
= Slack Time                   -0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |              |              |          |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+---------+----------| 
     |              | iSEL v       |          |       |   0.000 |   -0.010 | 
     | g119726      | I v -> ZN ^  | CKND16   | 0.047 |   0.047 |    0.037 | 
     | g117837      | A2 ^ -> ZN v | AOI22D1  | 0.052 |   0.099 |    0.089 | 
     | g117520      | B v -> CO v  | FA1D1    | 0.157 |   0.256 |    0.246 | 
     | g125921      | I v -> ZN ^  | CKND2    | 0.026 |   0.283 |    0.273 | 
     | g125920      | A1 ^ -> ZN v | ND2D2    | 0.027 |   0.309 |    0.299 | 
     | FE_RC_1382_0 | A2 v -> ZN ^ | ND2D2    | 0.023 |   0.332 |    0.322 | 
     | FE_RC_1383_0 | A1 ^ -> ZN v | CKND2D2  | 0.028 |   0.360 |    0.350 | 
     | g261         | B1 v -> ZN ^ | INR2D1   | 0.068 |   0.427 |    0.417 | 
     | g260         | B ^ -> ZN v  | AOI21D4  | 0.038 |   0.465 |    0.455 | 
     | g121986      | A1 v -> ZN v | IND2D4   | 0.058 |   0.523 |    0.513 | 
     | FE_RC_1219_0 | A1 v -> ZN ^ | ND2D2    | 0.025 |   0.548 |    0.538 | 
     | FE_RC_1220_0 | A1 ^ -> ZN v | ND2D4    | 0.025 |   0.574 |    0.564 | 
     | g282         | A1 v -> ZN ^ | NR2D0    | 0.047 |   0.620 |    0.610 | 
     | g280         | B1 ^ -> ZN v | AOI32D0  | 0.065 |   0.685 |    0.675 | 
     | g121994      | B v -> ZN ^  | OAI211D1 | 0.048 |   0.733 |    0.723 | 
     | oR_reg[5]    | D ^          | DFKCND1  | 0.000 |   0.733 |    0.723 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |    0.010 | 
     | oR_reg[5] | CP ^   | DFKCND1 | 0.000 |   0.000 |    0.010 | 
     +-----------------------------------------------------------+ 
Path 13: MET Setup Check with Pin oR_reg[4]/CP 
Endpoint:   oR_reg[4]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   0.800
= Required Time                 0.759
- Arrival Time                  0.707
= Slack Time                    0.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |              |              |          |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+---------+----------| 
     |              | iSEL ^       |          |       |   0.000 |    0.052 | 
     | g119726      | I ^ -> ZN v  | CKND16   | 0.040 |   0.040 |    0.092 | 
     | g117837      | A2 v -> ZN ^ | AOI22D1  | 0.071 |   0.111 |    0.163 | 
     | g117520      | B ^ -> CO ^  | FA1D1    | 0.155 |   0.266 |    0.318 | 
     | g125921      | I ^ -> ZN v  | CKND2    | 0.027 |   0.293 |    0.344 | 
     | g125920      | A1 v -> ZN ^ | ND2D2    | 0.023 |   0.315 |    0.367 | 
     | FE_RC_1382_0 | A2 ^ -> ZN v | ND2D2    | 0.025 |   0.340 |    0.392 | 
     | FE_RC_1383_0 | A1 v -> ZN ^ | CKND2D2  | 0.032 |   0.372 |    0.424 | 
     | g262         | B1 ^ -> ZN v | IND2D1   | 0.049 |   0.421 |    0.473 | 
     | g260         | A2 v -> ZN ^ | AOI21D4  | 0.053 |   0.475 |    0.526 | 
     | g121998      | A1 ^ -> ZN v | NR2D0    | 0.030 |   0.505 |    0.557 | 
     | g121997      | B1 v -> ZN ^ | AOI32D0  | 0.086 |   0.591 |    0.643 | 
     | g283         | C ^ -> ZN v  | OAI221D0 | 0.116 |   0.707 |    0.759 | 
     | oR_reg[4]    | D v          | DFKCND2  | 0.000 |   0.707 |    0.759 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.052 | 
     | oR_reg[4] | CP ^   | DFKCND2 | 0.000 |   0.000 |   -0.052 | 
     +-----------------------------------------------------------+ 
Path 14: MET Setup Check with Pin oR_reg[2]/CP 
Endpoint:   oR_reg[2]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (v) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.071
+ Phase Shift                   0.800
= Required Time                 0.729
- Arrival Time                  0.558
= Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | iSEL v       |         |       |   0.000 |    0.170 | 
     | g119726   | I v -> ZN ^  | CKND16  | 0.047 |   0.048 |    0.218 | 
     | g117837   | A2 ^ -> ZN v | AOI22D1 | 0.052 |   0.099 |    0.269 | 
     | g117520   | B v -> CO v  | FA1D1   | 0.157 |   0.256 |    0.426 | 
     | g125921   | I v -> ZN ^  | CKND2   | 0.026 |   0.283 |    0.453 | 
     | g264      | B2 ^ -> ZN v | OAI33D0 | 0.061 |   0.344 |    0.514 | 
     | g263      | C v -> Z v   | AO221D0 | 0.187 |   0.531 |    0.701 | 
     | g117177   | I v -> ZN ^  | CKND1   | 0.028 |   0.558 |    0.729 | 
     | oR_reg[2] | D ^          | DFKCND1 | 0.000 |   0.558 |    0.729 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.170 | 
     | oR_reg[2] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.170 | 
     +-----------------------------------------------------------+ 
Path 15: MET Setup Check with Pin oR_reg[3]/CP 
Endpoint:   oR_reg[3]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  0.539
= Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL ^       |         |       |   0.000 |    0.188 | 
     | g119726      | I ^ -> ZN v  | CKND16  | 0.040 |   0.040 |    0.228 | 
     | g117837      | A2 v -> ZN ^ | AOI22D1 | 0.071 |   0.111 |    0.299 | 
     | g117520      | B ^ -> CO ^  | FA1D1   | 0.155 |   0.266 |    0.454 | 
     | g125921      | I ^ -> ZN v  | CKND2   | 0.027 |   0.293 |    0.481 | 
     | g125920      | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.315 |    0.504 | 
     | FE_RC_1382_0 | A2 ^ -> ZN v | ND2D2   | 0.025 |   0.340 |    0.529 | 
     | FE_RC_1383_0 | A1 v -> ZN ^ | CKND2D2 | 0.032 |   0.372 |    0.560 | 
     | g125307      | A2 ^ -> ZN ^ | XNR3D2  | 0.167 |   0.539 |    0.727 | 
     | oR_reg[3]    | D ^          | DFKCND1 | 0.000 |   0.539 |    0.727 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.188 | 
     | oR_reg[3] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.188 | 
     +-----------------------------------------------------------+ 
Path 16: MET Setup Check with Pin oR_reg[1]/CP 
Endpoint:   oR_reg[1]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.070
+ Phase Shift                   0.800
= Required Time                 0.730
- Arrival Time                  0.293
= Slack Time                    0.436
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | iSEL ^       |         |       |   0.000 |    0.436 | 
     | g119726   | I ^ -> ZN v  | CKND16  | 0.040 |   0.040 |    0.476 | 
     | g117837   | A2 v -> ZN ^ | AOI22D1 | 0.071 |   0.111 |    0.547 | 
     | g117520   | B ^ -> S v   | FA1D1   | 0.161 |   0.272 |    0.708 | 
     | g117519   | I v -> ZN ^  | CKND1   | 0.022 |   0.293 |    0.730 | 
     | oR_reg[1] | D ^          | DFKCND1 | 0.000 |   0.293 |    0.730 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.436 | 
     | oR_reg[1] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.436 | 
     +-----------------------------------------------------------+ 
Path 17: MET Setup Check with Pin oR_reg[0]/CP 
Endpoint:   oR_reg[0]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.724
- Arrival Time                  0.208
= Slack Time                    0.516
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | iSEL ^       |         |       |   0.000 |    0.516 | 
     | g119183   | A2 ^ -> ZN v | NR2D4   | 0.024 |   0.024 |    0.540 | 
     | g118582   | B1 v -> ZN ^ | AOI32D1 | 0.068 |   0.091 |    0.607 | 
     | g118216   | A2 ^ -> Z ^  | XOR2D1  | 0.117 |   0.208 |    0.724 | 
     | oR_reg[0] | D ^          | DFKCND1 | 0.000 |   0.208 |    0.724 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.516 | 
     | oR_reg[0] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.516 | 
     +-----------------------------------------------------------+ 
Path 18: MET Setup Check with Pin oR_reg[4]/CP 
Endpoint:   oR_reg[4]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.070
+ Phase Shift                   0.800
= Required Time                 0.730
- Arrival Time                  0.003
= Slack Time                    0.727
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.727 | 
     | oR_reg[4] | CN ^     | DFKCND2 | 0.003 |   0.003 |    0.730 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.727 | 
     | oR_reg[4] | CP ^   | DFKCND2 | 0.000 |   0.000 |   -0.727 | 
     +-----------------------------------------------------------+ 
Path 19: MET Setup Check with Pin oR_reg[15]/CP 
Endpoint:   oR_reg[15]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N        (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.003
= Slack Time                    0.728
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------+ 
     |  Instance  |   Arc    |  Cell   | Delay | Arrival | Required | 
     |            |          |         |       |  Time   |   Time   | 
     |------------+----------+---------+-------+---------+----------| 
     |            | iRST_N ^ |         |       |   0.000 |    0.728 | 
     | oR_reg[15] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.731 | 
     +--------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell   | Delay | Arrival | Required | 
     |            |        |         |       |  Time   |   Time   | 
     |------------+--------+---------+-------+---------+----------| 
     |            | iCLK ^ |         |       |   0.000 |   -0.728 | 
     | oR_reg[15] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.728 | 
     +------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin oR_reg[16]/CP 
Endpoint:   oR_reg[16]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N        (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.003
= Slack Time                    0.728
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------+ 
     |  Instance  |   Arc    |  Cell   | Delay | Arrival | Required | 
     |            |          |         |       |  Time   |   Time   | 
     |------------+----------+---------+-------+---------+----------| 
     |            | iRST_N ^ |         |       |   0.000 |    0.728 | 
     | oR_reg[16] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.731 | 
     +--------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell   | Delay | Arrival | Required | 
     |            |        |         |       |  Time   |   Time   | 
     |------------+--------+---------+-------+---------+----------| 
     |            | iCLK ^ |         |       |   0.000 |   -0.728 | 
     | oR_reg[16] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.728 | 
     +------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin oR_reg[13]/CP 
Endpoint:   oR_reg[13]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N        (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.003
= Slack Time                    0.728
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------+ 
     |  Instance  |   Arc    |  Cell   | Delay | Arrival | Required | 
     |            |          |         |       |  Time   |   Time   | 
     |------------+----------+---------+-------+---------+----------| 
     |            | iRST_N ^ |         |       |   0.000 |    0.728 | 
     | oR_reg[13] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.731 | 
     +--------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell   | Delay | Arrival | Required | 
     |            |        |         |       |  Time   |   Time   | 
     |------------+--------+---------+-------+---------+----------| 
     |            | iCLK ^ |         |       |   0.000 |   -0.728 | 
     | oR_reg[13] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.728 | 
     +------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin oR_reg[11]/CP 
Endpoint:   oR_reg[11]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N        (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.003
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------+ 
     |  Instance  |   Arc    |  Cell   | Delay | Arrival | Required | 
     |            |          |         |       |  Time   |   Time   | 
     |------------+----------+---------+-------+---------+----------| 
     |            | iRST_N ^ |         |       |   0.000 |    0.729 | 
     | oR_reg[11] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.731 | 
     +--------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell   | Delay | Arrival | Required | 
     |            |        |         |       |  Time   |   Time   | 
     |------------+--------+---------+-------+---------+----------| 
     |            | iCLK ^ |         |       |   0.000 |   -0.729 | 
     | oR_reg[11] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.729 | 
     +------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin oR_reg[1]/CP 
Endpoint:   oR_reg[1]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.003
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.729 | 
     | oR_reg[1] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.731 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.729 | 
     | oR_reg[1] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.729 | 
     +-----------------------------------------------------------+ 
Path 24: MET Setup Check with Pin oR_reg[2]/CP 
Endpoint:   oR_reg[2]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.003
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.729 | 
     | oR_reg[2] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.731 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.729 | 
     | oR_reg[2] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.729 | 
     +-----------------------------------------------------------+ 
Path 25: MET Setup Check with Pin oR_reg[3]/CP 
Endpoint:   oR_reg[3]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.003
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.729 | 
     | oR_reg[3] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.731 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.729 | 
     | oR_reg[3] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.729 | 
     +-----------------------------------------------------------+ 
Path 26: MET Setup Check with Pin oR_reg[5]/CP 
Endpoint:   oR_reg[5]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.003
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.729 | 
     | oR_reg[5] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.731 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.729 | 
     | oR_reg[5] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.729 | 
     +-----------------------------------------------------------+ 
Path 27: MET Setup Check with Pin oR_reg[6]/CP 
Endpoint:   oR_reg[6]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.002
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.729 | 
     | oR_reg[6] | CN ^     | DFKCND1 | 0.002 |   0.002 |    0.731 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.729 | 
     | oR_reg[6] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.729 | 
     +-----------------------------------------------------------+ 
Path 28: MET Setup Check with Pin oR_reg[0]/CP 
Endpoint:   oR_reg[0]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.002
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.729 | 
     | oR_reg[0] | CN ^     | DFKCND1 | 0.002 |   0.002 |    0.731 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.729 | 
     | oR_reg[0] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.729 | 
     +-----------------------------------------------------------+ 
Path 29: MET Setup Check with Pin oR_reg[7]/CP 
Endpoint:   oR_reg[7]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.002
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.729 | 
     | oR_reg[7] | CN ^     | DFKCND1 | 0.002 |   0.002 |    0.731 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.729 | 
     | oR_reg[7] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.729 | 
     +-----------------------------------------------------------+ 
Path 30: MET Setup Check with Pin oR_reg[9]/CP 
Endpoint:   oR_reg[9]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.002
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.729 | 
     | oR_reg[9] | CN ^     | DFKCND1 | 0.002 |   0.002 |    0.731 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.729 | 
     | oR_reg[9] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.729 | 
     +-----------------------------------------------------------+ 
Path 31: MET Setup Check with Pin oR_reg[8]/CP 
Endpoint:   oR_reg[8]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.002
= Slack Time                    0.730
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.730 | 
     | oR_reg[8] | CN ^     | DFKCND1 | 0.002 |   0.002 |    0.731 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.730 | 
     | oR_reg[8] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.730 | 
     +-----------------------------------------------------------+ 
Path 32: MET Setup Check with Pin B0_reg[2]/CP 
Endpoint:   B0_reg[2]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB0[2]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.001
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[2] v |       |       |   0.001 |    0.771 | 
     | B0_reg[2] | D v      | DFD4  | 0.000 |   0.001 |    0.771 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.770 | 
     | B0_reg[2] | CP ^   | DFD4  | 0.000 |   0.000 |   -0.770 | 
     +---------------------------------------------------------+ 
Path 33: MET Setup Check with Pin B1_reg[5]/CP 
Endpoint:   B1_reg[5]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB1[5]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.001
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[5] v |       |       |   0.001 |    0.771 | 
     | B1_reg[5] | D v      | DFD4  | 0.000 |   0.001 |    0.771 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.770 | 
     | B1_reg[5] | CP ^   | DFD4  | 0.000 |   0.000 |   -0.770 | 
     +---------------------------------------------------------+ 
Path 34: MET Setup Check with Pin B0_reg[7]/CP 
Endpoint:   B0_reg[7]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB0[7]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.001
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[7] v |       |       |   0.001 |    0.771 | 
     | B0_reg[7] | D v      | DFD4  | 0.000 |   0.001 |    0.771 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.770 | 
     | B0_reg[7] | CP ^   | DFD4  | 0.000 |   0.000 |   -0.770 | 
     +---------------------------------------------------------+ 
Path 35: MET Setup Check with Pin B1_reg[1]/CP 
Endpoint:   B1_reg[1]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB1[1]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.001
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[1] v |       |       |   0.001 |    0.771 | 
     | B1_reg[1] | D v      | DFD4  | 0.000 |   0.001 |    0.771 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.770 | 
     | B1_reg[1] | CP ^   | DFD4  | 0.000 |   0.000 |   -0.770 | 
     +---------------------------------------------------------+ 
Path 36: MET Setup Check with Pin B1_reg[3]/CP 
Endpoint:   B1_reg[3]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB1[3]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.001
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[3] v |       |       |   0.001 |    0.771 | 
     | B1_reg[3] | D v      | DFD4  | 0.000 |   0.001 |    0.771 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.770 | 
     | B1_reg[3] | CP ^   | DFD4  | 0.000 |   0.000 |   -0.770 | 
     +---------------------------------------------------------+ 
Path 37: MET Setup Check with Pin B1_reg[0]/CP 
Endpoint:   B1_reg[0]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB1[0]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.001
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[0] v |       |       |   0.001 |    0.771 | 
     | B1_reg[0] | D v      | DFD4  | 0.000 |   0.001 |    0.771 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.770 | 
     | B1_reg[0] | CP ^   | DFD4  | 0.000 |   0.000 |   -0.770 | 
     +---------------------------------------------------------+ 
Path 38: MET Setup Check with Pin B0_reg[5]/CP 
Endpoint:   B0_reg[5]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB0[5]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.001
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[5] v |       |       |   0.001 |    0.771 | 
     | B0_reg[5] | D v      | DFD4  | 0.000 |   0.001 |    0.771 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.770 | 
     | B0_reg[5] | CP ^   | DFD4  | 0.000 |   0.000 |   -0.770 | 
     +---------------------------------------------------------+ 
Path 39: MET Setup Check with Pin B0_reg[3]/CP 
Endpoint:   B0_reg[3]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB0[3]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.001
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[3] v |       |       |   0.001 |    0.771 | 
     | B0_reg[3] | D v      | DFD4  | 0.000 |   0.001 |    0.771 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.770 | 
     | B0_reg[3] | CP ^   | DFD4  | 0.000 |   0.000 |   -0.770 | 
     +---------------------------------------------------------+ 
Path 40: MET Setup Check with Pin B0_reg[6]/CP 
Endpoint:   B0_reg[6]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB0[6]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.001
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[6] v |       |       |   0.001 |    0.771 | 
     | B0_reg[6] | D v      | DFD4  | 0.000 |   0.001 |    0.771 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.770 | 
     | B0_reg[6] | CP ^   | DFD4  | 0.000 |   0.000 |   -0.770 | 
     +---------------------------------------------------------+ 
Path 41: MET Setup Check with Pin A1_reg[6]/CP 
Endpoint:   A1_reg[6]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[6]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.001
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[6] ^ |       |       |   0.001 |    0.772 | 
     | A1_reg[6] | D ^      | DFQD4 | 0.000 |   0.001 |    0.772 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.771 | 
     | A1_reg[6] | CP ^   | DFQD4 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------+ 
Path 42: MET Setup Check with Pin A1_reg[3]/CP 
Endpoint:   A1_reg[3]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[3]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.001
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[3] ^ |       |       |   0.001 |    0.772 | 
     | A1_reg[3] | D ^      | DFQD4 | 0.000 |   0.001 |    0.772 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.771 | 
     | A1_reg[3] | CP ^   | DFQD4 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------+ 
Path 43: MET Setup Check with Pin B1_reg[2]/CP 
Endpoint:   B1_reg[2]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB1[2]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.001
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[2] ^ |       |       |   0.001 |    0.772 | 
     | B1_reg[2] | D ^      | DFQD4 | 0.000 |   0.001 |    0.772 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.771 | 
     | B1_reg[2] | CP ^   | DFQD4 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------+ 
Path 44: MET Setup Check with Pin A1_reg[0]/CP 
Endpoint:   A1_reg[0]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[0]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.001
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[0] ^ |       |       |   0.001 |    0.772 | 
     | A1_reg[0] | D ^      | DFQD4 | 0.000 |   0.001 |    0.772 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.771 | 
     | A1_reg[0] | CP ^   | DFQD4 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------+ 
Path 45: MET Setup Check with Pin A0_reg[5]/CP 
Endpoint:   A0_reg[5]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[5]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.001
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[5] ^ |       |       |   0.001 |    0.772 | 
     | A0_reg[5] | D ^      | DFQD4 | 0.000 |   0.001 |    0.772 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.771 | 
     | A0_reg[5] | CP ^   | DFQD4 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------+ 
Path 46: MET Setup Check with Pin A0_reg[1]/CP 
Endpoint:   A0_reg[1]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[1]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.001
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[1] ^ |       |       |   0.001 |    0.772 | 
     | A0_reg[1] | D ^      | DFQD4 | 0.000 |   0.001 |    0.772 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.771 | 
     | A0_reg[1] | CP ^   | DFQD4 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------+ 
Path 47: MET Setup Check with Pin A1_reg[7]/CP 
Endpoint:   A1_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[7]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.001
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[7] ^ |       |       |   0.001 |    0.772 | 
     | A1_reg[7] | D ^      | DFQD4 | 0.000 |   0.001 |    0.772 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.771 | 
     | A1_reg[7] | CP ^   | DFQD4 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------+ 
Path 48: MET Setup Check with Pin A0_reg[7]/CP 
Endpoint:   A0_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[7]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.001
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[7] ^ |       |       |   0.001 |    0.772 | 
     | A0_reg[7] | D ^      | DFQD4 | 0.000 |   0.001 |    0.772 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.771 | 
     | A0_reg[7] | CP ^   | DFQD4 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------+ 
Path 49: MET Setup Check with Pin A1_reg[5]/CP 
Endpoint:   A1_reg[5]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[5]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.001
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[5] ^ |       |       |   0.001 |    0.772 | 
     | A1_reg[5] | D ^      | DFQD4 | 0.000 |   0.001 |    0.772 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.771 | 
     | A1_reg[5] | CP ^   | DFQD4 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------+ 
Path 50: MET Setup Check with Pin A0_reg[6]/CP 
Endpoint:   A0_reg[6]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[6]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.001
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[6] ^ |       |       |   0.001 |    0.772 | 
     | A0_reg[6] | D ^      | DFQD4 | 0.000 |   0.001 |    0.772 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.771 | 
     | A0_reg[6] | CP ^   | DFQD4 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------+ 

