set_case_analysis 0 TILE_00/CLK_0_0_SEL
set_case_analysis 1 TILE_00/CLK_0_1_SEL
set_case_analysis 1 TILE_00/CLK_0_2_SEL
set_case_analysis 0 TILE_00/CLK_0_3_SEL
set_case_analysis 0 TILE_00/CLK_1_0_SEL
set_case_analysis 1 TILE_00/CLK_1_1_SEL
set_case_analysis 1 TILE_00/CLK_1_2_SEL
set_case_analysis 0 TILE_00/CLK_1_3_SEL
set_case_analysis 0 TILE_00/CLK_2_0_SEL
set_case_analysis 1 TILE_00/CLK_2_1_SEL
set_case_analysis 1 TILE_00/CLK_2_2_SEL
set_case_analysis 0 TILE_00/CLK_2_3_SEL
set_case_analysis 0 TILE_00/CLK_3_0_SEL
set_case_analysis 1 TILE_00/CLK_3_1_SEL
set_case_analysis 1 TILE_00/CLK_3_2_SEL
set_case_analysis 0 TILE_00/CLK_3_3_SEL
set_case_analysis 0 TILE_00/CLK_4_0_SEL
set_case_analysis 1 TILE_00/CLK_4_1_SEL
set_case_analysis 1 TILE_00/CLK_4_2_SEL
set_case_analysis 0 TILE_00/CLK_4_3_SEL
set_case_analysis 0 TILE_00/CLK_5_0_SEL
set_case_analysis 1 TILE_00/CLK_5_1_SEL
set_case_analysis 1 TILE_00/CLK_5_2_SEL
set_case_analysis 0 TILE_00/CLK_5_3_SEL
set_case_analysis 0 TILE_00/CLK_6_0_SEL
set_case_analysis 1 TILE_00/CLK_6_1_SEL
set_case_analysis 1 TILE_00/CLK_6_2_SEL
set_case_analysis 0 TILE_00/CLK_6_3_SEL
set_case_analysis 0 TILE_00/CLK_7_0_SEL
set_case_analysis 1 TILE_00/CLK_7_1_SEL
set_case_analysis 1 TILE_00/CLK_7_2_SEL
set_case_analysis 0 TILE_00/CLK_7_3_SEL
set_case_analysis 1 TILE_00/CLK_8_0_SEL
set_case_analysis 0 TILE_00/CLK_8_1_SEL
set_case_analysis 1 TILE_00/CLK_8_2_SEL
set_case_analysis 0 TILE_00/CLK_8_3_SEL
set_case_analysis 0 TILE_00/CLK_9_0_SEL
set_case_analysis 1 TILE_00/CLK_9_1_SEL
set_case_analysis 1 TILE_00/CLK_9_2_SEL
set_case_analysis 0 TILE_00/CLK_9_3_SEL
set_case_analysis 0 TILE_00/CLK_9_INV
set_case_analysis 1 TILE_00/RBB_31_5/MUX_O0/ASEL
set_case_analysis 0 TILE_00/RBB_31_5/MUX_O0/ASELb
set_case_analysis 0 TILE_00/RBB_31_5/MUX_O0/BSEL
set_case_analysis 1 TILE_00/RBB_31_5/MUX_O0/BSELb
set_case_analysis 0 TILE_00/RBB_31_5/MUX_O0/CSEL
set_case_analysis 1 TILE_00/RBB_31_5/MUX_O0/CSELb
set_case_analysis 0 TILE_00/RBB_31_5/MUX_O0/DSEL
set_case_analysis 1 TILE_00/RBB_31_5/MUX_O0/DSELb
set_case_analysis 0 TILE_00/RBB_31_5/MUX_O1/ASEL
set_case_analysis 1 TILE_00/RBB_31_5/MUX_O1/ASELb
set_case_analysis 1 TILE_00/RBB_31_5/MUX_O1/BSEL
set_case_analysis 0 TILE_00/RBB_31_5/MUX_O1/BSELb
set_case_analysis 0 TILE_00/RBB_31_5/MUX_O1/CSEL
set_case_analysis 1 TILE_00/RBB_31_5/MUX_O1/CSELb
set_case_analysis 0 TILE_00/RBB_31_5/MUX_O1/DSEL
set_case_analysis 1 TILE_00/RBB_31_5/MUX_O1/DSELb
set_case_analysis 0 TILE_00/RBB_31_5/MUX_SR/ASEL
set_case_analysis 1 TILE_00/RBB_31_5/MUX_SR/ASELb
set_case_analysis 1 TILE_00/RBB_31_5/MUX_SR/BSEL
set_case_analysis 0 TILE_00/RBB_31_5/MUX_SR/BSELb
set_case_analysis 0 TILE_00/RBB_31_5/MUX_SR/CSEL
set_case_analysis 1 TILE_00/RBB_31_5/MUX_SR/CSELb
set_case_analysis 0 TILE_00/RBB_31_5/MUX_SR/DSEL
set_case_analysis 1 TILE_00/RBB_31_5/MUX_SR/DSELb
set_case_analysis 0 TILE_00/RBB_31_5/MUX_CE/ASEL
set_case_analysis 1 TILE_00/RBB_31_5/MUX_CE/ASELb
set_case_analysis 1 TILE_00/RBB_31_5/MUX_CE/BSEL
set_case_analysis 0 TILE_00/RBB_31_5/MUX_CE/BSELb
set_case_analysis 0 TILE_00/RBB_31_5/MUX_CE/CSEL
set_case_analysis 1 TILE_00/RBB_31_5/MUX_CE/CSELb
set_case_analysis 0 TILE_00/RBB_31_5/MUX_CE/DSEL
set_case_analysis 1 TILE_00/RBB_31_5/MUX_CE/DSELb
set_case_analysis 0 TILE_00/RBB_31_5/CLK_SEL
set_case_analysis 1 TILE_00/RBB_0_6/MUX_O0/ASEL
set_case_analysis 0 TILE_00/RBB_0_6/MUX_O0/ASELb
set_case_analysis 0 TILE_00/RBB_0_6/MUX_O0/BSEL
set_case_analysis 1 TILE_00/RBB_0_6/MUX_O0/BSELb
set_case_analysis 0 TILE_00/RBB_0_6/MUX_O0/CSEL
set_case_analysis 1 TILE_00/RBB_0_6/MUX_O0/CSELb
set_case_analysis 0 TILE_00/RBB_0_6/MUX_O0/DSEL
set_case_analysis 1 TILE_00/RBB_0_6/MUX_O0/DSELb
set_case_analysis 1 TILE_00/RBB_0_6/MUX_O1/ASEL
set_case_analysis 0 TILE_00/RBB_0_6/MUX_O1/ASELb
set_case_analysis 0 TILE_00/RBB_0_6/MUX_O1/BSEL
set_case_analysis 1 TILE_00/RBB_0_6/MUX_O1/BSELb
set_case_analysis 0 TILE_00/RBB_0_6/MUX_O1/CSEL
set_case_analysis 1 TILE_00/RBB_0_6/MUX_O1/CSELb
set_case_analysis 0 TILE_00/RBB_0_6/MUX_O1/DSEL
set_case_analysis 1 TILE_00/RBB_0_6/MUX_O1/DSELb
set_case_analysis 1 TILE_00/RBB_0_6/MUX_SR/ASEL
set_case_analysis 0 TILE_00/RBB_0_6/MUX_SR/ASELb
set_case_analysis 0 TILE_00/RBB_0_6/MUX_SR/BSEL
set_case_analysis 1 TILE_00/RBB_0_6/MUX_SR/BSELb
set_case_analysis 0 TILE_00/RBB_0_6/MUX_SR/CSEL
set_case_analysis 1 TILE_00/RBB_0_6/MUX_SR/CSELb
set_case_analysis 0 TILE_00/RBB_0_6/MUX_SR/DSEL
set_case_analysis 1 TILE_00/RBB_0_6/MUX_SR/DSELb
set_case_analysis 1 TILE_00/RBB_0_6/MUX_CE/ASEL
set_case_analysis 0 TILE_00/RBB_0_6/MUX_CE/ASELb
set_case_analysis 0 TILE_00/RBB_0_6/MUX_CE/BSEL
set_case_analysis 1 TILE_00/RBB_0_6/MUX_CE/BSELb
set_case_analysis 0 TILE_00/RBB_0_6/MUX_CE/CSEL
set_case_analysis 1 TILE_00/RBB_0_6/MUX_CE/CSELb
set_case_analysis 0 TILE_00/RBB_0_6/MUX_CE/DSEL
set_case_analysis 1 TILE_00/RBB_0_6/MUX_CE/DSELb
set_case_analysis 0 TILE_00/RBB_0_6/CLK_SEL
