set ::env(PROJECT_NAME) mult_booth_array
set ::env(DESIGN_TOP) mult_booth_array
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/mult_booth_array/rtl/vhdl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/mult_booth_array/rtl/vhdl/mult_booth_array.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
