// Seed: 4026721463
`define pp_7 0
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output id_5,
    output logic id_6
);
  assign id_5[1] = id_0;
  logic id_7 = id_4;
  logic id_8 = 1'b0;
  assign id_7 = !1;
endmodule
