// Seed: 653187838
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_16 = 1;
  tri  id_18;
  wire id_19;
  wire id_20;
  assign id_6 = id_12;
  wire id_21;
  assign id_14 = 1;
  assign id_12 = id_14 - id_15;
  wire id_22, id_23;
  assign id_18 = 1'd0;
endmodule
module module_1 (
    input wor  id_0,
    input tri0 id_1
);
  supply0 id_3, id_4, id_5;
  assign id_3 = 1 !=? 1;
  module_0(
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_3,
      id_5,
      id_4,
      id_5,
      id_3,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4
  );
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
