0.7
2020.1
May 27 2020
20:09:33
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.sim/sim_1/synth/func/xsim/oc8051_tb_func_synth.v,1665704835,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_acc.v,,clock_divider;glbl;oc8051_fpga_top,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sim_1/imports/new/oc8051_fpga_sim.v,1662669272,verilog,,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_fpga_top_tb,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sim_1/imports/verilog/oc8051_tb.v,1664495090,verilog,,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_tb,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sim_1/imports/verilog/oc8051_uart_test.v,1050487133,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sim_1/imports/verilog/oc8051_xram.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,oc8051_uart_test,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sim_1/imports/verilog/oc8051_xram.v,1049283520,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/new/oc8051_xrom.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,oc8051_xram,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_acc.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_alu.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_acc,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_alu.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_alu_src_sel.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_alu,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_alu_src_sel.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_b_register.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_alu_src_sel,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_b_register.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_comp.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_b_register,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_comp.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_cy_select.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_comp,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_cy_select.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_decoder.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_cy_select,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_decoder.v,1662671199,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_divide.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_decoder,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,1659737944,verilog,,,,,,,,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_divide.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_dptr.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,oc8051_divide,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_dptr.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_indi_addr.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_dptr,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_indi_addr.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_int.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,oc8051_indi_addr,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_int.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_memory_interface.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,oc8051_int,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_memory_interface.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_multiply.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_memory_interface,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_multiply.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ports.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,oc8051_multiply,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ports.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_psw.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_ports,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_psw.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ram_256x8_two_bist.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_psw,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ram_256x8_two_bist.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ram_top.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_ram_256x8_two_bist,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ram_top.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_rom.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_ram_top,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_rom.v,1665702426,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_sfr.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_rom,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_sfr.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_sp.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_sfr,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_sp.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_tc.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_sp,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_tc.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_tc2.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,oc8051_tc,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_tc2.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_top.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,oc8051_tc2,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,1657332304,verilog,,,,,,,,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_top.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_uart.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_top,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_uart.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sim_1/imports/verilog/oc8051_uart_test.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_uart,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/new/oc8051_xrom.v,1665702400,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sim_1/imports/verilog/oc8051_tb.v,,oc8051_xrom,,,../../../../../8051_ZedBoard.srcs/sim_1/imports/verilog;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
