|--------------------------------------------------------------|
|- ispLEVER Classic 1.7.00.05.28.13 Fitter Report File        -|
|- Copyright(C), 1992-2012, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  lab10
Project Path         :  U:\Desktop\Lab 10
Project Fitted on    :  Thu Mar 28 08:15:47 2019

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -5.8
Part Number          :  LC4256ZE-5TN144C
Source Format        :  Pure_Verilog_HDL


// Project 'lab10' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.09 secs
Partition Time                  0.08 secs
Place Time                      0.01 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                12
Total Logic Functions           137
  Total Output Pins             57
  Total Bidir I/O Pins          0
  Total Buried Nodes            80
Total Flip-Flops                98
  Total D Flip-Flops            82
  Total T Flip-Flops            0
  Total Latches                 16
Total Product Terms             394

Total Reserved Pins             0
Total Locked Pins               69
Total Locked Nodes              2

Total Unique Output Enables     0
Total Unique Clocks             8
Total Unique Clock Enables      0
Total Unique Resets             10
Total Unique Presets            9

Fmax Logic Levels               1


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  Input-Only Pins                  10        0     10    -->     0
  I/O / Enable Pins                 2        2      0    -->   100
I/O Pins                           94       67     27    -->    71
Logic Functions                   256      136    120    -->    53
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576      199    377    -->    34
Logical Product Terms            1280      259   1021    -->    20
Occupied GLBs                      16       16      0    -->   100
Macrocells                        256      135    121    -->    52

Control Product Terms:
  GLB Clock/Clock Enables          16       13      3    -->    81
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256       16    240    -->     6
  Macrocell Clock Enables         256        0    256    -->     0
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        6    250    -->     2
  Macrocell Presets               256        5    251    -->     1

Global Routing Pool               356       91    265    -->    25
  GRP from IFB                     ..       12     ..    -->    ..
    (from input signals)           ..       12     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       79     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      3     9    12      5/6      0   10      0              6       20       10
  GLB    B      6     6    12      5/6      0   13      0              3       22       13
  GLB    C      2     4     6      0/6      0    3      0             13        5        3
  GLB    D      0     8     8      0/6      0    4      0             12       12        4
-------------------------------------------------------------------------------------------
  GLB    E      1     5     6      4/6      0    2      0             14        4        2
  GLB    F      7     4    11      6/6      0    8      0              8       14        9
  GLB    G      6     9    15      3/6      0    7      0              9       11        7
  GLB    H     15     2    17      6/6      0    7      0              9       19        9
-------------------------------------------------------------------------------------------
  GLB    I     11     2    13      6/6      0    4      1             11       21        6
  GLB    J      9     0     9      0/6      0    1      0             15       13        3
  GLB    K      7    11    18      6/6      0   11      0              5       28       12
  GLB    L      0     8     8      6/6      0   12      0              4       12       12
-------------------------------------------------------------------------------------------
  GLB    M      3    12    15      6/6      0   14      0              2       17       14
  GLB    N      5     9    14      6/6      0   13      0              3       16       13
  GLB    O     14     3    17      3/6      0   12      0              4       19       12
  GLB    P      5    13    18      5/6      0   14      0              2       26       14
-------------------------------------------------------------------------------------------
TOTALS:        94   105   199     67/96     0  135      1            120      259      143

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   1      0         2      0      0      2      1
  GLB    B   1      0         6      0      0      0      0
  GLB    C   0      0         0      0      0      0      0
  GLB    D   1      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   0      0         0      0      0      0      0
  GLB    F   0      0         0      0      0      0      0
  GLB    G   1      0         0      0      0      0      0
  GLB    H   1      0         1      0      0      0      0
------------------------------------------------------------------------------
  GLB    I   1      0         2      0      0      1      1
  GLB    J   1      0         0      0      0      0      0
  GLB    K   1      0         2      0      0      0      0
  GLB    L   1      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    M   1      0         0      0      0      0      0
  GLB    N   1      0         0      0      0      0      0
  GLB    O   1      0         1      0      0      1      1
  GLB    P   1      0         2      0      0      2      2
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@User_Signature                        
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



OSCTIMER_Summary
~~~~~~~~~~~~~~~~
OSCTIMER:                         Pin/Node
  OSCTIMER Instance Name                    I1
  Dynamic Disable Signal                    gnd_n_n
  Timer Reset Signal                        _dup_gnd_n_n
  Oscillator Output Clock         mfb C-15  A0_OSCOUT
  Timer Output Clock              mfb F-15  tmr_out

  Oscillator Output Clock Frequency         5.0000 MHz
  Timer Output Clock Frequency              4.7684 Hz
  Timer Divider                             1048576


Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
-------------------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |            |
2     | TDI   |   -  |    |        |                 |       |            |
3     |VCCIO0 |   -  |    |        |                 |       |            |
4     |  I_O  |   0  |C12 |        |                 |       |            |
5     |  I_O  |   0  |C10 |        |                 |       |            |
6     |  I_O  |   0  |C8  |        |                 |       |            |
7     |  I_O  |   0  |C6  |        |                 |       |            |
8     |  I_O  |   0  |C4  |        |                 |       |            |
9     |  I_O  |   0  |C2  |        |                 |       |            |
10    |GNDIO0 |   -  |    |        |                 |       |            |
11    |  I_O  |   0  |D14 |        |                 |       |            |
12    |  I_O  |   0  |D12 |        |                 |       |            |
13    |  I_O  |   0  |D10 |        |                 |       |            |
14    |  I_O  |   0  |D8  |        |                 |       |            |
15    |  I_O  |   0  |D6  |        |                 |       |            |
16    |  I_O  |   0  |D4  |        |                 |       |            |
17    | IN0   |   0  |    |        |                 |       |            |
18    | NC    |   -  |    |        |                 |       |            |
19    |VCCIO0 |   -  |    |        |                 |       |            |
20    | IN1   |   0  |    |        |                 |       |            |
21    |  I_O  |   0  |E2  |        |                 |       |            |
22    |  I_O  |   0  |E4  |        |                 |       |            |
23    |  I_O  |   0  |E6  |    *   |LVCMOS18         | Input |DIP_4_      |
24    |  I_O  |   0  |E8  |    *   |LVCMOS18         | Input |DIP_5_      |
25    |  I_O  |   0  |E10 |    *   |LVCMOS18         | Input |DIP_6_      |
26    |  I_O  |   0  |E12 |    *   |LVCMOS18         | Input |DIP_7_      |
27    |GNDIO0 |   -  |    |        |                 |       |            |
28    |  I_O  |   0  |F2  |    *   |LVCMOS18         | Output|o_TOPRED_7_ |
29    |  I_O  |   0  |F4  |    *   |LVCMOS18         | Output|o_TOPRED_6_ |
30    |  I_O  |   0  |F6  |    *   |LVCMOS18         | Output|o_TOPRED_5_ |
31    |  I_O  |   0  |F8  |    *   |LVCMOS18         | Output|o_TOPRED_4_ |
32    |  I_O  |   0  |F10 |    *   |LVCMOS18         | Output|o_TOPRED_3_ |
33    |  I_O  |   0  |F12 |    *   |LVCMOS18         | Output|o_TOPRED_2_ |
34    |VCCIO0 |   -  |    |        |                 |       |            |
35    | TCK   |   -  |    |        |                 |       |            |
36    | VCC   |   -  |    |        |                 |       |            |
37    | GND   |   -  |    |        |                 |       |            |
38    | IN2   |   0  |    |        |                 |       |            |
39    |  I_O  |   0  |G12 |    *   |LVCMOS18         | Output|o_TOPRED_1_ |
40    |  I_O  |   0  |G10 |    *   |LVCMOS18         | Output|o_TOPRED_0_ |
41    |  I_O  |   0  |G8  |        |                 |       |            |
42    |  I_O  |   0  |G6  |        |                 |       |            |
43    |  I_O  |   0  |G4  |        |                 |       |            |
44    |  I_O  |   0  |G2  |    *   |LVCMOS18         | Output|o_DIS4_6_   |
45    | IN3   |   0  |    |        |                 |       |            |
46    |GNDIO0 |   -  |    |        |                 |       |            |
47    |VCCIO0 |   -  |    |        |                 |       |            |
48    |  I_O  |   0  |H12 |    *   |LVCMOS18         | Output|o_DIS4_5_   |
49    |  I_O  |   0  |H10 |    *   |LVCMOS18         | Output|o_DIS4_4_   |
50    |  I_O  |   0  |H8  |    *   |LVCMOS18         | Output|o_DIS4_3_   |
51    |  I_O  |   0  |H6  |    *   |LVCMOS18         | Output|o_DIS4_2_   |
52    |  I_O  |   0  |H4  |    *   |LVCMOS18         | Output|o_DIS4_1_   |
53    |  I_O  |   0  |H2  |    *   |LVCMOS18         | Output|o_DIS4_0_   |
54    |INCLK1 |   0  |    |        |                 |       |            |
55    |GNDIO1 |   -  |    |        |                 |       |            |
56    |INCLK2 |   1  |    |        |                 |       |            |
57    | VCC   |   -  |    |        |                 |       |            |
58    |  I_O  |   1  |I2  |    *   |LVCMOS18         | Input |i_S1_NC     |
59    |  I_O  |   1  |I4  |    *   |LVCMOS18         | Input |i_S1_NO     |
60    |  I_O  |   1  |I6  |    *   |LVCMOS18         | Input |i_S2_NC     |
61    |  I_O  |   1  |I8  |    *   |LVCMOS18         | Input |i_S2_NO     |
62    |  I_O  |   1  |I10 |    *   |LVCMOS18         | Output|o_LED_YELLOW|
63    |  I_O  |   1  |I12 |    *   |LVCMOS18         | Output|o_LED_YELLOW|
64    |VCCIO1 |   -  |    |        |                 |       |            |
65    |GNDIO1 |   -  |    |        |                 |       |            |
66    |  I_O  |   1  |J2  |        |                 |       |            |
67    |  I_O  |   1  |J4  |        |                 |       |            |
68    |  I_O  |   1  |J6  |        |                 |       |            |
69    |  I_O  |   1  |J8  |        |                 |       |            |
70    |  I_O  |   1  |J10 |        |                 |       |            |
71    |  I_O  |   1  |J12 |        |                 |       |            |
72    | IN4   |   0  |    |        |                 |       |            |
73    | GND   |   -  |    |        |                 |       |            |
74    | TMS   |   -  |    |        |                 |       |            |
75    |VCCIO1 |   -  |    |        |                 |       |            |
76    |  I_O  |   1  |K12 |    *   |LVCMOS18         | Input |DIP_3_      |
77    |  I_O  |   1  |K10 |    *   |LVCMOS18         | Input |DIP_2_      |
78    |  I_O  |   1  |K8  |    *   |LVCMOS18         | Input |DIP_1_      |
79    |  I_O  |   1  |K6  |    *   |LVCMOS18         | Input |DIP_0_      |
80    |  I_O  |   1  |K4  |    *   |LVCMOS18         | Output|o_DIS1_0_   |
81    |  I_O  |   1  |K2  |    *   |LVCMOS18         | Output|o_DIS1_1_   |
82    |GNDIO1 |   -  |    |        |                 |       |            |
83    |  I_O  |   1  |L14 |    *   |LVCMOS18         | Output|o_DIS1_2_   |
84    |  I_O  |   1  |L12 |    *   |LVCMOS18         | Output|o_DIS1_3_   |
85    |  I_O  |   1  |L10 |    *   |LVCMOS18         | Output|o_DIS1_4_   |
86    |  I_O  |   1  |L8  |    *   |LVCMOS18         | Output|o_DIS1_5_   |
87    |  I_O  |   1  |L6  |    *   |LVCMOS18         | Output|o_DIS1_6_   |
88    |  I_O  |   1  |L4  |    *   |LVCMOS18         | Output|o_DIS2_0_   |
89    | IN5   |   1  |    |        |                 |       |            |
90    | NC    |   -  |    |        |                 |       |            |
91    |VCCIO1 |   -  |    |        |                 |       |            |
92    | IN6   |   1  |    |        |                 |       |            |
93    |  I_O  |   1  |M2  |    *   |LVCMOS18         | Output|o_DIS2_1_   |
94    |  I_O  |   1  |M4  |    *   |LVCMOS18         | Output|o_DIS2_2_   |
95    |  I_O  |   1  |M6  |    *   |LVCMOS18         | Output|o_DIS2_3_   |
96    |  I_O  |   1  |M8  |    *   |LVCMOS18         | Output|o_DIS2_4_   |
97    |  I_O  |   1  |M10 |    *   |LVCMOS18         | Output|o_DIS2_5_   |
98    |  I_O  |   1  |M12 |    *   |LVCMOS18         | Output|o_DIS2_6_   |
99    |GNDIO1 |   -  |    |        |                 |       |            |
100   |  I_O  |   1  |N2  |    *   |LVCMOS18         | Output|o_BOTRED_0_ |
101   |  I_O  |   1  |N4  |    *   |LVCMOS18         | Output|o_BOTRED_1_ |
102   |  I_O  |   1  |N6  |    *   |LVCMOS18         | Output|o_BOTRED_2_ |
103   |  I_O  |   1  |N8  |    *   |LVCMOS18         | Output|o_BOTRED_3_ |
104   |  I_O  |   1  |N10 |    *   |LVCMOS18         | Output|o_BOTRED_4_ |
105   |  I_O  |   1  |N12 |    *   |LVCMOS18         | Output|o_BOTRED_5_ |
106   |VCCIO1 |   -  |    |        |                 |       |            |
107   | TDO   |   -  |    |        |                 |       |            |
108   | VCC   |   -  |    |        |                 |       |            |
109   | GND   |   -  |    |        |                 |       |            |
110   | IN7   |   1  |    |        |                 |       |            |
111   |  I_O  |   1  |O12 |    *   |LVCMOS18         | Output|o_BOTRED_6_ |
112   |  I_O  |   1  |O10 |    *   |LVCMOS18         | Output|o_BOTRED_7_ |
113   |  I_O  |   1  |O8  |        |                 |       |            |
114   |  I_O  |   1  |O6  |        |                 |       |            |
115   |  I_O  |   1  |O4  |        |                 |       |            |
116   |  I_O  |   1  |O2  |    *   |LVCMOS18         | Output|o_DIS3_0_   |
117   | IN8   |   1  |    |        |                 |       |            |
118   |GNDIO1 |   -  |    |        |                 |       |            |
119   |VCCIO1 |   -  |    |        |                 |       |            |
120   |  I_O  |   1  |P12 |    *   |LVCMOS18         | Output|o_DIS3_1_   |
121   |  I_O  |   1  |P10 |    *   |LVCMOS18         | Output|o_DIS3_2_   |
122   |  I_O  |   1  |P8  |    *   |LVCMOS18         | Output|o_DIS3_3_   |
123   |  I_O  |   1  |P6  |    *   |LVCMOS18         | Output|o_DIS3_4_   |
124   |  I_O  |   1  |P4  |    *   |LVCMOS18         | Output|o_DIS3_5_   |
125   | I_O/OE|   1  |P2  |    *   |LVCMOS18         | Output|o_DIS3_6_   |
126   |INCLK3 |   1  |    |        |                 |       |            |
127   |GNDIO0 |   -  |    |        |                 |       |            |
128   |INCLK0 |   0  |    |        |                 |       |            |
129   | VCC   |   -  |    |        |                 |       |            |
130   | I_O/OE|   0  |A2  |    *   |LVCMOS18         | Output|o_MIDRED_7_ |
131   |  I_O  |   0  |A4  |    *   |LVCMOS18         | Output|o_MIDRED_6_ |
132   |  I_O  |   0  |A6  |    *   |LVCMOS18         | Output|o_MIDRED_5_ |
133   |  I_O  |   0  |A8  |    *   |LVCMOS18         | Output|o_MIDRED_4_ |
134   |  I_O  |   0  |A10 |    *   |LVCMOS18         | Output|o_MIDRED_3_ |
135   |  I_O  |   0  |A12 |    *   |LVCMOS18         | Output|o_MIDRED_2_ |
136   |VCCIO0 |   -  |    |        |                 |       |            |
137   |GNDIO0 |   -  |    |        |                 |       |            |
138   |  I_O  |   0  |B2  |    *   |LVCMOS18         | Output|o_MIDRED_1_ |
139   |  I_O  |   0  |B4  |    *   |LVCMOS18         | Output|o_MIDRED_0_ |
140   |  I_O  |   0  |B6  |    *   |LVCMOS18         | Output|o_JUMBO_0_  |
141   |  I_O  |   0  |B8  |    *   |LVCMOS18         | Output|o_JUMBO_1_  |
142   |  I_O  |   0  |B10 |    *   |LVCMOS18         | Output|o_JUMBO_2_  |
143   |  I_O  |   0  |B12 |        |                 |       |            |
144   | IN9   |   0  |    |        |                 |       |            |
-------------------------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
--------------------------------------------------
  79   K  I/O   1  -------------N--    Down DIP_0_
  78   K  I/O   1  -------------N--    Down DIP_1_
  77   K  I/O   1  -------------N--    Down DIP_2_
  76   K  I/O   1  -------------N--    Down DIP_3_
  23   E  I/O   1  -------------N--    Down DIP_4_
  24   E  I/O   1  -------------N--    Down DIP_5_
  25   E  I/O   1  --------------O-    Down DIP_6_
  26   E  I/O   1  --------------O-    Down DIP_7_
  58   I  I/O   1  --------I-------    Down i_S1_NC
  59   I  I/O   1  --------I-------    Down i_S1_NO
  60   I  I/O   1  --------I-------    Down i_S2_NC
  61   I  I/O   1  --------I-------    Down i_S2_NO
--------------------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
----------------------------------------------------------------------------------------
 100   N  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_0_
 101   N  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_1_
 102   N  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_2_
 103   N  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_3_
 104   N  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_4_
 105   N  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_5_
 111   O  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_6_
 112   O  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_7_
  80   K  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS1_0_
  81   K  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS1_1_
  83   L  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS1_2_
  84   L  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS1_3_
  85   L  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS1_4_
  86   L  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS1_5_
  87   L  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS1_6_
  88   L  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS2_0_
  93   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS2_1_
  94   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS2_2_
  95   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS2_3_
  96   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS2_4_
  97   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS2_5_
  98   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS2_6_
 116   O  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS3_0_
 120   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS3_1_
 121   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS3_2_
 122   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS3_3_
 123   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS3_4_
 124   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS3_5_
 125   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS3_6_
  53   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS4_0_
  52   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS4_1_
  51   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS4_2_
  50   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS4_3_
  49   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS4_4_
  48   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS4_5_
  44   G  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_DIS4_6_
 140   B  1  -   1  1 COM                   ----------------  Fast   Down o_JUMBO_0_
 141   B  3  -   2  1 DFF  *   S         2  AB--------------  Fast   Down o_JUMBO_1_
 142   B  3  -   2  1 DFF  *   S         8  -B----GH--KLM-OP  Fast   Down o_JUMBO_2_
  63   I  2  -   3  1 DFF  * * R            ----------------  Fast   Down o_LED_YELLOW_0_
  62   I  2  -   1  1 DFF  * * R            ----------------  Fast   Down o_LED_YELLOW_1_
 139   B  3  -   2  1 DFF  *   S            ----------------  Fast   Down o_MIDRED_0_
 138   B  3  -   2  1 DFF  *   S            ----------------  Fast   Down o_MIDRED_1_
 135   A  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_MIDRED_2_
 134   A  3  -   1  1 DFF  *   S            ----------------  Fast   Down o_MIDRED_3_
 133   A  0  -   1  1 COM                   ----------------  Fast   Down o_MIDRED_4_
 132   A  0  -   1  1 COM                   ----------------  Fast   Down o_MIDRED_5_
 131   A  0  -   1  1 COM                   ----------------  Fast   Down o_MIDRED_6_
 130   A  0  -   1  1 COM                   ----------------  Fast   Down o_MIDRED_7_
  40   G  2  -   1  1 COM                   ----------------  Fast   Down o_TOPRED_0_
  39   G  2  -   1  1 COM                   ----------------  Fast   Down o_TOPRED_1_
  33   F  2  -   1  1 COM                   ----------------  Fast   Down o_TOPRED_2_
  32   F  2  -   1  1 COM                   ----------------  Fast   Down o_TOPRED_3_
  31   F  2  -   1  1 COM                   ----------------  Fast   Down o_TOPRED_4_
  30   F  2  -   1  1 COM                   ----------------  Fast   Down o_TOPRED_5_
  29   F  2  -   1  1 COM                   ----------------  Fast   Down o_TOPRED_6_
  28   F  2  -   1  1 COM                   ----------------  Fast   Down o_TOPRED_7_
----------------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
-----------------------------------------------------------------------------
 5   B  3  -   2  1 DFF    * R       3  -B---FG---------  J4BIT_Q_0_
 7   B  3  -   2  1 DFF    * R       3  A----FG---------  J4BIT_Q_1_
 7   A  3  -   1  1 DFF    * R       2  A----F----------  J4BIT_Q_2_
12   A  3  -   1  1 DFF    * R       3  -B---FG---------  J4BIT_Q_3_
 6   I  2  -   2  1 DFF  * * S       9  AB----GH--KLM-OP  LFTPB_Q
 6   K  2  1   2  1 DFF      R       12 A-CD--GHIJK-MNOP  STEP3A_CQ_0_
 8   K  2  1   2  1 DFF      R       13 A-CDE-GHIJK-MNOP  STEP3A_CQ_1_
 7   K  2  1   2  1 DFF      R       13 A-CDE-GHIJK-MNOP  STEP3A_CQ_2_
 7   O  2  1   2  1 DFF      R       12 A-CDE-GHIJK-MN-P  STEP3A_CQ_3_
 9   B  2  1   2  1 DFF      R       12 --CDEFGHIJK-MN-P  STEP3A_CQ_4_
 3   O  1  -   1  1 DFF      R       8  --CDEFG-----MN-P  STEP3A_CQ_5_
 7   N  3  -   1  1 LAT      R       1  -----F----------  STEP3A_count_0_
 9   N  3  -   1  1 LAT      R       5  -----F-HIJK-----  STEP3A_count_1_
10   N  3  -   1  1 LAT      R       5  -----F-HIJK-----  STEP3A_count_2_
11   N  3  -   1  1 LAT      R       5  -----F-HIJK-----  STEP3A_count_3_
 3   P  7  -   7  2 LAT  * * R       1  ------G---------  STEP3A_next_0_
 5   N  6  -   2  1 COM              1  ---------------P  STEP3A_next_0__0
 3   N  7  -   3  1 COM              1  ---------------P  STEP3A_next_0__1
 3   D  8  -   3  1 LAT  * * R       1  ------G---------  STEP3A_next_1_
 3   A  7  -   6  2 LAT  * * R       1  ----------K-----  STEP3A_next_2_
 6   D  6  -   3  1 COM              1  A---------------  STEP3A_next_2__0
 2   C  6  -   3  1 COM              1  A---------------  STEP3A_next_2__1
 1   D  8  -   5  1 LAT  * * R       1  --------------O-  STEP3A_next_3_
 5   P  8  -   7  2 LAT  * * R       1  -B--------------  STEP3A_next_4_
 5   M  5  -   2  1 COM              1  ---------------P  STEP3A_next_4__0
 5   A  6  -   6  2 LAT    * R       1  --------------O-  STEP3A_next_5_
 9   E  5  -   2  1 COM              1  A---------------  STEP3A_next_5__0
 4   O  6  -   5  1 LAT  * * R       1  -B--------------  STEP3A_next_6_
 3   M  6  -   3  1 COM              1  --------------O-  STEP3A_next_6__0
12   G  7  -   2  1 COM              1  --------------O-  STEP3A_next_6__1
 1   K  9  1  10  2 LAT      R       1  ----------K-----  STEP3A_next_CQ_0_
 3   I  9  1  15  3 LAT      R       1  ----------K-----  STEP3A_next_CQ_1_
11   H  9  1  13  3 LAT      R       1  ----------K-----  STEP3A_next_CQ_2_
 4   J  9  1  13  3 LAT      R       1  --------------O-  STEP3A_next_CQ_3_
 0   K  7  1   5  1 LAT      R       1  -B--------------  STEP3A_next_CQ_4_
 5   G  3  1   2  1 DFF      R       1  -B--------------  STEP3A_outCHAR_0_
 7   G  3  1   2  1 DFF      R       1  --------------O-  STEP3A_outCHAR_1_
 5   K  3  1   2  1 DFF      R       1  -B--------------  STEP3A_outCHAR_2_
 5   O  3  1   2  1 DFF      R       1  -B--------------  STEP3A_outCHAR_3_
 1   B  3  1   2  1 DFF      R       1  --------------O-  STEP3A_outCHAR_4_
 6   O  3  1   2  1 DFF      R       1  --------------O-  STEP3A_outCHAR_5_
 3   B  3  1   2  1 DFF      R       1  ----------K-----  STEP3A_outCHAR_6_
10   B  3  -   1  1 DFF    * R       1  ----------K-----  STEP3B_Di1_0_
 9   O  3  -   1  1 DFF    * R       1  ----------K-----  STEP3B_Di1_1_
11   B  3  -   1  1 DFF    * R       1  -----------L----  STEP3B_Di1_2_
13   B  3  -   1  1 DFF    * R       1  -----------L----  STEP3B_Di1_3_
10   O  3  -   1  1 DFF    * R       1  -----------L----  STEP3B_Di1_4_
12   O  3  -   1  1 DFF    * R       1  -----------L----  STEP3B_Di1_5_
12   K  3  -   1  1 DFF    * R       1  -----------L----  STEP3B_Di1_6_
 9   K  3  -   1  1 DFF    * R       1  -----------L----  STEP3B_outDISP_0_
10   M  3  -   1  1 DFF    * R       1  ---------------P  STEP3B_outDISP_10_
11   M  3  -   1  1 DFF    * R       1  ---------------P  STEP3B_outDISP_11_
12   M  3  -   1  1 DFF    * R       1  ---------------P  STEP3B_outDISP_12_
13   M  3  -   1  1 DFF    * R       1  ---------------P  STEP3B_outDISP_13_
 8   O  3  -   1  1 DFF    * R       1  -------H--------  STEP3B_outDISP_14_
 7   P  3  -   1  1 DFF    * R       1  -------H--------  STEP3B_outDISP_15_
 9   P  3  -   1  1 DFF    * R       1  -------H--------  STEP3B_outDISP_16_
10   P  3  -   1  1 DFF    * R       1  -------H--------  STEP3B_outDISP_17_
11   P  3  -   1  1 DFF    * R       1  -------H--------  STEP3B_outDISP_18_
12   P  3  -   1  1 DFF    * R       1  -------H--------  STEP3B_outDISP_19_
10   K  3  -   1  1 DFF    * R       1  ------------M---  STEP3B_outDISP_1_
13   P  3  -   1  1 DFF    * R       1  ------G---------  STEP3B_outDISP_20_
 3   L  3  -   1  1 DFF    * R       1  ------------M---  STEP3B_outDISP_2_
 5   L  3  -   1  1 DFF    * R       1  ------------M---  STEP3B_outDISP_3_
 7   L  3  -   1  1 DFF    * R       1  ------------M---  STEP3B_outDISP_4_
 9   L  3  -   1  1 DFF    * R       1  ------------M---  STEP3B_outDISP_5_
10   L  3  -   1  1 DFF    * R       1  ------------M---  STEP3B_outDISP_6_
12   L  3  -   1  1 DFF    * R       1  --------------O-  STEP3B_outDISP_7_
 7   M  3  -   1  1 DFF    * R       1  ---------------P  STEP3B_outDISP_8_
 9   M  3  -   1  1 DFF    * R       1  ---------------P  STEP3B_outDISP_9_
15   F  0  -   0  1 COM              1  -B--------------  _dup_gnd_n_n
15   C  0  -   0  1 COM                 ----------------  gnd_n_n
 9   G  7  -   2  1 COM              1  -------------N--  step3a_count25_n
13   N  5  -   1  1 COM              2  ----EF----------  step3a_n_100_i_n
10   D  6  -   1  1 COM              3  ------G-----MN--  step3a_n_101_i_n
 5   C  4  -   2  1 COM              4  A--D----------OP  step3a_n_156_i_n
 3   F  7  -   8  2 COM              4  -------HIJK-----  step3a_n_186_n
 3   E  6  -   2  1 COM              1  ---D------------  step3a_un1_cq_14_0_n
15   F  0  -   0  0 COM              1  -B--------------  tmr_out
-----------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~

J4BIT_Q_0_.D = !J4BIT_Q_3_.Q ; (1 pterm, 1 signal)
J4BIT_Q_0_.C = !o_JUMBO_1_.Q ; (1 pterm, 1 signal)
J4BIT_Q_0_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

J4BIT_Q_1_.D = J4BIT_Q_0_.Q ; (1 pterm, 1 signal)
J4BIT_Q_1_.C = !o_JUMBO_1_.Q ; (1 pterm, 1 signal)
J4BIT_Q_1_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

J4BIT_Q_2_.D = J4BIT_Q_1_.Q ; (1 pterm, 1 signal)
J4BIT_Q_2_.C = !o_JUMBO_1_.Q ; (1 pterm, 1 signal)
J4BIT_Q_2_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

J4BIT_Q_3_.D = J4BIT_Q_2_.Q ; (1 pterm, 1 signal)
J4BIT_Q_3_.C = !o_JUMBO_1_.Q ; (1 pterm, 1 signal)
J4BIT_Q_3_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

LFTPB_Q.D = 1 ; (1 pterm, 0 signal)
LFTPB_Q.C = !i_S2_NO ; (1 pterm, 1 signal)
LFTPB_Q.AR = !i_S2_NC ; (1 pterm, 1 signal)
LFTPB_Q.AP = !i_S2_NO ; (1 pterm, 1 signal)

STEP3A_CQ_0_.D = STEP3A_next_CQ_0_.Q ; (1 pterm, 1 signal)
STEP3A_CQ_0_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)

STEP3A_CQ_1_.D = STEP3A_next_CQ_1_.Q ; (1 pterm, 1 signal)
STEP3A_CQ_1_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)

STEP3A_CQ_2_.D = STEP3A_next_CQ_2_.Q ; (1 pterm, 1 signal)
STEP3A_CQ_2_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)

STEP3A_CQ_3_.D = STEP3A_next_CQ_3_.Q ; (1 pterm, 1 signal)
STEP3A_CQ_3_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)

STEP3A_CQ_4_.D = STEP3A_next_CQ_4_.Q ; (1 pterm, 1 signal)
STEP3A_CQ_4_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)

STEP3A_CQ_5_.D = 0 ; (0 pterm, 0 signal)
STEP3A_CQ_5_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)

STEP3A_count_0_.D = !DIP_1_ & !DIP_0_ ; (1 pterm, 2 signals)
STEP3A_count_0_.LH = step3a_count25_n ; (1 pterm, 1 signal)

STEP3A_count_1_.D = !DIP_1_ & DIP_0_ ; (1 pterm, 2 signals)
STEP3A_count_1_.LH = step3a_count25_n ; (1 pterm, 1 signal)

STEP3A_count_2_.D = DIP_1_ & !DIP_0_ ; (1 pterm, 2 signals)
STEP3A_count_2_.LH = step3a_count25_n ; (1 pterm, 1 signal)

STEP3A_count_3_.D = DIP_1_ & DIP_0_ ; (1 pterm, 2 signals)
STEP3A_count_3_.LH = step3a_count25_n ; (1 pterm, 1 signal)

STEP3A_next_0_.D = STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & !STEP3A_CQ_1_.Q
    # !STEP3A_CQ_0_.Q & STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q
    # STEP3A_CQ_2_.Q & STEP3A_CQ_1_.Q
    # !STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q ; (4 pterms, 4 signals)
STEP3A_next_0_.LH = step3a_n_156_i_n ; (1 pterm, 1 signal)
STEP3A_next_0_.AR = STEP3A_next_0__0 ; (1 pterm, 1 signal)
STEP3A_next_0_.AP = STEP3A_next_0__1 ; (1 pterm, 1 signal)

STEP3A_next_0__0 = STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q
       & !STEP3A_CQ_5_.Q & !STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q
    # !STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q
       & !STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q ; (2 pterms, 6 signals)

STEP3A_next_0__1 = !step3a_n_101_i_n
    # !STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q
       & STEP3A_CQ_3_.Q
    # STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q & STEP3A_CQ_1_.Q
       & STEP3A_CQ_3_.Q ; (3 pterms, 7 signals)

STEP3A_next_1_.D = !( !STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & !STEP3A_CQ_3_.Q
    # STEP3A_CQ_1_.Q ) ; (2 pterms, 4 signals)
STEP3A_next_1_.LH = step3a_n_156_i_n ; (1 pterm, 1 signal)
STEP3A_next_1_.AR = STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q
       & !STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q ; (1 pterm, 5 signals)
STEP3A_next_1_.AP = !step3a_un1_cq_14_0_n ; (1 pterm, 1 signal)

STEP3A_next_2_.D = !STEP3A_CQ_0_.Q & STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q
    # !STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q
    # STEP3A_CQ_2_.Q ; (3 pterms, 4 signals)
STEP3A_next_2_.LH = step3a_n_156_i_n ; (1 pterm, 1 signal)
STEP3A_next_2_.AR = STEP3A_next_2__0 ; (1 pterm, 1 signal)
STEP3A_next_2_.AP = STEP3A_next_2__1 ; (1 pterm, 1 signal)

STEP3A_next_2__0 = STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q
       & !STEP3A_CQ_5_.Q & !STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q
    # !STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q
       & STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q
    # STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q
       & !STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q ; (3 pterms, 6 signals)

STEP3A_next_2__1 = !STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q
       & !STEP3A_CQ_5_.Q & !STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q
    # STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q
       & STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q
    # !STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q
       & !STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q ; (3 pterms, 6 signals)

STEP3A_next_3_.D = !STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & STEP3A_CQ_1_.Q
       & !STEP3A_CQ_3_.Q
    # !STEP3A_CQ_2_.Q & !STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q
    # STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q
    # STEP3A_CQ_0_.Q & !STEP3A_CQ_1_.Q ; (4 pterms, 4 signals)
STEP3A_next_3_.LH = step3a_n_156_i_n ; (1 pterm, 1 signal)
STEP3A_next_3_.AR = STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q
       & !STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q ; (1 pterm, 5 signals)
STEP3A_next_3_.AP = !step3a_un1_cq_14_0_n ; (1 pterm, 1 signal)

STEP3A_next_4_.D = !STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & STEP3A_CQ_1_.Q
       & !STEP3A_CQ_3_.Q
    # !STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & !STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q
    # STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q
    # STEP3A_CQ_0_.Q & !STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q ; (4 pterms, 4 signals)
STEP3A_next_4_.LH = step3a_n_156_i_n ; (1 pterm, 1 signal)
STEP3A_next_4_.AR = !STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & STEP3A_CQ_4_.Q
       & !STEP3A_CQ_5_.Q & !STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q ; (1 pterm, 6 signals)
STEP3A_next_4_.AP = STEP3A_next_4__0 ; (1 pterm, 1 signal)

STEP3A_next_4__0 = !step3a_n_101_i_n
    # STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q & STEP3A_CQ_3_.Q ; (2 pterms, 5 signals)

STEP3A_next_5_.D = !STEP3A_CQ_0_.Q & !STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q
    # STEP3A_CQ_0_.Q & !STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q
    # STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q
    # STEP3A_CQ_2_.Q & !STEP3A_CQ_1_.Q ; (4 pterms, 4 signals)
STEP3A_next_5_.LH = step3a_n_156_i_n ; (1 pterm, 1 signal)
STEP3A_next_5_.AR = STEP3A_next_5__0 ; (1 pterm, 1 signal)

STEP3A_next_5__0 = !step3a_n_100_i_n
    # STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q & STEP3A_CQ_3_.Q ; (2 pterms, 5 signals)

STEP3A_next_6_.D = STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & !STEP3A_CQ_1_.Q
    # !STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & !STEP3A_CQ_1_.Q ; (2 pterms, 3 signals)
STEP3A_next_6_.LH = step3a_n_156_i_n ; (1 pterm, 1 signal)
STEP3A_next_6_.AR = STEP3A_next_6__0 ; (1 pterm, 1 signal)
STEP3A_next_6_.AP = STEP3A_next_6__1 ; (1 pterm, 1 signal)

STEP3A_next_6__0 = STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q
       & !STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q
    # STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q
       & STEP3A_CQ_3_.Q
    # !STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q
       & !STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q ; (3 pterms, 6 signals)

STEP3A_next_6__1 = !step3a_n_101_i_n
    # !STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q
       & STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q ; (2 pterms, 7 signals)

STEP3A_next_CQ_0_.D = !( !STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q
       & !STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q & STEP3A_count_1_.Q
    # STEP3A_CQ_0_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_3_.Q & !STEP3A_count_1_.Q
       & !STEP3A_count_2_.Q & !STEP3A_count_3_.Q
    # STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & STEP3A_CQ_3_.Q & STEP3A_count_2_.Q
    # STEP3A_CQ_2_.Q & !STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q & STEP3A_count_2_.Q
    # STEP3A_CQ_2_.Q & !STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q & STEP3A_count_1_.Q
    # STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & STEP3A_CQ_3_.Q
    # !STEP3A_CQ_2_.Q & STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q & STEP3A_count_3_.Q
    # !STEP3A_CQ_2_.Q & STEP3A_CQ_4_.Q & STEP3A_count_3_.Q ) ; (8 pterms, 8 signals)
STEP3A_next_CQ_0_.LH = step3a_n_186_n ; (1 pterm, 1 signal)

STEP3A_next_CQ_1_.D = !( !STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q
       & !STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q & STEP3A_count_3_.Q
    # STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & STEP3A_CQ_1_.Q
       & STEP3A_count_3_.Q
    # !STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q
       & STEP3A_count_2_.Q
    # STEP3A_CQ_0_.Q & !STEP3A_CQ_4_.Q & STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q
       & !STEP3A_count_1_.Q & !STEP3A_count_2_.Q & !STEP3A_count_3_.Q
    # !STEP3A_CQ_0_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q
       & !STEP3A_count_1_.Q & !STEP3A_count_2_.Q & !STEP3A_count_3_.Q
    # !STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_1_.Q
       & !STEP3A_count_1_.Q & !STEP3A_count_2_.Q & !STEP3A_count_3_.Q
    # !STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q
       & STEP3A_count_1_.Q
    # STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & STEP3A_CQ_1_.Q
       & STEP3A_CQ_3_.Q
    # STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & !STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q
       & STEP3A_count_3_.Q
    # !STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_3_.Q
       & STEP3A_count_1_.Q
    # STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & !STEP3A_CQ_1_.Q & STEP3A_count_2_.Q
    # !STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & STEP3A_CQ_4_.Q & STEP3A_count_2_.Q
    # !STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & STEP3A_CQ_1_.Q & STEP3A_count_3_.Q ) ; (13 pterms, 8 signals)
STEP3A_next_CQ_1_.LH = step3a_n_186_n ; (1 pterm, 1 signal)

STEP3A_next_CQ_2_.D = STEP3A_CQ_2_.Q & !STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q
       & !STEP3A_count_1_.Q & !STEP3A_count_2_.Q & !STEP3A_count_3_.Q
    # STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & STEP3A_CQ_1_.Q
       & !STEP3A_CQ_3_.Q & !STEP3A_count_1_.Q & !STEP3A_count_3_.Q
    # STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_1_.Q
       & STEP3A_CQ_3_.Q & STEP3A_count_2_.Q
    # !STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q
       & STEP3A_count_2_.Q
    # !STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & !STEP3A_CQ_3_.Q & !STEP3A_count_1_.Q
       & !STEP3A_count_2_.Q & !STEP3A_count_3_.Q
    # STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & !STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q
       & STEP3A_count_1_.Q
    # !STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_3_.Q
       & STEP3A_count_1_.Q
    # !STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_3_.Q
       & STEP3A_count_2_.Q
    # STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & !STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q
       & STEP3A_count_2_.Q
    # !STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_3_.Q
       & STEP3A_count_3_.Q
    # STEP3A_CQ_0_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q
       & STEP3A_count_3_.Q ; (11 pterms, 8 signals)
STEP3A_next_CQ_2_.LH = step3a_n_186_n ; (1 pterm, 1 signal)

STEP3A_next_CQ_3_.D = !( STEP3A_CQ_0_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_1_.Q
       & STEP3A_CQ_3_.Q & STEP3A_count_3_.Q
    # !STEP3A_CQ_4_.Q & !STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q & !STEP3A_count_1_.Q
       & !STEP3A_count_2_.Q & !STEP3A_count_3_.Q
    # !STEP3A_CQ_0_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_3_.Q & !STEP3A_count_1_.Q
       & !STEP3A_count_2_.Q & !STEP3A_count_3_.Q
    # !STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q
       & STEP3A_count_2_.Q
    # !STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & !STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q
       & STEP3A_count_1_.Q
    # STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & STEP3A_CQ_1_.Q
       & !STEP3A_count_1_.Q
    # STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & STEP3A_CQ_1_.Q
       & STEP3A_CQ_3_.Q
    # !STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q
       & STEP3A_count_3_.Q
    # !STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & STEP3A_CQ_4_.Q & STEP3A_count_3_.Q
    # STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & !STEP3A_CQ_1_.Q & STEP3A_count_2_.Q
    # STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & STEP3A_CQ_3_.Q & STEP3A_count_2_.Q
    # STEP3A_CQ_0_.Q & !STEP3A_CQ_4_.Q & STEP3A_CQ_3_.Q & STEP3A_count_2_.Q
    # STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & !STEP3A_CQ_1_.Q & STEP3A_count_3_.Q ) ; (13 pterms, 8 signals)
STEP3A_next_CQ_3_.LH = step3a_n_186_n ; (1 pterm, 1 signal)

STEP3A_next_CQ_4_.D = STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & !STEP3A_CQ_1_.Q
       & STEP3A_CQ_3_.Q & STEP3A_count_2_.Q
    # STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q
       & STEP3A_count_3_.Q
    # !STEP3A_CQ_0_.Q & STEP3A_CQ_2_.Q & STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q
       & STEP3A_count_3_.Q ; (3 pterms, 6 signals)
STEP3A_next_CQ_4_.LH = step3a_n_186_n ; (1 pterm, 1 signal)

STEP3A_outCHAR_0_.D = !LFTPB_Q.Q & STEP3A_next_0_.Q ; (1 pterm, 2 signals)
STEP3A_outCHAR_0_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)

STEP3A_outCHAR_1_.D = !LFTPB_Q.Q & STEP3A_next_1_.Q ; (1 pterm, 2 signals)
STEP3A_outCHAR_1_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)

STEP3A_outCHAR_2_.D = !LFTPB_Q.Q & STEP3A_next_2_.Q ; (1 pterm, 2 signals)
STEP3A_outCHAR_2_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)

STEP3A_outCHAR_3_.D = !LFTPB_Q.Q & STEP3A_next_3_.Q ; (1 pterm, 2 signals)
STEP3A_outCHAR_3_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)

STEP3A_outCHAR_4_.D = !LFTPB_Q.Q & STEP3A_next_4_.Q ; (1 pterm, 2 signals)
STEP3A_outCHAR_4_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)

STEP3A_outCHAR_5_.D = !LFTPB_Q.Q & STEP3A_next_5_.Q ; (1 pterm, 2 signals)
STEP3A_outCHAR_5_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)

STEP3A_outCHAR_6_.D = !LFTPB_Q.Q & STEP3A_next_6_.Q ; (1 pterm, 2 signals)
STEP3A_outCHAR_6_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)

STEP3B_Di1_0_.D = STEP3A_outCHAR_0_.Q ; (1 pterm, 1 signal)
STEP3B_Di1_0_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_Di1_0_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_Di1_1_.D = STEP3A_outCHAR_1_.Q ; (1 pterm, 1 signal)
STEP3B_Di1_1_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_Di1_1_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_Di1_2_.D = STEP3A_outCHAR_2_.Q ; (1 pterm, 1 signal)
STEP3B_Di1_2_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_Di1_2_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_Di1_3_.D = STEP3A_outCHAR_3_.Q ; (1 pterm, 1 signal)
STEP3B_Di1_3_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_Di1_3_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_Di1_4_.D = STEP3A_outCHAR_4_.Q ; (1 pterm, 1 signal)
STEP3B_Di1_4_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_Di1_4_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_Di1_5_.D = STEP3A_outCHAR_5_.Q ; (1 pterm, 1 signal)
STEP3B_Di1_5_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_Di1_5_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_Di1_6_.D = STEP3A_outCHAR_6_.Q ; (1 pterm, 1 signal)
STEP3B_Di1_6_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_Di1_6_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_0_.D = STEP3B_Di1_0_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_0_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_0_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_10_.D = STEP3B_outDISP_3_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_10_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_10_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_11_.D = STEP3B_outDISP_4_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_11_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_11_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_12_.D = STEP3B_outDISP_5_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_12_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_12_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_13_.D = STEP3B_outDISP_6_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_13_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_13_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_14_.D = STEP3B_outDISP_7_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_14_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_14_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_15_.D = STEP3B_outDISP_8_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_15_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_15_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_16_.D = STEP3B_outDISP_9_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_16_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_16_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_17_.D = STEP3B_outDISP_10_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_17_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_17_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_18_.D = STEP3B_outDISP_11_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_18_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_18_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_19_.D = STEP3B_outDISP_12_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_19_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_19_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_1_.D = STEP3B_Di1_1_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_1_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_1_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_20_.D = STEP3B_outDISP_13_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_20_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_20_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_2_.D = STEP3B_Di1_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_2_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_2_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_3_.D = STEP3B_Di1_3_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_3_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_3_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_4_.D = STEP3B_Di1_4_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_4_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_4_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_5_.D = STEP3B_Di1_5_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_5_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_5_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_6_.D = STEP3B_Di1_6_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_6_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_6_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_7_.D = STEP3B_outDISP_0_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_7_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_7_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_8_.D = STEP3B_outDISP_1_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_8_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_8_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

STEP3B_outDISP_9_.D = STEP3B_outDISP_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_9_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
STEP3B_outDISP_9_.AR = LFTPB_Q.Q ; (1 pterm, 1 signal)

_dup_gnd_n_n = 0 ; (0 pterm, 0 signal)

gnd_n_n = 0 ; (0 pterm, 0 signal)

o_BOTRED_0_ = !DIP_0_ ; (1 pterm, 1 signal)

o_BOTRED_1_ = !DIP_1_ ; (1 pterm, 1 signal)

o_BOTRED_2_ = !DIP_2_ ; (1 pterm, 1 signal)

o_BOTRED_3_ = !DIP_3_ ; (1 pterm, 1 signal)

o_BOTRED_4_ = !DIP_4_ ; (1 pterm, 1 signal)

o_BOTRED_5_ = !DIP_5_ ; (1 pterm, 1 signal)

o_BOTRED_6_ = !DIP_6_ ; (1 pterm, 1 signal)

o_BOTRED_7_ = !DIP_7_ ; (1 pterm, 1 signal)

o_DIS1_0_.D = !STEP3B_Di1_0_.Q ; (1 pterm, 1 signal)
o_DIS1_0_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS1_0_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS1_1_.D = !STEP3B_Di1_1_.Q ; (1 pterm, 1 signal)
o_DIS1_1_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS1_1_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS1_2_.D = !STEP3B_Di1_2_.Q ; (1 pterm, 1 signal)
o_DIS1_2_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS1_2_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS1_3_.D = !STEP3B_Di1_3_.Q ; (1 pterm, 1 signal)
o_DIS1_3_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS1_3_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS1_4_.D = !STEP3B_Di1_4_.Q ; (1 pterm, 1 signal)
o_DIS1_4_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS1_4_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS1_5_.D = !STEP3B_Di1_5_.Q ; (1 pterm, 1 signal)
o_DIS1_5_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS1_5_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS1_6_.D = !STEP3B_Di1_6_.Q ; (1 pterm, 1 signal)
o_DIS1_6_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS1_6_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS2_0_.D = !STEP3B_outDISP_0_.Q ; (1 pterm, 1 signal)
o_DIS2_0_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS2_0_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS2_1_.D = !STEP3B_outDISP_1_.Q ; (1 pterm, 1 signal)
o_DIS2_1_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS2_1_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS2_2_.D = !STEP3B_outDISP_2_.Q ; (1 pterm, 1 signal)
o_DIS2_2_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS2_2_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS2_3_.D = !STEP3B_outDISP_3_.Q ; (1 pterm, 1 signal)
o_DIS2_3_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS2_3_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS2_4_.D = !STEP3B_outDISP_4_.Q ; (1 pterm, 1 signal)
o_DIS2_4_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS2_4_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS2_5_.D = !STEP3B_outDISP_5_.Q ; (1 pterm, 1 signal)
o_DIS2_5_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS2_5_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS2_6_.D = !STEP3B_outDISP_6_.Q ; (1 pterm, 1 signal)
o_DIS2_6_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS2_6_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS3_0_.D = !STEP3B_outDISP_7_.Q ; (1 pterm, 1 signal)
o_DIS3_0_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS3_0_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS3_1_.D = !STEP3B_outDISP_8_.Q ; (1 pterm, 1 signal)
o_DIS3_1_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS3_1_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS3_2_.D = !STEP3B_outDISP_9_.Q ; (1 pterm, 1 signal)
o_DIS3_2_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS3_2_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS3_3_.D = !STEP3B_outDISP_10_.Q ; (1 pterm, 1 signal)
o_DIS3_3_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS3_3_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS3_4_.D = !STEP3B_outDISP_11_.Q ; (1 pterm, 1 signal)
o_DIS3_4_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS3_4_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS3_5_.D = !STEP3B_outDISP_12_.Q ; (1 pterm, 1 signal)
o_DIS3_5_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS3_5_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS3_6_.D = !STEP3B_outDISP_13_.Q ; (1 pterm, 1 signal)
o_DIS3_6_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS3_6_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS4_0_.D = !STEP3B_outDISP_14_.Q ; (1 pterm, 1 signal)
o_DIS4_0_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS4_0_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS4_1_.D = !STEP3B_outDISP_15_.Q ; (1 pterm, 1 signal)
o_DIS4_1_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS4_1_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS4_2_.D = !STEP3B_outDISP_16_.Q ; (1 pterm, 1 signal)
o_DIS4_2_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS4_2_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS4_3_.D = !STEP3B_outDISP_17_.Q ; (1 pterm, 1 signal)
o_DIS4_3_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS4_3_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS4_4_.D = !STEP3B_outDISP_18_.Q ; (1 pterm, 1 signal)
o_DIS4_4_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS4_4_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS4_5_.D = !STEP3B_outDISP_19_.Q ; (1 pterm, 1 signal)
o_DIS4_5_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS4_5_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_DIS4_6_.D = !STEP3B_outDISP_20_.Q ; (1 pterm, 1 signal)
o_DIS4_6_.C = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_DIS4_6_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_JUMBO_0_ = !tmr_out ; (1 pterm, 1 signal)

o_JUMBO_1_.D = !o_JUMBO_1_.Q ; (1 pterm, 1 signal)
o_JUMBO_1_.C = tmr_out ; (1 pterm, 1 signal)
o_JUMBO_1_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_JUMBO_2_.D = !o_JUMBO_2_.Q ; (1 pterm, 1 signal)
o_JUMBO_2_.C = !o_JUMBO_1_.Q ; (1 pterm, 1 signal)
o_JUMBO_2_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_LED_YELLOW_0_.D = 0 ; (0 pterm, 0 signal)
o_LED_YELLOW_0_.C = !i_S1_NO ; (1 pterm, 1 signal)
o_LED_YELLOW_0_.AR = !i_S1_NO ; (1 pterm, 1 signal)
o_LED_YELLOW_0_.AP = !i_S1_NC ; (1 pterm, 1 signal)

o_LED_YELLOW_1_.D = 0 ; (0 pterm, 0 signal)
o_LED_YELLOW_1_.C = !i_S2_NO ; (1 pterm, 1 signal)
o_LED_YELLOW_1_.AR = !i_S2_NO ; (1 pterm, 1 signal)
o_LED_YELLOW_1_.AP = !i_S2_NC ; (1 pterm, 1 signal)

o_MIDRED_0_.D = J4BIT_Q_3_.Q ; (1 pterm, 1 signal)
o_MIDRED_0_.C = !o_JUMBO_1_.Q ; (1 pterm, 1 signal)
o_MIDRED_0_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_MIDRED_1_.D = !J4BIT_Q_0_.Q ; (1 pterm, 1 signal)
o_MIDRED_1_.C = !o_JUMBO_1_.Q ; (1 pterm, 1 signal)
o_MIDRED_1_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_MIDRED_2_.D = !J4BIT_Q_1_.Q ; (1 pterm, 1 signal)
o_MIDRED_2_.C = !o_JUMBO_1_.Q ; (1 pterm, 1 signal)
o_MIDRED_2_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_MIDRED_3_.D = !J4BIT_Q_2_.Q ; (1 pterm, 1 signal)
o_MIDRED_3_.C = !o_JUMBO_1_.Q ; (1 pterm, 1 signal)
o_MIDRED_3_.AP = LFTPB_Q.Q ; (1 pterm, 1 signal)

o_MIDRED_4_ = 1 ; (1 pterm, 0 signal)

o_MIDRED_5_ = 1 ; (1 pterm, 0 signal)

o_MIDRED_6_ = 1 ; (1 pterm, 0 signal)

o_MIDRED_7_ = 1 ; (1 pterm, 0 signal)

o_TOPRED_0_ = !( !J4BIT_Q_0_.Q & !J4BIT_Q_3_.Q ) ; (1 pterm, 2 signals)

o_TOPRED_1_ = !( J4BIT_Q_0_.Q & !J4BIT_Q_1_.Q ) ; (1 pterm, 2 signals)

o_TOPRED_2_ = !( J4BIT_Q_1_.Q & !J4BIT_Q_2_.Q ) ; (1 pterm, 2 signals)

o_TOPRED_3_ = !( J4BIT_Q_2_.Q & !J4BIT_Q_3_.Q ) ; (1 pterm, 2 signals)

o_TOPRED_4_ = !( J4BIT_Q_0_.Q & J4BIT_Q_3_.Q ) ; (1 pterm, 2 signals)

o_TOPRED_5_ = !( !J4BIT_Q_0_.Q & J4BIT_Q_1_.Q ) ; (1 pterm, 2 signals)

o_TOPRED_6_ = !( !J4BIT_Q_1_.Q & J4BIT_Q_2_.Q ) ; (1 pterm, 2 signals)

o_TOPRED_7_ = !( !J4BIT_Q_2_.Q & J4BIT_Q_3_.Q ) ; (1 pterm, 2 signals)

step3a_count25_n = STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q
       & !STEP3A_CQ_5_.Q & STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q
    # LFTPB_Q.Q ; (2 pterms, 7 signals)

step3a_n_100_i_n = !( !STEP3A_CQ_2_.Q & STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q
       & !STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q ) ; (1 pterm, 5 signals)

step3a_n_101_i_n = !( STEP3A_CQ_0_.Q & !STEP3A_CQ_2_.Q & STEP3A_CQ_4_.Q
       & !STEP3A_CQ_5_.Q & !STEP3A_CQ_1_.Q & !STEP3A_CQ_3_.Q ) ; (1 pterm, 6 signals)

step3a_n_156_i_n = !STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q
    # !STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q & !STEP3A_CQ_3_.Q ; (2 pterms, 4 signals)

step3a_n_186_n = !STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q & STEP3A_count_0_.Q
       & !STEP3A_count_1_.Q & !STEP3A_count_2_.Q & !STEP3A_count_3_.Q
    # !STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q & !STEP3A_count_0_.Q
       & STEP3A_count_1_.Q & !STEP3A_count_2_.Q & !STEP3A_count_3_.Q
    # !STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q & !STEP3A_count_0_.Q
       & !STEP3A_count_1_.Q & STEP3A_count_2_.Q & !STEP3A_count_3_.Q
    # !STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q & !STEP3A_count_0_.Q
       & !STEP3A_count_1_.Q & !STEP3A_count_2_.Q & STEP3A_count_3_.Q
    # STEP3A_count_0_.Q & !STEP3A_count_1_.Q & !STEP3A_count_2_.Q
       & !STEP3A_count_3_.Q & !step3a_n_100_i_n
    # !STEP3A_count_0_.Q & STEP3A_count_1_.Q & !STEP3A_count_2_.Q
       & !STEP3A_count_3_.Q & !step3a_n_100_i_n
    # !STEP3A_count_0_.Q & !STEP3A_count_1_.Q & STEP3A_count_2_.Q
       & !STEP3A_count_3_.Q & !step3a_n_100_i_n
    # !STEP3A_count_0_.Q & !STEP3A_count_1_.Q & !STEP3A_count_2_.Q
       & STEP3A_count_3_.Q & !step3a_n_100_i_n ; (8 pterms, 7 signals)

step3a_un1_cq_14_0_n = !( STEP3A_CQ_2_.Q & !STEP3A_CQ_4_.Q & !STEP3A_CQ_5_.Q
       & STEP3A_CQ_1_.Q & STEP3A_CQ_3_.Q
    # !step3a_n_100_i_n ) ; (2 pterms, 6 signals)




