m255
K3
13
cModel Technology
Z0 dG:\Sem 5\DSD\Individulal Project\Final Design\32bit-Floating-Point-ALU-Design-Using-FPGA\fp_adder
vbinary_multiplier
Z1 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
Z2 !s100 g6af71z[nUJS^2o_ADg:E0
Z3 IUmn;WBeJI`P8n5SnWo7Da1
Z4 VF]QkUY16YD4ZJ7lEPmk:m0
Z5 !s105 binary_multiplier_sv_unit
S1
Z6 dG:\Sem 5\DSD\Individulal Project\Final Design\32bit-Floating-Point-ALU-Design-Using-FPGA\fp_muliplier
Z7 w1727080777
Z8 8G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/binary_multiplier.sv
Z9 FG:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/binary_multiplier.sv
L0 1
Z10 OV;L;10.1d;51
r1
31
Z11 !s90 -reportprogress|300|-work|work|-sv|G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/binary_multiplier.sv|
Z12 o-work work -sv -O0
Z13 !s108 1727088847.123000
Z14 !s107 G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/binary_multiplier.sv|
!i10b 1
!s85 0
!s101 -O0
vbinary_multiplier_tb
R1
Z15 !s100 FOZiVBaCTK?nR7@3c6fVC0
Z16 Ih09h4<EnF@P];j]`?_I:g0
Z17 V;=fTEkiNig9UnBF>=MWYc3
Z18 !s105 binary_multiplier_tb_sv_unit
S1
R6
Z19 w1727080755
Z20 8G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/binary_multiplier_tb.sv
Z21 FG:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/binary_multiplier_tb.sv
L0 1
R10
r1
31
Z22 !s90 -reportprogress|300|-work|work|-sv|G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/binary_multiplier_tb.sv|
R12
Z23 !s108 1727088847.310000
Z24 !s107 G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/binary_multiplier_tb.sv|
!i10b 1
!s85 0
!s101 -O0
vright_shift
R1
Z25 !s100 [YB^b9EOlVlJe6X]Z3Snn2
Z26 I=cFmLMhU2WVzBj2Hm>8>J0
Z27 VG;F`Q?1j9H4i0RdZPgJmK2
Z28 !s105 right_shift_sv_unit
S1
R6
Z29 w1727088557
Z30 8G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/right_shift.sv
Z31 FG:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/right_shift.sv
L0 1
R10
r1
31
Z32 !s90 -reportprogress|300|-work|work|-sv|G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/right_shift.sv|
R12
!i10b 1
!s85 0
Z33 !s108 1727088847.435000
Z34 !s107 G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/right_shift.sv|
!s101 -O0
vright_shift_tb
R1
!i10b 1
!s100 Sfh3S:1bU2FRF>Lhi65Hb2
IRL^3EN7oflSDBo7L;KT<33
Z35 V_Z`K>kFR;FAG<fhnEECg20
Z36 !s105 right_shift_tb_sv_unit
S1
R6
w1727088837
Z37 8G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/right_shift_tb.sv
Z38 FG:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/right_shift_tb.sv
L0 2
R10
r1
!s85 0
31
!s108 1727088847.592000
!s107 G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/right_shift_tb.sv|
Z39 !s90 -reportprogress|300|-work|work|-sv|G:/Sem 5/DSD/Individulal Project/Final Design/32bit-Floating-Point-ALU-Design-Using-FPGA/fp_muliplier/right_shift_tb.sv|
!s101 -O0
R12
