Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 30 15:18:08 2019
| Host         : PC1011501457 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file nexys_hdmi_control_sets_placed.rpt
| Design       : nexys_hdmi
| Device       : xc7a200t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    41 |
| Unused register locations in slices containing registers |   142 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      4 |            3 |
|      5 |            1 |
|      6 |            3 |
|      8 |            3 |
|      9 |            3 |
|     10 |            4 |
|     11 |            1 |
|     12 |            6 |
|     13 |            5 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             127 |           47 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |              90 |           37 |
| Yes          | No                    | No                     |            2776 |         1301 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              59 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|     Clock Signal    |               Enable Signal              |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+---------------------+------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|  pll0/inst/clk_out1 |                                          | u0/p_0_in                                                                     |                1 |              1 |
|  pll0/inst/clk_out1 |                                          | rgb2dvi/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
|  pll0/inst/clk_out1 |                                          | rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |
|  pll0/inst/clk_out1 | u0/bitzaehler_snd                        | u0/reg_snd[8]_i_1_n_0                                                         |                1 |              4 |
|  pll0/inst/clk_out1 | vga0/frame_out_reg_1[0]                  |                                                                               |                2 |              4 |
|  pll0/inst/clk_out1 | vga0/FSM_onehot_si_state_frame_reg[1][0] |                                                                               |                2 |              5 |
|  pll0/inst/clk_out1 | u0/si_state_reg[2]                       |                                                                               |                1 |              6 |
|  pll0/inst/clk_out1 | uart_mem_offset0                         | uart_mem_offset[10]_i_1_n_0                                                   |                2 |              6 |
|  pll0/inst/clk_out1 | enb                                      |                                                                               |                3 |              6 |
|  pll0/inst/clk_out1 | u0/reg_snd[8]_i_1_n_0                    |                                                                               |                2 |              8 |
|  pll0/inst/clk_out1 | u0/byte_rcv[7]_i_1_n_0                   |                                                                               |                4 |              8 |
|  pll0/inst/clk_out1 | u0/E[0]                                  | si_uart_byte[7]_i_1_n_0                                                       |                2 |              8 |
|  pll0/inst/clk_out1 | u0/bitdauerzaehler_snd                   | u0/bitdauerzaehler_snd[8]_i_1_n_0                                             |                3 |              9 |
|  pll0/inst/clk_out1 | u0/bitdauerzaehler_rcv[8]_i_2_n_0        | u0/bitdauerzaehler_rcv                                                        |                3 |              9 |
|  pll0/inst/clk_out1 | CEP                                      |                                                                               |                2 |              9 |
|  pll0/inst/clk_out1 |                                          | u0/reg_rcv                                                                    |                3 |             10 |
|  pll0/inst/clk_out1 |                                          | vga0/hc[10]_i_1_n_0                                                           |                4 |             10 |
|  pll0/inst/clk_out1 |                                          | rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                4 |             10 |
|  pll0/inst/clk_out1 | vga0/hc[10]_i_1_n_0                      | vga0/vc0                                                                      |                3 |             10 |
|  pll0/inst/clk_out1 |                                          | vga0/vid_screen_v[10]_i_1_n_0                                                 |                3 |             11 |
|  pll0/inst/clk_out1 | si_value_pixel[11]_i_1_n_0               |                                                                               |                3 |             12 |
|  pll0/inst/clk_out1 | vga0/E[0]                                |                                                                               |                5 |             12 |
|  pll0/inst/clk_out1 | value_ad                                 |                                                                               |                5 |             12 |
|  pll0/inst/clk_out1 | value_pixel[11]_i_1_n_0                  |                                                                               |                3 |             12 |
|  pll0/inst/clk_out1 | mem_addra                                |                                                                               |                6 |             12 |
|  pll0/inst/clk_out1 | vga0/addrb0                              |                                                                               |                5 |             12 |
|  pll0/inst/clk_out1 | si_ad_value_vector[12]_i_1_n_0           |                                                                               |                4 |             13 |
|  pll0/inst/clk_out1 | vga0/si_state_ad_frame_reg[1][0]         |                                                                               |                4 |             13 |
|  pll0/inst/clk_out1 | value_ad                                 | value_ad[14]_i_1_n_0                                                          |                4 |             13 |
|  pll0/inst/clk_out1 | si_ad_value_bit                          |                                                                               |                6 |             13 |
|  pll0/inst/clk_out1 | si_ad_value_diff[12]_i_1_n_0             |                                                                               |                4 |             13 |
|  pll0/inst/clk_out1 |                                          | vga0/vid_screen_h[9]_i_1_n_0                                                  |                6 |             16 |
|  pll0/inst/clk_out1 | vga0/frame_out_reg_0[0]                  |                                                                               |                6 |             18 |
|  pll0/inst/clk_out1 | A[8]_i_1_n_0                             |                                                                               |                8 |             21 |
|  pll0/inst/clk_out1 | vga0/si_rotate_screen                    |                                                                               |               14 |             22 |
|  pll0/inst/clk_out1 |                                          | rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               16 |             32 |
|  pll0/inst/clk_out1 |                                          |                                                                               |               47 |            127 |
|  pll0/inst/clk_out1 | CEA2                                     |                                                                               |               92 |            145 |
|  pll0/inst/clk_out1 | si_buffer[799]_i_1_n_0                   |                                                                               |              360 |            800 |
|  pll0/inst/clk_out1 | mem_dina                                 |                                                                               |              342 |            800 |
|  pll0/inst/clk_out1 | si_ad_change_buffer                      |                                                                               |              418 |            800 |
+---------------------+------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+


