-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

-- DATE "11/26/2017 12:20:03"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	fluxoDeDados IS
    PORT (
	clk : IN std_logic;
	regTestEnd : IN std_logic_vector(4 DOWNTO 0);
	regTestOut : BUFFER std_logic_vector(31 DOWNTO 0);
	instRsOut : BUFFER std_logic_vector(4 DOWNTO 0);
	instRtOut : BUFFER std_logic_vector(4 DOWNTO 0);
	instRdOut : BUFFER std_logic_vector(4 DOWNTO 0);
	readData1Out : BUFFER std_logic_vector(31 DOWNTO 0);
	readData2Out : BUFFER std_logic_vector(31 DOWNTO 0);
	writeData : BUFFER std_logic_vector(31 DOWNTO 0);
	PCOutTeste : BUFFER std_logic_vector(31 DOWNTO 0);
	ULAINA : BUFFER std_logic_vector(31 DOWNTO 0);
	ULAINB : BUFFER std_logic_vector(31 DOWNTO 0);
	ULAOUTTESTE : BUFFER std_logic_vector(31 DOWNTO 0);
	word : BUFFER std_logic_vector(9 DOWNTO 0);
	ULASEL : BUFFER std_logic_vector(3 DOWNTO 0)
	);
END fluxoDeDados;

-- Design Ports Information
-- regTestOut[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[2]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[3]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[4]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[5]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[6]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[7]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[8]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[9]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[10]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[11]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[12]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[13]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[15]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[16]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[17]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[18]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[19]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[20]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[21]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[22]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[23]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[24]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[25]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[26]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[27]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[28]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[29]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[30]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestOut[31]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instRsOut[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instRsOut[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instRsOut[2]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instRsOut[3]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instRsOut[4]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instRtOut[0]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instRtOut[1]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instRtOut[2]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instRtOut[3]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instRtOut[4]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instRdOut[0]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instRdOut[1]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instRdOut[2]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instRdOut[3]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instRdOut[4]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[0]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[1]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[2]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[3]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[4]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[5]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[6]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[7]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[8]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[9]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[10]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[11]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[12]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[13]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[14]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[15]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[16]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[17]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[18]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[19]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[20]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[21]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[22]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[23]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[24]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[25]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[26]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[27]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[28]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[29]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[30]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData1Out[31]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[1]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[2]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[3]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[4]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[5]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[6]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[7]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[8]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[9]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[10]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[11]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[12]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[13]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[14]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[15]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[16]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[17]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[18]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[19]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[20]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[21]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[22]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[23]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[24]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[25]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[26]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[27]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[28]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[29]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[30]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readData2Out[31]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[0]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[1]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[2]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[3]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[4]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[5]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[6]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[7]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[8]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[9]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[10]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[11]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[12]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[13]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[14]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[15]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[16]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[17]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[18]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[19]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[20]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[21]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[22]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[23]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[24]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[25]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[26]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[27]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[28]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[29]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[30]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[31]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[0]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[2]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[3]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[4]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[5]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[6]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[7]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[8]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[9]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[10]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[11]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[12]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[13]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[14]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[15]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[16]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[17]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[18]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[19]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[20]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[21]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[22]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[23]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[24]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[25]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[26]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[27]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[28]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[29]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[30]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCOutTeste[31]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[0]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[1]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[2]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[3]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[4]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[5]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[6]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[7]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[8]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[9]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[10]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[11]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[12]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[13]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[14]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[15]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[16]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[17]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[18]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[19]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[20]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[21]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[22]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[23]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[24]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[25]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[26]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[27]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[28]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[29]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[30]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINA[31]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[3]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[5]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[6]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[7]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[8]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[9]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[10]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[11]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[12]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[13]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[14]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[15]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[16]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[17]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[18]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[19]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[20]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[21]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[22]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[23]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[24]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[25]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[26]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[27]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[28]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[29]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[30]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAINB[31]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[0]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[2]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[3]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[4]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[5]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[6]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[7]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[8]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[9]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[10]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[11]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[12]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[13]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[14]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[15]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[16]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[17]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[18]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[19]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[20]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[21]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[22]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[23]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[24]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[25]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[26]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[27]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[28]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[29]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[30]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOUTTESTE[31]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- word[0]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- word[1]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- word[2]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- word[3]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- word[4]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- word[5]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- word[6]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- word[7]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- word[8]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- word[9]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULASEL[0]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULASEL[1]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULASEL[2]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULASEL[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestEnd[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestEnd[3]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestEnd[4]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestEnd[0]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regTestEnd[1]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF fluxoDeDados IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_regTestEnd : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_regTestOut : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_instRsOut : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_instRtOut : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_instRdOut : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_readData1Out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_readData2Out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_writeData : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_PCOutTeste : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ULAINA : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ULAINB : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ULAOUTTESTE : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_word : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_ULASEL : std_logic_vector(3 DOWNTO 0);
SIGNAL \UCFD|Mux4~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \regTestOut[0]~output_o\ : std_logic;
SIGNAL \regTestOut[1]~output_o\ : std_logic;
SIGNAL \regTestOut[2]~output_o\ : std_logic;
SIGNAL \regTestOut[3]~output_o\ : std_logic;
SIGNAL \regTestOut[4]~output_o\ : std_logic;
SIGNAL \regTestOut[5]~output_o\ : std_logic;
SIGNAL \regTestOut[6]~output_o\ : std_logic;
SIGNAL \regTestOut[7]~output_o\ : std_logic;
SIGNAL \regTestOut[8]~output_o\ : std_logic;
SIGNAL \regTestOut[9]~output_o\ : std_logic;
SIGNAL \regTestOut[10]~output_o\ : std_logic;
SIGNAL \regTestOut[11]~output_o\ : std_logic;
SIGNAL \regTestOut[12]~output_o\ : std_logic;
SIGNAL \regTestOut[13]~output_o\ : std_logic;
SIGNAL \regTestOut[14]~output_o\ : std_logic;
SIGNAL \regTestOut[15]~output_o\ : std_logic;
SIGNAL \regTestOut[16]~output_o\ : std_logic;
SIGNAL \regTestOut[17]~output_o\ : std_logic;
SIGNAL \regTestOut[18]~output_o\ : std_logic;
SIGNAL \regTestOut[19]~output_o\ : std_logic;
SIGNAL \regTestOut[20]~output_o\ : std_logic;
SIGNAL \regTestOut[21]~output_o\ : std_logic;
SIGNAL \regTestOut[22]~output_o\ : std_logic;
SIGNAL \regTestOut[23]~output_o\ : std_logic;
SIGNAL \regTestOut[24]~output_o\ : std_logic;
SIGNAL \regTestOut[25]~output_o\ : std_logic;
SIGNAL \regTestOut[26]~output_o\ : std_logic;
SIGNAL \regTestOut[27]~output_o\ : std_logic;
SIGNAL \regTestOut[28]~output_o\ : std_logic;
SIGNAL \regTestOut[29]~output_o\ : std_logic;
SIGNAL \regTestOut[30]~output_o\ : std_logic;
SIGNAL \regTestOut[31]~output_o\ : std_logic;
SIGNAL \instRsOut[0]~output_o\ : std_logic;
SIGNAL \instRsOut[1]~output_o\ : std_logic;
SIGNAL \instRsOut[2]~output_o\ : std_logic;
SIGNAL \instRsOut[3]~output_o\ : std_logic;
SIGNAL \instRsOut[4]~output_o\ : std_logic;
SIGNAL \instRtOut[0]~output_o\ : std_logic;
SIGNAL \instRtOut[1]~output_o\ : std_logic;
SIGNAL \instRtOut[2]~output_o\ : std_logic;
SIGNAL \instRtOut[3]~output_o\ : std_logic;
SIGNAL \instRtOut[4]~output_o\ : std_logic;
SIGNAL \instRdOut[0]~output_o\ : std_logic;
SIGNAL \instRdOut[1]~output_o\ : std_logic;
SIGNAL \instRdOut[2]~output_o\ : std_logic;
SIGNAL \instRdOut[3]~output_o\ : std_logic;
SIGNAL \instRdOut[4]~output_o\ : std_logic;
SIGNAL \readData1Out[0]~output_o\ : std_logic;
SIGNAL \readData1Out[1]~output_o\ : std_logic;
SIGNAL \readData1Out[2]~output_o\ : std_logic;
SIGNAL \readData1Out[3]~output_o\ : std_logic;
SIGNAL \readData1Out[4]~output_o\ : std_logic;
SIGNAL \readData1Out[5]~output_o\ : std_logic;
SIGNAL \readData1Out[6]~output_o\ : std_logic;
SIGNAL \readData1Out[7]~output_o\ : std_logic;
SIGNAL \readData1Out[8]~output_o\ : std_logic;
SIGNAL \readData1Out[9]~output_o\ : std_logic;
SIGNAL \readData1Out[10]~output_o\ : std_logic;
SIGNAL \readData1Out[11]~output_o\ : std_logic;
SIGNAL \readData1Out[12]~output_o\ : std_logic;
SIGNAL \readData1Out[13]~output_o\ : std_logic;
SIGNAL \readData1Out[14]~output_o\ : std_logic;
SIGNAL \readData1Out[15]~output_o\ : std_logic;
SIGNAL \readData1Out[16]~output_o\ : std_logic;
SIGNAL \readData1Out[17]~output_o\ : std_logic;
SIGNAL \readData1Out[18]~output_o\ : std_logic;
SIGNAL \readData1Out[19]~output_o\ : std_logic;
SIGNAL \readData1Out[20]~output_o\ : std_logic;
SIGNAL \readData1Out[21]~output_o\ : std_logic;
SIGNAL \readData1Out[22]~output_o\ : std_logic;
SIGNAL \readData1Out[23]~output_o\ : std_logic;
SIGNAL \readData1Out[24]~output_o\ : std_logic;
SIGNAL \readData1Out[25]~output_o\ : std_logic;
SIGNAL \readData1Out[26]~output_o\ : std_logic;
SIGNAL \readData1Out[27]~output_o\ : std_logic;
SIGNAL \readData1Out[28]~output_o\ : std_logic;
SIGNAL \readData1Out[29]~output_o\ : std_logic;
SIGNAL \readData1Out[30]~output_o\ : std_logic;
SIGNAL \readData1Out[31]~output_o\ : std_logic;
SIGNAL \readData2Out[0]~output_o\ : std_logic;
SIGNAL \readData2Out[1]~output_o\ : std_logic;
SIGNAL \readData2Out[2]~output_o\ : std_logic;
SIGNAL \readData2Out[3]~output_o\ : std_logic;
SIGNAL \readData2Out[4]~output_o\ : std_logic;
SIGNAL \readData2Out[5]~output_o\ : std_logic;
SIGNAL \readData2Out[6]~output_o\ : std_logic;
SIGNAL \readData2Out[7]~output_o\ : std_logic;
SIGNAL \readData2Out[8]~output_o\ : std_logic;
SIGNAL \readData2Out[9]~output_o\ : std_logic;
SIGNAL \readData2Out[10]~output_o\ : std_logic;
SIGNAL \readData2Out[11]~output_o\ : std_logic;
SIGNAL \readData2Out[12]~output_o\ : std_logic;
SIGNAL \readData2Out[13]~output_o\ : std_logic;
SIGNAL \readData2Out[14]~output_o\ : std_logic;
SIGNAL \readData2Out[15]~output_o\ : std_logic;
SIGNAL \readData2Out[16]~output_o\ : std_logic;
SIGNAL \readData2Out[17]~output_o\ : std_logic;
SIGNAL \readData2Out[18]~output_o\ : std_logic;
SIGNAL \readData2Out[19]~output_o\ : std_logic;
SIGNAL \readData2Out[20]~output_o\ : std_logic;
SIGNAL \readData2Out[21]~output_o\ : std_logic;
SIGNAL \readData2Out[22]~output_o\ : std_logic;
SIGNAL \readData2Out[23]~output_o\ : std_logic;
SIGNAL \readData2Out[24]~output_o\ : std_logic;
SIGNAL \readData2Out[25]~output_o\ : std_logic;
SIGNAL \readData2Out[26]~output_o\ : std_logic;
SIGNAL \readData2Out[27]~output_o\ : std_logic;
SIGNAL \readData2Out[28]~output_o\ : std_logic;
SIGNAL \readData2Out[29]~output_o\ : std_logic;
SIGNAL \readData2Out[30]~output_o\ : std_logic;
SIGNAL \readData2Out[31]~output_o\ : std_logic;
SIGNAL \writeData[0]~output_o\ : std_logic;
SIGNAL \writeData[1]~output_o\ : std_logic;
SIGNAL \writeData[2]~output_o\ : std_logic;
SIGNAL \writeData[3]~output_o\ : std_logic;
SIGNAL \writeData[4]~output_o\ : std_logic;
SIGNAL \writeData[5]~output_o\ : std_logic;
SIGNAL \writeData[6]~output_o\ : std_logic;
SIGNAL \writeData[7]~output_o\ : std_logic;
SIGNAL \writeData[8]~output_o\ : std_logic;
SIGNAL \writeData[9]~output_o\ : std_logic;
SIGNAL \writeData[10]~output_o\ : std_logic;
SIGNAL \writeData[11]~output_o\ : std_logic;
SIGNAL \writeData[12]~output_o\ : std_logic;
SIGNAL \writeData[13]~output_o\ : std_logic;
SIGNAL \writeData[14]~output_o\ : std_logic;
SIGNAL \writeData[15]~output_o\ : std_logic;
SIGNAL \writeData[16]~output_o\ : std_logic;
SIGNAL \writeData[17]~output_o\ : std_logic;
SIGNAL \writeData[18]~output_o\ : std_logic;
SIGNAL \writeData[19]~output_o\ : std_logic;
SIGNAL \writeData[20]~output_o\ : std_logic;
SIGNAL \writeData[21]~output_o\ : std_logic;
SIGNAL \writeData[22]~output_o\ : std_logic;
SIGNAL \writeData[23]~output_o\ : std_logic;
SIGNAL \writeData[24]~output_o\ : std_logic;
SIGNAL \writeData[25]~output_o\ : std_logic;
SIGNAL \writeData[26]~output_o\ : std_logic;
SIGNAL \writeData[27]~output_o\ : std_logic;
SIGNAL \writeData[28]~output_o\ : std_logic;
SIGNAL \writeData[29]~output_o\ : std_logic;
SIGNAL \writeData[30]~output_o\ : std_logic;
SIGNAL \writeData[31]~output_o\ : std_logic;
SIGNAL \PCOutTeste[0]~output_o\ : std_logic;
SIGNAL \PCOutTeste[1]~output_o\ : std_logic;
SIGNAL \PCOutTeste[2]~output_o\ : std_logic;
SIGNAL \PCOutTeste[3]~output_o\ : std_logic;
SIGNAL \PCOutTeste[4]~output_o\ : std_logic;
SIGNAL \PCOutTeste[5]~output_o\ : std_logic;
SIGNAL \PCOutTeste[6]~output_o\ : std_logic;
SIGNAL \PCOutTeste[7]~output_o\ : std_logic;
SIGNAL \PCOutTeste[8]~output_o\ : std_logic;
SIGNAL \PCOutTeste[9]~output_o\ : std_logic;
SIGNAL \PCOutTeste[10]~output_o\ : std_logic;
SIGNAL \PCOutTeste[11]~output_o\ : std_logic;
SIGNAL \PCOutTeste[12]~output_o\ : std_logic;
SIGNAL \PCOutTeste[13]~output_o\ : std_logic;
SIGNAL \PCOutTeste[14]~output_o\ : std_logic;
SIGNAL \PCOutTeste[15]~output_o\ : std_logic;
SIGNAL \PCOutTeste[16]~output_o\ : std_logic;
SIGNAL \PCOutTeste[17]~output_o\ : std_logic;
SIGNAL \PCOutTeste[18]~output_o\ : std_logic;
SIGNAL \PCOutTeste[19]~output_o\ : std_logic;
SIGNAL \PCOutTeste[20]~output_o\ : std_logic;
SIGNAL \PCOutTeste[21]~output_o\ : std_logic;
SIGNAL \PCOutTeste[22]~output_o\ : std_logic;
SIGNAL \PCOutTeste[23]~output_o\ : std_logic;
SIGNAL \PCOutTeste[24]~output_o\ : std_logic;
SIGNAL \PCOutTeste[25]~output_o\ : std_logic;
SIGNAL \PCOutTeste[26]~output_o\ : std_logic;
SIGNAL \PCOutTeste[27]~output_o\ : std_logic;
SIGNAL \PCOutTeste[28]~output_o\ : std_logic;
SIGNAL \PCOutTeste[29]~output_o\ : std_logic;
SIGNAL \PCOutTeste[30]~output_o\ : std_logic;
SIGNAL \PCOutTeste[31]~output_o\ : std_logic;
SIGNAL \ULAINA[0]~output_o\ : std_logic;
SIGNAL \ULAINA[1]~output_o\ : std_logic;
SIGNAL \ULAINA[2]~output_o\ : std_logic;
SIGNAL \ULAINA[3]~output_o\ : std_logic;
SIGNAL \ULAINA[4]~output_o\ : std_logic;
SIGNAL \ULAINA[5]~output_o\ : std_logic;
SIGNAL \ULAINA[6]~output_o\ : std_logic;
SIGNAL \ULAINA[7]~output_o\ : std_logic;
SIGNAL \ULAINA[8]~output_o\ : std_logic;
SIGNAL \ULAINA[9]~output_o\ : std_logic;
SIGNAL \ULAINA[10]~output_o\ : std_logic;
SIGNAL \ULAINA[11]~output_o\ : std_logic;
SIGNAL \ULAINA[12]~output_o\ : std_logic;
SIGNAL \ULAINA[13]~output_o\ : std_logic;
SIGNAL \ULAINA[14]~output_o\ : std_logic;
SIGNAL \ULAINA[15]~output_o\ : std_logic;
SIGNAL \ULAINA[16]~output_o\ : std_logic;
SIGNAL \ULAINA[17]~output_o\ : std_logic;
SIGNAL \ULAINA[18]~output_o\ : std_logic;
SIGNAL \ULAINA[19]~output_o\ : std_logic;
SIGNAL \ULAINA[20]~output_o\ : std_logic;
SIGNAL \ULAINA[21]~output_o\ : std_logic;
SIGNAL \ULAINA[22]~output_o\ : std_logic;
SIGNAL \ULAINA[23]~output_o\ : std_logic;
SIGNAL \ULAINA[24]~output_o\ : std_logic;
SIGNAL \ULAINA[25]~output_o\ : std_logic;
SIGNAL \ULAINA[26]~output_o\ : std_logic;
SIGNAL \ULAINA[27]~output_o\ : std_logic;
SIGNAL \ULAINA[28]~output_o\ : std_logic;
SIGNAL \ULAINA[29]~output_o\ : std_logic;
SIGNAL \ULAINA[30]~output_o\ : std_logic;
SIGNAL \ULAINA[31]~output_o\ : std_logic;
SIGNAL \ULAINB[0]~output_o\ : std_logic;
SIGNAL \ULAINB[1]~output_o\ : std_logic;
SIGNAL \ULAINB[2]~output_o\ : std_logic;
SIGNAL \ULAINB[3]~output_o\ : std_logic;
SIGNAL \ULAINB[4]~output_o\ : std_logic;
SIGNAL \ULAINB[5]~output_o\ : std_logic;
SIGNAL \ULAINB[6]~output_o\ : std_logic;
SIGNAL \ULAINB[7]~output_o\ : std_logic;
SIGNAL \ULAINB[8]~output_o\ : std_logic;
SIGNAL \ULAINB[9]~output_o\ : std_logic;
SIGNAL \ULAINB[10]~output_o\ : std_logic;
SIGNAL \ULAINB[11]~output_o\ : std_logic;
SIGNAL \ULAINB[12]~output_o\ : std_logic;
SIGNAL \ULAINB[13]~output_o\ : std_logic;
SIGNAL \ULAINB[14]~output_o\ : std_logic;
SIGNAL \ULAINB[15]~output_o\ : std_logic;
SIGNAL \ULAINB[16]~output_o\ : std_logic;
SIGNAL \ULAINB[17]~output_o\ : std_logic;
SIGNAL \ULAINB[18]~output_o\ : std_logic;
SIGNAL \ULAINB[19]~output_o\ : std_logic;
SIGNAL \ULAINB[20]~output_o\ : std_logic;
SIGNAL \ULAINB[21]~output_o\ : std_logic;
SIGNAL \ULAINB[22]~output_o\ : std_logic;
SIGNAL \ULAINB[23]~output_o\ : std_logic;
SIGNAL \ULAINB[24]~output_o\ : std_logic;
SIGNAL \ULAINB[25]~output_o\ : std_logic;
SIGNAL \ULAINB[26]~output_o\ : std_logic;
SIGNAL \ULAINB[27]~output_o\ : std_logic;
SIGNAL \ULAINB[28]~output_o\ : std_logic;
SIGNAL \ULAINB[29]~output_o\ : std_logic;
SIGNAL \ULAINB[30]~output_o\ : std_logic;
SIGNAL \ULAINB[31]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[0]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[1]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[2]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[3]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[4]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[5]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[6]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[7]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[8]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[9]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[10]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[11]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[12]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[13]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[14]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[15]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[16]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[17]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[18]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[19]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[20]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[21]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[22]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[23]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[24]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[25]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[26]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[27]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[28]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[29]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[30]~output_o\ : std_logic;
SIGNAL \ULAOUTTESTE[31]~output_o\ : std_logic;
SIGNAL \word[0]~output_o\ : std_logic;
SIGNAL \word[1]~output_o\ : std_logic;
SIGNAL \word[2]~output_o\ : std_logic;
SIGNAL \word[3]~output_o\ : std_logic;
SIGNAL \word[4]~output_o\ : std_logic;
SIGNAL \word[5]~output_o\ : std_logic;
SIGNAL \word[6]~output_o\ : std_logic;
SIGNAL \word[7]~output_o\ : std_logic;
SIGNAL \word[8]~output_o\ : std_logic;
SIGNAL \word[9]~output_o\ : std_logic;
SIGNAL \ULASEL[0]~output_o\ : std_logic;
SIGNAL \ULASEL[1]~output_o\ : std_logic;
SIGNAL \ULASEL[2]~output_o\ : std_logic;
SIGNAL \ULASEL[3]~output_o\ : std_logic;
SIGNAL \regTestEnd[3]~input_o\ : std_logic;
SIGNAL \regTestEnd[4]~input_o\ : std_logic;
SIGNAL \regTestEnd[2]~input_o\ : std_logic;
SIGNAL \BancoReg|Mux81~0_combout\ : std_logic;
SIGNAL \regTestEnd[1]~input_o\ : std_logic;
SIGNAL \regTestEnd[0]~input_o\ : std_logic;
SIGNAL \BancoReg|Mux81~2_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \PC|DOUT[0]~32_combout\ : std_logic;
SIGNAL \PC|DOUT[0]~33\ : std_logic;
SIGNAL \PC|DOUT[1]~34_combout\ : std_logic;
SIGNAL \PC|DOUT[1]~35\ : std_logic;
SIGNAL \PC|DOUT[2]~36_combout\ : std_logic;
SIGNAL \PC|DOUT[2]~37\ : std_logic;
SIGNAL \PC|DOUT[3]~38_combout\ : std_logic;
SIGNAL \PC|DOUT[3]~39\ : std_logic;
SIGNAL \PC|DOUT[4]~40_combout\ : std_logic;
SIGNAL \InstMem|ram~38_combout\ : std_logic;
SIGNAL \InstMem|ram~43_combout\ : std_logic;
SIGNAL \UCFD|Mux4~0_combout\ : std_logic;
SIGNAL \InstMem|ram~45_combout\ : std_logic;
SIGNAL \InstMem|ram~46_combout\ : std_logic;
SIGNAL \BancoReg|Mux63~2_combout\ : std_logic;
SIGNAL \UCULA|Mux7~0_combout\ : std_logic;
SIGNAL \InstMem|ram~47_combout\ : std_logic;
SIGNAL \UCULA|Mux6~0_combout\ : std_logic;
SIGNAL \UCULA|Mux4~0_combout\ : std_logic;
SIGNAL \UCULA|Mux4~1_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][1]~feeder_combout\ : std_logic;
SIGNAL \BancoReg|Decoder0~0_combout\ : std_logic;
SIGNAL \BancoReg|Decoder0~1_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][1]~q\ : std_logic;
SIGNAL \BancoReg|ram[0][0]~3_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][0]~9_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][1]~q\ : std_logic;
SIGNAL \BancoReg|Mux62~3_combout\ : std_logic;
SIGNAL \BancoReg|Mux62~2_combout\ : std_logic;
SIGNAL \MemDados|ram~487feeder_combout\ : std_logic;
SIGNAL \UCULA|Mux5~0_combout\ : std_logic;
SIGNAL \UCULA|Mux5~1_combout\ : std_logic;
SIGNAL \UCFD|Mux4~0clkctrl_outclk\ : std_logic;
SIGNAL \InstMem|ram~44_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][3]~q\ : std_logic;
SIGNAL \BancoReg|ram[0][3]~11_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][3]~q\ : std_logic;
SIGNAL \BancoReg|Mux60~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux60~1_combout\ : std_logic;
SIGNAL \MemDados|ram~937feeder_combout\ : std_logic;
SIGNAL \UCFD|Mux7~0_combout\ : std_logic;
SIGNAL \MemDados|ram~456feeder_combout\ : std_logic;
SIGNAL \muxRtImm|C[0]~88_combout\ : std_logic;
SIGNAL \BancoReg|Mux63~0_combout\ : std_logic;
SIGNAL \ULA|Add1~0_combout\ : std_logic;
SIGNAL \ULA|Add1~1_combout\ : std_logic;
SIGNAL \InstMem|ram~41_combout\ : std_logic;
SIGNAL \BancoReg|Mux31~1_combout\ : std_logic;
SIGNAL \InstMem|ram~42_combout\ : std_logic;
SIGNAL \BancoReg|Decoder0~2_combout\ : std_logic;
SIGNAL \BancoReg|Decoder0~3_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][0]~q\ : std_logic;
SIGNAL \BancoReg|ram[5][0]~q\ : std_logic;
SIGNAL \BancoReg|Mux31~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux31~2_combout\ : std_logic;
SIGNAL \ULA|Add0~0_combout\ : std_logic;
SIGNAL \ULA|Add0~1_combout\ : std_logic;
SIGNAL \ULA|tempAdd[0]~0_combout\ : std_logic;
SIGNAL \ULA|Mux31~1_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][31]~q\ : std_logic;
SIGNAL \BancoReg|ram[0][31]~feeder_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][31]~q\ : std_logic;
SIGNAL \BancoReg|Mux32~2_combout\ : std_logic;
SIGNAL \muxRtImm|C[31]~90_combout\ : std_logic;
SIGNAL \BancoReg|Mux33~3_combout\ : std_logic;
SIGNAL \MemDados|ram~420feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1758_combout\ : std_logic;
SIGNAL \MemDados|ram~1769_combout\ : std_logic;
SIGNAL \MemDados|ram~420_q\ : std_logic;
SIGNAL \MemDados|ram~1736_combout\ : std_logic;
SIGNAL \MemDados|ram~1766_combout\ : std_logic;
SIGNAL \MemDados|ram~388_q\ : std_logic;
SIGNAL \MemDados|ram~356feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1742_combout\ : std_logic;
SIGNAL \MemDados|ram~1767_combout\ : std_logic;
SIGNAL \MemDados|ram~356_q\ : std_logic;
SIGNAL \MemDados|ram~1752_combout\ : std_logic;
SIGNAL \MemDados|ram~1768_combout\ : std_logic;
SIGNAL \MemDados|ram~324_q\ : std_logic;
SIGNAL \MemDados|ram~1702_combout\ : std_logic;
SIGNAL \MemDados|ram~1703_combout\ : std_logic;
SIGNAL \MemDados|ram~228feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1744_combout\ : std_logic;
SIGNAL \MemDados|ram~1770_combout\ : std_logic;
SIGNAL \MemDados|ram~228_q\ : std_logic;
SIGNAL \MemDados|ram~1760_combout\ : std_logic;
SIGNAL \MemDados|ram~1773_combout\ : std_logic;
SIGNAL \MemDados|ram~292_q\ : std_logic;
SIGNAL \MemDados|ram~260feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1734_combout\ : std_logic;
SIGNAL \MemDados|ram~1771_combout\ : std_logic;
SIGNAL \MemDados|ram~260_q\ : std_logic;
SIGNAL \MemDados|ram~1750_combout\ : std_logic;
SIGNAL \MemDados|ram~1772_combout\ : std_logic;
SIGNAL \MemDados|ram~196_q\ : std_logic;
SIGNAL \MemDados|ram~1704_combout\ : std_logic;
SIGNAL \MemDados|ram~1705_combout\ : std_logic;
SIGNAL \MemDados|ram~132feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1738_combout\ : std_logic;
SIGNAL \MemDados|ram~1774_combout\ : std_logic;
SIGNAL \MemDados|ram~132_q\ : std_logic;
SIGNAL \MemDados|ram~1762_combout\ : std_logic;
SIGNAL \MemDados|ram~1777_combout\ : std_logic;
SIGNAL \MemDados|ram~164_q\ : std_logic;
SIGNAL \MemDados|ram~100feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1746_combout\ : std_logic;
SIGNAL \MemDados|ram~1775_combout\ : std_logic;
SIGNAL \MemDados|ram~100_q\ : std_logic;
SIGNAL \MemDados|ram~1754_combout\ : std_logic;
SIGNAL \MemDados|ram~1776_combout\ : std_logic;
SIGNAL \MemDados|ram~68_q\ : std_logic;
SIGNAL \MemDados|ram~1706_combout\ : std_logic;
SIGNAL \MemDados|ram~1707_combout\ : std_logic;
SIGNAL \MemDados|ram~1708_combout\ : std_logic;
SIGNAL \MemDados|ram~484feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~484_q\ : std_logic;
SIGNAL \MemDados|ram~1764_combout\ : std_logic;
SIGNAL \MemDados|ram~1781_combout\ : std_logic;
SIGNAL \MemDados|ram~548_q\ : std_logic;
SIGNAL \MemDados|ram~516feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~516_q\ : std_logic;
SIGNAL \MemDados|ram~1780_combout\ : std_logic;
SIGNAL \MemDados|ram~452_q\ : std_logic;
SIGNAL \MemDados|ram~1709_combout\ : std_logic;
SIGNAL \MemDados|ram~1710_combout\ : std_logic;
SIGNAL \MemDados|ram~1711_combout\ : std_logic;
SIGNAL \MemDados|ram~932feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1759_combout\ : std_logic;
SIGNAL \MemDados|ram~932_q\ : std_logic;
SIGNAL \MemDados|ram~1765_combout\ : std_logic;
SIGNAL \MemDados|ram~1060_q\ : std_logic;
SIGNAL \MemDados|ram~804feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1761_combout\ : std_logic;
SIGNAL \MemDados|ram~804_q\ : std_logic;
SIGNAL \MemDados|ram~1763_combout\ : std_logic;
SIGNAL \MemDados|ram~676_q\ : std_logic;
SIGNAL \MemDados|ram~1699_combout\ : std_logic;
SIGNAL \MemDados|ram~1700_combout\ : std_logic;
SIGNAL \MemDados|ram~1745_combout\ : std_logic;
SIGNAL \MemDados|ram~740_q\ : std_logic;
SIGNAL \MemDados|ram~1747_combout\ : std_logic;
SIGNAL \MemDados|ram~612_q\ : std_logic;
SIGNAL \MemDados|ram~1694_combout\ : std_logic;
SIGNAL \MemDados|ram~1749_combout\ : std_logic;
SIGNAL \MemDados|ram~996_q\ : std_logic;
SIGNAL \MemDados|ram~868feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1743_combout\ : std_logic;
SIGNAL \MemDados|ram~868_q\ : std_logic;
SIGNAL \MemDados|ram~1695_combout\ : std_logic;
SIGNAL \MemDados|ram~708feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1751_combout\ : std_logic;
SIGNAL \MemDados|ram~708_q\ : std_logic;
SIGNAL \MemDados|ram~964feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~964_q\ : std_logic;
SIGNAL \MemDados|ram~580feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1755_combout\ : std_logic;
SIGNAL \MemDados|ram~580_q\ : std_logic;
SIGNAL \MemDados|ram~836feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1753_combout\ : std_logic;
SIGNAL \MemDados|ram~836_q\ : std_logic;
SIGNAL \MemDados|ram~1696_combout\ : std_logic;
SIGNAL \MemDados|ram~1697_combout\ : std_logic;
SIGNAL \MemDados|ram~1698_combout\ : std_logic;
SIGNAL \MemDados|ram~1028feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1740_combout\ : std_logic;
SIGNAL \MemDados|ram~1741_combout\ : std_logic;
SIGNAL \MemDados|ram~1028_q\ : std_logic;
SIGNAL \MemDados|ram~1735_combout\ : std_logic;
SIGNAL \MemDados|ram~772_q\ : std_logic;
SIGNAL \MemDados|ram~900feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1737_combout\ : std_logic;
SIGNAL \MemDados|ram~900_q\ : std_logic;
SIGNAL \MemDados|ram~1739_combout\ : std_logic;
SIGNAL \MemDados|ram~644_q\ : std_logic;
SIGNAL \MemDados|ram~1692_combout\ : std_logic;
SIGNAL \MemDados|ram~1693_combout\ : std_logic;
SIGNAL \MemDados|ram~1701_combout\ : std_logic;
SIGNAL \MemDados|ram~1712_combout\ : std_logic;
SIGNAL \BancoReg|Mux2~0_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][29]~q\ : std_logic;
SIGNAL \BancoReg|Mux2~1_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][27]~q\ : std_logic;
SIGNAL \BancoReg|Mux36~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux36~3_combout\ : std_logic;
SIGNAL \MemDados|ram~833feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~833_q\ : std_logic;
SIGNAL \MemDados|ram~705feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~705_q\ : std_logic;
SIGNAL \MemDados|ram~577_q\ : std_logic;
SIGNAL \MemDados|ram~1633_combout\ : std_logic;
SIGNAL \MemDados|ram~961_q\ : std_logic;
SIGNAL \MemDados|ram~1634_combout\ : std_logic;
SIGNAL \MemDados|ram~897feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~897_q\ : std_logic;
SIGNAL \MemDados|ram~1025_q\ : std_logic;
SIGNAL \MemDados|ram~769feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~769_q\ : std_logic;
SIGNAL \MemDados|ram~641_q\ : std_logic;
SIGNAL \MemDados|ram~1631_combout\ : std_logic;
SIGNAL \MemDados|ram~1632_combout\ : std_logic;
SIGNAL \MemDados|ram~1635_combout\ : std_logic;
SIGNAL \MemDados|ram~993_q\ : std_logic;
SIGNAL \MemDados|ram~737_q\ : std_logic;
SIGNAL \MemDados|ram~865feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~865_q\ : std_logic;
SIGNAL \MemDados|ram~609_q\ : std_logic;
SIGNAL \MemDados|ram~1629_combout\ : std_logic;
SIGNAL \MemDados|ram~1630_combout\ : std_logic;
SIGNAL \MemDados|ram~801feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~801_q\ : std_logic;
SIGNAL \MemDados|ram~1057_q\ : std_logic;
SIGNAL \MemDados|ram~929feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~929_q\ : std_logic;
SIGNAL \MemDados|ram~673_q\ : std_logic;
SIGNAL \MemDados|ram~1636_combout\ : std_logic;
SIGNAL \MemDados|ram~1637_combout\ : std_logic;
SIGNAL \MemDados|ram~1638_combout\ : std_logic;
SIGNAL \MemDados|ram~513feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~513_q\ : std_logic;
SIGNAL \MemDados|ram~545_q\ : std_logic;
SIGNAL \MemDados|ram~449feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~449_q\ : std_logic;
SIGNAL \MemDados|ram~481feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~481_q\ : std_logic;
SIGNAL \MemDados|ram~1646_combout\ : std_logic;
SIGNAL \MemDados|ram~1647_combout\ : std_logic;
SIGNAL \MemDados|ram~289_q\ : std_logic;
SIGNAL \MemDados|ram~257_q\ : std_logic;
SIGNAL \MemDados|ram~225feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~225_q\ : std_logic;
SIGNAL \MemDados|ram~193_q\ : std_logic;
SIGNAL \MemDados|ram~1639_combout\ : std_logic;
SIGNAL \MemDados|ram~1640_combout\ : std_logic;
SIGNAL \MemDados|ram~1815_combout\ : std_logic;
SIGNAL \MemDados|ram~97_q\ : std_logic;
SIGNAL \MemDados|ram~161_q\ : std_logic;
SIGNAL \MemDados|ram~1816_combout\ : std_logic;
SIGNAL \MemDados|ram~129_q\ : std_logic;
SIGNAL \MemDados|ram~65_q\ : std_logic;
SIGNAL \MemDados|ram~1643_combout\ : std_logic;
SIGNAL \MemDados|ram~1644_combout\ : std_logic;
SIGNAL \MemDados|ram~353feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~353_q\ : std_logic;
SIGNAL \MemDados|ram~417_q\ : std_logic;
SIGNAL \MemDados|ram~385feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~385_q\ : std_logic;
SIGNAL \MemDados|ram~321_q\ : std_logic;
SIGNAL \MemDados|ram~1641_combout\ : std_logic;
SIGNAL \MemDados|ram~1642_combout\ : std_logic;
SIGNAL \MemDados|ram~1645_combout\ : std_logic;
SIGNAL \MemDados|ram~1648_combout\ : std_logic;
SIGNAL \MemDados|ram~1649_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][26]~q\ : std_logic;
SIGNAL \BancoReg|Mux37~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux37~3_combout\ : std_logic;
SIGNAL \MemDados|ram~224feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~224_q\ : std_logic;
SIGNAL \MemDados|ram~288_q\ : std_logic;
SIGNAL \MemDados|ram~256feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~256_q\ : std_logic;
SIGNAL \MemDados|ram~192feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~192_q\ : std_logic;
SIGNAL \MemDados|ram~1620_combout\ : std_logic;
SIGNAL \MemDados|ram~1621_combout\ : std_logic;
SIGNAL \MemDados|ram~1813_combout\ : std_logic;
SIGNAL \MemDados|ram~128_q\ : std_logic;
SIGNAL \MemDados|ram~160_q\ : std_logic;
SIGNAL \MemDados|ram~1814_combout\ : std_logic;
SIGNAL \MemDados|ram~96_q\ : std_logic;
SIGNAL \MemDados|ram~64_q\ : std_logic;
SIGNAL \MemDados|ram~1622_combout\ : std_logic;
SIGNAL \MemDados|ram~1623_combout\ : std_logic;
SIGNAL \MemDados|ram~1624_combout\ : std_logic;
SIGNAL \MemDados|ram~416feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~416_q\ : std_logic;
SIGNAL \MemDados|ram~384_q\ : std_logic;
SIGNAL \MemDados|ram~352feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~352_q\ : std_logic;
SIGNAL \MemDados|ram~320_q\ : std_logic;
SIGNAL \MemDados|ram~1618_combout\ : std_logic;
SIGNAL \MemDados|ram~1619_combout\ : std_logic;
SIGNAL \MemDados|ram~480feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~480_q\ : std_logic;
SIGNAL \MemDados|ram~544_q\ : std_logic;
SIGNAL \MemDados|ram~512feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~512_q\ : std_logic;
SIGNAL \MemDados|ram~448_q\ : std_logic;
SIGNAL \MemDados|ram~1625_combout\ : std_logic;
SIGNAL \MemDados|ram~1626_combout\ : std_logic;
SIGNAL \MemDados|ram~1627_combout\ : std_logic;
SIGNAL \MemDados|ram~864feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~864_q\ : std_logic;
SIGNAL \MemDados|ram~992_q\ : std_logic;
SIGNAL \MemDados|ram~736feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~736_q\ : std_logic;
SIGNAL \MemDados|ram~608_q\ : std_logic;
SIGNAL \MemDados|ram~1610_combout\ : std_logic;
SIGNAL \MemDados|ram~1611_combout\ : std_logic;
SIGNAL \MemDados|ram~704feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~704_q\ : std_logic;
SIGNAL \MemDados|ram~960_q\ : std_logic;
SIGNAL \MemDados|ram~832feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~832_q\ : std_logic;
SIGNAL \MemDados|ram~576_q\ : std_logic;
SIGNAL \MemDados|ram~1612_combout\ : std_logic;
SIGNAL \MemDados|ram~1613_combout\ : std_logic;
SIGNAL \MemDados|ram~1614_combout\ : std_logic;
SIGNAL \MemDados|ram~1024feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1024_q\ : std_logic;
SIGNAL \MemDados|ram~640_q\ : std_logic;
SIGNAL \MemDados|ram~896feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~896_q\ : std_logic;
SIGNAL \MemDados|ram~1608_combout\ : std_logic;
SIGNAL \MemDados|ram~768_q\ : std_logic;
SIGNAL \MemDados|ram~1609_combout\ : std_logic;
SIGNAL \MemDados|ram~928feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~928_q\ : std_logic;
SIGNAL \MemDados|ram~1056_q\ : std_logic;
SIGNAL \MemDados|ram~800feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~800_q\ : std_logic;
SIGNAL \MemDados|ram~672_q\ : std_logic;
SIGNAL \MemDados|ram~1615_combout\ : std_logic;
SIGNAL \MemDados|ram~1616_combout\ : std_logic;
SIGNAL \MemDados|ram~1617_combout\ : std_logic;
SIGNAL \MemDados|ram~1628_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][25]~q\ : std_logic;
SIGNAL \BancoReg|ram[0][25]~q\ : std_logic;
SIGNAL \BancoReg|Mux38~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux38~3_combout\ : std_logic;
SIGNAL \MemDados|ram~287feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~287_q\ : std_logic;
SIGNAL \MemDados|ram~255_q\ : std_logic;
SIGNAL \MemDados|ram~223feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~223_q\ : std_logic;
SIGNAL \MemDados|ram~191_q\ : std_logic;
SIGNAL \MemDados|ram~1597_combout\ : std_logic;
SIGNAL \MemDados|ram~1598_combout\ : std_logic;
SIGNAL \MemDados|ram~511feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~511_q\ : std_logic;
SIGNAL \MemDados|ram~543_q\ : std_logic;
SIGNAL \MemDados|ram~479feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~479_q\ : std_logic;
SIGNAL \MemDados|ram~447_q\ : std_logic;
SIGNAL \MemDados|ram~1604_combout\ : std_logic;
SIGNAL \MemDados|ram~1605_combout\ : std_logic;
SIGNAL \MemDados|ram~351feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~351_q\ : std_logic;
SIGNAL \MemDados|ram~415_q\ : std_logic;
SIGNAL \MemDados|ram~383feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~383_q\ : std_logic;
SIGNAL \MemDados|ram~319_q\ : std_logic;
SIGNAL \MemDados|ram~1599_combout\ : std_logic;
SIGNAL \MemDados|ram~1600_combout\ : std_logic;
SIGNAL \MemDados|ram~95_q\ : std_logic;
SIGNAL \MemDados|ram~159_q\ : std_logic;
SIGNAL \MemDados|ram~127feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~127_q\ : std_logic;
SIGNAL \MemDados|ram~63_q\ : std_logic;
SIGNAL \MemDados|ram~1601_combout\ : std_logic;
SIGNAL \MemDados|ram~1602_combout\ : std_logic;
SIGNAL \MemDados|ram~1603_combout\ : std_logic;
SIGNAL \MemDados|ram~1606_combout\ : std_logic;
SIGNAL \MemDados|ram~703feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~703_q\ : std_logic;
SIGNAL \MemDados|ram~575_q\ : std_logic;
SIGNAL \MemDados|ram~1591_combout\ : std_logic;
SIGNAL \MemDados|ram~831feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~831_q\ : std_logic;
SIGNAL \MemDados|ram~959_q\ : std_logic;
SIGNAL \MemDados|ram~1592_combout\ : std_logic;
SIGNAL \MemDados|ram~895feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~895_q\ : std_logic;
SIGNAL \MemDados|ram~1023_q\ : std_logic;
SIGNAL \MemDados|ram~767feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~767_q\ : std_logic;
SIGNAL \MemDados|ram~639_q\ : std_logic;
SIGNAL \MemDados|ram~1589_combout\ : std_logic;
SIGNAL \MemDados|ram~1590_combout\ : std_logic;
SIGNAL \MemDados|ram~1593_combout\ : std_logic;
SIGNAL \MemDados|ram~991feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~991_q\ : std_logic;
SIGNAL \MemDados|ram~735_q\ : std_logic;
SIGNAL \MemDados|ram~863feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~863_q\ : std_logic;
SIGNAL \MemDados|ram~607_q\ : std_logic;
SIGNAL \MemDados|ram~1587_combout\ : std_logic;
SIGNAL \MemDados|ram~1588_combout\ : std_logic;
SIGNAL \MemDados|ram~799feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~799_q\ : std_logic;
SIGNAL \MemDados|ram~1055_q\ : std_logic;
SIGNAL \MemDados|ram~927feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~927_q\ : std_logic;
SIGNAL \MemDados|ram~671_q\ : std_logic;
SIGNAL \MemDados|ram~1594_combout\ : std_logic;
SIGNAL \MemDados|ram~1595_combout\ : std_logic;
SIGNAL \MemDados|ram~1596_combout\ : std_logic;
SIGNAL \MemDados|ram~1607_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][24]~q\ : std_logic;
SIGNAL \BancoReg|Mux39~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux39~3_combout\ : std_logic;
SIGNAL \MemDados|ram~222feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~222_q\ : std_logic;
SIGNAL \MemDados|ram~286_q\ : std_logic;
SIGNAL \MemDados|ram~254feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~254_q\ : std_logic;
SIGNAL \MemDados|ram~190feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~190_q\ : std_logic;
SIGNAL \MemDados|ram~1578_combout\ : std_logic;
SIGNAL \MemDados|ram~1579_combout\ : std_logic;
SIGNAL \MemDados|ram~126feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~126_q\ : std_logic;
SIGNAL \MemDados|ram~158_q\ : std_logic;
SIGNAL \MemDados|ram~94_q\ : std_logic;
SIGNAL \MemDados|ram~62_q\ : std_logic;
SIGNAL \MemDados|ram~1580_combout\ : std_logic;
SIGNAL \MemDados|ram~1581_combout\ : std_logic;
SIGNAL \MemDados|ram~1582_combout\ : std_logic;
SIGNAL \MemDados|ram~478feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~478_q\ : std_logic;
SIGNAL \MemDados|ram~542_q\ : std_logic;
SIGNAL \MemDados|ram~510feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~510_q\ : std_logic;
SIGNAL \MemDados|ram~446_q\ : std_logic;
SIGNAL \MemDados|ram~1583_combout\ : std_logic;
SIGNAL \MemDados|ram~1584_combout\ : std_logic;
SIGNAL \MemDados|ram~414feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~414_q\ : std_logic;
SIGNAL \MemDados|ram~382_q\ : std_logic;
SIGNAL \MemDados|ram~350feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~350_q\ : std_logic;
SIGNAL \MemDados|ram~318_q\ : std_logic;
SIGNAL \MemDados|ram~1576_combout\ : std_logic;
SIGNAL \MemDados|ram~1577_combout\ : std_logic;
SIGNAL \MemDados|ram~1585_combout\ : std_logic;
SIGNAL \MemDados|ram~862feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~862_q\ : std_logic;
SIGNAL \MemDados|ram~990_q\ : std_logic;
SIGNAL \MemDados|ram~734feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~734_q\ : std_logic;
SIGNAL \MemDados|ram~606_q\ : std_logic;
SIGNAL \MemDados|ram~1568_combout\ : std_logic;
SIGNAL \MemDados|ram~1569_combout\ : std_logic;
SIGNAL \MemDados|ram~702feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~702_q\ : std_logic;
SIGNAL \MemDados|ram~958_q\ : std_logic;
SIGNAL \MemDados|ram~830feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~830_q\ : std_logic;
SIGNAL \MemDados|ram~574_q\ : std_logic;
SIGNAL \MemDados|ram~1570_combout\ : std_logic;
SIGNAL \MemDados|ram~1571_combout\ : std_logic;
SIGNAL \MemDados|ram~1572_combout\ : std_logic;
SIGNAL \MemDados|ram~766feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~766_q\ : std_logic;
SIGNAL \MemDados|ram~638feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~638_q\ : std_logic;
SIGNAL \MemDados|ram~894feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~894_q\ : std_logic;
SIGNAL \MemDados|ram~1566_combout\ : std_logic;
SIGNAL \MemDados|ram~1022feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1022_q\ : std_logic;
SIGNAL \MemDados|ram~1567_combout\ : std_logic;
SIGNAL \MemDados|ram~926feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~926_q\ : std_logic;
SIGNAL \MemDados|ram~1054_q\ : std_logic;
SIGNAL \MemDados|ram~798feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~798_q\ : std_logic;
SIGNAL \MemDados|ram~670_q\ : std_logic;
SIGNAL \MemDados|ram~1573_combout\ : std_logic;
SIGNAL \MemDados|ram~1574_combout\ : std_logic;
SIGNAL \MemDados|ram~1575_combout\ : std_logic;
SIGNAL \MemDados|ram~1586_combout\ : std_logic;
SIGNAL \muxRtImm|C[24]~97_combout\ : std_logic;
SIGNAL \BancoReg|Mux40~3_combout\ : std_logic;
SIGNAL \MemDados|ram~989feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~989_q\ : std_logic;
SIGNAL \MemDados|ram~733feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~733_q\ : std_logic;
SIGNAL \MemDados|ram~861feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~861_q\ : std_logic;
SIGNAL \MemDados|ram~605feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~605_q\ : std_logic;
SIGNAL \MemDados|ram~1545_combout\ : std_logic;
SIGNAL \MemDados|ram~1546_combout\ : std_logic;
SIGNAL \MemDados|ram~797feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~797_q\ : std_logic;
SIGNAL \MemDados|ram~1053_q\ : std_logic;
SIGNAL \MemDados|ram~925feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~925_q\ : std_logic;
SIGNAL \MemDados|ram~669_q\ : std_logic;
SIGNAL \MemDados|ram~1552_combout\ : std_logic;
SIGNAL \MemDados|ram~1553_combout\ : std_logic;
SIGNAL \MemDados|ram~829_q\ : std_logic;
SIGNAL \MemDados|ram~957_q\ : std_logic;
SIGNAL \MemDados|ram~701feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~701_q\ : std_logic;
SIGNAL \MemDados|ram~573_q\ : std_logic;
SIGNAL \MemDados|ram~1549_combout\ : std_logic;
SIGNAL \MemDados|ram~1550_combout\ : std_logic;
SIGNAL \MemDados|ram~1021feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1021_q\ : std_logic;
SIGNAL \MemDados|ram~893feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~893_q\ : std_logic;
SIGNAL \MemDados|ram~637feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~637_q\ : std_logic;
SIGNAL \MemDados|ram~765feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~765_q\ : std_logic;
SIGNAL \MemDados|ram~1547_combout\ : std_logic;
SIGNAL \MemDados|ram~1548_combout\ : std_logic;
SIGNAL \MemDados|ram~1551_combout\ : std_logic;
SIGNAL \MemDados|ram~1554_combout\ : std_logic;
SIGNAL \MemDados|ram~349feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~349_q\ : std_logic;
SIGNAL \MemDados|ram~413_q\ : std_logic;
SIGNAL \MemDados|ram~381feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~381_q\ : std_logic;
SIGNAL \MemDados|ram~317_q\ : std_logic;
SIGNAL \MemDados|ram~1557_combout\ : std_logic;
SIGNAL \MemDados|ram~1558_combout\ : std_logic;
SIGNAL \MemDados|ram~1812_combout\ : std_logic;
SIGNAL \MemDados|ram~93_q\ : std_logic;
SIGNAL \MemDados|ram~157_q\ : std_logic;
SIGNAL \MemDados|ram~125feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~125_q\ : std_logic;
SIGNAL \MemDados|ram~61_q\ : std_logic;
SIGNAL \MemDados|ram~1559_combout\ : std_logic;
SIGNAL \MemDados|ram~1560_combout\ : std_logic;
SIGNAL \MemDados|ram~1561_combout\ : std_logic;
SIGNAL \MemDados|ram~509feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~509_q\ : std_logic;
SIGNAL \MemDados|ram~541_q\ : std_logic;
SIGNAL \MemDados|ram~477feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~477_q\ : std_logic;
SIGNAL \MemDados|ram~445_q\ : std_logic;
SIGNAL \MemDados|ram~1562_combout\ : std_logic;
SIGNAL \MemDados|ram~1563_combout\ : std_logic;
SIGNAL \MemDados|ram~285feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~285_q\ : std_logic;
SIGNAL \MemDados|ram~253_q\ : std_logic;
SIGNAL \MemDados|ram~221feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~221_q\ : std_logic;
SIGNAL \MemDados|ram~189_q\ : std_logic;
SIGNAL \MemDados|ram~1555_combout\ : std_logic;
SIGNAL \MemDados|ram~1556_combout\ : std_logic;
SIGNAL \MemDados|ram~1564_combout\ : std_logic;
SIGNAL \MemDados|ram~1565_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][22]~q\ : std_logic;
SIGNAL \BancoReg|Mux9~0_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][22]~q\ : std_logic;
SIGNAL \BancoReg|Mux9~1_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][21]~q\ : std_logic;
SIGNAL \BancoReg|ram[5][21]~q\ : std_logic;
SIGNAL \BancoReg|Mux42~2_combout\ : std_logic;
SIGNAL \muxRtImm|C[21]~100_combout\ : std_logic;
SIGNAL \BancoReg|Mux44~3_combout\ : std_logic;
SIGNAL \MemDados|ram~89feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~89_q\ : std_logic;
SIGNAL \MemDados|ram~153_q\ : std_logic;
SIGNAL \MemDados|ram~1808_combout\ : std_logic;
SIGNAL \MemDados|ram~121_q\ : std_logic;
SIGNAL \MemDados|ram~57_q\ : std_logic;
SIGNAL \MemDados|ram~1475_combout\ : std_logic;
SIGNAL \MemDados|ram~1476_combout\ : std_logic;
SIGNAL \MemDados|ram~345feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~345_q\ : std_logic;
SIGNAL \MemDados|ram~409_q\ : std_logic;
SIGNAL \MemDados|ram~377_q\ : std_logic;
SIGNAL \MemDados|ram~313_q\ : std_logic;
SIGNAL \MemDados|ram~1473_combout\ : std_logic;
SIGNAL \MemDados|ram~1474_combout\ : std_logic;
SIGNAL \MemDados|ram~1477_combout\ : std_logic;
SIGNAL \MemDados|ram~505feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~505_q\ : std_logic;
SIGNAL \MemDados|ram~537_q\ : std_logic;
SIGNAL \MemDados|ram~473feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~473_q\ : std_logic;
SIGNAL \MemDados|ram~441_q\ : std_logic;
SIGNAL \MemDados|ram~1478_combout\ : std_logic;
SIGNAL \MemDados|ram~1479_combout\ : std_logic;
SIGNAL \MemDados|ram~281_q\ : std_logic;
SIGNAL \MemDados|ram~249_q\ : std_logic;
SIGNAL \MemDados|ram~217feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~217_q\ : std_logic;
SIGNAL \MemDados|ram~185_q\ : std_logic;
SIGNAL \MemDados|ram~1471_combout\ : std_logic;
SIGNAL \MemDados|ram~1472_combout\ : std_logic;
SIGNAL \MemDados|ram~1480_combout\ : std_logic;
SIGNAL \MemDados|ram~985feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~985_q\ : std_logic;
SIGNAL \MemDados|ram~729_q\ : std_logic;
SIGNAL \MemDados|ram~857feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~857_q\ : std_logic;
SIGNAL \MemDados|ram~601_q\ : std_logic;
SIGNAL \MemDados|ram~1461_combout\ : std_logic;
SIGNAL \MemDados|ram~1462_combout\ : std_logic;
SIGNAL \MemDados|ram~889feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~889_q\ : std_logic;
SIGNAL \MemDados|ram~1017_q\ : std_logic;
SIGNAL \MemDados|ram~761feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~761_q\ : std_logic;
SIGNAL \MemDados|ram~633_q\ : std_logic;
SIGNAL \MemDados|ram~1463_combout\ : std_logic;
SIGNAL \MemDados|ram~1464_combout\ : std_logic;
SIGNAL \MemDados|ram~825feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~825_q\ : std_logic;
SIGNAL \MemDados|ram~953_q\ : std_logic;
SIGNAL \MemDados|ram~697feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~697_q\ : std_logic;
SIGNAL \MemDados|ram~569_q\ : std_logic;
SIGNAL \MemDados|ram~1465_combout\ : std_logic;
SIGNAL \MemDados|ram~1466_combout\ : std_logic;
SIGNAL \MemDados|ram~1467_combout\ : std_logic;
SIGNAL \MemDados|ram~793feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~793_q\ : std_logic;
SIGNAL \MemDados|ram~1049_q\ : std_logic;
SIGNAL \MemDados|ram~921feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~921_q\ : std_logic;
SIGNAL \MemDados|ram~665_q\ : std_logic;
SIGNAL \MemDados|ram~1468_combout\ : std_logic;
SIGNAL \MemDados|ram~1469_combout\ : std_logic;
SIGNAL \MemDados|ram~1470_combout\ : std_logic;
SIGNAL \MemDados|ram~1481_combout\ : std_logic;
SIGNAL \BancoReg|Mux45~3_combout\ : std_logic;
SIGNAL \MemDados|ram~472feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~472_q\ : std_logic;
SIGNAL \MemDados|ram~536_q\ : std_logic;
SIGNAL \MemDados|ram~504feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~504_q\ : std_logic;
SIGNAL \MemDados|ram~440_q\ : std_logic;
SIGNAL \MemDados|ram~1457_combout\ : std_logic;
SIGNAL \MemDados|ram~1458_combout\ : std_logic;
SIGNAL \MemDados|ram~1806_combout\ : std_logic;
SIGNAL \MemDados|ram~120_q\ : std_logic;
SIGNAL \MemDados|ram~1807_combout\ : std_logic;
SIGNAL \MemDados|ram~88_q\ : std_logic;
SIGNAL \MemDados|ram~56_q\ : std_logic;
SIGNAL \MemDados|ram~1454_combout\ : std_logic;
SIGNAL \MemDados|ram~152_q\ : std_logic;
SIGNAL \MemDados|ram~1455_combout\ : std_logic;
SIGNAL \MemDados|ram~216feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~216_q\ : std_logic;
SIGNAL \MemDados|ram~280_q\ : std_logic;
SIGNAL \MemDados|ram~248feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~248_q\ : std_logic;
SIGNAL \MemDados|ram~184_q\ : std_logic;
SIGNAL \MemDados|ram~1452_combout\ : std_logic;
SIGNAL \MemDados|ram~1453_combout\ : std_logic;
SIGNAL \MemDados|ram~1456_combout\ : std_logic;
SIGNAL \MemDados|ram~408feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~408_q\ : std_logic;
SIGNAL \MemDados|ram~376_q\ : std_logic;
SIGNAL \MemDados|ram~344_q\ : std_logic;
SIGNAL \MemDados|ram~312_q\ : std_logic;
SIGNAL \MemDados|ram~1450_combout\ : std_logic;
SIGNAL \MemDados|ram~1451_combout\ : std_logic;
SIGNAL \MemDados|ram~1459_combout\ : std_logic;
SIGNAL \MemDados|ram~792feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~792_q\ : std_logic;
SIGNAL \MemDados|ram~664_q\ : std_logic;
SIGNAL \MemDados|ram~1447_combout\ : std_logic;
SIGNAL \MemDados|ram~1048_q\ : std_logic;
SIGNAL \MemDados|ram~920feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~920_q\ : std_logic;
SIGNAL \MemDados|ram~1448_combout\ : std_logic;
SIGNAL \MemDados|ram~856_q\ : std_logic;
SIGNAL \MemDados|ram~984_q\ : std_logic;
SIGNAL \MemDados|ram~728feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~728_q\ : std_logic;
SIGNAL \MemDados|ram~600_q\ : std_logic;
SIGNAL \MemDados|ram~1442_combout\ : std_logic;
SIGNAL \MemDados|ram~1443_combout\ : std_logic;
SIGNAL \MemDados|ram~696feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~696_q\ : std_logic;
SIGNAL \MemDados|ram~952_q\ : std_logic;
SIGNAL \MemDados|ram~824feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~824_q\ : std_logic;
SIGNAL \MemDados|ram~568_q\ : std_logic;
SIGNAL \MemDados|ram~1444_combout\ : std_logic;
SIGNAL \MemDados|ram~1445_combout\ : std_logic;
SIGNAL \MemDados|ram~1446_combout\ : std_logic;
SIGNAL \MemDados|ram~1016feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1016_q\ : std_logic;
SIGNAL \MemDados|ram~760_q\ : std_logic;
SIGNAL \MemDados|ram~888feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~888_q\ : std_logic;
SIGNAL \MemDados|ram~632_q\ : std_logic;
SIGNAL \MemDados|ram~1440_combout\ : std_logic;
SIGNAL \MemDados|ram~1441_combout\ : std_logic;
SIGNAL \MemDados|ram~1449_combout\ : std_logic;
SIGNAL \MemDados|ram~1460_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][18]~q\ : std_logic;
SIGNAL \BancoReg|ram[0][18]~q\ : std_logic;
SIGNAL \BancoReg|Mux13~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux13~1_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][17]~q\ : std_logic;
SIGNAL \BancoReg|ram[5][17]~feeder_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][17]~q\ : std_logic;
SIGNAL \BancoReg|Mux46~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux46~3_combout\ : std_logic;
SIGNAL \MemDados|ram~87_q\ : std_logic;
SIGNAL \MemDados|ram~151_q\ : std_logic;
SIGNAL \MemDados|ram~1805_combout\ : std_logic;
SIGNAL \MemDados|ram~55_q\ : std_logic;
SIGNAL \MemDados|ram~1804_combout\ : std_logic;
SIGNAL \MemDados|ram~119_q\ : std_logic;
SIGNAL \MemDados|ram~1433_combout\ : std_logic;
SIGNAL \MemDados|ram~1434_combout\ : std_logic;
SIGNAL \MemDados|ram~343_q\ : std_logic;
SIGNAL \MemDados|ram~407_q\ : std_logic;
SIGNAL \MemDados|ram~375feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~375_q\ : std_logic;
SIGNAL \MemDados|ram~311_q\ : std_logic;
SIGNAL \MemDados|ram~1431_combout\ : std_logic;
SIGNAL \MemDados|ram~1432_combout\ : std_logic;
SIGNAL \MemDados|ram~1435_combout\ : std_logic;
SIGNAL \MemDados|ram~503feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~503_q\ : std_logic;
SIGNAL \MemDados|ram~535_q\ : std_logic;
SIGNAL \MemDados|ram~471feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~471_q\ : std_logic;
SIGNAL \MemDados|ram~439_q\ : std_logic;
SIGNAL \MemDados|ram~1436_combout\ : std_logic;
SIGNAL \MemDados|ram~1437_combout\ : std_logic;
SIGNAL \MemDados|ram~279_q\ : std_logic;
SIGNAL \MemDados|ram~247_q\ : std_logic;
SIGNAL \MemDados|ram~215feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~215_q\ : std_logic;
SIGNAL \MemDados|ram~183_q\ : std_logic;
SIGNAL \MemDados|ram~1429_combout\ : std_logic;
SIGNAL \MemDados|ram~1430_combout\ : std_logic;
SIGNAL \MemDados|ram~1438_combout\ : std_logic;
SIGNAL \MemDados|ram~983feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~983_q\ : std_logic;
SIGNAL \MemDados|ram~727_q\ : std_logic;
SIGNAL \MemDados|ram~855feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~855_q\ : std_logic;
SIGNAL \MemDados|ram~599_q\ : std_logic;
SIGNAL \MemDados|ram~1419_combout\ : std_logic;
SIGNAL \MemDados|ram~1420_combout\ : std_logic;
SIGNAL \MemDados|ram~823feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~823_q\ : std_logic;
SIGNAL \MemDados|ram~951_q\ : std_logic;
SIGNAL \MemDados|ram~695feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~695_q\ : std_logic;
SIGNAL \MemDados|ram~567_q\ : std_logic;
SIGNAL \MemDados|ram~1423_combout\ : std_logic;
SIGNAL \MemDados|ram~1424_combout\ : std_logic;
SIGNAL \MemDados|ram~887feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~887_q\ : std_logic;
SIGNAL \MemDados|ram~1015_q\ : std_logic;
SIGNAL \MemDados|ram~759feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~759_q\ : std_logic;
SIGNAL \MemDados|ram~631_q\ : std_logic;
SIGNAL \MemDados|ram~1421_combout\ : std_logic;
SIGNAL \MemDados|ram~1422_combout\ : std_logic;
SIGNAL \MemDados|ram~1425_combout\ : std_logic;
SIGNAL \MemDados|ram~791feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~791_q\ : std_logic;
SIGNAL \MemDados|ram~1047_q\ : std_logic;
SIGNAL \MemDados|ram~919feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~919_q\ : std_logic;
SIGNAL \MemDados|ram~663_q\ : std_logic;
SIGNAL \MemDados|ram~1426_combout\ : std_logic;
SIGNAL \MemDados|ram~1427_combout\ : std_logic;
SIGNAL \MemDados|ram~1428_combout\ : std_logic;
SIGNAL \MemDados|ram~1439_combout\ : std_logic;
SIGNAL \muxRtImm|C[17]~104_combout\ : std_logic;
SIGNAL \BancoReg|Mux47~3_combout\ : std_logic;
SIGNAL \MemDados|ram~470feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~470_q\ : std_logic;
SIGNAL \MemDados|ram~534_q\ : std_logic;
SIGNAL \MemDados|ram~502feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~502_q\ : std_logic;
SIGNAL \MemDados|ram~438_q\ : std_logic;
SIGNAL \MemDados|ram~1415_combout\ : std_logic;
SIGNAL \MemDados|ram~1416_combout\ : std_logic;
SIGNAL \MemDados|ram~1802_combout\ : std_logic;
SIGNAL \MemDados|ram~118_q\ : std_logic;
SIGNAL \MemDados|ram~150_q\ : std_logic;
SIGNAL \MemDados|ram~1803_combout\ : std_logic;
SIGNAL \MemDados|ram~86_q\ : std_logic;
SIGNAL \MemDados|ram~54_q\ : std_logic;
SIGNAL \MemDados|ram~1412_combout\ : std_logic;
SIGNAL \MemDados|ram~1413_combout\ : std_logic;
SIGNAL \MemDados|ram~214feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~214_q\ : std_logic;
SIGNAL \MemDados|ram~278_q\ : std_logic;
SIGNAL \MemDados|ram~246feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~246_q\ : std_logic;
SIGNAL \MemDados|ram~182_q\ : std_logic;
SIGNAL \MemDados|ram~1410_combout\ : std_logic;
SIGNAL \MemDados|ram~1411_combout\ : std_logic;
SIGNAL \MemDados|ram~1414_combout\ : std_logic;
SIGNAL \MemDados|ram~406feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~406_q\ : std_logic;
SIGNAL \MemDados|ram~374_q\ : std_logic;
SIGNAL \MemDados|ram~342feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~342_q\ : std_logic;
SIGNAL \MemDados|ram~310_q\ : std_logic;
SIGNAL \MemDados|ram~1408_combout\ : std_logic;
SIGNAL \MemDados|ram~1409_combout\ : std_logic;
SIGNAL \MemDados|ram~1417_combout\ : std_logic;
SIGNAL \MemDados|ram~694feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~694_q\ : std_logic;
SIGNAL \MemDados|ram~950_q\ : std_logic;
SIGNAL \MemDados|ram~822feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~822_q\ : std_logic;
SIGNAL \MemDados|ram~566_q\ : std_logic;
SIGNAL \MemDados|ram~1402_combout\ : std_logic;
SIGNAL \MemDados|ram~1403_combout\ : std_logic;
SIGNAL \MemDados|ram~854_q\ : std_logic;
SIGNAL \MemDados|ram~982_q\ : std_logic;
SIGNAL \MemDados|ram~726feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~726_q\ : std_logic;
SIGNAL \MemDados|ram~598_q\ : std_logic;
SIGNAL \MemDados|ram~1400_combout\ : std_logic;
SIGNAL \MemDados|ram~1401_combout\ : std_logic;
SIGNAL \MemDados|ram~1404_combout\ : std_logic;
SIGNAL \MemDados|ram~1014feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1014_q\ : std_logic;
SIGNAL \MemDados|ram~886feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~886_q\ : std_logic;
SIGNAL \MemDados|ram~630_q\ : std_logic;
SIGNAL \MemDados|ram~1398_combout\ : std_logic;
SIGNAL \MemDados|ram~758_q\ : std_logic;
SIGNAL \MemDados|ram~1399_combout\ : std_logic;
SIGNAL \MemDados|ram~790feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~790_q\ : std_logic;
SIGNAL \MemDados|ram~662_q\ : std_logic;
SIGNAL \MemDados|ram~1405_combout\ : std_logic;
SIGNAL \MemDados|ram~918feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~918_q\ : std_logic;
SIGNAL \MemDados|ram~1046_q\ : std_logic;
SIGNAL \MemDados|ram~1406_combout\ : std_logic;
SIGNAL \MemDados|ram~1407_combout\ : std_logic;
SIGNAL \MemDados|ram~1418_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][16]~feeder_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][16]~q\ : std_logic;
SIGNAL \BancoReg|Mux15~0_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][16]~q\ : std_logic;
SIGNAL \BancoReg|Mux15~1_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][15]~q\ : std_logic;
SIGNAL \BancoReg|ram[0][15]~q\ : std_logic;
SIGNAL \BancoReg|Mux48~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux48~3_combout\ : std_logic;
SIGNAL \MemDados|ram~213feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~213_q\ : std_logic;
SIGNAL \MemDados|ram~181_q\ : std_logic;
SIGNAL \MemDados|ram~1387_combout\ : std_logic;
SIGNAL \MemDados|ram~277feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~277_q\ : std_logic;
SIGNAL \MemDados|ram~245_q\ : std_logic;
SIGNAL \MemDados|ram~1388_combout\ : std_logic;
SIGNAL \MemDados|ram~501feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~501_q\ : std_logic;
SIGNAL \MemDados|ram~533_q\ : std_logic;
SIGNAL \MemDados|ram~469feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~469_q\ : std_logic;
SIGNAL \MemDados|ram~437_q\ : std_logic;
SIGNAL \MemDados|ram~1394_combout\ : std_logic;
SIGNAL \MemDados|ram~1395_combout\ : std_logic;
SIGNAL \MemDados|ram~85feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~85_q\ : std_logic;
SIGNAL \MemDados|ram~149_q\ : std_logic;
SIGNAL \MemDados|ram~53feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~53_q\ : std_logic;
SIGNAL \MemDados|ram~117_q\ : std_logic;
SIGNAL \MemDados|ram~1391_combout\ : std_logic;
SIGNAL \MemDados|ram~1392_combout\ : std_logic;
SIGNAL \MemDados|ram~341feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~341_q\ : std_logic;
SIGNAL \MemDados|ram~405_q\ : std_logic;
SIGNAL \MemDados|ram~373feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~373_q\ : std_logic;
SIGNAL \MemDados|ram~309_q\ : std_logic;
SIGNAL \MemDados|ram~1389_combout\ : std_logic;
SIGNAL \MemDados|ram~1390_combout\ : std_logic;
SIGNAL \MemDados|ram~1393_combout\ : std_logic;
SIGNAL \MemDados|ram~1396_combout\ : std_logic;
SIGNAL \MemDados|ram~981feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~981_q\ : std_logic;
SIGNAL \MemDados|ram~725feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~725_q\ : std_logic;
SIGNAL \MemDados|ram~853feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~853_q\ : std_logic;
SIGNAL \MemDados|ram~597feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~597_q\ : std_logic;
SIGNAL \MemDados|ram~1377_combout\ : std_logic;
SIGNAL \MemDados|ram~1378_combout\ : std_logic;
SIGNAL \MemDados|ram~821feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~821_q\ : std_logic;
SIGNAL \MemDados|ram~949_q\ : std_logic;
SIGNAL \MemDados|ram~693_q\ : std_logic;
SIGNAL \MemDados|ram~565_q\ : std_logic;
SIGNAL \MemDados|ram~1381_combout\ : std_logic;
SIGNAL \MemDados|ram~1382_combout\ : std_logic;
SIGNAL \MemDados|ram~885feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~885_q\ : std_logic;
SIGNAL \MemDados|ram~1013_q\ : std_logic;
SIGNAL \MemDados|ram~757_q\ : std_logic;
SIGNAL \MemDados|ram~629_q\ : std_logic;
SIGNAL \MemDados|ram~1379_combout\ : std_logic;
SIGNAL \MemDados|ram~1380_combout\ : std_logic;
SIGNAL \MemDados|ram~1383_combout\ : std_logic;
SIGNAL \MemDados|ram~789feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~789_q\ : std_logic;
SIGNAL \MemDados|ram~1045_q\ : std_logic;
SIGNAL \MemDados|ram~661feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~661_q\ : std_logic;
SIGNAL \MemDados|ram~917_q\ : std_logic;
SIGNAL \MemDados|ram~1384_combout\ : std_logic;
SIGNAL \MemDados|ram~1385_combout\ : std_logic;
SIGNAL \MemDados|ram~1386_combout\ : std_logic;
SIGNAL \MemDados|ram~1397_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][14]~q\ : std_logic;
SIGNAL \BancoReg|ram[0][14]~q\ : std_logic;
SIGNAL \BancoReg|Mux49~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux49~3_combout\ : std_logic;
SIGNAL \MemDados|ram~212_q\ : std_logic;
SIGNAL \MemDados|ram~276_q\ : std_logic;
SIGNAL \MemDados|ram~244feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~244_q\ : std_logic;
SIGNAL \MemDados|ram~180_q\ : std_logic;
SIGNAL \MemDados|ram~1368_combout\ : std_logic;
SIGNAL \MemDados|ram~1369_combout\ : std_logic;
SIGNAL \MemDados|ram~116feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~116_q\ : std_logic;
SIGNAL \MemDados|ram~148_q\ : std_logic;
SIGNAL \MemDados|ram~84feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~84_q\ : std_logic;
SIGNAL \MemDados|ram~52_q\ : std_logic;
SIGNAL \MemDados|ram~1370_combout\ : std_logic;
SIGNAL \MemDados|ram~1371_combout\ : std_logic;
SIGNAL \MemDados|ram~1372_combout\ : std_logic;
SIGNAL \MemDados|ram~404feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~404_q\ : std_logic;
SIGNAL \MemDados|ram~372_q\ : std_logic;
SIGNAL \MemDados|ram~340feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~340_q\ : std_logic;
SIGNAL \MemDados|ram~308_q\ : std_logic;
SIGNAL \MemDados|ram~1366_combout\ : std_logic;
SIGNAL \MemDados|ram~1367_combout\ : std_logic;
SIGNAL \MemDados|ram~468feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~468_q\ : std_logic;
SIGNAL \MemDados|ram~532_q\ : std_logic;
SIGNAL \MemDados|ram~500_q\ : std_logic;
SIGNAL \MemDados|ram~436_q\ : std_logic;
SIGNAL \MemDados|ram~1373_combout\ : std_logic;
SIGNAL \MemDados|ram~1374_combout\ : std_logic;
SIGNAL \MemDados|ram~1375_combout\ : std_logic;
SIGNAL \MemDados|ram~692feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~692_q\ : std_logic;
SIGNAL \MemDados|ram~948_q\ : std_logic;
SIGNAL \MemDados|ram~820feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~820_q\ : std_logic;
SIGNAL \MemDados|ram~564_q\ : std_logic;
SIGNAL \MemDados|ram~1360_combout\ : std_logic;
SIGNAL \MemDados|ram~1361_combout\ : std_logic;
SIGNAL \MemDados|ram~852_q\ : std_logic;
SIGNAL \MemDados|ram~980_q\ : std_logic;
SIGNAL \MemDados|ram~724_q\ : std_logic;
SIGNAL \MemDados|ram~596_q\ : std_logic;
SIGNAL \MemDados|ram~1358_combout\ : std_logic;
SIGNAL \MemDados|ram~1359_combout\ : std_logic;
SIGNAL \MemDados|ram~1362_combout\ : std_logic;
SIGNAL \MemDados|ram~1012_q\ : std_logic;
SIGNAL \MemDados|ram~756_q\ : std_logic;
SIGNAL \MemDados|ram~884feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~884_q\ : std_logic;
SIGNAL \MemDados|ram~628_q\ : std_logic;
SIGNAL \MemDados|ram~1356_combout\ : std_logic;
SIGNAL \MemDados|ram~1357_combout\ : std_logic;
SIGNAL \MemDados|ram~916feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~916_q\ : std_logic;
SIGNAL \MemDados|ram~1044_q\ : std_logic;
SIGNAL \MemDados|ram~788feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~788_q\ : std_logic;
SIGNAL \MemDados|ram~660_q\ : std_logic;
SIGNAL \MemDados|ram~1363_combout\ : std_logic;
SIGNAL \MemDados|ram~1364_combout\ : std_logic;
SIGNAL \MemDados|ram~1365_combout\ : std_logic;
SIGNAL \MemDados|ram~1376_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][13]~q\ : std_logic;
SIGNAL \BancoReg|ram[0][13]~q\ : std_logic;
SIGNAL \BancoReg|Mux50~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux50~3_combout\ : std_logic;
SIGNAL \MemDados|ram~499feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~499_q\ : std_logic;
SIGNAL \MemDados|ram~531_q\ : std_logic;
SIGNAL \MemDados|ram~467feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~467_q\ : std_logic;
SIGNAL \MemDados|ram~435_q\ : std_logic;
SIGNAL \MemDados|ram~1352_combout\ : std_logic;
SIGNAL \MemDados|ram~1353_combout\ : std_logic;
SIGNAL \MemDados|ram~339feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~339_q\ : std_logic;
SIGNAL \MemDados|ram~403_q\ : std_logic;
SIGNAL \MemDados|ram~371feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~371_q\ : std_logic;
SIGNAL \MemDados|ram~307_q\ : std_logic;
SIGNAL \MemDados|ram~1347_combout\ : std_logic;
SIGNAL \MemDados|ram~1348_combout\ : std_logic;
SIGNAL \MemDados|ram~83feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~83_q\ : std_logic;
SIGNAL \MemDados|ram~147_q\ : std_logic;
SIGNAL \MemDados|ram~1801_combout\ : std_logic;
SIGNAL \MemDados|ram~51_q\ : std_logic;
SIGNAL \MemDados|ram~115_q\ : std_logic;
SIGNAL \MemDados|ram~1349_combout\ : std_logic;
SIGNAL \MemDados|ram~1350_combout\ : std_logic;
SIGNAL \MemDados|ram~1351_combout\ : std_logic;
SIGNAL \MemDados|ram~275feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~275_q\ : std_logic;
SIGNAL \MemDados|ram~211feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~211_q\ : std_logic;
SIGNAL \MemDados|ram~179_q\ : std_logic;
SIGNAL \MemDados|ram~1345_combout\ : std_logic;
SIGNAL \MemDados|ram~243_q\ : std_logic;
SIGNAL \MemDados|ram~1346_combout\ : std_logic;
SIGNAL \MemDados|ram~1354_combout\ : std_logic;
SIGNAL \MemDados|ram~1043feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1043_q\ : std_logic;
SIGNAL \MemDados|ram~787feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~787_q\ : std_logic;
SIGNAL \MemDados|ram~915feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~915_q\ : std_logic;
SIGNAL \MemDados|ram~659_q\ : std_logic;
SIGNAL \MemDados|ram~1342_combout\ : std_logic;
SIGNAL \MemDados|ram~1343_combout\ : std_logic;
SIGNAL \MemDados|ram~883_q\ : std_logic;
SIGNAL \MemDados|ram~1011_q\ : std_logic;
SIGNAL \MemDados|ram~755feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~755_q\ : std_logic;
SIGNAL \MemDados|ram~627_q\ : std_logic;
SIGNAL \MemDados|ram~1337_combout\ : std_logic;
SIGNAL \MemDados|ram~1338_combout\ : std_logic;
SIGNAL \MemDados|ram~819feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~819_q\ : std_logic;
SIGNAL \MemDados|ram~947_q\ : std_logic;
SIGNAL \MemDados|ram~691feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~691_q\ : std_logic;
SIGNAL \MemDados|ram~563_q\ : std_logic;
SIGNAL \MemDados|ram~1339_combout\ : std_logic;
SIGNAL \MemDados|ram~1340_combout\ : std_logic;
SIGNAL \MemDados|ram~1341_combout\ : std_logic;
SIGNAL \MemDados|ram~979feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~979_q\ : std_logic;
SIGNAL \MemDados|ram~723_q\ : std_logic;
SIGNAL \MemDados|ram~851feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~851_q\ : std_logic;
SIGNAL \MemDados|ram~595_q\ : std_logic;
SIGNAL \MemDados|ram~1335_combout\ : std_logic;
SIGNAL \MemDados|ram~1336_combout\ : std_logic;
SIGNAL \MemDados|ram~1344_combout\ : std_logic;
SIGNAL \MemDados|ram~1355_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][12]~q\ : std_logic;
SIGNAL \BancoReg|ram[5][12]~q\ : std_logic;
SIGNAL \BancoReg|Mux51~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux51~3_combout\ : std_logic;
SIGNAL \MemDados|ram~850feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~850_q\ : std_logic;
SIGNAL \MemDados|ram~978_q\ : std_logic;
SIGNAL \MemDados|ram~722feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~722_q\ : std_logic;
SIGNAL \MemDados|ram~594_q\ : std_logic;
SIGNAL \MemDados|ram~1316_combout\ : std_logic;
SIGNAL \MemDados|ram~1317_combout\ : std_logic;
SIGNAL \MemDados|ram~690feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~690_q\ : std_logic;
SIGNAL \MemDados|ram~946feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~946_q\ : std_logic;
SIGNAL \MemDados|ram~818feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~818_q\ : std_logic;
SIGNAL \MemDados|ram~562_q\ : std_logic;
SIGNAL \MemDados|ram~1318_combout\ : std_logic;
SIGNAL \MemDados|ram~1319_combout\ : std_logic;
SIGNAL \MemDados|ram~1320_combout\ : std_logic;
SIGNAL \MemDados|ram~786feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~786_q\ : std_logic;
SIGNAL \MemDados|ram~658_q\ : std_logic;
SIGNAL \MemDados|ram~1321_combout\ : std_logic;
SIGNAL \MemDados|ram~914feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~914_q\ : std_logic;
SIGNAL \MemDados|ram~1042_q\ : std_logic;
SIGNAL \MemDados|ram~1322_combout\ : std_logic;
SIGNAL \MemDados|ram~1010feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1010_q\ : std_logic;
SIGNAL \MemDados|ram~754_q\ : std_logic;
SIGNAL \MemDados|ram~882feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~882_q\ : std_logic;
SIGNAL \MemDados|ram~626_q\ : std_logic;
SIGNAL \MemDados|ram~1314_combout\ : std_logic;
SIGNAL \MemDados|ram~1315_combout\ : std_logic;
SIGNAL \MemDados|ram~1323_combout\ : std_logic;
SIGNAL \MemDados|ram~114feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~114_q\ : std_logic;
SIGNAL \MemDados|ram~146_q\ : std_logic;
SIGNAL \MemDados|ram~82feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~82_q\ : std_logic;
SIGNAL \MemDados|ram~50_q\ : std_logic;
SIGNAL \MemDados|ram~1328_combout\ : std_logic;
SIGNAL \MemDados|ram~1329_combout\ : std_logic;
SIGNAL \MemDados|ram~210feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~210_q\ : std_logic;
SIGNAL \MemDados|ram~274_q\ : std_logic;
SIGNAL \MemDados|ram~242feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~242_q\ : std_logic;
SIGNAL \MemDados|ram~178_q\ : std_logic;
SIGNAL \MemDados|ram~1326_combout\ : std_logic;
SIGNAL \MemDados|ram~1327_combout\ : std_logic;
SIGNAL \MemDados|ram~1330_combout\ : std_logic;
SIGNAL \MemDados|ram~466_q\ : std_logic;
SIGNAL \MemDados|ram~530_q\ : std_logic;
SIGNAL \MemDados|ram~498feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~498_q\ : std_logic;
SIGNAL \MemDados|ram~434_q\ : std_logic;
SIGNAL \MemDados|ram~1331_combout\ : std_logic;
SIGNAL \MemDados|ram~1332_combout\ : std_logic;
SIGNAL \MemDados|ram~402feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~402_q\ : std_logic;
SIGNAL \MemDados|ram~370_q\ : std_logic;
SIGNAL \MemDados|ram~338feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~338_q\ : std_logic;
SIGNAL \MemDados|ram~306_q\ : std_logic;
SIGNAL \MemDados|ram~1324_combout\ : std_logic;
SIGNAL \MemDados|ram~1325_combout\ : std_logic;
SIGNAL \MemDados|ram~1333_combout\ : std_logic;
SIGNAL \MemDados|ram~1334_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][11]~q\ : std_logic;
SIGNAL \BancoReg|ram[0][11]~feeder_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][11]~q\ : std_logic;
SIGNAL \BancoReg|Mux52~2_combout\ : std_logic;
SIGNAL \muxRtImm|C[11]~109_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][10]~q\ : std_logic;
SIGNAL \BancoReg|Mux53~1_combout\ : std_logic;
SIGNAL \MemDados|ram~592feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~592_q\ : std_logic;
SIGNAL \MemDados|ram~720_q\ : std_logic;
SIGNAL \MemDados|ram~1274_combout\ : std_logic;
SIGNAL \MemDados|ram~848feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~848_q\ : std_logic;
SIGNAL \MemDados|ram~976_q\ : std_logic;
SIGNAL \MemDados|ram~1275_combout\ : std_logic;
SIGNAL \MemDados|ram~816feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~816_q\ : std_logic;
SIGNAL \MemDados|ram~560_q\ : std_logic;
SIGNAL \MemDados|ram~1276_combout\ : std_logic;
SIGNAL \MemDados|ram~688feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~688_q\ : std_logic;
SIGNAL \MemDados|ram~944_q\ : std_logic;
SIGNAL \MemDados|ram~1277_combout\ : std_logic;
SIGNAL \MemDados|ram~1278_combout\ : std_logic;
SIGNAL \MemDados|ram~1040feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1040_q\ : std_logic;
SIGNAL \MemDados|ram~656feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~656_q\ : std_logic;
SIGNAL \MemDados|ram~784feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~784_q\ : std_logic;
SIGNAL \MemDados|ram~1279_combout\ : std_logic;
SIGNAL \MemDados|ram~912feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~912_q\ : std_logic;
SIGNAL \MemDados|ram~1280_combout\ : std_logic;
SIGNAL \MemDados|ram~1008feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1008_q\ : std_logic;
SIGNAL \MemDados|ram~752_q\ : std_logic;
SIGNAL \MemDados|ram~880feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~880_q\ : std_logic;
SIGNAL \MemDados|ram~624_q\ : std_logic;
SIGNAL \MemDados|ram~1272_combout\ : std_logic;
SIGNAL \MemDados|ram~1273_combout\ : std_logic;
SIGNAL \MemDados|ram~1281_combout\ : std_logic;
SIGNAL \MemDados|ram~528feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~528_q\ : std_logic;
SIGNAL \MemDados|ram~496feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~496_q\ : std_logic;
SIGNAL \MemDados|ram~432feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~432_q\ : std_logic;
SIGNAL \MemDados|ram~1289_combout\ : std_logic;
SIGNAL \MemDados|ram~464feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~464_q\ : std_logic;
SIGNAL \MemDados|ram~1290_combout\ : std_logic;
SIGNAL \MemDados|ram~112_q\ : std_logic;
SIGNAL \MemDados|ram~144_q\ : std_logic;
SIGNAL \MemDados|ram~80_q\ : std_logic;
SIGNAL \MemDados|ram~48_q\ : std_logic;
SIGNAL \MemDados|ram~1286_combout\ : std_logic;
SIGNAL \MemDados|ram~1287_combout\ : std_logic;
SIGNAL \MemDados|ram~208feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~208_q\ : std_logic;
SIGNAL \MemDados|ram~272_q\ : std_logic;
SIGNAL \MemDados|ram~240feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~240_q\ : std_logic;
SIGNAL \MemDados|ram~176_q\ : std_logic;
SIGNAL \MemDados|ram~1284_combout\ : std_logic;
SIGNAL \MemDados|ram~1285_combout\ : std_logic;
SIGNAL \MemDados|ram~1288_combout\ : std_logic;
SIGNAL \MemDados|ram~400feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~400_q\ : std_logic;
SIGNAL \MemDados|ram~368_q\ : std_logic;
SIGNAL \MemDados|ram~336_q\ : std_logic;
SIGNAL \MemDados|ram~304_q\ : std_logic;
SIGNAL \MemDados|ram~1282_combout\ : std_logic;
SIGNAL \MemDados|ram~1283_combout\ : std_logic;
SIGNAL \MemDados|ram~1291_combout\ : std_logic;
SIGNAL \MemDados|ram~1292_combout\ : std_logic;
SIGNAL \BancoReg|Mux21~0_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][10]~q\ : std_logic;
SIGNAL \BancoReg|Mux21~1_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][9]~16_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][9]~q\ : std_logic;
SIGNAL \BancoReg|Mux54~0_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][9]~q\ : std_logic;
SIGNAL \BancoReg|Mux54~1_combout\ : std_logic;
SIGNAL \MemDados|ram~271_q\ : std_logic;
SIGNAL \MemDados|ram~239_q\ : std_logic;
SIGNAL \MemDados|ram~207feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~207_q\ : std_logic;
SIGNAL \MemDados|ram~175_q\ : std_logic;
SIGNAL \MemDados|ram~1261_combout\ : std_logic;
SIGNAL \MemDados|ram~1262_combout\ : std_logic;
SIGNAL \MemDados|ram~79_q\ : std_logic;
SIGNAL \MemDados|ram~143_q\ : std_logic;
SIGNAL \MemDados|ram~111feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~111_q\ : std_logic;
SIGNAL \MemDados|ram~47_q\ : std_logic;
SIGNAL \MemDados|ram~1265_combout\ : std_logic;
SIGNAL \MemDados|ram~1266_combout\ : std_logic;
SIGNAL \MemDados|ram~335feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~335_q\ : std_logic;
SIGNAL \MemDados|ram~399_q\ : std_logic;
SIGNAL \MemDados|ram~367feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~367_q\ : std_logic;
SIGNAL \MemDados|ram~303_q\ : std_logic;
SIGNAL \MemDados|ram~1263_combout\ : std_logic;
SIGNAL \MemDados|ram~1264_combout\ : std_logic;
SIGNAL \MemDados|ram~1267_combout\ : std_logic;
SIGNAL \MemDados|ram~495feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~495_q\ : std_logic;
SIGNAL \MemDados|ram~527_q\ : std_logic;
SIGNAL \MemDados|ram~431feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~431_q\ : std_logic;
SIGNAL \MemDados|ram~463feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~463_q\ : std_logic;
SIGNAL \MemDados|ram~1268_combout\ : std_logic;
SIGNAL \MemDados|ram~1269_combout\ : std_logic;
SIGNAL \MemDados|ram~1270_combout\ : std_logic;
SIGNAL \MemDados|ram~879feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~879_q\ : std_logic;
SIGNAL \MemDados|ram~1007_q\ : std_logic;
SIGNAL \MemDados|ram~751feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~751_q\ : std_logic;
SIGNAL \MemDados|ram~623_q\ : std_logic;
SIGNAL \MemDados|ram~1253_combout\ : std_logic;
SIGNAL \MemDados|ram~1254_combout\ : std_logic;
SIGNAL \MemDados|ram~815feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~815_q\ : std_logic;
SIGNAL \MemDados|ram~943_q\ : std_logic;
SIGNAL \MemDados|ram~687feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~687_q\ : std_logic;
SIGNAL \MemDados|ram~559_q\ : std_logic;
SIGNAL \MemDados|ram~1255_combout\ : std_logic;
SIGNAL \MemDados|ram~1256_combout\ : std_logic;
SIGNAL \MemDados|ram~1257_combout\ : std_logic;
SIGNAL \MemDados|ram~975feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~975_q\ : std_logic;
SIGNAL \MemDados|ram~719_q\ : std_logic;
SIGNAL \MemDados|ram~847_q\ : std_logic;
SIGNAL \MemDados|ram~591_q\ : std_logic;
SIGNAL \MemDados|ram~1251_combout\ : std_logic;
SIGNAL \MemDados|ram~1252_combout\ : std_logic;
SIGNAL \MemDados|ram~1039_q\ : std_logic;
SIGNAL \MemDados|ram~783feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~783_q\ : std_logic;
SIGNAL \MemDados|ram~911feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~911_q\ : std_logic;
SIGNAL \MemDados|ram~655_q\ : std_logic;
SIGNAL \MemDados|ram~1258_combout\ : std_logic;
SIGNAL \MemDados|ram~1259_combout\ : std_logic;
SIGNAL \MemDados|ram~1260_combout\ : std_logic;
SIGNAL \MemDados|ram~1271_combout\ : std_logic;
SIGNAL \BancoReg|Mux55~0_combout\ : std_logic;
SIGNAL \muxRtImm|C[8]~119_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][7]~q\ : std_logic;
SIGNAL \BancoReg|Mux24~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux24~1_combout\ : std_logic;
SIGNAL \InstMem|ram~48_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][6]~q\ : std_logic;
SIGNAL \BancoReg|Mux57~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux57~1_combout\ : std_logic;
SIGNAL \muxRtImm|C[6]~110_combout\ : std_logic;
SIGNAL \InstMem|ram~49_combout\ : std_logic;
SIGNAL \muxRtImm|C[0]~113_combout\ : std_logic;
SIGNAL \muxRtImm|C[1]~115_combout\ : std_logic;
SIGNAL \ULA|Add1~2\ : std_logic;
SIGNAL \ULA|Add1~4\ : std_logic;
SIGNAL \ULA|Add1~6\ : std_logic;
SIGNAL \ULA|Add1~8\ : std_logic;
SIGNAL \ULA|Add1~10\ : std_logic;
SIGNAL \ULA|Add1~11_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][5]~q\ : std_logic;
SIGNAL \BancoReg|Mux26~0_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][5]~12_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][5]~q\ : std_logic;
SIGNAL \BancoReg|Mux26~1_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][4]~q\ : std_logic;
SIGNAL \BancoReg|Mux27~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux27~1_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][2]~q\ : std_logic;
SIGNAL \BancoReg|ram[4][2]~10_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][2]~q\ : std_logic;
SIGNAL \BancoReg|Mux29~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux29~1_combout\ : std_logic;
SIGNAL \ULA|Add0~2\ : std_logic;
SIGNAL \ULA|Add0~4\ : std_logic;
SIGNAL \ULA|Add0~6\ : std_logic;
SIGNAL \ULA|Add0~8\ : std_logic;
SIGNAL \ULA|Add0~10\ : std_logic;
SIGNAL \ULA|Add0~11_combout\ : std_logic;
SIGNAL \ULA|Mux26~0_combout\ : std_logic;
SIGNAL \ULA|Add0~9_combout\ : std_logic;
SIGNAL \ULA|Add1~7_combout\ : std_logic;
SIGNAL \ULA|Add0~5_combout\ : std_logic;
SIGNAL \ULA|Add1~3_combout\ : std_logic;
SIGNAL \ULA|tempAdd[0]~1\ : std_logic;
SIGNAL \ULA|tempAdd[1]~3\ : std_logic;
SIGNAL \ULA|tempAdd[2]~5\ : std_logic;
SIGNAL \ULA|tempAdd[3]~7\ : std_logic;
SIGNAL \ULA|tempAdd[4]~9\ : std_logic;
SIGNAL \ULA|tempAdd[5]~10_combout\ : std_logic;
SIGNAL \ULA|Mux26~1_combout\ : std_logic;
SIGNAL \MemDados|ram~235feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~235_q\ : std_logic;
SIGNAL \MemDados|ram~1794_combout\ : std_logic;
SIGNAL \MemDados|ram~203feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~203_q\ : std_logic;
SIGNAL \MemDados|ram~1795_combout\ : std_logic;
SIGNAL \MemDados|ram~171_q\ : std_logic;
SIGNAL \MemDados|ram~1177_combout\ : std_logic;
SIGNAL \MemDados|ram~267_q\ : std_logic;
SIGNAL \MemDados|ram~1178_combout\ : std_logic;
SIGNAL \MemDados|ram~331feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~331_q\ : std_logic;
SIGNAL \MemDados|ram~395_q\ : std_logic;
SIGNAL \MemDados|ram~1796_combout\ : std_logic;
SIGNAL \MemDados|ram~299_q\ : std_logic;
SIGNAL \MemDados|ram~363_q\ : std_logic;
SIGNAL \MemDados|ram~1179_combout\ : std_logic;
SIGNAL \MemDados|ram~1180_combout\ : std_logic;
SIGNAL \MemDados|ram~1797_combout\ : std_logic;
SIGNAL \MemDados|ram~139_q\ : std_logic;
SIGNAL \MemDados|ram~75_q\ : std_logic;
SIGNAL \MemDados|ram~107feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~107_q\ : std_logic;
SIGNAL \MemDados|ram~43_q\ : std_logic;
SIGNAL \MemDados|ram~1181_combout\ : std_logic;
SIGNAL \MemDados|ram~1182_combout\ : std_logic;
SIGNAL \MemDados|ram~1183_combout\ : std_logic;
SIGNAL \MemDados|ram~491feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~491_q\ : std_logic;
SIGNAL \MemDados|ram~523_q\ : std_logic;
SIGNAL \MemDados|ram~459feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~459_q\ : std_logic;
SIGNAL \MemDados|ram~427_q\ : std_logic;
SIGNAL \MemDados|ram~1184_combout\ : std_logic;
SIGNAL \MemDados|ram~1185_combout\ : std_logic;
SIGNAL \MemDados|ram~1186_combout\ : std_logic;
SIGNAL \MemDados|ram~971feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~971_q\ : std_logic;
SIGNAL \MemDados|ram~715feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~715_q\ : std_logic;
SIGNAL \MemDados|ram~843feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~843_q\ : std_logic;
SIGNAL \MemDados|ram~587feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~587_q\ : std_logic;
SIGNAL \MemDados|ram~1167_combout\ : std_logic;
SIGNAL \MemDados|ram~1168_combout\ : std_logic;
SIGNAL \MemDados|ram~875feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~875_q\ : std_logic;
SIGNAL \MemDados|ram~1003_q\ : std_logic;
SIGNAL \MemDados|ram~747feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~747_q\ : std_logic;
SIGNAL \MemDados|ram~619_q\ : std_logic;
SIGNAL \MemDados|ram~1169_combout\ : std_logic;
SIGNAL \MemDados|ram~1170_combout\ : std_logic;
SIGNAL \MemDados|ram~811feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~811_q\ : std_logic;
SIGNAL \MemDados|ram~939_q\ : std_logic;
SIGNAL \MemDados|ram~683feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~683_q\ : std_logic;
SIGNAL \MemDados|ram~555_q\ : std_logic;
SIGNAL \MemDados|ram~1171_combout\ : std_logic;
SIGNAL \MemDados|ram~1172_combout\ : std_logic;
SIGNAL \MemDados|ram~1173_combout\ : std_logic;
SIGNAL \MemDados|ram~779feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~779_q\ : std_logic;
SIGNAL \MemDados|ram~907feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~907_q\ : std_logic;
SIGNAL \MemDados|ram~651_q\ : std_logic;
SIGNAL \MemDados|ram~1174_combout\ : std_logic;
SIGNAL \MemDados|ram~1035_q\ : std_logic;
SIGNAL \MemDados|ram~1175_combout\ : std_logic;
SIGNAL \MemDados|ram~1176_combout\ : std_logic;
SIGNAL \MemDados|ram~1187_combout\ : std_logic;
SIGNAL \MuxULAMem|C[5]~5_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][5]~q\ : std_logic;
SIGNAL \BancoReg|Mux58~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux58~1_combout\ : std_logic;
SIGNAL \muxRtImm|C[5]~111_combout\ : std_logic;
SIGNAL \ULA|Add1~12\ : std_logic;
SIGNAL \ULA|Add1~13_combout\ : std_logic;
SIGNAL \ULA|Add0~12\ : std_logic;
SIGNAL \ULA|Add0~13_combout\ : std_logic;
SIGNAL \ULA|tempAdd[5]~11\ : std_logic;
SIGNAL \ULA|tempAdd[6]~12_combout\ : std_logic;
SIGNAL \ULA|Mux25~0_combout\ : std_logic;
SIGNAL \ULA|Mux25~1_combout\ : std_logic;
SIGNAL \MemDados|ram~1798_combout\ : std_logic;
SIGNAL \MemDados|ram~204_q\ : std_logic;
SIGNAL \MemDados|ram~268_q\ : std_logic;
SIGNAL \MemDados|ram~1799_combout\ : std_logic;
SIGNAL \MemDados|ram~172_q\ : std_logic;
SIGNAL \MemDados|ram~236feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~236_q\ : std_logic;
SIGNAL \MemDados|ram~1200_combout\ : std_logic;
SIGNAL \MemDados|ram~1201_combout\ : std_logic;
SIGNAL \MemDados|ram~1800_combout\ : std_logic;
SIGNAL \MemDados|ram~140_q\ : std_logic;
SIGNAL \MemDados|ram~108feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~108_q\ : std_logic;
SIGNAL \MemDados|ram~76feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~76_q\ : std_logic;
SIGNAL \MemDados|ram~44_q\ : std_logic;
SIGNAL \MemDados|ram~1202_combout\ : std_logic;
SIGNAL \MemDados|ram~1203_combout\ : std_logic;
SIGNAL \MemDados|ram~1204_combout\ : std_logic;
SIGNAL \MemDados|ram~396feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~396_q\ : std_logic;
SIGNAL \MemDados|ram~364_q\ : std_logic;
SIGNAL \MemDados|ram~332feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~332_q\ : std_logic;
SIGNAL \MemDados|ram~300_q\ : std_logic;
SIGNAL \MemDados|ram~1198_combout\ : std_logic;
SIGNAL \MemDados|ram~1199_combout\ : std_logic;
SIGNAL \MemDados|ram~460feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~460_q\ : std_logic;
SIGNAL \MemDados|ram~524_q\ : std_logic;
SIGNAL \MemDados|ram~492feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~492_q\ : std_logic;
SIGNAL \MemDados|ram~428_q\ : std_logic;
SIGNAL \MemDados|ram~1205_combout\ : std_logic;
SIGNAL \MemDados|ram~1206_combout\ : std_logic;
SIGNAL \MemDados|ram~1207_combout\ : std_logic;
SIGNAL \MemDados|ram~1004feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1004_q\ : std_logic;
SIGNAL \MemDados|ram~748_q\ : std_logic;
SIGNAL \MemDados|ram~876feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~876_q\ : std_logic;
SIGNAL \MemDados|ram~620_q\ : std_logic;
SIGNAL \MemDados|ram~1188_combout\ : std_logic;
SIGNAL \MemDados|ram~1189_combout\ : std_logic;
SIGNAL \MemDados|ram~908feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~908_q\ : std_logic;
SIGNAL \MemDados|ram~652feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~652_q\ : std_logic;
SIGNAL \MemDados|ram~780feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~780_q\ : std_logic;
SIGNAL \MemDados|ram~1195_combout\ : std_logic;
SIGNAL \MemDados|ram~1036_q\ : std_logic;
SIGNAL \MemDados|ram~1196_combout\ : std_logic;
SIGNAL \MemDados|ram~684feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~684_q\ : std_logic;
SIGNAL \MemDados|ram~940_q\ : std_logic;
SIGNAL \MemDados|ram~812feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~812_q\ : std_logic;
SIGNAL \MemDados|ram~556_q\ : std_logic;
SIGNAL \MemDados|ram~1192_combout\ : std_logic;
SIGNAL \MemDados|ram~1193_combout\ : std_logic;
SIGNAL \MemDados|ram~844feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~844_q\ : std_logic;
SIGNAL \MemDados|ram~972_q\ : std_logic;
SIGNAL \MemDados|ram~716feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~716_q\ : std_logic;
SIGNAL \MemDados|ram~588_q\ : std_logic;
SIGNAL \MemDados|ram~1190_combout\ : std_logic;
SIGNAL \MemDados|ram~1191_combout\ : std_logic;
SIGNAL \MemDados|ram~1194_combout\ : std_logic;
SIGNAL \MemDados|ram~1197_combout\ : std_logic;
SIGNAL \MemDados|ram~1208_combout\ : std_logic;
SIGNAL \MuxULAMem|C[6]~6_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][6]~13_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][6]~q\ : std_logic;
SIGNAL \BancoReg|ram[4][6]~q\ : std_logic;
SIGNAL \BancoReg|Mux25~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux25~1_combout\ : std_logic;
SIGNAL \ULA|Add0~14\ : std_logic;
SIGNAL \ULA|Add0~15_combout\ : std_logic;
SIGNAL \ULA|Add1~14\ : std_logic;
SIGNAL \ULA|Add1~15_combout\ : std_logic;
SIGNAL \ULA|Mux24~0_combout\ : std_logic;
SIGNAL \ULA|tempAdd[6]~13\ : std_logic;
SIGNAL \ULA|tempAdd[7]~14_combout\ : std_logic;
SIGNAL \ULA|Mux24~1_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][7]~q\ : std_logic;
SIGNAL \BancoReg|Mux56~1_combout\ : std_logic;
SIGNAL \MemDados|ram~493feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~493_q\ : std_logic;
SIGNAL \MemDados|ram~461feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~461_q\ : std_logic;
SIGNAL \MemDados|ram~429_q\ : std_logic;
SIGNAL \MemDados|ram~1226_combout\ : std_logic;
SIGNAL \MemDados|ram~525_q\ : std_logic;
SIGNAL \MemDados|ram~1227_combout\ : std_logic;
SIGNAL \MemDados|ram~333feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~333_q\ : std_logic;
SIGNAL \MemDados|ram~397_q\ : std_logic;
SIGNAL \MemDados|ram~365feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~365_q\ : std_logic;
SIGNAL \MemDados|ram~301_q\ : std_logic;
SIGNAL \MemDados|ram~1221_combout\ : std_logic;
SIGNAL \MemDados|ram~1222_combout\ : std_logic;
SIGNAL \MemDados|ram~77feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~77_q\ : std_logic;
SIGNAL \MemDados|ram~141_q\ : std_logic;
SIGNAL \MemDados|ram~109_q\ : std_logic;
SIGNAL \MemDados|ram~45_q\ : std_logic;
SIGNAL \MemDados|ram~1223_combout\ : std_logic;
SIGNAL \MemDados|ram~1224_combout\ : std_logic;
SIGNAL \MemDados|ram~1225_combout\ : std_logic;
SIGNAL \MemDados|ram~269_q\ : std_logic;
SIGNAL \MemDados|ram~237_q\ : std_logic;
SIGNAL \MemDados|ram~205feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~205_q\ : std_logic;
SIGNAL \MemDados|ram~173_q\ : std_logic;
SIGNAL \MemDados|ram~1219_combout\ : std_logic;
SIGNAL \MemDados|ram~1220_combout\ : std_logic;
SIGNAL \MemDados|ram~1228_combout\ : std_logic;
SIGNAL \MemDados|ram~781feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~781_q\ : std_logic;
SIGNAL \MemDados|ram~1037_q\ : std_logic;
SIGNAL \MemDados|ram~909feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~909_q\ : std_logic;
SIGNAL \MemDados|ram~653feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~653_q\ : std_logic;
SIGNAL \MemDados|ram~1216_combout\ : std_logic;
SIGNAL \MemDados|ram~1217_combout\ : std_logic;
SIGNAL \MemDados|ram~973feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~973_q\ : std_logic;
SIGNAL \MemDados|ram~717_q\ : std_logic;
SIGNAL \MemDados|ram~845feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~845_q\ : std_logic;
SIGNAL \MemDados|ram~589_q\ : std_logic;
SIGNAL \MemDados|ram~1209_combout\ : std_logic;
SIGNAL \MemDados|ram~1210_combout\ : std_logic;
SIGNAL \MemDados|ram~877feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~877_q\ : std_logic;
SIGNAL \MemDados|ram~1005_q\ : std_logic;
SIGNAL \MemDados|ram~749feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~749_q\ : std_logic;
SIGNAL \MemDados|ram~621_q\ : std_logic;
SIGNAL \MemDados|ram~1211_combout\ : std_logic;
SIGNAL \MemDados|ram~1212_combout\ : std_logic;
SIGNAL \MemDados|ram~813feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~813_q\ : std_logic;
SIGNAL \MemDados|ram~941_q\ : std_logic;
SIGNAL \MemDados|ram~685feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~685_q\ : std_logic;
SIGNAL \MemDados|ram~557feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~557_q\ : std_logic;
SIGNAL \MemDados|ram~1213_combout\ : std_logic;
SIGNAL \MemDados|ram~1214_combout\ : std_logic;
SIGNAL \MemDados|ram~1215_combout\ : std_logic;
SIGNAL \MemDados|ram~1218_combout\ : std_logic;
SIGNAL \MemDados|ram~1229_combout\ : std_logic;
SIGNAL \MuxULAMem|C[7]~7_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][7]~14_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][7]~q\ : std_logic;
SIGNAL \BancoReg|Mux56~0_combout\ : std_logic;
SIGNAL \muxRtImm|C[7]~120_combout\ : std_logic;
SIGNAL \ULA|Add1~16\ : std_logic;
SIGNAL \ULA|Add1~17_combout\ : std_logic;
SIGNAL \ULA|Add0~16\ : std_logic;
SIGNAL \ULA|Add0~17_combout\ : std_logic;
SIGNAL \ULA|tempAdd[7]~15\ : std_logic;
SIGNAL \ULA|tempAdd[8]~16_combout\ : std_logic;
SIGNAL \ULA|Mux23~0_combout\ : std_logic;
SIGNAL \ULA|Mux23~1_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][8]~feeder_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][8]~q\ : std_logic;
SIGNAL \BancoReg|Mux55~1_combout\ : std_logic;
SIGNAL \MemDados|ram~910feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~910_q\ : std_logic;
SIGNAL \MemDados|ram~1038_q\ : std_logic;
SIGNAL \MemDados|ram~654_q\ : std_logic;
SIGNAL \MemDados|ram~782_q\ : std_logic;
SIGNAL \MemDados|ram~1237_combout\ : std_logic;
SIGNAL \MemDados|ram~1238_combout\ : std_logic;
SIGNAL \MemDados|ram~846feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~846_q\ : std_logic;
SIGNAL \MemDados|ram~974_q\ : std_logic;
SIGNAL \MemDados|ram~718feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~718_q\ : std_logic;
SIGNAL \MemDados|ram~590_q\ : std_logic;
SIGNAL \MemDados|ram~1232_combout\ : std_logic;
SIGNAL \MemDados|ram~1233_combout\ : std_logic;
SIGNAL \MemDados|ram~686feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~686_q\ : std_logic;
SIGNAL \MemDados|ram~942_q\ : std_logic;
SIGNAL \MemDados|ram~814feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~814_q\ : std_logic;
SIGNAL \MemDados|ram~558_q\ : std_logic;
SIGNAL \MemDados|ram~1234_combout\ : std_logic;
SIGNAL \MemDados|ram~1235_combout\ : std_logic;
SIGNAL \MemDados|ram~1236_combout\ : std_logic;
SIGNAL \MemDados|ram~878feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~878_q\ : std_logic;
SIGNAL \MemDados|ram~622_q\ : std_logic;
SIGNAL \MemDados|ram~1230_combout\ : std_logic;
SIGNAL \MemDados|ram~1006_q\ : std_logic;
SIGNAL \MemDados|ram~750_q\ : std_logic;
SIGNAL \MemDados|ram~1231_combout\ : std_logic;
SIGNAL \MemDados|ram~1239_combout\ : std_logic;
SIGNAL \MemDados|ram~398feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~398_q\ : std_logic;
SIGNAL \MemDados|ram~334feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~334_q\ : std_logic;
SIGNAL \MemDados|ram~302_q\ : std_logic;
SIGNAL \MemDados|ram~1240_combout\ : std_logic;
SIGNAL \MemDados|ram~366_q\ : std_logic;
SIGNAL \MemDados|ram~1241_combout\ : std_logic;
SIGNAL \MemDados|ram~110feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~110_q\ : std_logic;
SIGNAL \MemDados|ram~142_q\ : std_logic;
SIGNAL \MemDados|ram~78_q\ : std_logic;
SIGNAL \MemDados|ram~46_q\ : std_logic;
SIGNAL \MemDados|ram~1244_combout\ : std_logic;
SIGNAL \MemDados|ram~1245_combout\ : std_logic;
SIGNAL \MemDados|ram~206_q\ : std_logic;
SIGNAL \MemDados|ram~270_q\ : std_logic;
SIGNAL \MemDados|ram~238feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~238_q\ : std_logic;
SIGNAL \MemDados|ram~174_q\ : std_logic;
SIGNAL \MemDados|ram~1242_combout\ : std_logic;
SIGNAL \MemDados|ram~1243_combout\ : std_logic;
SIGNAL \MemDados|ram~1246_combout\ : std_logic;
SIGNAL \MemDados|ram~462feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~462_q\ : std_logic;
SIGNAL \MemDados|ram~430feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~430_q\ : std_logic;
SIGNAL \MemDados|ram~494feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~494_q\ : std_logic;
SIGNAL \MemDados|ram~1247_combout\ : std_logic;
SIGNAL \MemDados|ram~526_q\ : std_logic;
SIGNAL \MemDados|ram~1248_combout\ : std_logic;
SIGNAL \MemDados|ram~1249_combout\ : std_logic;
SIGNAL \MemDados|ram~1250_combout\ : std_logic;
SIGNAL \MuxULAMem|C[8]~8_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][8]~15_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][8]~q\ : std_logic;
SIGNAL \BancoReg|ram[4][8]~q\ : std_logic;
SIGNAL \BancoReg|Mux23~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux23~1_combout\ : std_logic;
SIGNAL \ULA|Add0~18\ : std_logic;
SIGNAL \ULA|Add0~19_combout\ : std_logic;
SIGNAL \muxRtImm|C[9]~118_combout\ : std_logic;
SIGNAL \ULA|Add1~18\ : std_logic;
SIGNAL \ULA|Add1~19_combout\ : std_logic;
SIGNAL \ULA|tempAdd[8]~17\ : std_logic;
SIGNAL \ULA|tempAdd[9]~18_combout\ : std_logic;
SIGNAL \ULA|Mux22~0_combout\ : std_logic;
SIGNAL \ULA|Mux22~1_combout\ : std_logic;
SIGNAL \MuxULAMem|C[9]~9_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][9]~q\ : std_logic;
SIGNAL \BancoReg|Mux22~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux22~1_combout\ : std_logic;
SIGNAL \ULA|Add0~20\ : std_logic;
SIGNAL \ULA|Add0~21_combout\ : std_logic;
SIGNAL \ULA|Add1~20\ : std_logic;
SIGNAL \ULA|Add1~21_combout\ : std_logic;
SIGNAL \ULA|Mux21~0_combout\ : std_logic;
SIGNAL \ULA|tempAdd[9]~19\ : std_logic;
SIGNAL \ULA|tempAdd[10]~20_combout\ : std_logic;
SIGNAL \ULA|Mux21~1_combout\ : std_logic;
SIGNAL \MuxULAMem|C[10]~10_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][10]~q\ : std_logic;
SIGNAL \BancoReg|Mux53~0_combout\ : std_logic;
SIGNAL \muxRtImm|C[10]~117_combout\ : std_logic;
SIGNAL \ULA|Add1~22\ : std_logic;
SIGNAL \ULA|Add1~23_combout\ : std_logic;
SIGNAL \ULA|Add0~22\ : std_logic;
SIGNAL \ULA|Add0~23_combout\ : std_logic;
SIGNAL \ULA|Mux20~0_combout\ : std_logic;
SIGNAL \ULA|tempAdd[10]~21\ : std_logic;
SIGNAL \ULA|tempAdd[11]~22_combout\ : std_logic;
SIGNAL \ULA|Mux20~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux52~3_combout\ : std_logic;
SIGNAL \MemDados|ram~785feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~785_q\ : std_logic;
SIGNAL \MemDados|ram~1041_q\ : std_logic;
SIGNAL \MemDados|ram~913feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~913_q\ : std_logic;
SIGNAL \MemDados|ram~657_q\ : std_logic;
SIGNAL \MemDados|ram~1300_combout\ : std_logic;
SIGNAL \MemDados|ram~1301_combout\ : std_logic;
SIGNAL \MemDados|ram~817feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~817_q\ : std_logic;
SIGNAL \MemDados|ram~945_q\ : std_logic;
SIGNAL \MemDados|ram~689feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~689_q\ : std_logic;
SIGNAL \MemDados|ram~561_q\ : std_logic;
SIGNAL \MemDados|ram~1297_combout\ : std_logic;
SIGNAL \MemDados|ram~1298_combout\ : std_logic;
SIGNAL \MemDados|ram~753feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~753_q\ : std_logic;
SIGNAL \MemDados|ram~625_q\ : std_logic;
SIGNAL \MemDados|ram~1295_combout\ : std_logic;
SIGNAL \MemDados|ram~1009_q\ : std_logic;
SIGNAL \MemDados|ram~881feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~881_q\ : std_logic;
SIGNAL \MemDados|ram~1296_combout\ : std_logic;
SIGNAL \MemDados|ram~1299_combout\ : std_logic;
SIGNAL \MemDados|ram~977feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~977_q\ : std_logic;
SIGNAL \MemDados|ram~721_q\ : std_logic;
SIGNAL \MemDados|ram~849feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~849_q\ : std_logic;
SIGNAL \MemDados|ram~593_q\ : std_logic;
SIGNAL \MemDados|ram~1293_combout\ : std_logic;
SIGNAL \MemDados|ram~1294_combout\ : std_logic;
SIGNAL \MemDados|ram~1302_combout\ : std_logic;
SIGNAL \MemDados|ram~497feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~497_q\ : std_logic;
SIGNAL \MemDados|ram~529_q\ : std_logic;
SIGNAL \MemDados|ram~465_q\ : std_logic;
SIGNAL \MemDados|ram~433_q\ : std_logic;
SIGNAL \MemDados|ram~1310_combout\ : std_logic;
SIGNAL \MemDados|ram~1311_combout\ : std_logic;
SIGNAL \MemDados|ram~81feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~81_q\ : std_logic;
SIGNAL \MemDados|ram~145_q\ : std_logic;
SIGNAL \MemDados|ram~113feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~113_q\ : std_logic;
SIGNAL \MemDados|ram~49_q\ : std_logic;
SIGNAL \MemDados|ram~1307_combout\ : std_logic;
SIGNAL \MemDados|ram~1308_combout\ : std_logic;
SIGNAL \MemDados|ram~337feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~337_q\ : std_logic;
SIGNAL \MemDados|ram~401_q\ : std_logic;
SIGNAL \MemDados|ram~369feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~369_q\ : std_logic;
SIGNAL \MemDados|ram~305_q\ : std_logic;
SIGNAL \MemDados|ram~1305_combout\ : std_logic;
SIGNAL \MemDados|ram~1306_combout\ : std_logic;
SIGNAL \MemDados|ram~1309_combout\ : std_logic;
SIGNAL \MemDados|ram~273_q\ : std_logic;
SIGNAL \MemDados|ram~241_q\ : std_logic;
SIGNAL \MemDados|ram~209_q\ : std_logic;
SIGNAL \MemDados|ram~177_q\ : std_logic;
SIGNAL \MemDados|ram~1303_combout\ : std_logic;
SIGNAL \MemDados|ram~1304_combout\ : std_logic;
SIGNAL \MemDados|ram~1312_combout\ : std_logic;
SIGNAL \MemDados|ram~1313_combout\ : std_logic;
SIGNAL \MuxULAMem|C[11]~11_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][11]~q\ : std_logic;
SIGNAL \BancoReg|Mux20~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux20~1_combout\ : std_logic;
SIGNAL \ULA|Add0~24\ : std_logic;
SIGNAL \ULA|Add0~25_combout\ : std_logic;
SIGNAL \muxRtImm|C[12]~108_combout\ : std_logic;
SIGNAL \ULA|Add1~24\ : std_logic;
SIGNAL \ULA|Add1~25_combout\ : std_logic;
SIGNAL \ULA|tempAdd[11]~23\ : std_logic;
SIGNAL \ULA|tempAdd[12]~24_combout\ : std_logic;
SIGNAL \ULA|Mux19~0_combout\ : std_logic;
SIGNAL \ULA|Mux19~1_combout\ : std_logic;
SIGNAL \MuxULAMem|C[12]~12_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][12]~q\ : std_logic;
SIGNAL \BancoReg|Mux19~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux19~1_combout\ : std_logic;
SIGNAL \ULA|Add0~26\ : std_logic;
SIGNAL \ULA|Add0~27_combout\ : std_logic;
SIGNAL \muxRtImm|C[13]~89_combout\ : std_logic;
SIGNAL \ULA|Add1~26\ : std_logic;
SIGNAL \ULA|Add1~27_combout\ : std_logic;
SIGNAL \ULA|Mux18~0_combout\ : std_logic;
SIGNAL \ULA|tempAdd[12]~25\ : std_logic;
SIGNAL \ULA|tempAdd[13]~26_combout\ : std_logic;
SIGNAL \ULA|Mux18~1_combout\ : std_logic;
SIGNAL \MuxULAMem|C[13]~13_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][13]~feeder_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][13]~q\ : std_logic;
SIGNAL \BancoReg|Mux18~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux18~1_combout\ : std_logic;
SIGNAL \ULA|Add0~28\ : std_logic;
SIGNAL \ULA|Add0~29_combout\ : std_logic;
SIGNAL \muxRtImm|C[14]~107_combout\ : std_logic;
SIGNAL \ULA|Add1~28\ : std_logic;
SIGNAL \ULA|Add1~29_combout\ : std_logic;
SIGNAL \ULA|tempAdd[13]~27\ : std_logic;
SIGNAL \ULA|tempAdd[14]~28_combout\ : std_logic;
SIGNAL \ULA|Mux17~0_combout\ : std_logic;
SIGNAL \ULA|Mux17~1_combout\ : std_logic;
SIGNAL \MuxULAMem|C[14]~14_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][14]~q\ : std_logic;
SIGNAL \BancoReg|Mux17~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux17~1_combout\ : std_logic;
SIGNAL \ULA|Add0~30\ : std_logic;
SIGNAL \ULA|Add0~31_combout\ : std_logic;
SIGNAL \muxRtImm|C[15]~106_combout\ : std_logic;
SIGNAL \ULA|Add1~30\ : std_logic;
SIGNAL \ULA|Add1~31_combout\ : std_logic;
SIGNAL \ULA|tempAdd[14]~29\ : std_logic;
SIGNAL \ULA|tempAdd[15]~30_combout\ : std_logic;
SIGNAL \ULA|Mux16~0_combout\ : std_logic;
SIGNAL \ULA|Mux16~1_combout\ : std_logic;
SIGNAL \MuxULAMem|C[15]~15_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][15]~q\ : std_logic;
SIGNAL \BancoReg|Mux16~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux16~1_combout\ : std_logic;
SIGNAL \ULA|Add0~32\ : std_logic;
SIGNAL \ULA|Add0~33_combout\ : std_logic;
SIGNAL \ULA|Add1~32\ : std_logic;
SIGNAL \ULA|Add1~33_combout\ : std_logic;
SIGNAL \ULA|Mux15~0_combout\ : std_logic;
SIGNAL \ULA|tempAdd[15]~31\ : std_logic;
SIGNAL \ULA|tempAdd[16]~32_combout\ : std_logic;
SIGNAL \ULA|Mux15~1_combout\ : std_logic;
SIGNAL \MuxULAMem|C[16]~16_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][16]~q\ : std_logic;
SIGNAL \BancoReg|Mux47~2_combout\ : std_logic;
SIGNAL \muxRtImm|C[16]~105_combout\ : std_logic;
SIGNAL \ULA|Add1~34\ : std_logic;
SIGNAL \ULA|Add1~35_combout\ : std_logic;
SIGNAL \ULA|Add0~34\ : std_logic;
SIGNAL \ULA|Add0~35_combout\ : std_logic;
SIGNAL \ULA|Mux14~0_combout\ : std_logic;
SIGNAL \ULA|tempAdd[16]~33\ : std_logic;
SIGNAL \ULA|tempAdd[17]~34_combout\ : std_logic;
SIGNAL \ULA|Mux14~1_combout\ : std_logic;
SIGNAL \MuxULAMem|C[17]~17_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][17]~q\ : std_logic;
SIGNAL \BancoReg|Mux14~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux14~1_combout\ : std_logic;
SIGNAL \ULA|Add0~36\ : std_logic;
SIGNAL \ULA|Add0~37_combout\ : std_logic;
SIGNAL \ULA|Add1~36\ : std_logic;
SIGNAL \ULA|Add1~37_combout\ : std_logic;
SIGNAL \ULA|tempAdd[17]~35\ : std_logic;
SIGNAL \ULA|tempAdd[18]~36_combout\ : std_logic;
SIGNAL \ULA|Mux13~0_combout\ : std_logic;
SIGNAL \ULA|Mux13~1_combout\ : std_logic;
SIGNAL \MuxULAMem|C[18]~18_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][18]~q\ : std_logic;
SIGNAL \BancoReg|Mux45~2_combout\ : std_logic;
SIGNAL \muxRtImm|C[18]~103_combout\ : std_logic;
SIGNAL \ULA|Add1~38\ : std_logic;
SIGNAL \ULA|Add1~39_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][19]~q\ : std_logic;
SIGNAL \BancoReg|ram[0][19]~q\ : std_logic;
SIGNAL \BancoReg|Mux12~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux12~1_combout\ : std_logic;
SIGNAL \ULA|Add0~38\ : std_logic;
SIGNAL \ULA|Add0~39_combout\ : std_logic;
SIGNAL \ULA|Mux12~0_combout\ : std_logic;
SIGNAL \ULA|tempAdd[18]~37\ : std_logic;
SIGNAL \ULA|tempAdd[19]~38_combout\ : std_logic;
SIGNAL \ULA|Mux12~1_combout\ : std_logic;
SIGNAL \MuxULAMem|C[19]~19_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][19]~q\ : std_logic;
SIGNAL \BancoReg|Mux44~2_combout\ : std_logic;
SIGNAL \muxRtImm|C[19]~102_combout\ : std_logic;
SIGNAL \ULA|Add1~40\ : std_logic;
SIGNAL \ULA|Add1~41_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][20]~feeder_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][20]~q\ : std_logic;
SIGNAL \BancoReg|Mux11~0_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][20]~q\ : std_logic;
SIGNAL \BancoReg|Mux11~1_combout\ : std_logic;
SIGNAL \ULA|Add0~40\ : std_logic;
SIGNAL \ULA|Add0~41_combout\ : std_logic;
SIGNAL \ULA|Mux11~0_combout\ : std_logic;
SIGNAL \ULA|tempAdd[19]~39\ : std_logic;
SIGNAL \ULA|tempAdd[20]~40_combout\ : std_logic;
SIGNAL \ULA|Mux11~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux43~3_combout\ : std_logic;
SIGNAL \MemDados|ram~730feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~730_q\ : std_logic;
SIGNAL \MemDados|ram~602_q\ : std_logic;
SIGNAL \MemDados|ram~1484_combout\ : std_logic;
SIGNAL \MemDados|ram~858feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~858_q\ : std_logic;
SIGNAL \MemDados|ram~986_q\ : std_logic;
SIGNAL \MemDados|ram~1485_combout\ : std_logic;
SIGNAL \MemDados|ram~698feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~698_q\ : std_logic;
SIGNAL \MemDados|ram~826feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~826_q\ : std_logic;
SIGNAL \MemDados|ram~570_q\ : std_logic;
SIGNAL \MemDados|ram~1486_combout\ : std_logic;
SIGNAL \MemDados|ram~954_q\ : std_logic;
SIGNAL \MemDados|ram~1487_combout\ : std_logic;
SIGNAL \MemDados|ram~1488_combout\ : std_logic;
SIGNAL \MemDados|ram~922feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~922_q\ : std_logic;
SIGNAL \MemDados|ram~1050_q\ : std_logic;
SIGNAL \MemDados|ram~794feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~794_q\ : std_logic;
SIGNAL \MemDados|ram~666_q\ : std_logic;
SIGNAL \MemDados|ram~1489_combout\ : std_logic;
SIGNAL \MemDados|ram~1490_combout\ : std_logic;
SIGNAL \MemDados|ram~1018feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1018_q\ : std_logic;
SIGNAL \MemDados|ram~890feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~890_q\ : std_logic;
SIGNAL \MemDados|ram~634_q\ : std_logic;
SIGNAL \MemDados|ram~1482_combout\ : std_logic;
SIGNAL \MemDados|ram~762_q\ : std_logic;
SIGNAL \MemDados|ram~1483_combout\ : std_logic;
SIGNAL \MemDados|ram~1491_combout\ : std_logic;
SIGNAL \MemDados|ram~474feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~474_q\ : std_logic;
SIGNAL \MemDados|ram~506feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~506_q\ : std_logic;
SIGNAL \MemDados|ram~442_q\ : std_logic;
SIGNAL \MemDados|ram~1499_combout\ : std_logic;
SIGNAL \MemDados|ram~538_q\ : std_logic;
SIGNAL \MemDados|ram~1500_combout\ : std_logic;
SIGNAL \MemDados|ram~218feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~218_q\ : std_logic;
SIGNAL \MemDados|ram~282_q\ : std_logic;
SIGNAL \MemDados|ram~250feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~250_q\ : std_logic;
SIGNAL \MemDados|ram~186_q\ : std_logic;
SIGNAL \MemDados|ram~1494_combout\ : std_logic;
SIGNAL \MemDados|ram~1495_combout\ : std_logic;
SIGNAL \MemDados|ram~1809_combout\ : std_logic;
SIGNAL \MemDados|ram~122_q\ : std_logic;
SIGNAL \MemDados|ram~154_q\ : std_logic;
SIGNAL \MemDados|ram~90feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~90_q\ : std_logic;
SIGNAL \MemDados|ram~58_q\ : std_logic;
SIGNAL \MemDados|ram~1496_combout\ : std_logic;
SIGNAL \MemDados|ram~1497_combout\ : std_logic;
SIGNAL \MemDados|ram~1498_combout\ : std_logic;
SIGNAL \MemDados|ram~410feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~410_q\ : std_logic;
SIGNAL \MemDados|ram~378_q\ : std_logic;
SIGNAL \MemDados|ram~346feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~346_q\ : std_logic;
SIGNAL \MemDados|ram~314_q\ : std_logic;
SIGNAL \MemDados|ram~1492_combout\ : std_logic;
SIGNAL \MemDados|ram~1493_combout\ : std_logic;
SIGNAL \MemDados|ram~1501_combout\ : std_logic;
SIGNAL \MemDados|ram~1502_combout\ : std_logic;
SIGNAL \MuxULAMem|C[20]~20_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][20]~q\ : std_logic;
SIGNAL \BancoReg|Mux43~2_combout\ : std_logic;
SIGNAL \muxRtImm|C[20]~101_combout\ : std_logic;
SIGNAL \ULA|Add1~42\ : std_logic;
SIGNAL \ULA|Add1~43_combout\ : std_logic;
SIGNAL \ULA|Add0~42\ : std_logic;
SIGNAL \ULA|Add0~43_combout\ : std_logic;
SIGNAL \ULA|Mux10~0_combout\ : std_logic;
SIGNAL \ULA|tempAdd[20]~41\ : std_logic;
SIGNAL \ULA|tempAdd[21]~42_combout\ : std_logic;
SIGNAL \ULA|Mux10~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux42~3_combout\ : std_logic;
SIGNAL \MemDados|ram~827feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~827_q\ : std_logic;
SIGNAL \MemDados|ram~699feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~699_q\ : std_logic;
SIGNAL \MemDados|ram~571_q\ : std_logic;
SIGNAL \MemDados|ram~1507_combout\ : std_logic;
SIGNAL \MemDados|ram~955_q\ : std_logic;
SIGNAL \MemDados|ram~1508_combout\ : std_logic;
SIGNAL \MemDados|ram~891feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~891_q\ : std_logic;
SIGNAL \MemDados|ram~1019_q\ : std_logic;
SIGNAL \MemDados|ram~763feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~763_q\ : std_logic;
SIGNAL \MemDados|ram~635_q\ : std_logic;
SIGNAL \MemDados|ram~1505_combout\ : std_logic;
SIGNAL \MemDados|ram~1506_combout\ : std_logic;
SIGNAL \MemDados|ram~1509_combout\ : std_logic;
SIGNAL \MemDados|ram~859feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~859_q\ : std_logic;
SIGNAL \MemDados|ram~603_q\ : std_logic;
SIGNAL \MemDados|ram~1503_combout\ : std_logic;
SIGNAL \MemDados|ram~987_q\ : std_logic;
SIGNAL \MemDados|ram~731feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~731_q\ : std_logic;
SIGNAL \MemDados|ram~1504_combout\ : std_logic;
SIGNAL \MemDados|ram~795feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~795_q\ : std_logic;
SIGNAL \MemDados|ram~923feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~923_q\ : std_logic;
SIGNAL \MemDados|ram~667_q\ : std_logic;
SIGNAL \MemDados|ram~1510_combout\ : std_logic;
SIGNAL \MemDados|ram~1051_q\ : std_logic;
SIGNAL \MemDados|ram~1511_combout\ : std_logic;
SIGNAL \MemDados|ram~1512_combout\ : std_logic;
SIGNAL \MemDados|ram~539feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~539_q\ : std_logic;
SIGNAL \MemDados|ram~507feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~507_q\ : std_logic;
SIGNAL \MemDados|ram~475feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~475_q\ : std_logic;
SIGNAL \MemDados|ram~443feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~443_q\ : std_logic;
SIGNAL \MemDados|ram~1520_combout\ : std_logic;
SIGNAL \MemDados|ram~1521_combout\ : std_logic;
SIGNAL \MemDados|ram~219feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~219_q\ : std_logic;
SIGNAL \MemDados|ram~187_q\ : std_logic;
SIGNAL \MemDados|ram~1513_combout\ : std_logic;
SIGNAL \MemDados|ram~251_q\ : std_logic;
SIGNAL \MemDados|ram~283_q\ : std_logic;
SIGNAL \MemDados|ram~1514_combout\ : std_logic;
SIGNAL \MemDados|ram~91feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~91_q\ : std_logic;
SIGNAL \MemDados|ram~155_q\ : std_logic;
SIGNAL \MemDados|ram~1810_combout\ : std_logic;
SIGNAL \MemDados|ram~59_q\ : std_logic;
SIGNAL \MemDados|ram~123_q\ : std_logic;
SIGNAL \MemDados|ram~1517_combout\ : std_logic;
SIGNAL \MemDados|ram~1518_combout\ : std_logic;
SIGNAL \MemDados|ram~347feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~347_q\ : std_logic;
SIGNAL \MemDados|ram~411_q\ : std_logic;
SIGNAL \MemDados|ram~379feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~379_q\ : std_logic;
SIGNAL \MemDados|ram~315_q\ : std_logic;
SIGNAL \MemDados|ram~1515_combout\ : std_logic;
SIGNAL \MemDados|ram~1516_combout\ : std_logic;
SIGNAL \MemDados|ram~1519_combout\ : std_logic;
SIGNAL \MemDados|ram~1522_combout\ : std_logic;
SIGNAL \MemDados|ram~1523_combout\ : std_logic;
SIGNAL \MuxULAMem|C[21]~21_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][21]~q\ : std_logic;
SIGNAL \BancoReg|Mux10~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux10~1_combout\ : std_logic;
SIGNAL \ULA|Add0~44\ : std_logic;
SIGNAL \ULA|Add0~45_combout\ : std_logic;
SIGNAL \ULA|Add1~44\ : std_logic;
SIGNAL \ULA|Add1~45_combout\ : std_logic;
SIGNAL \ULA|Mux9~0_combout\ : std_logic;
SIGNAL \ULA|tempAdd[21]~43\ : std_logic;
SIGNAL \ULA|tempAdd[22]~44_combout\ : std_logic;
SIGNAL \ULA|Mux9~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux41~3_combout\ : std_logic;
SIGNAL \MemDados|ram~92feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~92_q\ : std_logic;
SIGNAL \MemDados|ram~60_q\ : std_logic;
SIGNAL \MemDados|ram~1538_combout\ : std_logic;
SIGNAL \MemDados|ram~156_q\ : std_logic;
SIGNAL \MemDados|ram~1811_combout\ : std_logic;
SIGNAL \MemDados|ram~124_q\ : std_logic;
SIGNAL \MemDados|ram~1539_combout\ : std_logic;
SIGNAL \MemDados|ram~188_q\ : std_logic;
SIGNAL \MemDados|ram~252_q\ : std_logic;
SIGNAL \MemDados|ram~1536_combout\ : std_logic;
SIGNAL \MemDados|ram~220feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~220_q\ : std_logic;
SIGNAL \MemDados|ram~284feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~284_q\ : std_logic;
SIGNAL \MemDados|ram~1537_combout\ : std_logic;
SIGNAL \MemDados|ram~1540_combout\ : std_logic;
SIGNAL \MemDados|ram~412feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~412_q\ : std_logic;
SIGNAL \MemDados|ram~380_q\ : std_logic;
SIGNAL \MemDados|ram~348feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~348_q\ : std_logic;
SIGNAL \MemDados|ram~316_q\ : std_logic;
SIGNAL \MemDados|ram~1534_combout\ : std_logic;
SIGNAL \MemDados|ram~1535_combout\ : std_logic;
SIGNAL \MemDados|ram~476feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~476_q\ : std_logic;
SIGNAL \MemDados|ram~540_q\ : std_logic;
SIGNAL \MemDados|ram~508_q\ : std_logic;
SIGNAL \MemDados|ram~444_q\ : std_logic;
SIGNAL \MemDados|ram~1541_combout\ : std_logic;
SIGNAL \MemDados|ram~1542_combout\ : std_logic;
SIGNAL \MemDados|ram~1543_combout\ : std_logic;
SIGNAL \MemDados|ram~1020feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1020_q\ : std_logic;
SIGNAL \MemDados|ram~892feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~892_q\ : std_logic;
SIGNAL \MemDados|ram~636_q\ : std_logic;
SIGNAL \MemDados|ram~1524_combout\ : std_logic;
SIGNAL \MemDados|ram~764_q\ : std_logic;
SIGNAL \MemDados|ram~1525_combout\ : std_logic;
SIGNAL \MemDados|ram~700feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~700_q\ : std_logic;
SIGNAL \MemDados|ram~956_q\ : std_logic;
SIGNAL \MemDados|ram~828_q\ : std_logic;
SIGNAL \MemDados|ram~572_q\ : std_logic;
SIGNAL \MemDados|ram~1528_combout\ : std_logic;
SIGNAL \MemDados|ram~1529_combout\ : std_logic;
SIGNAL \MemDados|ram~860feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~860_q\ : std_logic;
SIGNAL \MemDados|ram~988_q\ : std_logic;
SIGNAL \MemDados|ram~732feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~732_q\ : std_logic;
SIGNAL \MemDados|ram~604_q\ : std_logic;
SIGNAL \MemDados|ram~1526_combout\ : std_logic;
SIGNAL \MemDados|ram~1527_combout\ : std_logic;
SIGNAL \MemDados|ram~1530_combout\ : std_logic;
SIGNAL \MemDados|ram~924feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~924_q\ : std_logic;
SIGNAL \MemDados|ram~1052_q\ : std_logic;
SIGNAL \MemDados|ram~796feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~796_q\ : std_logic;
SIGNAL \MemDados|ram~668_q\ : std_logic;
SIGNAL \MemDados|ram~1531_combout\ : std_logic;
SIGNAL \MemDados|ram~1532_combout\ : std_logic;
SIGNAL \MemDados|ram~1533_combout\ : std_logic;
SIGNAL \MemDados|ram~1544_combout\ : std_logic;
SIGNAL \MuxULAMem|C[22]~22_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][22]~q\ : std_logic;
SIGNAL \BancoReg|Mux41~2_combout\ : std_logic;
SIGNAL \muxRtImm|C[22]~99_combout\ : std_logic;
SIGNAL \ULA|Add1~46\ : std_logic;
SIGNAL \ULA|Add1~47_combout\ : std_logic;
SIGNAL \BancoReg|Mux8~0_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][23]~q\ : std_logic;
SIGNAL \BancoReg|Mux8~1_combout\ : std_logic;
SIGNAL \ULA|Add0~46\ : std_logic;
SIGNAL \ULA|Add0~47_combout\ : std_logic;
SIGNAL \ULA|tempAdd[22]~45\ : std_logic;
SIGNAL \ULA|tempAdd[23]~46_combout\ : std_logic;
SIGNAL \ULA|Mux8~0_combout\ : std_logic;
SIGNAL \ULA|Mux8~1_combout\ : std_logic;
SIGNAL \MuxULAMem|C[23]~23_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][23]~q\ : std_logic;
SIGNAL \BancoReg|ram[5][23]~q\ : std_logic;
SIGNAL \BancoReg|Mux40~2_combout\ : std_logic;
SIGNAL \muxRtImm|C[23]~98_combout\ : std_logic;
SIGNAL \ULA|Add1~48\ : std_logic;
SIGNAL \ULA|Add1~49_combout\ : std_logic;
SIGNAL \ULA|Add0~48\ : std_logic;
SIGNAL \ULA|Add0~49_combout\ : std_logic;
SIGNAL \ULA|tempAdd[23]~47\ : std_logic;
SIGNAL \ULA|tempAdd[24]~48_combout\ : std_logic;
SIGNAL \ULA|Mux7~0_combout\ : std_logic;
SIGNAL \ULA|Mux7~1_combout\ : std_logic;
SIGNAL \MuxULAMem|C[24]~24_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][24]~q\ : std_logic;
SIGNAL \BancoReg|Mux7~0_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][24]~q\ : std_logic;
SIGNAL \BancoReg|Mux7~1_combout\ : std_logic;
SIGNAL \ULA|Add0~50\ : std_logic;
SIGNAL \ULA|Add0~51_combout\ : std_logic;
SIGNAL \muxRtImm|C[25]~96_combout\ : std_logic;
SIGNAL \ULA|Add1~50\ : std_logic;
SIGNAL \ULA|Add1~51_combout\ : std_logic;
SIGNAL \ULA|tempAdd[24]~49\ : std_logic;
SIGNAL \ULA|tempAdd[25]~50_combout\ : std_logic;
SIGNAL \ULA|Mux6~0_combout\ : std_logic;
SIGNAL \ULA|Mux6~1_combout\ : std_logic;
SIGNAL \MuxULAMem|C[25]~25_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][25]~q\ : std_logic;
SIGNAL \BancoReg|Mux6~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux6~1_combout\ : std_logic;
SIGNAL \ULA|Add0~52\ : std_logic;
SIGNAL \ULA|Add0~53_combout\ : std_logic;
SIGNAL \muxRtImm|C[26]~95_combout\ : std_logic;
SIGNAL \ULA|Add1~52\ : std_logic;
SIGNAL \ULA|Add1~53_combout\ : std_logic;
SIGNAL \ULA|tempAdd[25]~51\ : std_logic;
SIGNAL \ULA|tempAdd[26]~52_combout\ : std_logic;
SIGNAL \ULA|Mux5~0_combout\ : std_logic;
SIGNAL \ULA|Mux5~1_combout\ : std_logic;
SIGNAL \MuxULAMem|C[26]~26_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][26]~q\ : std_logic;
SIGNAL \BancoReg|Mux5~0_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][26]~q\ : std_logic;
SIGNAL \BancoReg|Mux5~1_combout\ : std_logic;
SIGNAL \ULA|Add0~54\ : std_logic;
SIGNAL \ULA|Add0~55_combout\ : std_logic;
SIGNAL \muxRtImm|C[27]~94_combout\ : std_logic;
SIGNAL \ULA|Add1~54\ : std_logic;
SIGNAL \ULA|Add1~55_combout\ : std_logic;
SIGNAL \ULA|tempAdd[26]~53\ : std_logic;
SIGNAL \ULA|tempAdd[27]~54_combout\ : std_logic;
SIGNAL \ULA|Mux4~0_combout\ : std_logic;
SIGNAL \ULA|Mux4~1_combout\ : std_logic;
SIGNAL \MuxULAMem|C[27]~27_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][27]~q\ : std_logic;
SIGNAL \BancoReg|Mux4~0_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][27]~q\ : std_logic;
SIGNAL \BancoReg|Mux4~1_combout\ : std_logic;
SIGNAL \ULA|Add0~56\ : std_logic;
SIGNAL \ULA|Add0~57_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][28]~q\ : std_logic;
SIGNAL \BancoReg|Mux35~2_combout\ : std_logic;
SIGNAL \muxRtImm|C[28]~93_combout\ : std_logic;
SIGNAL \ULA|Add1~56\ : std_logic;
SIGNAL \ULA|Add1~57_combout\ : std_logic;
SIGNAL \ULA|Mux3~0_combout\ : std_logic;
SIGNAL \ULA|tempAdd[27]~55\ : std_logic;
SIGNAL \ULA|tempAdd[28]~56_combout\ : std_logic;
SIGNAL \ULA|Mux3~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux35~3_combout\ : std_logic;
SIGNAL \MemDados|ram~130feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~130_q\ : std_logic;
SIGNAL \MemDados|ram~162_q\ : std_logic;
SIGNAL \MemDados|ram~98feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~98_q\ : std_logic;
SIGNAL \MemDados|ram~66_q\ : std_logic;
SIGNAL \MemDados|ram~1664_combout\ : std_logic;
SIGNAL \MemDados|ram~1665_combout\ : std_logic;
SIGNAL \MemDados|ram~226feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~226_q\ : std_logic;
SIGNAL \MemDados|ram~290_q\ : std_logic;
SIGNAL \MemDados|ram~258feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~258_q\ : std_logic;
SIGNAL \MemDados|ram~194_q\ : std_logic;
SIGNAL \MemDados|ram~1662_combout\ : std_logic;
SIGNAL \MemDados|ram~1663_combout\ : std_logic;
SIGNAL \MemDados|ram~1666_combout\ : std_logic;
SIGNAL \MemDados|ram~418feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~418_q\ : std_logic;
SIGNAL \MemDados|ram~386_q\ : std_logic;
SIGNAL \MemDados|ram~354feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~354_q\ : std_logic;
SIGNAL \MemDados|ram~322_q\ : std_logic;
SIGNAL \MemDados|ram~1660_combout\ : std_logic;
SIGNAL \MemDados|ram~1661_combout\ : std_logic;
SIGNAL \MemDados|ram~482feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~482_q\ : std_logic;
SIGNAL \MemDados|ram~514feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~514_q\ : std_logic;
SIGNAL \MemDados|ram~450_q\ : std_logic;
SIGNAL \MemDados|ram~1667_combout\ : std_logic;
SIGNAL \MemDados|ram~546_q\ : std_logic;
SIGNAL \MemDados|ram~1668_combout\ : std_logic;
SIGNAL \MemDados|ram~1669_combout\ : std_logic;
SIGNAL \MemDados|ram~930feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~930_q\ : std_logic;
SIGNAL \MemDados|ram~1058_q\ : std_logic;
SIGNAL \MemDados|ram~802feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~802_q\ : std_logic;
SIGNAL \MemDados|ram~674feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~674_q\ : std_logic;
SIGNAL \MemDados|ram~1657_combout\ : std_logic;
SIGNAL \MemDados|ram~1658_combout\ : std_logic;
SIGNAL \MemDados|ram~1026feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1026_q\ : std_logic;
SIGNAL \MemDados|ram~770_q\ : std_logic;
SIGNAL \MemDados|ram~898feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~898_q\ : std_logic;
SIGNAL \MemDados|ram~642_q\ : std_logic;
SIGNAL \MemDados|ram~1650_combout\ : std_logic;
SIGNAL \MemDados|ram~1651_combout\ : std_logic;
SIGNAL \MemDados|ram~706feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~706_q\ : std_logic;
SIGNAL \MemDados|ram~834feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~834_q\ : std_logic;
SIGNAL \MemDados|ram~578_q\ : std_logic;
SIGNAL \MemDados|ram~1654_combout\ : std_logic;
SIGNAL \MemDados|ram~962_q\ : std_logic;
SIGNAL \MemDados|ram~1655_combout\ : std_logic;
SIGNAL \MemDados|ram~866feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~866_q\ : std_logic;
SIGNAL \MemDados|ram~994_q\ : std_logic;
SIGNAL \MemDados|ram~738feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~738_q\ : std_logic;
SIGNAL \MemDados|ram~610_q\ : std_logic;
SIGNAL \MemDados|ram~1652_combout\ : std_logic;
SIGNAL \MemDados|ram~1653_combout\ : std_logic;
SIGNAL \MemDados|ram~1656_combout\ : std_logic;
SIGNAL \MemDados|ram~1659_combout\ : std_logic;
SIGNAL \MemDados|ram~1670_combout\ : std_logic;
SIGNAL \MuxULAMem|C[28]~28_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][28]~q\ : std_logic;
SIGNAL \BancoReg|Mux3~0_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][28]~q\ : std_logic;
SIGNAL \BancoReg|Mux3~1_combout\ : std_logic;
SIGNAL \ULA|Add0~58\ : std_logic;
SIGNAL \ULA|Add0~59_combout\ : std_logic;
SIGNAL \ULA|Add1~58\ : std_logic;
SIGNAL \ULA|Add1~59_combout\ : std_logic;
SIGNAL \ULA|Mux2~0_combout\ : std_logic;
SIGNAL \ULA|tempAdd[28]~57\ : std_logic;
SIGNAL \ULA|tempAdd[29]~58_combout\ : std_logic;
SIGNAL \ULA|Mux2~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux34~3_combout\ : std_logic;
SIGNAL \MemDados|ram~515feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~515_q\ : std_logic;
SIGNAL \MemDados|ram~547_q\ : std_logic;
SIGNAL \MemDados|ram~483feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~483_q\ : std_logic;
SIGNAL \MemDados|ram~451_q\ : std_logic;
SIGNAL \MemDados|ram~1688_combout\ : std_logic;
SIGNAL \MemDados|ram~1689_combout\ : std_logic;
SIGNAL \MemDados|ram~355feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~355_q\ : std_logic;
SIGNAL \MemDados|ram~419_q\ : std_logic;
SIGNAL \MemDados|ram~387feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~387_q\ : std_logic;
SIGNAL \MemDados|ram~323_q\ : std_logic;
SIGNAL \MemDados|ram~1683_combout\ : std_logic;
SIGNAL \MemDados|ram~1684_combout\ : std_logic;
SIGNAL \MemDados|ram~163_q\ : std_logic;
SIGNAL \MemDados|ram~99feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~99_q\ : std_logic;
SIGNAL \MemDados|ram~1817_combout\ : std_logic;
SIGNAL \MemDados|ram~131_q\ : std_logic;
SIGNAL \MemDados|ram~67_q\ : std_logic;
SIGNAL \MemDados|ram~1685_combout\ : std_logic;
SIGNAL \MemDados|ram~1686_combout\ : std_logic;
SIGNAL \MemDados|ram~1687_combout\ : std_logic;
SIGNAL \MemDados|ram~291feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~291_q\ : std_logic;
SIGNAL \MemDados|ram~259_q\ : std_logic;
SIGNAL \MemDados|ram~227feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~227_q\ : std_logic;
SIGNAL \MemDados|ram~195_q\ : std_logic;
SIGNAL \MemDados|ram~1681_combout\ : std_logic;
SIGNAL \MemDados|ram~1682_combout\ : std_logic;
SIGNAL \MemDados|ram~1690_combout\ : std_logic;
SIGNAL \MemDados|ram~1027feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1027_q\ : std_logic;
SIGNAL \MemDados|ram~771feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~771_q\ : std_logic;
SIGNAL \MemDados|ram~643feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~643_q\ : std_logic;
SIGNAL \MemDados|ram~1673_combout\ : std_logic;
SIGNAL \MemDados|ram~899feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~899_q\ : std_logic;
SIGNAL \MemDados|ram~1674_combout\ : std_logic;
SIGNAL \MemDados|ram~835_q\ : std_logic;
SIGNAL \MemDados|ram~963_q\ : std_logic;
SIGNAL \MemDados|ram~707feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~707_q\ : std_logic;
SIGNAL \MemDados|ram~579_q\ : std_logic;
SIGNAL \MemDados|ram~1675_combout\ : std_logic;
SIGNAL \MemDados|ram~1676_combout\ : std_logic;
SIGNAL \MemDados|ram~1677_combout\ : std_logic;
SIGNAL \MemDados|ram~803feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~803_q\ : std_logic;
SIGNAL \MemDados|ram~1059_q\ : std_logic;
SIGNAL \MemDados|ram~931feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~931_q\ : std_logic;
SIGNAL \MemDados|ram~675_q\ : std_logic;
SIGNAL \MemDados|ram~1678_combout\ : std_logic;
SIGNAL \MemDados|ram~1679_combout\ : std_logic;
SIGNAL \MemDados|ram~739feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~739_q\ : std_logic;
SIGNAL \MemDados|ram~995feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~995_q\ : std_logic;
SIGNAL \MemDados|ram~867feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~867_q\ : std_logic;
SIGNAL \MemDados|ram~611feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~611_q\ : std_logic;
SIGNAL \MemDados|ram~1671_combout\ : std_logic;
SIGNAL \MemDados|ram~1672_combout\ : std_logic;
SIGNAL \MemDados|ram~1680_combout\ : std_logic;
SIGNAL \MemDados|ram~1691_combout\ : std_logic;
SIGNAL \MuxULAMem|C[29]~29_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][29]~q\ : std_logic;
SIGNAL \BancoReg|ram[5][29]~feeder_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][29]~q\ : std_logic;
SIGNAL \BancoReg|Mux34~2_combout\ : std_logic;
SIGNAL \muxRtImm|C[29]~92_combout\ : std_logic;
SIGNAL \ULA|Add1~60\ : std_logic;
SIGNAL \ULA|Add1~61_combout\ : std_logic;
SIGNAL \BancoReg|Mux1~0_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][30]~q\ : std_logic;
SIGNAL \BancoReg|Mux1~1_combout\ : std_logic;
SIGNAL \ULA|Add0~60\ : std_logic;
SIGNAL \ULA|Add0~61_combout\ : std_logic;
SIGNAL \ULA|Mux1~0_combout\ : std_logic;
SIGNAL \ULA|tempAdd[29]~59\ : std_logic;
SIGNAL \ULA|tempAdd[30]~60_combout\ : std_logic;
SIGNAL \ULA|Mux1~1_combout\ : std_logic;
SIGNAL \MuxULAMem|C[30]~30_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][30]~q\ : std_logic;
SIGNAL \BancoReg|ram[5][30]~q\ : std_logic;
SIGNAL \BancoReg|Mux33~2_combout\ : std_logic;
SIGNAL \muxRtImm|C[30]~91_combout\ : std_logic;
SIGNAL \ULA|Add1~62\ : std_logic;
SIGNAL \ULA|Add1~63_combout\ : std_logic;
SIGNAL \ULA|Mux0~0_combout\ : std_logic;
SIGNAL \ULA|tempAdd[30]~61\ : std_logic;
SIGNAL \ULA|tempAdd[32]~62_combout\ : std_logic;
SIGNAL \ULA|Mux0~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux32~3_combout\ : std_logic;
SIGNAL \MemDados|ram~901feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~901_q\ : std_logic;
SIGNAL \MemDados|ram~1029_q\ : std_logic;
SIGNAL \MemDados|ram~773feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~773_q\ : std_logic;
SIGNAL \MemDados|ram~645_q\ : std_logic;
SIGNAL \MemDados|ram~1715_combout\ : std_logic;
SIGNAL \MemDados|ram~1716_combout\ : std_logic;
SIGNAL \MemDados|ram~965feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~965_q\ : std_logic;
SIGNAL \MemDados|ram~837_q\ : std_logic;
SIGNAL \MemDados|ram~709feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~709_q\ : std_logic;
SIGNAL \MemDados|ram~581feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~581_q\ : std_logic;
SIGNAL \MemDados|ram~1717_combout\ : std_logic;
SIGNAL \MemDados|ram~1718_combout\ : std_logic;
SIGNAL \MemDados|ram~1719_combout\ : std_logic;
SIGNAL \MemDados|ram~997feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~997_q\ : std_logic;
SIGNAL \MemDados|ram~741_q\ : std_logic;
SIGNAL \MemDados|ram~869feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~869_q\ : std_logic;
SIGNAL \MemDados|ram~613_q\ : std_logic;
SIGNAL \MemDados|ram~1713_combout\ : std_logic;
SIGNAL \MemDados|ram~1714_combout\ : std_logic;
SIGNAL \MemDados|ram~805feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~805_q\ : std_logic;
SIGNAL \MemDados|ram~1061_q\ : std_logic;
SIGNAL \MemDados|ram~933feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~933_q\ : std_logic;
SIGNAL \MemDados|ram~677_q\ : std_logic;
SIGNAL \MemDados|ram~1720_combout\ : std_logic;
SIGNAL \MemDados|ram~1721_combout\ : std_logic;
SIGNAL \MemDados|ram~1722_combout\ : std_logic;
SIGNAL \MemDados|ram~293feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~293_q\ : std_logic;
SIGNAL \MemDados|ram~261_q\ : std_logic;
SIGNAL \MemDados|ram~229feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~229_q\ : std_logic;
SIGNAL \MemDados|ram~197_q\ : std_logic;
SIGNAL \MemDados|ram~1723_combout\ : std_logic;
SIGNAL \MemDados|ram~1724_combout\ : std_logic;
SIGNAL \MemDados|ram~357feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~357_q\ : std_logic;
SIGNAL \MemDados|ram~421_q\ : std_logic;
SIGNAL \MemDados|ram~389feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~389_q\ : std_logic;
SIGNAL \MemDados|ram~325_q\ : std_logic;
SIGNAL \MemDados|ram~1725_combout\ : std_logic;
SIGNAL \MemDados|ram~1726_combout\ : std_logic;
SIGNAL \MemDados|ram~1818_combout\ : std_logic;
SIGNAL \MemDados|ram~101_q\ : std_logic;
SIGNAL \MemDados|ram~165_q\ : std_logic;
SIGNAL \MemDados|ram~1819_combout\ : std_logic;
SIGNAL \MemDados|ram~133_q\ : std_logic;
SIGNAL \MemDados|ram~69_q\ : std_logic;
SIGNAL \MemDados|ram~1727_combout\ : std_logic;
SIGNAL \MemDados|ram~1728_combout\ : std_logic;
SIGNAL \MemDados|ram~1729_combout\ : std_logic;
SIGNAL \MemDados|ram~517feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~517_q\ : std_logic;
SIGNAL \MemDados|ram~549_q\ : std_logic;
SIGNAL \MemDados|ram~485feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~485_q\ : std_logic;
SIGNAL \MemDados|ram~453_q\ : std_logic;
SIGNAL \MemDados|ram~1730_combout\ : std_logic;
SIGNAL \MemDados|ram~1731_combout\ : std_logic;
SIGNAL \MemDados|ram~1732_combout\ : std_logic;
SIGNAL \MemDados|ram~1733_combout\ : std_logic;
SIGNAL \MuxULAMem|C[31]~31_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][31]~q\ : std_logic;
SIGNAL \BancoReg|Mux0~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux0~1_combout\ : std_logic;
SIGNAL \ULA|Add0~62\ : std_logic;
SIGNAL \ULA|Add0~63_combout\ : std_logic;
SIGNAL \ULA|Mux31~0_combout\ : std_logic;
SIGNAL \ULA|Mux31~2_combout\ : std_logic;
SIGNAL \MemDados|ram~1748_combout\ : std_logic;
SIGNAL \MemDados|ram~1778_combout\ : std_logic;
SIGNAL \MemDados|ram~456_q\ : std_logic;
SIGNAL \MemDados|ram~520_q\ : std_logic;
SIGNAL \MemDados|ram~488feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~488_q\ : std_logic;
SIGNAL \MemDados|ram~424_q\ : std_logic;
SIGNAL \MemDados|ram~1121_combout\ : std_logic;
SIGNAL \MemDados|ram~1122_combout\ : std_logic;
SIGNAL \MemDados|ram~104feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~104_q\ : std_logic;
SIGNAL \MemDados|ram~136_q\ : std_logic;
SIGNAL \MemDados|ram~72feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~72_q\ : std_logic;
SIGNAL \MemDados|ram~40_q\ : std_logic;
SIGNAL \MemDados|ram~1118_combout\ : std_logic;
SIGNAL \MemDados|ram~1119_combout\ : std_logic;
SIGNAL \MemDados|ram~264_q\ : std_logic;
SIGNAL \MemDados|ram~1789_combout\ : std_logic;
SIGNAL \MemDados|ram~200_q\ : std_logic;
SIGNAL \MemDados|ram~1790_combout\ : std_logic;
SIGNAL \MemDados|ram~168_q\ : std_logic;
SIGNAL \MemDados|ram~232feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~232_q\ : std_logic;
SIGNAL \MemDados|ram~1116_combout\ : std_logic;
SIGNAL \MemDados|ram~1117_combout\ : std_logic;
SIGNAL \MemDados|ram~1120_combout\ : std_logic;
SIGNAL \MemDados|ram~392feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~392_q\ : std_logic;
SIGNAL \MemDados|ram~360_q\ : std_logic;
SIGNAL \MemDados|ram~1788_combout\ : std_logic;
SIGNAL \MemDados|ram~296_q\ : std_logic;
SIGNAL \MemDados|ram~328_q\ : std_logic;
SIGNAL \MemDados|ram~1114_combout\ : std_logic;
SIGNAL \MemDados|ram~1115_combout\ : std_logic;
SIGNAL \MemDados|ram~1123_combout\ : std_logic;
SIGNAL \MemDados|ram~904feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~904_q\ : std_logic;
SIGNAL \MemDados|ram~1032_q\ : std_logic;
SIGNAL \MemDados|ram~776feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~776_q\ : std_logic;
SIGNAL \MemDados|ram~648_q\ : std_logic;
SIGNAL \MemDados|ram~1111_combout\ : std_logic;
SIGNAL \MemDados|ram~1112_combout\ : std_logic;
SIGNAL \MemDados|ram~840feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~840_q\ : std_logic;
SIGNAL \MemDados|ram~968_q\ : std_logic;
SIGNAL \MemDados|ram~712feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~712_q\ : std_logic;
SIGNAL \MemDados|ram~584feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~584_q\ : std_logic;
SIGNAL \MemDados|ram~1106_combout\ : std_logic;
SIGNAL \MemDados|ram~1107_combout\ : std_logic;
SIGNAL \MemDados|ram~680feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~680_q\ : std_logic;
SIGNAL \MemDados|ram~808feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~808_q\ : std_logic;
SIGNAL \MemDados|ram~552_q\ : std_logic;
SIGNAL \MemDados|ram~1108_combout\ : std_logic;
SIGNAL \MemDados|ram~936_q\ : std_logic;
SIGNAL \MemDados|ram~1109_combout\ : std_logic;
SIGNAL \MemDados|ram~1110_combout\ : std_logic;
SIGNAL \MemDados|ram~1000feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1000_q\ : std_logic;
SIGNAL \MemDados|ram~744_q\ : std_logic;
SIGNAL \MemDados|ram~872feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~872_q\ : std_logic;
SIGNAL \MemDados|ram~616_q\ : std_logic;
SIGNAL \MemDados|ram~1104_combout\ : std_logic;
SIGNAL \MemDados|ram~1105_combout\ : std_logic;
SIGNAL \MemDados|ram~1113_combout\ : std_logic;
SIGNAL \MemDados|ram~1124_combout\ : std_logic;
SIGNAL \MuxULAMem|C[2]~2_combout\ : std_logic;
SIGNAL \BancoReg|ram[5][2]~q\ : std_logic;
SIGNAL \BancoReg|Mux61~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux61~1_combout\ : std_logic;
SIGNAL \muxRtImm|C[2]~114_combout\ : std_logic;
SIGNAL \ULA|Add1~5_combout\ : std_logic;
SIGNAL \ULA|Mux29~0_combout\ : std_logic;
SIGNAL \ULA|tempAdd[2]~4_combout\ : std_logic;
SIGNAL \ULA|Mux29~1_combout\ : std_logic;
SIGNAL \MemDados|ram~1756_combout\ : std_logic;
SIGNAL \MemDados|ram~1757_combout\ : std_logic;
SIGNAL \MemDados|ram~937_q\ : std_logic;
SIGNAL \MemDados|ram~809feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~809_q\ : std_logic;
SIGNAL \MemDados|ram~681feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~681_q\ : std_logic;
SIGNAL \MemDados|ram~553_q\ : std_logic;
SIGNAL \MemDados|ram~1129_combout\ : std_logic;
SIGNAL \MemDados|ram~1130_combout\ : std_logic;
SIGNAL \MemDados|ram~873feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~873_q\ : std_logic;
SIGNAL \MemDados|ram~1001_q\ : std_logic;
SIGNAL \MemDados|ram~745feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~745_q\ : std_logic;
SIGNAL \MemDados|ram~617_q\ : std_logic;
SIGNAL \MemDados|ram~1127_combout\ : std_logic;
SIGNAL \MemDados|ram~1128_combout\ : std_logic;
SIGNAL \MemDados|ram~1131_combout\ : std_logic;
SIGNAL \MemDados|ram~777feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~777_q\ : std_logic;
SIGNAL \MemDados|ram~1033_q\ : std_logic;
SIGNAL \MemDados|ram~649feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~649_q\ : std_logic;
SIGNAL \MemDados|ram~905_q\ : std_logic;
SIGNAL \MemDados|ram~1132_combout\ : std_logic;
SIGNAL \MemDados|ram~1133_combout\ : std_logic;
SIGNAL \MemDados|ram~969_q\ : std_logic;
SIGNAL \MemDados|ram~713_q\ : std_logic;
SIGNAL \MemDados|ram~841feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~841_q\ : std_logic;
SIGNAL \MemDados|ram~585_q\ : std_logic;
SIGNAL \MemDados|ram~1125_combout\ : std_logic;
SIGNAL \MemDados|ram~1126_combout\ : std_logic;
SIGNAL \MemDados|ram~1134_combout\ : std_logic;
SIGNAL \MemDados|ram~1792_combout\ : std_logic;
SIGNAL \MemDados|ram~265_q\ : std_logic;
SIGNAL \MemDados|ram~233_q\ : std_logic;
SIGNAL \MemDados|ram~1791_combout\ : std_logic;
SIGNAL \MemDados|ram~201_q\ : std_logic;
SIGNAL \MemDados|ram~169_q\ : std_logic;
SIGNAL \MemDados|ram~1135_combout\ : std_logic;
SIGNAL \MemDados|ram~1136_combout\ : std_logic;
SIGNAL \MemDados|ram~489feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~489_q\ : std_logic;
SIGNAL \MemDados|ram~521_q\ : std_logic;
SIGNAL \MemDados|ram~457_q\ : std_logic;
SIGNAL \MemDados|ram~425_q\ : std_logic;
SIGNAL \MemDados|ram~1142_combout\ : std_logic;
SIGNAL \MemDados|ram~1143_combout\ : std_logic;
SIGNAL \MemDados|ram~73_q\ : std_logic;
SIGNAL \MemDados|ram~137_q\ : std_logic;
SIGNAL \MemDados|ram~105feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~105_q\ : std_logic;
SIGNAL \MemDados|ram~41_q\ : std_logic;
SIGNAL \MemDados|ram~1139_combout\ : std_logic;
SIGNAL \MemDados|ram~1140_combout\ : std_logic;
SIGNAL \MemDados|ram~329feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~329_q\ : std_logic;
SIGNAL \MemDados|ram~393_q\ : std_logic;
SIGNAL \MemDados|ram~1793_combout\ : std_logic;
SIGNAL \MemDados|ram~297_q\ : std_logic;
SIGNAL \MemDados|ram~361_q\ : std_logic;
SIGNAL \MemDados|ram~1137_combout\ : std_logic;
SIGNAL \MemDados|ram~1138_combout\ : std_logic;
SIGNAL \MemDados|ram~1141_combout\ : std_logic;
SIGNAL \MemDados|ram~1144_combout\ : std_logic;
SIGNAL \MemDados|ram~1145_combout\ : std_logic;
SIGNAL \MuxULAMem|C[3]~3_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][3]~q\ : std_logic;
SIGNAL \BancoReg|Mux28~0_combout\ : std_logic;
SIGNAL \InstMem|ram~40_combout\ : std_logic;
SIGNAL \BancoReg|Mux28~1_combout\ : std_logic;
SIGNAL \ULA|Add0~7_combout\ : std_logic;
SIGNAL \ULA|Mux28~0_combout\ : std_logic;
SIGNAL \ULA|tempAdd[3]~6_combout\ : std_logic;
SIGNAL \ULA|Mux28~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux59~3_combout\ : std_logic;
SIGNAL \MemDados|ram~106feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~106_q\ : std_logic;
SIGNAL \MemDados|ram~138_q\ : std_logic;
SIGNAL \MemDados|ram~74feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~74_q\ : std_logic;
SIGNAL \MemDados|ram~42_q\ : std_logic;
SIGNAL \MemDados|ram~1160_combout\ : std_logic;
SIGNAL \MemDados|ram~1161_combout\ : std_logic;
SIGNAL \MemDados|ram~202feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~202_q\ : std_logic;
SIGNAL \MemDados|ram~266_q\ : std_logic;
SIGNAL \MemDados|ram~234_q\ : std_logic;
SIGNAL \MemDados|ram~170feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~170_q\ : std_logic;
SIGNAL \MemDados|ram~1158_combout\ : std_logic;
SIGNAL \MemDados|ram~1159_combout\ : std_logic;
SIGNAL \MemDados|ram~1162_combout\ : std_logic;
SIGNAL \MemDados|ram~394feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~394_q\ : std_logic;
SIGNAL \MemDados|ram~362_q\ : std_logic;
SIGNAL \MemDados|ram~330feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~330_q\ : std_logic;
SIGNAL \MemDados|ram~298_q\ : std_logic;
SIGNAL \MemDados|ram~1156_combout\ : std_logic;
SIGNAL \MemDados|ram~1157_combout\ : std_logic;
SIGNAL \MemDados|ram~458feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~458_q\ : std_logic;
SIGNAL \MemDados|ram~522_q\ : std_logic;
SIGNAL \MemDados|ram~490feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~490_q\ : std_logic;
SIGNAL \MemDados|ram~426_q\ : std_logic;
SIGNAL \MemDados|ram~1163_combout\ : std_logic;
SIGNAL \MemDados|ram~1164_combout\ : std_logic;
SIGNAL \MemDados|ram~1165_combout\ : std_logic;
SIGNAL \MemDados|ram~906feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~906_q\ : std_logic;
SIGNAL \MemDados|ram~1034_q\ : std_logic;
SIGNAL \MemDados|ram~778feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~778_q\ : std_logic;
SIGNAL \MemDados|ram~650_q\ : std_logic;
SIGNAL \MemDados|ram~1153_combout\ : std_logic;
SIGNAL \MemDados|ram~1154_combout\ : std_logic;
SIGNAL \MemDados|ram~1002feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1002_q\ : std_logic;
SIGNAL \MemDados|ram~746_q\ : std_logic;
SIGNAL \MemDados|ram~874feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~874_q\ : std_logic;
SIGNAL \MemDados|ram~618_q\ : std_logic;
SIGNAL \MemDados|ram~1146_combout\ : std_logic;
SIGNAL \MemDados|ram~1147_combout\ : std_logic;
SIGNAL \MemDados|ram~842feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~842_q\ : std_logic;
SIGNAL \MemDados|ram~970_q\ : std_logic;
SIGNAL \MemDados|ram~714feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~714_q\ : std_logic;
SIGNAL \MemDados|ram~586_q\ : std_logic;
SIGNAL \MemDados|ram~1148_combout\ : std_logic;
SIGNAL \MemDados|ram~1149_combout\ : std_logic;
SIGNAL \MemDados|ram~682feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~682_q\ : std_logic;
SIGNAL \MemDados|ram~938_q\ : std_logic;
SIGNAL \MemDados|ram~810feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~810_q\ : std_logic;
SIGNAL \MemDados|ram~554_q\ : std_logic;
SIGNAL \MemDados|ram~1150_combout\ : std_logic;
SIGNAL \MemDados|ram~1151_combout\ : std_logic;
SIGNAL \MemDados|ram~1152_combout\ : std_logic;
SIGNAL \MemDados|ram~1155_combout\ : std_logic;
SIGNAL \MemDados|ram~1166_combout\ : std_logic;
SIGNAL \MuxULAMem|C[4]~4_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][4]~feeder_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][4]~q\ : std_logic;
SIGNAL \BancoReg|ram[5][4]~q\ : std_logic;
SIGNAL \BancoReg|Mux59~2_combout\ : std_logic;
SIGNAL \muxRtImm|C[4]~112_combout\ : std_logic;
SIGNAL \ULA|Add1~9_combout\ : std_logic;
SIGNAL \ULA|Mux27~0_combout\ : std_logic;
SIGNAL \ULA|tempAdd[4]~8_combout\ : std_logic;
SIGNAL \ULA|Mux27~1_combout\ : std_logic;
SIGNAL \MemDados|ram~1779_combout\ : std_logic;
SIGNAL \MemDados|ram~487_q\ : std_logic;
SIGNAL \MemDados|ram~519feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~519_q\ : std_logic;
SIGNAL \MemDados|ram~455feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~455_q\ : std_logic;
SIGNAL \MemDados|ram~423_q\ : std_logic;
SIGNAL \MemDados|ram~1100_combout\ : std_logic;
SIGNAL \MemDados|ram~1101_combout\ : std_logic;
SIGNAL \MemDados|ram~327feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~327_q\ : std_logic;
SIGNAL \MemDados|ram~391_q\ : std_logic;
SIGNAL \MemDados|ram~295feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~295_q\ : std_logic;
SIGNAL \MemDados|ram~359feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~359_q\ : std_logic;
SIGNAL \MemDados|ram~1095_combout\ : std_logic;
SIGNAL \MemDados|ram~1096_combout\ : std_logic;
SIGNAL \MemDados|ram~1786_combout\ : std_logic;
SIGNAL \MemDados|ram~71_q\ : std_logic;
SIGNAL \MemDados|ram~135_q\ : std_logic;
SIGNAL \MemDados|ram~39feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~39_q\ : std_logic;
SIGNAL \MemDados|ram~1787_combout\ : std_logic;
SIGNAL \MemDados|ram~103_q\ : std_logic;
SIGNAL \MemDados|ram~1097_combout\ : std_logic;
SIGNAL \MemDados|ram~1098_combout\ : std_logic;
SIGNAL \MemDados|ram~1099_combout\ : std_logic;
SIGNAL \MemDados|ram~263feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~263_q\ : std_logic;
SIGNAL \MemDados|ram~231_q\ : std_logic;
SIGNAL \MemDados|ram~199feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~199_q\ : std_logic;
SIGNAL \MemDados|ram~167_q\ : std_logic;
SIGNAL \MemDados|ram~1093_combout\ : std_logic;
SIGNAL \MemDados|ram~1094_combout\ : std_logic;
SIGNAL \MemDados|ram~1102_combout\ : std_logic;
SIGNAL \MemDados|ram~871feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~871_q\ : std_logic;
SIGNAL \MemDados|ram~999_q\ : std_logic;
SIGNAL \MemDados|ram~743feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~743_q\ : std_logic;
SIGNAL \MemDados|ram~615_q\ : std_logic;
SIGNAL \MemDados|ram~1085_combout\ : std_logic;
SIGNAL \MemDados|ram~1086_combout\ : std_logic;
SIGNAL \MemDados|ram~807feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~807_q\ : std_logic;
SIGNAL \MemDados|ram~935_q\ : std_logic;
SIGNAL \MemDados|ram~679feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~679_q\ : std_logic;
SIGNAL \MemDados|ram~551_q\ : std_logic;
SIGNAL \MemDados|ram~1087_combout\ : std_logic;
SIGNAL \MemDados|ram~1088_combout\ : std_logic;
SIGNAL \MemDados|ram~1089_combout\ : std_logic;
SIGNAL \MemDados|ram~839feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~839_q\ : std_logic;
SIGNAL \MemDados|ram~583_q\ : std_logic;
SIGNAL \MemDados|ram~1083_combout\ : std_logic;
SIGNAL \MemDados|ram~711feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~711_q\ : std_logic;
SIGNAL \MemDados|ram~967feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~967_q\ : std_logic;
SIGNAL \MemDados|ram~1084_combout\ : std_logic;
SIGNAL \MemDados|ram~903feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~903_q\ : std_logic;
SIGNAL \MemDados|ram~647_q\ : std_logic;
SIGNAL \MemDados|ram~1090_combout\ : std_logic;
SIGNAL \MemDados|ram~775_q\ : std_logic;
SIGNAL \MemDados|ram~1031feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~1031_q\ : std_logic;
SIGNAL \MemDados|ram~1091_combout\ : std_logic;
SIGNAL \MemDados|ram~1092_combout\ : std_logic;
SIGNAL \MemDados|ram~1103_combout\ : std_logic;
SIGNAL \MuxULAMem|C[1]~1_combout\ : std_logic;
SIGNAL \BancoReg|ram[4][1]~q\ : std_logic;
SIGNAL \BancoReg|Mux30~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux30~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux30~2_combout\ : std_logic;
SIGNAL \ULA|Add0~3_combout\ : std_logic;
SIGNAL \ULA|Mux30~0_combout\ : std_logic;
SIGNAL \ULA|tempAdd[1]~2_combout\ : std_logic;
SIGNAL \ULA|Mux30~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux63~1_combout\ : std_logic;
SIGNAL \MemDados|ram~902feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~902_q\ : std_logic;
SIGNAL \MemDados|ram~1030_q\ : std_logic;
SIGNAL \MemDados|ram~774feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~774_q\ : std_logic;
SIGNAL \MemDados|ram~646_q\ : std_logic;
SIGNAL \MemDados|ram~1069_combout\ : std_logic;
SIGNAL \MemDados|ram~1070_combout\ : std_logic;
SIGNAL \MemDados|ram~678feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~678_q\ : std_logic;
SIGNAL \MemDados|ram~934feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~934_q\ : std_logic;
SIGNAL \MemDados|ram~550feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~550_q\ : std_logic;
SIGNAL \MemDados|ram~806feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~806_q\ : std_logic;
SIGNAL \MemDados|ram~1066_combout\ : std_logic;
SIGNAL \MemDados|ram~1067_combout\ : std_logic;
SIGNAL \MemDados|ram~838feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~838_q\ : std_logic;
SIGNAL \MemDados|ram~966_q\ : std_logic;
SIGNAL \MemDados|ram~710feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~710_q\ : std_logic;
SIGNAL \MemDados|ram~582_q\ : std_logic;
SIGNAL \MemDados|ram~1064_combout\ : std_logic;
SIGNAL \MemDados|ram~1065_combout\ : std_logic;
SIGNAL \MemDados|ram~1068_combout\ : std_logic;
SIGNAL \MemDados|ram~998feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~998_q\ : std_logic;
SIGNAL \MemDados|ram~742_q\ : std_logic;
SIGNAL \MemDados|ram~870feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~870_q\ : std_logic;
SIGNAL \MemDados|ram~614_q\ : std_logic;
SIGNAL \MemDados|ram~1062_combout\ : std_logic;
SIGNAL \MemDados|ram~1063_combout\ : std_logic;
SIGNAL \MemDados|ram~1071_combout\ : std_logic;
SIGNAL \MemDados|ram~486feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~486_q\ : std_logic;
SIGNAL \MemDados|ram~422_q\ : std_logic;
SIGNAL \MemDados|ram~1079_combout\ : std_logic;
SIGNAL \MemDados|ram~518_q\ : std_logic;
SIGNAL \MemDados|ram~454feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~454_q\ : std_logic;
SIGNAL \MemDados|ram~1080_combout\ : std_logic;
SIGNAL \MemDados|ram~1783_combout\ : std_logic;
SIGNAL \MemDados|ram~102_q\ : std_logic;
SIGNAL \MemDados|ram~1785_combout\ : std_logic;
SIGNAL \MemDados|ram~134_q\ : std_logic;
SIGNAL \MemDados|ram~1784_combout\ : std_logic;
SIGNAL \MemDados|ram~70_q\ : std_logic;
SIGNAL \MemDados|ram~38_q\ : std_logic;
SIGNAL \MemDados|ram~1076_combout\ : std_logic;
SIGNAL \MemDados|ram~1077_combout\ : std_logic;
SIGNAL \MemDados|ram~198feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~198_q\ : std_logic;
SIGNAL \MemDados|ram~262_q\ : std_logic;
SIGNAL \MemDados|ram~230_q\ : std_logic;
SIGNAL \MemDados|ram~1782_combout\ : std_logic;
SIGNAL \MemDados|ram~166_q\ : std_logic;
SIGNAL \MemDados|ram~1074_combout\ : std_logic;
SIGNAL \MemDados|ram~1075_combout\ : std_logic;
SIGNAL \MemDados|ram~1078_combout\ : std_logic;
SIGNAL \MemDados|ram~390feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~390_q\ : std_logic;
SIGNAL \MemDados|ram~358_q\ : std_logic;
SIGNAL \MemDados|ram~326feeder_combout\ : std_logic;
SIGNAL \MemDados|ram~326_q\ : std_logic;
SIGNAL \MemDados|ram~294_q\ : std_logic;
SIGNAL \MemDados|ram~1072_combout\ : std_logic;
SIGNAL \MemDados|ram~1073_combout\ : std_logic;
SIGNAL \MemDados|ram~1081_combout\ : std_logic;
SIGNAL \MemDados|ram~1082_combout\ : std_logic;
SIGNAL \MuxULAMem|C[0]~0_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][0]~feeder_combout\ : std_logic;
SIGNAL \BancoReg|ram[0][0]~q\ : std_logic;
SIGNAL \BancoReg|Mux95~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux81~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux95~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux95~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux95~3_combout\ : std_logic;
SIGNAL \BancoReg|Mux94~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux94~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux94~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux93~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux93~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux93~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux93~3_combout\ : std_logic;
SIGNAL \BancoReg|Mux92~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux92~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux92~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux92~3_combout\ : std_logic;
SIGNAL \BancoReg|Mux91~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux91~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux91~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux90~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux90~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux90~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux89~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux89~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux89~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux89~3_combout\ : std_logic;
SIGNAL \BancoReg|Mux88~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux88~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux88~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux88~3_combout\ : std_logic;
SIGNAL \BancoReg|Mux87~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux87~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux87~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux87~3_combout\ : std_logic;
SIGNAL \BancoReg|Mux86~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux86~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux86~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux86~3_combout\ : std_logic;
SIGNAL \BancoReg|Mux85~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux85~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux85~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux85~3_combout\ : std_logic;
SIGNAL \BancoReg|Mux84~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux84~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux84~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux83~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux83~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux83~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux82~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux82~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux82~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux81~3_combout\ : std_logic;
SIGNAL \BancoReg|Mux81~4_combout\ : std_logic;
SIGNAL \BancoReg|Mux81~5_combout\ : std_logic;
SIGNAL \BancoReg|Mux80~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux80~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux80~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux79~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux79~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux79~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux78~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux78~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux78~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux77~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux77~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux77~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux76~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux76~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux76~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux75~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux75~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux75~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux74~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux74~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux74~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux73~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux73~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux73~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux72~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux72~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux72~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux71~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux71~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux71~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux70~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux70~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux70~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux69~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux69~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux69~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux68~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux68~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux68~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux67~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux67~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux67~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux66~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux66~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux66~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux65~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux65~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux65~2_combout\ : std_logic;
SIGNAL \BancoReg|Mux64~0_combout\ : std_logic;
SIGNAL \BancoReg|Mux64~1_combout\ : std_logic;
SIGNAL \BancoReg|Mux64~2_combout\ : std_logic;
SIGNAL \InstMem|ram~39_combout\ : std_logic;
SIGNAL \PC|DOUT[4]~41\ : std_logic;
SIGNAL \PC|DOUT[5]~42_combout\ : std_logic;
SIGNAL \PC|DOUT[5]~43\ : std_logic;
SIGNAL \PC|DOUT[6]~44_combout\ : std_logic;
SIGNAL \PC|DOUT[6]~45\ : std_logic;
SIGNAL \PC|DOUT[7]~46_combout\ : std_logic;
SIGNAL \PC|DOUT[7]~47\ : std_logic;
SIGNAL \PC|DOUT[8]~48_combout\ : std_logic;
SIGNAL \PC|DOUT[8]~49\ : std_logic;
SIGNAL \PC|DOUT[9]~50_combout\ : std_logic;
SIGNAL \PC|DOUT[9]~51\ : std_logic;
SIGNAL \PC|DOUT[10]~52_combout\ : std_logic;
SIGNAL \PC|DOUT[10]~53\ : std_logic;
SIGNAL \PC|DOUT[11]~54_combout\ : std_logic;
SIGNAL \PC|DOUT[11]~55\ : std_logic;
SIGNAL \PC|DOUT[12]~56_combout\ : std_logic;
SIGNAL \PC|DOUT[12]~57\ : std_logic;
SIGNAL \PC|DOUT[13]~58_combout\ : std_logic;
SIGNAL \PC|DOUT[13]~59\ : std_logic;
SIGNAL \PC|DOUT[14]~60_combout\ : std_logic;
SIGNAL \PC|DOUT[14]~61\ : std_logic;
SIGNAL \PC|DOUT[15]~62_combout\ : std_logic;
SIGNAL \PC|DOUT[15]~63\ : std_logic;
SIGNAL \PC|DOUT[16]~64_combout\ : std_logic;
SIGNAL \PC|DOUT[16]~65\ : std_logic;
SIGNAL \PC|DOUT[17]~66_combout\ : std_logic;
SIGNAL \PC|DOUT[17]~67\ : std_logic;
SIGNAL \PC|DOUT[18]~68_combout\ : std_logic;
SIGNAL \PC|DOUT[18]~69\ : std_logic;
SIGNAL \PC|DOUT[19]~70_combout\ : std_logic;
SIGNAL \PC|DOUT[19]~71\ : std_logic;
SIGNAL \PC|DOUT[20]~72_combout\ : std_logic;
SIGNAL \PC|DOUT[20]~73\ : std_logic;
SIGNAL \PC|DOUT[21]~74_combout\ : std_logic;
SIGNAL \PC|DOUT[21]~75\ : std_logic;
SIGNAL \PC|DOUT[22]~76_combout\ : std_logic;
SIGNAL \PC|DOUT[22]~77\ : std_logic;
SIGNAL \PC|DOUT[23]~78_combout\ : std_logic;
SIGNAL \PC|DOUT[23]~79\ : std_logic;
SIGNAL \PC|DOUT[24]~80_combout\ : std_logic;
SIGNAL \PC|DOUT[24]~81\ : std_logic;
SIGNAL \PC|DOUT[25]~82_combout\ : std_logic;
SIGNAL \PC|DOUT[25]~83\ : std_logic;
SIGNAL \PC|DOUT[26]~84_combout\ : std_logic;
SIGNAL \PC|DOUT[26]~85\ : std_logic;
SIGNAL \PC|DOUT[27]~86_combout\ : std_logic;
SIGNAL \PC|DOUT[27]~87\ : std_logic;
SIGNAL \PC|DOUT[28]~88_combout\ : std_logic;
SIGNAL \PC|DOUT[28]~89\ : std_logic;
SIGNAL \PC|DOUT[29]~90_combout\ : std_logic;
SIGNAL \PC|DOUT[29]~91\ : std_logic;
SIGNAL \PC|DOUT[30]~92_combout\ : std_logic;
SIGNAL \PC|DOUT[30]~93\ : std_logic;
SIGNAL \PC|DOUT[31]~94_combout\ : std_logic;
SIGNAL \muxRtImm|C[0]~116_combout\ : std_logic;
SIGNAL \PC|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MemDados|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \InstMem|ALT_INV_ram~40_combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clk <= clk;
ww_regTestEnd <= regTestEnd;
regTestOut <= ww_regTestOut;
instRsOut <= ww_instRsOut;
instRtOut <= ww_instRtOut;
instRdOut <= ww_instRdOut;
readData1Out <= ww_readData1Out;
readData2Out <= ww_readData2Out;
writeData <= ww_writeData;
PCOutTeste <= ww_PCOutTeste;
ULAINA <= ww_ULAINA;
ULAINB <= ww_ULAINB;
ULAOUTTESTE <= ww_ULAOUTTESTE;
word <= ww_word;
ULASEL <= ww_ULASEL;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\UCFD|Mux4~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \UCFD|Mux4~0_combout\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\InstMem|ALT_INV_ram~40_combout\ <= NOT \InstMem|ram~40_combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X0_Y52_N16
\regTestOut[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux95~3_combout\,
	devoe => ww_devoe,
	o => \regTestOut[0]~output_o\);

-- Location: IOOBUF_X52_Y0_N2
\regTestOut[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux94~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[1]~output_o\);

-- Location: IOOBUF_X42_Y0_N16
\regTestOut[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux93~3_combout\,
	devoe => ww_devoe,
	o => \regTestOut[2]~output_o\);

-- Location: IOOBUF_X42_Y0_N23
\regTestOut[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux92~3_combout\,
	devoe => ww_devoe,
	o => \regTestOut[3]~output_o\);

-- Location: IOOBUF_X0_Y45_N16
\regTestOut[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux91~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[4]~output_o\);

-- Location: IOOBUF_X52_Y0_N16
\regTestOut[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux90~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[5]~output_o\);

-- Location: IOOBUF_X0_Y28_N23
\regTestOut[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux89~3_combout\,
	devoe => ww_devoe,
	o => \regTestOut[6]~output_o\);

-- Location: IOOBUF_X0_Y35_N2
\regTestOut[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux88~3_combout\,
	devoe => ww_devoe,
	o => \regTestOut[7]~output_o\);

-- Location: IOOBUF_X49_Y73_N23
\regTestOut[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux87~3_combout\,
	devoe => ww_devoe,
	o => \regTestOut[8]~output_o\);

-- Location: IOOBUF_X83_Y0_N2
\regTestOut[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux86~3_combout\,
	devoe => ww_devoe,
	o => \regTestOut[9]~output_o\);

-- Location: IOOBUF_X0_Y30_N9
\regTestOut[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux85~3_combout\,
	devoe => ww_devoe,
	o => \regTestOut[10]~output_o\);

-- Location: IOOBUF_X115_Y41_N9
\regTestOut[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux84~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[11]~output_o\);

-- Location: IOOBUF_X35_Y0_N23
\regTestOut[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux83~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[12]~output_o\);

-- Location: IOOBUF_X0_Y35_N16
\regTestOut[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux82~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[13]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\regTestOut[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux81~5_combout\,
	devoe => ww_devoe,
	o => \regTestOut[14]~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\regTestOut[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux80~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[15]~output_o\);

-- Location: IOOBUF_X100_Y73_N16
\regTestOut[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux79~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[16]~output_o\);

-- Location: IOOBUF_X0_Y47_N2
\regTestOut[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux78~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[17]~output_o\);

-- Location: IOOBUF_X58_Y73_N16
\regTestOut[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux77~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[18]~output_o\);

-- Location: IOOBUF_X23_Y73_N23
\regTestOut[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux76~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[19]~output_o\);

-- Location: IOOBUF_X49_Y0_N2
\regTestOut[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux75~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[20]~output_o\);

-- Location: IOOBUF_X60_Y0_N9
\regTestOut[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux74~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[21]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\regTestOut[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux73~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[22]~output_o\);

-- Location: IOOBUF_X115_Y34_N23
\regTestOut[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux72~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[23]~output_o\);

-- Location: IOOBUF_X49_Y0_N16
\regTestOut[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux71~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[24]~output_o\);

-- Location: IOOBUF_X47_Y73_N16
\regTestOut[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux70~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[25]~output_o\);

-- Location: IOOBUF_X45_Y73_N2
\regTestOut[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux69~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[26]~output_o\);

-- Location: IOOBUF_X89_Y73_N23
\regTestOut[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux68~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[27]~output_o\);

-- Location: IOOBUF_X49_Y0_N23
\regTestOut[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux67~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[28]~output_o\);

-- Location: IOOBUF_X18_Y73_N16
\regTestOut[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux66~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[29]~output_o\);

-- Location: IOOBUF_X0_Y34_N9
\regTestOut[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux65~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[30]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\regTestOut[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux64~2_combout\,
	devoe => ww_devoe,
	o => \regTestOut[31]~output_o\);

-- Location: IOOBUF_X13_Y73_N16
\instRsOut[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \InstMem|ram~39_combout\,
	devoe => ww_devoe,
	o => \instRsOut[0]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\instRsOut[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \InstMem|ram~40_combout\,
	devoe => ww_devoe,
	o => \instRsOut[1]~output_o\);

-- Location: IOOBUF_X0_Y46_N23
\instRsOut[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \InstMem|ram~42_combout\,
	devoe => ww_devoe,
	o => \instRsOut[2]~output_o\);

-- Location: IOOBUF_X11_Y0_N16
\instRsOut[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instRsOut[3]~output_o\);

-- Location: IOOBUF_X115_Y14_N2
\instRsOut[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instRsOut[4]~output_o\);

-- Location: IOOBUF_X96_Y73_N23
\instRtOut[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \InstMem|ram~44_combout\,
	devoe => ww_devoe,
	o => \instRtOut[0]~output_o\);

-- Location: IOOBUF_X0_Y46_N16
\instRtOut[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \InstMem|ram~38_combout\,
	devoe => ww_devoe,
	o => \instRtOut[1]~output_o\);

-- Location: IOOBUF_X91_Y73_N16
\instRtOut[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \InstMem|ram~44_combout\,
	devoe => ww_devoe,
	o => \instRtOut[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\instRtOut[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \InstMem|ram~40_combout\,
	devoe => ww_devoe,
	o => \instRtOut[3]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\instRtOut[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \InstMem|ram~40_combout\,
	devoe => ww_devoe,
	o => \instRtOut[4]~output_o\);

-- Location: IOOBUF_X115_Y8_N23
\instRdOut[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instRdOut[0]~output_o\);

-- Location: IOOBUF_X115_Y55_N16
\instRdOut[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instRdOut[1]~output_o\);

-- Location: IOOBUF_X13_Y73_N9
\instRdOut[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \InstMem|ram~39_combout\,
	devoe => ww_devoe,
	o => \instRdOut[2]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\instRdOut[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instRdOut[3]~output_o\);

-- Location: IOOBUF_X9_Y0_N9
\instRdOut[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instRdOut[4]~output_o\);

-- Location: IOOBUF_X105_Y73_N2
\readData1Out[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux31~2_combout\,
	devoe => ww_devoe,
	o => \readData1Out[0]~output_o\);

-- Location: IOOBUF_X83_Y0_N9
\readData1Out[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux30~2_combout\,
	devoe => ww_devoe,
	o => \readData1Out[1]~output_o\);

-- Location: IOOBUF_X0_Y52_N23
\readData1Out[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux29~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N2
\readData1Out[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux28~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[3]~output_o\);

-- Location: IOOBUF_X31_Y0_N2
\readData1Out[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux27~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[4]~output_o\);

-- Location: IOOBUF_X115_Y53_N16
\readData1Out[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux26~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[5]~output_o\);

-- Location: IOOBUF_X9_Y73_N9
\readData1Out[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux25~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[6]~output_o\);

-- Location: IOOBUF_X11_Y73_N9
\readData1Out[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux24~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[7]~output_o\);

-- Location: IOOBUF_X0_Y49_N9
\readData1Out[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux23~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[8]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\readData1Out[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux22~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[9]~output_o\);

-- Location: IOOBUF_X94_Y0_N2
\readData1Out[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux21~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[10]~output_o\);

-- Location: IOOBUF_X115_Y31_N2
\readData1Out[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux20~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[11]~output_o\);

-- Location: IOOBUF_X16_Y73_N2
\readData1Out[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux19~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[12]~output_o\);

-- Location: IOOBUF_X45_Y0_N16
\readData1Out[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux18~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[13]~output_o\);

-- Location: IOOBUF_X27_Y0_N23
\readData1Out[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux17~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[14]~output_o\);

-- Location: IOOBUF_X87_Y73_N23
\readData1Out[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux16~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[15]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\readData1Out[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux15~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[16]~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\readData1Out[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux14~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[17]~output_o\);

-- Location: IOOBUF_X20_Y73_N16
\readData1Out[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux13~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[18]~output_o\);

-- Location: IOOBUF_X89_Y73_N9
\readData1Out[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux12~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[19]~output_o\);

-- Location: IOOBUF_X0_Y52_N2
\readData1Out[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux11~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[20]~output_o\);

-- Location: IOOBUF_X35_Y0_N16
\readData1Out[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux10~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[21]~output_o\);

-- Location: IOOBUF_X13_Y73_N2
\readData1Out[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux9~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[22]~output_o\);

-- Location: IOOBUF_X89_Y73_N16
\readData1Out[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux8~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[23]~output_o\);

-- Location: IOOBUF_X0_Y31_N16
\readData1Out[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux7~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[24]~output_o\);

-- Location: IOOBUF_X98_Y73_N23
\readData1Out[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux6~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[25]~output_o\);

-- Location: IOOBUF_X115_Y28_N2
\readData1Out[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux5~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[26]~output_o\);

-- Location: IOOBUF_X0_Y34_N16
\readData1Out[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux4~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[27]~output_o\);

-- Location: IOOBUF_X0_Y58_N16
\readData1Out[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux3~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[28]~output_o\);

-- Location: IOOBUF_X81_Y0_N23
\readData1Out[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux2~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[29]~output_o\);

-- Location: IOOBUF_X79_Y0_N2
\readData1Out[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux1~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[30]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\readData1Out[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux0~1_combout\,
	devoe => ww_devoe,
	o => \readData1Out[31]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\readData2Out[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux63~1_combout\,
	devoe => ww_devoe,
	o => \readData2Out[0]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\readData2Out[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux62~2_combout\,
	devoe => ww_devoe,
	o => \readData2Out[1]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\readData2Out[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux61~1_combout\,
	devoe => ww_devoe,
	o => \readData2Out[2]~output_o\);

-- Location: IOOBUF_X79_Y73_N9
\readData2Out[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux60~1_combout\,
	devoe => ww_devoe,
	o => \readData2Out[3]~output_o\);

-- Location: IOOBUF_X115_Y46_N9
\readData2Out[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux59~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[4]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\readData2Out[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux58~1_combout\,
	devoe => ww_devoe,
	o => \readData2Out[5]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\readData2Out[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux57~1_combout\,
	devoe => ww_devoe,
	o => \readData2Out[6]~output_o\);

-- Location: IOOBUF_X115_Y45_N16
\readData2Out[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux56~1_combout\,
	devoe => ww_devoe,
	o => \readData2Out[7]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\readData2Out[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux55~1_combout\,
	devoe => ww_devoe,
	o => \readData2Out[8]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\readData2Out[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux54~1_combout\,
	devoe => ww_devoe,
	o => \readData2Out[9]~output_o\);

-- Location: IOOBUF_X115_Y42_N16
\readData2Out[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux53~1_combout\,
	devoe => ww_devoe,
	o => \readData2Out[10]~output_o\);

-- Location: IOOBUF_X115_Y47_N16
\readData2Out[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux52~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[11]~output_o\);

-- Location: IOOBUF_X115_Y40_N9
\readData2Out[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux51~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[12]~output_o\);

-- Location: IOOBUF_X81_Y73_N16
\readData2Out[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux50~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[13]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\readData2Out[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux49~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[14]~output_o\);

-- Location: IOOBUF_X83_Y73_N16
\readData2Out[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux48~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[15]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\readData2Out[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux47~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[16]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\readData2Out[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux46~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[17]~output_o\);

-- Location: IOOBUF_X115_Y36_N16
\readData2Out[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux45~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[18]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\readData2Out[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux44~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[19]~output_o\);

-- Location: IOOBUF_X81_Y73_N23
\readData2Out[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux43~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[20]~output_o\);

-- Location: IOOBUF_X115_Y46_N2
\readData2Out[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux42~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[21]~output_o\);

-- Location: IOOBUF_X85_Y73_N2
\readData2Out[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux41~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[22]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\readData2Out[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux40~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[23]~output_o\);

-- Location: IOOBUF_X79_Y73_N2
\readData2Out[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux39~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[24]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\readData2Out[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux38~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[25]~output_o\);

-- Location: IOOBUF_X115_Y47_N23
\readData2Out[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux37~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[26]~output_o\);

-- Location: IOOBUF_X115_Y45_N23
\readData2Out[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux36~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[27]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\readData2Out[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux35~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[28]~output_o\);

-- Location: IOOBUF_X115_Y48_N9
\readData2Out[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux34~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[29]~output_o\);

-- Location: IOOBUF_X115_Y49_N9
\readData2Out[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux33~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[30]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\readData2Out[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux32~3_combout\,
	devoe => ww_devoe,
	o => \readData2Out[31]~output_o\);

-- Location: IOOBUF_X54_Y73_N9
\writeData[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[0]~0_combout\,
	devoe => ww_devoe,
	o => \writeData[0]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\writeData[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[1]~1_combout\,
	devoe => ww_devoe,
	o => \writeData[1]~output_o\);

-- Location: IOOBUF_X40_Y73_N9
\writeData[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[2]~2_combout\,
	devoe => ww_devoe,
	o => \writeData[2]~output_o\);

-- Location: IOOBUF_X115_Y44_N2
\writeData[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[3]~3_combout\,
	devoe => ww_devoe,
	o => \writeData[3]~output_o\);

-- Location: IOOBUF_X115_Y48_N2
\writeData[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[4]~4_combout\,
	devoe => ww_devoe,
	o => \writeData[4]~output_o\);

-- Location: IOOBUF_X11_Y73_N23
\writeData[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[5]~5_combout\,
	devoe => ww_devoe,
	o => \writeData[5]~output_o\);

-- Location: IOOBUF_X0_Y33_N23
\writeData[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[6]~6_combout\,
	devoe => ww_devoe,
	o => \writeData[6]~output_o\);

-- Location: IOOBUF_X0_Y50_N16
\writeData[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[7]~7_combout\,
	devoe => ww_devoe,
	o => \writeData[7]~output_o\);

-- Location: IOOBUF_X0_Y47_N16
\writeData[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[8]~8_combout\,
	devoe => ww_devoe,
	o => \writeData[8]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\writeData[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[9]~9_combout\,
	devoe => ww_devoe,
	o => \writeData[9]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\writeData[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[10]~10_combout\,
	devoe => ww_devoe,
	o => \writeData[10]~output_o\);

-- Location: IOOBUF_X27_Y73_N9
\writeData[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[11]~11_combout\,
	devoe => ww_devoe,
	o => \writeData[11]~output_o\);

-- Location: IOOBUF_X115_Y29_N9
\writeData[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[12]~12_combout\,
	devoe => ww_devoe,
	o => \writeData[12]~output_o\);

-- Location: IOOBUF_X29_Y0_N23
\writeData[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[13]~13_combout\,
	devoe => ww_devoe,
	o => \writeData[13]~output_o\);

-- Location: IOOBUF_X60_Y73_N2
\writeData[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[14]~14_combout\,
	devoe => ww_devoe,
	o => \writeData[14]~output_o\);

-- Location: IOOBUF_X0_Y51_N16
\writeData[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[15]~15_combout\,
	devoe => ww_devoe,
	o => \writeData[15]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\writeData[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[16]~16_combout\,
	devoe => ww_devoe,
	o => \writeData[16]~output_o\);

-- Location: IOOBUF_X0_Y42_N9
\writeData[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[17]~17_combout\,
	devoe => ww_devoe,
	o => \writeData[17]~output_o\);

-- Location: IOOBUF_X25_Y73_N16
\writeData[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[18]~18_combout\,
	devoe => ww_devoe,
	o => \writeData[18]~output_o\);

-- Location: IOOBUF_X35_Y73_N23
\writeData[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[19]~19_combout\,
	devoe => ww_devoe,
	o => \writeData[19]~output_o\);

-- Location: IOOBUF_X56_Y0_N2
\writeData[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[20]~20_combout\,
	devoe => ww_devoe,
	o => \writeData[20]~output_o\);

-- Location: IOOBUF_X56_Y0_N9
\writeData[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[21]~21_combout\,
	devoe => ww_devoe,
	o => \writeData[21]~output_o\);

-- Location: IOOBUF_X115_Y36_N2
\writeData[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[22]~22_combout\,
	devoe => ww_devoe,
	o => \writeData[22]~output_o\);

-- Location: IOOBUF_X27_Y0_N9
\writeData[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[23]~23_combout\,
	devoe => ww_devoe,
	o => \writeData[23]~output_o\);

-- Location: IOOBUF_X40_Y0_N16
\writeData[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[24]~24_combout\,
	devoe => ww_devoe,
	o => \writeData[24]~output_o\);

-- Location: IOOBUF_X33_Y0_N9
\writeData[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[25]~25_combout\,
	devoe => ww_devoe,
	o => \writeData[25]~output_o\);

-- Location: IOOBUF_X81_Y73_N9
\writeData[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[26]~26_combout\,
	devoe => ww_devoe,
	o => \writeData[26]~output_o\);

-- Location: IOOBUF_X31_Y73_N2
\writeData[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[27]~27_combout\,
	devoe => ww_devoe,
	o => \writeData[27]~output_o\);

-- Location: IOOBUF_X58_Y73_N23
\writeData[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[28]~28_combout\,
	devoe => ww_devoe,
	o => \writeData[28]~output_o\);

-- Location: IOOBUF_X0_Y49_N2
\writeData[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[29]~29_combout\,
	devoe => ww_devoe,
	o => \writeData[29]~output_o\);

-- Location: IOOBUF_X29_Y73_N9
\writeData[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[30]~30_combout\,
	devoe => ww_devoe,
	o => \writeData[30]~output_o\);

-- Location: IOOBUF_X52_Y73_N2
\writeData[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MuxULAMem|C[31]~31_combout\,
	devoe => ww_devoe,
	o => \writeData[31]~output_o\);

-- Location: IOOBUF_X40_Y0_N23
\PCOutTeste[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(0),
	devoe => ww_devoe,
	o => \PCOutTeste[0]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\PCOutTeste[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(1),
	devoe => ww_devoe,
	o => \PCOutTeste[1]~output_o\);

-- Location: IOOBUF_X0_Y35_N9
\PCOutTeste[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(2),
	devoe => ww_devoe,
	o => \PCOutTeste[2]~output_o\);

-- Location: IOOBUF_X0_Y48_N2
\PCOutTeste[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(3),
	devoe => ww_devoe,
	o => \PCOutTeste[3]~output_o\);

-- Location: IOOBUF_X38_Y73_N23
\PCOutTeste[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(4),
	devoe => ww_devoe,
	o => \PCOutTeste[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\PCOutTeste[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(5),
	devoe => ww_devoe,
	o => \PCOutTeste[5]~output_o\);

-- Location: IOOBUF_X27_Y73_N23
\PCOutTeste[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(6),
	devoe => ww_devoe,
	o => \PCOutTeste[6]~output_o\);

-- Location: IOOBUF_X0_Y24_N16
\PCOutTeste[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(7),
	devoe => ww_devoe,
	o => \PCOutTeste[7]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\PCOutTeste[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(8),
	devoe => ww_devoe,
	o => \PCOutTeste[8]~output_o\);

-- Location: IOOBUF_X60_Y0_N23
\PCOutTeste[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(9),
	devoe => ww_devoe,
	o => \PCOutTeste[9]~output_o\);

-- Location: IOOBUF_X115_Y33_N2
\PCOutTeste[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(10),
	devoe => ww_devoe,
	o => \PCOutTeste[10]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\PCOutTeste[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(11),
	devoe => ww_devoe,
	o => \PCOutTeste[11]~output_o\);

-- Location: IOOBUF_X35_Y73_N16
\PCOutTeste[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(12),
	devoe => ww_devoe,
	o => \PCOutTeste[12]~output_o\);

-- Location: IOOBUF_X115_Y33_N9
\PCOutTeste[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(13),
	devoe => ww_devoe,
	o => \PCOutTeste[13]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\PCOutTeste[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(14),
	devoe => ww_devoe,
	o => \PCOutTeste[14]~output_o\);

-- Location: IOOBUF_X0_Y33_N16
\PCOutTeste[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(15),
	devoe => ww_devoe,
	o => \PCOutTeste[15]~output_o\);

-- Location: IOOBUF_X60_Y0_N2
\PCOutTeste[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(16),
	devoe => ww_devoe,
	o => \PCOutTeste[16]~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\PCOutTeste[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(17),
	devoe => ww_devoe,
	o => \PCOutTeste[17]~output_o\);

-- Location: IOOBUF_X0_Y29_N23
\PCOutTeste[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(18),
	devoe => ww_devoe,
	o => \PCOutTeste[18]~output_o\);

-- Location: IOOBUF_X0_Y28_N16
\PCOutTeste[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(19),
	devoe => ww_devoe,
	o => \PCOutTeste[19]~output_o\);

-- Location: IOOBUF_X65_Y0_N16
\PCOutTeste[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(20),
	devoe => ww_devoe,
	o => \PCOutTeste[20]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\PCOutTeste[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(21),
	devoe => ww_devoe,
	o => \PCOutTeste[21]~output_o\);

-- Location: IOOBUF_X115_Y32_N2
\PCOutTeste[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(22),
	devoe => ww_devoe,
	o => \PCOutTeste[22]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\PCOutTeste[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(23),
	devoe => ww_devoe,
	o => \PCOutTeste[23]~output_o\);

-- Location: IOOBUF_X115_Y40_N2
\PCOutTeste[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(24),
	devoe => ww_devoe,
	o => \PCOutTeste[24]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\PCOutTeste[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(25),
	devoe => ww_devoe,
	o => \PCOutTeste[25]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\PCOutTeste[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(26),
	devoe => ww_devoe,
	o => \PCOutTeste[26]~output_o\);

-- Location: IOOBUF_X0_Y32_N16
\PCOutTeste[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(27),
	devoe => ww_devoe,
	o => \PCOutTeste[27]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\PCOutTeste[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(28),
	devoe => ww_devoe,
	o => \PCOutTeste[28]~output_o\);

-- Location: IOOBUF_X54_Y0_N2
\PCOutTeste[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(29),
	devoe => ww_devoe,
	o => \PCOutTeste[29]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\PCOutTeste[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(30),
	devoe => ww_devoe,
	o => \PCOutTeste[30]~output_o\);

-- Location: IOOBUF_X115_Y32_N9
\PCOutTeste[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(31),
	devoe => ww_devoe,
	o => \PCOutTeste[31]~output_o\);

-- Location: IOOBUF_X96_Y73_N16
\ULAINA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux31~2_combout\,
	devoe => ww_devoe,
	o => \ULAINA[0]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\ULAINA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux30~2_combout\,
	devoe => ww_devoe,
	o => \ULAINA[1]~output_o\);

-- Location: IOOBUF_X0_Y47_N23
\ULAINA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux29~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[2]~output_o\);

-- Location: IOOBUF_X96_Y0_N9
\ULAINA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux28~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[3]~output_o\);

-- Location: IOOBUF_X31_Y0_N9
\ULAINA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux27~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[4]~output_o\);

-- Location: IOOBUF_X115_Y56_N23
\ULAINA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux26~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[5]~output_o\);

-- Location: IOOBUF_X9_Y73_N2
\ULAINA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux25~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[6]~output_o\);

-- Location: IOOBUF_X11_Y73_N2
\ULAINA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux24~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[7]~output_o\);

-- Location: IOOBUF_X0_Y48_N9
\ULAINA[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux23~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[8]~output_o\);

-- Location: IOOBUF_X85_Y0_N16
\ULAINA[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux22~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[9]~output_o\);

-- Location: IOOBUF_X85_Y0_N23
\ULAINA[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux21~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[10]~output_o\);

-- Location: IOOBUF_X115_Y31_N9
\ULAINA[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux20~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[11]~output_o\);

-- Location: IOOBUF_X16_Y73_N9
\ULAINA[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux19~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[12]~output_o\);

-- Location: IOOBUF_X45_Y0_N23
\ULAINA[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux18~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[13]~output_o\);

-- Location: IOOBUF_X29_Y0_N16
\ULAINA[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux17~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[14]~output_o\);

-- Location: IOOBUF_X85_Y73_N16
\ULAINA[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux16~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[15]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\ULAINA[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux15~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[16]~output_o\);

-- Location: IOOBUF_X23_Y0_N23
\ULAINA[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux14~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[17]~output_o\);

-- Location: IOOBUF_X20_Y73_N9
\ULAINA[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux13~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[18]~output_o\);

-- Location: IOOBUF_X100_Y73_N23
\ULAINA[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux12~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[19]~output_o\);

-- Location: IOOBUF_X0_Y53_N9
\ULAINA[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux11~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[20]~output_o\);

-- Location: IOOBUF_X33_Y0_N2
\ULAINA[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux10~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[21]~output_o\);

-- Location: IOOBUF_X18_Y73_N23
\ULAINA[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux9~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[22]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\ULAINA[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux8~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[23]~output_o\);

-- Location: IOOBUF_X0_Y30_N2
\ULAINA[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux7~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[24]~output_o\);

-- Location: IOOBUF_X98_Y73_N16
\ULAINA[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux6~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[25]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\ULAINA[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux5~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[26]~output_o\);

-- Location: IOOBUF_X0_Y34_N2
\ULAINA[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux4~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[27]~output_o\);

-- Location: IOOBUF_X0_Y53_N2
\ULAINA[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux3~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[28]~output_o\);

-- Location: IOOBUF_X79_Y0_N9
\ULAINA[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux2~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[29]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\ULAINA[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux1~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[30]~output_o\);

-- Location: IOOBUF_X83_Y73_N9
\ULAINA[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux0~1_combout\,
	devoe => ww_devoe,
	o => \ULAINA[31]~output_o\);

-- Location: IOOBUF_X42_Y73_N2
\ULAINB[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[0]~116_combout\,
	devoe => ww_devoe,
	o => \ULAINB[0]~output_o\);

-- Location: IOOBUF_X27_Y73_N16
\ULAINB[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[1]~115_combout\,
	devoe => ww_devoe,
	o => \ULAINB[1]~output_o\);

-- Location: IOOBUF_X52_Y73_N9
\ULAINB[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[2]~114_combout\,
	devoe => ww_devoe,
	o => \ULAINB[2]~output_o\);

-- Location: IOOBUF_X0_Y61_N23
\ULAINB[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[0]~113_combout\,
	devoe => ww_devoe,
	o => \ULAINB[3]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\ULAINB[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[4]~112_combout\,
	devoe => ww_devoe,
	o => \ULAINB[4]~output_o\);

-- Location: IOOBUF_X16_Y73_N16
\ULAINB[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[5]~111_combout\,
	devoe => ww_devoe,
	o => \ULAINB[5]~output_o\);

-- Location: IOOBUF_X115_Y51_N2
\ULAINB[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[6]~110_combout\,
	devoe => ww_devoe,
	o => \ULAINB[6]~output_o\);

-- Location: IOOBUF_X38_Y73_N16
\ULAINB[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[7]~120_combout\,
	devoe => ww_devoe,
	o => \ULAINB[7]~output_o\);

-- Location: IOOBUF_X40_Y73_N2
\ULAINB[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[8]~119_combout\,
	devoe => ww_devoe,
	o => \ULAINB[8]~output_o\);

-- Location: IOOBUF_X0_Y27_N23
\ULAINB[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[9]~118_combout\,
	devoe => ww_devoe,
	o => \ULAINB[9]~output_o\);

-- Location: IOOBUF_X0_Y27_N16
\ULAINB[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[10]~117_combout\,
	devoe => ww_devoe,
	o => \ULAINB[10]~output_o\);

-- Location: IOOBUF_X23_Y73_N9
\ULAINB[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[11]~109_combout\,
	devoe => ww_devoe,
	o => \ULAINB[11]~output_o\);

-- Location: IOOBUF_X0_Y29_N16
\ULAINB[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[12]~108_combout\,
	devoe => ww_devoe,
	o => \ULAINB[12]~output_o\);

-- Location: IOOBUF_X38_Y0_N9
\ULAINB[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[13]~89_combout\,
	devoe => ww_devoe,
	o => \ULAINB[13]~output_o\);

-- Location: IOOBUF_X81_Y73_N2
\ULAINB[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[14]~107_combout\,
	devoe => ww_devoe,
	o => \ULAINB[14]~output_o\);

-- Location: IOOBUF_X102_Y73_N9
\ULAINB[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[15]~106_combout\,
	devoe => ww_devoe,
	o => \ULAINB[15]~output_o\);

-- Location: IOOBUF_X16_Y73_N23
\ULAINB[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[16]~105_combout\,
	devoe => ww_devoe,
	o => \ULAINB[16]~output_o\);

-- Location: IOOBUF_X0_Y42_N2
\ULAINB[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[17]~104_combout\,
	devoe => ww_devoe,
	o => \ULAINB[17]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\ULAINB[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[18]~103_combout\,
	devoe => ww_devoe,
	o => \ULAINB[18]~output_o\);

-- Location: IOOBUF_X20_Y0_N16
\ULAINB[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[19]~102_combout\,
	devoe => ww_devoe,
	o => \ULAINB[19]~output_o\);

-- Location: IOOBUF_X0_Y34_N23
\ULAINB[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[20]~101_combout\,
	devoe => ww_devoe,
	o => \ULAINB[20]~output_o\);

-- Location: IOOBUF_X115_Y34_N16
\ULAINB[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[21]~100_combout\,
	devoe => ww_devoe,
	o => \ULAINB[21]~output_o\);

-- Location: IOOBUF_X25_Y73_N23
\ULAINB[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[22]~99_combout\,
	devoe => ww_devoe,
	o => \ULAINB[22]~output_o\);

-- Location: IOOBUF_X38_Y0_N2
\ULAINB[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[23]~98_combout\,
	devoe => ww_devoe,
	o => \ULAINB[23]~output_o\);

-- Location: IOOBUF_X13_Y73_N23
\ULAINB[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[24]~97_combout\,
	devoe => ww_devoe,
	o => \ULAINB[24]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\ULAINB[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[25]~96_combout\,
	devoe => ww_devoe,
	o => \ULAINB[25]~output_o\);

-- Location: IOOBUF_X5_Y73_N9
\ULAINB[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[26]~95_combout\,
	devoe => ww_devoe,
	o => \ULAINB[26]~output_o\);

-- Location: IOOBUF_X23_Y73_N2
\ULAINB[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[27]~94_combout\,
	devoe => ww_devoe,
	o => \ULAINB[27]~output_o\);

-- Location: IOOBUF_X11_Y73_N16
\ULAINB[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[28]~93_combout\,
	devoe => ww_devoe,
	o => \ULAINB[28]~output_o\);

-- Location: IOOBUF_X7_Y73_N23
\ULAINB[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[29]~92_combout\,
	devoe => ww_devoe,
	o => \ULAINB[29]~output_o\);

-- Location: IOOBUF_X20_Y73_N23
\ULAINB[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[30]~91_combout\,
	devoe => ww_devoe,
	o => \ULAINB[30]~output_o\);

-- Location: IOOBUF_X3_Y73_N23
\ULAINB[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRtImm|C[31]~90_combout\,
	devoe => ww_devoe,
	o => \ULAINB[31]~output_o\);

-- Location: IOOBUF_X60_Y73_N9
\ULAOUTTESTE[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux31~2_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[0]~output_o\);

-- Location: IOOBUF_X62_Y73_N23
\ULAOUTTESTE[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux30~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[1]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\ULAOUTTESTE[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux29~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[2]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\ULAOUTTESTE[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux28~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[3]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\ULAOUTTESTE[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux27~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[4]~output_o\);

-- Location: IOOBUF_X0_Y32_N23
\ULAOUTTESTE[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux26~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[5]~output_o\);

-- Location: IOOBUF_X52_Y0_N9
\ULAOUTTESTE[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux25~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[6]~output_o\);

-- Location: IOOBUF_X0_Y43_N16
\ULAOUTTESTE[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux24~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[7]~output_o\);

-- Location: IOOBUF_X42_Y73_N9
\ULAOUTTESTE[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux23~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[8]~output_o\);

-- Location: IOOBUF_X20_Y73_N2
\ULAOUTTESTE[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux22~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[9]~output_o\);

-- Location: IOOBUF_X52_Y0_N23
\ULAOUTTESTE[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux21~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[10]~output_o\);

-- Location: IOOBUF_X47_Y0_N9
\ULAOUTTESTE[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux20~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[11]~output_o\);

-- Location: IOOBUF_X115_Y36_N9
\ULAOUTTESTE[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux19~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[12]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\ULAOUTTESTE[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux18~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[13]~output_o\);

-- Location: IOOBUF_X62_Y73_N16
\ULAOUTTESTE[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux17~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[14]~output_o\);

-- Location: IOOBUF_X0_Y44_N2
\ULAOUTTESTE[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux16~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[15]~output_o\);

-- Location: IOOBUF_X115_Y35_N23
\ULAOUTTESTE[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux15~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[16]~output_o\);

-- Location: IOOBUF_X0_Y50_N23
\ULAOUTTESTE[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux14~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[17]~output_o\);

-- Location: IOOBUF_X85_Y73_N9
\ULAOUTTESTE[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux13~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[18]~output_o\);

-- Location: IOOBUF_X23_Y73_N16
\ULAOUTTESTE[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux12~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[19]~output_o\);

-- Location: IOOBUF_X47_Y0_N2
\ULAOUTTESTE[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux11~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[20]~output_o\);

-- Location: IOOBUF_X65_Y0_N23
\ULAOUTTESTE[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux10~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[21]~output_o\);

-- Location: IOOBUF_X60_Y0_N16
\ULAOUTTESTE[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux9~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[22]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\ULAOUTTESTE[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux8~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[23]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\ULAOUTTESTE[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux7~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[24]~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\ULAOUTTESTE[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux6~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[25]~output_o\);

-- Location: IOOBUF_X115_Y44_N9
\ULAOUTTESTE[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux5~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[26]~output_o\);

-- Location: IOOBUF_X49_Y73_N16
\ULAOUTTESTE[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux4~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[27]~output_o\);

-- Location: IOOBUF_X45_Y73_N9
\ULAOUTTESTE[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux3~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[28]~output_o\);

-- Location: IOOBUF_X58_Y73_N9
\ULAOUTTESTE[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux2~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[29]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\ULAOUTTESTE[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux1~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[30]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\ULAOUTTESTE[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|Mux0~1_combout\,
	devoe => ww_devoe,
	o => \ULAOUTTESTE[31]~output_o\);

-- Location: IOOBUF_X9_Y0_N2
\word[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \word[0]~output_o\);

-- Location: IOOBUF_X81_Y0_N16
\word[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux63~2_combout\,
	devoe => ww_devoe,
	o => \word[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\word[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UCFD|Mux7~0_combout\,
	devoe => ww_devoe,
	o => \word[2]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\word[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UCFD|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \word[3]~output_o\);

-- Location: IOOBUF_X113_Y73_N2
\word[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \word[4]~output_o\);

-- Location: IOOBUF_X87_Y73_N2
\word[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UCFD|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \word[5]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\word[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \InstMem|ram~44_combout\,
	devoe => ww_devoe,
	o => \word[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N2
\word[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \InstMem|ALT_INV_ram~40_combout\,
	devoe => ww_devoe,
	o => \word[7]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\word[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BancoReg|Mux63~2_combout\,
	devoe => ww_devoe,
	o => \word[8]~output_o\);

-- Location: IOOBUF_X0_Y24_N9
\word[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \word[9]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\ULASEL[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UCULA|Mux7~0_combout\,
	devoe => ww_devoe,
	o => \ULASEL[0]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\ULASEL[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UCULA|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \ULASEL[1]~output_o\);

-- Location: IOOBUF_X33_Y73_N2
\ULASEL[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UCULA|Mux5~1_combout\,
	devoe => ww_devoe,
	o => \ULASEL[2]~output_o\);

-- Location: IOOBUF_X29_Y73_N2
\ULASEL[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UCULA|Mux4~1_combout\,
	devoe => ww_devoe,
	o => \ULASEL[3]~output_o\);

-- Location: IOIBUF_X0_Y45_N22
\regTestEnd[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_regTestEnd(3),
	o => \regTestEnd[3]~input_o\);

-- Location: IOIBUF_X0_Y44_N8
\regTestEnd[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_regTestEnd(4),
	o => \regTestEnd[4]~input_o\);

-- Location: IOIBUF_X54_Y73_N1
\regTestEnd[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_regTestEnd(2),
	o => \regTestEnd[2]~input_o\);

-- Location: LCCOMB_X52_Y45_N4
\BancoReg|Mux81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux81~0_combout\ = (!\regTestEnd[3]~input_o\ & (!\regTestEnd[4]~input_o\ & \regTestEnd[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[3]~input_o\,
	datac => \regTestEnd[4]~input_o\,
	datad => \regTestEnd[2]~input_o\,
	combout => \BancoReg|Mux81~0_combout\);

-- Location: IOIBUF_X0_Y44_N22
\regTestEnd[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_regTestEnd(1),
	o => \regTestEnd[1]~input_o\);

-- Location: IOIBUF_X0_Y44_N15
\regTestEnd[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_regTestEnd(0),
	o => \regTestEnd[0]~input_o\);

-- Location: LCCOMB_X50_Y44_N18
\BancoReg|Mux81~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux81~2_combout\ = (\regTestEnd[4]~input_o\) # ((\regTestEnd[0]~input_o\ & (\regTestEnd[2]~input_o\ & !\regTestEnd[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[0]~input_o\,
	datab => \regTestEnd[2]~input_o\,
	datac => \regTestEnd[4]~input_o\,
	datad => \regTestEnd[3]~input_o\,
	combout => \BancoReg|Mux81~2_combout\);

-- Location: IOIBUF_X0_Y36_N8
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G2
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X55_Y41_N0
\PC|DOUT[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[0]~32_combout\ = \PC|DOUT\(0) $ (VCC)
-- \PC|DOUT[0]~33\ = CARRY(\PC|DOUT\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(0),
	datad => VCC,
	combout => \PC|DOUT[0]~32_combout\,
	cout => \PC|DOUT[0]~33\);

-- Location: FF_X54_Y41_N27
\PC|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \PC|DOUT[0]~32_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(0));

-- Location: LCCOMB_X55_Y41_N2
\PC|DOUT[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[1]~34_combout\ = (\PC|DOUT\(1) & (!\PC|DOUT[0]~33\)) # (!\PC|DOUT\(1) & ((\PC|DOUT[0]~33\) # (GND)))
-- \PC|DOUT[1]~35\ = CARRY((!\PC|DOUT[0]~33\) # (!\PC|DOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datad => VCC,
	cin => \PC|DOUT[0]~33\,
	combout => \PC|DOUT[1]~34_combout\,
	cout => \PC|DOUT[1]~35\);

-- Location: FF_X54_Y41_N17
\PC|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \PC|DOUT[1]~34_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(1));

-- Location: LCCOMB_X55_Y41_N4
\PC|DOUT[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[2]~36_combout\ = (\PC|DOUT\(2) & (\PC|DOUT[1]~35\ $ (GND))) # (!\PC|DOUT\(2) & (!\PC|DOUT[1]~35\ & VCC))
-- \PC|DOUT[2]~37\ = CARRY((\PC|DOUT\(2) & !\PC|DOUT[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(2),
	datad => VCC,
	cin => \PC|DOUT[1]~35\,
	combout => \PC|DOUT[2]~36_combout\,
	cout => \PC|DOUT[2]~37\);

-- Location: FF_X55_Y41_N5
\PC|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT[2]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(2));

-- Location: LCCOMB_X55_Y41_N6
\PC|DOUT[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[3]~38_combout\ = (\PC|DOUT\(3) & (!\PC|DOUT[2]~37\)) # (!\PC|DOUT\(3) & ((\PC|DOUT[2]~37\) # (GND)))
-- \PC|DOUT[3]~39\ = CARRY((!\PC|DOUT[2]~37\) # (!\PC|DOUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(3),
	datad => VCC,
	cin => \PC|DOUT[2]~37\,
	combout => \PC|DOUT[3]~38_combout\,
	cout => \PC|DOUT[3]~39\);

-- Location: FF_X55_Y41_N7
\PC|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT[3]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(3));

-- Location: LCCOMB_X55_Y41_N8
\PC|DOUT[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[4]~40_combout\ = (\PC|DOUT\(4) & (\PC|DOUT[3]~39\ $ (GND))) # (!\PC|DOUT\(4) & (!\PC|DOUT[3]~39\ & VCC))
-- \PC|DOUT[4]~41\ = CARRY((\PC|DOUT\(4) & !\PC|DOUT[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(4),
	datad => VCC,
	cin => \PC|DOUT[3]~39\,
	combout => \PC|DOUT[4]~40_combout\,
	cout => \PC|DOUT[4]~41\);

-- Location: FF_X55_Y41_N9
\PC|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PC|DOUT[4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(4));

-- Location: LCCOMB_X54_Y41_N30
\InstMem|ram~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \InstMem|ram~38_combout\ = (!\PC|DOUT\(3) & (!\PC|DOUT\(4) & (!\PC|DOUT\(0) & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(3),
	datab => \PC|DOUT\(4),
	datac => \PC|DOUT\(0),
	datad => \PC|DOUT\(2),
	combout => \InstMem|ram~38_combout\);

-- Location: LCCOMB_X54_Y41_N18
\InstMem|ram~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \InstMem|ram~43_combout\ = (!\PC|DOUT\(2) & (!\PC|DOUT\(3) & (\PC|DOUT\(1) $ (\PC|DOUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \PC|DOUT\(1),
	datac => \PC|DOUT\(0),
	datad => \PC|DOUT\(3),
	combout => \InstMem|ram~43_combout\);

-- Location: LCCOMB_X50_Y43_N8
\UCFD|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UCFD|Mux4~0_combout\ = (!\PC|DOUT\(4) & (\InstMem|ram~43_combout\ & ((!\InstMem|ram~38_combout\) # (!\PC|DOUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \PC|DOUT\(4),
	datac => \InstMem|ram~38_combout\,
	datad => \InstMem|ram~43_combout\,
	combout => \UCFD|Mux4~0_combout\);

-- Location: LCCOMB_X54_Y41_N20
\InstMem|ram~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \InstMem|ram~45_combout\ = (!\PC|DOUT\(3) & (\PC|DOUT\(2) $ (((\PC|DOUT\(1)) # (\PC|DOUT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(3),
	datab => \PC|DOUT\(1),
	datac => \PC|DOUT\(2),
	datad => \PC|DOUT\(0),
	combout => \InstMem|ram~45_combout\);

-- Location: LCCOMB_X54_Y41_N22
\InstMem|ram~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \InstMem|ram~46_combout\ = (\PC|DOUT\(0) & (((\PC|DOUT\(2) & !\PC|DOUT\(3))))) # (!\PC|DOUT\(0) & (!\PC|DOUT\(1) & (!\PC|DOUT\(2) & \PC|DOUT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(0),
	datab => \PC|DOUT\(1),
	datac => \PC|DOUT\(2),
	datad => \PC|DOUT\(3),
	combout => \InstMem|ram~46_combout\);

-- Location: LCCOMB_X54_Y41_N14
\BancoReg|Mux63~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux63~2_combout\ = (\InstMem|ram~38_combout\ & (!\PC|DOUT\(1) & ((\PC|DOUT\(4)) # (!\InstMem|ram~43_combout\)))) # (!\InstMem|ram~38_combout\ & (((\PC|DOUT\(4))) # (!\InstMem|ram~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \InstMem|ram~43_combout\,
	datac => \PC|DOUT\(4),
	datad => \PC|DOUT\(1),
	combout => \BancoReg|Mux63~2_combout\);

-- Location: LCCOMB_X54_Y41_N28
\UCULA|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UCULA|Mux7~0_combout\ = (!\PC|DOUT\(4) & (\BancoReg|Mux63~2_combout\ & ((\InstMem|ram~45_combout\) # (\InstMem|ram~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~45_combout\,
	datab => \PC|DOUT\(4),
	datac => \InstMem|ram~46_combout\,
	datad => \BancoReg|Mux63~2_combout\,
	combout => \UCULA|Mux7~0_combout\);

-- Location: LCCOMB_X54_Y41_N16
\InstMem|ram~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \InstMem|ram~47_combout\ = (!\PC|DOUT\(1) & ((\PC|DOUT\(3) & (!\PC|DOUT\(2) & !\PC|DOUT\(0))) # (!\PC|DOUT\(3) & (\PC|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(3),
	datab => \PC|DOUT\(2),
	datac => \PC|DOUT\(1),
	datad => \PC|DOUT\(0),
	combout => \InstMem|ram~47_combout\);

-- Location: LCCOMB_X54_Y41_N10
\UCULA|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UCULA|Mux6~0_combout\ = ((\InstMem|ram~46_combout\) # ((\PC|DOUT\(4)) # (!\BancoReg|Mux63~2_combout\))) # (!\InstMem|ram~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~47_combout\,
	datab => \InstMem|ram~46_combout\,
	datac => \PC|DOUT\(4),
	datad => \BancoReg|Mux63~2_combout\,
	combout => \UCULA|Mux6~0_combout\);

-- Location: LCCOMB_X54_Y41_N6
\UCULA|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UCULA|Mux4~0_combout\ = (\InstMem|ram~46_combout\) # ((\InstMem|ram~45_combout\ & ((\PC|DOUT\(4)) # (!\InstMem|ram~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~46_combout\,
	datab => \InstMem|ram~45_combout\,
	datac => \PC|DOUT\(4),
	datad => \InstMem|ram~47_combout\,
	combout => \UCULA|Mux4~0_combout\);

-- Location: LCCOMB_X54_Y41_N12
\UCULA|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UCULA|Mux4~1_combout\ = (\BancoReg|Mux63~2_combout\ & (\UCULA|Mux4~0_combout\ & !\PC|DOUT\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux63~2_combout\,
	datac => \UCULA|Mux4~0_combout\,
	datad => \PC|DOUT\(4),
	combout => \UCULA|Mux4~1_combout\);

-- Location: LCCOMB_X50_Y43_N10
\BancoReg|ram[5][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|ram[5][1]~feeder_combout\ = \MuxULAMem|C[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MuxULAMem|C[1]~1_combout\,
	combout => \BancoReg|ram[5][1]~feeder_combout\);

-- Location: LCCOMB_X52_Y40_N2
\BancoReg|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Decoder0~0_combout\ = (!\PC|DOUT\(1) & (!\PC|DOUT\(2) & (!\PC|DOUT\(3) & \PC|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \PC|DOUT\(2),
	datac => \PC|DOUT\(3),
	datad => \PC|DOUT\(0),
	combout => \BancoReg|Decoder0~0_combout\);

-- Location: LCCOMB_X52_Y40_N26
\BancoReg|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Decoder0~1_combout\ = (!\PC|DOUT\(4) & \BancoReg|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(4),
	datab => \BancoReg|Decoder0~0_combout\,
	combout => \BancoReg|Decoder0~1_combout\);

-- Location: FF_X50_Y43_N11
\BancoReg|ram[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BancoReg|ram[5][1]~feeder_combout\,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][1]~q\);

-- Location: LCCOMB_X52_Y40_N10
\BancoReg|ram[0][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|ram[0][0]~3_combout\ = (\PC|DOUT\(0) & \PC|DOUT\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(0),
	datad => \PC|DOUT\(1),
	combout => \BancoReg|ram[0][0]~3_combout\);

-- Location: LCCOMB_X52_Y40_N8
\BancoReg|ram[0][0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|ram[0][0]~9_combout\ = (\PC|DOUT\(4)) # ((\BancoReg|ram[0][0]~3_combout\) # ((\PC|DOUT\(2)) # (\PC|DOUT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(4),
	datab => \BancoReg|ram[0][0]~3_combout\,
	datac => \PC|DOUT\(2),
	datad => \PC|DOUT\(3),
	combout => \BancoReg|ram[0][0]~9_combout\);

-- Location: FF_X54_Y39_N5
\BancoReg|ram[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[1]~1_combout\,
	sload => VCC,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][1]~q\);

-- Location: LCCOMB_X54_Y39_N28
\BancoReg|Mux62~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux62~3_combout\ = (\BancoReg|ram[0][1]~q\ & (!\InstMem|ram~38_combout\ & ((\PC|DOUT\(4)) # (!\InstMem|ram~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][1]~q\,
	datab => \PC|DOUT\(4),
	datac => \InstMem|ram~43_combout\,
	datad => \InstMem|ram~38_combout\,
	combout => \BancoReg|Mux62~3_combout\);

-- Location: LCCOMB_X50_Y43_N0
\BancoReg|Mux62~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux62~2_combout\ = (\BancoReg|Mux62~3_combout\) # ((\BancoReg|ram[5][1]~q\ & (!\InstMem|ram~38_combout\ & \UCFD|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[5][1]~q\,
	datab => \InstMem|ram~38_combout\,
	datac => \UCFD|Mux4~0_combout\,
	datad => \BancoReg|Mux62~3_combout\,
	combout => \BancoReg|Mux62~2_combout\);

-- Location: LCCOMB_X63_Y41_N4
\MemDados|ram~487feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~487feeder_combout\ = \BancoReg|Mux62~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux62~2_combout\,
	combout => \MemDados|ram~487feeder_combout\);

-- Location: LCCOMB_X54_Y41_N8
\UCULA|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UCULA|Mux5~0_combout\ = (\InstMem|ram~46_combout\) # ((\InstMem|ram~43_combout\) # ((\InstMem|ram~45_combout\ & !\InstMem|ram~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~46_combout\,
	datab => \InstMem|ram~43_combout\,
	datac => \InstMem|ram~45_combout\,
	datad => \InstMem|ram~47_combout\,
	combout => \UCULA|Mux5~0_combout\);

-- Location: LCCOMB_X54_Y41_N24
\UCULA|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UCULA|Mux5~1_combout\ = (\BancoReg|Mux63~2_combout\ & (!\PC|DOUT\(4) & \UCULA|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux63~2_combout\,
	datac => \PC|DOUT\(4),
	datad => \UCULA|Mux5~0_combout\,
	combout => \UCULA|Mux5~1_combout\);

-- Location: CLKCTRL_G12
\UCFD|Mux4~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \UCFD|Mux4~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \UCFD|Mux4~0clkctrl_outclk\);

-- Location: LCCOMB_X53_Y41_N24
\InstMem|ram~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \InstMem|ram~44_combout\ = (!\PC|DOUT\(4) & \InstMem|ram~43_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(4),
	datad => \InstMem|ram~43_combout\,
	combout => \InstMem|ram~44_combout\);

-- Location: FF_X53_Y40_N5
\BancoReg|ram[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[3]~3_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][3]~q\);

-- Location: LCCOMB_X53_Y40_N30
\BancoReg|ram[0][3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|ram[0][3]~11_combout\ = !\MuxULAMem|C[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MuxULAMem|C[3]~3_combout\,
	combout => \BancoReg|ram[0][3]~11_combout\);

-- Location: FF_X53_Y40_N31
\BancoReg|ram[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BancoReg|ram[0][3]~11_combout\,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][3]~q\);

-- Location: LCCOMB_X53_Y40_N12
\BancoReg|Mux60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux60~0_combout\ = (\InstMem|ram~38_combout\ & (\PC|DOUT\(1))) # (!\InstMem|ram~38_combout\ & ((!\BancoReg|ram[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datac => \BancoReg|ram[0][3]~q\,
	datad => \InstMem|ram~38_combout\,
	combout => \BancoReg|Mux60~0_combout\);

-- Location: LCCOMB_X53_Y40_N4
\BancoReg|Mux60~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux60~1_combout\ = (\InstMem|ram~38_combout\ & (\InstMem|ram~44_combout\ $ (((!\BancoReg|Mux60~0_combout\))))) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & (\BancoReg|ram[5][3]~q\)) # (!\InstMem|ram~44_combout\ & 
-- ((\BancoReg|Mux60~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \InstMem|ram~44_combout\,
	datac => \BancoReg|ram[5][3]~q\,
	datad => \BancoReg|Mux60~0_combout\,
	combout => \BancoReg|Mux60~1_combout\);

-- Location: LCCOMB_X58_Y39_N4
\MemDados|ram~937feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~937feeder_combout\ = \BancoReg|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux60~1_combout\,
	combout => \MemDados|ram~937feeder_combout\);

-- Location: LCCOMB_X54_Y39_N22
\UCFD|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UCFD|Mux7~0_combout\ = (\InstMem|ram~43_combout\ & (\InstMem|ram~38_combout\ & (!\PC|DOUT\(4) & \PC|DOUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~43_combout\,
	datab => \InstMem|ram~38_combout\,
	datac => \PC|DOUT\(4),
	datad => \PC|DOUT\(1),
	combout => \UCFD|Mux7~0_combout\);

-- Location: LCCOMB_X62_Y44_N10
\MemDados|ram~456feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~456feeder_combout\ = \BancoReg|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux61~1_combout\,
	combout => \MemDados|ram~456feeder_combout\);

-- Location: LCCOMB_X54_Y41_N4
\muxRtImm|C[0]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[0]~88_combout\ = (\InstMem|ram~43_combout\ & (\InstMem|ram~45_combout\ & !\PC|DOUT\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstMem|ram~43_combout\,
	datac => \InstMem|ram~45_combout\,
	datad => \PC|DOUT\(4),
	combout => \muxRtImm|C[0]~88_combout\);

-- Location: LCCOMB_X53_Y41_N22
\BancoReg|Mux63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux63~0_combout\ = (\InstMem|ram~38_combout\ & (((\PC|DOUT\(1) & \InstMem|ram~44_combout\)))) # (!\InstMem|ram~38_combout\ & (\BancoReg|ram[0][0]~q\ & ((!\InstMem|ram~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][0]~q\,
	datab => \PC|DOUT\(1),
	datac => \InstMem|ram~38_combout\,
	datad => \InstMem|ram~44_combout\,
	combout => \BancoReg|Mux63~0_combout\);

-- Location: LCCOMB_X53_Y41_N0
\ULA|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~0_combout\ = \UCULA|Mux5~1_combout\ $ (((\muxRtImm|C[0]~88_combout\) # ((!\InstMem|ram~44_combout\ & \BancoReg|Mux63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtImm|C[0]~88_combout\,
	datab => \InstMem|ram~44_combout\,
	datac => \BancoReg|Mux63~0_combout\,
	datad => \UCULA|Mux5~1_combout\,
	combout => \ULA|Add1~0_combout\);

-- Location: LCCOMB_X53_Y43_N0
\ULA|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~1_combout\ = (\ULA|Add1~0_combout\ & (\UCULA|Mux5~1_combout\ $ (VCC))) # (!\ULA|Add1~0_combout\ & (\UCULA|Mux5~1_combout\ & VCC))
-- \ULA|Add1~2\ = CARRY((\ULA|Add1~0_combout\ & \UCULA|Mux5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~0_combout\,
	datab => \UCULA|Mux5~1_combout\,
	datad => VCC,
	combout => \ULA|Add1~1_combout\,
	cout => \ULA|Add1~2\);

-- Location: LCCOMB_X56_Y41_N4
\InstMem|ram~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \InstMem|ram~41_combout\ = (!\PC|DOUT\(3) & (!\PC|DOUT\(2) & !\PC|DOUT\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(3),
	datac => \PC|DOUT\(2),
	datad => \PC|DOUT\(4),
	combout => \InstMem|ram~41_combout\);

-- Location: LCCOMB_X56_Y43_N12
\BancoReg|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux31~1_combout\ = (\BancoReg|ram[0][0]~q\ & (((\PC|DOUT\(1) & \PC|DOUT\(0))) # (!\InstMem|ram~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][0]~q\,
	datab => \PC|DOUT\(1),
	datac => \PC|DOUT\(0),
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux31~1_combout\);

-- Location: LCCOMB_X56_Y41_N30
\InstMem|ram~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \InstMem|ram~42_combout\ = (!\PC|DOUT\(1) & (\InstMem|ram~41_combout\ & \PC|DOUT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(1),
	datac => \InstMem|ram~41_combout\,
	datad => \PC|DOUT\(0),
	combout => \InstMem|ram~42_combout\);

-- Location: LCCOMB_X52_Y40_N24
\BancoReg|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Decoder0~2_combout\ = (!\PC|DOUT\(1) & (!\PC|DOUT\(2) & (!\PC|DOUT\(0) & !\PC|DOUT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \PC|DOUT\(2),
	datac => \PC|DOUT\(0),
	datad => \PC|DOUT\(3),
	combout => \BancoReg|Decoder0~2_combout\);

-- Location: LCCOMB_X52_Y40_N6
\BancoReg|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Decoder0~3_combout\ = (!\PC|DOUT\(4) & \BancoReg|Decoder0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(4),
	datad => \BancoReg|Decoder0~2_combout\,
	combout => \BancoReg|Decoder0~3_combout\);

-- Location: FF_X56_Y43_N25
\BancoReg|ram[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[0]~0_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][0]~q\);

-- Location: FF_X55_Y44_N25
\BancoReg|ram[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[0]~0_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][0]~q\);

-- Location: LCCOMB_X55_Y44_N20
\BancoReg|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux31~0_combout\ = (\BancoReg|ram[5][0]~q\ & ((!\InstMem|ram~38_combout\) # (!\PC|DOUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|ram[5][0]~q\,
	datac => \PC|DOUT\(1),
	datad => \InstMem|ram~38_combout\,
	combout => \BancoReg|Mux31~0_combout\);

-- Location: LCCOMB_X56_Y43_N24
\BancoReg|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux31~2_combout\ = (\BancoReg|Mux31~1_combout\ & (((\BancoReg|Mux31~0_combout\)) # (!\InstMem|ram~42_combout\))) # (!\BancoReg|Mux31~1_combout\ & (\InstMem|ram~42_combout\ & (\BancoReg|ram[4][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux31~1_combout\,
	datab => \InstMem|ram~42_combout\,
	datac => \BancoReg|ram[4][0]~q\,
	datad => \BancoReg|Mux31~0_combout\,
	combout => \BancoReg|Mux31~2_combout\);

-- Location: LCCOMB_X56_Y43_N26
\ULA|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~0_combout\ = \BancoReg|Mux31~2_combout\ $ (((!\PC|DOUT\(4) & (\UCULA|Mux4~0_combout\ & \BancoReg|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(4),
	datab => \UCULA|Mux4~0_combout\,
	datac => \BancoReg|Mux63~2_combout\,
	datad => \BancoReg|Mux31~2_combout\,
	combout => \ULA|Add0~0_combout\);

-- Location: LCCOMB_X55_Y43_N0
\ULA|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~1_combout\ = (\UCULA|Mux4~1_combout\ & (\ULA|Add0~0_combout\ $ (VCC))) # (!\UCULA|Mux4~1_combout\ & (\ULA|Add0~0_combout\ & VCC))
-- \ULA|Add0~2\ = CARRY((\UCULA|Mux4~1_combout\ & \ULA|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux4~1_combout\,
	datab => \ULA|Add0~0_combout\,
	datad => VCC,
	combout => \ULA|Add0~1_combout\,
	cout => \ULA|Add0~2\);

-- Location: LCCOMB_X54_Y43_N0
\ULA|tempAdd[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[0]~0_combout\ = (\ULA|Add1~1_combout\ & (\ULA|Add0~1_combout\ $ (VCC))) # (!\ULA|Add1~1_combout\ & (\ULA|Add0~1_combout\ & VCC))
-- \ULA|tempAdd[0]~1\ = CARRY((\ULA|Add1~1_combout\ & \ULA|Add0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~1_combout\,
	datab => \ULA|Add0~1_combout\,
	datad => VCC,
	combout => \ULA|tempAdd[0]~0_combout\,
	cout => \ULA|tempAdd[0]~1\);

-- Location: LCCOMB_X54_Y41_N2
\ULA|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux31~1_combout\ = (\ULA|Add1~1_combout\ & ((\UCULA|Mux7~0_combout\) # ((\ULA|Add0~1_combout\ & !\UCULA|Mux6~0_combout\)))) # (!\ULA|Add1~1_combout\ & (\UCULA|Mux7~0_combout\ & ((\ULA|Add0~1_combout\) # (\UCULA|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~1_combout\,
	datab => \ULA|Add0~1_combout\,
	datac => \UCULA|Mux7~0_combout\,
	datad => \UCULA|Mux6~0_combout\,
	combout => \ULA|Mux31~1_combout\);

-- Location: FF_X52_Y45_N21
\BancoReg|ram[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[31]~31_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][31]~q\);

-- Location: LCCOMB_X52_Y45_N26
\BancoReg|ram[0][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|ram[0][31]~feeder_combout\ = \MuxULAMem|C[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MuxULAMem|C[31]~31_combout\,
	combout => \BancoReg|ram[0][31]~feeder_combout\);

-- Location: FF_X52_Y45_N27
\BancoReg|ram[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BancoReg|ram[0][31]~feeder_combout\,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][31]~q\);

-- Location: LCCOMB_X50_Y42_N16
\BancoReg|Mux32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux32~2_combout\ = (\InstMem|ram~38_combout\ & (((!\InstMem|ram~44_combout\)))) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & (\BancoReg|ram[5][31]~q\)) # (!\InstMem|ram~44_combout\ & ((\BancoReg|ram[0][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \BancoReg|ram[5][31]~q\,
	datac => \InstMem|ram~44_combout\,
	datad => \BancoReg|ram[0][31]~q\,
	combout => \BancoReg|Mux32~2_combout\);

-- Location: LCCOMB_X50_Y42_N26
\muxRtImm|C[31]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[31]~90_combout\ = (!\InstMem|ram~44_combout\ & (\BancoReg|Mux32~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~44_combout\,
	datab => \InstMem|ram~38_combout\,
	datac => \BancoReg|Mux32~2_combout\,
	datad => \PC|DOUT\(1),
	combout => \muxRtImm|C[31]~90_combout\);

-- Location: LCCOMB_X53_Y41_N30
\BancoReg|Mux33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux33~3_combout\ = (\BancoReg|Mux33~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux33~2_combout\,
	datac => \InstMem|ram~38_combout\,
	datad => \PC|DOUT\(1),
	combout => \BancoReg|Mux33~3_combout\);

-- Location: LCCOMB_X58_Y44_N30
\MemDados|ram~420feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~420feeder_combout\ = \BancoReg|Mux33~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux33~3_combout\,
	combout => \MemDados|ram~420feeder_combout\);

-- Location: LCCOMB_X59_Y42_N20
\MemDados|ram~1758\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1758_combout\ = (\ULA|Mux30~1_combout\ & (\ULA|Mux28~1_combout\ & (!\ULA|Mux29~1_combout\ & \ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \ULA|Mux29~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1758_combout\);

-- Location: LCCOMB_X59_Y42_N10
\MemDados|ram~1769\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1769_combout\ = (\UCFD|Mux7~0_combout\ & (!\ULA|Mux27~1_combout\ & \MemDados|ram~1758_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux7~0_combout\,
	datab => \ULA|Mux27~1_combout\,
	datad => \MemDados|ram~1758_combout\,
	combout => \MemDados|ram~1769_combout\);

-- Location: FF_X58_Y44_N31
\MemDados|ram~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~420feeder_combout\,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~420_q\);

-- Location: LCCOMB_X56_Y43_N2
\MemDados|ram~1736\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1736_combout\ = (\ULA|Mux30~1_combout\ & (!\ULA|Mux29~1_combout\ & (\ULA|Mux28~1_combout\ & !\ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1736_combout\);

-- Location: LCCOMB_X57_Y44_N20
\MemDados|ram~1766\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1766_combout\ = (!\ULA|Mux27~1_combout\ & (\UCFD|Mux7~0_combout\ & \MemDados|ram~1736_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datab => \UCFD|Mux7~0_combout\,
	datad => \MemDados|ram~1736_combout\,
	combout => \MemDados|ram~1766_combout\);

-- Location: FF_X57_Y44_N23
\MemDados|ram~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux33~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~388_q\);

-- Location: LCCOMB_X65_Y41_N14
\MemDados|ram~356feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~356feeder_combout\ = \BancoReg|Mux33~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux33~3_combout\,
	combout => \MemDados|ram~356feeder_combout\);

-- Location: LCCOMB_X58_Y42_N4
\MemDados|ram~1742\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1742_combout\ = (!\ULA|Mux30~1_combout\ & (!\ULA|Mux29~1_combout\ & (\ULA|Mux28~1_combout\ & \ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1742_combout\);

-- Location: LCCOMB_X59_Y41_N4
\MemDados|ram~1767\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1767_combout\ = (\UCFD|Mux7~0_combout\ & (!\ULA|Mux27~1_combout\ & \MemDados|ram~1742_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux7~0_combout\,
	datab => \ULA|Mux27~1_combout\,
	datad => \MemDados|ram~1742_combout\,
	combout => \MemDados|ram~1767_combout\);

-- Location: FF_X65_Y41_N15
\MemDados|ram~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~356feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~356_q\);

-- Location: LCCOMB_X58_Y43_N12
\MemDados|ram~1752\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1752_combout\ = (!\ULA|Mux30~1_combout\ & (!\ULA|Mux29~1_combout\ & (\ULA|Mux28~1_combout\ & !\ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1752_combout\);

-- Location: LCCOMB_X58_Y43_N8
\MemDados|ram~1768\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1768_combout\ = (!\ULA|Mux27~1_combout\ & (\UCFD|Mux7~0_combout\ & \MemDados|ram~1752_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux27~1_combout\,
	datac => \UCFD|Mux7~0_combout\,
	datad => \MemDados|ram~1752_combout\,
	combout => \MemDados|ram~1768_combout\);

-- Location: FF_X57_Y44_N13
\MemDados|ram~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux33~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~324_q\);

-- Location: LCCOMB_X57_Y44_N12
\MemDados|ram~1702\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1702_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~356_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~324_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~356_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~324_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1702_combout\);

-- Location: LCCOMB_X57_Y44_N22
\MemDados|ram~1703\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1703_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1702_combout\ & (\MemDados|ram~420_q\)) # (!\MemDados|ram~1702_combout\ & ((\MemDados|ram~388_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1702_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~420_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~388_q\,
	datad => \MemDados|ram~1702_combout\,
	combout => \MemDados|ram~1703_combout\);

-- Location: LCCOMB_X57_Y38_N24
\MemDados|ram~228feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~228feeder_combout\ = \BancoReg|Mux33~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux33~3_combout\,
	combout => \MemDados|ram~228feeder_combout\);

-- Location: LCCOMB_X58_Y42_N14
\MemDados|ram~1744\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1744_combout\ = (!\ULA|Mux30~1_combout\ & (!\ULA|Mux28~1_combout\ & (\ULA|Mux29~1_combout\ & \ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \ULA|Mux29~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1744_combout\);

-- Location: LCCOMB_X57_Y38_N10
\MemDados|ram~1770\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1770_combout\ = (!\ULA|Mux27~1_combout\ & (\UCFD|Mux7~0_combout\ & \MemDados|ram~1744_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datab => \UCFD|Mux7~0_combout\,
	datad => \MemDados|ram~1744_combout\,
	combout => \MemDados|ram~1770_combout\);

-- Location: FF_X57_Y38_N25
\MemDados|ram~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~228feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~228_q\);

-- Location: LCCOMB_X58_Y42_N8
\MemDados|ram~1760\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1760_combout\ = (\ULA|Mux30~1_combout\ & (!\ULA|Mux28~1_combout\ & (\ULA|Mux29~1_combout\ & \ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \ULA|Mux29~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1760_combout\);

-- Location: LCCOMB_X59_Y40_N0
\MemDados|ram~1773\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1773_combout\ = (\MemDados|ram~1760_combout\ & (\UCFD|Mux7~0_combout\ & !\ULA|Mux27~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1760_combout\,
	datab => \UCFD|Mux7~0_combout\,
	datad => \ULA|Mux27~1_combout\,
	combout => \MemDados|ram~1773_combout\);

-- Location: FF_X58_Y40_N15
\MemDados|ram~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux33~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~292_q\);

-- Location: LCCOMB_X61_Y38_N10
\MemDados|ram~260feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~260feeder_combout\ = \BancoReg|Mux33~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux33~3_combout\,
	combout => \MemDados|ram~260feeder_combout\);

-- Location: LCCOMB_X58_Y42_N22
\MemDados|ram~1734\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1734_combout\ = (\ULA|Mux30~1_combout\ & (\ULA|Mux29~1_combout\ & (!\ULA|Mux28~1_combout\ & !\ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1734_combout\);

-- Location: LCCOMB_X59_Y38_N4
\MemDados|ram~1771\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1771_combout\ = (\MemDados|ram~1734_combout\ & (\UCFD|Mux7~0_combout\ & !\ULA|Mux27~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1734_combout\,
	datab => \UCFD|Mux7~0_combout\,
	datad => \ULA|Mux27~1_combout\,
	combout => \MemDados|ram~1771_combout\);

-- Location: FF_X61_Y38_N11
\MemDados|ram~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~260feeder_combout\,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~260_q\);

-- Location: LCCOMB_X58_Y42_N28
\MemDados|ram~1750\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1750_combout\ = (!\ULA|Mux30~1_combout\ & (!\ULA|Mux28~1_combout\ & (\ULA|Mux29~1_combout\ & !\ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \ULA|Mux29~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1750_combout\);

-- Location: LCCOMB_X58_Y38_N4
\MemDados|ram~1772\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1772_combout\ = (!\ULA|Mux27~1_combout\ & (\UCFD|Mux7~0_combout\ & \MemDados|ram~1750_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datab => \UCFD|Mux7~0_combout\,
	datad => \MemDados|ram~1750_combout\,
	combout => \MemDados|ram~1772_combout\);

-- Location: FF_X58_Y38_N19
\MemDados|ram~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux33~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~196_q\);

-- Location: LCCOMB_X58_Y38_N18
\MemDados|ram~1704\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1704_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~260_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~196_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~260_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~196_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1704_combout\);

-- Location: LCCOMB_X58_Y40_N14
\MemDados|ram~1705\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1705_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1704_combout\ & ((\MemDados|ram~292_q\))) # (!\MemDados|ram~1704_combout\ & (\MemDados|ram~228_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1704_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~228_q\,
	datac => \MemDados|ram~292_q\,
	datad => \MemDados|ram~1704_combout\,
	combout => \MemDados|ram~1705_combout\);

-- Location: LCCOMB_X56_Y39_N18
\MemDados|ram~132feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~132feeder_combout\ = \BancoReg|Mux33~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux33~3_combout\,
	combout => \MemDados|ram~132feeder_combout\);

-- Location: LCCOMB_X58_Y42_N20
\MemDados|ram~1738\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1738_combout\ = (\ULA|Mux30~1_combout\ & (!\ULA|Mux28~1_combout\ & (!\ULA|Mux29~1_combout\ & !\ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \ULA|Mux29~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1738_combout\);

-- Location: LCCOMB_X57_Y39_N6
\MemDados|ram~1774\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1774_combout\ = (!\ULA|Mux27~1_combout\ & (\UCFD|Mux7~0_combout\ & \MemDados|ram~1738_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datab => \UCFD|Mux7~0_combout\,
	datad => \MemDados|ram~1738_combout\,
	combout => \MemDados|ram~1774_combout\);

-- Location: FF_X56_Y39_N19
\MemDados|ram~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~132feeder_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~132_q\);

-- Location: LCCOMB_X58_Y42_N6
\MemDados|ram~1762\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1762_combout\ = (\ULA|Mux30~1_combout\ & (!\ULA|Mux29~1_combout\ & (!\ULA|Mux28~1_combout\ & \ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1762_combout\);

-- Location: LCCOMB_X59_Y42_N28
\MemDados|ram~1777\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1777_combout\ = (\UCFD|Mux7~0_combout\ & (\MemDados|ram~1762_combout\ & !\ULA|Mux27~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux7~0_combout\,
	datab => \MemDados|ram~1762_combout\,
	datad => \ULA|Mux27~1_combout\,
	combout => \MemDados|ram~1777_combout\);

-- Location: FF_X59_Y42_N27
\MemDados|ram~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux33~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~164_q\);

-- Location: LCCOMB_X56_Y42_N2
\MemDados|ram~100feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~100feeder_combout\ = \BancoReg|Mux33~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux33~3_combout\,
	combout => \MemDados|ram~100feeder_combout\);

-- Location: LCCOMB_X58_Y42_N16
\MemDados|ram~1746\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1746_combout\ = (!\ULA|Mux30~1_combout\ & (!\ULA|Mux29~1_combout\ & (!\ULA|Mux28~1_combout\ & \ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1746_combout\);

-- Location: LCCOMB_X57_Y42_N28
\MemDados|ram~1775\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1775_combout\ = (\UCFD|Mux7~0_combout\ & (!\ULA|Mux27~1_combout\ & \MemDados|ram~1746_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux7~0_combout\,
	datab => \ULA|Mux27~1_combout\,
	datad => \MemDados|ram~1746_combout\,
	combout => \MemDados|ram~1775_combout\);

-- Location: FF_X56_Y42_N3
\MemDados|ram~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~100feeder_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~100_q\);

-- Location: LCCOMB_X58_Y42_N2
\MemDados|ram~1754\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1754_combout\ = (!\ULA|Mux30~1_combout\ & (!\ULA|Mux29~1_combout\ & (!\ULA|Mux28~1_combout\ & !\ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1754_combout\);

-- Location: LCCOMB_X57_Y42_N0
\MemDados|ram~1776\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1776_combout\ = (\UCFD|Mux7~0_combout\ & (!\ULA|Mux27~1_combout\ & \MemDados|ram~1754_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux7~0_combout\,
	datab => \ULA|Mux27~1_combout\,
	datad => \MemDados|ram~1754_combout\,
	combout => \MemDados|ram~1776_combout\);

-- Location: FF_X57_Y42_N17
\MemDados|ram~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux33~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~68_q\);

-- Location: LCCOMB_X57_Y42_N16
\MemDados|ram~1706\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1706_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~100_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~68_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~100_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~68_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1706_combout\);

-- Location: LCCOMB_X56_Y42_N0
\MemDados|ram~1707\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1707_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1706_combout\ & ((\MemDados|ram~164_q\))) # (!\MemDados|ram~1706_combout\ & (\MemDados|ram~132_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1706_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~132_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~164_q\,
	datad => \MemDados|ram~1706_combout\,
	combout => \MemDados|ram~1707_combout\);

-- Location: LCCOMB_X57_Y43_N14
\MemDados|ram~1708\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1708_combout\ = (\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\) # ((\MemDados|ram~1705_combout\)))) # (!\ULA|Mux29~1_combout\ & (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~1707_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1705_combout\,
	datad => \MemDados|ram~1707_combout\,
	combout => \MemDados|ram~1708_combout\);

-- Location: LCCOMB_X62_Y43_N20
\MemDados|ram~484feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~484feeder_combout\ = \BancoReg|Mux33~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux33~3_combout\,
	combout => \MemDados|ram~484feeder_combout\);

-- Location: FF_X62_Y43_N21
\MemDados|ram~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~484feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~484_q\);

-- Location: LCCOMB_X59_Y43_N16
\MemDados|ram~1764\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1764_combout\ = (\ULA|Mux29~1_combout\ & (\ULA|Mux28~1_combout\ & (\ULA|Mux30~1_combout\ & \ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \ULA|Mux30~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1764_combout\);

-- Location: LCCOMB_X59_Y43_N12
\MemDados|ram~1781\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1781_combout\ = (\UCFD|Mux7~0_combout\ & (!\ULA|Mux27~1_combout\ & \MemDados|ram~1764_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UCFD|Mux7~0_combout\,
	datac => \ULA|Mux27~1_combout\,
	datad => \MemDados|ram~1764_combout\,
	combout => \MemDados|ram~1781_combout\);

-- Location: FF_X61_Y43_N3
\MemDados|ram~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux33~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~548_q\);

-- Location: LCCOMB_X62_Y41_N22
\MemDados|ram~516feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~516feeder_combout\ = \BancoReg|Mux33~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux33~3_combout\,
	combout => \MemDados|ram~516feeder_combout\);

-- Location: FF_X62_Y41_N23
\MemDados|ram~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~516feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~516_q\);

-- Location: LCCOMB_X57_Y43_N16
\MemDados|ram~1780\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1780_combout\ = (!\ULA|Mux27~1_combout\ & (\UCFD|Mux7~0_combout\ & \MemDados|ram~1756_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datab => \UCFD|Mux7~0_combout\,
	datad => \MemDados|ram~1756_combout\,
	combout => \MemDados|ram~1780_combout\);

-- Location: FF_X62_Y43_N19
\MemDados|ram~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux33~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~452_q\);

-- Location: LCCOMB_X62_Y43_N18
\MemDados|ram~1709\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1709_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~516_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~452_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~516_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~452_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1709_combout\);

-- Location: LCCOMB_X61_Y43_N2
\MemDados|ram~1710\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1710_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1709_combout\ & ((\MemDados|ram~548_q\))) # (!\MemDados|ram~1709_combout\ & (\MemDados|ram~484_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1709_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~484_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~548_q\,
	datad => \MemDados|ram~1709_combout\,
	combout => \MemDados|ram~1710_combout\);

-- Location: LCCOMB_X57_Y43_N4
\MemDados|ram~1711\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1711_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1708_combout\ & ((\MemDados|ram~1710_combout\))) # (!\MemDados|ram~1708_combout\ & (\MemDados|ram~1703_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1708_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1703_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1708_combout\,
	datad => \MemDados|ram~1710_combout\,
	combout => \MemDados|ram~1711_combout\);

-- Location: LCCOMB_X60_Y46_N20
\MemDados|ram~932feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~932feeder_combout\ = \BancoReg|Mux33~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux33~3_combout\,
	combout => \MemDados|ram~932feeder_combout\);

-- Location: LCCOMB_X59_Y42_N14
\MemDados|ram~1759\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1759_combout\ = (\ULA|Mux27~1_combout\ & (\UCFD|Mux7~0_combout\ & \MemDados|ram~1758_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux27~1_combout\,
	datac => \UCFD|Mux7~0_combout\,
	datad => \MemDados|ram~1758_combout\,
	combout => \MemDados|ram~1759_combout\);

-- Location: FF_X60_Y46_N21
\MemDados|ram~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~932feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~932_q\);

-- Location: LCCOMB_X59_Y43_N10
\MemDados|ram~1765\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1765_combout\ = (\UCFD|Mux7~0_combout\ & (\ULA|Mux27~1_combout\ & \MemDados|ram~1764_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UCFD|Mux7~0_combout\,
	datac => \ULA|Mux27~1_combout\,
	datad => \MemDados|ram~1764_combout\,
	combout => \MemDados|ram~1765_combout\);

-- Location: FF_X61_Y46_N3
\MemDados|ram~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux33~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1060_q\);

-- Location: LCCOMB_X61_Y46_N8
\MemDados|ram~804feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~804feeder_combout\ = \BancoReg|Mux33~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux33~3_combout\,
	combout => \MemDados|ram~804feeder_combout\);

-- Location: LCCOMB_X59_Y46_N0
\MemDados|ram~1761\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1761_combout\ = (\ULA|Mux27~1_combout\ & (\UCFD|Mux7~0_combout\ & \MemDados|ram~1760_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datab => \UCFD|Mux7~0_combout\,
	datad => \MemDados|ram~1760_combout\,
	combout => \MemDados|ram~1761_combout\);

-- Location: FF_X61_Y46_N9
\MemDados|ram~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~804feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~804_q\);

-- Location: LCCOMB_X59_Y45_N30
\MemDados|ram~1763\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1763_combout\ = (\UCFD|Mux7~0_combout\ & (\MemDados|ram~1762_combout\ & \ULA|Mux27~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux7~0_combout\,
	datab => \MemDados|ram~1762_combout\,
	datad => \ULA|Mux27~1_combout\,
	combout => \MemDados|ram~1763_combout\);

-- Location: FF_X60_Y46_N11
\MemDados|ram~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux33~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~676_q\);

-- Location: LCCOMB_X60_Y46_N10
\MemDados|ram~1699\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1699_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~804_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~676_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~804_q\,
	datac => \MemDados|ram~676_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1699_combout\);

-- Location: LCCOMB_X61_Y46_N2
\MemDados|ram~1700\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1700_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1699_combout\ & ((\MemDados|ram~1060_q\))) # (!\MemDados|ram~1699_combout\ & (\MemDados|ram~932_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~932_q\,
	datac => \MemDados|ram~1060_q\,
	datad => \MemDados|ram~1699_combout\,
	combout => \MemDados|ram~1700_combout\);

-- Location: LCCOMB_X63_Y42_N10
\MemDados|ram~1745\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1745_combout\ = (\ULA|Mux27~1_combout\ & (\UCFD|Mux7~0_combout\ & \MemDados|ram~1744_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datab => \UCFD|Mux7~0_combout\,
	datad => \MemDados|ram~1744_combout\,
	combout => \MemDados|ram~1745_combout\);

-- Location: FF_X63_Y42_N11
\MemDados|ram~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux33~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~740_q\);

-- Location: LCCOMB_X58_Y42_N24
\MemDados|ram~1747\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1747_combout\ = (\ULA|Mux27~1_combout\ & (\UCFD|Mux7~0_combout\ & \MemDados|ram~1746_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datab => \UCFD|Mux7~0_combout\,
	datad => \MemDados|ram~1746_combout\,
	combout => \MemDados|ram~1747_combout\);

-- Location: FF_X57_Y43_N23
\MemDados|ram~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux33~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~612_q\);

-- Location: LCCOMB_X57_Y43_N22
\MemDados|ram~1694\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1694_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~740_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~612_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~740_q\,
	datac => \MemDados|ram~612_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1694_combout\);

-- Location: LCCOMB_X62_Y42_N0
\MemDados|ram~1749\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1749_combout\ = (\UCFD|Mux7~0_combout\ & (\ULA|Mux27~1_combout\ & \MemDados|ram~1748_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux7~0_combout\,
	datab => \ULA|Mux27~1_combout\,
	datad => \MemDados|ram~1748_combout\,
	combout => \MemDados|ram~1749_combout\);

-- Location: FF_X57_Y43_N25
\MemDados|ram~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux33~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~996_q\);

-- Location: LCCOMB_X67_Y42_N14
\MemDados|ram~868feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~868feeder_combout\ = \BancoReg|Mux33~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux33~3_combout\,
	combout => \MemDados|ram~868feeder_combout\);

-- Location: LCCOMB_X67_Y42_N18
\MemDados|ram~1743\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1743_combout\ = (\ULA|Mux27~1_combout\ & (\UCFD|Mux7~0_combout\ & \MemDados|ram~1742_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datab => \UCFD|Mux7~0_combout\,
	datad => \MemDados|ram~1742_combout\,
	combout => \MemDados|ram~1743_combout\);

-- Location: FF_X67_Y42_N15
\MemDados|ram~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~868feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~868_q\);

-- Location: LCCOMB_X57_Y43_N24
\MemDados|ram~1695\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1695_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1694_combout\ & (\MemDados|ram~996_q\)) # (!\MemDados|ram~1694_combout\ & ((\MemDados|ram~868_q\))))) # (!\ULA|Mux28~1_combout\ & (\MemDados|ram~1694_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~1694_combout\,
	datac => \MemDados|ram~996_q\,
	datad => \MemDados|ram~868_q\,
	combout => \MemDados|ram~1695_combout\);

-- Location: LCCOMB_X59_Y39_N22
\MemDados|ram~708feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~708feeder_combout\ = \BancoReg|Mux33~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux33~3_combout\,
	combout => \MemDados|ram~708feeder_combout\);

-- Location: LCCOMB_X59_Y39_N2
\MemDados|ram~1751\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1751_combout\ = (\ULA|Mux27~1_combout\ & (\UCFD|Mux7~0_combout\ & \MemDados|ram~1750_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datab => \UCFD|Mux7~0_combout\,
	datad => \MemDados|ram~1750_combout\,
	combout => \MemDados|ram~1751_combout\);

-- Location: FF_X59_Y39_N23
\MemDados|ram~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~708feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~708_q\);

-- Location: LCCOMB_X61_Y47_N0
\MemDados|ram~964feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~964feeder_combout\ = \BancoReg|Mux33~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux33~3_combout\,
	combout => \MemDados|ram~964feeder_combout\);

-- Location: FF_X61_Y47_N1
\MemDados|ram~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~964feeder_combout\,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~964_q\);

-- Location: LCCOMB_X62_Y39_N12
\MemDados|ram~580feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~580feeder_combout\ = \BancoReg|Mux33~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux33~3_combout\,
	combout => \MemDados|ram~580feeder_combout\);

-- Location: LCCOMB_X58_Y42_N26
\MemDados|ram~1755\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1755_combout\ = (\ULA|Mux27~1_combout\ & (\UCFD|Mux7~0_combout\ & \MemDados|ram~1754_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datab => \UCFD|Mux7~0_combout\,
	datad => \MemDados|ram~1754_combout\,
	combout => \MemDados|ram~1755_combout\);

-- Location: FF_X62_Y39_N13
\MemDados|ram~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~580feeder_combout\,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~580_q\);

-- Location: LCCOMB_X59_Y47_N22
\MemDados|ram~836feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~836feeder_combout\ = \BancoReg|Mux33~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux33~3_combout\,
	combout => \MemDados|ram~836feeder_combout\);

-- Location: LCCOMB_X58_Y43_N22
\MemDados|ram~1753\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1753_combout\ = (\ULA|Mux27~1_combout\ & (\UCFD|Mux7~0_combout\ & \MemDados|ram~1752_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux27~1_combout\,
	datac => \UCFD|Mux7~0_combout\,
	datad => \MemDados|ram~1752_combout\,
	combout => \MemDados|ram~1753_combout\);

-- Location: FF_X59_Y47_N23
\MemDados|ram~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~836feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~836_q\);

-- Location: LCCOMB_X60_Y39_N12
\MemDados|ram~1696\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1696_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\) # (\MemDados|ram~836_q\)))) # (!\ULA|Mux28~1_combout\ & (\MemDados|ram~580_q\ & (!\ULA|Mux29~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~580_q\,
	datac => \ULA|Mux29~1_combout\,
	datad => \MemDados|ram~836_q\,
	combout => \MemDados|ram~1696_combout\);

-- Location: LCCOMB_X60_Y39_N10
\MemDados|ram~1697\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1697_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1696_combout\ & ((\MemDados|ram~964_q\))) # (!\MemDados|ram~1696_combout\ & (\MemDados|ram~708_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1696_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~708_q\,
	datab => \MemDados|ram~964_q\,
	datac => \ULA|Mux29~1_combout\,
	datad => \MemDados|ram~1696_combout\,
	combout => \MemDados|ram~1697_combout\);

-- Location: LCCOMB_X57_Y43_N18
\MemDados|ram~1698\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1698_combout\ = (\ULA|Mux31~2_combout\ & ((\ULA|Mux30~1_combout\) # ((\MemDados|ram~1695_combout\)))) # (!\ULA|Mux31~2_combout\ & (!\ULA|Mux30~1_combout\ & ((\MemDados|ram~1697_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~1695_combout\,
	datad => \MemDados|ram~1697_combout\,
	combout => \MemDados|ram~1698_combout\);

-- Location: LCCOMB_X58_Y46_N22
\MemDados|ram~1028feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1028feeder_combout\ = \BancoReg|Mux33~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux33~3_combout\,
	combout => \MemDados|ram~1028feeder_combout\);

-- Location: LCCOMB_X58_Y42_N30
\MemDados|ram~1740\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1740_combout\ = (\ULA|Mux30~1_combout\ & (\ULA|Mux29~1_combout\ & (\ULA|Mux28~1_combout\ & !\ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1740_combout\);

-- Location: LCCOMB_X58_Y46_N0
\MemDados|ram~1741\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1741_combout\ = (\MemDados|ram~1740_combout\ & (\UCFD|Mux7~0_combout\ & \ULA|Mux27~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1740_combout\,
	datab => \UCFD|Mux7~0_combout\,
	datad => \ULA|Mux27~1_combout\,
	combout => \MemDados|ram~1741_combout\);

-- Location: FF_X58_Y46_N23
\MemDados|ram~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1028feeder_combout\,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1028_q\);

-- Location: LCCOMB_X58_Y45_N10
\MemDados|ram~1735\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1735_combout\ = (\UCFD|Mux7~0_combout\ & (\ULA|Mux27~1_combout\ & \MemDados|ram~1734_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux7~0_combout\,
	datab => \ULA|Mux27~1_combout\,
	datad => \MemDados|ram~1734_combout\,
	combout => \MemDados|ram~1735_combout\);

-- Location: FF_X58_Y45_N7
\MemDados|ram~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux33~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~772_q\);

-- Location: LCCOMB_X57_Y45_N0
\MemDados|ram~900feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~900feeder_combout\ = \BancoReg|Mux33~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux33~3_combout\,
	combout => \MemDados|ram~900feeder_combout\);

-- Location: LCCOMB_X57_Y45_N12
\MemDados|ram~1737\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1737_combout\ = (\UCFD|Mux7~0_combout\ & (\ULA|Mux27~1_combout\ & \MemDados|ram~1736_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux7~0_combout\,
	datab => \ULA|Mux27~1_combout\,
	datad => \MemDados|ram~1736_combout\,
	combout => \MemDados|ram~1737_combout\);

-- Location: FF_X57_Y45_N1
\MemDados|ram~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~900feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~900_q\);

-- Location: LCCOMB_X57_Y46_N4
\MemDados|ram~1739\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1739_combout\ = (\ULA|Mux27~1_combout\ & (\UCFD|Mux7~0_combout\ & \MemDados|ram~1738_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datab => \UCFD|Mux7~0_combout\,
	datad => \MemDados|ram~1738_combout\,
	combout => \MemDados|ram~1739_combout\);

-- Location: FF_X57_Y46_N15
\MemDados|ram~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux33~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~644_q\);

-- Location: LCCOMB_X57_Y46_N14
\MemDados|ram~1692\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1692_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~900_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~644_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~900_q\,
	datac => \MemDados|ram~644_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1692_combout\);

-- Location: LCCOMB_X58_Y45_N6
\MemDados|ram~1693\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1693_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1692_combout\ & (\MemDados|ram~1028_q\)) # (!\MemDados|ram~1692_combout\ & ((\MemDados|ram~772_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1692_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~1028_q\,
	datac => \MemDados|ram~772_q\,
	datad => \MemDados|ram~1692_combout\,
	combout => \MemDados|ram~1693_combout\);

-- Location: LCCOMB_X57_Y43_N8
\MemDados|ram~1701\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1701_combout\ = (\MemDados|ram~1698_combout\ & ((\MemDados|ram~1700_combout\) # ((!\ULA|Mux30~1_combout\)))) # (!\MemDados|ram~1698_combout\ & (((\MemDados|ram~1693_combout\ & \ULA|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1700_combout\,
	datab => \MemDados|ram~1698_combout\,
	datac => \MemDados|ram~1693_combout\,
	datad => \ULA|Mux30~1_combout\,
	combout => \MemDados|ram~1701_combout\);

-- Location: LCCOMB_X57_Y43_N26
\MemDados|ram~1712\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1712_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1701_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1711_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datab => \MemDados|ram~1711_combout\,
	datac => \MemDados|ram~1701_combout\,
	combout => \MemDados|ram~1712_combout\);

-- Location: LCCOMB_X57_Y43_N2
\MemDados|q[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(30) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|ram~1712_combout\))) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|q\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|q\(30),
	datac => \UCFD|Mux4~0clkctrl_outclk\,
	datad => \MemDados|ram~1712_combout\,
	combout => \MemDados|q\(30));

-- Location: LCCOMB_X52_Y42_N20
\BancoReg|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux2~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][29]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (((\BancoReg|ram[0][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \PC|DOUT\(0),
	datac => \BancoReg|ram[0][29]~q\,
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux2~0_combout\);

-- Location: FF_X52_Y42_N3
\BancoReg|ram[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[29]~29_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][29]~q\);

-- Location: LCCOMB_X52_Y42_N2
\BancoReg|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux2~1_combout\ = (\BancoReg|Mux2~0_combout\) # ((\BancoReg|ram[4][29]~q\ & \InstMem|ram~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux2~0_combout\,
	datac => \BancoReg|ram[4][29]~q\,
	datad => \InstMem|ram~42_combout\,
	combout => \BancoReg|Mux2~1_combout\);

-- Location: FF_X53_Y45_N5
\BancoReg|ram[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[27]~27_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][27]~q\);

-- Location: LCCOMB_X53_Y45_N24
\BancoReg|Mux36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux36~2_combout\ = (\InstMem|ram~38_combout\ & (((!\InstMem|ram~44_combout\)))) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & ((\BancoReg|ram[5][27]~q\))) # (!\InstMem|ram~44_combout\ & (\BancoReg|ram[0][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \BancoReg|ram[0][27]~q\,
	datac => \BancoReg|ram[5][27]~q\,
	datad => \InstMem|ram~44_combout\,
	combout => \BancoReg|Mux36~2_combout\);

-- Location: LCCOMB_X53_Y45_N14
\BancoReg|Mux36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux36~3_combout\ = (\BancoReg|Mux36~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \BancoReg|Mux36~2_combout\,
	datad => \PC|DOUT\(1),
	combout => \BancoReg|Mux36~3_combout\);

-- Location: LCCOMB_X58_Y47_N2
\MemDados|ram~833feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~833feeder_combout\ = \BancoReg|Mux36~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux36~3_combout\,
	combout => \MemDados|ram~833feeder_combout\);

-- Location: FF_X58_Y47_N3
\MemDados|ram~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~833feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~833_q\);

-- Location: LCCOMB_X59_Y39_N16
\MemDados|ram~705feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~705feeder_combout\ = \BancoReg|Mux36~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux36~3_combout\,
	combout => \MemDados|ram~705feeder_combout\);

-- Location: FF_X59_Y39_N17
\MemDados|ram~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~705feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~705_q\);

-- Location: FF_X58_Y39_N9
\MemDados|ram~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux36~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~577_q\);

-- Location: LCCOMB_X58_Y39_N8
\MemDados|ram~1633\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1633_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~705_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~577_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~705_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~577_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1633_combout\);

-- Location: FF_X58_Y39_N27
\MemDados|ram~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux36~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~961_q\);

-- Location: LCCOMB_X58_Y39_N26
\MemDados|ram~1634\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1634_combout\ = (\MemDados|ram~1633_combout\ & (((\MemDados|ram~961_q\) # (!\ULA|Mux28~1_combout\)))) # (!\MemDados|ram~1633_combout\ & (\MemDados|ram~833_q\ & ((\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~833_q\,
	datab => \MemDados|ram~1633_combout\,
	datac => \MemDados|ram~961_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1634_combout\);

-- Location: LCCOMB_X57_Y45_N30
\MemDados|ram~897feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~897feeder_combout\ = \BancoReg|Mux36~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux36~3_combout\,
	combout => \MemDados|ram~897feeder_combout\);

-- Location: FF_X57_Y45_N31
\MemDados|ram~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~897feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~897_q\);

-- Location: FF_X58_Y46_N3
\MemDados|ram~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux36~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1025_q\);

-- Location: LCCOMB_X57_Y45_N4
\MemDados|ram~769feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~769feeder_combout\ = \BancoReg|Mux36~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux36~3_combout\,
	combout => \MemDados|ram~769feeder_combout\);

-- Location: FF_X57_Y45_N5
\MemDados|ram~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~769feeder_combout\,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~769_q\);

-- Location: FF_X57_Y46_N23
\MemDados|ram~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux36~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~641_q\);

-- Location: LCCOMB_X57_Y46_N22
\MemDados|ram~1631\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1631_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~769_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~641_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~769_q\,
	datac => \MemDados|ram~641_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1631_combout\);

-- Location: LCCOMB_X58_Y46_N2
\MemDados|ram~1632\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1632_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1631_combout\ & ((\MemDados|ram~1025_q\))) # (!\MemDados|ram~1631_combout\ & (\MemDados|ram~897_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~897_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1025_q\,
	datad => \MemDados|ram~1631_combout\,
	combout => \MemDados|ram~1632_combout\);

-- Location: LCCOMB_X59_Y42_N4
\MemDados|ram~1635\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1635_combout\ = (\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\) # ((\MemDados|ram~1632_combout\)))) # (!\ULA|Mux30~1_combout\ & (!\ULA|Mux31~2_combout\ & (\MemDados|ram~1634_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~1634_combout\,
	datad => \MemDados|ram~1632_combout\,
	combout => \MemDados|ram~1635_combout\);

-- Location: FF_X59_Y42_N11
\MemDados|ram~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux36~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~993_q\);

-- Location: FF_X63_Y42_N31
\MemDados|ram~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux36~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~737_q\);

-- Location: LCCOMB_X67_Y42_N6
\MemDados|ram~865feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~865feeder_combout\ = \BancoReg|Mux36~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux36~3_combout\,
	combout => \MemDados|ram~865feeder_combout\);

-- Location: FF_X67_Y42_N7
\MemDados|ram~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~865feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~865_q\);

-- Location: FF_X66_Y42_N23
\MemDados|ram~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux36~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~609_q\);

-- Location: LCCOMB_X66_Y42_N22
\MemDados|ram~1629\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1629_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~865_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~609_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~865_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~609_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1629_combout\);

-- Location: LCCOMB_X63_Y42_N30
\MemDados|ram~1630\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1630_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1629_combout\ & (\MemDados|ram~993_q\)) # (!\MemDados|ram~1629_combout\ & ((\MemDados|ram~737_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~993_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~737_q\,
	datad => \MemDados|ram~1629_combout\,
	combout => \MemDados|ram~1630_combout\);

-- Location: LCCOMB_X59_Y46_N8
\MemDados|ram~801feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~801feeder_combout\ = \BancoReg|Mux36~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux36~3_combout\,
	combout => \MemDados|ram~801feeder_combout\);

-- Location: FF_X59_Y46_N9
\MemDados|ram~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~801feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~801_q\);

-- Location: FF_X60_Y47_N3
\MemDados|ram~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux36~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1057_q\);

-- Location: LCCOMB_X60_Y45_N28
\MemDados|ram~929feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~929feeder_combout\ = \BancoReg|Mux36~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux36~3_combout\,
	combout => \MemDados|ram~929feeder_combout\);

-- Location: FF_X60_Y45_N29
\MemDados|ram~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~929feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~929_q\);

-- Location: FF_X59_Y45_N15
\MemDados|ram~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux36~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~673_q\);

-- Location: LCCOMB_X59_Y45_N14
\MemDados|ram~1636\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1636_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~929_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~673_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~929_q\,
	datac => \MemDados|ram~673_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1636_combout\);

-- Location: LCCOMB_X60_Y47_N2
\MemDados|ram~1637\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1637_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1636_combout\ & ((\MemDados|ram~1057_q\))) # (!\MemDados|ram~1636_combout\ & (\MemDados|ram~801_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~801_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~1057_q\,
	datad => \MemDados|ram~1636_combout\,
	combout => \MemDados|ram~1637_combout\);

-- Location: LCCOMB_X60_Y42_N30
\MemDados|ram~1638\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1638_combout\ = (\MemDados|ram~1635_combout\ & (((\MemDados|ram~1637_combout\)) # (!\ULA|Mux31~2_combout\))) # (!\MemDados|ram~1635_combout\ & (\ULA|Mux31~2_combout\ & (\MemDados|ram~1630_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1635_combout\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~1630_combout\,
	datad => \MemDados|ram~1637_combout\,
	combout => \MemDados|ram~1638_combout\);

-- Location: LCCOMB_X63_Y41_N18
\MemDados|ram~513feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~513feeder_combout\ = \BancoReg|Mux36~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux36~3_combout\,
	combout => \MemDados|ram~513feeder_combout\);

-- Location: FF_X63_Y41_N19
\MemDados|ram~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~513feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~513_q\);

-- Location: FF_X63_Y41_N7
\MemDados|ram~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux36~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~545_q\);

-- Location: LCCOMB_X61_Y42_N30
\MemDados|ram~449feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~449feeder_combout\ = \BancoReg|Mux36~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux36~3_combout\,
	combout => \MemDados|ram~449feeder_combout\);

-- Location: FF_X61_Y42_N31
\MemDados|ram~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~449feeder_combout\,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~449_q\);

-- Location: LCCOMB_X61_Y42_N8
\MemDados|ram~481feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~481feeder_combout\ = \BancoReg|Mux36~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux36~3_combout\,
	combout => \MemDados|ram~481feeder_combout\);

-- Location: FF_X61_Y42_N9
\MemDados|ram~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~481feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~481_q\);

-- Location: LCCOMB_X63_Y41_N28
\MemDados|ram~1646\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1646_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & ((\MemDados|ram~481_q\))) # (!\ULA|Mux31~2_combout\ & (\MemDados|ram~449_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~449_q\,
	datac => \MemDados|ram~481_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1646_combout\);

-- Location: LCCOMB_X63_Y41_N6
\MemDados|ram~1647\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1647_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1646_combout\ & ((\MemDados|ram~545_q\))) # (!\MemDados|ram~1646_combout\ & (\MemDados|ram~513_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~513_q\,
	datac => \MemDados|ram~545_q\,
	datad => \MemDados|ram~1646_combout\,
	combout => \MemDados|ram~1647_combout\);

-- Location: FF_X59_Y40_N21
\MemDados|ram~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux36~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~289_q\);

-- Location: FF_X59_Y38_N11
\MemDados|ram~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux36~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~257_q\);

-- Location: LCCOMB_X56_Y38_N26
\MemDados|ram~225feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~225feeder_combout\ = \BancoReg|Mux36~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux36~3_combout\,
	combout => \MemDados|ram~225feeder_combout\);

-- Location: FF_X56_Y38_N27
\MemDados|ram~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~225feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~225_q\);

-- Location: FF_X58_Y38_N13
\MemDados|ram~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux36~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~193_q\);

-- Location: LCCOMB_X58_Y38_N12
\MemDados|ram~1639\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1639_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~225_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~193_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~225_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~193_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1639_combout\);

-- Location: LCCOMB_X59_Y38_N10
\MemDados|ram~1640\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1640_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1639_combout\ & (\MemDados|ram~289_q\)) # (!\MemDados|ram~1639_combout\ & ((\MemDados|ram~257_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~289_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~257_q\,
	datad => \MemDados|ram~1639_combout\,
	combout => \MemDados|ram~1640_combout\);

-- Location: LCCOMB_X57_Y42_N2
\MemDados|ram~1815\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1815_combout\ = !\BancoReg|Mux36~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux36~3_combout\,
	combout => \MemDados|ram~1815_combout\);

-- Location: FF_X57_Y42_N3
\MemDados|ram~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1815_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~97_q\);

-- Location: FF_X59_Y42_N23
\MemDados|ram~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux36~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~161_q\);

-- Location: LCCOMB_X57_Y39_N16
\MemDados|ram~1816\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1816_combout\ = !\BancoReg|Mux36~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux36~3_combout\,
	combout => \MemDados|ram~1816_combout\);

-- Location: FF_X57_Y39_N17
\MemDados|ram~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1816_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~129_q\);

-- Location: FF_X57_Y42_N25
\MemDados|ram~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux36~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~65_q\);

-- Location: LCCOMB_X57_Y42_N24
\MemDados|ram~1643\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1643_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)) # (!\MemDados|ram~129_q\))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~65_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~129_q\,
	datac => \MemDados|ram~65_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1643_combout\);

-- Location: LCCOMB_X59_Y42_N22
\MemDados|ram~1644\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1644_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1643_combout\ & ((\MemDados|ram~161_q\))) # (!\MemDados|ram~1643_combout\ & (!\MemDados|ram~97_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~97_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~161_q\,
	datad => \MemDados|ram~1643_combout\,
	combout => \MemDados|ram~1644_combout\);

-- Location: LCCOMB_X59_Y41_N18
\MemDados|ram~353feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~353feeder_combout\ = \BancoReg|Mux36~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux36~3_combout\,
	combout => \MemDados|ram~353feeder_combout\);

-- Location: FF_X59_Y41_N19
\MemDados|ram~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~353feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~353_q\);

-- Location: FF_X60_Y41_N19
\MemDados|ram~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux36~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~417_q\);

-- Location: LCCOMB_X57_Y44_N30
\MemDados|ram~385feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~385feeder_combout\ = \BancoReg|Mux36~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux36~3_combout\,
	combout => \MemDados|ram~385feeder_combout\);

-- Location: FF_X57_Y44_N31
\MemDados|ram~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~385feeder_combout\,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~385_q\);

-- Location: FF_X58_Y43_N7
\MemDados|ram~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux36~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~321_q\);

-- Location: LCCOMB_X58_Y43_N6
\MemDados|ram~1641\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1641_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~385_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~321_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~385_q\,
	datac => \MemDados|ram~321_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1641_combout\);

-- Location: LCCOMB_X60_Y41_N18
\MemDados|ram~1642\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1642_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1641_combout\ & ((\MemDados|ram~417_q\))) # (!\MemDados|ram~1641_combout\ & (\MemDados|ram~353_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~353_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~417_q\,
	datad => \MemDados|ram~1641_combout\,
	combout => \MemDados|ram~1642_combout\);

-- Location: LCCOMB_X60_Y42_N4
\MemDados|ram~1645\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1645_combout\ = (\ULA|Mux28~1_combout\ & (((\MemDados|ram~1642_combout\) # (\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (\MemDados|ram~1644_combout\ & ((!\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~1644_combout\,
	datac => \MemDados|ram~1642_combout\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1645_combout\);

-- Location: LCCOMB_X60_Y42_N22
\MemDados|ram~1648\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1648_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1645_combout\ & (\MemDados|ram~1647_combout\)) # (!\MemDados|ram~1645_combout\ & ((\MemDados|ram~1640_combout\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1647_combout\,
	datab => \MemDados|ram~1640_combout\,
	datac => \ULA|Mux29~1_combout\,
	datad => \MemDados|ram~1645_combout\,
	combout => \MemDados|ram~1648_combout\);

-- Location: LCCOMB_X60_Y42_N12
\MemDados|ram~1649\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1649_combout\ = (\ULA|Mux27~1_combout\ & (\MemDados|ram~1638_combout\)) # (!\ULA|Mux27~1_combout\ & ((\MemDados|ram~1648_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1638_combout\,
	datac => \ULA|Mux27~1_combout\,
	datad => \MemDados|ram~1648_combout\,
	combout => \MemDados|ram~1649_combout\);

-- Location: LCCOMB_X60_Y42_N0
\MemDados|q[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(27) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|ram~1649_combout\)) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1649_combout\,
	datab => \MemDados|q\(27),
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(27));

-- Location: FF_X55_Y44_N13
\BancoReg|ram[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[26]~26_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][26]~q\);

-- Location: LCCOMB_X52_Y42_N24
\BancoReg|Mux37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux37~2_combout\ = (\InstMem|ram~44_combout\ & (!\InstMem|ram~38_combout\ & ((\BancoReg|ram[5][26]~q\)))) # (!\InstMem|ram~44_combout\ & ((\InstMem|ram~38_combout\) # ((\BancoReg|ram[0][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~44_combout\,
	datab => \InstMem|ram~38_combout\,
	datac => \BancoReg|ram[0][26]~q\,
	datad => \BancoReg|ram[5][26]~q\,
	combout => \BancoReg|Mux37~2_combout\);

-- Location: LCCOMB_X54_Y40_N12
\BancoReg|Mux37~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux37~3_combout\ = (\BancoReg|Mux37~2_combout\ & ((!\InstMem|ram~38_combout\) # (!\PC|DOUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(1),
	datac => \InstMem|ram~38_combout\,
	datad => \BancoReg|Mux37~2_combout\,
	combout => \BancoReg|Mux37~3_combout\);

-- Location: LCCOMB_X57_Y38_N26
\MemDados|ram~224feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~224feeder_combout\ = \BancoReg|Mux37~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux37~3_combout\,
	combout => \MemDados|ram~224feeder_combout\);

-- Location: FF_X57_Y38_N27
\MemDados|ram~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~224feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~224_q\);

-- Location: FF_X56_Y44_N23
\MemDados|ram~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux37~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~288_q\);

-- Location: LCCOMB_X59_Y38_N24
\MemDados|ram~256feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~256feeder_combout\ = \BancoReg|Mux37~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux37~3_combout\,
	combout => \MemDados|ram~256feeder_combout\);

-- Location: FF_X59_Y38_N25
\MemDados|ram~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~256feeder_combout\,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~256_q\);

-- Location: LCCOMB_X57_Y38_N12
\MemDados|ram~192feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~192feeder_combout\ = \BancoReg|Mux37~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux37~3_combout\,
	combout => \MemDados|ram~192feeder_combout\);

-- Location: FF_X57_Y38_N13
\MemDados|ram~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~192feeder_combout\,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~192_q\);

-- Location: LCCOMB_X56_Y44_N0
\MemDados|ram~1620\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1620_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~256_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~192_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~256_q\,
	datac => \MemDados|ram~192_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1620_combout\);

-- Location: LCCOMB_X56_Y44_N22
\MemDados|ram~1621\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1621_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1620_combout\ & ((\MemDados|ram~288_q\))) # (!\MemDados|ram~1620_combout\ & (\MemDados|ram~224_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1620_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~224_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~288_q\,
	datad => \MemDados|ram~1620_combout\,
	combout => \MemDados|ram~1621_combout\);

-- Location: LCCOMB_X57_Y39_N14
\MemDados|ram~1813\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1813_combout\ = !\BancoReg|Mux37~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux37~3_combout\,
	combout => \MemDados|ram~1813_combout\);

-- Location: FF_X57_Y39_N15
\MemDados|ram~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1813_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~128_q\);

-- Location: FF_X56_Y44_N9
\MemDados|ram~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux37~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~160_q\);

-- Location: LCCOMB_X60_Y42_N16
\MemDados|ram~1814\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1814_combout\ = !\BancoReg|Mux37~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux37~3_combout\,
	combout => \MemDados|ram~1814_combout\);

-- Location: FF_X60_Y42_N17
\MemDados|ram~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1814_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~96_q\);

-- Location: FF_X57_Y42_N5
\MemDados|ram~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux37~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~64_q\);

-- Location: LCCOMB_X57_Y42_N4
\MemDados|ram~1622\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1622_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (!\MemDados|ram~96_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~64_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~96_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~64_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1622_combout\);

-- Location: LCCOMB_X56_Y44_N8
\MemDados|ram~1623\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1623_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1622_combout\ & ((\MemDados|ram~160_q\))) # (!\MemDados|ram~1622_combout\ & (!\MemDados|ram~128_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~128_q\,
	datac => \MemDados|ram~160_q\,
	datad => \MemDados|ram~1622_combout\,
	combout => \MemDados|ram~1623_combout\);

-- Location: LCCOMB_X56_Y44_N6
\MemDados|ram~1624\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1624_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~1621_combout\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~1623_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1621_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1623_combout\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1624_combout\);

-- Location: LCCOMB_X58_Y44_N4
\MemDados|ram~416feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~416feeder_combout\ = \BancoReg|Mux37~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux37~3_combout\,
	combout => \MemDados|ram~416feeder_combout\);

-- Location: FF_X58_Y44_N5
\MemDados|ram~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~416feeder_combout\,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~416_q\);

-- Location: FF_X57_Y44_N3
\MemDados|ram~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux37~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~384_q\);

-- Location: LCCOMB_X59_Y41_N12
\MemDados|ram~352feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~352feeder_combout\ = \BancoReg|Mux37~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux37~3_combout\,
	combout => \MemDados|ram~352feeder_combout\);

-- Location: FF_X59_Y41_N13
\MemDados|ram~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~352feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~352_q\);

-- Location: FF_X57_Y44_N17
\MemDados|ram~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux37~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~320_q\);

-- Location: LCCOMB_X57_Y44_N16
\MemDados|ram~1618\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1618_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~352_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~320_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~352_q\,
	datac => \MemDados|ram~320_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1618_combout\);

-- Location: LCCOMB_X57_Y44_N2
\MemDados|ram~1619\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1619_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1618_combout\ & (\MemDados|ram~416_q\)) # (!\MemDados|ram~1618_combout\ & ((\MemDados|ram~384_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~416_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~384_q\,
	datad => \MemDados|ram~1618_combout\,
	combout => \MemDados|ram~1619_combout\);

-- Location: LCCOMB_X62_Y44_N22
\MemDados|ram~480feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~480feeder_combout\ = \BancoReg|Mux37~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux37~3_combout\,
	combout => \MemDados|ram~480feeder_combout\);

-- Location: FF_X62_Y44_N23
\MemDados|ram~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~480feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~480_q\);

-- Location: FF_X61_Y43_N1
\MemDados|ram~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux37~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~544_q\);

-- Location: LCCOMB_X62_Y41_N20
\MemDados|ram~512feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~512feeder_combout\ = \BancoReg|Mux37~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux37~3_combout\,
	combout => \MemDados|ram~512feeder_combout\);

-- Location: FF_X62_Y41_N21
\MemDados|ram~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~512feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~512_q\);

-- Location: FF_X61_Y43_N11
\MemDados|ram~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux37~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~448_q\);

-- Location: LCCOMB_X61_Y43_N10
\MemDados|ram~1625\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1625_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~512_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~448_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~512_q\,
	datac => \MemDados|ram~448_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1625_combout\);

-- Location: LCCOMB_X61_Y43_N0
\MemDados|ram~1626\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1626_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1625_combout\ & ((\MemDados|ram~544_q\))) # (!\MemDados|ram~1625_combout\ & (\MemDados|ram~480_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~480_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~544_q\,
	datad => \MemDados|ram~1625_combout\,
	combout => \MemDados|ram~1626_combout\);

-- Location: LCCOMB_X56_Y44_N24
\MemDados|ram~1627\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1627_combout\ = (\MemDados|ram~1624_combout\ & (((\MemDados|ram~1626_combout\)) # (!\ULA|Mux28~1_combout\))) # (!\MemDados|ram~1624_combout\ & (\ULA|Mux28~1_combout\ & (\MemDados|ram~1619_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1624_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1619_combout\,
	datad => \MemDados|ram~1626_combout\,
	combout => \MemDados|ram~1627_combout\);

-- Location: LCCOMB_X67_Y42_N12
\MemDados|ram~864feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~864feeder_combout\ = \BancoReg|Mux37~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux37~3_combout\,
	combout => \MemDados|ram~864feeder_combout\);

-- Location: FF_X67_Y42_N13
\MemDados|ram~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~864feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~864_q\);

-- Location: FF_X55_Y45_N7
\MemDados|ram~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux37~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~992_q\);

-- Location: LCCOMB_X65_Y42_N14
\MemDados|ram~736feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~736feeder_combout\ = \BancoReg|Mux37~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux37~3_combout\,
	combout => \MemDados|ram~736feeder_combout\);

-- Location: FF_X65_Y42_N15
\MemDados|ram~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~736feeder_combout\,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~736_q\);

-- Location: FF_X55_Y45_N25
\MemDados|ram~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux37~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~608_q\);

-- Location: LCCOMB_X55_Y45_N24
\MemDados|ram~1610\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1610_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~736_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~608_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~736_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~608_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1610_combout\);

-- Location: LCCOMB_X55_Y45_N6
\MemDados|ram~1611\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1611_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1610_combout\ & ((\MemDados|ram~992_q\))) # (!\MemDados|ram~1610_combout\ & (\MemDados|ram~864_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~864_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~992_q\,
	datad => \MemDados|ram~1610_combout\,
	combout => \MemDados|ram~1611_combout\);

-- Location: LCCOMB_X59_Y39_N10
\MemDados|ram~704feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~704feeder_combout\ = \BancoReg|Mux37~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux37~3_combout\,
	combout => \MemDados|ram~704feeder_combout\);

-- Location: FF_X59_Y39_N11
\MemDados|ram~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~704feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~704_q\);

-- Location: FF_X61_Y47_N15
\MemDados|ram~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux37~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~960_q\);

-- Location: LCCOMB_X58_Y47_N24
\MemDados|ram~832feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~832feeder_combout\ = \BancoReg|Mux37~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux37~3_combout\,
	combout => \MemDados|ram~832feeder_combout\);

-- Location: FF_X58_Y47_N25
\MemDados|ram~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~832feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~832_q\);

-- Location: FF_X61_Y47_N29
\MemDados|ram~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux37~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~576_q\);

-- Location: LCCOMB_X61_Y47_N28
\MemDados|ram~1612\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1612_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~832_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~576_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~832_q\,
	datac => \MemDados|ram~576_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1612_combout\);

-- Location: LCCOMB_X61_Y47_N14
\MemDados|ram~1613\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1613_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1612_combout\ & ((\MemDados|ram~960_q\))) # (!\MemDados|ram~1612_combout\ & (\MemDados|ram~704_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~704_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~960_q\,
	datad => \MemDados|ram~1612_combout\,
	combout => \MemDados|ram~1613_combout\);

-- Location: LCCOMB_X56_Y44_N20
\MemDados|ram~1614\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1614_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~1611_combout\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~1613_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~1611_combout\,
	datac => \MemDados|ram~1613_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1614_combout\);

-- Location: LCCOMB_X58_Y46_N16
\MemDados|ram~1024feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1024feeder_combout\ = \BancoReg|Mux37~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux37~3_combout\,
	combout => \MemDados|ram~1024feeder_combout\);

-- Location: FF_X58_Y46_N17
\MemDados|ram~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1024feeder_combout\,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1024_q\);

-- Location: FF_X57_Y46_N5
\MemDados|ram~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux37~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~640_q\);

-- Location: LCCOMB_X57_Y45_N24
\MemDados|ram~896feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~896feeder_combout\ = \BancoReg|Mux37~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux37~3_combout\,
	combout => \MemDados|ram~896feeder_combout\);

-- Location: FF_X57_Y45_N25
\MemDados|ram~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~896feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~896_q\);

-- Location: LCCOMB_X55_Y46_N28
\MemDados|ram~1608\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1608_combout\ = (\ULA|Mux28~1_combout\ & (((\MemDados|ram~896_q\) # (\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (\MemDados|ram~640_q\ & ((!\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~640_q\,
	datab => \MemDados|ram~896_q\,
	datac => \ULA|Mux28~1_combout\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1608_combout\);

-- Location: FF_X58_Y45_N3
\MemDados|ram~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux37~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~768_q\);

-- Location: LCCOMB_X58_Y45_N2
\MemDados|ram~1609\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1609_combout\ = (\MemDados|ram~1608_combout\ & ((\MemDados|ram~1024_q\) # ((!\ULA|Mux29~1_combout\)))) # (!\MemDados|ram~1608_combout\ & (((\MemDados|ram~768_q\ & \ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1024_q\,
	datab => \MemDados|ram~1608_combout\,
	datac => \MemDados|ram~768_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1609_combout\);

-- Location: LCCOMB_X60_Y46_N4
\MemDados|ram~928feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~928feeder_combout\ = \BancoReg|Mux37~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux37~3_combout\,
	combout => \MemDados|ram~928feeder_combout\);

-- Location: FF_X60_Y46_N5
\MemDados|ram~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~928feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~928_q\);

-- Location: FF_X61_Y46_N23
\MemDados|ram~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux37~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1056_q\);

-- Location: LCCOMB_X61_Y46_N24
\MemDados|ram~800feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~800feeder_combout\ = \BancoReg|Mux37~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux37~3_combout\,
	combout => \MemDados|ram~800feeder_combout\);

-- Location: FF_X61_Y46_N25
\MemDados|ram~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~800feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~800_q\);

-- Location: FF_X60_Y46_N23
\MemDados|ram~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux37~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~672_q\);

-- Location: LCCOMB_X60_Y46_N22
\MemDados|ram~1615\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1615_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~800_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~672_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~800_q\,
	datac => \MemDados|ram~672_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1615_combout\);

-- Location: LCCOMB_X61_Y46_N22
\MemDados|ram~1616\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1616_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1615_combout\ & ((\MemDados|ram~1056_q\))) # (!\MemDados|ram~1615_combout\ & (\MemDados|ram~928_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~928_q\,
	datac => \MemDados|ram~1056_q\,
	datad => \MemDados|ram~1615_combout\,
	combout => \MemDados|ram~1616_combout\);

-- Location: LCCOMB_X56_Y44_N10
\MemDados|ram~1617\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1617_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1614_combout\ & ((\MemDados|ram~1616_combout\))) # (!\MemDados|ram~1614_combout\ & (\MemDados|ram~1609_combout\)))) # (!\ULA|Mux30~1_combout\ & (\MemDados|ram~1614_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~1614_combout\,
	datac => \MemDados|ram~1609_combout\,
	datad => \MemDados|ram~1616_combout\,
	combout => \MemDados|ram~1617_combout\);

-- Location: LCCOMB_X56_Y44_N2
\MemDados|ram~1628\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1628_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1617_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1627_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1627_combout\,
	datac => \MemDados|ram~1617_combout\,
	datad => \ULA|Mux27~1_combout\,
	combout => \MemDados|ram~1628_combout\);

-- Location: LCCOMB_X56_Y44_N26
\MemDados|q[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(26) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|ram~1628_combout\)) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|ram~1628_combout\,
	datac => \MemDados|q\(26),
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(26));

-- Location: FF_X50_Y44_N25
\BancoReg|ram[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[25]~25_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][25]~q\);

-- Location: FF_X54_Y44_N1
\BancoReg|ram[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[25]~25_combout\,
	sload => VCC,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][25]~q\);

-- Location: LCCOMB_X54_Y44_N0
\BancoReg|Mux38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux38~2_combout\ = (\InstMem|ram~38_combout\ & (((!\InstMem|ram~44_combout\)))) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & (\BancoReg|ram[5][25]~q\)) # (!\InstMem|ram~44_combout\ & ((\BancoReg|ram[0][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[5][25]~q\,
	datab => \InstMem|ram~38_combout\,
	datac => \BancoReg|ram[0][25]~q\,
	datad => \InstMem|ram~44_combout\,
	combout => \BancoReg|Mux38~2_combout\);

-- Location: LCCOMB_X55_Y44_N18
\BancoReg|Mux38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux38~3_combout\ = (\BancoReg|Mux38~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \PC|DOUT\(1),
	datad => \BancoReg|Mux38~2_combout\,
	combout => \BancoReg|Mux38~3_combout\);

-- Location: LCCOMB_X58_Y40_N10
\MemDados|ram~287feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~287feeder_combout\ = \BancoReg|Mux38~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux38~3_combout\,
	combout => \MemDados|ram~287feeder_combout\);

-- Location: FF_X58_Y40_N11
\MemDados|ram~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~287feeder_combout\,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~287_q\);

-- Location: FF_X61_Y38_N19
\MemDados|ram~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux38~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~255_q\);

-- Location: LCCOMB_X57_Y38_N20
\MemDados|ram~223feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~223feeder_combout\ = \BancoReg|Mux38~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux38~3_combout\,
	combout => \MemDados|ram~223feeder_combout\);

-- Location: FF_X57_Y38_N21
\MemDados|ram~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~223feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~223_q\);

-- Location: FF_X61_Y38_N25
\MemDados|ram~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux38~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~191_q\);

-- Location: LCCOMB_X61_Y38_N24
\MemDados|ram~1597\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1597_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~223_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~191_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~223_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~191_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1597_combout\);

-- Location: LCCOMB_X61_Y38_N18
\MemDados|ram~1598\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1598_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1597_combout\ & (\MemDados|ram~287_q\)) # (!\MemDados|ram~1597_combout\ & ((\MemDados|ram~255_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~287_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~255_q\,
	datad => \MemDados|ram~1597_combout\,
	combout => \MemDados|ram~1598_combout\);

-- Location: LCCOMB_X62_Y41_N10
\MemDados|ram~511feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~511feeder_combout\ = \BancoReg|Mux38~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux38~3_combout\,
	combout => \MemDados|ram~511feeder_combout\);

-- Location: FF_X62_Y41_N11
\MemDados|ram~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~511feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~511_q\);

-- Location: FF_X61_Y43_N5
\MemDados|ram~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux38~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~543_q\);

-- Location: LCCOMB_X61_Y40_N30
\MemDados|ram~479feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~479feeder_combout\ = \BancoReg|Mux38~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux38~3_combout\,
	combout => \MemDados|ram~479feeder_combout\);

-- Location: FF_X61_Y40_N31
\MemDados|ram~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~479feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~479_q\);

-- Location: FF_X61_Y43_N19
\MemDados|ram~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux38~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~447_q\);

-- Location: LCCOMB_X61_Y43_N18
\MemDados|ram~1604\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1604_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~479_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~447_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~479_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~447_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1604_combout\);

-- Location: LCCOMB_X61_Y43_N4
\MemDados|ram~1605\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1605_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1604_combout\ & ((\MemDados|ram~543_q\))) # (!\MemDados|ram~1604_combout\ & (\MemDados|ram~511_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1604_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~511_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~543_q\,
	datad => \MemDados|ram~1604_combout\,
	combout => \MemDados|ram~1605_combout\);

-- Location: LCCOMB_X59_Y41_N22
\MemDados|ram~351feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~351feeder_combout\ = \BancoReg|Mux38~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux38~3_combout\,
	combout => \MemDados|ram~351feeder_combout\);

-- Location: FF_X59_Y41_N23
\MemDados|ram~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~351feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~351_q\);

-- Location: FF_X58_Y44_N11
\MemDados|ram~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux38~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~415_q\);

-- Location: LCCOMB_X57_Y44_N8
\MemDados|ram~383feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~383feeder_combout\ = \BancoReg|Mux38~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux38~3_combout\,
	combout => \MemDados|ram~383feeder_combout\);

-- Location: FF_X57_Y44_N9
\MemDados|ram~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~383feeder_combout\,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~383_q\);

-- Location: FF_X58_Y44_N13
\MemDados|ram~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux38~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~319_q\);

-- Location: LCCOMB_X58_Y44_N12
\MemDados|ram~1599\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1599_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~383_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~319_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~383_q\,
	datac => \MemDados|ram~319_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1599_combout\);

-- Location: LCCOMB_X58_Y44_N10
\MemDados|ram~1600\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1600_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1599_combout\ & ((\MemDados|ram~415_q\))) # (!\MemDados|ram~1599_combout\ & (\MemDados|ram~351_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~351_q\,
	datac => \MemDados|ram~415_q\,
	datad => \MemDados|ram~1599_combout\,
	combout => \MemDados|ram~1600_combout\);

-- Location: FF_X57_Y42_N1
\MemDados|ram~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux38~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~95_q\);

-- Location: FF_X59_Y42_N13
\MemDados|ram~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux38~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~159_q\);

-- Location: LCCOMB_X57_Y39_N0
\MemDados|ram~127feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~127feeder_combout\ = \BancoReg|Mux38~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux38~3_combout\,
	combout => \MemDados|ram~127feeder_combout\);

-- Location: FF_X57_Y39_N1
\MemDados|ram~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~127feeder_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~127_q\);

-- Location: FF_X57_Y42_N23
\MemDados|ram~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux38~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~63_q\);

-- Location: LCCOMB_X57_Y42_N22
\MemDados|ram~1601\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1601_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~127_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~63_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~127_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~63_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1601_combout\);

-- Location: LCCOMB_X59_Y42_N12
\MemDados|ram~1602\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1602_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1601_combout\ & ((\MemDados|ram~159_q\))) # (!\MemDados|ram~1601_combout\ & (\MemDados|ram~95_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~95_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~159_q\,
	datad => \MemDados|ram~1601_combout\,
	combout => \MemDados|ram~1602_combout\);

-- Location: LCCOMB_X62_Y40_N30
\MemDados|ram~1603\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1603_combout\ = (\ULA|Mux29~1_combout\ & (\ULA|Mux28~1_combout\)) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~1600_combout\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~1602_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1600_combout\,
	datad => \MemDados|ram~1602_combout\,
	combout => \MemDados|ram~1603_combout\);

-- Location: LCCOMB_X62_Y40_N24
\MemDados|ram~1606\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1606_combout\ = (\MemDados|ram~1603_combout\ & (((\MemDados|ram~1605_combout\) # (!\ULA|Mux29~1_combout\)))) # (!\MemDados|ram~1603_combout\ & (\MemDados|ram~1598_combout\ & ((\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1598_combout\,
	datab => \MemDados|ram~1605_combout\,
	datac => \MemDados|ram~1603_combout\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1606_combout\);

-- Location: LCCOMB_X59_Y39_N28
\MemDados|ram~703feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~703feeder_combout\ = \BancoReg|Mux38~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux38~3_combout\,
	combout => \MemDados|ram~703feeder_combout\);

-- Location: FF_X59_Y39_N29
\MemDados|ram~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~703feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~703_q\);

-- Location: FF_X62_Y39_N31
\MemDados|ram~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux38~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~575_q\);

-- Location: LCCOMB_X62_Y39_N30
\MemDados|ram~1591\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1591_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~703_q\) # ((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~575_q\ & !\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~703_q\,
	datac => \MemDados|ram~575_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1591_combout\);

-- Location: LCCOMB_X59_Y47_N14
\MemDados|ram~831feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~831feeder_combout\ = \BancoReg|Mux38~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux38~3_combout\,
	combout => \MemDados|ram~831feeder_combout\);

-- Location: FF_X59_Y47_N15
\MemDados|ram~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~831feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~831_q\);

-- Location: FF_X61_Y40_N13
\MemDados|ram~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux38~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~959_q\);

-- Location: LCCOMB_X61_Y40_N12
\MemDados|ram~1592\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1592_combout\ = (\MemDados|ram~1591_combout\ & (((\MemDados|ram~959_q\) # (!\ULA|Mux28~1_combout\)))) # (!\MemDados|ram~1591_combout\ & (\MemDados|ram~831_q\ & ((\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1591_combout\,
	datab => \MemDados|ram~831_q\,
	datac => \MemDados|ram~959_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1592_combout\);

-- Location: LCCOMB_X57_Y45_N14
\MemDados|ram~895feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~895feeder_combout\ = \BancoReg|Mux38~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux38~3_combout\,
	combout => \MemDados|ram~895feeder_combout\);

-- Location: FF_X57_Y45_N15
\MemDados|ram~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~895feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~895_q\);

-- Location: FF_X58_Y46_N11
\MemDados|ram~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux38~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1023_q\);

-- Location: LCCOMB_X58_Y45_N16
\MemDados|ram~767feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~767feeder_combout\ = \BancoReg|Mux38~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux38~3_combout\,
	combout => \MemDados|ram~767feeder_combout\);

-- Location: FF_X58_Y45_N17
\MemDados|ram~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~767feeder_combout\,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~767_q\);

-- Location: FF_X57_Y46_N11
\MemDados|ram~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux38~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~639_q\);

-- Location: LCCOMB_X57_Y46_N10
\MemDados|ram~1589\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1589_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~767_q\) # ((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~639_q\ & !\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~767_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~639_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1589_combout\);

-- Location: LCCOMB_X58_Y46_N10
\MemDados|ram~1590\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1590_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1589_combout\ & ((\MemDados|ram~1023_q\))) # (!\MemDados|ram~1589_combout\ & (\MemDados|ram~895_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~895_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1023_q\,
	datad => \MemDados|ram~1589_combout\,
	combout => \MemDados|ram~1590_combout\);

-- Location: LCCOMB_X62_Y40_N26
\MemDados|ram~1593\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1593_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\) # (\MemDados|ram~1590_combout\)))) # (!\ULA|Mux30~1_combout\ & (\MemDados|ram~1592_combout\ & (!\ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1592_combout\,
	datab => \ULA|Mux30~1_combout\,
	datac => \ULA|Mux31~2_combout\,
	datad => \MemDados|ram~1590_combout\,
	combout => \MemDados|ram~1593_combout\);

-- Location: LCCOMB_X59_Y42_N6
\MemDados|ram~991feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~991feeder_combout\ = \BancoReg|Mux38~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux38~3_combout\,
	combout => \MemDados|ram~991feeder_combout\);

-- Location: FF_X59_Y42_N7
\MemDados|ram~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~991feeder_combout\,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~991_q\);

-- Location: FF_X63_Y42_N9
\MemDados|ram~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux38~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~735_q\);

-- Location: LCCOMB_X67_Y42_N2
\MemDados|ram~863feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~863feeder_combout\ = \BancoReg|Mux38~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux38~3_combout\,
	combout => \MemDados|ram~863feeder_combout\);

-- Location: FF_X67_Y42_N3
\MemDados|ram~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~863feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~863_q\);

-- Location: FF_X62_Y39_N21
\MemDados|ram~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux38~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~607_q\);

-- Location: LCCOMB_X62_Y39_N20
\MemDados|ram~1587\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1587_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~863_q\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~607_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~863_q\,
	datac => \MemDados|ram~607_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1587_combout\);

-- Location: LCCOMB_X63_Y42_N8
\MemDados|ram~1588\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1588_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1587_combout\ & (\MemDados|ram~991_q\)) # (!\MemDados|ram~1587_combout\ & ((\MemDados|ram~735_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~991_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~735_q\,
	datad => \MemDados|ram~1587_combout\,
	combout => \MemDados|ram~1588_combout\);

-- Location: LCCOMB_X61_Y46_N12
\MemDados|ram~799feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~799feeder_combout\ = \BancoReg|Mux38~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux38~3_combout\,
	combout => \MemDados|ram~799feeder_combout\);

-- Location: FF_X61_Y46_N13
\MemDados|ram~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~799feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~799_q\);

-- Location: FF_X61_Y46_N11
\MemDados|ram~1055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux38~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1055_q\);

-- Location: LCCOMB_X60_Y46_N0
\MemDados|ram~927feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~927feeder_combout\ = \BancoReg|Mux38~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux38~3_combout\,
	combout => \MemDados|ram~927feeder_combout\);

-- Location: FF_X60_Y46_N1
\MemDados|ram~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~927feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~927_q\);

-- Location: FF_X60_Y46_N7
\MemDados|ram~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux38~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~671_q\);

-- Location: LCCOMB_X60_Y46_N6
\MemDados|ram~1594\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1594_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~927_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~671_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~927_q\,
	datac => \MemDados|ram~671_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1594_combout\);

-- Location: LCCOMB_X61_Y46_N10
\MemDados|ram~1595\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1595_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1594_combout\ & ((\MemDados|ram~1055_q\))) # (!\MemDados|ram~1594_combout\ & (\MemDados|ram~799_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~799_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~1055_q\,
	datad => \MemDados|ram~1594_combout\,
	combout => \MemDados|ram~1595_combout\);

-- Location: LCCOMB_X62_Y40_N28
\MemDados|ram~1596\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1596_combout\ = (\MemDados|ram~1593_combout\ & (((\MemDados|ram~1595_combout\) # (!\ULA|Mux31~2_combout\)))) # (!\MemDados|ram~1593_combout\ & (\MemDados|ram~1588_combout\ & (\ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1593_combout\,
	datab => \MemDados|ram~1588_combout\,
	datac => \ULA|Mux31~2_combout\,
	datad => \MemDados|ram~1595_combout\,
	combout => \MemDados|ram~1596_combout\);

-- Location: LCCOMB_X62_Y40_N18
\MemDados|ram~1607\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1607_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1596_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1606_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux27~1_combout\,
	datac => \MemDados|ram~1606_combout\,
	datad => \MemDados|ram~1596_combout\,
	combout => \MemDados|ram~1607_combout\);

-- Location: LCCOMB_X62_Y40_N14
\MemDados|q[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(25) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|ram~1607_combout\))) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|q\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|q\(25),
	datac => \MemDados|ram~1607_combout\,
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(25));

-- Location: FF_X55_Y42_N3
\BancoReg|ram[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[24]~24_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][24]~q\);

-- Location: LCCOMB_X52_Y42_N16
\BancoReg|Mux39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux39~2_combout\ = (\InstMem|ram~44_combout\ & (\BancoReg|ram[5][24]~q\ & ((!\InstMem|ram~38_combout\)))) # (!\InstMem|ram~44_combout\ & (((\BancoReg|ram[0][24]~q\) # (\InstMem|ram~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~44_combout\,
	datab => \BancoReg|ram[5][24]~q\,
	datac => \BancoReg|ram[0][24]~q\,
	datad => \InstMem|ram~38_combout\,
	combout => \BancoReg|Mux39~2_combout\);

-- Location: LCCOMB_X55_Y39_N6
\BancoReg|Mux39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux39~3_combout\ = (\BancoReg|Mux39~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \PC|DOUT\(1),
	datad => \BancoReg|Mux39~2_combout\,
	combout => \BancoReg|Mux39~3_combout\);

-- Location: LCCOMB_X56_Y38_N22
\MemDados|ram~222feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~222feeder_combout\ = \BancoReg|Mux39~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux39~3_combout\,
	combout => \MemDados|ram~222feeder_combout\);

-- Location: FF_X56_Y38_N23
\MemDados|ram~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~222feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~222_q\);

-- Location: FF_X56_Y40_N19
\MemDados|ram~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux39~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~286_q\);

-- Location: LCCOMB_X61_Y38_N0
\MemDados|ram~254feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~254feeder_combout\ = \BancoReg|Mux39~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux39~3_combout\,
	combout => \MemDados|ram~254feeder_combout\);

-- Location: FF_X61_Y38_N1
\MemDados|ram~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~254feeder_combout\,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~254_q\);

-- Location: LCCOMB_X58_Y38_N6
\MemDados|ram~190feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~190feeder_combout\ = \BancoReg|Mux39~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux39~3_combout\,
	combout => \MemDados|ram~190feeder_combout\);

-- Location: FF_X58_Y38_N7
\MemDados|ram~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~190feeder_combout\,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~190_q\);

-- Location: LCCOMB_X56_Y38_N8
\MemDados|ram~1578\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1578_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~254_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~190_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~254_q\,
	datac => \MemDados|ram~190_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1578_combout\);

-- Location: LCCOMB_X56_Y40_N18
\MemDados|ram~1579\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1579_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1578_combout\ & ((\MemDados|ram~286_q\))) # (!\MemDados|ram~1578_combout\ & (\MemDados|ram~222_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~222_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~286_q\,
	datad => \MemDados|ram~1578_combout\,
	combout => \MemDados|ram~1579_combout\);

-- Location: LCCOMB_X57_Y39_N30
\MemDados|ram~126feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~126feeder_combout\ = \BancoReg|Mux39~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux39~3_combout\,
	combout => \MemDados|ram~126feeder_combout\);

-- Location: FF_X57_Y39_N31
\MemDados|ram~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~126feeder_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~126_q\);

-- Location: FF_X56_Y40_N5
\MemDados|ram~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux39~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~158_q\);

-- Location: FF_X58_Y42_N25
\MemDados|ram~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux39~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~94_q\);

-- Location: FF_X57_Y42_N19
\MemDados|ram~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux39~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~62_q\);

-- Location: LCCOMB_X57_Y42_N18
\MemDados|ram~1580\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1580_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~94_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~62_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~94_q\,
	datac => \MemDados|ram~62_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1580_combout\);

-- Location: LCCOMB_X56_Y40_N4
\MemDados|ram~1581\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1581_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1580_combout\ & ((\MemDados|ram~158_q\))) # (!\MemDados|ram~1580_combout\ & (\MemDados|ram~126_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~126_q\,
	datac => \MemDados|ram~158_q\,
	datad => \MemDados|ram~1580_combout\,
	combout => \MemDados|ram~1581_combout\);

-- Location: LCCOMB_X56_Y40_N6
\MemDados|ram~1582\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1582_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~1579_combout\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~1581_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~1579_combout\,
	datac => \MemDados|ram~1581_combout\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1582_combout\);

-- Location: LCCOMB_X62_Y43_N22
\MemDados|ram~478feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~478feeder_combout\ = \BancoReg|Mux39~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux39~3_combout\,
	combout => \MemDados|ram~478feeder_combout\);

-- Location: FF_X62_Y43_N23
\MemDados|ram~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~478feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~478_q\);

-- Location: FF_X61_Y43_N21
\MemDados|ram~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux39~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~542_q\);

-- Location: LCCOMB_X62_Y41_N0
\MemDados|ram~510feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~510feeder_combout\ = \BancoReg|Mux39~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux39~3_combout\,
	combout => \MemDados|ram~510feeder_combout\);

-- Location: FF_X62_Y41_N1
\MemDados|ram~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~510feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~510_q\);

-- Location: FF_X62_Y43_N5
\MemDados|ram~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux39~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~446_q\);

-- Location: LCCOMB_X62_Y43_N4
\MemDados|ram~1583\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1583_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~510_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~446_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~510_q\,
	datac => \MemDados|ram~446_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1583_combout\);

-- Location: LCCOMB_X61_Y43_N20
\MemDados|ram~1584\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1584_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1583_combout\ & ((\MemDados|ram~542_q\))) # (!\MemDados|ram~1583_combout\ & (\MemDados|ram~478_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~478_q\,
	datac => \MemDados|ram~542_q\,
	datad => \MemDados|ram~1583_combout\,
	combout => \MemDados|ram~1584_combout\);

-- Location: LCCOMB_X58_Y44_N14
\MemDados|ram~414feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~414feeder_combout\ = \BancoReg|Mux39~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux39~3_combout\,
	combout => \MemDados|ram~414feeder_combout\);

-- Location: FF_X58_Y44_N15
\MemDados|ram~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~414feeder_combout\,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~414_q\);

-- Location: FF_X57_Y44_N19
\MemDados|ram~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux39~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~382_q\);

-- Location: LCCOMB_X59_Y41_N20
\MemDados|ram~350feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~350feeder_combout\ = \BancoReg|Mux39~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux39~3_combout\,
	combout => \MemDados|ram~350feeder_combout\);

-- Location: FF_X59_Y41_N21
\MemDados|ram~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~350feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~350_q\);

-- Location: FF_X58_Y44_N29
\MemDados|ram~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux39~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~318_q\);

-- Location: LCCOMB_X58_Y44_N28
\MemDados|ram~1576\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1576_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~350_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~318_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~350_q\,
	datac => \MemDados|ram~318_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1576_combout\);

-- Location: LCCOMB_X57_Y44_N18
\MemDados|ram~1577\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1577_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1576_combout\ & (\MemDados|ram~414_q\)) # (!\MemDados|ram~1576_combout\ & ((\MemDados|ram~382_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~414_q\,
	datac => \MemDados|ram~382_q\,
	datad => \MemDados|ram~1576_combout\,
	combout => \MemDados|ram~1577_combout\);

-- Location: LCCOMB_X56_Y40_N16
\MemDados|ram~1585\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1585_combout\ = (\MemDados|ram~1582_combout\ & ((\MemDados|ram~1584_combout\) # ((!\ULA|Mux28~1_combout\)))) # (!\MemDados|ram~1582_combout\ & (((\MemDados|ram~1577_combout\ & \ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1582_combout\,
	datab => \MemDados|ram~1584_combout\,
	datac => \MemDados|ram~1577_combout\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1585_combout\);

-- Location: LCCOMB_X67_Y42_N0
\MemDados|ram~862feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~862feeder_combout\ = \BancoReg|Mux39~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux39~3_combout\,
	combout => \MemDados|ram~862feeder_combout\);

-- Location: FF_X67_Y42_N1
\MemDados|ram~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~862feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~862_q\);

-- Location: FF_X61_Y39_N23
\MemDados|ram~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux39~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~990_q\);

-- Location: LCCOMB_X63_Y42_N6
\MemDados|ram~734feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~734feeder_combout\ = \BancoReg|Mux39~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux39~3_combout\,
	combout => \MemDados|ram~734feeder_combout\);

-- Location: FF_X63_Y42_N7
\MemDados|ram~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~734feeder_combout\,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~734_q\);

-- Location: FF_X61_Y39_N17
\MemDados|ram~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux39~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~606_q\);

-- Location: LCCOMB_X61_Y39_N16
\MemDados|ram~1568\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1568_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~734_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~606_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~734_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~606_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1568_combout\);

-- Location: LCCOMB_X61_Y39_N22
\MemDados|ram~1569\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1569_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1568_combout\ & ((\MemDados|ram~990_q\))) # (!\MemDados|ram~1568_combout\ & (\MemDados|ram~862_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~862_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~990_q\,
	datad => \MemDados|ram~1568_combout\,
	combout => \MemDados|ram~1569_combout\);

-- Location: LCCOMB_X59_Y39_N6
\MemDados|ram~702feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~702feeder_combout\ = \BancoReg|Mux39~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux39~3_combout\,
	combout => \MemDados|ram~702feeder_combout\);

-- Location: FF_X59_Y39_N7
\MemDados|ram~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~702feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~702_q\);

-- Location: FF_X58_Y39_N3
\MemDados|ram~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux39~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~958_q\);

-- Location: LCCOMB_X58_Y47_N30
\MemDados|ram~830feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~830feeder_combout\ = \BancoReg|Mux39~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux39~3_combout\,
	combout => \MemDados|ram~830feeder_combout\);

-- Location: FF_X58_Y47_N31
\MemDados|ram~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~830feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~830_q\);

-- Location: FF_X58_Y39_N29
\MemDados|ram~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux39~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~574_q\);

-- Location: LCCOMB_X58_Y39_N28
\MemDados|ram~1570\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1570_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~830_q\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~574_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~830_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~574_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1570_combout\);

-- Location: LCCOMB_X58_Y39_N2
\MemDados|ram~1571\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1571_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1570_combout\ & ((\MemDados|ram~958_q\))) # (!\MemDados|ram~1570_combout\ & (\MemDados|ram~702_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~702_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~958_q\,
	datad => \MemDados|ram~1570_combout\,
	combout => \MemDados|ram~1571_combout\);

-- Location: LCCOMB_X57_Y40_N28
\MemDados|ram~1572\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1572_combout\ = (\ULA|Mux31~2_combout\ & ((\ULA|Mux30~1_combout\) # ((\MemDados|ram~1569_combout\)))) # (!\ULA|Mux31~2_combout\ & (!\ULA|Mux30~1_combout\ & ((\MemDados|ram~1571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~1569_combout\,
	datad => \MemDados|ram~1571_combout\,
	combout => \MemDados|ram~1572_combout\);

-- Location: LCCOMB_X57_Y47_N24
\MemDados|ram~766feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~766feeder_combout\ = \BancoReg|Mux39~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux39~3_combout\,
	combout => \MemDados|ram~766feeder_combout\);

-- Location: FF_X57_Y47_N25
\MemDados|ram~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~766feeder_combout\,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~766_q\);

-- Location: LCCOMB_X56_Y47_N12
\MemDados|ram~638feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~638feeder_combout\ = \BancoReg|Mux39~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux39~3_combout\,
	combout => \MemDados|ram~638feeder_combout\);

-- Location: FF_X56_Y47_N13
\MemDados|ram~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~638feeder_combout\,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~638_q\);

-- Location: LCCOMB_X56_Y45_N18
\MemDados|ram~894feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~894feeder_combout\ = \BancoReg|Mux39~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux39~3_combout\,
	combout => \MemDados|ram~894feeder_combout\);

-- Location: FF_X56_Y45_N19
\MemDados|ram~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~894feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~894_q\);

-- Location: LCCOMB_X56_Y47_N26
\MemDados|ram~1566\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1566_combout\ = (\ULA|Mux28~1_combout\ & (((\MemDados|ram~894_q\) # (\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (\MemDados|ram~638_q\ & ((!\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~638_q\,
	datab => \MemDados|ram~894_q\,
	datac => \ULA|Mux28~1_combout\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1566_combout\);

-- Location: LCCOMB_X58_Y46_N28
\MemDados|ram~1022feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1022feeder_combout\ = \BancoReg|Mux39~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux39~3_combout\,
	combout => \MemDados|ram~1022feeder_combout\);

-- Location: FF_X58_Y46_N29
\MemDados|ram~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1022feeder_combout\,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1022_q\);

-- Location: LCCOMB_X56_Y47_N20
\MemDados|ram~1567\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1567_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1566_combout\ & ((\MemDados|ram~1022_q\))) # (!\MemDados|ram~1566_combout\ & (\MemDados|ram~766_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~766_q\,
	datac => \MemDados|ram~1566_combout\,
	datad => \MemDados|ram~1022_q\,
	combout => \MemDados|ram~1567_combout\);

-- Location: LCCOMB_X60_Y46_N28
\MemDados|ram~926feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~926feeder_combout\ = \BancoReg|Mux39~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux39~3_combout\,
	combout => \MemDados|ram~926feeder_combout\);

-- Location: FF_X60_Y46_N29
\MemDados|ram~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~926feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~926_q\);

-- Location: FF_X61_Y46_N31
\MemDados|ram~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux39~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1054_q\);

-- Location: LCCOMB_X61_Y46_N20
\MemDados|ram~798feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~798feeder_combout\ = \BancoReg|Mux39~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux39~3_combout\,
	combout => \MemDados|ram~798feeder_combout\);

-- Location: FF_X61_Y46_N21
\MemDados|ram~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~798feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~798_q\);

-- Location: FF_X60_Y46_N31
\MemDados|ram~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux39~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~670_q\);

-- Location: LCCOMB_X60_Y46_N30
\MemDados|ram~1573\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1573_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~798_q\) # ((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~670_q\ & !\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~798_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~670_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1573_combout\);

-- Location: LCCOMB_X61_Y46_N30
\MemDados|ram~1574\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1574_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1573_combout\ & ((\MemDados|ram~1054_q\))) # (!\MemDados|ram~1573_combout\ & (\MemDados|ram~926_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~926_q\,
	datac => \MemDados|ram~1054_q\,
	datad => \MemDados|ram~1573_combout\,
	combout => \MemDados|ram~1574_combout\);

-- Location: LCCOMB_X56_Y40_N20
\MemDados|ram~1575\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1575_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1572_combout\ & ((\MemDados|ram~1574_combout\))) # (!\MemDados|ram~1572_combout\ & (\MemDados|ram~1567_combout\)))) # (!\ULA|Mux30~1_combout\ & (\MemDados|ram~1572_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~1572_combout\,
	datac => \MemDados|ram~1567_combout\,
	datad => \MemDados|ram~1574_combout\,
	combout => \MemDados|ram~1575_combout\);

-- Location: LCCOMB_X56_Y40_N2
\MemDados|ram~1586\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1586_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1575_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1585_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux27~1_combout\,
	datac => \MemDados|ram~1585_combout\,
	datad => \MemDados|ram~1575_combout\,
	combout => \MemDados|ram~1586_combout\);

-- Location: LCCOMB_X56_Y40_N14
\MemDados|q[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(24) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|ram~1586_combout\))) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|q\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|q\(24),
	datac => \MemDados|ram~1586_combout\,
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(24));

-- Location: LCCOMB_X52_Y42_N18
\muxRtImm|C[24]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[24]~97_combout\ = (\BancoReg|Mux39~2_combout\ & (!\InstMem|ram~44_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \BancoReg|Mux39~2_combout\,
	datac => \InstMem|ram~44_combout\,
	datad => \PC|DOUT\(1),
	combout => \muxRtImm|C[24]~97_combout\);

-- Location: LCCOMB_X53_Y41_N14
\BancoReg|Mux40~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux40~3_combout\ = (\BancoReg|Mux40~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \BancoReg|Mux40~2_combout\,
	datad => \PC|DOUT\(1),
	combout => \BancoReg|Mux40~3_combout\);

-- Location: LCCOMB_X62_Y40_N16
\MemDados|ram~989feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~989feeder_combout\ = \BancoReg|Mux40~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux40~3_combout\,
	combout => \MemDados|ram~989feeder_combout\);

-- Location: FF_X62_Y40_N17
\MemDados|ram~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~989feeder_combout\,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~989_q\);

-- Location: LCCOMB_X63_Y42_N4
\MemDados|ram~733feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~733feeder_combout\ = \BancoReg|Mux40~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux40~3_combout\,
	combout => \MemDados|ram~733feeder_combout\);

-- Location: FF_X63_Y42_N5
\MemDados|ram~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~733feeder_combout\,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~733_q\);

-- Location: LCCOMB_X67_Y42_N26
\MemDados|ram~861feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~861feeder_combout\ = \BancoReg|Mux40~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux40~3_combout\,
	combout => \MemDados|ram~861feeder_combout\);

-- Location: FF_X67_Y42_N27
\MemDados|ram~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~861feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~861_q\);

-- Location: LCCOMB_X62_Y40_N10
\MemDados|ram~605feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~605feeder_combout\ = \BancoReg|Mux40~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux40~3_combout\,
	combout => \MemDados|ram~605feeder_combout\);

-- Location: FF_X62_Y40_N11
\MemDados|ram~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~605feeder_combout\,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~605_q\);

-- Location: LCCOMB_X63_Y40_N16
\MemDados|ram~1545\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1545_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~861_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((!\ULA|Mux29~1_combout\ & \MemDados|ram~605_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~861_q\,
	datac => \ULA|Mux29~1_combout\,
	datad => \MemDados|ram~605_q\,
	combout => \MemDados|ram~1545_combout\);

-- Location: LCCOMB_X63_Y40_N30
\MemDados|ram~1546\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1546_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1545_combout\ & (\MemDados|ram~989_q\)) # (!\MemDados|ram~1545_combout\ & ((\MemDados|ram~733_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~989_q\,
	datab => \MemDados|ram~733_q\,
	datac => \ULA|Mux29~1_combout\,
	datad => \MemDados|ram~1545_combout\,
	combout => \MemDados|ram~1546_combout\);

-- Location: LCCOMB_X59_Y46_N10
\MemDados|ram~797feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~797feeder_combout\ = \BancoReg|Mux40~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux40~3_combout\,
	combout => \MemDados|ram~797feeder_combout\);

-- Location: FF_X59_Y46_N11
\MemDados|ram~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~797feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~797_q\);

-- Location: FF_X60_Y47_N29
\MemDados|ram~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux40~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1053_q\);

-- Location: LCCOMB_X60_Y45_N24
\MemDados|ram~925feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~925feeder_combout\ = \BancoReg|Mux40~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux40~3_combout\,
	combout => \MemDados|ram~925feeder_combout\);

-- Location: FF_X60_Y45_N25
\MemDados|ram~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~925feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~925_q\);

-- Location: FF_X60_Y45_N31
\MemDados|ram~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux40~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~669_q\);

-- Location: LCCOMB_X60_Y45_N30
\MemDados|ram~1552\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1552_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~925_q\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~669_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~925_q\,
	datac => \MemDados|ram~669_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1552_combout\);

-- Location: LCCOMB_X60_Y47_N28
\MemDados|ram~1553\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1553_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1552_combout\ & ((\MemDados|ram~1053_q\))) # (!\MemDados|ram~1552_combout\ & (\MemDados|ram~797_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~797_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~1053_q\,
	datad => \MemDados|ram~1552_combout\,
	combout => \MemDados|ram~1553_combout\);

-- Location: FF_X58_Y42_N27
\MemDados|ram~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux40~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~829_q\);

-- Location: FF_X58_Y39_N15
\MemDados|ram~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux40~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~957_q\);

-- Location: LCCOMB_X59_Y39_N4
\MemDados|ram~701feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~701feeder_combout\ = \BancoReg|Mux40~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux40~3_combout\,
	combout => \MemDados|ram~701feeder_combout\);

-- Location: FF_X59_Y39_N5
\MemDados|ram~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~701feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~701_q\);

-- Location: FF_X58_Y39_N21
\MemDados|ram~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux40~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~573_q\);

-- Location: LCCOMB_X58_Y39_N20
\MemDados|ram~1549\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1549_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~701_q\) # ((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~573_q\ & !\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~701_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~573_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1549_combout\);

-- Location: LCCOMB_X58_Y39_N14
\MemDados|ram~1550\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1550_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1549_combout\ & ((\MemDados|ram~957_q\))) # (!\MemDados|ram~1549_combout\ & (\MemDados|ram~829_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~829_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~957_q\,
	datad => \MemDados|ram~1549_combout\,
	combout => \MemDados|ram~1550_combout\);

-- Location: LCCOMB_X55_Y46_N6
\MemDados|ram~1021feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1021feeder_combout\ = \BancoReg|Mux40~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux40~3_combout\,
	combout => \MemDados|ram~1021feeder_combout\);

-- Location: FF_X55_Y46_N7
\MemDados|ram~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1021feeder_combout\,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1021_q\);

-- Location: LCCOMB_X57_Y45_N20
\MemDados|ram~893feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~893feeder_combout\ = \BancoReg|Mux40~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux40~3_combout\,
	combout => \MemDados|ram~893feeder_combout\);

-- Location: FF_X57_Y45_N21
\MemDados|ram~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~893feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~893_q\);

-- Location: LCCOMB_X57_Y46_N0
\MemDados|ram~637feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~637feeder_combout\ = \BancoReg|Mux40~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux40~3_combout\,
	combout => \MemDados|ram~637feeder_combout\);

-- Location: FF_X57_Y46_N1
\MemDados|ram~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~637feeder_combout\,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~637_q\);

-- Location: LCCOMB_X58_Y45_N22
\MemDados|ram~765feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~765feeder_combout\ = \BancoReg|Mux40~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux40~3_combout\,
	combout => \MemDados|ram~765feeder_combout\);

-- Location: FF_X58_Y45_N23
\MemDados|ram~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~765feeder_combout\,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~765_q\);

-- Location: LCCOMB_X63_Y46_N2
\MemDados|ram~1547\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1547_combout\ = (\ULA|Mux29~1_combout\ & (((\MemDados|ram~765_q\) # (\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (\MemDados|ram~637_q\ & ((!\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~637_q\,
	datab => \MemDados|ram~765_q\,
	datac => \ULA|Mux29~1_combout\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1547_combout\);

-- Location: LCCOMB_X63_Y44_N20
\MemDados|ram~1548\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1548_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1547_combout\ & (\MemDados|ram~1021_q\)) # (!\MemDados|ram~1547_combout\ & ((\MemDados|ram~893_q\))))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1021_q\,
	datab => \MemDados|ram~893_q\,
	datac => \ULA|Mux28~1_combout\,
	datad => \MemDados|ram~1547_combout\,
	combout => \MemDados|ram~1548_combout\);

-- Location: LCCOMB_X63_Y44_N14
\MemDados|ram~1551\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1551_combout\ = (\ULA|Mux30~1_combout\ & (((\MemDados|ram~1548_combout\) # (\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (\MemDados|ram~1550_combout\ & ((!\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1550_combout\,
	datab => \MemDados|ram~1548_combout\,
	datac => \ULA|Mux30~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1551_combout\);

-- Location: LCCOMB_X63_Y44_N28
\MemDados|ram~1554\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1554_combout\ = (\MemDados|ram~1551_combout\ & (((\MemDados|ram~1553_combout\) # (!\ULA|Mux31~2_combout\)))) # (!\MemDados|ram~1551_combout\ & (\MemDados|ram~1546_combout\ & ((\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1546_combout\,
	datab => \MemDados|ram~1553_combout\,
	datac => \MemDados|ram~1551_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1554_combout\);

-- Location: LCCOMB_X59_Y41_N30
\MemDados|ram~349feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~349feeder_combout\ = \BancoReg|Mux40~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux40~3_combout\,
	combout => \MemDados|ram~349feeder_combout\);

-- Location: FF_X59_Y41_N31
\MemDados|ram~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~349feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~349_q\);

-- Location: FF_X58_Y44_N23
\MemDados|ram~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux40~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~413_q\);

-- Location: LCCOMB_X62_Y44_N26
\MemDados|ram~381feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~381feeder_combout\ = \BancoReg|Mux40~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux40~3_combout\,
	combout => \MemDados|ram~381feeder_combout\);

-- Location: FF_X62_Y44_N27
\MemDados|ram~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~381feeder_combout\,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~381_q\);

-- Location: FF_X58_Y44_N1
\MemDados|ram~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux40~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~317_q\);

-- Location: LCCOMB_X58_Y44_N0
\MemDados|ram~1557\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1557_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~381_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~317_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~381_q\,
	datac => \MemDados|ram~317_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1557_combout\);

-- Location: LCCOMB_X58_Y44_N22
\MemDados|ram~1558\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1558_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1557_combout\ & ((\MemDados|ram~413_q\))) # (!\MemDados|ram~1557_combout\ & (\MemDados|ram~349_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~349_q\,
	datac => \MemDados|ram~413_q\,
	datad => \MemDados|ram~1557_combout\,
	combout => \MemDados|ram~1558_combout\);

-- Location: LCCOMB_X56_Y42_N26
\MemDados|ram~1812\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1812_combout\ = !\BancoReg|Mux40~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux40~3_combout\,
	combout => \MemDados|ram~1812_combout\);

-- Location: FF_X56_Y42_N27
\MemDados|ram~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1812_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~93_q\);

-- Location: FF_X59_Y42_N19
\MemDados|ram~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux40~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~157_q\);

-- Location: LCCOMB_X57_Y39_N4
\MemDados|ram~125feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~125feeder_combout\ = \BancoReg|Mux40~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux40~3_combout\,
	combout => \MemDados|ram~125feeder_combout\);

-- Location: FF_X57_Y39_N5
\MemDados|ram~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~125feeder_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~125_q\);

-- Location: FF_X60_Y42_N27
\MemDados|ram~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux40~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~61_q\);

-- Location: LCCOMB_X60_Y42_N26
\MemDados|ram~1559\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1559_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~125_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~61_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~125_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~61_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1559_combout\);

-- Location: LCCOMB_X59_Y42_N18
\MemDados|ram~1560\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1560_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1559_combout\ & ((\MemDados|ram~157_q\))) # (!\MemDados|ram~1559_combout\ & (!\MemDados|ram~93_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~93_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~157_q\,
	datad => \MemDados|ram~1559_combout\,
	combout => \MemDados|ram~1560_combout\);

-- Location: LCCOMB_X59_Y42_N24
\MemDados|ram~1561\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1561_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1558_combout\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1560_combout\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1558_combout\,
	datab => \MemDados|ram~1560_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1561_combout\);

-- Location: LCCOMB_X63_Y41_N24
\MemDados|ram~509feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~509feeder_combout\ = \BancoReg|Mux40~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux40~3_combout\,
	combout => \MemDados|ram~509feeder_combout\);

-- Location: FF_X63_Y41_N25
\MemDados|ram~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~509feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~509_q\);

-- Location: FF_X63_Y43_N29
\MemDados|ram~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux40~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~541_q\);

-- Location: LCCOMB_X62_Y44_N28
\MemDados|ram~477feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~477feeder_combout\ = \BancoReg|Mux40~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux40~3_combout\,
	combout => \MemDados|ram~477feeder_combout\);

-- Location: FF_X62_Y44_N29
\MemDados|ram~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~477feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~477_q\);

-- Location: FF_X62_Y43_N25
\MemDados|ram~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux40~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~445_q\);

-- Location: LCCOMB_X62_Y43_N24
\MemDados|ram~1562\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1562_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~477_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~445_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~477_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~445_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1562_combout\);

-- Location: LCCOMB_X63_Y43_N28
\MemDados|ram~1563\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1563_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1562_combout\ & ((\MemDados|ram~541_q\))) # (!\MemDados|ram~1562_combout\ & (\MemDados|ram~509_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~509_q\,
	datac => \MemDados|ram~541_q\,
	datad => \MemDados|ram~1562_combout\,
	combout => \MemDados|ram~1563_combout\);

-- Location: LCCOMB_X59_Y40_N30
\MemDados|ram~285feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~285feeder_combout\ = \BancoReg|Mux40~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux40~3_combout\,
	combout => \MemDados|ram~285feeder_combout\);

-- Location: FF_X59_Y40_N31
\MemDados|ram~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~285feeder_combout\,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~285_q\);

-- Location: FF_X60_Y38_N5
\MemDados|ram~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux40~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~253_q\);

-- Location: LCCOMB_X57_Y38_N6
\MemDados|ram~221feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~221feeder_combout\ = \BancoReg|Mux40~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux40~3_combout\,
	combout => \MemDados|ram~221feeder_combout\);

-- Location: FF_X57_Y38_N7
\MemDados|ram~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~221feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~221_q\);

-- Location: FF_X60_Y38_N31
\MemDados|ram~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux40~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~189_q\);

-- Location: LCCOMB_X60_Y38_N30
\MemDados|ram~1555\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1555_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~221_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~189_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~221_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~189_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1555_combout\);

-- Location: LCCOMB_X60_Y38_N4
\MemDados|ram~1556\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1556_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1555_combout\ & (\MemDados|ram~285_q\)) # (!\MemDados|ram~1555_combout\ & ((\MemDados|ram~253_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1555_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~285_q\,
	datac => \MemDados|ram~253_q\,
	datad => \MemDados|ram~1555_combout\,
	combout => \MemDados|ram~1556_combout\);

-- Location: LCCOMB_X59_Y42_N2
\MemDados|ram~1564\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1564_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1561_combout\ & (\MemDados|ram~1563_combout\)) # (!\MemDados|ram~1561_combout\ & ((\MemDados|ram~1556_combout\))))) # (!\ULA|Mux29~1_combout\ & (\MemDados|ram~1561_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~1561_combout\,
	datac => \MemDados|ram~1563_combout\,
	datad => \MemDados|ram~1556_combout\,
	combout => \MemDados|ram~1564_combout\);

-- Location: LCCOMB_X59_Y42_N16
\MemDados|ram~1565\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1565_combout\ = (\ULA|Mux27~1_combout\ & (\MemDados|ram~1554_combout\)) # (!\ULA|Mux27~1_combout\ & ((\MemDados|ram~1564_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|ram~1554_combout\,
	datac => \MemDados|ram~1564_combout\,
	datad => \ULA|Mux27~1_combout\,
	combout => \MemDados|ram~1565_combout\);

-- Location: LCCOMB_X59_Y42_N26
\MemDados|q[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(23) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|ram~1565_combout\))) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|q\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|q\(23),
	datab => \MemDados|ram~1565_combout\,
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(23));

-- Location: FF_X54_Y40_N29
\BancoReg|ram[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[22]~22_combout\,
	sload => VCC,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][22]~q\);

-- Location: LCCOMB_X54_Y40_N0
\BancoReg|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux9~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][22]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (((\BancoReg|ram[0][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~41_combout\,
	datab => \PC|DOUT\(0),
	datac => \PC|DOUT\(1),
	datad => \BancoReg|ram[0][22]~q\,
	combout => \BancoReg|Mux9~0_combout\);

-- Location: FF_X54_Y40_N11
\BancoReg|ram[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[22]~22_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][22]~q\);

-- Location: LCCOMB_X54_Y40_N30
\BancoReg|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux9~1_combout\ = (\BancoReg|Mux9~0_combout\) # ((\InstMem|ram~42_combout\ & \BancoReg|ram[4][22]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux9~0_combout\,
	datac => \InstMem|ram~42_combout\,
	datad => \BancoReg|ram[4][22]~q\,
	combout => \BancoReg|Mux9~1_combout\);

-- Location: FF_X54_Y39_N13
\BancoReg|ram[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[21]~21_combout\,
	sload => VCC,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][21]~q\);

-- Location: FF_X55_Y39_N21
\BancoReg|ram[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[21]~21_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][21]~q\);

-- Location: LCCOMB_X54_Y39_N24
\BancoReg|Mux42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux42~2_combout\ = (\InstMem|ram~38_combout\ & (((!\InstMem|ram~44_combout\)))) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & ((\BancoReg|ram[5][21]~q\))) # (!\InstMem|ram~44_combout\ & (\BancoReg|ram[0][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][21]~q\,
	datab => \InstMem|ram~38_combout\,
	datac => \InstMem|ram~44_combout\,
	datad => \BancoReg|ram[5][21]~q\,
	combout => \BancoReg|Mux42~2_combout\);

-- Location: LCCOMB_X54_Y39_N10
\muxRtImm|C[21]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[21]~100_combout\ = (!\InstMem|ram~44_combout\ & (\BancoReg|Mux42~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~44_combout\,
	datab => \InstMem|ram~38_combout\,
	datac => \PC|DOUT\(1),
	datad => \BancoReg|Mux42~2_combout\,
	combout => \muxRtImm|C[21]~100_combout\);

-- Location: LCCOMB_X54_Y45_N24
\BancoReg|Mux44~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux44~3_combout\ = (\BancoReg|Mux44~2_combout\ & ((!\InstMem|ram~38_combout\) # (!\PC|DOUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \InstMem|ram~38_combout\,
	datad => \BancoReg|Mux44~2_combout\,
	combout => \BancoReg|Mux44~3_combout\);

-- Location: LCCOMB_X56_Y45_N28
\MemDados|ram~89feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~89feeder_combout\ = \BancoReg|Mux44~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux44~3_combout\,
	combout => \MemDados|ram~89feeder_combout\);

-- Location: FF_X56_Y45_N29
\MemDados|ram~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~89feeder_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~89_q\);

-- Location: FF_X56_Y44_N29
\MemDados|ram~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux44~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~153_q\);

-- Location: LCCOMB_X52_Y39_N20
\MemDados|ram~1808\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1808_combout\ = !\BancoReg|Mux44~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux44~3_combout\,
	combout => \MemDados|ram~1808_combout\);

-- Location: FF_X52_Y39_N21
\MemDados|ram~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1808_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~121_q\);

-- Location: FF_X54_Y42_N31
\MemDados|ram~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux44~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~57_q\);

-- Location: LCCOMB_X52_Y44_N18
\MemDados|ram~1475\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1475_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)) # (!\MemDados|ram~121_q\))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~57_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~121_q\,
	datab => \MemDados|ram~57_q\,
	datac => \ULA|Mux30~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1475_combout\);

-- Location: LCCOMB_X56_Y44_N28
\MemDados|ram~1476\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1476_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1475_combout\ & ((\MemDados|ram~153_q\))) # (!\MemDados|ram~1475_combout\ & (\MemDados|ram~89_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1475_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~89_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~153_q\,
	datad => \MemDados|ram~1475_combout\,
	combout => \MemDados|ram~1476_combout\);

-- Location: LCCOMB_X59_Y41_N14
\MemDados|ram~345feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~345feeder_combout\ = \BancoReg|Mux44~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux44~3_combout\,
	combout => \MemDados|ram~345feeder_combout\);

-- Location: FF_X59_Y41_N15
\MemDados|ram~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~345feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~345_q\);

-- Location: FF_X60_Y41_N1
\MemDados|ram~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux44~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~409_q\);

-- Location: FF_X57_Y44_N21
\MemDados|ram~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux44~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~377_q\);

-- Location: FF_X59_Y41_N25
\MemDados|ram~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux44~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~313_q\);

-- Location: LCCOMB_X59_Y41_N24
\MemDados|ram~1473\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1473_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~377_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~313_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~377_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~313_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1473_combout\);

-- Location: LCCOMB_X60_Y41_N0
\MemDados|ram~1474\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1474_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1473_combout\ & ((\MemDados|ram~409_q\))) # (!\MemDados|ram~1473_combout\ & (\MemDados|ram~345_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~345_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~409_q\,
	datad => \MemDados|ram~1473_combout\,
	combout => \MemDados|ram~1474_combout\);

-- Location: LCCOMB_X56_Y44_N30
\MemDados|ram~1477\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1477_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & ((\MemDados|ram~1474_combout\))) # (!\ULA|Mux28~1_combout\ & (\MemDados|ram~1476_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~1476_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \MemDados|ram~1474_combout\,
	combout => \MemDados|ram~1477_combout\);

-- Location: LCCOMB_X62_Y41_N16
\MemDados|ram~505feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~505feeder_combout\ = \BancoReg|Mux44~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux44~3_combout\,
	combout => \MemDados|ram~505feeder_combout\);

-- Location: FF_X62_Y41_N17
\MemDados|ram~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~505feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~505_q\);

-- Location: FF_X60_Y43_N19
\MemDados|ram~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux44~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~537_q\);

-- Location: LCCOMB_X61_Y40_N2
\MemDados|ram~473feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~473feeder_combout\ = \BancoReg|Mux44~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux44~3_combout\,
	combout => \MemDados|ram~473feeder_combout\);

-- Location: FF_X61_Y40_N3
\MemDados|ram~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~473feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~473_q\);

-- Location: FF_X60_Y43_N13
\MemDados|ram~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux44~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~441_q\);

-- Location: LCCOMB_X60_Y43_N12
\MemDados|ram~1478\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1478_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~473_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~441_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~473_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~441_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1478_combout\);

-- Location: LCCOMB_X60_Y43_N18
\MemDados|ram~1479\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1479_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1478_combout\ & ((\MemDados|ram~537_q\))) # (!\MemDados|ram~1478_combout\ & (\MemDados|ram~505_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~505_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~537_q\,
	datad => \MemDados|ram~1478_combout\,
	combout => \MemDados|ram~1479_combout\);

-- Location: FF_X60_Y40_N1
\MemDados|ram~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux44~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~281_q\);

-- Location: FF_X60_Y38_N9
\MemDados|ram~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux44~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~249_q\);

-- Location: LCCOMB_X57_Y38_N14
\MemDados|ram~217feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~217feeder_combout\ = \BancoReg|Mux44~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux44~3_combout\,
	combout => \MemDados|ram~217feeder_combout\);

-- Location: FF_X57_Y38_N15
\MemDados|ram~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~217feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~217_q\);

-- Location: FF_X60_Y38_N11
\MemDados|ram~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux44~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~185_q\);

-- Location: LCCOMB_X60_Y38_N10
\MemDados|ram~1471\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1471_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~217_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~185_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~217_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~185_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1471_combout\);

-- Location: LCCOMB_X60_Y38_N8
\MemDados|ram~1472\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1472_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1471_combout\ & (\MemDados|ram~281_q\)) # (!\MemDados|ram~1471_combout\ & ((\MemDados|ram~249_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~281_q\,
	datac => \MemDados|ram~249_q\,
	datad => \MemDados|ram~1471_combout\,
	combout => \MemDados|ram~1472_combout\);

-- Location: LCCOMB_X56_Y44_N16
\MemDados|ram~1480\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1480_combout\ = (\MemDados|ram~1477_combout\ & (((\MemDados|ram~1479_combout\)) # (!\ULA|Mux29~1_combout\))) # (!\MemDados|ram~1477_combout\ & (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1477_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~1479_combout\,
	datad => \MemDados|ram~1472_combout\,
	combout => \MemDados|ram~1480_combout\);

-- Location: LCCOMB_X62_Y42_N14
\MemDados|ram~985feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~985feeder_combout\ = \BancoReg|Mux44~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux44~3_combout\,
	combout => \MemDados|ram~985feeder_combout\);

-- Location: FF_X62_Y42_N15
\MemDados|ram~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~985feeder_combout\,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~985_q\);

-- Location: FF_X63_Y42_N29
\MemDados|ram~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux44~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~729_q\);

-- Location: LCCOMB_X67_Y42_N10
\MemDados|ram~857feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~857feeder_combout\ = \BancoReg|Mux44~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux44~3_combout\,
	combout => \MemDados|ram~857feeder_combout\);

-- Location: FF_X67_Y42_N11
\MemDados|ram~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~857feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~857_q\);

-- Location: FF_X62_Y39_N19
\MemDados|ram~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux44~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~601_q\);

-- Location: LCCOMB_X62_Y39_N18
\MemDados|ram~1461\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1461_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~857_q\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~601_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~857_q\,
	datac => \MemDados|ram~601_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1461_combout\);

-- Location: LCCOMB_X63_Y42_N28
\MemDados|ram~1462\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1462_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1461_combout\ & (\MemDados|ram~985_q\)) # (!\MemDados|ram~1461_combout\ & ((\MemDados|ram~729_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~985_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~729_q\,
	datad => \MemDados|ram~1461_combout\,
	combout => \MemDados|ram~1462_combout\);

-- Location: LCCOMB_X56_Y45_N2
\MemDados|ram~889feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~889feeder_combout\ = \BancoReg|Mux44~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux44~3_combout\,
	combout => \MemDados|ram~889feeder_combout\);

-- Location: FF_X56_Y45_N3
\MemDados|ram~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~889feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~889_q\);

-- Location: FF_X58_Y46_N31
\MemDados|ram~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux44~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1017_q\);

-- Location: LCCOMB_X58_Y45_N12
\MemDados|ram~761feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~761feeder_combout\ = \BancoReg|Mux44~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux44~3_combout\,
	combout => \MemDados|ram~761feeder_combout\);

-- Location: FF_X58_Y45_N13
\MemDados|ram~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~761feeder_combout\,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~761_q\);

-- Location: FF_X57_Y46_N3
\MemDados|ram~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux44~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~633_q\);

-- Location: LCCOMB_X57_Y46_N2
\MemDados|ram~1463\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1463_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~761_q\) # ((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~633_q\ & !\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~761_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~633_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1463_combout\);

-- Location: LCCOMB_X58_Y46_N30
\MemDados|ram~1464\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1464_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1463_combout\ & ((\MemDados|ram~1017_q\))) # (!\MemDados|ram~1463_combout\ & (\MemDados|ram~889_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1463_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~889_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1017_q\,
	datad => \MemDados|ram~1463_combout\,
	combout => \MemDados|ram~1464_combout\);

-- Location: LCCOMB_X58_Y45_N26
\MemDados|ram~825feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~825feeder_combout\ = \BancoReg|Mux44~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux44~3_combout\,
	combout => \MemDados|ram~825feeder_combout\);

-- Location: FF_X58_Y45_N27
\MemDados|ram~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~825feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~825_q\);

-- Location: FF_X57_Y41_N19
\MemDados|ram~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux44~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~953_q\);

-- Location: LCCOMB_X59_Y39_N8
\MemDados|ram~697feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~697feeder_combout\ = \BancoReg|Mux44~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux44~3_combout\,
	combout => \MemDados|ram~697feeder_combout\);

-- Location: FF_X59_Y39_N9
\MemDados|ram~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~697feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~697_q\);

-- Location: FF_X57_Y41_N17
\MemDados|ram~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux44~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~569_q\);

-- Location: LCCOMB_X57_Y41_N16
\MemDados|ram~1465\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1465_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~697_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~569_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~697_q\,
	datac => \MemDados|ram~569_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1465_combout\);

-- Location: LCCOMB_X57_Y41_N18
\MemDados|ram~1466\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1466_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1465_combout\ & ((\MemDados|ram~953_q\))) # (!\MemDados|ram~1465_combout\ & (\MemDados|ram~825_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~825_q\,
	datac => \MemDados|ram~953_q\,
	datad => \MemDados|ram~1465_combout\,
	combout => \MemDados|ram~1466_combout\);

-- Location: LCCOMB_X63_Y44_N8
\MemDados|ram~1467\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1467_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1464_combout\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1466_combout\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~1464_combout\,
	datac => \MemDados|ram~1466_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1467_combout\);

-- Location: LCCOMB_X60_Y47_N6
\MemDados|ram~793feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~793feeder_combout\ = \BancoReg|Mux44~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux44~3_combout\,
	combout => \MemDados|ram~793feeder_combout\);

-- Location: FF_X60_Y47_N7
\MemDados|ram~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~793feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~793_q\);

-- Location: FF_X60_Y47_N17
\MemDados|ram~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux44~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1049_q\);

-- Location: LCCOMB_X60_Y45_N20
\MemDados|ram~921feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~921feeder_combout\ = \BancoReg|Mux44~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux44~3_combout\,
	combout => \MemDados|ram~921feeder_combout\);

-- Location: FF_X60_Y45_N21
\MemDados|ram~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~921feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~921_q\);

-- Location: FF_X59_Y45_N27
\MemDados|ram~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux44~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~665_q\);

-- Location: LCCOMB_X59_Y45_N26
\MemDados|ram~1468\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1468_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~921_q\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~665_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~921_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~665_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1468_combout\);

-- Location: LCCOMB_X60_Y47_N16
\MemDados|ram~1469\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1469_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1468_combout\ & ((\MemDados|ram~1049_q\))) # (!\MemDados|ram~1468_combout\ & (\MemDados|ram~793_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~793_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~1049_q\,
	datad => \MemDados|ram~1468_combout\,
	combout => \MemDados|ram~1469_combout\);

-- Location: LCCOMB_X63_Y44_N22
\MemDados|ram~1470\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1470_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1467_combout\ & ((\MemDados|ram~1469_combout\))) # (!\MemDados|ram~1467_combout\ & (\MemDados|ram~1462_combout\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1462_combout\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~1467_combout\,
	datad => \MemDados|ram~1469_combout\,
	combout => \MemDados|ram~1470_combout\);

-- Location: LCCOMB_X56_Y44_N18
\MemDados|ram~1481\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1481_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1470_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1480_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|ram~1480_combout\,
	datac => \MemDados|ram~1470_combout\,
	datad => \ULA|Mux27~1_combout\,
	combout => \MemDados|ram~1481_combout\);

-- Location: LCCOMB_X56_Y44_N4
\MemDados|q[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(19) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|ram~1481_combout\)) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|ram~1481_combout\,
	datac => \MemDados|q\(19),
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(19));

-- Location: LCCOMB_X54_Y45_N12
\BancoReg|Mux45~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux45~3_combout\ = (\BancoReg|Mux45~2_combout\ & ((!\InstMem|ram~38_combout\) # (!\PC|DOUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \InstMem|ram~38_combout\,
	datad => \BancoReg|Mux45~2_combout\,
	combout => \BancoReg|Mux45~3_combout\);

-- Location: LCCOMB_X61_Y42_N0
\MemDados|ram~472feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~472feeder_combout\ = \BancoReg|Mux45~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux45~3_combout\,
	combout => \MemDados|ram~472feeder_combout\);

-- Location: FF_X61_Y42_N1
\MemDados|ram~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~472feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~472_q\);

-- Location: FF_X60_Y43_N7
\MemDados|ram~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux45~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~536_q\);

-- Location: LCCOMB_X62_Y41_N26
\MemDados|ram~504feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~504feeder_combout\ = \BancoReg|Mux45~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux45~3_combout\,
	combout => \MemDados|ram~504feeder_combout\);

-- Location: FF_X62_Y41_N27
\MemDados|ram~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~504feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~504_q\);

-- Location: FF_X60_Y43_N21
\MemDados|ram~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux45~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~440_q\);

-- Location: LCCOMB_X60_Y43_N20
\MemDados|ram~1457\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1457_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~504_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~440_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~504_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~440_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1457_combout\);

-- Location: LCCOMB_X60_Y43_N6
\MemDados|ram~1458\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1458_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1457_combout\ & ((\MemDados|ram~536_q\))) # (!\MemDados|ram~1457_combout\ & (\MemDados|ram~472_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~472_q\,
	datac => \MemDados|ram~536_q\,
	datad => \MemDados|ram~1457_combout\,
	combout => \MemDados|ram~1458_combout\);

-- Location: LCCOMB_X57_Y39_N18
\MemDados|ram~1806\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1806_combout\ = !\BancoReg|Mux45~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux45~3_combout\,
	combout => \MemDados|ram~1806_combout\);

-- Location: FF_X57_Y39_N19
\MemDados|ram~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1806_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~120_q\);

-- Location: LCCOMB_X58_Y42_N12
\MemDados|ram~1807\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1807_combout\ = !\BancoReg|Mux45~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux45~3_combout\,
	combout => \MemDados|ram~1807_combout\);

-- Location: FF_X58_Y42_N13
\MemDados|ram~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1807_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~88_q\);

-- Location: FF_X60_Y42_N9
\MemDados|ram~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux45~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~56_q\);

-- Location: LCCOMB_X60_Y42_N8
\MemDados|ram~1454\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1454_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (!\MemDados|ram~88_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~56_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~88_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~56_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1454_combout\);

-- Location: FF_X60_Y40_N31
\MemDados|ram~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux45~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~152_q\);

-- Location: LCCOMB_X60_Y40_N30
\MemDados|ram~1455\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1455_combout\ = (\MemDados|ram~1454_combout\ & (((\MemDados|ram~152_q\) # (!\ULA|Mux30~1_combout\)))) # (!\MemDados|ram~1454_combout\ & (!\MemDados|ram~120_q\ & ((\ULA|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~120_q\,
	datab => \MemDados|ram~1454_combout\,
	datac => \MemDados|ram~152_q\,
	datad => \ULA|Mux30~1_combout\,
	combout => \MemDados|ram~1455_combout\);

-- Location: LCCOMB_X57_Y38_N4
\MemDados|ram~216feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~216feeder_combout\ = \BancoReg|Mux45~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux45~3_combout\,
	combout => \MemDados|ram~216feeder_combout\);

-- Location: FF_X57_Y38_N5
\MemDados|ram~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~216feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~216_q\);

-- Location: FF_X60_Y40_N25
\MemDados|ram~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux45~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~280_q\);

-- Location: LCCOMB_X59_Y38_N14
\MemDados|ram~248feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~248feeder_combout\ = \BancoReg|Mux45~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux45~3_combout\,
	combout => \MemDados|ram~248feeder_combout\);

-- Location: FF_X59_Y38_N15
\MemDados|ram~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~248feeder_combout\,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~248_q\);

-- Location: FF_X61_Y38_N7
\MemDados|ram~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux45~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~184_q\);

-- Location: LCCOMB_X61_Y38_N6
\MemDados|ram~1452\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1452_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~248_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~184_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~248_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~184_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1452_combout\);

-- Location: LCCOMB_X60_Y40_N24
\MemDados|ram~1453\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1453_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1452_combout\ & ((\MemDados|ram~280_q\))) # (!\MemDados|ram~1452_combout\ & (\MemDados|ram~216_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~216_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~280_q\,
	datad => \MemDados|ram~1452_combout\,
	combout => \MemDados|ram~1453_combout\);

-- Location: LCCOMB_X60_Y40_N20
\MemDados|ram~1456\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1456_combout\ = (\ULA|Mux29~1_combout\ & (((\MemDados|ram~1453_combout\) # (\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (\MemDados|ram~1455_combout\ & ((!\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1455_combout\,
	datab => \MemDados|ram~1453_combout\,
	datac => \ULA|Mux29~1_combout\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1456_combout\);

-- Location: LCCOMB_X63_Y44_N30
\MemDados|ram~408feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~408feeder_combout\ = \BancoReg|Mux45~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux45~3_combout\,
	combout => \MemDados|ram~408feeder_combout\);

-- Location: FF_X63_Y44_N31
\MemDados|ram~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~408feeder_combout\,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~408_q\);

-- Location: FF_X61_Y44_N25
\MemDados|ram~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux45~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~376_q\);

-- Location: FF_X59_Y41_N29
\MemDados|ram~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux45~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~344_q\);

-- Location: FF_X61_Y44_N19
\MemDados|ram~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux45~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~312_q\);

-- Location: LCCOMB_X61_Y44_N18
\MemDados|ram~1450\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1450_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~344_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~312_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~344_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~312_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1450_combout\);

-- Location: LCCOMB_X61_Y44_N24
\MemDados|ram~1451\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1451_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1450_combout\ & (\MemDados|ram~408_q\)) # (!\MemDados|ram~1450_combout\ & ((\MemDados|ram~376_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1450_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~408_q\,
	datac => \MemDados|ram~376_q\,
	datad => \MemDados|ram~1450_combout\,
	combout => \MemDados|ram~1451_combout\);

-- Location: LCCOMB_X60_Y40_N18
\MemDados|ram~1459\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1459_combout\ = (\MemDados|ram~1456_combout\ & ((\MemDados|ram~1458_combout\) # ((!\ULA|Mux28~1_combout\)))) # (!\MemDados|ram~1456_combout\ & (((\ULA|Mux28~1_combout\ & \MemDados|ram~1451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1458_combout\,
	datab => \MemDados|ram~1456_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \MemDados|ram~1451_combout\,
	combout => \MemDados|ram~1459_combout\);

-- Location: LCCOMB_X59_Y46_N18
\MemDados|ram~792feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~792feeder_combout\ = \BancoReg|Mux45~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux45~3_combout\,
	combout => \MemDados|ram~792feeder_combout\);

-- Location: FF_X59_Y46_N19
\MemDados|ram~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~792feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~792_q\);

-- Location: FF_X59_Y46_N5
\MemDados|ram~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux45~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~664_q\);

-- Location: LCCOMB_X59_Y46_N4
\MemDados|ram~1447\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1447_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~792_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~664_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~792_q\,
	datac => \MemDados|ram~664_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1447_combout\);

-- Location: FF_X59_Y43_N21
\MemDados|ram~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux45~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1048_q\);

-- Location: LCCOMB_X60_Y45_N22
\MemDados|ram~920feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~920feeder_combout\ = \BancoReg|Mux45~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux45~3_combout\,
	combout => \MemDados|ram~920feeder_combout\);

-- Location: FF_X60_Y45_N23
\MemDados|ram~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~920feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~920_q\);

-- Location: LCCOMB_X59_Y43_N20
\MemDados|ram~1448\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1448_combout\ = (\MemDados|ram~1447_combout\ & (((\MemDados|ram~1048_q\)) # (!\ULA|Mux28~1_combout\))) # (!\MemDados|ram~1447_combout\ & (\ULA|Mux28~1_combout\ & ((\MemDados|ram~920_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1447_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1048_q\,
	datad => \MemDados|ram~920_q\,
	combout => \MemDados|ram~1448_combout\);

-- Location: FF_X67_Y42_N21
\MemDados|ram~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux45~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~856_q\);

-- Location: FF_X61_Y39_N9
\MemDados|ram~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux45~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~984_q\);

-- Location: LCCOMB_X63_Y42_N2
\MemDados|ram~728feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~728feeder_combout\ = \BancoReg|Mux45~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux45~3_combout\,
	combout => \MemDados|ram~728feeder_combout\);

-- Location: FF_X63_Y42_N3
\MemDados|ram~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~728feeder_combout\,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~728_q\);

-- Location: FF_X61_Y39_N7
\MemDados|ram~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux45~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~600_q\);

-- Location: LCCOMB_X61_Y39_N6
\MemDados|ram~1442\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1442_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~728_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~600_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~728_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~600_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1442_combout\);

-- Location: LCCOMB_X61_Y39_N8
\MemDados|ram~1443\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1443_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1442_combout\ & ((\MemDados|ram~984_q\))) # (!\MemDados|ram~1442_combout\ & (\MemDados|ram~856_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~856_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~984_q\,
	datad => \MemDados|ram~1442_combout\,
	combout => \MemDados|ram~1443_combout\);

-- Location: LCCOMB_X63_Y39_N30
\MemDados|ram~696feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~696feeder_combout\ = \BancoReg|Mux45~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux45~3_combout\,
	combout => \MemDados|ram~696feeder_combout\);

-- Location: FF_X63_Y39_N31
\MemDados|ram~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~696feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~696_q\);

-- Location: FF_X57_Y41_N3
\MemDados|ram~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux45~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~952_q\);

-- Location: LCCOMB_X58_Y45_N18
\MemDados|ram~824feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~824feeder_combout\ = \BancoReg|Mux45~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux45~3_combout\,
	combout => \MemDados|ram~824feeder_combout\);

-- Location: FF_X58_Y45_N19
\MemDados|ram~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~824feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~824_q\);

-- Location: FF_X57_Y41_N1
\MemDados|ram~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux45~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~568_q\);

-- Location: LCCOMB_X57_Y41_N0
\MemDados|ram~1444\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1444_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~824_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~568_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~824_q\,
	datac => \MemDados|ram~568_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1444_combout\);

-- Location: LCCOMB_X57_Y41_N2
\MemDados|ram~1445\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1445_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1444_combout\ & ((\MemDados|ram~952_q\))) # (!\MemDados|ram~1444_combout\ & (\MemDados|ram~696_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~696_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~952_q\,
	datad => \MemDados|ram~1444_combout\,
	combout => \MemDados|ram~1445_combout\);

-- Location: LCCOMB_X60_Y40_N4
\MemDados|ram~1446\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1446_combout\ = (\ULA|Mux30~1_combout\ & (\ULA|Mux31~2_combout\)) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~1443_combout\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~1445_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~1443_combout\,
	datad => \MemDados|ram~1445_combout\,
	combout => \MemDados|ram~1446_combout\);

-- Location: LCCOMB_X58_Y46_N12
\MemDados|ram~1016feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1016feeder_combout\ = \BancoReg|Mux45~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux45~3_combout\,
	combout => \MemDados|ram~1016feeder_combout\);

-- Location: FF_X58_Y46_N13
\MemDados|ram~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1016feeder_combout\,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1016_q\);

-- Location: FF_X58_Y45_N29
\MemDados|ram~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux45~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~760_q\);

-- Location: LCCOMB_X57_Y45_N16
\MemDados|ram~888feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~888feeder_combout\ = \BancoReg|Mux45~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux45~3_combout\,
	combout => \MemDados|ram~888feeder_combout\);

-- Location: FF_X57_Y45_N17
\MemDados|ram~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~888feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~888_q\);

-- Location: FF_X57_Y46_N25
\MemDados|ram~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux45~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~632_q\);

-- Location: LCCOMB_X57_Y46_N24
\MemDados|ram~1440\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1440_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~888_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~632_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~888_q\,
	datac => \MemDados|ram~632_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1440_combout\);

-- Location: LCCOMB_X58_Y45_N28
\MemDados|ram~1441\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1441_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1440_combout\ & (\MemDados|ram~1016_q\)) # (!\MemDados|ram~1440_combout\ & ((\MemDados|ram~760_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~1016_q\,
	datac => \MemDados|ram~760_q\,
	datad => \MemDados|ram~1440_combout\,
	combout => \MemDados|ram~1441_combout\);

-- Location: LCCOMB_X60_Y40_N6
\MemDados|ram~1449\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1449_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1446_combout\ & (\MemDados|ram~1448_combout\)) # (!\MemDados|ram~1446_combout\ & ((\MemDados|ram~1441_combout\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~1448_combout\,
	datac => \MemDados|ram~1446_combout\,
	datad => \MemDados|ram~1441_combout\,
	combout => \MemDados|ram~1449_combout\);

-- Location: LCCOMB_X60_Y40_N2
\MemDados|ram~1460\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1460_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1449_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1459_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datab => \MemDados|ram~1459_combout\,
	datad => \MemDados|ram~1449_combout\,
	combout => \MemDados|ram~1460_combout\);

-- Location: LCCOMB_X60_Y40_N0
\MemDados|q[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(18) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|ram~1460_combout\)) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux4~0clkctrl_outclk\,
	datab => \MemDados|ram~1460_combout\,
	datad => \MemDados|q\(18),
	combout => \MemDados|q\(18));

-- Location: FF_X54_Y45_N31
\BancoReg|ram[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[18]~18_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][18]~q\);

-- Location: FF_X54_Y45_N25
\BancoReg|ram[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[18]~18_combout\,
	sload => VCC,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][18]~q\);

-- Location: LCCOMB_X54_Y45_N4
\BancoReg|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux13~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][18]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (((\BancoReg|ram[0][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~41_combout\,
	datab => \PC|DOUT\(0),
	datac => \PC|DOUT\(1),
	datad => \BancoReg|ram[0][18]~q\,
	combout => \BancoReg|Mux13~0_combout\);

-- Location: LCCOMB_X54_Y45_N2
\BancoReg|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux13~1_combout\ = (\BancoReg|Mux13~0_combout\) # ((\BancoReg|ram[4][18]~q\ & \InstMem|ram~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[4][18]~q\,
	datac => \BancoReg|Mux13~0_combout\,
	datad => \InstMem|ram~42_combout\,
	combout => \BancoReg|Mux13~1_combout\);

-- Location: FF_X52_Y42_N5
\BancoReg|ram[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[17]~17_combout\,
	sload => VCC,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][17]~q\);

-- Location: LCCOMB_X49_Y42_N10
\BancoReg|ram[5][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|ram[5][17]~feeder_combout\ = \MuxULAMem|C[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxULAMem|C[17]~17_combout\,
	combout => \BancoReg|ram[5][17]~feeder_combout\);

-- Location: FF_X49_Y42_N11
\BancoReg|ram[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BancoReg|ram[5][17]~feeder_combout\,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][17]~q\);

-- Location: LCCOMB_X52_Y42_N4
\BancoReg|Mux46~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux46~2_combout\ = (\InstMem|ram~44_combout\ & (!\InstMem|ram~38_combout\ & ((\BancoReg|ram[5][17]~q\)))) # (!\InstMem|ram~44_combout\ & ((\InstMem|ram~38_combout\) # ((\BancoReg|ram[0][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~44_combout\,
	datab => \InstMem|ram~38_combout\,
	datac => \BancoReg|ram[0][17]~q\,
	datad => \BancoReg|ram[5][17]~q\,
	combout => \BancoReg|Mux46~2_combout\);

-- Location: LCCOMB_X50_Y42_N24
\BancoReg|Mux46~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux46~3_combout\ = (\BancoReg|Mux46~2_combout\ & ((!\InstMem|ram~38_combout\) # (!\PC|DOUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(1),
	datac => \BancoReg|Mux46~2_combout\,
	datad => \InstMem|ram~38_combout\,
	combout => \BancoReg|Mux46~3_combout\);

-- Location: FF_X55_Y42_N27
\MemDados|ram~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux46~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~87_q\);

-- Location: FF_X56_Y40_N29
\MemDados|ram~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux46~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~151_q\);

-- Location: LCCOMB_X50_Y42_N18
\MemDados|ram~1805\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1805_combout\ = !\BancoReg|Mux46~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux46~3_combout\,
	combout => \MemDados|ram~1805_combout\);

-- Location: FF_X50_Y42_N19
\MemDados|ram~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1805_combout\,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~55_q\);

-- Location: LCCOMB_X57_Y39_N24
\MemDados|ram~1804\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1804_combout\ = !\BancoReg|Mux46~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux46~3_combout\,
	combout => \MemDados|ram~1804_combout\);

-- Location: FF_X57_Y39_N25
\MemDados|ram~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1804_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~119_q\);

-- Location: LCCOMB_X56_Y43_N10
\MemDados|ram~1433\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1433_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\) # (!\MemDados|ram~119_q\)))) # (!\ULA|Mux30~1_combout\ & (!\MemDados|ram~55_q\ & ((!\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~55_q\,
	datab => \MemDados|ram~119_q\,
	datac => \ULA|Mux30~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1433_combout\);

-- Location: LCCOMB_X56_Y40_N28
\MemDados|ram~1434\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1434_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1433_combout\ & ((\MemDados|ram~151_q\))) # (!\MemDados|ram~1433_combout\ & (\MemDados|ram~87_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~87_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~151_q\,
	datad => \MemDados|ram~1433_combout\,
	combout => \MemDados|ram~1434_combout\);

-- Location: FF_X60_Y41_N7
\MemDados|ram~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux46~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~343_q\);

-- Location: FF_X60_Y44_N29
\MemDados|ram~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux46~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~407_q\);

-- Location: LCCOMB_X61_Y44_N16
\MemDados|ram~375feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~375feeder_combout\ = \BancoReg|Mux46~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux46~3_combout\,
	combout => \MemDados|ram~375feeder_combout\);

-- Location: FF_X61_Y44_N17
\MemDados|ram~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~375feeder_combout\,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~375_q\);

-- Location: FF_X61_Y44_N23
\MemDados|ram~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux46~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~311_q\);

-- Location: LCCOMB_X61_Y44_N22
\MemDados|ram~1431\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1431_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~375_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~311_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~375_q\,
	datac => \MemDados|ram~311_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1431_combout\);

-- Location: LCCOMB_X60_Y44_N28
\MemDados|ram~1432\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1432_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1431_combout\ & ((\MemDados|ram~407_q\))) # (!\MemDados|ram~1431_combout\ & (\MemDados|ram~343_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~343_q\,
	datac => \MemDados|ram~407_q\,
	datad => \MemDados|ram~1431_combout\,
	combout => \MemDados|ram~1432_combout\);

-- Location: LCCOMB_X56_Y40_N30
\MemDados|ram~1435\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1435_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & ((\MemDados|ram~1432_combout\))) # (!\ULA|Mux28~1_combout\ & (\MemDados|ram~1434_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1434_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~1432_combout\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1435_combout\);

-- Location: LCCOMB_X62_Y41_N4
\MemDados|ram~503feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~503feeder_combout\ = \BancoReg|Mux46~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux46~3_combout\,
	combout => \MemDados|ram~503feeder_combout\);

-- Location: FF_X62_Y41_N5
\MemDados|ram~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~503feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~503_q\);

-- Location: FF_X60_Y43_N3
\MemDados|ram~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux46~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~535_q\);

-- Location: LCCOMB_X61_Y42_N10
\MemDados|ram~471feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~471feeder_combout\ = \BancoReg|Mux46~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux46~3_combout\,
	combout => \MemDados|ram~471feeder_combout\);

-- Location: FF_X61_Y42_N11
\MemDados|ram~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~471feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~471_q\);

-- Location: FF_X60_Y43_N1
\MemDados|ram~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux46~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~439_q\);

-- Location: LCCOMB_X60_Y43_N0
\MemDados|ram~1436\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1436_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~471_q\) # ((\ULA|Mux30~1_combout\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~439_q\ & !\ULA|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~471_q\,
	datac => \MemDados|ram~439_q\,
	datad => \ULA|Mux30~1_combout\,
	combout => \MemDados|ram~1436_combout\);

-- Location: LCCOMB_X60_Y43_N2
\MemDados|ram~1437\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1437_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1436_combout\ & ((\MemDados|ram~535_q\))) # (!\MemDados|ram~1436_combout\ & (\MemDados|ram~503_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~503_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~535_q\,
	datad => \MemDados|ram~1436_combout\,
	combout => \MemDados|ram~1437_combout\);

-- Location: FF_X59_Y40_N19
\MemDados|ram~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux46~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~279_q\);

-- Location: FF_X60_Y38_N25
\MemDados|ram~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux46~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~247_q\);

-- Location: LCCOMB_X57_Y38_N2
\MemDados|ram~215feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~215feeder_combout\ = \BancoReg|Mux46~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux46~3_combout\,
	combout => \MemDados|ram~215feeder_combout\);

-- Location: FF_X57_Y38_N3
\MemDados|ram~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~215feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~215_q\);

-- Location: FF_X60_Y38_N23
\MemDados|ram~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux46~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~183_q\);

-- Location: LCCOMB_X60_Y38_N22
\MemDados|ram~1429\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1429_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~215_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~183_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~215_q\,
	datac => \MemDados|ram~183_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1429_combout\);

-- Location: LCCOMB_X60_Y38_N24
\MemDados|ram~1430\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1430_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1429_combout\ & (\MemDados|ram~279_q\)) # (!\MemDados|ram~1429_combout\ & ((\MemDados|ram~247_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~279_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~247_q\,
	datad => \MemDados|ram~1429_combout\,
	combout => \MemDados|ram~1430_combout\);

-- Location: LCCOMB_X56_Y40_N12
\MemDados|ram~1438\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1438_combout\ = (\MemDados|ram~1435_combout\ & (((\MemDados|ram~1437_combout\)) # (!\ULA|Mux29~1_combout\))) # (!\MemDados|ram~1435_combout\ & (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1435_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~1437_combout\,
	datad => \MemDados|ram~1430_combout\,
	combout => \MemDados|ram~1438_combout\);

-- Location: LCCOMB_X62_Y42_N12
\MemDados|ram~983feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~983feeder_combout\ = \BancoReg|Mux46~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux46~3_combout\,
	combout => \MemDados|ram~983feeder_combout\);

-- Location: FF_X62_Y42_N13
\MemDados|ram~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~983feeder_combout\,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~983_q\);

-- Location: FF_X63_Y42_N27
\MemDados|ram~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux46~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~727_q\);

-- Location: LCCOMB_X68_Y42_N10
\MemDados|ram~855feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~855feeder_combout\ = \BancoReg|Mux46~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux46~3_combout\,
	combout => \MemDados|ram~855feeder_combout\);

-- Location: FF_X68_Y42_N11
\MemDados|ram~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~855feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~855_q\);

-- Location: FF_X63_Y42_N17
\MemDados|ram~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux46~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~599_q\);

-- Location: LCCOMB_X63_Y42_N16
\MemDados|ram~1419\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1419_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~855_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~599_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~855_q\,
	datac => \MemDados|ram~599_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1419_combout\);

-- Location: LCCOMB_X63_Y42_N26
\MemDados|ram~1420\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1420_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1419_combout\ & (\MemDados|ram~983_q\)) # (!\MemDados|ram~1419_combout\ & ((\MemDados|ram~727_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~983_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~727_q\,
	datad => \MemDados|ram~1419_combout\,
	combout => \MemDados|ram~1420_combout\);

-- Location: LCCOMB_X58_Y47_N8
\MemDados|ram~823feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~823feeder_combout\ = \BancoReg|Mux46~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux46~3_combout\,
	combout => \MemDados|ram~823feeder_combout\);

-- Location: FF_X58_Y47_N9
\MemDados|ram~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~823feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~823_q\);

-- Location: FF_X57_Y41_N7
\MemDados|ram~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux46~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~951_q\);

-- Location: LCCOMB_X59_Y39_N26
\MemDados|ram~695feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~695feeder_combout\ = \BancoReg|Mux46~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux46~3_combout\,
	combout => \MemDados|ram~695feeder_combout\);

-- Location: FF_X59_Y39_N27
\MemDados|ram~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~695feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~695_q\);

-- Location: FF_X57_Y41_N21
\MemDados|ram~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux46~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~567_q\);

-- Location: LCCOMB_X57_Y41_N20
\MemDados|ram~1423\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1423_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~695_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~567_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~695_q\,
	datac => \MemDados|ram~567_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1423_combout\);

-- Location: LCCOMB_X57_Y41_N6
\MemDados|ram~1424\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1424_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1423_combout\ & ((\MemDados|ram~951_q\))) # (!\MemDados|ram~1423_combout\ & (\MemDados|ram~823_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~823_q\,
	datac => \MemDados|ram~951_q\,
	datad => \MemDados|ram~1423_combout\,
	combout => \MemDados|ram~1424_combout\);

-- Location: LCCOMB_X56_Y45_N20
\MemDados|ram~887feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~887feeder_combout\ = \BancoReg|Mux46~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux46~3_combout\,
	combout => \MemDados|ram~887feeder_combout\);

-- Location: FF_X56_Y45_N21
\MemDados|ram~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~887feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~887_q\);

-- Location: FF_X56_Y46_N27
\MemDados|ram~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux46~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1015_q\);

-- Location: LCCOMB_X58_Y45_N30
\MemDados|ram~759feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~759feeder_combout\ = \BancoReg|Mux46~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux46~3_combout\,
	combout => \MemDados|ram~759feeder_combout\);

-- Location: FF_X58_Y45_N31
\MemDados|ram~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~759feeder_combout\,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~759_q\);

-- Location: FF_X56_Y46_N1
\MemDados|ram~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux46~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~631_q\);

-- Location: LCCOMB_X56_Y46_N0
\MemDados|ram~1421\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1421_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~759_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~631_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~759_q\,
	datac => \MemDados|ram~631_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1421_combout\);

-- Location: LCCOMB_X56_Y46_N26
\MemDados|ram~1422\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1422_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1421_combout\ & ((\MemDados|ram~1015_q\))) # (!\MemDados|ram~1421_combout\ & (\MemDados|ram~887_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~887_q\,
	datac => \MemDados|ram~1015_q\,
	datad => \MemDados|ram~1421_combout\,
	combout => \MemDados|ram~1422_combout\);

-- Location: LCCOMB_X57_Y40_N18
\MemDados|ram~1425\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1425_combout\ = (\ULA|Mux31~2_combout\ & (\ULA|Mux30~1_combout\)) # (!\ULA|Mux31~2_combout\ & ((\ULA|Mux30~1_combout\ & ((\MemDados|ram~1422_combout\))) # (!\ULA|Mux30~1_combout\ & (\MemDados|ram~1424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~1424_combout\,
	datad => \MemDados|ram~1422_combout\,
	combout => \MemDados|ram~1425_combout\);

-- Location: LCCOMB_X59_Y46_N24
\MemDados|ram~791feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~791feeder_combout\ = \BancoReg|Mux46~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux46~3_combout\,
	combout => \MemDados|ram~791feeder_combout\);

-- Location: FF_X59_Y46_N25
\MemDados|ram~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~791feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~791_q\);

-- Location: FF_X60_Y47_N1
\MemDados|ram~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux46~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1047_q\);

-- Location: LCCOMB_X60_Y46_N18
\MemDados|ram~919feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~919feeder_combout\ = \BancoReg|Mux46~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux46~3_combout\,
	combout => \MemDados|ram~919feeder_combout\);

-- Location: FF_X60_Y46_N19
\MemDados|ram~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~919feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~919_q\);

-- Location: FF_X59_Y45_N17
\MemDados|ram~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux46~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~663_q\);

-- Location: LCCOMB_X59_Y45_N16
\MemDados|ram~1426\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1426_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~919_q\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~663_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~919_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~663_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1426_combout\);

-- Location: LCCOMB_X60_Y47_N0
\MemDados|ram~1427\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1427_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1426_combout\ & ((\MemDados|ram~1047_q\))) # (!\MemDados|ram~1426_combout\ & (\MemDados|ram~791_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~791_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~1047_q\,
	datad => \MemDados|ram~1426_combout\,
	combout => \MemDados|ram~1427_combout\);

-- Location: LCCOMB_X56_Y40_N22
\MemDados|ram~1428\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1428_combout\ = (\MemDados|ram~1425_combout\ & (((\MemDados|ram~1427_combout\) # (!\ULA|Mux31~2_combout\)))) # (!\MemDados|ram~1425_combout\ & (\MemDados|ram~1420_combout\ & (\ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1420_combout\,
	datab => \MemDados|ram~1425_combout\,
	datac => \ULA|Mux31~2_combout\,
	datad => \MemDados|ram~1427_combout\,
	combout => \MemDados|ram~1428_combout\);

-- Location: LCCOMB_X56_Y40_N10
\MemDados|ram~1439\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1439_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1428_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1438_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1438_combout\,
	datab => \MemDados|ram~1428_combout\,
	datad => \ULA|Mux27~1_combout\,
	combout => \MemDados|ram~1439_combout\);

-- Location: LCCOMB_X56_Y40_N8
\MemDados|q[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(17) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|ram~1439_combout\)) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1439_combout\,
	datac => \MemDados|q\(17),
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(17));

-- Location: LCCOMB_X52_Y42_N0
\muxRtImm|C[17]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[17]~104_combout\ = (!\InstMem|ram~44_combout\ & (\BancoReg|Mux46~2_combout\ & ((!\InstMem|ram~38_combout\) # (!\PC|DOUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~44_combout\,
	datab => \PC|DOUT\(1),
	datac => \BancoReg|Mux46~2_combout\,
	datad => \InstMem|ram~38_combout\,
	combout => \muxRtImm|C[17]~104_combout\);

-- Location: LCCOMB_X52_Y41_N2
\BancoReg|Mux47~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux47~3_combout\ = (\BancoReg|Mux47~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \PC|DOUT\(1),
	datad => \BancoReg|Mux47~2_combout\,
	combout => \BancoReg|Mux47~3_combout\);

-- Location: LCCOMB_X61_Y42_N4
\MemDados|ram~470feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~470feeder_combout\ = \BancoReg|Mux47~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux47~3_combout\,
	combout => \MemDados|ram~470feeder_combout\);

-- Location: FF_X61_Y42_N5
\MemDados|ram~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~470feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~470_q\);

-- Location: FF_X60_Y43_N23
\MemDados|ram~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux47~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~534_q\);

-- Location: LCCOMB_X62_Y41_N30
\MemDados|ram~502feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~502feeder_combout\ = \BancoReg|Mux47~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux47~3_combout\,
	combout => \MemDados|ram~502feeder_combout\);

-- Location: FF_X62_Y41_N31
\MemDados|ram~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~502feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~502_q\);

-- Location: FF_X60_Y43_N29
\MemDados|ram~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux47~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~438_q\);

-- Location: LCCOMB_X60_Y43_N28
\MemDados|ram~1415\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1415_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~502_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~438_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~502_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~438_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1415_combout\);

-- Location: LCCOMB_X60_Y43_N22
\MemDados|ram~1416\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1416_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1415_combout\ & ((\MemDados|ram~534_q\))) # (!\MemDados|ram~1415_combout\ & (\MemDados|ram~470_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~470_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~534_q\,
	datad => \MemDados|ram~1415_combout\,
	combout => \MemDados|ram~1416_combout\);

-- Location: LCCOMB_X57_Y39_N22
\MemDados|ram~1802\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1802_combout\ = !\BancoReg|Mux47~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux47~3_combout\,
	combout => \MemDados|ram~1802_combout\);

-- Location: FF_X57_Y39_N23
\MemDados|ram~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1802_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~118_q\);

-- Location: FF_X58_Y41_N13
\MemDados|ram~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux47~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~150_q\);

-- Location: LCCOMB_X57_Y40_N10
\MemDados|ram~1803\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1803_combout\ = !\BancoReg|Mux47~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux47~3_combout\,
	combout => \MemDados|ram~1803_combout\);

-- Location: FF_X57_Y40_N11
\MemDados|ram~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1803_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~86_q\);

-- Location: FF_X57_Y40_N1
\MemDados|ram~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux47~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~54_q\);

-- Location: LCCOMB_X57_Y40_N0
\MemDados|ram~1412\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1412_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (!\MemDados|ram~86_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~54_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~86_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~54_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1412_combout\);

-- Location: LCCOMB_X58_Y41_N12
\MemDados|ram~1413\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1413_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1412_combout\ & ((\MemDados|ram~150_q\))) # (!\MemDados|ram~1412_combout\ & (!\MemDados|ram~118_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~118_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~150_q\,
	datad => \MemDados|ram~1412_combout\,
	combout => \MemDados|ram~1413_combout\);

-- Location: LCCOMB_X57_Y38_N16
\MemDados|ram~214feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~214feeder_combout\ = \BancoReg|Mux47~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux47~3_combout\,
	combout => \MemDados|ram~214feeder_combout\);

-- Location: FF_X57_Y38_N17
\MemDados|ram~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~214feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~214_q\);

-- Location: FF_X58_Y41_N11
\MemDados|ram~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux47~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~278_q\);

-- Location: LCCOMB_X59_Y38_N12
\MemDados|ram~246feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~246feeder_combout\ = \BancoReg|Mux47~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux47~3_combout\,
	combout => \MemDados|ram~246feeder_combout\);

-- Location: FF_X59_Y38_N13
\MemDados|ram~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~246feeder_combout\,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~246_q\);

-- Location: FF_X58_Y38_N23
\MemDados|ram~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux47~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~182_q\);

-- Location: LCCOMB_X58_Y38_N22
\MemDados|ram~1410\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1410_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~246_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~182_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~246_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~182_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1410_combout\);

-- Location: LCCOMB_X58_Y41_N10
\MemDados|ram~1411\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1411_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1410_combout\ & ((\MemDados|ram~278_q\))) # (!\MemDados|ram~1410_combout\ & (\MemDados|ram~214_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~214_q\,
	datac => \MemDados|ram~278_q\,
	datad => \MemDados|ram~1410_combout\,
	combout => \MemDados|ram~1411_combout\);

-- Location: LCCOMB_X58_Y41_N2
\MemDados|ram~1414\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1414_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & ((\MemDados|ram~1411_combout\))) # (!\ULA|Mux29~1_combout\ & (\MemDados|ram~1413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1413_combout\,
	datab => \MemDados|ram~1411_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1414_combout\);

-- Location: LCCOMB_X60_Y44_N26
\MemDados|ram~406feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~406feeder_combout\ = \BancoReg|Mux47~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux47~3_combout\,
	combout => \MemDados|ram~406feeder_combout\);

-- Location: FF_X60_Y44_N27
\MemDados|ram~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~406feeder_combout\,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~406_q\);

-- Location: FF_X59_Y44_N23
\MemDados|ram~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux47~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~374_q\);

-- Location: LCCOMB_X59_Y41_N6
\MemDados|ram~342feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~342feeder_combout\ = \BancoReg|Mux47~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux47~3_combout\,
	combout => \MemDados|ram~342feeder_combout\);

-- Location: FF_X59_Y41_N7
\MemDados|ram~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~342feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~342_q\);

-- Location: FF_X59_Y44_N21
\MemDados|ram~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux47~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~310_q\);

-- Location: LCCOMB_X59_Y44_N20
\MemDados|ram~1408\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1408_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~342_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~310_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~342_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~310_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1408_combout\);

-- Location: LCCOMB_X59_Y44_N22
\MemDados|ram~1409\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1409_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1408_combout\ & (\MemDados|ram~406_q\)) # (!\MemDados|ram~1408_combout\ & ((\MemDados|ram~374_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~406_q\,
	datac => \MemDados|ram~374_q\,
	datad => \MemDados|ram~1408_combout\,
	combout => \MemDados|ram~1409_combout\);

-- Location: LCCOMB_X58_Y41_N20
\MemDados|ram~1417\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1417_combout\ = (\MemDados|ram~1414_combout\ & ((\MemDados|ram~1416_combout\) # ((!\ULA|Mux28~1_combout\)))) # (!\MemDados|ram~1414_combout\ & (((\MemDados|ram~1409_combout\ & \ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1416_combout\,
	datab => \MemDados|ram~1414_combout\,
	datac => \MemDados|ram~1409_combout\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1417_combout\);

-- Location: LCCOMB_X59_Y39_N12
\MemDados|ram~694feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~694feeder_combout\ = \BancoReg|Mux47~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux47~3_combout\,
	combout => \MemDados|ram~694feeder_combout\);

-- Location: FF_X59_Y39_N13
\MemDados|ram~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~694feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~694_q\);

-- Location: FF_X57_Y41_N27
\MemDados|ram~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux47~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~950_q\);

-- Location: LCCOMB_X58_Y47_N26
\MemDados|ram~822feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~822feeder_combout\ = \BancoReg|Mux47~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux47~3_combout\,
	combout => \MemDados|ram~822feeder_combout\);

-- Location: FF_X58_Y47_N27
\MemDados|ram~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~822feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~822_q\);

-- Location: FF_X57_Y41_N25
\MemDados|ram~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux47~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~566_q\);

-- Location: LCCOMB_X57_Y41_N24
\MemDados|ram~1402\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1402_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~822_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~566_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~822_q\,
	datac => \MemDados|ram~566_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1402_combout\);

-- Location: LCCOMB_X57_Y41_N26
\MemDados|ram~1403\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1403_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1402_combout\ & ((\MemDados|ram~950_q\))) # (!\MemDados|ram~1402_combout\ & (\MemDados|ram~694_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~694_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~950_q\,
	datad => \MemDados|ram~1402_combout\,
	combout => \MemDados|ram~1403_combout\);

-- Location: FF_X67_Y42_N31
\MemDados|ram~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux47~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~854_q\);

-- Location: FF_X62_Y42_N23
\MemDados|ram~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux47~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~982_q\);

-- Location: LCCOMB_X65_Y42_N12
\MemDados|ram~726feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~726feeder_combout\ = \BancoReg|Mux47~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux47~3_combout\,
	combout => \MemDados|ram~726feeder_combout\);

-- Location: FF_X65_Y42_N13
\MemDados|ram~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~726feeder_combout\,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~726_q\);

-- Location: FF_X66_Y42_N21
\MemDados|ram~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux47~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~598_q\);

-- Location: LCCOMB_X66_Y42_N20
\MemDados|ram~1400\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1400_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~726_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~598_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~726_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~598_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1400_combout\);

-- Location: LCCOMB_X62_Y42_N22
\MemDados|ram~1401\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1401_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1400_combout\ & ((\MemDados|ram~982_q\))) # (!\MemDados|ram~1400_combout\ & (\MemDados|ram~854_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~854_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~982_q\,
	datad => \MemDados|ram~1400_combout\,
	combout => \MemDados|ram~1401_combout\);

-- Location: LCCOMB_X58_Y41_N26
\MemDados|ram~1404\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1404_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & ((\MemDados|ram~1401_combout\))) # (!\ULA|Mux31~2_combout\ & (\MemDados|ram~1403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1403_combout\,
	datab => \MemDados|ram~1401_combout\,
	datac => \ULA|Mux30~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1404_combout\);

-- Location: LCCOMB_X58_Y46_N26
\MemDados|ram~1014feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1014feeder_combout\ = \BancoReg|Mux47~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux47~3_combout\,
	combout => \MemDados|ram~1014feeder_combout\);

-- Location: FF_X58_Y46_N27
\MemDados|ram~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1014feeder_combout\,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1014_q\);

-- Location: LCCOMB_X57_Y45_N2
\MemDados|ram~886feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~886feeder_combout\ = \BancoReg|Mux47~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux47~3_combout\,
	combout => \MemDados|ram~886feeder_combout\);

-- Location: FF_X57_Y45_N3
\MemDados|ram~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~886feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~886_q\);

-- Location: FF_X57_Y46_N31
\MemDados|ram~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux47~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~630_q\);

-- Location: LCCOMB_X57_Y46_N30
\MemDados|ram~1398\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1398_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~886_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~630_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~886_q\,
	datac => \MemDados|ram~630_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1398_combout\);

-- Location: FF_X58_Y45_N5
\MemDados|ram~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux47~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~758_q\);

-- Location: LCCOMB_X58_Y45_N4
\MemDados|ram~1399\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1399_combout\ = (\MemDados|ram~1398_combout\ & ((\MemDados|ram~1014_q\) # ((!\ULA|Mux29~1_combout\)))) # (!\MemDados|ram~1398_combout\ & (((\MemDados|ram~758_q\ & \ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1014_q\,
	datab => \MemDados|ram~1398_combout\,
	datac => \MemDados|ram~758_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1399_combout\);

-- Location: LCCOMB_X59_Y46_N30
\MemDados|ram~790feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~790feeder_combout\ = \BancoReg|Mux47~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux47~3_combout\,
	combout => \MemDados|ram~790feeder_combout\);

-- Location: FF_X59_Y46_N31
\MemDados|ram~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~790feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~790_q\);

-- Location: FF_X59_Y45_N23
\MemDados|ram~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux47~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~662_q\);

-- Location: LCCOMB_X59_Y45_N22
\MemDados|ram~1405\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1405_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~790_q\) # ((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~662_q\ & !\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~790_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~662_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1405_combout\);

-- Location: LCCOMB_X60_Y45_N12
\MemDados|ram~918feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~918feeder_combout\ = \BancoReg|Mux47~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux47~3_combout\,
	combout => \MemDados|ram~918feeder_combout\);

-- Location: FF_X60_Y45_N13
\MemDados|ram~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~918feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~918_q\);

-- Location: FF_X62_Y45_N23
\MemDados|ram~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux47~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1046_q\);

-- Location: LCCOMB_X62_Y45_N22
\MemDados|ram~1406\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1406_combout\ = (\MemDados|ram~1405_combout\ & (((\MemDados|ram~1046_q\) # (!\ULA|Mux28~1_combout\)))) # (!\MemDados|ram~1405_combout\ & (\MemDados|ram~918_q\ & ((\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1405_combout\,
	datab => \MemDados|ram~918_q\,
	datac => \MemDados|ram~1046_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1406_combout\);

-- Location: LCCOMB_X58_Y41_N16
\MemDados|ram~1407\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1407_combout\ = (\MemDados|ram~1404_combout\ & (((\MemDados|ram~1406_combout\)) # (!\ULA|Mux30~1_combout\))) # (!\MemDados|ram~1404_combout\ & (\ULA|Mux30~1_combout\ & (\MemDados|ram~1399_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1404_combout\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~1399_combout\,
	datad => \MemDados|ram~1406_combout\,
	combout => \MemDados|ram~1407_combout\);

-- Location: LCCOMB_X58_Y41_N18
\MemDados|ram~1418\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1418_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1407_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1417_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datab => \MemDados|ram~1417_combout\,
	datad => \MemDados|ram~1407_combout\,
	combout => \MemDados|ram~1418_combout\);

-- Location: LCCOMB_X58_Y41_N14
\MemDados|q[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(16) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|ram~1418_combout\))) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|q\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|q\(16),
	datac => \MemDados|ram~1418_combout\,
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(16));

-- Location: LCCOMB_X52_Y41_N24
\BancoReg|ram[0][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|ram[0][16]~feeder_combout\ = \MuxULAMem|C[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MuxULAMem|C[16]~16_combout\,
	combout => \BancoReg|ram[0][16]~feeder_combout\);

-- Location: FF_X52_Y41_N25
\BancoReg|ram[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BancoReg|ram[0][16]~feeder_combout\,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][16]~q\);

-- Location: LCCOMB_X56_Y41_N8
\BancoReg|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux15~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][16]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (((\BancoReg|ram[0][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \PC|DOUT\(0),
	datac => \InstMem|ram~41_combout\,
	datad => \BancoReg|ram[0][16]~q\,
	combout => \BancoReg|Mux15~0_combout\);

-- Location: FF_X56_Y41_N13
\BancoReg|ram[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[16]~16_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][16]~q\);

-- Location: LCCOMB_X56_Y41_N26
\BancoReg|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux15~1_combout\ = (\BancoReg|Mux15~0_combout\) # ((\InstMem|ram~42_combout\ & \BancoReg|ram[4][16]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~42_combout\,
	datac => \BancoReg|Mux15~0_combout\,
	datad => \BancoReg|ram[4][16]~q\,
	combout => \BancoReg|Mux15~1_combout\);

-- Location: FF_X53_Y44_N3
\BancoReg|ram[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[15]~15_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][15]~q\);

-- Location: FF_X53_Y44_N13
\BancoReg|ram[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[15]~15_combout\,
	sload => VCC,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][15]~q\);

-- Location: LCCOMB_X53_Y44_N12
\BancoReg|Mux48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux48~2_combout\ = (\InstMem|ram~38_combout\ & (((!\InstMem|ram~44_combout\)))) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & (\BancoReg|ram[5][15]~q\)) # (!\InstMem|ram~44_combout\ & ((\BancoReg|ram[0][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \BancoReg|ram[5][15]~q\,
	datac => \BancoReg|ram[0][15]~q\,
	datad => \InstMem|ram~44_combout\,
	combout => \BancoReg|Mux48~2_combout\);

-- Location: LCCOMB_X55_Y44_N24
\BancoReg|Mux48~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux48~3_combout\ = (\BancoReg|Mux48~2_combout\ & ((!\InstMem|ram~38_combout\) # (!\PC|DOUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux48~2_combout\,
	datab => \PC|DOUT\(1),
	datad => \InstMem|ram~38_combout\,
	combout => \BancoReg|Mux48~3_combout\);

-- Location: LCCOMB_X56_Y38_N10
\MemDados|ram~213feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~213feeder_combout\ = \BancoReg|Mux48~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux48~3_combout\,
	combout => \MemDados|ram~213feeder_combout\);

-- Location: FF_X56_Y38_N11
\MemDados|ram~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~213feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~213_q\);

-- Location: FF_X60_Y38_N27
\MemDados|ram~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux48~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~181_q\);

-- Location: LCCOMB_X60_Y38_N26
\MemDados|ram~1387\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1387_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~213_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~181_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~213_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~181_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1387_combout\);

-- Location: LCCOMB_X60_Y39_N24
\MemDados|ram~277feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~277feeder_combout\ = \BancoReg|Mux48~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux48~3_combout\,
	combout => \MemDados|ram~277feeder_combout\);

-- Location: FF_X60_Y39_N25
\MemDados|ram~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~277feeder_combout\,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~277_q\);

-- Location: FF_X60_Y38_N21
\MemDados|ram~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux48~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~245_q\);

-- Location: LCCOMB_X60_Y38_N20
\MemDados|ram~1388\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1388_combout\ = (\MemDados|ram~1387_combout\ & ((\MemDados|ram~277_q\) # ((!\ULA|Mux30~1_combout\)))) # (!\MemDados|ram~1387_combout\ & (((\MemDados|ram~245_q\ & \ULA|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1387_combout\,
	datab => \MemDados|ram~277_q\,
	datac => \MemDados|ram~245_q\,
	datad => \ULA|Mux30~1_combout\,
	combout => \MemDados|ram~1388_combout\);

-- Location: LCCOMB_X62_Y41_N12
\MemDados|ram~501feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~501feeder_combout\ = \BancoReg|Mux48~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux48~3_combout\,
	combout => \MemDados|ram~501feeder_combout\);

-- Location: FF_X62_Y41_N13
\MemDados|ram~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~501feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~501_q\);

-- Location: FF_X60_Y43_N27
\MemDados|ram~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux48~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~533_q\);

-- Location: LCCOMB_X61_Y42_N6
\MemDados|ram~469feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~469feeder_combout\ = \BancoReg|Mux48~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux48~3_combout\,
	combout => \MemDados|ram~469feeder_combout\);

-- Location: FF_X61_Y42_N7
\MemDados|ram~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~469feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~469_q\);

-- Location: FF_X60_Y43_N17
\MemDados|ram~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux48~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~437_q\);

-- Location: LCCOMB_X60_Y43_N16
\MemDados|ram~1394\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1394_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~469_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~437_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~469_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~437_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1394_combout\);

-- Location: LCCOMB_X60_Y43_N26
\MemDados|ram~1395\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1395_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1394_combout\ & ((\MemDados|ram~533_q\))) # (!\MemDados|ram~1394_combout\ & (\MemDados|ram~501_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~501_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~533_q\,
	datad => \MemDados|ram~1394_combout\,
	combout => \MemDados|ram~1395_combout\);

-- Location: LCCOMB_X56_Y42_N6
\MemDados|ram~85feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~85feeder_combout\ = \BancoReg|Mux48~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux48~3_combout\,
	combout => \MemDados|ram~85feeder_combout\);

-- Location: FF_X56_Y42_N7
\MemDados|ram~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~85feeder_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~85_q\);

-- Location: FF_X55_Y38_N31
\MemDados|ram~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux48~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~149_q\);

-- Location: LCCOMB_X57_Y39_N28
\MemDados|ram~53feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~53feeder_combout\ = \BancoReg|Mux48~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux48~3_combout\,
	combout => \MemDados|ram~53feeder_combout\);

-- Location: FF_X57_Y39_N29
\MemDados|ram~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~53feeder_combout\,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~53_q\);

-- Location: FF_X57_Y39_N7
\MemDados|ram~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux48~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~117_q\);

-- Location: LCCOMB_X56_Y38_N24
\MemDados|ram~1391\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1391_combout\ = (\ULA|Mux30~1_combout\ & (((\MemDados|ram~117_q\) # (\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (\MemDados|ram~53_q\ & ((!\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~53_q\,
	datac => \MemDados|ram~117_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1391_combout\);

-- Location: LCCOMB_X55_Y38_N30
\MemDados|ram~1392\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1392_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1391_combout\ & ((\MemDados|ram~149_q\))) # (!\MemDados|ram~1391_combout\ & (\MemDados|ram~85_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~85_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~149_q\,
	datad => \MemDados|ram~1391_combout\,
	combout => \MemDados|ram~1392_combout\);

-- Location: LCCOMB_X59_Y41_N8
\MemDados|ram~341feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~341feeder_combout\ = \BancoReg|Mux48~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux48~3_combout\,
	combout => \MemDados|ram~341feeder_combout\);

-- Location: FF_X59_Y41_N9
\MemDados|ram~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~341feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~341_q\);

-- Location: FF_X58_Y44_N25
\MemDados|ram~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux48~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~405_q\);

-- Location: LCCOMB_X62_Y44_N16
\MemDados|ram~373feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~373feeder_combout\ = \BancoReg|Mux48~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux48~3_combout\,
	combout => \MemDados|ram~373feeder_combout\);

-- Location: FF_X62_Y44_N17
\MemDados|ram~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~373feeder_combout\,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~373_q\);

-- Location: FF_X58_Y44_N7
\MemDados|ram~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux48~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~309_q\);

-- Location: LCCOMB_X58_Y44_N6
\MemDados|ram~1389\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1389_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~373_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~309_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~373_q\,
	datac => \MemDados|ram~309_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1389_combout\);

-- Location: LCCOMB_X58_Y44_N24
\MemDados|ram~1390\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1390_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1389_combout\ & ((\MemDados|ram~405_q\))) # (!\MemDados|ram~1389_combout\ & (\MemDados|ram~341_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~341_q\,
	datac => \MemDados|ram~405_q\,
	datad => \MemDados|ram~1389_combout\,
	combout => \MemDados|ram~1390_combout\);

-- Location: LCCOMB_X55_Y38_N4
\MemDados|ram~1393\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1393_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & ((\MemDados|ram~1390_combout\))) # (!\ULA|Mux28~1_combout\ & (\MemDados|ram~1392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~1392_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \MemDados|ram~1390_combout\,
	combout => \MemDados|ram~1393_combout\);

-- Location: LCCOMB_X55_Y38_N6
\MemDados|ram~1396\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1396_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1393_combout\ & ((\MemDados|ram~1395_combout\))) # (!\MemDados|ram~1393_combout\ & (\MemDados|ram~1388_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~1388_combout\,
	datac => \MemDados|ram~1395_combout\,
	datad => \MemDados|ram~1393_combout\,
	combout => \MemDados|ram~1396_combout\);

-- Location: LCCOMB_X62_Y42_N24
\MemDados|ram~981feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~981feeder_combout\ = \BancoReg|Mux48~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux48~3_combout\,
	combout => \MemDados|ram~981feeder_combout\);

-- Location: FF_X62_Y42_N25
\MemDados|ram~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~981feeder_combout\,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~981_q\);

-- Location: LCCOMB_X65_Y42_N30
\MemDados|ram~725feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~725feeder_combout\ = \BancoReg|Mux48~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux48~3_combout\,
	combout => \MemDados|ram~725feeder_combout\);

-- Location: FF_X65_Y42_N31
\MemDados|ram~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~725feeder_combout\,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~725_q\);

-- Location: LCCOMB_X67_Y42_N16
\MemDados|ram~853feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~853feeder_combout\ = \BancoReg|Mux48~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux48~3_combout\,
	combout => \MemDados|ram~853feeder_combout\);

-- Location: FF_X67_Y42_N17
\MemDados|ram~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~853feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~853_q\);

-- Location: LCCOMB_X55_Y45_N10
\MemDados|ram~597feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~597feeder_combout\ = \BancoReg|Mux48~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux48~3_combout\,
	combout => \MemDados|ram~597feeder_combout\);

-- Location: FF_X55_Y45_N11
\MemDados|ram~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~597feeder_combout\,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~597_q\);

-- Location: LCCOMB_X66_Y40_N28
\MemDados|ram~1377\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1377_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~853_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~597_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~853_q\,
	datab => \MemDados|ram~597_q\,
	datac => \ULA|Mux28~1_combout\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1377_combout\);

-- Location: LCCOMB_X66_Y40_N10
\MemDados|ram~1378\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1378_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1377_combout\ & (\MemDados|ram~981_q\)) # (!\MemDados|ram~1377_combout\ & ((\MemDados|ram~725_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~981_q\,
	datab => \MemDados|ram~725_q\,
	datac => \ULA|Mux29~1_combout\,
	datad => \MemDados|ram~1377_combout\,
	combout => \MemDados|ram~1378_combout\);

-- Location: LCCOMB_X58_Y47_N4
\MemDados|ram~821feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~821feeder_combout\ = \BancoReg|Mux48~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux48~3_combout\,
	combout => \MemDados|ram~821feeder_combout\);

-- Location: FF_X58_Y47_N5
\MemDados|ram~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~821feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~821_q\);

-- Location: FF_X57_Y41_N31
\MemDados|ram~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux48~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~949_q\);

-- Location: FF_X59_Y39_N3
\MemDados|ram~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux48~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~693_q\);

-- Location: FF_X57_Y41_N13
\MemDados|ram~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux48~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~565_q\);

-- Location: LCCOMB_X57_Y41_N12
\MemDados|ram~1381\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1381_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~693_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~565_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~693_q\,
	datac => \MemDados|ram~565_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1381_combout\);

-- Location: LCCOMB_X57_Y41_N30
\MemDados|ram~1382\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1382_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1381_combout\ & ((\MemDados|ram~949_q\))) # (!\MemDados|ram~1381_combout\ & (\MemDados|ram~821_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~821_q\,
	datac => \MemDados|ram~949_q\,
	datad => \MemDados|ram~1381_combout\,
	combout => \MemDados|ram~1382_combout\);

-- Location: LCCOMB_X57_Y45_N8
\MemDados|ram~885feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~885feeder_combout\ = \BancoReg|Mux48~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux48~3_combout\,
	combout => \MemDados|ram~885feeder_combout\);

-- Location: FF_X57_Y45_N9
\MemDados|ram~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~885feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~885_q\);

-- Location: FF_X56_Y46_N31
\MemDados|ram~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux48~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1013_q\);

-- Location: FF_X58_Y45_N11
\MemDados|ram~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux48~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~757_q\);

-- Location: FF_X56_Y46_N21
\MemDados|ram~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux48~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~629_q\);

-- Location: LCCOMB_X56_Y46_N20
\MemDados|ram~1379\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1379_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~757_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~629_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~757_q\,
	datac => \MemDados|ram~629_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1379_combout\);

-- Location: LCCOMB_X56_Y46_N30
\MemDados|ram~1380\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1380_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1379_combout\ & ((\MemDados|ram~1013_q\))) # (!\MemDados|ram~1379_combout\ & (\MemDados|ram~885_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~885_q\,
	datac => \MemDados|ram~1013_q\,
	datad => \MemDados|ram~1379_combout\,
	combout => \MemDados|ram~1380_combout\);

-- Location: LCCOMB_X57_Y40_N14
\MemDados|ram~1383\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1383_combout\ = (\ULA|Mux31~2_combout\ & (\ULA|Mux30~1_combout\)) # (!\ULA|Mux31~2_combout\ & ((\ULA|Mux30~1_combout\ & ((\MemDados|ram~1380_combout\))) # (!\ULA|Mux30~1_combout\ & (\MemDados|ram~1382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~1382_combout\,
	datad => \MemDados|ram~1380_combout\,
	combout => \MemDados|ram~1383_combout\);

-- Location: LCCOMB_X59_Y46_N16
\MemDados|ram~789feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~789feeder_combout\ = \BancoReg|Mux48~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux48~3_combout\,
	combout => \MemDados|ram~789feeder_combout\);

-- Location: FF_X59_Y46_N17
\MemDados|ram~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~789feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~789_q\);

-- Location: FF_X61_Y46_N15
\MemDados|ram~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux48~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1045_q\);

-- Location: LCCOMB_X59_Y45_N28
\MemDados|ram~661feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~661feeder_combout\ = \BancoReg|Mux48~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux48~3_combout\,
	combout => \MemDados|ram~661feeder_combout\);

-- Location: FF_X59_Y45_N29
\MemDados|ram~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~661feeder_combout\,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~661_q\);

-- Location: FF_X60_Y46_N9
\MemDados|ram~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux48~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~917_q\);

-- Location: LCCOMB_X60_Y46_N8
\MemDados|ram~1384\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1384_combout\ = (\ULA|Mux28~1_combout\ & (((\MemDados|ram~917_q\) # (\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (\MemDados|ram~661_q\ & ((!\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~661_q\,
	datac => \MemDados|ram~917_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1384_combout\);

-- Location: LCCOMB_X61_Y46_N14
\MemDados|ram~1385\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1385_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1384_combout\ & ((\MemDados|ram~1045_q\))) # (!\MemDados|ram~1384_combout\ & (\MemDados|ram~789_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~789_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~1045_q\,
	datad => \MemDados|ram~1384_combout\,
	combout => \MemDados|ram~1385_combout\);

-- Location: LCCOMB_X57_Y40_N20
\MemDados|ram~1386\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1386_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1383_combout\ & ((\MemDados|ram~1385_combout\))) # (!\MemDados|ram~1383_combout\ & (\MemDados|ram~1378_combout\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1378_combout\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~1383_combout\,
	datad => \MemDados|ram~1385_combout\,
	combout => \MemDados|ram~1386_combout\);

-- Location: LCCOMB_X55_Y38_N20
\MemDados|ram~1397\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1397_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1386_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1396_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1396_combout\,
	datab => \MemDados|ram~1386_combout\,
	datac => \ULA|Mux27~1_combout\,
	combout => \MemDados|ram~1397_combout\);

-- Location: LCCOMB_X55_Y38_N24
\MemDados|q[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(15) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|ram~1397_combout\)) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|ram~1397_combout\,
	datac => \UCFD|Mux4~0clkctrl_outclk\,
	datad => \MemDados|q\(15),
	combout => \MemDados|q\(15));

-- Location: FF_X53_Y45_N1
\BancoReg|ram[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[14]~14_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][14]~q\);

-- Location: FF_X54_Y45_N13
\BancoReg|ram[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[14]~14_combout\,
	sload => VCC,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][14]~q\);

-- Location: LCCOMB_X54_Y45_N22
\BancoReg|Mux49~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux49~2_combout\ = (\InstMem|ram~38_combout\ & (((!\InstMem|ram~44_combout\)))) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & (\BancoReg|ram[5][14]~q\)) # (!\InstMem|ram~44_combout\ & ((\BancoReg|ram[0][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[5][14]~q\,
	datab => \InstMem|ram~38_combout\,
	datac => \BancoReg|ram[0][14]~q\,
	datad => \InstMem|ram~44_combout\,
	combout => \BancoReg|Mux49~2_combout\);

-- Location: LCCOMB_X54_Y45_N30
\BancoReg|Mux49~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux49~3_combout\ = (\BancoReg|Mux49~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux49~2_combout\,
	datab => \InstMem|ram~38_combout\,
	datad => \PC|DOUT\(1),
	combout => \BancoReg|Mux49~3_combout\);

-- Location: FF_X57_Y38_N11
\MemDados|ram~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~212_q\);

-- Location: FF_X61_Y45_N19
\MemDados|ram~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~276_q\);

-- Location: LCCOMB_X59_Y38_N22
\MemDados|ram~244feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~244feeder_combout\ = \BancoReg|Mux49~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux49~3_combout\,
	combout => \MemDados|ram~244feeder_combout\);

-- Location: FF_X59_Y38_N23
\MemDados|ram~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~244feeder_combout\,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~244_q\);

-- Location: FF_X61_Y38_N5
\MemDados|ram~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~180_q\);

-- Location: LCCOMB_X61_Y38_N4
\MemDados|ram~1368\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1368_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~244_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~180_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~244_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~180_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1368_combout\);

-- Location: LCCOMB_X61_Y45_N18
\MemDados|ram~1369\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1369_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1368_combout\ & ((\MemDados|ram~276_q\))) # (!\MemDados|ram~1368_combout\ & (\MemDados|ram~212_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~212_q\,
	datac => \MemDados|ram~276_q\,
	datad => \MemDados|ram~1368_combout\,
	combout => \MemDados|ram~1369_combout\);

-- Location: LCCOMB_X56_Y39_N0
\MemDados|ram~116feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~116feeder_combout\ = \BancoReg|Mux49~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux49~3_combout\,
	combout => \MemDados|ram~116feeder_combout\);

-- Location: FF_X56_Y39_N1
\MemDados|ram~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~116feeder_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~116_q\);

-- Location: FF_X61_Y45_N25
\MemDados|ram~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~148_q\);

-- Location: LCCOMB_X56_Y42_N16
\MemDados|ram~84feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~84feeder_combout\ = \BancoReg|Mux49~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux49~3_combout\,
	combout => \MemDados|ram~84feeder_combout\);

-- Location: FF_X56_Y42_N17
\MemDados|ram~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~84feeder_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~84_q\);

-- Location: FF_X60_Y42_N19
\MemDados|ram~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~52_q\);

-- Location: LCCOMB_X60_Y42_N18
\MemDados|ram~1370\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1370_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~84_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~52_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~84_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~52_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1370_combout\);

-- Location: LCCOMB_X61_Y45_N24
\MemDados|ram~1371\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1371_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1370_combout\ & ((\MemDados|ram~148_q\))) # (!\MemDados|ram~1370_combout\ & (\MemDados|ram~116_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~116_q\,
	datac => \MemDados|ram~148_q\,
	datad => \MemDados|ram~1370_combout\,
	combout => \MemDados|ram~1371_combout\);

-- Location: LCCOMB_X61_Y45_N6
\MemDados|ram~1372\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1372_combout\ = (\ULA|Mux28~1_combout\ & (\ULA|Mux29~1_combout\)) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~1369_combout\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~1371_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~1369_combout\,
	datad => \MemDados|ram~1371_combout\,
	combout => \MemDados|ram~1372_combout\);

-- Location: LCCOMB_X60_Y44_N20
\MemDados|ram~404feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~404feeder_combout\ = \BancoReg|Mux49~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux49~3_combout\,
	combout => \MemDados|ram~404feeder_combout\);

-- Location: FF_X60_Y44_N21
\MemDados|ram~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~404feeder_combout\,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~404_q\);

-- Location: FF_X59_Y44_N11
\MemDados|ram~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~372_q\);

-- Location: LCCOMB_X59_Y41_N10
\MemDados|ram~340feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~340feeder_combout\ = \BancoReg|Mux49~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux49~3_combout\,
	combout => \MemDados|ram~340feeder_combout\);

-- Location: FF_X59_Y41_N11
\MemDados|ram~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~340feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~340_q\);

-- Location: FF_X59_Y44_N29
\MemDados|ram~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~308_q\);

-- Location: LCCOMB_X59_Y44_N28
\MemDados|ram~1366\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1366_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~340_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~308_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~340_q\,
	datac => \MemDados|ram~308_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1366_combout\);

-- Location: LCCOMB_X59_Y44_N10
\MemDados|ram~1367\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1367_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1366_combout\ & (\MemDados|ram~404_q\)) # (!\MemDados|ram~1366_combout\ & ((\MemDados|ram~372_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~404_q\,
	datac => \MemDados|ram~372_q\,
	datad => \MemDados|ram~1366_combout\,
	combout => \MemDados|ram~1367_combout\);

-- Location: LCCOMB_X61_Y42_N28
\MemDados|ram~468feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~468feeder_combout\ = \BancoReg|Mux49~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux49~3_combout\,
	combout => \MemDados|ram~468feeder_combout\);

-- Location: FF_X61_Y42_N29
\MemDados|ram~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~468feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~468_q\);

-- Location: FF_X60_Y43_N11
\MemDados|ram~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~532_q\);

-- Location: FF_X62_Y41_N19
\MemDados|ram~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~500_q\);

-- Location: FF_X60_Y43_N25
\MemDados|ram~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~436_q\);

-- Location: LCCOMB_X60_Y43_N24
\MemDados|ram~1373\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1373_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~500_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~436_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~500_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~436_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1373_combout\);

-- Location: LCCOMB_X60_Y43_N10
\MemDados|ram~1374\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1374_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1373_combout\ & ((\MemDados|ram~532_q\))) # (!\MemDados|ram~1373_combout\ & (\MemDados|ram~468_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~468_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~532_q\,
	datad => \MemDados|ram~1373_combout\,
	combout => \MemDados|ram~1374_combout\);

-- Location: LCCOMB_X61_Y45_N12
\MemDados|ram~1375\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1375_combout\ = (\MemDados|ram~1372_combout\ & (((\MemDados|ram~1374_combout\) # (!\ULA|Mux28~1_combout\)))) # (!\MemDados|ram~1372_combout\ & (\MemDados|ram~1367_combout\ & (\ULA|Mux28~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1372_combout\,
	datab => \MemDados|ram~1367_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \MemDados|ram~1374_combout\,
	combout => \MemDados|ram~1375_combout\);

-- Location: LCCOMB_X63_Y39_N28
\MemDados|ram~692feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~692feeder_combout\ = \BancoReg|Mux49~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux49~3_combout\,
	combout => \MemDados|ram~692feeder_combout\);

-- Location: FF_X63_Y39_N29
\MemDados|ram~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~692feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~692_q\);

-- Location: FF_X57_Y41_N23
\MemDados|ram~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~948_q\);

-- Location: LCCOMB_X58_Y47_N18
\MemDados|ram~820feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~820feeder_combout\ = \BancoReg|Mux49~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux49~3_combout\,
	combout => \MemDados|ram~820feeder_combout\);

-- Location: FF_X58_Y47_N19
\MemDados|ram~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~820feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~820_q\);

-- Location: FF_X57_Y41_N29
\MemDados|ram~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~564_q\);

-- Location: LCCOMB_X57_Y41_N28
\MemDados|ram~1360\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1360_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~820_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~564_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~820_q\,
	datac => \MemDados|ram~564_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1360_combout\);

-- Location: LCCOMB_X57_Y41_N22
\MemDados|ram~1361\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1361_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1360_combout\ & ((\MemDados|ram~948_q\))) # (!\MemDados|ram~1360_combout\ & (\MemDados|ram~692_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~692_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~948_q\,
	datad => \MemDados|ram~1360_combout\,
	combout => \MemDados|ram~1361_combout\);

-- Location: FF_X67_Y42_N19
\MemDados|ram~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~852_q\);

-- Location: FF_X62_Y42_N31
\MemDados|ram~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~980_q\);

-- Location: FF_X65_Y42_N29
\MemDados|ram~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~724_q\);

-- Location: FF_X66_Y42_N11
\MemDados|ram~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~596_q\);

-- Location: LCCOMB_X66_Y42_N10
\MemDados|ram~1358\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1358_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~724_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~596_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~724_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~596_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1358_combout\);

-- Location: LCCOMB_X62_Y42_N30
\MemDados|ram~1359\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1359_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1358_combout\ & ((\MemDados|ram~980_q\))) # (!\MemDados|ram~1358_combout\ & (\MemDados|ram~852_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~852_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~980_q\,
	datad => \MemDados|ram~1358_combout\,
	combout => \MemDados|ram~1359_combout\);

-- Location: LCCOMB_X61_Y45_N26
\MemDados|ram~1362\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1362_combout\ = (\ULA|Mux31~2_combout\ & (((\MemDados|ram~1359_combout\) # (\ULA|Mux30~1_combout\)))) # (!\ULA|Mux31~2_combout\ & (\MemDados|ram~1361_combout\ & ((!\ULA|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~1361_combout\,
	datac => \MemDados|ram~1359_combout\,
	datad => \ULA|Mux30~1_combout\,
	combout => \MemDados|ram~1362_combout\);

-- Location: FF_X58_Y46_N1
\MemDados|ram~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1012_q\);

-- Location: FF_X58_Y45_N21
\MemDados|ram~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~756_q\);

-- Location: LCCOMB_X57_Y45_N18
\MemDados|ram~884feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~884feeder_combout\ = \BancoReg|Mux49~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux49~3_combout\,
	combout => \MemDados|ram~884feeder_combout\);

-- Location: FF_X57_Y45_N19
\MemDados|ram~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~884feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~884_q\);

-- Location: FF_X57_Y46_N9
\MemDados|ram~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~628_q\);

-- Location: LCCOMB_X57_Y46_N8
\MemDados|ram~1356\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1356_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~884_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~628_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~884_q\,
	datac => \MemDados|ram~628_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1356_combout\);

-- Location: LCCOMB_X58_Y45_N20
\MemDados|ram~1357\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1357_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1356_combout\ & (\MemDados|ram~1012_q\)) # (!\MemDados|ram~1356_combout\ & ((\MemDados|ram~756_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~1012_q\,
	datac => \MemDados|ram~756_q\,
	datad => \MemDados|ram~1356_combout\,
	combout => \MemDados|ram~1357_combout\);

-- Location: LCCOMB_X60_Y45_N6
\MemDados|ram~916feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~916feeder_combout\ = \BancoReg|Mux49~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux49~3_combout\,
	combout => \MemDados|ram~916feeder_combout\);

-- Location: FF_X60_Y45_N7
\MemDados|ram~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~916feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~916_q\);

-- Location: FF_X62_Y45_N1
\MemDados|ram~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1044_q\);

-- Location: LCCOMB_X59_Y46_N6
\MemDados|ram~788feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~788feeder_combout\ = \BancoReg|Mux49~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux49~3_combout\,
	combout => \MemDados|ram~788feeder_combout\);

-- Location: FF_X59_Y46_N7
\MemDados|ram~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~788feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~788_q\);

-- Location: FF_X59_Y45_N11
\MemDados|ram~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux49~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~660_q\);

-- Location: LCCOMB_X59_Y45_N10
\MemDados|ram~1363\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1363_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~788_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~660_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~788_q\,
	datac => \MemDados|ram~660_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1363_combout\);

-- Location: LCCOMB_X62_Y45_N0
\MemDados|ram~1364\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1364_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1363_combout\ & ((\MemDados|ram~1044_q\))) # (!\MemDados|ram~1363_combout\ & (\MemDados|ram~916_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~916_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1044_q\,
	datad => \MemDados|ram~1363_combout\,
	combout => \MemDados|ram~1364_combout\);

-- Location: LCCOMB_X61_Y45_N20
\MemDados|ram~1365\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1365_combout\ = (\MemDados|ram~1362_combout\ & (((\MemDados|ram~1364_combout\) # (!\ULA|Mux30~1_combout\)))) # (!\MemDados|ram~1362_combout\ & (\MemDados|ram~1357_combout\ & ((\ULA|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1362_combout\,
	datab => \MemDados|ram~1357_combout\,
	datac => \MemDados|ram~1364_combout\,
	datad => \ULA|Mux30~1_combout\,
	combout => \MemDados|ram~1365_combout\);

-- Location: LCCOMB_X61_Y45_N2
\MemDados|ram~1376\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1376_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1365_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1375_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1375_combout\,
	datab => \ULA|Mux27~1_combout\,
	datad => \MemDados|ram~1365_combout\,
	combout => \MemDados|ram~1376_combout\);

-- Location: LCCOMB_X61_Y45_N30
\MemDados|q[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(14) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|ram~1376_combout\))) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|q\(14),
	datab => \UCFD|Mux4~0clkctrl_outclk\,
	datac => \MemDados|ram~1376_combout\,
	combout => \MemDados|q\(14));

-- Location: FF_X52_Y41_N23
\BancoReg|ram[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[13]~13_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][13]~q\);

-- Location: FF_X52_Y41_N1
\BancoReg|ram[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[13]~13_combout\,
	sload => VCC,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][13]~q\);

-- Location: LCCOMB_X52_Y41_N0
\BancoReg|Mux50~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux50~2_combout\ = (\InstMem|ram~38_combout\ & (((!\InstMem|ram~44_combout\)))) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & (\BancoReg|ram[5][13]~q\)) # (!\InstMem|ram~44_combout\ & ((\BancoReg|ram[0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[5][13]~q\,
	datab => \InstMem|ram~38_combout\,
	datac => \BancoReg|ram[0][13]~q\,
	datad => \InstMem|ram~44_combout\,
	combout => \BancoReg|Mux50~2_combout\);

-- Location: LCCOMB_X56_Y39_N22
\BancoReg|Mux50~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux50~3_combout\ = (\BancoReg|Mux50~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux50~2_combout\,
	datab => \InstMem|ram~38_combout\,
	datad => \PC|DOUT\(1),
	combout => \BancoReg|Mux50~3_combout\);

-- Location: LCCOMB_X63_Y41_N10
\MemDados|ram~499feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~499feeder_combout\ = \BancoReg|Mux50~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux50~3_combout\,
	combout => \MemDados|ram~499feeder_combout\);

-- Location: FF_X63_Y41_N11
\MemDados|ram~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~499feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~499_q\);

-- Location: FF_X59_Y43_N3
\MemDados|ram~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux50~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~531_q\);

-- Location: LCCOMB_X62_Y44_N30
\MemDados|ram~467feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~467feeder_combout\ = \BancoReg|Mux50~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux50~3_combout\,
	combout => \MemDados|ram~467feeder_combout\);

-- Location: FF_X62_Y44_N31
\MemDados|ram~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~467feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~467_q\);

-- Location: FF_X62_Y43_N11
\MemDados|ram~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux50~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~435_q\);

-- Location: LCCOMB_X62_Y43_N10
\MemDados|ram~1352\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1352_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~467_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~435_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~467_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~435_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1352_combout\);

-- Location: LCCOMB_X59_Y43_N2
\MemDados|ram~1353\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1353_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1352_combout\ & ((\MemDados|ram~531_q\))) # (!\MemDados|ram~1352_combout\ & (\MemDados|ram~499_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~499_q\,
	datac => \MemDados|ram~531_q\,
	datad => \MemDados|ram~1352_combout\,
	combout => \MemDados|ram~1353_combout\);

-- Location: LCCOMB_X60_Y41_N22
\MemDados|ram~339feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~339feeder_combout\ = \BancoReg|Mux50~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux50~3_combout\,
	combout => \MemDados|ram~339feeder_combout\);

-- Location: FF_X60_Y41_N23
\MemDados|ram~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~339feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~339_q\);

-- Location: FF_X60_Y41_N25
\MemDados|ram~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux50~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~403_q\);

-- Location: LCCOMB_X62_Y44_N8
\MemDados|ram~371feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~371feeder_combout\ = \BancoReg|Mux50~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux50~3_combout\,
	combout => \MemDados|ram~371feeder_combout\);

-- Location: FF_X62_Y44_N9
\MemDados|ram~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~371feeder_combout\,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~371_q\);

-- Location: FF_X61_Y44_N27
\MemDados|ram~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux50~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~307_q\);

-- Location: LCCOMB_X61_Y44_N26
\MemDados|ram~1347\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1347_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~371_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~307_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~371_q\,
	datac => \MemDados|ram~307_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1347_combout\);

-- Location: LCCOMB_X60_Y41_N24
\MemDados|ram~1348\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1348_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1347_combout\ & ((\MemDados|ram~403_q\))) # (!\MemDados|ram~1347_combout\ & (\MemDados|ram~339_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~339_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~403_q\,
	datad => \MemDados|ram~1347_combout\,
	combout => \MemDados|ram~1348_combout\);

-- Location: LCCOMB_X56_Y42_N10
\MemDados|ram~83feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~83feeder_combout\ = \BancoReg|Mux50~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux50~3_combout\,
	combout => \MemDados|ram~83feeder_combout\);

-- Location: FF_X56_Y42_N11
\MemDados|ram~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~83feeder_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~83_q\);

-- Location: FF_X60_Y39_N17
\MemDados|ram~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux50~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~147_q\);

-- Location: LCCOMB_X57_Y42_N30
\MemDados|ram~1801\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1801_combout\ = !\BancoReg|Mux50~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux50~3_combout\,
	combout => \MemDados|ram~1801_combout\);

-- Location: FF_X57_Y42_N31
\MemDados|ram~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1801_combout\,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~51_q\);

-- Location: FF_X56_Y39_N15
\MemDados|ram~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux50~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~115_q\);

-- Location: LCCOMB_X56_Y39_N14
\MemDados|ram~1349\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1349_combout\ = (\ULA|Mux30~1_combout\ & (((\MemDados|ram~115_q\) # (\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (!\MemDados|ram~51_q\ & ((!\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~51_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~115_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1349_combout\);

-- Location: LCCOMB_X60_Y39_N16
\MemDados|ram~1350\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1350_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1349_combout\ & ((\MemDados|ram~147_q\))) # (!\MemDados|ram~1349_combout\ & (\MemDados|ram~83_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~83_q\,
	datac => \MemDados|ram~147_q\,
	datad => \MemDados|ram~1349_combout\,
	combout => \MemDados|ram~1350_combout\);

-- Location: LCCOMB_X60_Y39_N22
\MemDados|ram~1351\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1351_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~1348_combout\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~1350_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1348_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \MemDados|ram~1350_combout\,
	combout => \MemDados|ram~1351_combout\);

-- Location: LCCOMB_X59_Y40_N10
\MemDados|ram~275feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~275feeder_combout\ = \BancoReg|Mux50~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux50~3_combout\,
	combout => \MemDados|ram~275feeder_combout\);

-- Location: FF_X59_Y40_N11
\MemDados|ram~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~275feeder_combout\,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~275_q\);

-- Location: LCCOMB_X56_Y38_N20
\MemDados|ram~211feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~211feeder_combout\ = \BancoReg|Mux50~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux50~3_combout\,
	combout => \MemDados|ram~211feeder_combout\);

-- Location: FF_X56_Y38_N21
\MemDados|ram~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~211feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~211_q\);

-- Location: FF_X60_Y38_N15
\MemDados|ram~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux50~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~179_q\);

-- Location: LCCOMB_X60_Y38_N14
\MemDados|ram~1345\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1345_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~211_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~179_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~211_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~179_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1345_combout\);

-- Location: FF_X60_Y38_N29
\MemDados|ram~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux50~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~243_q\);

-- Location: LCCOMB_X60_Y38_N28
\MemDados|ram~1346\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1346_combout\ = (\MemDados|ram~1345_combout\ & ((\MemDados|ram~275_q\) # ((!\ULA|Mux30~1_combout\)))) # (!\MemDados|ram~1345_combout\ & (((\MemDados|ram~243_q\ & \ULA|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~275_q\,
	datab => \MemDados|ram~1345_combout\,
	datac => \MemDados|ram~243_q\,
	datad => \ULA|Mux30~1_combout\,
	combout => \MemDados|ram~1346_combout\);

-- Location: LCCOMB_X60_Y39_N28
\MemDados|ram~1354\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1354_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1351_combout\ & (\MemDados|ram~1353_combout\)) # (!\MemDados|ram~1351_combout\ & ((\MemDados|ram~1346_combout\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1353_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~1351_combout\,
	datad => \MemDados|ram~1346_combout\,
	combout => \MemDados|ram~1354_combout\);

-- Location: LCCOMB_X60_Y47_N26
\MemDados|ram~1043feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1043feeder_combout\ = \BancoReg|Mux50~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux50~3_combout\,
	combout => \MemDados|ram~1043feeder_combout\);

-- Location: FF_X60_Y47_N27
\MemDados|ram~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1043feeder_combout\,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1043_q\);

-- Location: LCCOMB_X59_Y46_N28
\MemDados|ram~787feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~787feeder_combout\ = \BancoReg|Mux50~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux50~3_combout\,
	combout => \MemDados|ram~787feeder_combout\);

-- Location: FF_X59_Y46_N29
\MemDados|ram~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~787feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~787_q\);

-- Location: LCCOMB_X60_Y45_N0
\MemDados|ram~915feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~915feeder_combout\ = \BancoReg|Mux50~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux50~3_combout\,
	combout => \MemDados|ram~915feeder_combout\);

-- Location: FF_X60_Y45_N1
\MemDados|ram~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~915feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~915_q\);

-- Location: FF_X59_Y45_N21
\MemDados|ram~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux50~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~659_q\);

-- Location: LCCOMB_X59_Y45_N20
\MemDados|ram~1342\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1342_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~915_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~659_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~915_q\,
	datac => \MemDados|ram~659_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1342_combout\);

-- Location: LCCOMB_X58_Y40_N6
\MemDados|ram~1343\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1343_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1342_combout\ & (\MemDados|ram~1043_q\)) # (!\MemDados|ram~1342_combout\ & ((\MemDados|ram~787_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~1043_q\,
	datac => \MemDados|ram~787_q\,
	datad => \MemDados|ram~1342_combout\,
	combout => \MemDados|ram~1343_combout\);

-- Location: FF_X57_Y45_N13
\MemDados|ram~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux50~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~883_q\);

-- Location: FF_X58_Y46_N15
\MemDados|ram~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux50~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1011_q\);

-- Location: LCCOMB_X57_Y47_N26
\MemDados|ram~755feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~755feeder_combout\ = \BancoReg|Mux50~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux50~3_combout\,
	combout => \MemDados|ram~755feeder_combout\);

-- Location: FF_X57_Y47_N27
\MemDados|ram~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~755feeder_combout\,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~755_q\);

-- Location: FF_X57_Y46_N19
\MemDados|ram~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux50~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~627_q\);

-- Location: LCCOMB_X57_Y46_N18
\MemDados|ram~1337\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1337_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~755_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~627_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~755_q\,
	datac => \MemDados|ram~627_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1337_combout\);

-- Location: LCCOMB_X58_Y46_N14
\MemDados|ram~1338\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1338_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1337_combout\ & ((\MemDados|ram~1011_q\))) # (!\MemDados|ram~1337_combout\ & (\MemDados|ram~883_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~883_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1011_q\,
	datad => \MemDados|ram~1337_combout\,
	combout => \MemDados|ram~1338_combout\);

-- Location: LCCOMB_X59_Y47_N0
\MemDados|ram~819feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~819feeder_combout\ = \BancoReg|Mux50~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux50~3_combout\,
	combout => \MemDados|ram~819feeder_combout\);

-- Location: FF_X59_Y47_N1
\MemDados|ram~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~819feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~819_q\);

-- Location: FF_X61_Y40_N9
\MemDados|ram~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux50~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~947_q\);

-- Location: LCCOMB_X63_Y39_N14
\MemDados|ram~691feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~691feeder_combout\ = \BancoReg|Mux50~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux50~3_combout\,
	combout => \MemDados|ram~691feeder_combout\);

-- Location: FF_X63_Y39_N15
\MemDados|ram~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~691feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~691_q\);

-- Location: FF_X62_Y39_N25
\MemDados|ram~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux50~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~563_q\);

-- Location: LCCOMB_X62_Y39_N24
\MemDados|ram~1339\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1339_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~691_q\) # ((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~563_q\ & !\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~691_q\,
	datac => \MemDados|ram~563_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1339_combout\);

-- Location: LCCOMB_X61_Y40_N8
\MemDados|ram~1340\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1340_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1339_combout\ & ((\MemDados|ram~947_q\))) # (!\MemDados|ram~1339_combout\ & (\MemDados|ram~819_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~819_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~947_q\,
	datad => \MemDados|ram~1339_combout\,
	combout => \MemDados|ram~1340_combout\);

-- Location: LCCOMB_X57_Y40_N30
\MemDados|ram~1341\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1341_combout\ = (\ULA|Mux31~2_combout\ & (\ULA|Mux30~1_combout\)) # (!\ULA|Mux31~2_combout\ & ((\ULA|Mux30~1_combout\ & (\MemDados|ram~1338_combout\)) # (!\ULA|Mux30~1_combout\ & ((\MemDados|ram~1340_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~1338_combout\,
	datad => \MemDados|ram~1340_combout\,
	combout => \MemDados|ram~1341_combout\);

-- Location: LCCOMB_X62_Y40_N12
\MemDados|ram~979feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~979feeder_combout\ = \BancoReg|Mux50~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux50~3_combout\,
	combout => \MemDados|ram~979feeder_combout\);

-- Location: FF_X62_Y40_N13
\MemDados|ram~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~979feeder_combout\,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~979_q\);

-- Location: FF_X65_Y42_N11
\MemDados|ram~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux50~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~723_q\);

-- Location: LCCOMB_X66_Y42_N30
\MemDados|ram~851feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~851feeder_combout\ = \BancoReg|Mux50~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux50~3_combout\,
	combout => \MemDados|ram~851feeder_combout\);

-- Location: FF_X66_Y42_N31
\MemDados|ram~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~851feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~851_q\);

-- Location: FF_X66_Y42_N5
\MemDados|ram~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux50~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~595_q\);

-- Location: LCCOMB_X66_Y42_N4
\MemDados|ram~1335\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1335_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~851_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~595_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~851_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~595_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1335_combout\);

-- Location: LCCOMB_X65_Y42_N10
\MemDados|ram~1336\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1336_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1335_combout\ & (\MemDados|ram~979_q\)) # (!\MemDados|ram~1335_combout\ & ((\MemDados|ram~723_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~979_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~723_q\,
	datad => \MemDados|ram~1335_combout\,
	combout => \MemDados|ram~1336_combout\);

-- Location: LCCOMB_X57_Y40_N4
\MemDados|ram~1344\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1344_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1341_combout\ & (\MemDados|ram~1343_combout\)) # (!\MemDados|ram~1341_combout\ & ((\MemDados|ram~1336_combout\))))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1343_combout\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~1341_combout\,
	datad => \MemDados|ram~1336_combout\,
	combout => \MemDados|ram~1344_combout\);

-- Location: LCCOMB_X60_Y39_N14
\MemDados|ram~1355\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1355_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1344_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1354_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|ram~1354_combout\,
	datac => \ULA|Mux27~1_combout\,
	datad => \MemDados|ram~1344_combout\,
	combout => \MemDados|ram~1355_combout\);

-- Location: LCCOMB_X60_Y39_N8
\MemDados|q[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(13) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|ram~1355_combout\)) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|ram~1355_combout\,
	datac => \MemDados|q\(13),
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(13));

-- Location: FF_X54_Y40_N5
\BancoReg|ram[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[12]~12_combout\,
	sload => VCC,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][12]~q\);

-- Location: FF_X53_Y40_N11
\BancoReg|ram[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[12]~12_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][12]~q\);

-- Location: LCCOMB_X54_Y40_N24
\BancoReg|Mux51~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux51~2_combout\ = (\InstMem|ram~38_combout\ & (((!\InstMem|ram~44_combout\)))) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & ((\BancoReg|ram[5][12]~q\))) # (!\InstMem|ram~44_combout\ & (\BancoReg|ram[0][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \BancoReg|ram[0][12]~q\,
	datac => \InstMem|ram~44_combout\,
	datad => \BancoReg|ram[5][12]~q\,
	combout => \BancoReg|Mux51~2_combout\);

-- Location: LCCOMB_X54_Y40_N16
\BancoReg|Mux51~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux51~3_combout\ = (\BancoReg|Mux51~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux51~2_combout\,
	datac => \InstMem|ram~38_combout\,
	datad => \PC|DOUT\(1),
	combout => \BancoReg|Mux51~3_combout\);

-- Location: LCCOMB_X68_Y42_N28
\MemDados|ram~850feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~850feeder_combout\ = \BancoReg|Mux51~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux51~3_combout\,
	combout => \MemDados|ram~850feeder_combout\);

-- Location: FF_X68_Y42_N29
\MemDados|ram~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~850feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~850_q\);

-- Location: FF_X62_Y40_N3
\MemDados|ram~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux51~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~978_q\);

-- Location: LCCOMB_X65_Y42_N4
\MemDados|ram~722feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~722feeder_combout\ = \BancoReg|Mux51~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux51~3_combout\,
	combout => \MemDados|ram~722feeder_combout\);

-- Location: FF_X65_Y42_N5
\MemDados|ram~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~722feeder_combout\,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~722_q\);

-- Location: FF_X59_Y45_N13
\MemDados|ram~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux51~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~594_q\);

-- Location: LCCOMB_X59_Y45_N12
\MemDados|ram~1316\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1316_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~722_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~594_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~722_q\,
	datac => \MemDados|ram~594_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1316_combout\);

-- Location: LCCOMB_X62_Y40_N2
\MemDados|ram~1317\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1317_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1316_combout\ & ((\MemDados|ram~978_q\))) # (!\MemDados|ram~1316_combout\ & (\MemDados|ram~850_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~850_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~978_q\,
	datad => \MemDados|ram~1316_combout\,
	combout => \MemDados|ram~1317_combout\);

-- Location: LCCOMB_X63_Y39_N0
\MemDados|ram~690feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~690feeder_combout\ = \BancoReg|Mux51~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux51~3_combout\,
	combout => \MemDados|ram~690feeder_combout\);

-- Location: FF_X63_Y39_N1
\MemDados|ram~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~690feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~690_q\);

-- Location: LCCOMB_X61_Y40_N24
\MemDados|ram~946feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~946feeder_combout\ = \BancoReg|Mux51~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux51~3_combout\,
	combout => \MemDados|ram~946feeder_combout\);

-- Location: FF_X61_Y40_N25
\MemDados|ram~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~946feeder_combout\,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~946_q\);

-- Location: LCCOMB_X59_Y47_N18
\MemDados|ram~818feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~818feeder_combout\ = \BancoReg|Mux51~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux51~3_combout\,
	combout => \MemDados|ram~818feeder_combout\);

-- Location: FF_X59_Y47_N19
\MemDados|ram~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~818feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~818_q\);

-- Location: FF_X62_Y39_N27
\MemDados|ram~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux51~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~562_q\);

-- Location: LCCOMB_X62_Y39_N26
\MemDados|ram~1318\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1318_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~818_q\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~562_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~818_q\,
	datac => \MemDados|ram~562_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1318_combout\);

-- Location: LCCOMB_X63_Y40_N0
\MemDados|ram~1319\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1319_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1318_combout\ & ((\MemDados|ram~946_q\))) # (!\MemDados|ram~1318_combout\ & (\MemDados|ram~690_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~690_q\,
	datab => \MemDados|ram~946_q\,
	datac => \ULA|Mux29~1_combout\,
	datad => \MemDados|ram~1318_combout\,
	combout => \MemDados|ram~1319_combout\);

-- Location: LCCOMB_X63_Y40_N26
\MemDados|ram~1320\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1320_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~1317_combout\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~1319_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1317_combout\,
	datab => \MemDados|ram~1319_combout\,
	datac => \ULA|Mux30~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1320_combout\);

-- Location: LCCOMB_X59_Y46_N14
\MemDados|ram~786feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~786feeder_combout\ = \BancoReg|Mux51~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux51~3_combout\,
	combout => \MemDados|ram~786feeder_combout\);

-- Location: FF_X59_Y46_N15
\MemDados|ram~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~786feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~786_q\);

-- Location: FF_X59_Y45_N19
\MemDados|ram~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux51~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~658_q\);

-- Location: LCCOMB_X59_Y45_N18
\MemDados|ram~1321\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1321_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~786_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~658_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~786_q\,
	datac => \MemDados|ram~658_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1321_combout\);

-- Location: LCCOMB_X60_Y45_N18
\MemDados|ram~914feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~914feeder_combout\ = \BancoReg|Mux51~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux51~3_combout\,
	combout => \MemDados|ram~914feeder_combout\);

-- Location: FF_X60_Y45_N19
\MemDados|ram~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~914feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~914_q\);

-- Location: FF_X62_Y45_N7
\MemDados|ram~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux51~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1042_q\);

-- Location: LCCOMB_X62_Y45_N6
\MemDados|ram~1322\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1322_combout\ = (\MemDados|ram~1321_combout\ & (((\MemDados|ram~1042_q\) # (!\ULA|Mux28~1_combout\)))) # (!\MemDados|ram~1321_combout\ & (\MemDados|ram~914_q\ & ((\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1321_combout\,
	datab => \MemDados|ram~914_q\,
	datac => \MemDados|ram~1042_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1322_combout\);

-- Location: LCCOMB_X57_Y47_N12
\MemDados|ram~1010feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1010feeder_combout\ = \BancoReg|Mux51~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux51~3_combout\,
	combout => \MemDados|ram~1010feeder_combout\);

-- Location: FF_X57_Y47_N13
\MemDados|ram~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1010feeder_combout\,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1010_q\);

-- Location: FF_X57_Y47_N3
\MemDados|ram~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux51~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~754_q\);

-- Location: LCCOMB_X56_Y47_N4
\MemDados|ram~882feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~882feeder_combout\ = \BancoReg|Mux51~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux51~3_combout\,
	combout => \MemDados|ram~882feeder_combout\);

-- Location: FF_X56_Y47_N5
\MemDados|ram~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~882feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~882_q\);

-- Location: FF_X56_Y47_N15
\MemDados|ram~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux51~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~626_q\);

-- Location: LCCOMB_X56_Y47_N14
\MemDados|ram~1314\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1314_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~882_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~626_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~882_q\,
	datac => \MemDados|ram~626_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1314_combout\);

-- Location: LCCOMB_X57_Y47_N2
\MemDados|ram~1315\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1315_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1314_combout\ & (\MemDados|ram~1010_q\)) # (!\MemDados|ram~1314_combout\ & ((\MemDados|ram~754_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1010_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~754_q\,
	datad => \MemDados|ram~1314_combout\,
	combout => \MemDados|ram~1315_combout\);

-- Location: LCCOMB_X63_Y40_N20
\MemDados|ram~1323\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1323_combout\ = (\MemDados|ram~1320_combout\ & ((\MemDados|ram~1322_combout\) # ((!\ULA|Mux30~1_combout\)))) # (!\MemDados|ram~1320_combout\ & (((\ULA|Mux30~1_combout\ & \MemDados|ram~1315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1320_combout\,
	datab => \MemDados|ram~1322_combout\,
	datac => \ULA|Mux30~1_combout\,
	datad => \MemDados|ram~1315_combout\,
	combout => \MemDados|ram~1323_combout\);

-- Location: LCCOMB_X56_Y39_N8
\MemDados|ram~114feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~114feeder_combout\ = \BancoReg|Mux51~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux51~3_combout\,
	combout => \MemDados|ram~114feeder_combout\);

-- Location: FF_X56_Y39_N9
\MemDados|ram~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~114feeder_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~114_q\);

-- Location: FF_X63_Y40_N5
\MemDados|ram~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux51~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~146_q\);

-- Location: LCCOMB_X60_Y42_N14
\MemDados|ram~82feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~82feeder_combout\ = \BancoReg|Mux51~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux51~3_combout\,
	combout => \MemDados|ram~82feeder_combout\);

-- Location: FF_X60_Y42_N15
\MemDados|ram~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~82feeder_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~82_q\);

-- Location: FF_X60_Y42_N21
\MemDados|ram~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux51~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~50_q\);

-- Location: LCCOMB_X60_Y42_N20
\MemDados|ram~1328\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1328_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~82_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~50_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~82_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~50_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1328_combout\);

-- Location: LCCOMB_X63_Y40_N4
\MemDados|ram~1329\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1329_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1328_combout\ & ((\MemDados|ram~146_q\))) # (!\MemDados|ram~1328_combout\ & (\MemDados|ram~114_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~114_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~146_q\,
	datad => \MemDados|ram~1328_combout\,
	combout => \MemDados|ram~1329_combout\);

-- Location: LCCOMB_X56_Y38_N30
\MemDados|ram~210feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~210feeder_combout\ = \BancoReg|Mux51~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux51~3_combout\,
	combout => \MemDados|ram~210feeder_combout\);

-- Location: FF_X56_Y38_N31
\MemDados|ram~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~210feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~210_q\);

-- Location: FF_X63_Y40_N19
\MemDados|ram~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux51~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~274_q\);

-- Location: LCCOMB_X59_Y38_N8
\MemDados|ram~242feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~242feeder_combout\ = \BancoReg|Mux51~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux51~3_combout\,
	combout => \MemDados|ram~242feeder_combout\);

-- Location: FF_X59_Y38_N9
\MemDados|ram~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~242feeder_combout\,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~242_q\);

-- Location: FF_X62_Y38_N13
\MemDados|ram~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux51~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~178_q\);

-- Location: LCCOMB_X62_Y38_N12
\MemDados|ram~1326\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1326_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~242_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~178_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~242_q\,
	datac => \MemDados|ram~178_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1326_combout\);

-- Location: LCCOMB_X63_Y40_N18
\MemDados|ram~1327\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1327_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1326_combout\ & ((\MemDados|ram~274_q\))) # (!\MemDados|ram~1326_combout\ & (\MemDados|ram~210_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~210_q\,
	datac => \MemDados|ram~274_q\,
	datad => \MemDados|ram~1326_combout\,
	combout => \MemDados|ram~1327_combout\);

-- Location: LCCOMB_X63_Y40_N10
\MemDados|ram~1330\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1330_combout\ = (\ULA|Mux29~1_combout\ & (((\MemDados|ram~1327_combout\) # (\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (\MemDados|ram~1329_combout\ & ((!\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~1329_combout\,
	datac => \MemDados|ram~1327_combout\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1330_combout\);

-- Location: FF_X61_Y40_N23
\MemDados|ram~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux51~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~466_q\);

-- Location: FF_X61_Y43_N15
\MemDados|ram~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux51~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~530_q\);

-- Location: LCCOMB_X61_Y41_N6
\MemDados|ram~498feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~498feeder_combout\ = \BancoReg|Mux51~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux51~3_combout\,
	combout => \MemDados|ram~498feeder_combout\);

-- Location: FF_X61_Y41_N7
\MemDados|ram~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~498feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~498_q\);

-- Location: FF_X61_Y43_N17
\MemDados|ram~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux51~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~434_q\);

-- Location: LCCOMB_X61_Y43_N16
\MemDados|ram~1331\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1331_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~498_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~434_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~498_q\,
	datac => \MemDados|ram~434_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1331_combout\);

-- Location: LCCOMB_X61_Y43_N14
\MemDados|ram~1332\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1332_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1331_combout\ & ((\MemDados|ram~530_q\))) # (!\MemDados|ram~1331_combout\ & (\MemDados|ram~466_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~466_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~530_q\,
	datad => \MemDados|ram~1331_combout\,
	combout => \MemDados|ram~1332_combout\);

-- Location: LCCOMB_X60_Y41_N28
\MemDados|ram~402feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~402feeder_combout\ = \BancoReg|Mux51~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux51~3_combout\,
	combout => \MemDados|ram~402feeder_combout\);

-- Location: FF_X60_Y41_N29
\MemDados|ram~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~402feeder_combout\,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~402_q\);

-- Location: FF_X59_Y44_N3
\MemDados|ram~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux51~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~370_q\);

-- Location: LCCOMB_X60_Y41_N10
\MemDados|ram~338feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~338feeder_combout\ = \BancoReg|Mux51~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux51~3_combout\,
	combout => \MemDados|ram~338feeder_combout\);

-- Location: FF_X60_Y41_N11
\MemDados|ram~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~338feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~338_q\);

-- Location: FF_X59_Y44_N1
\MemDados|ram~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux51~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~306_q\);

-- Location: LCCOMB_X59_Y44_N0
\MemDados|ram~1324\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1324_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~338_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~306_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~338_q\,
	datac => \MemDados|ram~306_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1324_combout\);

-- Location: LCCOMB_X59_Y44_N2
\MemDados|ram~1325\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1325_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1324_combout\ & (\MemDados|ram~402_q\)) # (!\MemDados|ram~1324_combout\ & ((\MemDados|ram~370_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~402_q\,
	datac => \MemDados|ram~370_q\,
	datad => \MemDados|ram~1324_combout\,
	combout => \MemDados|ram~1325_combout\);

-- Location: LCCOMB_X63_Y40_N12
\MemDados|ram~1333\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1333_combout\ = (\MemDados|ram~1330_combout\ & ((\MemDados|ram~1332_combout\) # ((!\ULA|Mux28~1_combout\)))) # (!\MemDados|ram~1330_combout\ & (((\MemDados|ram~1325_combout\ & \ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1330_combout\,
	datab => \MemDados|ram~1332_combout\,
	datac => \MemDados|ram~1325_combout\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1333_combout\);

-- Location: LCCOMB_X63_Y40_N2
\MemDados|ram~1334\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1334_combout\ = (\ULA|Mux27~1_combout\ & (\MemDados|ram~1323_combout\)) # (!\ULA|Mux27~1_combout\ & ((\MemDados|ram~1333_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1323_combout\,
	datab => \ULA|Mux27~1_combout\,
	datac => \MemDados|ram~1333_combout\,
	combout => \MemDados|ram~1334_combout\);

-- Location: LCCOMB_X63_Y40_N22
\MemDados|q[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(12) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|ram~1334_combout\))) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|q\(12),
	datab => \MemDados|ram~1334_combout\,
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(12));

-- Location: FF_X52_Y39_N1
\BancoReg|ram[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[11]~11_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][11]~q\);

-- Location: LCCOMB_X53_Y39_N20
\BancoReg|ram[0][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|ram[0][11]~feeder_combout\ = \MuxULAMem|C[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxULAMem|C[11]~11_combout\,
	combout => \BancoReg|ram[0][11]~feeder_combout\);

-- Location: FF_X53_Y39_N21
\BancoReg|ram[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BancoReg|ram[0][11]~feeder_combout\,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][11]~q\);

-- Location: LCCOMB_X53_Y39_N12
\BancoReg|Mux52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux52~2_combout\ = (\InstMem|ram~38_combout\ & (((!\InstMem|ram~44_combout\)))) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & (\BancoReg|ram[5][11]~q\)) # (!\InstMem|ram~44_combout\ & ((\BancoReg|ram[0][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[5][11]~q\,
	datab => \BancoReg|ram[0][11]~q\,
	datac => \InstMem|ram~38_combout\,
	datad => \InstMem|ram~44_combout\,
	combout => \BancoReg|Mux52~2_combout\);

-- Location: LCCOMB_X53_Y39_N2
\muxRtImm|C[11]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[11]~109_combout\ = (!\InstMem|ram~44_combout\ & (\BancoReg|Mux52~2_combout\ & ((!\InstMem|ram~38_combout\) # (!\PC|DOUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \InstMem|ram~44_combout\,
	datac => \InstMem|ram~38_combout\,
	datad => \BancoReg|Mux52~2_combout\,
	combout => \muxRtImm|C[11]~109_combout\);

-- Location: FF_X53_Y40_N25
\BancoReg|ram[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[10]~10_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][10]~q\);

-- Location: LCCOMB_X53_Y40_N24
\BancoReg|Mux53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux53~1_combout\ = (\InstMem|ram~44_combout\ & ((\InstMem|ram~38_combout\ & ((\BancoReg|Mux53~0_combout\))) # (!\InstMem|ram~38_combout\ & (\BancoReg|ram[5][10]~q\)))) # (!\InstMem|ram~44_combout\ & (\InstMem|ram~38_combout\ $ 
-- (((\BancoReg|Mux53~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~44_combout\,
	datab => \InstMem|ram~38_combout\,
	datac => \BancoReg|ram[5][10]~q\,
	datad => \BancoReg|Mux53~0_combout\,
	combout => \BancoReg|Mux53~1_combout\);

-- Location: LCCOMB_X57_Y46_N12
\MemDados|ram~592feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~592feeder_combout\ = \BancoReg|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux53~1_combout\,
	combout => \MemDados|ram~592feeder_combout\);

-- Location: FF_X57_Y46_N13
\MemDados|ram~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~592feeder_combout\,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~592_q\);

-- Location: FF_X66_Y43_N13
\MemDados|ram~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux53~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~720_q\);

-- Location: LCCOMB_X66_Y43_N12
\MemDados|ram~1274\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1274_combout\ = (\ULA|Mux29~1_combout\ & (((\MemDados|ram~720_q\) # (\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (\MemDados|ram~592_q\ & ((!\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~592_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~720_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1274_combout\);

-- Location: LCCOMB_X68_Y42_N20
\MemDados|ram~848feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~848feeder_combout\ = \BancoReg|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux53~1_combout\,
	combout => \MemDados|ram~848feeder_combout\);

-- Location: FF_X68_Y42_N21
\MemDados|ram~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~848feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~848_q\);

-- Location: FF_X66_Y43_N19
\MemDados|ram~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux53~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~976_q\);

-- Location: LCCOMB_X66_Y43_N18
\MemDados|ram~1275\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1275_combout\ = (\MemDados|ram~1274_combout\ & (((\MemDados|ram~976_q\) # (!\ULA|Mux28~1_combout\)))) # (!\MemDados|ram~1274_combout\ & (\MemDados|ram~848_q\ & ((\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1274_combout\,
	datab => \MemDados|ram~848_q\,
	datac => \MemDados|ram~976_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1275_combout\);

-- Location: LCCOMB_X59_Y47_N2
\MemDados|ram~816feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~816feeder_combout\ = \BancoReg|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux53~1_combout\,
	combout => \MemDados|ram~816feeder_combout\);

-- Location: FF_X59_Y47_N3
\MemDados|ram~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~816feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~816_q\);

-- Location: FF_X62_Y39_N17
\MemDados|ram~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux53~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~560_q\);

-- Location: LCCOMB_X62_Y39_N16
\MemDados|ram~1276\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1276_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~816_q\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~560_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~816_q\,
	datac => \MemDados|ram~560_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1276_combout\);

-- Location: LCCOMB_X63_Y39_N26
\MemDados|ram~688feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~688feeder_combout\ = \BancoReg|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux53~1_combout\,
	combout => \MemDados|ram~688feeder_combout\);

-- Location: FF_X63_Y39_N27
\MemDados|ram~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~688feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~688_q\);

-- Location: FF_X61_Y40_N11
\MemDados|ram~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux53~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~944_q\);

-- Location: LCCOMB_X61_Y40_N10
\MemDados|ram~1277\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1277_combout\ = (\MemDados|ram~1276_combout\ & (((\MemDados|ram~944_q\) # (!\ULA|Mux29~1_combout\)))) # (!\MemDados|ram~1276_combout\ & (\MemDados|ram~688_q\ & ((\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1276_combout\,
	datab => \MemDados|ram~688_q\,
	datac => \MemDados|ram~944_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1277_combout\);

-- Location: LCCOMB_X65_Y43_N28
\MemDados|ram~1278\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1278_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~1275_combout\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~1277_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~1275_combout\,
	datac => \ULA|Mux31~2_combout\,
	datad => \MemDados|ram~1277_combout\,
	combout => \MemDados|ram~1278_combout\);

-- Location: LCCOMB_X63_Y46_N12
\MemDados|ram~1040feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1040feeder_combout\ = \BancoReg|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux53~1_combout\,
	combout => \MemDados|ram~1040feeder_combout\);

-- Location: FF_X63_Y46_N13
\MemDados|ram~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1040feeder_combout\,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1040_q\);

-- Location: LCCOMB_X63_Y45_N2
\MemDados|ram~656feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~656feeder_combout\ = \BancoReg|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux53~1_combout\,
	combout => \MemDados|ram~656feeder_combout\);

-- Location: FF_X63_Y45_N3
\MemDados|ram~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~656feeder_combout\,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~656_q\);

-- Location: LCCOMB_X63_Y46_N18
\MemDados|ram~784feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~784feeder_combout\ = \BancoReg|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux53~1_combout\,
	combout => \MemDados|ram~784feeder_combout\);

-- Location: FF_X63_Y46_N19
\MemDados|ram~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~784feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~784_q\);

-- Location: LCCOMB_X66_Y43_N20
\MemDados|ram~1279\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1279_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & ((\MemDados|ram~784_q\))) # (!\ULA|Mux29~1_combout\ & (\MemDados|ram~656_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~656_q\,
	datab => \MemDados|ram~784_q\,
	datac => \ULA|Mux28~1_combout\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1279_combout\);

-- Location: LCCOMB_X63_Y45_N24
\MemDados|ram~912feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~912feeder_combout\ = \BancoReg|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux53~1_combout\,
	combout => \MemDados|ram~912feeder_combout\);

-- Location: FF_X63_Y45_N25
\MemDados|ram~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~912feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~912_q\);

-- Location: LCCOMB_X66_Y43_N10
\MemDados|ram~1280\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1280_combout\ = (\MemDados|ram~1279_combout\ & ((\MemDados|ram~1040_q\) # ((!\ULA|Mux28~1_combout\)))) # (!\MemDados|ram~1279_combout\ & (((\ULA|Mux28~1_combout\ & \MemDados|ram~912_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1040_q\,
	datab => \MemDados|ram~1279_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \MemDados|ram~912_q\,
	combout => \MemDados|ram~1280_combout\);

-- Location: LCCOMB_X57_Y47_N10
\MemDados|ram~1008feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1008feeder_combout\ = \BancoReg|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux53~1_combout\,
	combout => \MemDados|ram~1008feeder_combout\);

-- Location: FF_X57_Y47_N11
\MemDados|ram~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1008feeder_combout\,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1008_q\);

-- Location: FF_X57_Y47_N21
\MemDados|ram~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux53~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~752_q\);

-- Location: LCCOMB_X56_Y45_N4
\MemDados|ram~880feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~880feeder_combout\ = \BancoReg|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux53~1_combout\,
	combout => \MemDados|ram~880feeder_combout\);

-- Location: FF_X56_Y45_N5
\MemDados|ram~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~880feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~880_q\);

-- Location: FF_X57_Y46_N27
\MemDados|ram~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux53~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~624_q\);

-- Location: LCCOMB_X57_Y46_N26
\MemDados|ram~1272\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1272_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~880_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~624_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~880_q\,
	datac => \MemDados|ram~624_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1272_combout\);

-- Location: LCCOMB_X57_Y47_N20
\MemDados|ram~1273\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1273_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1272_combout\ & (\MemDados|ram~1008_q\)) # (!\MemDados|ram~1272_combout\ & ((\MemDados|ram~752_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1008_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~752_q\,
	datad => \MemDados|ram~1272_combout\,
	combout => \MemDados|ram~1273_combout\);

-- Location: LCCOMB_X65_Y43_N10
\MemDados|ram~1281\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1281_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1278_combout\ & (\MemDados|ram~1280_combout\)) # (!\MemDados|ram~1278_combout\ & ((\MemDados|ram~1273_combout\))))) # (!\ULA|Mux30~1_combout\ & (\MemDados|ram~1278_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~1278_combout\,
	datac => \MemDados|ram~1280_combout\,
	datad => \MemDados|ram~1273_combout\,
	combout => \MemDados|ram~1281_combout\);

-- Location: LCCOMB_X63_Y43_N20
\MemDados|ram~528feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~528feeder_combout\ = \BancoReg|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux53~1_combout\,
	combout => \MemDados|ram~528feeder_combout\);

-- Location: FF_X63_Y43_N21
\MemDados|ram~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~528feeder_combout\,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~528_q\);

-- Location: LCCOMB_X63_Y43_N26
\MemDados|ram~496feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~496feeder_combout\ = \BancoReg|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux53~1_combout\,
	combout => \MemDados|ram~496feeder_combout\);

-- Location: FF_X63_Y43_N27
\MemDados|ram~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~496feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~496_q\);

-- Location: LCCOMB_X62_Y43_N6
\MemDados|ram~432feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~432feeder_combout\ = \BancoReg|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux53~1_combout\,
	combout => \MemDados|ram~432feeder_combout\);

-- Location: FF_X62_Y43_N7
\MemDados|ram~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~432feeder_combout\,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~432_q\);

-- Location: LCCOMB_X66_Y43_N4
\MemDados|ram~1289\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1289_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~496_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~432_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~496_q\,
	datac => \MemDados|ram~432_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1289_combout\);

-- Location: LCCOMB_X61_Y40_N20
\MemDados|ram~464feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~464feeder_combout\ = \BancoReg|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux53~1_combout\,
	combout => \MemDados|ram~464feeder_combout\);

-- Location: FF_X61_Y40_N21
\MemDados|ram~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~464feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~464_q\);

-- Location: LCCOMB_X66_Y43_N6
\MemDados|ram~1290\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1290_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1289_combout\ & (\MemDados|ram~528_q\)) # (!\MemDados|ram~1289_combout\ & ((\MemDados|ram~464_q\))))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~528_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~1289_combout\,
	datad => \MemDados|ram~464_q\,
	combout => \MemDados|ram~1290_combout\);

-- Location: FF_X56_Y39_N5
\MemDados|ram~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux53~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~112_q\);

-- Location: FF_X65_Y43_N23
\MemDados|ram~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux53~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~144_q\);

-- Location: FF_X60_Y42_N1
\MemDados|ram~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux53~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~80_q\);

-- Location: FF_X65_Y43_N25
\MemDados|ram~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux53~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~48_q\);

-- Location: LCCOMB_X65_Y43_N24
\MemDados|ram~1286\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1286_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~80_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~48_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~80_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~48_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1286_combout\);

-- Location: LCCOMB_X65_Y43_N22
\MemDados|ram~1287\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1287_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1286_combout\ & ((\MemDados|ram~144_q\))) # (!\MemDados|ram~1286_combout\ & (\MemDados|ram~112_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~112_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~144_q\,
	datad => \MemDados|ram~1286_combout\,
	combout => \MemDados|ram~1287_combout\);

-- Location: LCCOMB_X58_Y40_N2
\MemDados|ram~208feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~208feeder_combout\ = \BancoReg|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux53~1_combout\,
	combout => \MemDados|ram~208feeder_combout\);

-- Location: FF_X58_Y40_N3
\MemDados|ram~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~208feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~208_q\);

-- Location: FF_X58_Y40_N25
\MemDados|ram~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux53~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~272_q\);

-- Location: LCCOMB_X59_Y38_N20
\MemDados|ram~240feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~240feeder_combout\ = \BancoReg|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux53~1_combout\,
	combout => \MemDados|ram~240feeder_combout\);

-- Location: FF_X59_Y38_N21
\MemDados|ram~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~240feeder_combout\,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~240_q\);

-- Location: FF_X58_Y38_N1
\MemDados|ram~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux53~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~176_q\);

-- Location: LCCOMB_X58_Y38_N0
\MemDados|ram~1284\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1284_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~240_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~176_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~240_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~176_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1284_combout\);

-- Location: LCCOMB_X58_Y40_N24
\MemDados|ram~1285\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1285_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1284_combout\ & ((\MemDados|ram~272_q\))) # (!\MemDados|ram~1284_combout\ & (\MemDados|ram~208_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~208_q\,
	datac => \MemDados|ram~272_q\,
	datad => \MemDados|ram~1284_combout\,
	combout => \MemDados|ram~1285_combout\);

-- Location: LCCOMB_X65_Y43_N4
\MemDados|ram~1288\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1288_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & ((\MemDados|ram~1285_combout\))) # (!\ULA|Mux29~1_combout\ & (\MemDados|ram~1287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~1287_combout\,
	datac => \ULA|Mux29~1_combout\,
	datad => \MemDados|ram~1285_combout\,
	combout => \MemDados|ram~1288_combout\);

-- Location: LCCOMB_X60_Y44_N4
\MemDados|ram~400feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~400feeder_combout\ = \BancoReg|Mux53~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux53~1_combout\,
	combout => \MemDados|ram~400feeder_combout\);

-- Location: FF_X60_Y44_N5
\MemDados|ram~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~400feeder_combout\,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~400_q\);

-- Location: FF_X61_Y44_N11
\MemDados|ram~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux53~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~368_q\);

-- Location: FF_X59_Y41_N5
\MemDados|ram~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux53~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~336_q\);

-- Location: FF_X61_Y44_N1
\MemDados|ram~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux53~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~304_q\);

-- Location: LCCOMB_X61_Y44_N0
\MemDados|ram~1282\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1282_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~336_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~304_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~336_q\,
	datac => \MemDados|ram~304_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1282_combout\);

-- Location: LCCOMB_X61_Y44_N10
\MemDados|ram~1283\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1283_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1282_combout\ & (\MemDados|ram~400_q\)) # (!\MemDados|ram~1282_combout\ & ((\MemDados|ram~368_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~400_q\,
	datac => \MemDados|ram~368_q\,
	datad => \MemDados|ram~1282_combout\,
	combout => \MemDados|ram~1283_combout\);

-- Location: LCCOMB_X65_Y43_N30
\MemDados|ram~1291\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1291_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1288_combout\ & (\MemDados|ram~1290_combout\)) # (!\MemDados|ram~1288_combout\ & ((\MemDados|ram~1283_combout\))))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1290_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1288_combout\,
	datad => \MemDados|ram~1283_combout\,
	combout => \MemDados|ram~1291_combout\);

-- Location: LCCOMB_X65_Y43_N8
\MemDados|ram~1292\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1292_combout\ = (\ULA|Mux27~1_combout\ & (\MemDados|ram~1281_combout\)) # (!\ULA|Mux27~1_combout\ & ((\MemDados|ram~1291_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datab => \MemDados|ram~1281_combout\,
	datac => \MemDados|ram~1291_combout\,
	combout => \MemDados|ram~1292_combout\);

-- Location: LCCOMB_X65_Y43_N20
\MemDados|q[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(10) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|ram~1292_combout\))) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|q\(10),
	datac => \MemDados|ram~1292_combout\,
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(10));

-- Location: LCCOMB_X56_Y43_N30
\BancoReg|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux21~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][10]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (\BancoReg|ram[0][10]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][10]~q\,
	datab => \PC|DOUT\(1),
	datac => \PC|DOUT\(0),
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux21~0_combout\);

-- Location: FF_X56_Y43_N29
\BancoReg|ram[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[10]~10_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][10]~q\);

-- Location: LCCOMB_X56_Y43_N28
\BancoReg|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux21~1_combout\ = (\BancoReg|Mux21~0_combout\) # ((\InstMem|ram~42_combout\ & \BancoReg|ram[4][10]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux21~0_combout\,
	datab => \InstMem|ram~42_combout\,
	datac => \BancoReg|ram[4][10]~q\,
	combout => \BancoReg|Mux21~1_combout\);

-- Location: LCCOMB_X53_Y40_N22
\BancoReg|ram[0][9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|ram[0][9]~16_combout\ = !\MuxULAMem|C[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxULAMem|C[9]~9_combout\,
	combout => \BancoReg|ram[0][9]~16_combout\);

-- Location: FF_X53_Y40_N23
\BancoReg|ram[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BancoReg|ram[0][9]~16_combout\,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][9]~q\);

-- Location: LCCOMB_X53_Y40_N26
\BancoReg|Mux54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux54~0_combout\ = (\InstMem|ram~38_combout\ & ((\PC|DOUT\(1)))) # (!\InstMem|ram~38_combout\ & (!\BancoReg|ram[0][9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][9]~q\,
	datac => \InstMem|ram~38_combout\,
	datad => \PC|DOUT\(1),
	combout => \BancoReg|Mux54~0_combout\);

-- Location: FF_X53_Y40_N17
\BancoReg|ram[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[9]~9_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][9]~q\);

-- Location: LCCOMB_X53_Y40_N16
\BancoReg|Mux54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux54~1_combout\ = (\InstMem|ram~44_combout\ & ((\InstMem|ram~38_combout\ & (\BancoReg|Mux54~0_combout\)) # (!\InstMem|ram~38_combout\ & ((\BancoReg|ram[5][9]~q\))))) # (!\InstMem|ram~44_combout\ & (\BancoReg|Mux54~0_combout\ $ 
-- (((\InstMem|ram~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~44_combout\,
	datab => \BancoReg|Mux54~0_combout\,
	datac => \BancoReg|ram[5][9]~q\,
	datad => \InstMem|ram~38_combout\,
	combout => \BancoReg|Mux54~1_combout\);

-- Location: FF_X60_Y40_N3
\MemDados|ram~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux54~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~271_q\);

-- Location: FF_X60_Y38_N13
\MemDados|ram~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux54~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~239_q\);

-- Location: LCCOMB_X56_Y38_N0
\MemDados|ram~207feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~207feeder_combout\ = \BancoReg|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux54~1_combout\,
	combout => \MemDados|ram~207feeder_combout\);

-- Location: FF_X56_Y38_N1
\MemDados|ram~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~207feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~207_q\);

-- Location: FF_X60_Y38_N3
\MemDados|ram~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux54~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~175_q\);

-- Location: LCCOMB_X60_Y38_N2
\MemDados|ram~1261\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1261_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~207_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~175_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~207_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~175_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1261_combout\);

-- Location: LCCOMB_X60_Y38_N12
\MemDados|ram~1262\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1262_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1261_combout\ & (\MemDados|ram~271_q\)) # (!\MemDados|ram~1261_combout\ & ((\MemDados|ram~239_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~271_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~239_q\,
	datad => \MemDados|ram~1261_combout\,
	combout => \MemDados|ram~1262_combout\);

-- Location: FF_X55_Y42_N19
\MemDados|ram~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux54~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~79_q\);

-- Location: FF_X58_Y41_N23
\MemDados|ram~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux54~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~143_q\);

-- Location: LCCOMB_X56_Y39_N10
\MemDados|ram~111feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~111feeder_combout\ = \BancoReg|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux54~1_combout\,
	combout => \MemDados|ram~111feeder_combout\);

-- Location: FF_X56_Y39_N11
\MemDados|ram~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~111feeder_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~111_q\);

-- Location: FF_X57_Y40_N23
\MemDados|ram~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux54~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~47_q\);

-- Location: LCCOMB_X57_Y40_N22
\MemDados|ram~1265\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1265_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~111_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~47_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~111_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~47_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1265_combout\);

-- Location: LCCOMB_X58_Y41_N22
\MemDados|ram~1266\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1266_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1265_combout\ & ((\MemDados|ram~143_q\))) # (!\MemDados|ram~1265_combout\ & (\MemDados|ram~79_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~79_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~143_q\,
	datad => \MemDados|ram~1265_combout\,
	combout => \MemDados|ram~1266_combout\);

-- Location: LCCOMB_X60_Y41_N4
\MemDados|ram~335feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~335feeder_combout\ = \BancoReg|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux54~1_combout\,
	combout => \MemDados|ram~335feeder_combout\);

-- Location: FF_X60_Y41_N5
\MemDados|ram~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~335feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~335_q\);

-- Location: FF_X60_Y41_N3
\MemDados|ram~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux54~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~399_q\);

-- Location: LCCOMB_X62_Y44_N24
\MemDados|ram~367feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~367feeder_combout\ = \BancoReg|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux54~1_combout\,
	combout => \MemDados|ram~367feeder_combout\);

-- Location: FF_X62_Y44_N25
\MemDados|ram~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~367feeder_combout\,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~367_q\);

-- Location: FF_X59_Y44_N19
\MemDados|ram~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux54~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~303_q\);

-- Location: LCCOMB_X59_Y44_N18
\MemDados|ram~1263\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1263_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~367_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~303_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~367_q\,
	datac => \MemDados|ram~303_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1263_combout\);

-- Location: LCCOMB_X60_Y41_N2
\MemDados|ram~1264\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1264_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1263_combout\ & ((\MemDados|ram~399_q\))) # (!\MemDados|ram~1263_combout\ & (\MemDados|ram~335_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~335_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~399_q\,
	datad => \MemDados|ram~1263_combout\,
	combout => \MemDados|ram~1264_combout\);

-- Location: LCCOMB_X58_Y41_N28
\MemDados|ram~1267\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1267_combout\ = (\ULA|Mux28~1_combout\ & (((\MemDados|ram~1264_combout\) # (\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (\MemDados|ram~1266_combout\ & ((!\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1266_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1264_combout\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1267_combout\);

-- Location: LCCOMB_X61_Y41_N28
\MemDados|ram~495feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~495feeder_combout\ = \BancoReg|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux54~1_combout\,
	combout => \MemDados|ram~495feeder_combout\);

-- Location: FF_X61_Y41_N29
\MemDados|ram~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~495feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~495_q\);

-- Location: FF_X61_Y41_N21
\MemDados|ram~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux54~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~527_q\);

-- Location: LCCOMB_X62_Y43_N8
\MemDados|ram~431feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~431feeder_combout\ = \BancoReg|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux54~1_combout\,
	combout => \MemDados|ram~431feeder_combout\);

-- Location: FF_X62_Y43_N9
\MemDados|ram~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~431feeder_combout\,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~431_q\);

-- Location: LCCOMB_X61_Y40_N0
\MemDados|ram~463feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~463feeder_combout\ = \BancoReg|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux54~1_combout\,
	combout => \MemDados|ram~463feeder_combout\);

-- Location: FF_X61_Y40_N1
\MemDados|ram~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~463feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~463_q\);

-- Location: LCCOMB_X61_Y41_N18
\MemDados|ram~1268\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1268_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & ((\MemDados|ram~463_q\))) # (!\ULA|Mux31~2_combout\ & (\MemDados|ram~431_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~431_q\,
	datab => \MemDados|ram~463_q\,
	datac => \ULA|Mux30~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1268_combout\);

-- Location: LCCOMB_X61_Y41_N20
\MemDados|ram~1269\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1269_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1268_combout\ & ((\MemDados|ram~527_q\))) # (!\MemDados|ram~1268_combout\ & (\MemDados|ram~495_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~495_q\,
	datac => \MemDados|ram~527_q\,
	datad => \MemDados|ram~1268_combout\,
	combout => \MemDados|ram~1269_combout\);

-- Location: LCCOMB_X58_Y41_N6
\MemDados|ram~1270\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1270_combout\ = (\MemDados|ram~1267_combout\ & (((\MemDados|ram~1269_combout\) # (!\ULA|Mux29~1_combout\)))) # (!\MemDados|ram~1267_combout\ & (\MemDados|ram~1262_combout\ & ((\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1262_combout\,
	datab => \MemDados|ram~1267_combout\,
	datac => \MemDados|ram~1269_combout\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1270_combout\);

-- Location: LCCOMB_X56_Y45_N10
\MemDados|ram~879feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~879feeder_combout\ = \BancoReg|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux54~1_combout\,
	combout => \MemDados|ram~879feeder_combout\);

-- Location: FF_X56_Y45_N11
\MemDados|ram~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~879feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~879_q\);

-- Location: FF_X56_Y46_N7
\MemDados|ram~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux54~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1007_q\);

-- Location: LCCOMB_X57_Y47_N18
\MemDados|ram~751feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~751feeder_combout\ = \BancoReg|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux54~1_combout\,
	combout => \MemDados|ram~751feeder_combout\);

-- Location: FF_X57_Y47_N19
\MemDados|ram~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~751feeder_combout\,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~751_q\);

-- Location: FF_X56_Y46_N25
\MemDados|ram~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux54~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~623_q\);

-- Location: LCCOMB_X56_Y46_N24
\MemDados|ram~1253\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1253_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~751_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~623_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~751_q\,
	datac => \MemDados|ram~623_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1253_combout\);

-- Location: LCCOMB_X56_Y46_N6
\MemDados|ram~1254\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1254_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1253_combout\ & ((\MemDados|ram~1007_q\))) # (!\MemDados|ram~1253_combout\ & (\MemDados|ram~879_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~879_q\,
	datac => \MemDados|ram~1007_q\,
	datad => \MemDados|ram~1253_combout\,
	combout => \MemDados|ram~1254_combout\);

-- Location: LCCOMB_X59_Y47_N8
\MemDados|ram~815feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~815feeder_combout\ = \BancoReg|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux54~1_combout\,
	combout => \MemDados|ram~815feeder_combout\);

-- Location: FF_X59_Y47_N9
\MemDados|ram~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~815feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~815_q\);

-- Location: FF_X61_Y40_N7
\MemDados|ram~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux54~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~943_q\);

-- Location: LCCOMB_X63_Y39_N16
\MemDados|ram~687feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~687feeder_combout\ = \BancoReg|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux54~1_combout\,
	combout => \MemDados|ram~687feeder_combout\);

-- Location: FF_X63_Y39_N17
\MemDados|ram~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~687feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~687_q\);

-- Location: FF_X62_Y39_N3
\MemDados|ram~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux54~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~559_q\);

-- Location: LCCOMB_X62_Y39_N2
\MemDados|ram~1255\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1255_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~687_q\) # ((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~559_q\ & !\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~687_q\,
	datac => \MemDados|ram~559_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1255_combout\);

-- Location: LCCOMB_X61_Y40_N6
\MemDados|ram~1256\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1256_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1255_combout\ & ((\MemDados|ram~943_q\))) # (!\MemDados|ram~1255_combout\ & (\MemDados|ram~815_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~815_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~943_q\,
	datad => \MemDados|ram~1255_combout\,
	combout => \MemDados|ram~1256_combout\);

-- Location: LCCOMB_X57_Y40_N6
\MemDados|ram~1257\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1257_combout\ = (\ULA|Mux31~2_combout\ & (\ULA|Mux30~1_combout\)) # (!\ULA|Mux31~2_combout\ & ((\ULA|Mux30~1_combout\ & (\MemDados|ram~1254_combout\)) # (!\ULA|Mux30~1_combout\ & ((\MemDados|ram~1256_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~1254_combout\,
	datad => \MemDados|ram~1256_combout\,
	combout => \MemDados|ram~1257_combout\);

-- Location: LCCOMB_X65_Y42_N18
\MemDados|ram~975feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~975feeder_combout\ = \BancoReg|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux54~1_combout\,
	combout => \MemDados|ram~975feeder_combout\);

-- Location: FF_X65_Y42_N19
\MemDados|ram~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~975feeder_combout\,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~975_q\);

-- Location: FF_X63_Y42_N15
\MemDados|ram~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux54~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~719_q\);

-- Location: FF_X68_Y42_N19
\MemDados|ram~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux54~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~847_q\);

-- Location: FF_X63_Y42_N13
\MemDados|ram~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux54~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~591_q\);

-- Location: LCCOMB_X63_Y42_N12
\MemDados|ram~1251\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1251_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~847_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~591_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~847_q\,
	datac => \MemDados|ram~591_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1251_combout\);

-- Location: LCCOMB_X63_Y42_N14
\MemDados|ram~1252\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1252_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1251_combout\ & (\MemDados|ram~975_q\)) # (!\MemDados|ram~1251_combout\ & ((\MemDados|ram~719_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~975_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~719_q\,
	datad => \MemDados|ram~1251_combout\,
	combout => \MemDados|ram~1252_combout\);

-- Location: FF_X60_Y47_N31
\MemDados|ram~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux54~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1039_q\);

-- Location: LCCOMB_X61_Y46_N0
\MemDados|ram~783feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~783feeder_combout\ = \BancoReg|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux54~1_combout\,
	combout => \MemDados|ram~783feeder_combout\);

-- Location: FF_X61_Y46_N1
\MemDados|ram~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~783feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~783_q\);

-- Location: LCCOMB_X63_Y45_N0
\MemDados|ram~911feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~911feeder_combout\ = \BancoReg|Mux54~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux54~1_combout\,
	combout => \MemDados|ram~911feeder_combout\);

-- Location: FF_X63_Y45_N1
\MemDados|ram~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~911feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~911_q\);

-- Location: FF_X63_Y45_N31
\MemDados|ram~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux54~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~655_q\);

-- Location: LCCOMB_X63_Y45_N30
\MemDados|ram~1258\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1258_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~911_q\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~655_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~911_q\,
	datac => \MemDados|ram~655_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1258_combout\);

-- Location: LCCOMB_X61_Y44_N12
\MemDados|ram~1259\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1259_combout\ = (\MemDados|ram~1258_combout\ & ((\MemDados|ram~1039_q\) # ((!\ULA|Mux29~1_combout\)))) # (!\MemDados|ram~1258_combout\ & (((\MemDados|ram~783_q\ & \ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1039_q\,
	datab => \MemDados|ram~783_q\,
	datac => \MemDados|ram~1258_combout\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1259_combout\);

-- Location: LCCOMB_X57_Y40_N12
\MemDados|ram~1260\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1260_combout\ = (\MemDados|ram~1257_combout\ & (((\MemDados|ram~1259_combout\)) # (!\ULA|Mux31~2_combout\))) # (!\MemDados|ram~1257_combout\ & (\ULA|Mux31~2_combout\ & (\MemDados|ram~1252_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1257_combout\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~1252_combout\,
	datad => \MemDados|ram~1259_combout\,
	combout => \MemDados|ram~1260_combout\);

-- Location: LCCOMB_X58_Y41_N0
\MemDados|ram~1271\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1271_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1260_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1270_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1270_combout\,
	datac => \MemDados|ram~1260_combout\,
	datad => \ULA|Mux27~1_combout\,
	combout => \MemDados|ram~1271_combout\);

-- Location: LCCOMB_X58_Y41_N8
\MemDados|q[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(9) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|ram~1271_combout\)) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|ram~1271_combout\,
	datac => \MemDados|q\(9),
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(9));

-- Location: LCCOMB_X52_Y43_N20
\BancoReg|Mux55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux55~0_combout\ = (\InstMem|ram~38_combout\ & (\PC|DOUT\(1))) # (!\InstMem|ram~38_combout\ & ((!\BancoReg|ram[0][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \BancoReg|ram[0][8]~q\,
	datad => \InstMem|ram~38_combout\,
	combout => \BancoReg|Mux55~0_combout\);

-- Location: LCCOMB_X52_Y43_N4
\muxRtImm|C[8]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[8]~119_combout\ = (\InstMem|ram~43_combout\ & (\PC|DOUT\(4) & (\InstMem|ram~38_combout\ $ (\BancoReg|Mux55~0_combout\)))) # (!\InstMem|ram~43_combout\ & (\InstMem|ram~38_combout\ $ (((\BancoReg|Mux55~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~43_combout\,
	datab => \InstMem|ram~38_combout\,
	datac => \PC|DOUT\(4),
	datad => \BancoReg|Mux55~0_combout\,
	combout => \muxRtImm|C[8]~119_combout\);

-- Location: FF_X54_Y44_N9
\BancoReg|ram[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[7]~7_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][7]~q\);

-- Location: LCCOMB_X54_Y44_N8
\BancoReg|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux24~0_combout\ = (\InstMem|ram~41_combout\ & ((\PC|DOUT\(0) & (\BancoReg|ram[4][7]~q\ & !\PC|DOUT\(1))) # (!\PC|DOUT\(0) & ((\PC|DOUT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~41_combout\,
	datab => \PC|DOUT\(0),
	datac => \BancoReg|ram[4][7]~q\,
	datad => \PC|DOUT\(1),
	combout => \BancoReg|Mux24~0_combout\);

-- Location: LCCOMB_X54_Y44_N20
\BancoReg|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux24~1_combout\ = (\BancoReg|Mux24~0_combout\) # ((!\InstMem|ram~38_combout\ & (!\BancoReg|ram[0][7]~q\ & !\InstMem|ram~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \BancoReg|ram[0][7]~q\,
	datac => \BancoReg|Mux24~0_combout\,
	datad => \InstMem|ram~42_combout\,
	combout => \BancoReg|Mux24~1_combout\);

-- Location: LCCOMB_X52_Y43_N8
\InstMem|ram~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \InstMem|ram~48_combout\ = (!\PC|DOUT\(3) & ((\PC|DOUT\(2) & ((!\PC|DOUT\(1)))) # (!\PC|DOUT\(2) & (\PC|DOUT\(0) & \PC|DOUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(3),
	datab => \PC|DOUT\(0),
	datac => \PC|DOUT\(2),
	datad => \PC|DOUT\(1),
	combout => \InstMem|ram~48_combout\);

-- Location: FF_X52_Y43_N1
\BancoReg|ram[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[6]~6_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][6]~q\);

-- Location: LCCOMB_X52_Y43_N24
\BancoReg|Mux57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux57~0_combout\ = (\InstMem|ram~38_combout\ & (\PC|DOUT\(1))) # (!\InstMem|ram~38_combout\ & ((!\BancoReg|ram[0][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datac => \BancoReg|ram[0][6]~q\,
	datad => \InstMem|ram~38_combout\,
	combout => \BancoReg|Mux57~0_combout\);

-- Location: LCCOMB_X52_Y43_N0
\BancoReg|Mux57~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux57~1_combout\ = (\InstMem|ram~44_combout\ & ((\InstMem|ram~38_combout\ & ((\BancoReg|Mux57~0_combout\))) # (!\InstMem|ram~38_combout\ & (\BancoReg|ram[5][6]~q\)))) # (!\InstMem|ram~44_combout\ & (\InstMem|ram~38_combout\ $ 
-- (((\BancoReg|Mux57~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~44_combout\,
	datab => \InstMem|ram~38_combout\,
	datac => \BancoReg|ram[5][6]~q\,
	datad => \BancoReg|Mux57~0_combout\,
	combout => \BancoReg|Mux57~1_combout\);

-- Location: LCCOMB_X52_Y43_N30
\muxRtImm|C[6]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[6]~110_combout\ = (\InstMem|ram~43_combout\ & ((\PC|DOUT\(4) & ((\BancoReg|Mux57~1_combout\))) # (!\PC|DOUT\(4) & (\InstMem|ram~48_combout\)))) # (!\InstMem|ram~43_combout\ & (((\BancoReg|Mux57~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~43_combout\,
	datab => \PC|DOUT\(4),
	datac => \InstMem|ram~48_combout\,
	datad => \BancoReg|Mux57~1_combout\,
	combout => \muxRtImm|C[6]~110_combout\);

-- Location: LCCOMB_X52_Y40_N14
\InstMem|ram~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \InstMem|ram~49_combout\ = (\PC|DOUT\(0) & (!\PC|DOUT\(3) & (\PC|DOUT\(1) $ (\PC|DOUT\(2))))) # (!\PC|DOUT\(0) & (!\PC|DOUT\(1) & (\PC|DOUT\(2) $ (\PC|DOUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \PC|DOUT\(0),
	datac => \PC|DOUT\(2),
	datad => \PC|DOUT\(3),
	combout => \InstMem|ram~49_combout\);

-- Location: LCCOMB_X53_Y40_N20
\muxRtImm|C[0]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[0]~113_combout\ = (\InstMem|ram~43_combout\ & ((\PC|DOUT\(4) & ((\BancoReg|Mux60~1_combout\))) # (!\PC|DOUT\(4) & (\InstMem|ram~46_combout\)))) # (!\InstMem|ram~43_combout\ & (((\BancoReg|Mux60~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~46_combout\,
	datab => \InstMem|ram~43_combout\,
	datac => \BancoReg|Mux60~1_combout\,
	datad => \PC|DOUT\(4),
	combout => \muxRtImm|C[0]~113_combout\);

-- Location: LCCOMB_X50_Y43_N6
\muxRtImm|C[1]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[1]~115_combout\ = (\BancoReg|Mux62~2_combout\) # ((\InstMem|ram~43_combout\ & !\PC|DOUT\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~43_combout\,
	datac => \PC|DOUT\(4),
	datad => \BancoReg|Mux62~2_combout\,
	combout => \muxRtImm|C[1]~115_combout\);

-- Location: LCCOMB_X53_Y43_N2
\ULA|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~3_combout\ = (\ULA|Add1~2\ & (\muxRtImm|C[1]~115_combout\ $ ((!\UCULA|Mux5~1_combout\)))) # (!\ULA|Add1~2\ & ((\muxRtImm|C[1]~115_combout\ $ (\UCULA|Mux5~1_combout\)) # (GND)))
-- \ULA|Add1~4\ = CARRY((\muxRtImm|C[1]~115_combout\ $ (!\UCULA|Mux5~1_combout\)) # (!\ULA|Add1~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtImm|C[1]~115_combout\,
	datab => \UCULA|Mux5~1_combout\,
	datad => VCC,
	cin => \ULA|Add1~2\,
	combout => \ULA|Add1~3_combout\,
	cout => \ULA|Add1~4\);

-- Location: LCCOMB_X53_Y43_N4
\ULA|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~5_combout\ = (\ULA|Add1~4\ & ((\muxRtImm|C[2]~114_combout\ $ (\UCULA|Mux5~1_combout\)))) # (!\ULA|Add1~4\ & (\muxRtImm|C[2]~114_combout\ $ (\UCULA|Mux5~1_combout\ $ (VCC))))
-- \ULA|Add1~6\ = CARRY((!\ULA|Add1~4\ & (\muxRtImm|C[2]~114_combout\ $ (\UCULA|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtImm|C[2]~114_combout\,
	datab => \UCULA|Mux5~1_combout\,
	datad => VCC,
	cin => \ULA|Add1~4\,
	combout => \ULA|Add1~5_combout\,
	cout => \ULA|Add1~6\);

-- Location: LCCOMB_X53_Y43_N6
\ULA|Add1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~7_combout\ = (\ULA|Add1~6\ & (\UCULA|Mux5~1_combout\ $ ((!\muxRtImm|C[0]~113_combout\)))) # (!\ULA|Add1~6\ & ((\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[0]~113_combout\)) # (GND)))
-- \ULA|Add1~8\ = CARRY((\UCULA|Mux5~1_combout\ $ (!\muxRtImm|C[0]~113_combout\)) # (!\ULA|Add1~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux5~1_combout\,
	datab => \muxRtImm|C[0]~113_combout\,
	datad => VCC,
	cin => \ULA|Add1~6\,
	combout => \ULA|Add1~7_combout\,
	cout => \ULA|Add1~8\);

-- Location: LCCOMB_X53_Y43_N8
\ULA|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~9_combout\ = (\ULA|Add1~8\ & ((\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[4]~112_combout\)))) # (!\ULA|Add1~8\ & (\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[4]~112_combout\ $ (VCC))))
-- \ULA|Add1~10\ = CARRY((!\ULA|Add1~8\ & (\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[4]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux5~1_combout\,
	datab => \muxRtImm|C[4]~112_combout\,
	datad => VCC,
	cin => \ULA|Add1~8\,
	combout => \ULA|Add1~9_combout\,
	cout => \ULA|Add1~10\);

-- Location: LCCOMB_X53_Y43_N10
\ULA|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~11_combout\ = (\ULA|Add1~10\ & (\muxRtImm|C[5]~111_combout\ $ ((!\UCULA|Mux5~1_combout\)))) # (!\ULA|Add1~10\ & ((\muxRtImm|C[5]~111_combout\ $ (\UCULA|Mux5~1_combout\)) # (GND)))
-- \ULA|Add1~12\ = CARRY((\muxRtImm|C[5]~111_combout\ $ (!\UCULA|Mux5~1_combout\)) # (!\ULA|Add1~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtImm|C[5]~111_combout\,
	datab => \UCULA|Mux5~1_combout\,
	datad => VCC,
	cin => \ULA|Add1~10\,
	combout => \ULA|Add1~11_combout\,
	cout => \ULA|Add1~12\);

-- Location: FF_X55_Y44_N31
\BancoReg|ram[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[5]~5_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][5]~q\);

-- Location: LCCOMB_X55_Y44_N30
\BancoReg|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux26~0_combout\ = (\InstMem|ram~41_combout\ & ((\PC|DOUT\(0) & (!\PC|DOUT\(1) & \BancoReg|ram[4][5]~q\)) # (!\PC|DOUT\(0) & (\PC|DOUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(0),
	datab => \PC|DOUT\(1),
	datac => \BancoReg|ram[4][5]~q\,
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux26~0_combout\);

-- Location: LCCOMB_X52_Y40_N20
\BancoReg|ram[0][5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|ram[0][5]~12_combout\ = !\MuxULAMem|C[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MuxULAMem|C[5]~5_combout\,
	combout => \BancoReg|ram[0][5]~12_combout\);

-- Location: FF_X52_Y40_N21
\BancoReg|ram[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BancoReg|ram[0][5]~12_combout\,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][5]~q\);

-- Location: LCCOMB_X55_Y44_N8
\BancoReg|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux26~1_combout\ = (\BancoReg|Mux26~0_combout\) # ((!\InstMem|ram~42_combout\ & (!\InstMem|ram~38_combout\ & !\BancoReg|ram[0][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~42_combout\,
	datab => \InstMem|ram~38_combout\,
	datac => \BancoReg|Mux26~0_combout\,
	datad => \BancoReg|ram[0][5]~q\,
	combout => \BancoReg|Mux26~1_combout\);

-- Location: FF_X55_Y44_N5
\BancoReg|ram[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[4]~4_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][4]~q\);

-- Location: LCCOMB_X55_Y44_N4
\BancoReg|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux27~0_combout\ = (\InstMem|ram~41_combout\ & ((\PC|DOUT\(0) & (!\PC|DOUT\(1) & \BancoReg|ram[4][4]~q\)) # (!\PC|DOUT\(0) & (\PC|DOUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(0),
	datab => \PC|DOUT\(1),
	datac => \BancoReg|ram[4][4]~q\,
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux27~0_combout\);

-- Location: LCCOMB_X55_Y44_N2
\BancoReg|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux27~1_combout\ = (\BancoReg|Mux27~0_combout\) # ((!\InstMem|ram~42_combout\ & (!\InstMem|ram~38_combout\ & \BancoReg|ram[0][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~42_combout\,
	datab => \BancoReg|Mux27~0_combout\,
	datac => \InstMem|ram~38_combout\,
	datad => \BancoReg|ram[0][4]~q\,
	combout => \BancoReg|Mux27~1_combout\);

-- Location: FF_X52_Y41_N3
\BancoReg|ram[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[2]~2_combout\,
	sload => VCC,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][2]~q\);

-- Location: LCCOMB_X52_Y44_N4
\BancoReg|ram[4][2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|ram[4][2]~10_combout\ = !\MuxULAMem|C[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MuxULAMem|C[2]~2_combout\,
	combout => \BancoReg|ram[4][2]~10_combout\);

-- Location: FF_X52_Y44_N5
\BancoReg|ram[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BancoReg|ram[4][2]~10_combout\,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][2]~q\);

-- Location: LCCOMB_X52_Y41_N14
\BancoReg|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux29~0_combout\ = (\InstMem|ram~41_combout\ & ((\PC|DOUT\(1) & (!\PC|DOUT\(0))) # (!\PC|DOUT\(1) & (\PC|DOUT\(0) & !\BancoReg|ram[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \PC|DOUT\(0),
	datac => \InstMem|ram~41_combout\,
	datad => \BancoReg|ram[4][2]~q\,
	combout => \BancoReg|Mux29~0_combout\);

-- Location: LCCOMB_X52_Y41_N28
\BancoReg|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux29~1_combout\ = (\BancoReg|Mux29~0_combout\) # ((\BancoReg|ram[0][2]~q\ & (!\InstMem|ram~38_combout\ & !\InstMem|ram~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][2]~q\,
	datab => \InstMem|ram~38_combout\,
	datac => \BancoReg|Mux29~0_combout\,
	datad => \InstMem|ram~42_combout\,
	combout => \BancoReg|Mux29~1_combout\);

-- Location: LCCOMB_X55_Y43_N2
\ULA|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~3_combout\ = (\ULA|Add0~2\ & (\UCULA|Mux4~1_combout\ $ ((!\BancoReg|Mux30~2_combout\)))) # (!\ULA|Add0~2\ & ((\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux30~2_combout\)) # (GND)))
-- \ULA|Add0~4\ = CARRY((\UCULA|Mux4~1_combout\ $ (!\BancoReg|Mux30~2_combout\)) # (!\ULA|Add0~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux4~1_combout\,
	datab => \BancoReg|Mux30~2_combout\,
	datad => VCC,
	cin => \ULA|Add0~2\,
	combout => \ULA|Add0~3_combout\,
	cout => \ULA|Add0~4\);

-- Location: LCCOMB_X55_Y43_N4
\ULA|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~5_combout\ = (\ULA|Add0~4\ & ((\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux29~1_combout\)))) # (!\ULA|Add0~4\ & (\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux29~1_combout\ $ (VCC))))
-- \ULA|Add0~6\ = CARRY((!\ULA|Add0~4\ & (\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux4~1_combout\,
	datab => \BancoReg|Mux29~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~4\,
	combout => \ULA|Add0~5_combout\,
	cout => \ULA|Add0~6\);

-- Location: LCCOMB_X55_Y43_N6
\ULA|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~7_combout\ = (\ULA|Add0~6\ & (\UCULA|Mux4~1_combout\ $ ((!\BancoReg|Mux28~1_combout\)))) # (!\ULA|Add0~6\ & ((\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux28~1_combout\)) # (GND)))
-- \ULA|Add0~8\ = CARRY((\UCULA|Mux4~1_combout\ $ (!\BancoReg|Mux28~1_combout\)) # (!\ULA|Add0~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux4~1_combout\,
	datab => \BancoReg|Mux28~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~6\,
	combout => \ULA|Add0~7_combout\,
	cout => \ULA|Add0~8\);

-- Location: LCCOMB_X55_Y43_N8
\ULA|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~9_combout\ = (\ULA|Add0~8\ & ((\BancoReg|Mux27~1_combout\ $ (\UCULA|Mux4~1_combout\)))) # (!\ULA|Add0~8\ & (\BancoReg|Mux27~1_combout\ $ (\UCULA|Mux4~1_combout\ $ (VCC))))
-- \ULA|Add0~10\ = CARRY((!\ULA|Add0~8\ & (\BancoReg|Mux27~1_combout\ $ (\UCULA|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux27~1_combout\,
	datab => \UCULA|Mux4~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~8\,
	combout => \ULA|Add0~9_combout\,
	cout => \ULA|Add0~10\);

-- Location: LCCOMB_X55_Y43_N10
\ULA|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~11_combout\ = (\ULA|Add0~10\ & (\BancoReg|Mux26~1_combout\ $ ((!\UCULA|Mux4~1_combout\)))) # (!\ULA|Add0~10\ & ((\BancoReg|Mux26~1_combout\ $ (\UCULA|Mux4~1_combout\)) # (GND)))
-- \ULA|Add0~12\ = CARRY((\BancoReg|Mux26~1_combout\ $ (!\UCULA|Mux4~1_combout\)) # (!\ULA|Add0~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux26~1_combout\,
	datab => \UCULA|Mux4~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~10\,
	combout => \ULA|Add0~11_combout\,
	cout => \ULA|Add0~12\);

-- Location: LCCOMB_X52_Y40_N12
\ULA|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux26~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add1~11_combout\) # (\ULA|Add0~11_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add1~11_combout\ & \ULA|Add0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \ULA|Add1~11_combout\,
	datad => \ULA|Add0~11_combout\,
	combout => \ULA|Mux26~0_combout\);

-- Location: LCCOMB_X54_Y43_N2
\ULA|tempAdd[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[1]~2_combout\ = (\ULA|Add1~3_combout\ & ((\ULA|Add0~3_combout\ & (\ULA|tempAdd[0]~1\ & VCC)) # (!\ULA|Add0~3_combout\ & (!\ULA|tempAdd[0]~1\)))) # (!\ULA|Add1~3_combout\ & ((\ULA|Add0~3_combout\ & (!\ULA|tempAdd[0]~1\)) # 
-- (!\ULA|Add0~3_combout\ & ((\ULA|tempAdd[0]~1\) # (GND)))))
-- \ULA|tempAdd[1]~3\ = CARRY((\ULA|Add1~3_combout\ & (!\ULA|Add0~3_combout\ & !\ULA|tempAdd[0]~1\)) # (!\ULA|Add1~3_combout\ & ((!\ULA|tempAdd[0]~1\) # (!\ULA|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~3_combout\,
	datab => \ULA|Add0~3_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[0]~1\,
	combout => \ULA|tempAdd[1]~2_combout\,
	cout => \ULA|tempAdd[1]~3\);

-- Location: LCCOMB_X54_Y43_N4
\ULA|tempAdd[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[2]~4_combout\ = ((\ULA|Add0~5_combout\ $ (\ULA|Add1~5_combout\ $ (!\ULA|tempAdd[1]~3\)))) # (GND)
-- \ULA|tempAdd[2]~5\ = CARRY((\ULA|Add0~5_combout\ & ((\ULA|Add1~5_combout\) # (!\ULA|tempAdd[1]~3\))) # (!\ULA|Add0~5_combout\ & (\ULA|Add1~5_combout\ & !\ULA|tempAdd[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~5_combout\,
	datab => \ULA|Add1~5_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[1]~3\,
	combout => \ULA|tempAdd[2]~4_combout\,
	cout => \ULA|tempAdd[2]~5\);

-- Location: LCCOMB_X54_Y43_N6
\ULA|tempAdd[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[3]~6_combout\ = (\ULA|Add0~7_combout\ & ((\ULA|Add1~7_combout\ & (\ULA|tempAdd[2]~5\ & VCC)) # (!\ULA|Add1~7_combout\ & (!\ULA|tempAdd[2]~5\)))) # (!\ULA|Add0~7_combout\ & ((\ULA|Add1~7_combout\ & (!\ULA|tempAdd[2]~5\)) # 
-- (!\ULA|Add1~7_combout\ & ((\ULA|tempAdd[2]~5\) # (GND)))))
-- \ULA|tempAdd[3]~7\ = CARRY((\ULA|Add0~7_combout\ & (!\ULA|Add1~7_combout\ & !\ULA|tempAdd[2]~5\)) # (!\ULA|Add0~7_combout\ & ((!\ULA|tempAdd[2]~5\) # (!\ULA|Add1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~7_combout\,
	datab => \ULA|Add1~7_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[2]~5\,
	combout => \ULA|tempAdd[3]~6_combout\,
	cout => \ULA|tempAdd[3]~7\);

-- Location: LCCOMB_X54_Y43_N8
\ULA|tempAdd[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[4]~8_combout\ = ((\ULA|Add1~9_combout\ $ (\ULA|Add0~9_combout\ $ (!\ULA|tempAdd[3]~7\)))) # (GND)
-- \ULA|tempAdd[4]~9\ = CARRY((\ULA|Add1~9_combout\ & ((\ULA|Add0~9_combout\) # (!\ULA|tempAdd[3]~7\))) # (!\ULA|Add1~9_combout\ & (\ULA|Add0~9_combout\ & !\ULA|tempAdd[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~9_combout\,
	datab => \ULA|Add0~9_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[3]~7\,
	combout => \ULA|tempAdd[4]~8_combout\,
	cout => \ULA|tempAdd[4]~9\);

-- Location: LCCOMB_X54_Y43_N10
\ULA|tempAdd[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[5]~10_combout\ = (\ULA|Add1~11_combout\ & ((\ULA|Add0~11_combout\ & (\ULA|tempAdd[4]~9\ & VCC)) # (!\ULA|Add0~11_combout\ & (!\ULA|tempAdd[4]~9\)))) # (!\ULA|Add1~11_combout\ & ((\ULA|Add0~11_combout\ & (!\ULA|tempAdd[4]~9\)) # 
-- (!\ULA|Add0~11_combout\ & ((\ULA|tempAdd[4]~9\) # (GND)))))
-- \ULA|tempAdd[5]~11\ = CARRY((\ULA|Add1~11_combout\ & (!\ULA|Add0~11_combout\ & !\ULA|tempAdd[4]~9\)) # (!\ULA|Add1~11_combout\ & ((!\ULA|tempAdd[4]~9\) # (!\ULA|Add0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~11_combout\,
	datab => \ULA|Add0~11_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[4]~9\,
	combout => \ULA|tempAdd[5]~10_combout\,
	cout => \ULA|tempAdd[5]~11\);

-- Location: LCCOMB_X52_Y40_N22
\ULA|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux26~1_combout\ = (\ULA|Mux26~0_combout\) # ((!\UCULA|Mux7~0_combout\ & (\UCULA|Mux6~0_combout\ & \ULA|tempAdd[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \ULA|Mux26~0_combout\,
	datad => \ULA|tempAdd[5]~10_combout\,
	combout => \ULA|Mux26~1_combout\);

-- Location: LCCOMB_X61_Y38_N8
\MemDados|ram~235feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~235feeder_combout\ = \BancoReg|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux58~1_combout\,
	combout => \MemDados|ram~235feeder_combout\);

-- Location: FF_X61_Y38_N9
\MemDados|ram~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~235feeder_combout\,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~235_q\);

-- Location: LCCOMB_X58_Y38_N14
\MemDados|ram~1794\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1794_combout\ = !\BancoReg|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux58~1_combout\,
	combout => \MemDados|ram~1794_combout\);

-- Location: LCCOMB_X56_Y38_N16
\MemDados|ram~203feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~203feeder_combout\ = \MemDados|ram~1794_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemDados|ram~1794_combout\,
	combout => \MemDados|ram~203feeder_combout\);

-- Location: FF_X56_Y38_N17
\MemDados|ram~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~203feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~203_q\);

-- Location: LCCOMB_X61_Y38_N22
\MemDados|ram~1795\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1795_combout\ = !\BancoReg|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux58~1_combout\,
	combout => \MemDados|ram~1795_combout\);

-- Location: FF_X61_Y38_N23
\MemDados|ram~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1795_combout\,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~171_q\);

-- Location: LCCOMB_X62_Y38_N8
\MemDados|ram~1177\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1177_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (!\MemDados|ram~203_q\)) # (!\ULA|Mux31~2_combout\ & ((!\MemDados|ram~171_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~203_q\,
	datab => \MemDados|ram~171_q\,
	datac => \ULA|Mux30~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1177_combout\);

-- Location: FF_X59_Y40_N1
\MemDados|ram~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux58~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~267_q\);

-- Location: LCCOMB_X62_Y38_N18
\MemDados|ram~1178\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1178_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1177_combout\ & ((\MemDados|ram~267_q\))) # (!\MemDados|ram~1177_combout\ & (\MemDados|ram~235_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~235_q\,
	datac => \MemDados|ram~1177_combout\,
	datad => \MemDados|ram~267_q\,
	combout => \MemDados|ram~1178_combout\);

-- Location: LCCOMB_X60_Y44_N16
\MemDados|ram~331feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~331feeder_combout\ = \BancoReg|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux58~1_combout\,
	combout => \MemDados|ram~331feeder_combout\);

-- Location: FF_X60_Y44_N17
\MemDados|ram~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~331feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~331_q\);

-- Location: FF_X60_Y44_N23
\MemDados|ram~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux58~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~395_q\);

-- Location: LCCOMB_X59_Y44_N4
\MemDados|ram~1796\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1796_combout\ = !\BancoReg|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux58~1_combout\,
	combout => \MemDados|ram~1796_combout\);

-- Location: FF_X59_Y44_N5
\MemDados|ram~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1796_combout\,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~299_q\);

-- Location: FF_X62_Y44_N5
\MemDados|ram~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux58~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~363_q\);

-- Location: LCCOMB_X62_Y44_N4
\MemDados|ram~1179\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1179_combout\ = (\ULA|Mux30~1_combout\ & (((\MemDados|ram~363_q\) # (\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (!\MemDados|ram~299_q\ & ((!\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~299_q\,
	datac => \MemDados|ram~363_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1179_combout\);

-- Location: LCCOMB_X63_Y40_N8
\MemDados|ram~1180\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1180_combout\ = (\MemDados|ram~1179_combout\ & (((\MemDados|ram~395_q\) # (!\ULA|Mux31~2_combout\)))) # (!\MemDados|ram~1179_combout\ & (\MemDados|ram~331_q\ & ((\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~331_q\,
	datab => \MemDados|ram~395_q\,
	datac => \MemDados|ram~1179_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1180_combout\);

-- Location: LCCOMB_X59_Y42_N30
\MemDados|ram~1797\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1797_combout\ = !\BancoReg|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux58~1_combout\,
	combout => \MemDados|ram~1797_combout\);

-- Location: FF_X59_Y42_N31
\MemDados|ram~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1797_combout\,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~139_q\);

-- Location: FF_X60_Y42_N29
\MemDados|ram~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux58~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~75_q\);

-- Location: LCCOMB_X56_Y39_N26
\MemDados|ram~107feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~107feeder_combout\ = \BancoReg|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux58~1_combout\,
	combout => \MemDados|ram~107feeder_combout\);

-- Location: FF_X56_Y39_N27
\MemDados|ram~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~107feeder_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~107_q\);

-- Location: FF_X60_Y42_N3
\MemDados|ram~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux58~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~43_q\);

-- Location: LCCOMB_X60_Y42_N2
\MemDados|ram~1181\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1181_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~107_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~43_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~107_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~43_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1181_combout\);

-- Location: LCCOMB_X60_Y42_N28
\MemDados|ram~1182\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1182_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1181_combout\ & (!\MemDados|ram~139_q\)) # (!\MemDados|ram~1181_combout\ & ((\MemDados|ram~75_q\))))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~139_q\,
	datac => \MemDados|ram~75_q\,
	datad => \MemDados|ram~1181_combout\,
	combout => \MemDados|ram~1182_combout\);

-- Location: LCCOMB_X63_Y40_N14
\MemDados|ram~1183\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1183_combout\ = (\ULA|Mux29~1_combout\ & (\ULA|Mux28~1_combout\)) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~1180_combout\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~1182_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1180_combout\,
	datad => \MemDados|ram~1182_combout\,
	combout => \MemDados|ram~1183_combout\);

-- Location: LCCOMB_X63_Y41_N26
\MemDados|ram~491feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~491feeder_combout\ = \BancoReg|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux58~1_combout\,
	combout => \MemDados|ram~491feeder_combout\);

-- Location: FF_X63_Y41_N27
\MemDados|ram~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~491feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~491_q\);

-- Location: FF_X62_Y41_N9
\MemDados|ram~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux58~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~523_q\);

-- Location: LCCOMB_X61_Y42_N24
\MemDados|ram~459feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~459feeder_combout\ = \BancoReg|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux58~1_combout\,
	combout => \MemDados|ram~459feeder_combout\);

-- Location: FF_X61_Y42_N25
\MemDados|ram~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~459feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~459_q\);

-- Location: FF_X61_Y42_N15
\MemDados|ram~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux58~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~427_q\);

-- Location: LCCOMB_X61_Y42_N14
\MemDados|ram~1184\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1184_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~459_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~427_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~459_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~427_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1184_combout\);

-- Location: LCCOMB_X62_Y41_N8
\MemDados|ram~1185\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1185_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1184_combout\ & ((\MemDados|ram~523_q\))) # (!\MemDados|ram~1184_combout\ & (\MemDados|ram~491_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~491_q\,
	datac => \MemDados|ram~523_q\,
	datad => \MemDados|ram~1184_combout\,
	combout => \MemDados|ram~1185_combout\);

-- Location: LCCOMB_X63_Y40_N24
\MemDados|ram~1186\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1186_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1183_combout\ & ((\MemDados|ram~1185_combout\))) # (!\MemDados|ram~1183_combout\ & (\MemDados|ram~1178_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~1178_combout\,
	datac => \MemDados|ram~1183_combout\,
	datad => \MemDados|ram~1185_combout\,
	combout => \MemDados|ram~1186_combout\);

-- Location: LCCOMB_X65_Y42_N26
\MemDados|ram~971feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~971feeder_combout\ = \BancoReg|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux58~1_combout\,
	combout => \MemDados|ram~971feeder_combout\);

-- Location: FF_X65_Y42_N27
\MemDados|ram~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~971feeder_combout\,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~971_q\);

-- Location: LCCOMB_X65_Y42_N8
\MemDados|ram~715feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~715feeder_combout\ = \BancoReg|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux58~1_combout\,
	combout => \MemDados|ram~715feeder_combout\);

-- Location: FF_X65_Y42_N9
\MemDados|ram~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~715feeder_combout\,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~715_q\);

-- Location: LCCOMB_X66_Y42_N16
\MemDados|ram~843feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~843feeder_combout\ = \BancoReg|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux58~1_combout\,
	combout => \MemDados|ram~843feeder_combout\);

-- Location: FF_X66_Y42_N17
\MemDados|ram~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~843feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~843_q\);

-- Location: LCCOMB_X66_Y42_N14
\MemDados|ram~587feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~587feeder_combout\ = \BancoReg|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux58~1_combout\,
	combout => \MemDados|ram~587feeder_combout\);

-- Location: FF_X66_Y42_N15
\MemDados|ram~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~587feeder_combout\,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~587_q\);

-- Location: LCCOMB_X63_Y46_N10
\MemDados|ram~1167\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1167_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~843_q\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~587_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~843_q\,
	datab => \MemDados|ram~587_q\,
	datac => \ULA|Mux29~1_combout\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1167_combout\);

-- Location: LCCOMB_X63_Y46_N20
\MemDados|ram~1168\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1168_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1167_combout\ & (\MemDados|ram~971_q\)) # (!\MemDados|ram~1167_combout\ & ((\MemDados|ram~715_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~971_q\,
	datab => \MemDados|ram~715_q\,
	datac => \ULA|Mux29~1_combout\,
	datad => \MemDados|ram~1167_combout\,
	combout => \MemDados|ram~1168_combout\);

-- Location: LCCOMB_X56_Y45_N26
\MemDados|ram~875feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~875feeder_combout\ = \BancoReg|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux58~1_combout\,
	combout => \MemDados|ram~875feeder_combout\);

-- Location: FF_X56_Y45_N27
\MemDados|ram~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~875feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~875_q\);

-- Location: FF_X55_Y46_N23
\MemDados|ram~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux58~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1003_q\);

-- Location: LCCOMB_X57_Y47_N8
\MemDados|ram~747feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~747feeder_combout\ = \BancoReg|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux58~1_combout\,
	combout => \MemDados|ram~747feeder_combout\);

-- Location: FF_X57_Y47_N9
\MemDados|ram~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~747feeder_combout\,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~747_q\);

-- Location: FF_X56_Y46_N5
\MemDados|ram~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux58~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~619_q\);

-- Location: LCCOMB_X56_Y46_N4
\MemDados|ram~1169\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1169_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~747_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~619_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~747_q\,
	datac => \MemDados|ram~619_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1169_combout\);

-- Location: LCCOMB_X55_Y46_N22
\MemDados|ram~1170\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1170_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1169_combout\ & ((\MemDados|ram~1003_q\))) # (!\MemDados|ram~1169_combout\ & (\MemDados|ram~875_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~875_q\,
	datac => \MemDados|ram~1003_q\,
	datad => \MemDados|ram~1169_combout\,
	combout => \MemDados|ram~1170_combout\);

-- Location: LCCOMB_X58_Y47_N16
\MemDados|ram~811feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~811feeder_combout\ = \BancoReg|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux58~1_combout\,
	combout => \MemDados|ram~811feeder_combout\);

-- Location: FF_X58_Y47_N17
\MemDados|ram~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~811feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~811_q\);

-- Location: FF_X61_Y47_N3
\MemDados|ram~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux58~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~939_q\);

-- Location: LCCOMB_X63_Y39_N10
\MemDados|ram~683feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~683feeder_combout\ = \BancoReg|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux58~1_combout\,
	combout => \MemDados|ram~683feeder_combout\);

-- Location: FF_X63_Y39_N11
\MemDados|ram~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~683feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~683_q\);

-- Location: FF_X61_Y47_N13
\MemDados|ram~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux58~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~555_q\);

-- Location: LCCOMB_X61_Y47_N12
\MemDados|ram~1171\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1171_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~683_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~555_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~683_q\,
	datac => \MemDados|ram~555_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1171_combout\);

-- Location: LCCOMB_X61_Y47_N2
\MemDados|ram~1172\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1172_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1171_combout\ & ((\MemDados|ram~939_q\))) # (!\MemDados|ram~1171_combout\ & (\MemDados|ram~811_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~811_q\,
	datac => \MemDados|ram~939_q\,
	datad => \MemDados|ram~1171_combout\,
	combout => \MemDados|ram~1172_combout\);

-- Location: LCCOMB_X62_Y46_N4
\MemDados|ram~1173\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1173_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1170_combout\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((!\ULA|Mux31~2_combout\ & \MemDados|ram~1172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1170_combout\,
	datab => \ULA|Mux30~1_combout\,
	datac => \ULA|Mux31~2_combout\,
	datad => \MemDados|ram~1172_combout\,
	combout => \MemDados|ram~1173_combout\);

-- Location: LCCOMB_X60_Y47_N10
\MemDados|ram~779feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~779feeder_combout\ = \BancoReg|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux58~1_combout\,
	combout => \MemDados|ram~779feeder_combout\);

-- Location: FF_X60_Y47_N11
\MemDados|ram~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~779feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~779_q\);

-- Location: LCCOMB_X60_Y45_N4
\MemDados|ram~907feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~907feeder_combout\ = \BancoReg|Mux58~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux58~1_combout\,
	combout => \MemDados|ram~907feeder_combout\);

-- Location: FF_X60_Y45_N5
\MemDados|ram~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~907feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~907_q\);

-- Location: FF_X59_Y45_N3
\MemDados|ram~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux58~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~651_q\);

-- Location: LCCOMB_X59_Y45_N2
\MemDados|ram~1174\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1174_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~907_q\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~651_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~907_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~651_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1174_combout\);

-- Location: FF_X60_Y47_N25
\MemDados|ram~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux58~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1035_q\);

-- Location: LCCOMB_X60_Y47_N24
\MemDados|ram~1175\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1175_combout\ = (\MemDados|ram~1174_combout\ & (((\MemDados|ram~1035_q\) # (!\ULA|Mux29~1_combout\)))) # (!\MemDados|ram~1174_combout\ & (\MemDados|ram~779_q\ & ((\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~779_q\,
	datab => \MemDados|ram~1174_combout\,
	datac => \MemDados|ram~1035_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1175_combout\);

-- Location: LCCOMB_X62_Y46_N30
\MemDados|ram~1176\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1176_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1173_combout\ & ((\MemDados|ram~1175_combout\))) # (!\MemDados|ram~1173_combout\ & (\MemDados|ram~1168_combout\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1168_combout\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~1173_combout\,
	datad => \MemDados|ram~1175_combout\,
	combout => \MemDados|ram~1176_combout\);

-- Location: LCCOMB_X63_Y40_N6
\MemDados|ram~1187\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1187_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1176_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1186_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|ram~1186_combout\,
	datac => \ULA|Mux27~1_combout\,
	datad => \MemDados|ram~1176_combout\,
	combout => \MemDados|ram~1187_combout\);

-- Location: LCCOMB_X63_Y40_N28
\MemDados|q[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(5) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|ram~1187_combout\)) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1187_combout\,
	datab => \MemDados|q\(5),
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(5));

-- Location: LCCOMB_X52_Y40_N16
\MuxULAMem|C[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[5]~5_combout\ = (\UCFD|Mux4~0_combout\ & ((\MemDados|q\(5)))) # (!\UCFD|Mux4~0_combout\ & (\ULA|Mux26~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux26~1_combout\,
	datac => \UCFD|Mux4~0_combout\,
	datad => \MemDados|q\(5),
	combout => \MuxULAMem|C[5]~5_combout\);

-- Location: FF_X52_Y40_N27
\BancoReg|ram[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[5]~5_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][5]~q\);

-- Location: LCCOMB_X52_Y40_N30
\BancoReg|Mux58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux58~0_combout\ = (\InstMem|ram~38_combout\ & ((\PC|DOUT\(1)))) # (!\InstMem|ram~38_combout\ & (\BancoReg|ram[0][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|ram[0][5]~q\,
	datac => \InstMem|ram~38_combout\,
	datad => \PC|DOUT\(1),
	combout => \BancoReg|Mux58~0_combout\);

-- Location: LCCOMB_X52_Y40_N28
\BancoReg|Mux58~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux58~1_combout\ = (\InstMem|ram~44_combout\ & (\BancoReg|ram[5][5]~q\ & (!\InstMem|ram~38_combout\))) # (!\InstMem|ram~44_combout\ & (((!\BancoReg|Mux58~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[5][5]~q\,
	datab => \InstMem|ram~38_combout\,
	datac => \BancoReg|Mux58~0_combout\,
	datad => \InstMem|ram~44_combout\,
	combout => \BancoReg|Mux58~1_combout\);

-- Location: LCCOMB_X52_Y40_N0
\muxRtImm|C[5]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[5]~111_combout\ = (\PC|DOUT\(4) & (((\BancoReg|Mux58~1_combout\)))) # (!\PC|DOUT\(4) & ((\InstMem|ram~43_combout\ & (\InstMem|ram~49_combout\)) # (!\InstMem|ram~43_combout\ & ((\BancoReg|Mux58~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(4),
	datab => \InstMem|ram~49_combout\,
	datac => \InstMem|ram~43_combout\,
	datad => \BancoReg|Mux58~1_combout\,
	combout => \muxRtImm|C[5]~111_combout\);

-- Location: LCCOMB_X53_Y43_N12
\ULA|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~13_combout\ = (\ULA|Add1~12\ & ((\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[6]~110_combout\)))) # (!\ULA|Add1~12\ & (\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[6]~110_combout\ $ (VCC))))
-- \ULA|Add1~14\ = CARRY((!\ULA|Add1~12\ & (\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[6]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux5~1_combout\,
	datab => \muxRtImm|C[6]~110_combout\,
	datad => VCC,
	cin => \ULA|Add1~12\,
	combout => \ULA|Add1~13_combout\,
	cout => \ULA|Add1~14\);

-- Location: LCCOMB_X55_Y43_N12
\ULA|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~13_combout\ = (\ULA|Add0~12\ & ((\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux25~1_combout\)))) # (!\ULA|Add0~12\ & (\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux25~1_combout\ $ (VCC))))
-- \ULA|Add0~14\ = CARRY((!\ULA|Add0~12\ & (\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux4~1_combout\,
	datab => \BancoReg|Mux25~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~12\,
	combout => \ULA|Add0~13_combout\,
	cout => \ULA|Add0~14\);

-- Location: LCCOMB_X54_Y43_N12
\ULA|tempAdd[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[6]~12_combout\ = ((\ULA|Add1~13_combout\ $ (\ULA|Add0~13_combout\ $ (!\ULA|tempAdd[5]~11\)))) # (GND)
-- \ULA|tempAdd[6]~13\ = CARRY((\ULA|Add1~13_combout\ & ((\ULA|Add0~13_combout\) # (!\ULA|tempAdd[5]~11\))) # (!\ULA|Add1~13_combout\ & (\ULA|Add0~13_combout\ & !\ULA|tempAdd[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~13_combout\,
	datab => \ULA|Add0~13_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[5]~11\,
	combout => \ULA|tempAdd[6]~12_combout\,
	cout => \ULA|tempAdd[6]~13\);

-- Location: LCCOMB_X53_Y39_N8
\ULA|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux25~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add1~13_combout\) # (\ULA|Add0~13_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add1~13_combout\ & \ULA|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \ULA|Add1~13_combout\,
	datad => \ULA|Add0~13_combout\,
	combout => \ULA|Mux25~0_combout\);

-- Location: LCCOMB_X53_Y39_N22
\ULA|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux25~1_combout\ = (\ULA|Mux25~0_combout\) # ((!\UCULA|Mux7~0_combout\ & (\UCULA|Mux6~0_combout\ & \ULA|tempAdd[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \ULA|tempAdd[6]~12_combout\,
	datad => \ULA|Mux25~0_combout\,
	combout => \ULA|Mux25~1_combout\);

-- Location: LCCOMB_X56_Y38_N18
\MemDados|ram~1798\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1798_combout\ = !\BancoReg|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux57~1_combout\,
	combout => \MemDados|ram~1798_combout\);

-- Location: FF_X56_Y38_N19
\MemDados|ram~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1798_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~204_q\);

-- Location: FF_X59_Y40_N15
\MemDados|ram~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux57~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~268_q\);

-- Location: LCCOMB_X58_Y38_N24
\MemDados|ram~1799\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1799_combout\ = !\BancoReg|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux57~1_combout\,
	combout => \MemDados|ram~1799_combout\);

-- Location: FF_X58_Y38_N25
\MemDados|ram~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1799_combout\,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~172_q\);

-- Location: LCCOMB_X59_Y38_N30
\MemDados|ram~236feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~236feeder_combout\ = \BancoReg|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux57~1_combout\,
	combout => \MemDados|ram~236feeder_combout\);

-- Location: FF_X59_Y38_N31
\MemDados|ram~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~236feeder_combout\,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~236_q\);

-- Location: LCCOMB_X58_Y40_N20
\MemDados|ram~1200\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1200_combout\ = (\ULA|Mux30~1_combout\ & (((\MemDados|ram~236_q\) # (\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (!\MemDados|ram~172_q\ & ((!\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~172_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~236_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1200_combout\);

-- Location: LCCOMB_X59_Y40_N14
\MemDados|ram~1201\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1201_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1200_combout\ & ((\MemDados|ram~268_q\))) # (!\MemDados|ram~1200_combout\ & (!\MemDados|ram~204_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~204_q\,
	datac => \MemDados|ram~268_q\,
	datad => \MemDados|ram~1200_combout\,
	combout => \MemDados|ram~1201_combout\);

-- Location: LCCOMB_X63_Y44_N2
\MemDados|ram~1800\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1800_combout\ = !\BancoReg|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux57~1_combout\,
	combout => \MemDados|ram~1800_combout\);

-- Location: FF_X63_Y44_N3
\MemDados|ram~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1800_combout\,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~140_q\);

-- Location: LCCOMB_X56_Y39_N16
\MemDados|ram~108feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~108feeder_combout\ = \BancoReg|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux57~1_combout\,
	combout => \MemDados|ram~108feeder_combout\);

-- Location: FF_X56_Y39_N17
\MemDados|ram~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~108feeder_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~108_q\);

-- Location: LCCOMB_X56_Y42_N14
\MemDados|ram~76feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~76feeder_combout\ = \BancoReg|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux57~1_combout\,
	combout => \MemDados|ram~76feeder_combout\);

-- Location: FF_X56_Y42_N15
\MemDados|ram~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~76feeder_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~76_q\);

-- Location: FF_X57_Y42_N9
\MemDados|ram~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux57~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~44_q\);

-- Location: LCCOMB_X57_Y42_N8
\MemDados|ram~1202\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1202_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~76_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~44_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~76_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~44_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1202_combout\);

-- Location: LCCOMB_X57_Y40_N8
\MemDados|ram~1203\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1203_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1202_combout\ & (!\MemDados|ram~140_q\)) # (!\MemDados|ram~1202_combout\ & ((\MemDados|ram~108_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~140_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~108_q\,
	datad => \MemDados|ram~1202_combout\,
	combout => \MemDados|ram~1203_combout\);

-- Location: LCCOMB_X59_Y40_N8
\MemDados|ram~1204\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1204_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1201_combout\) # ((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1203_combout\ & !\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1201_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~1203_combout\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1204_combout\);

-- Location: LCCOMB_X60_Y44_N8
\MemDados|ram~396feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~396feeder_combout\ = \BancoReg|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux57~1_combout\,
	combout => \MemDados|ram~396feeder_combout\);

-- Location: FF_X60_Y44_N9
\MemDados|ram~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~396feeder_combout\,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~396_q\);

-- Location: FF_X59_Y44_N31
\MemDados|ram~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux57~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~364_q\);

-- Location: LCCOMB_X65_Y41_N12
\MemDados|ram~332feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~332feeder_combout\ = \BancoReg|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux57~1_combout\,
	combout => \MemDados|ram~332feeder_combout\);

-- Location: FF_X65_Y41_N13
\MemDados|ram~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~332feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~332_q\);

-- Location: FF_X59_Y44_N17
\MemDados|ram~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux57~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~300_q\);

-- Location: LCCOMB_X59_Y44_N16
\MemDados|ram~1198\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1198_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~332_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~300_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~332_q\,
	datac => \MemDados|ram~300_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1198_combout\);

-- Location: LCCOMB_X59_Y44_N30
\MemDados|ram~1199\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1199_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1198_combout\ & (\MemDados|ram~396_q\)) # (!\MemDados|ram~1198_combout\ & ((\MemDados|ram~364_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~396_q\,
	datac => \MemDados|ram~364_q\,
	datad => \MemDados|ram~1198_combout\,
	combout => \MemDados|ram~1199_combout\);

-- Location: LCCOMB_X61_Y42_N16
\MemDados|ram~460feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~460feeder_combout\ = \BancoReg|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux57~1_combout\,
	combout => \MemDados|ram~460feeder_combout\);

-- Location: FF_X61_Y42_N17
\MemDados|ram~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~460feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~460_q\);

-- Location: FF_X63_Y43_N5
\MemDados|ram~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux57~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~524_q\);

-- Location: LCCOMB_X61_Y41_N2
\MemDados|ram~492feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~492feeder_combout\ = \BancoReg|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux57~1_combout\,
	combout => \MemDados|ram~492feeder_combout\);

-- Location: FF_X61_Y41_N3
\MemDados|ram~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~492feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~492_q\);

-- Location: FF_X61_Y42_N19
\MemDados|ram~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux57~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~428_q\);

-- Location: LCCOMB_X61_Y42_N18
\MemDados|ram~1205\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1205_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~492_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~428_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~492_q\,
	datac => \MemDados|ram~428_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1205_combout\);

-- Location: LCCOMB_X63_Y43_N4
\MemDados|ram~1206\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1206_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1205_combout\ & ((\MemDados|ram~524_q\))) # (!\MemDados|ram~1205_combout\ & (\MemDados|ram~460_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~460_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~524_q\,
	datad => \MemDados|ram~1205_combout\,
	combout => \MemDados|ram~1206_combout\);

-- Location: LCCOMB_X59_Y40_N22
\MemDados|ram~1207\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1207_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1204_combout\ & ((\MemDados|ram~1206_combout\))) # (!\MemDados|ram~1204_combout\ & (\MemDados|ram~1199_combout\)))) # (!\ULA|Mux28~1_combout\ & (\MemDados|ram~1204_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~1204_combout\,
	datac => \MemDados|ram~1199_combout\,
	datad => \MemDados|ram~1206_combout\,
	combout => \MemDados|ram~1207_combout\);

-- Location: LCCOMB_X58_Y46_N20
\MemDados|ram~1004feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1004feeder_combout\ = \BancoReg|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux57~1_combout\,
	combout => \MemDados|ram~1004feeder_combout\);

-- Location: FF_X58_Y46_N21
\MemDados|ram~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1004feeder_combout\,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1004_q\);

-- Location: FF_X62_Y46_N21
\MemDados|ram~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux57~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~748_q\);

-- Location: LCCOMB_X56_Y47_N22
\MemDados|ram~876feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~876feeder_combout\ = \BancoReg|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux57~1_combout\,
	combout => \MemDados|ram~876feeder_combout\);

-- Location: FF_X56_Y47_N23
\MemDados|ram~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~876feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~876_q\);

-- Location: FF_X56_Y46_N11
\MemDados|ram~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux57~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~620_q\);

-- Location: LCCOMB_X56_Y46_N10
\MemDados|ram~1188\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1188_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~876_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~620_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~876_q\,
	datac => \MemDados|ram~620_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1188_combout\);

-- Location: LCCOMB_X62_Y46_N20
\MemDados|ram~1189\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1189_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1188_combout\ & (\MemDados|ram~1004_q\)) # (!\MemDados|ram~1188_combout\ & ((\MemDados|ram~748_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1004_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~748_q\,
	datad => \MemDados|ram~1188_combout\,
	combout => \MemDados|ram~1189_combout\);

-- Location: LCCOMB_X60_Y45_N26
\MemDados|ram~908feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~908feeder_combout\ = \BancoReg|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux57~1_combout\,
	combout => \MemDados|ram~908feeder_combout\);

-- Location: FF_X60_Y45_N27
\MemDados|ram~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~908feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~908_q\);

-- Location: LCCOMB_X59_Y45_N0
\MemDados|ram~652feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~652feeder_combout\ = \BancoReg|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux57~1_combout\,
	combout => \MemDados|ram~652feeder_combout\);

-- Location: FF_X59_Y45_N1
\MemDados|ram~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~652feeder_combout\,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~652_q\);

-- Location: LCCOMB_X61_Y46_N26
\MemDados|ram~780feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~780feeder_combout\ = \BancoReg|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux57~1_combout\,
	combout => \MemDados|ram~780feeder_combout\);

-- Location: FF_X61_Y46_N27
\MemDados|ram~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~780feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~780_q\);

-- Location: LCCOMB_X62_Y46_N28
\MemDados|ram~1195\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1195_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & ((\MemDados|ram~780_q\))) # (!\ULA|Mux29~1_combout\ & (\MemDados|ram~652_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~652_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~780_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1195_combout\);

-- Location: FF_X62_Y46_N15
\MemDados|ram~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux57~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1036_q\);

-- Location: LCCOMB_X62_Y46_N14
\MemDados|ram~1196\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1196_combout\ = (\MemDados|ram~1195_combout\ & (((\MemDados|ram~1036_q\) # (!\ULA|Mux28~1_combout\)))) # (!\MemDados|ram~1195_combout\ & (\MemDados|ram~908_q\ & ((\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~908_q\,
	datab => \MemDados|ram~1195_combout\,
	datac => \MemDados|ram~1036_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1196_combout\);

-- Location: LCCOMB_X59_Y39_N20
\MemDados|ram~684feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~684feeder_combout\ = \BancoReg|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux57~1_combout\,
	combout => \MemDados|ram~684feeder_combout\);

-- Location: FF_X59_Y39_N21
\MemDados|ram~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~684feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~684_q\);

-- Location: FF_X58_Y39_N13
\MemDados|ram~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux57~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~940_q\);

-- Location: LCCOMB_X58_Y47_N6
\MemDados|ram~812feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~812feeder_combout\ = \BancoReg|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux57~1_combout\,
	combout => \MemDados|ram~812feeder_combout\);

-- Location: FF_X58_Y47_N7
\MemDados|ram~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~812feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~812_q\);

-- Location: FF_X58_Y39_N11
\MemDados|ram~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux57~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~556_q\);

-- Location: LCCOMB_X58_Y39_N10
\MemDados|ram~1192\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1192_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~812_q\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~556_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~812_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~556_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1192_combout\);

-- Location: LCCOMB_X58_Y39_N12
\MemDados|ram~1193\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1193_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1192_combout\ & ((\MemDados|ram~940_q\))) # (!\MemDados|ram~1192_combout\ & (\MemDados|ram~684_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~684_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~940_q\,
	datad => \MemDados|ram~1192_combout\,
	combout => \MemDados|ram~1193_combout\);

-- Location: LCCOMB_X68_Y42_N12
\MemDados|ram~844feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~844feeder_combout\ = \BancoReg|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux57~1_combout\,
	combout => \MemDados|ram~844feeder_combout\);

-- Location: FF_X68_Y42_N13
\MemDados|ram~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~844feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~844_q\);

-- Location: FF_X66_Y43_N27
\MemDados|ram~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux57~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~972_q\);

-- Location: LCCOMB_X68_Y42_N14
\MemDados|ram~716feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~716feeder_combout\ = \BancoReg|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux57~1_combout\,
	combout => \MemDados|ram~716feeder_combout\);

-- Location: FF_X68_Y42_N15
\MemDados|ram~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~716feeder_combout\,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~716_q\);

-- Location: FF_X67_Y43_N29
\MemDados|ram~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux57~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~588_q\);

-- Location: LCCOMB_X67_Y43_N28
\MemDados|ram~1190\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1190_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~716_q\) # ((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~588_q\ & !\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~716_q\,
	datac => \MemDados|ram~588_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1190_combout\);

-- Location: LCCOMB_X66_Y43_N26
\MemDados|ram~1191\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1191_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1190_combout\ & ((\MemDados|ram~972_q\))) # (!\MemDados|ram~1190_combout\ & (\MemDados|ram~844_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~844_q\,
	datac => \MemDados|ram~972_q\,
	datad => \MemDados|ram~1190_combout\,
	combout => \MemDados|ram~1191_combout\);

-- Location: LCCOMB_X62_Y46_N18
\MemDados|ram~1194\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1194_combout\ = (\ULA|Mux31~2_combout\ & ((\ULA|Mux30~1_combout\) # ((\MemDados|ram~1191_combout\)))) # (!\ULA|Mux31~2_combout\ & (!\ULA|Mux30~1_combout\ & (\MemDados|ram~1193_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~1193_combout\,
	datad => \MemDados|ram~1191_combout\,
	combout => \MemDados|ram~1194_combout\);

-- Location: LCCOMB_X62_Y46_N8
\MemDados|ram~1197\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1197_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1194_combout\ & ((\MemDados|ram~1196_combout\))) # (!\MemDados|ram~1194_combout\ & (\MemDados|ram~1189_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1189_combout\,
	datab => \MemDados|ram~1196_combout\,
	datac => \ULA|Mux30~1_combout\,
	datad => \MemDados|ram~1194_combout\,
	combout => \MemDados|ram~1197_combout\);

-- Location: LCCOMB_X59_Y40_N20
\MemDados|ram~1208\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1208_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1197_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1207_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1207_combout\,
	datab => \MemDados|ram~1197_combout\,
	datad => \ULA|Mux27~1_combout\,
	combout => \MemDados|ram~1208_combout\);

-- Location: LCCOMB_X59_Y40_N24
\MemDados|q[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(6) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|ram~1208_combout\))) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|q\(6),
	datab => \MemDados|ram~1208_combout\,
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(6));

-- Location: LCCOMB_X53_Y39_N4
\MuxULAMem|C[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[6]~6_combout\ = (\UCFD|Mux4~0_combout\ & ((\MemDados|q\(6)))) # (!\UCFD|Mux4~0_combout\ & (\ULA|Mux25~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux4~0_combout\,
	datac => \ULA|Mux25~1_combout\,
	datad => \MemDados|q\(6),
	combout => \MuxULAMem|C[6]~6_combout\);

-- Location: LCCOMB_X54_Y44_N14
\BancoReg|ram[0][6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|ram[0][6]~13_combout\ = !\MuxULAMem|C[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MuxULAMem|C[6]~6_combout\,
	combout => \BancoReg|ram[0][6]~13_combout\);

-- Location: FF_X54_Y44_N15
\BancoReg|ram[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BancoReg|ram[0][6]~13_combout\,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][6]~q\);

-- Location: FF_X54_Y44_N25
\BancoReg|ram[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[6]~6_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][6]~q\);

-- Location: LCCOMB_X54_Y44_N24
\BancoReg|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux25~0_combout\ = (\InstMem|ram~41_combout\ & ((\PC|DOUT\(1) & (!\PC|DOUT\(0))) # (!\PC|DOUT\(1) & (\PC|DOUT\(0) & \BancoReg|ram[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \PC|DOUT\(0),
	datac => \BancoReg|ram[4][6]~q\,
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux25~0_combout\);

-- Location: LCCOMB_X54_Y44_N6
\BancoReg|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux25~1_combout\ = (\BancoReg|Mux25~0_combout\) # ((!\BancoReg|ram[0][6]~q\ & (!\InstMem|ram~38_combout\ & !\InstMem|ram~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][6]~q\,
	datab => \InstMem|ram~38_combout\,
	datac => \InstMem|ram~42_combout\,
	datad => \BancoReg|Mux25~0_combout\,
	combout => \BancoReg|Mux25~1_combout\);

-- Location: LCCOMB_X55_Y43_N14
\ULA|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~15_combout\ = (\ULA|Add0~14\ & (\UCULA|Mux4~1_combout\ $ ((!\BancoReg|Mux24~1_combout\)))) # (!\ULA|Add0~14\ & ((\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux24~1_combout\)) # (GND)))
-- \ULA|Add0~16\ = CARRY((\UCULA|Mux4~1_combout\ $ (!\BancoReg|Mux24~1_combout\)) # (!\ULA|Add0~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux4~1_combout\,
	datab => \BancoReg|Mux24~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~14\,
	combout => \ULA|Add0~15_combout\,
	cout => \ULA|Add0~16\);

-- Location: LCCOMB_X53_Y43_N14
\ULA|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~15_combout\ = (\ULA|Add1~14\ & (\muxRtImm|C[7]~120_combout\ $ ((!\UCULA|Mux5~1_combout\)))) # (!\ULA|Add1~14\ & ((\muxRtImm|C[7]~120_combout\ $ (\UCULA|Mux5~1_combout\)) # (GND)))
-- \ULA|Add1~16\ = CARRY((\muxRtImm|C[7]~120_combout\ $ (!\UCULA|Mux5~1_combout\)) # (!\ULA|Add1~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtImm|C[7]~120_combout\,
	datab => \UCULA|Mux5~1_combout\,
	datad => VCC,
	cin => \ULA|Add1~14\,
	combout => \ULA|Add1~15_combout\,
	cout => \ULA|Add1~16\);

-- Location: LCCOMB_X52_Y43_N18
\ULA|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux24~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\ULA|Add0~15_combout\ & ((\UCULA|Mux7~0_combout\) # (\ULA|Add1~15_combout\))) # (!\ULA|Add0~15_combout\ & (\UCULA|Mux7~0_combout\ & \ULA|Add1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~15_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \UCULA|Mux7~0_combout\,
	datad => \ULA|Add1~15_combout\,
	combout => \ULA|Mux24~0_combout\);

-- Location: LCCOMB_X54_Y43_N14
\ULA|tempAdd[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[7]~14_combout\ = (\ULA|Add1~15_combout\ & ((\ULA|Add0~15_combout\ & (\ULA|tempAdd[6]~13\ & VCC)) # (!\ULA|Add0~15_combout\ & (!\ULA|tempAdd[6]~13\)))) # (!\ULA|Add1~15_combout\ & ((\ULA|Add0~15_combout\ & (!\ULA|tempAdd[6]~13\)) # 
-- (!\ULA|Add0~15_combout\ & ((\ULA|tempAdd[6]~13\) # (GND)))))
-- \ULA|tempAdd[7]~15\ = CARRY((\ULA|Add1~15_combout\ & (!\ULA|Add0~15_combout\ & !\ULA|tempAdd[6]~13\)) # (!\ULA|Add1~15_combout\ & ((!\ULA|tempAdd[6]~13\) # (!\ULA|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~15_combout\,
	datab => \ULA|Add0~15_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[6]~13\,
	combout => \ULA|tempAdd[7]~14_combout\,
	cout => \ULA|tempAdd[7]~15\);

-- Location: LCCOMB_X52_Y43_N12
\ULA|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux24~1_combout\ = (\ULA|Mux24~0_combout\) # ((!\UCULA|Mux7~0_combout\ & (\UCULA|Mux6~0_combout\ & \ULA|tempAdd[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \ULA|Mux24~0_combout\,
	datad => \ULA|tempAdd[7]~14_combout\,
	combout => \ULA|Mux24~1_combout\);

-- Location: FF_X52_Y43_N15
\BancoReg|ram[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[7]~7_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][7]~q\);

-- Location: LCCOMB_X52_Y43_N14
\BancoReg|Mux56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux56~1_combout\ = (\InstMem|ram~38_combout\ & (\InstMem|ram~44_combout\ $ (((!\BancoReg|Mux56~0_combout\))))) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & (\BancoReg|ram[5][7]~q\)) # (!\InstMem|ram~44_combout\ & 
-- ((\BancoReg|Mux56~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \InstMem|ram~44_combout\,
	datac => \BancoReg|ram[5][7]~q\,
	datad => \BancoReg|Mux56~0_combout\,
	combout => \BancoReg|Mux56~1_combout\);

-- Location: LCCOMB_X63_Y41_N16
\MemDados|ram~493feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~493feeder_combout\ = \BancoReg|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux56~1_combout\,
	combout => \MemDados|ram~493feeder_combout\);

-- Location: FF_X63_Y41_N17
\MemDados|ram~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~493feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~493_q\);

-- Location: LCCOMB_X61_Y42_N12
\MemDados|ram~461feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~461feeder_combout\ = \BancoReg|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux56~1_combout\,
	combout => \MemDados|ram~461feeder_combout\);

-- Location: FF_X61_Y42_N13
\MemDados|ram~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~461feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~461_q\);

-- Location: FF_X61_Y42_N3
\MemDados|ram~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux56~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~429_q\);

-- Location: LCCOMB_X61_Y42_N2
\MemDados|ram~1226\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1226_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~461_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~429_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~461_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~429_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1226_combout\);

-- Location: FF_X59_Y43_N1
\MemDados|ram~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux56~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~525_q\);

-- Location: LCCOMB_X62_Y45_N4
\MemDados|ram~1227\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1227_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1226_combout\ & ((\MemDados|ram~525_q\))) # (!\MemDados|ram~1226_combout\ & (\MemDados|ram~493_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~493_q\,
	datac => \MemDados|ram~1226_combout\,
	datad => \MemDados|ram~525_q\,
	combout => \MemDados|ram~1227_combout\);

-- Location: LCCOMB_X60_Y41_N8
\MemDados|ram~333feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~333feeder_combout\ = \BancoReg|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux56~1_combout\,
	combout => \MemDados|ram~333feeder_combout\);

-- Location: FF_X60_Y41_N9
\MemDados|ram~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~333feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~333_q\);

-- Location: FF_X60_Y41_N27
\MemDados|ram~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux56~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~397_q\);

-- Location: LCCOMB_X62_Y44_N18
\MemDados|ram~365feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~365feeder_combout\ = \BancoReg|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux56~1_combout\,
	combout => \MemDados|ram~365feeder_combout\);

-- Location: FF_X62_Y44_N19
\MemDados|ram~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~365feeder_combout\,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~365_q\);

-- Location: FF_X58_Y43_N17
\MemDados|ram~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux56~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~301_q\);

-- Location: LCCOMB_X58_Y43_N16
\MemDados|ram~1221\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1221_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~365_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~301_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~365_q\,
	datac => \MemDados|ram~301_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1221_combout\);

-- Location: LCCOMB_X60_Y41_N26
\MemDados|ram~1222\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1222_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1221_combout\ & ((\MemDados|ram~397_q\))) # (!\MemDados|ram~1221_combout\ & (\MemDados|ram~333_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~333_q\,
	datac => \MemDados|ram~397_q\,
	datad => \MemDados|ram~1221_combout\,
	combout => \MemDados|ram~1222_combout\);

-- Location: LCCOMB_X55_Y46_N4
\MemDados|ram~77feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~77feeder_combout\ = \BancoReg|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux56~1_combout\,
	combout => \MemDados|ram~77feeder_combout\);

-- Location: FF_X55_Y46_N5
\MemDados|ram~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~77feeder_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~77_q\);

-- Location: FF_X61_Y45_N15
\MemDados|ram~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux56~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~141_q\);

-- Location: FF_X56_Y39_N23
\MemDados|ram~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux56~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~109_q\);

-- Location: FF_X57_Y42_N15
\MemDados|ram~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux56~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~45_q\);

-- Location: LCCOMB_X57_Y42_N14
\MemDados|ram~1223\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1223_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~109_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~45_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~109_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~45_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1223_combout\);

-- Location: LCCOMB_X61_Y45_N14
\MemDados|ram~1224\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1224_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1223_combout\ & ((\MemDados|ram~141_q\))) # (!\MemDados|ram~1223_combout\ & (\MemDados|ram~77_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~77_q\,
	datac => \MemDados|ram~141_q\,
	datad => \MemDados|ram~1223_combout\,
	combout => \MemDados|ram~1224_combout\);

-- Location: LCCOMB_X61_Y45_N8
\MemDados|ram~1225\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1225_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~1222_combout\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~1224_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1222_combout\,
	datab => \MemDados|ram~1224_combout\,
	datac => \ULA|Mux29~1_combout\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1225_combout\);

-- Location: FF_X60_Y40_N13
\MemDados|ram~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux56~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~269_q\);

-- Location: FF_X59_Y38_N29
\MemDados|ram~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux56~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~237_q\);

-- Location: LCCOMB_X58_Y38_N26
\MemDados|ram~205feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~205feeder_combout\ = \BancoReg|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux56~1_combout\,
	combout => \MemDados|ram~205feeder_combout\);

-- Location: FF_X58_Y38_N27
\MemDados|ram~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~205feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~205_q\);

-- Location: FF_X58_Y38_N9
\MemDados|ram~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux56~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~173_q\);

-- Location: LCCOMB_X58_Y38_N8
\MemDados|ram~1219\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1219_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~205_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~173_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~205_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~173_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1219_combout\);

-- Location: LCCOMB_X59_Y38_N28
\MemDados|ram~1220\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1220_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1219_combout\ & (\MemDados|ram~269_q\)) # (!\MemDados|ram~1219_combout\ & ((\MemDados|ram~237_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~269_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~237_q\,
	datad => \MemDados|ram~1219_combout\,
	combout => \MemDados|ram~1220_combout\);

-- Location: LCCOMB_X61_Y45_N22
\MemDados|ram~1228\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1228_combout\ = (\MemDados|ram~1225_combout\ & ((\MemDados|ram~1227_combout\) # ((!\ULA|Mux29~1_combout\)))) # (!\MemDados|ram~1225_combout\ & (((\ULA|Mux29~1_combout\ & \MemDados|ram~1220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1227_combout\,
	datab => \MemDados|ram~1225_combout\,
	datac => \ULA|Mux29~1_combout\,
	datad => \MemDados|ram~1220_combout\,
	combout => \MemDados|ram~1228_combout\);

-- Location: LCCOMB_X59_Y46_N22
\MemDados|ram~781feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~781feeder_combout\ = \BancoReg|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux56~1_combout\,
	combout => \MemDados|ram~781feeder_combout\);

-- Location: FF_X59_Y46_N23
\MemDados|ram~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~781feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~781_q\);

-- Location: FF_X62_Y46_N7
\MemDados|ram~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux56~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1037_q\);

-- Location: LCCOMB_X63_Y45_N28
\MemDados|ram~909feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~909feeder_combout\ = \BancoReg|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux56~1_combout\,
	combout => \MemDados|ram~909feeder_combout\);

-- Location: FF_X63_Y45_N29
\MemDados|ram~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~909feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~909_q\);

-- Location: LCCOMB_X63_Y45_N26
\MemDados|ram~653feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~653feeder_combout\ = \BancoReg|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux56~1_combout\,
	combout => \MemDados|ram~653feeder_combout\);

-- Location: FF_X63_Y45_N27
\MemDados|ram~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~653feeder_combout\,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~653_q\);

-- Location: LCCOMB_X62_Y46_N0
\MemDados|ram~1216\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1216_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~909_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~653_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~909_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~653_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1216_combout\);

-- Location: LCCOMB_X62_Y46_N6
\MemDados|ram~1217\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1217_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1216_combout\ & ((\MemDados|ram~1037_q\))) # (!\MemDados|ram~1216_combout\ & (\MemDados|ram~781_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~781_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~1037_q\,
	datad => \MemDados|ram~1216_combout\,
	combout => \MemDados|ram~1217_combout\);

-- Location: LCCOMB_X62_Y42_N6
\MemDados|ram~973feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~973feeder_combout\ = \BancoReg|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux56~1_combout\,
	combout => \MemDados|ram~973feeder_combout\);

-- Location: FF_X62_Y42_N7
\MemDados|ram~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~973feeder_combout\,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~973_q\);

-- Location: FF_X65_Y42_N25
\MemDados|ram~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux56~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~717_q\);

-- Location: LCCOMB_X67_Y42_N24
\MemDados|ram~845feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~845feeder_combout\ = \BancoReg|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux56~1_combout\,
	combout => \MemDados|ram~845feeder_combout\);

-- Location: FF_X67_Y42_N25
\MemDados|ram~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~845feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~845_q\);

-- Location: FF_X66_Y42_N25
\MemDados|ram~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux56~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~589_q\);

-- Location: LCCOMB_X66_Y42_N24
\MemDados|ram~1209\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1209_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~845_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~589_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~845_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~589_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1209_combout\);

-- Location: LCCOMB_X65_Y42_N24
\MemDados|ram~1210\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1210_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1209_combout\ & (\MemDados|ram~973_q\)) # (!\MemDados|ram~1209_combout\ & ((\MemDados|ram~717_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~973_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~717_q\,
	datad => \MemDados|ram~1209_combout\,
	combout => \MemDados|ram~1210_combout\);

-- Location: LCCOMB_X56_Y45_N24
\MemDados|ram~877feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~877feeder_combout\ = \BancoReg|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux56~1_combout\,
	combout => \MemDados|ram~877feeder_combout\);

-- Location: FF_X56_Y45_N25
\MemDados|ram~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~877feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~877_q\);

-- Location: FF_X58_Y46_N5
\MemDados|ram~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux56~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1005_q\);

-- Location: LCCOMB_X57_Y47_N14
\MemDados|ram~749feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~749feeder_combout\ = \BancoReg|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux56~1_combout\,
	combout => \MemDados|ram~749feeder_combout\);

-- Location: FF_X57_Y47_N15
\MemDados|ram~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~749feeder_combout\,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~749_q\);

-- Location: FF_X58_Y46_N7
\MemDados|ram~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux56~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~621_q\);

-- Location: LCCOMB_X58_Y46_N6
\MemDados|ram~1211\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1211_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~749_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~621_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~749_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~621_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1211_combout\);

-- Location: LCCOMB_X58_Y46_N4
\MemDados|ram~1212\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1212_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1211_combout\ & ((\MemDados|ram~1005_q\))) # (!\MemDados|ram~1211_combout\ & (\MemDados|ram~877_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~877_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1005_q\,
	datad => \MemDados|ram~1211_combout\,
	combout => \MemDados|ram~1212_combout\);

-- Location: LCCOMB_X58_Y47_N0
\MemDados|ram~813feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~813feeder_combout\ = \BancoReg|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux56~1_combout\,
	combout => \MemDados|ram~813feeder_combout\);

-- Location: FF_X58_Y47_N1
\MemDados|ram~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~813feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~813_q\);

-- Location: FF_X58_Y39_N7
\MemDados|ram~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux56~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~941_q\);

-- Location: LCCOMB_X63_Y39_N20
\MemDados|ram~685feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~685feeder_combout\ = \BancoReg|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux56~1_combout\,
	combout => \MemDados|ram~685feeder_combout\);

-- Location: FF_X63_Y39_N21
\MemDados|ram~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~685feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~685_q\);

-- Location: LCCOMB_X62_Y39_N22
\MemDados|ram~557feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~557feeder_combout\ = \BancoReg|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux56~1_combout\,
	combout => \MemDados|ram~557feeder_combout\);

-- Location: FF_X62_Y39_N23
\MemDados|ram~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~557feeder_combout\,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~557_q\);

-- Location: LCCOMB_X61_Y39_N4
\MemDados|ram~1213\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1213_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~685_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~557_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~685_q\,
	datab => \MemDados|ram~557_q\,
	datac => \ULA|Mux28~1_combout\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1213_combout\);

-- Location: LCCOMB_X58_Y39_N6
\MemDados|ram~1214\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1214_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1213_combout\ & ((\MemDados|ram~941_q\))) # (!\MemDados|ram~1213_combout\ & (\MemDados|ram~813_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~813_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~941_q\,
	datad => \MemDados|ram~1213_combout\,
	combout => \MemDados|ram~1214_combout\);

-- Location: LCCOMB_X62_Y46_N26
\MemDados|ram~1215\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1215_combout\ = (\ULA|Mux31~2_combout\ & (\ULA|Mux30~1_combout\)) # (!\ULA|Mux31~2_combout\ & ((\ULA|Mux30~1_combout\ & (\MemDados|ram~1212_combout\)) # (!\ULA|Mux30~1_combout\ & ((\MemDados|ram~1214_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~1212_combout\,
	datad => \MemDados|ram~1214_combout\,
	combout => \MemDados|ram~1215_combout\);

-- Location: LCCOMB_X62_Y46_N24
\MemDados|ram~1218\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1218_combout\ = (\MemDados|ram~1215_combout\ & ((\MemDados|ram~1217_combout\) # ((!\ULA|Mux31~2_combout\)))) # (!\MemDados|ram~1215_combout\ & (((\MemDados|ram~1210_combout\ & \ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1217_combout\,
	datab => \MemDados|ram~1210_combout\,
	datac => \MemDados|ram~1215_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1218_combout\);

-- Location: LCCOMB_X61_Y45_N28
\MemDados|ram~1229\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1229_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1218_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1228_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1228_combout\,
	datab => \MemDados|ram~1218_combout\,
	datad => \ULA|Mux27~1_combout\,
	combout => \MemDados|ram~1229_combout\);

-- Location: LCCOMB_X61_Y45_N4
\MemDados|q[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(7) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|ram~1229_combout\))) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UCFD|Mux4~0clkctrl_outclk\,
	datac => \MemDados|q\(7),
	datad => \MemDados|ram~1229_combout\,
	combout => \MemDados|q\(7));

-- Location: LCCOMB_X52_Y43_N10
\MuxULAMem|C[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[7]~7_combout\ = (\UCFD|Mux4~0_combout\ & ((\MemDados|q\(7)))) # (!\UCFD|Mux4~0_combout\ & (\ULA|Mux24~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux24~1_combout\,
	datab => \UCFD|Mux4~0_combout\,
	datad => \MemDados|q\(7),
	combout => \MuxULAMem|C[7]~7_combout\);

-- Location: LCCOMB_X54_Y44_N18
\BancoReg|ram[0][7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|ram[0][7]~14_combout\ = !\MuxULAMem|C[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxULAMem|C[7]~7_combout\,
	combout => \BancoReg|ram[0][7]~14_combout\);

-- Location: FF_X54_Y44_N19
\BancoReg|ram[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BancoReg|ram[0][7]~14_combout\,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][7]~q\);

-- Location: LCCOMB_X52_Y43_N22
\BancoReg|Mux56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux56~0_combout\ = (\InstMem|ram~38_combout\ & ((\PC|DOUT\(1)))) # (!\InstMem|ram~38_combout\ & (!\BancoReg|ram[0][7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][7]~q\,
	datab => \InstMem|ram~38_combout\,
	datad => \PC|DOUT\(1),
	combout => \BancoReg|Mux56~0_combout\);

-- Location: LCCOMB_X52_Y43_N26
\muxRtImm|C[7]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[7]~120_combout\ = (\InstMem|ram~43_combout\ & (\PC|DOUT\(4) & (\InstMem|ram~38_combout\ $ (\BancoReg|Mux56~0_combout\)))) # (!\InstMem|ram~43_combout\ & (\InstMem|ram~38_combout\ $ (((\BancoReg|Mux56~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~43_combout\,
	datab => \InstMem|ram~38_combout\,
	datac => \PC|DOUT\(4),
	datad => \BancoReg|Mux56~0_combout\,
	combout => \muxRtImm|C[7]~120_combout\);

-- Location: LCCOMB_X53_Y43_N16
\ULA|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~17_combout\ = (\ULA|Add1~16\ & ((\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[8]~119_combout\)))) # (!\ULA|Add1~16\ & (\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[8]~119_combout\ $ (VCC))))
-- \ULA|Add1~18\ = CARRY((!\ULA|Add1~16\ & (\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[8]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux5~1_combout\,
	datab => \muxRtImm|C[8]~119_combout\,
	datad => VCC,
	cin => \ULA|Add1~16\,
	combout => \ULA|Add1~17_combout\,
	cout => \ULA|Add1~18\);

-- Location: LCCOMB_X55_Y43_N16
\ULA|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~17_combout\ = (\ULA|Add0~16\ & ((\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux23~1_combout\)))) # (!\ULA|Add0~16\ & (\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux23~1_combout\ $ (VCC))))
-- \ULA|Add0~18\ = CARRY((!\ULA|Add0~16\ & (\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux4~1_combout\,
	datab => \BancoReg|Mux23~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~16\,
	combout => \ULA|Add0~17_combout\,
	cout => \ULA|Add0~18\);

-- Location: LCCOMB_X54_Y43_N16
\ULA|tempAdd[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[8]~16_combout\ = ((\ULA|Add1~17_combout\ $ (\ULA|Add0~17_combout\ $ (!\ULA|tempAdd[7]~15\)))) # (GND)
-- \ULA|tempAdd[8]~17\ = CARRY((\ULA|Add1~17_combout\ & ((\ULA|Add0~17_combout\) # (!\ULA|tempAdd[7]~15\))) # (!\ULA|Add1~17_combout\ & (\ULA|Add0~17_combout\ & !\ULA|tempAdd[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~17_combout\,
	datab => \ULA|Add0~17_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[7]~15\,
	combout => \ULA|tempAdd[8]~16_combout\,
	cout => \ULA|tempAdd[8]~17\);

-- Location: LCCOMB_X50_Y43_N28
\ULA|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux23~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\ULA|Add1~17_combout\ & ((\ULA|Add0~17_combout\) # (\UCULA|Mux7~0_combout\))) # (!\ULA|Add1~17_combout\ & (\ULA|Add0~17_combout\ & \UCULA|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~17_combout\,
	datab => \ULA|Add0~17_combout\,
	datac => \UCULA|Mux7~0_combout\,
	datad => \UCULA|Mux6~0_combout\,
	combout => \ULA|Mux23~0_combout\);

-- Location: LCCOMB_X50_Y43_N12
\ULA|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux23~1_combout\ = (\ULA|Mux23~0_combout\) # ((\ULA|tempAdd[8]~16_combout\ & (!\UCULA|Mux7~0_combout\ & \UCULA|Mux6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|tempAdd[8]~16_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|Mux23~0_combout\,
	datad => \UCULA|Mux6~0_combout\,
	combout => \ULA|Mux23~1_combout\);

-- Location: LCCOMB_X50_Y43_N30
\BancoReg|ram[5][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|ram[5][8]~feeder_combout\ = \MuxULAMem|C[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxULAMem|C[8]~8_combout\,
	combout => \BancoReg|ram[5][8]~feeder_combout\);

-- Location: FF_X50_Y43_N31
\BancoReg|ram[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BancoReg|ram[5][8]~feeder_combout\,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][8]~q\);

-- Location: LCCOMB_X50_Y42_N0
\BancoReg|Mux55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux55~1_combout\ = (\InstMem|ram~38_combout\ & (\BancoReg|Mux55~0_combout\ $ (((!\InstMem|ram~44_combout\))))) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & ((\BancoReg|ram[5][8]~q\))) # (!\InstMem|ram~44_combout\ & 
-- (\BancoReg|Mux55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \BancoReg|Mux55~0_combout\,
	datac => \BancoReg|ram[5][8]~q\,
	datad => \InstMem|ram~44_combout\,
	combout => \BancoReg|Mux55~1_combout\);

-- Location: LCCOMB_X60_Y45_N8
\MemDados|ram~910feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~910feeder_combout\ = \BancoReg|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux55~1_combout\,
	combout => \MemDados|ram~910feeder_combout\);

-- Location: FF_X60_Y45_N9
\MemDados|ram~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~910feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~910_q\);

-- Location: FF_X61_Y46_N7
\MemDados|ram~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux55~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1038_q\);

-- Location: FF_X59_Y45_N31
\MemDados|ram~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux55~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~654_q\);

-- Location: FF_X61_Y46_N29
\MemDados|ram~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux55~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~782_q\);

-- Location: LCCOMB_X61_Y46_N28
\MemDados|ram~1237\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1237_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & ((\MemDados|ram~782_q\))) # (!\ULA|Mux29~1_combout\ & (\MemDados|ram~654_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~654_q\,
	datac => \MemDados|ram~782_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1237_combout\);

-- Location: LCCOMB_X61_Y46_N6
\MemDados|ram~1238\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1238_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1237_combout\ & ((\MemDados|ram~1038_q\))) # (!\MemDados|ram~1237_combout\ & (\MemDados|ram~910_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~910_q\,
	datac => \MemDados|ram~1038_q\,
	datad => \MemDados|ram~1237_combout\,
	combout => \MemDados|ram~1238_combout\);

-- Location: LCCOMB_X68_Y42_N16
\MemDados|ram~846feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~846feeder_combout\ = \BancoReg|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux55~1_combout\,
	combout => \MemDados|ram~846feeder_combout\);

-- Location: FF_X68_Y42_N17
\MemDados|ram~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~846feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~846_q\);

-- Location: FF_X62_Y42_N11
\MemDados|ram~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux55~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~974_q\);

-- Location: LCCOMB_X63_Y42_N20
\MemDados|ram~718feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~718feeder_combout\ = \BancoReg|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux55~1_combout\,
	combout => \MemDados|ram~718feeder_combout\);

-- Location: FF_X63_Y42_N21
\MemDados|ram~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~718feeder_combout\,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~718_q\);

-- Location: FF_X62_Y42_N21
\MemDados|ram~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux55~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~590_q\);

-- Location: LCCOMB_X62_Y42_N20
\MemDados|ram~1232\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1232_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~718_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~590_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~718_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~590_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1232_combout\);

-- Location: LCCOMB_X62_Y42_N10
\MemDados|ram~1233\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1233_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1232_combout\ & ((\MemDados|ram~974_q\))) # (!\MemDados|ram~1232_combout\ & (\MemDados|ram~846_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~846_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~974_q\,
	datad => \MemDados|ram~1232_combout\,
	combout => \MemDados|ram~1233_combout\);

-- Location: LCCOMB_X63_Y39_N6
\MemDados|ram~686feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~686feeder_combout\ = \BancoReg|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux55~1_combout\,
	combout => \MemDados|ram~686feeder_combout\);

-- Location: FF_X63_Y39_N7
\MemDados|ram~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~686feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~686_q\);

-- Location: FF_X61_Y40_N17
\MemDados|ram~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux55~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~942_q\);

-- Location: LCCOMB_X59_Y47_N26
\MemDados|ram~814feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~814feeder_combout\ = \BancoReg|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux55~1_combout\,
	combout => \MemDados|ram~814feeder_combout\);

-- Location: FF_X59_Y47_N27
\MemDados|ram~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~814feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~814_q\);

-- Location: FF_X62_Y39_N1
\MemDados|ram~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux55~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~558_q\);

-- Location: LCCOMB_X62_Y39_N0
\MemDados|ram~1234\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1234_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~814_q\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~558_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~814_q\,
	datac => \MemDados|ram~558_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1234_combout\);

-- Location: LCCOMB_X61_Y40_N16
\MemDados|ram~1235\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1235_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1234_combout\ & ((\MemDados|ram~942_q\))) # (!\MemDados|ram~1234_combout\ & (\MemDados|ram~686_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~686_q\,
	datac => \MemDados|ram~942_q\,
	datad => \MemDados|ram~1234_combout\,
	combout => \MemDados|ram~1235_combout\);

-- Location: LCCOMB_X62_Y45_N14
\MemDados|ram~1236\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1236_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~1233_combout\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~1235_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~1233_combout\,
	datac => \ULA|Mux31~2_combout\,
	datad => \MemDados|ram~1235_combout\,
	combout => \MemDados|ram~1236_combout\);

-- Location: LCCOMB_X56_Y47_N28
\MemDados|ram~878feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~878feeder_combout\ = \BancoReg|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux55~1_combout\,
	combout => \MemDados|ram~878feeder_combout\);

-- Location: FF_X56_Y47_N29
\MemDados|ram~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~878feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~878_q\);

-- Location: FF_X56_Y47_N3
\MemDados|ram~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux55~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~622_q\);

-- Location: LCCOMB_X56_Y47_N2
\MemDados|ram~1230\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1230_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~878_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~622_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~878_q\,
	datac => \MemDados|ram~622_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1230_combout\);

-- Location: FF_X54_Y46_N1
\MemDados|ram~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux55~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1006_q\);

-- Location: FF_X57_Y47_N1
\MemDados|ram~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux55~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~750_q\);

-- Location: LCCOMB_X57_Y47_N0
\MemDados|ram~1231\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1231_combout\ = (\MemDados|ram~1230_combout\ & ((\MemDados|ram~1006_q\) # ((!\ULA|Mux29~1_combout\)))) # (!\MemDados|ram~1230_combout\ & (((\MemDados|ram~750_q\ & \ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1230_combout\,
	datab => \MemDados|ram~1006_q\,
	datac => \MemDados|ram~750_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1231_combout\);

-- Location: LCCOMB_X62_Y45_N16
\MemDados|ram~1239\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1239_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1236_combout\ & (\MemDados|ram~1238_combout\)) # (!\MemDados|ram~1236_combout\ & ((\MemDados|ram~1231_combout\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~1238_combout\,
	datac => \MemDados|ram~1236_combout\,
	datad => \MemDados|ram~1231_combout\,
	combout => \MemDados|ram~1239_combout\);

-- Location: LCCOMB_X63_Y44_N16
\MemDados|ram~398feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~398feeder_combout\ = \BancoReg|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux55~1_combout\,
	combout => \MemDados|ram~398feeder_combout\);

-- Location: FF_X63_Y44_N17
\MemDados|ram~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~398feeder_combout\,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~398_q\);

-- Location: LCCOMB_X60_Y44_N10
\MemDados|ram~334feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~334feeder_combout\ = \BancoReg|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux55~1_combout\,
	combout => \MemDados|ram~334feeder_combout\);

-- Location: FF_X60_Y44_N11
\MemDados|ram~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~334feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~334_q\);

-- Location: FF_X61_Y44_N3
\MemDados|ram~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux55~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~302_q\);

-- Location: LCCOMB_X61_Y44_N2
\MemDados|ram~1240\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1240_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~334_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~302_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~334_q\,
	datac => \MemDados|ram~302_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1240_combout\);

-- Location: FF_X61_Y44_N9
\MemDados|ram~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux55~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~366_q\);

-- Location: LCCOMB_X61_Y44_N8
\MemDados|ram~1241\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1241_combout\ = (\MemDados|ram~1240_combout\ & ((\MemDados|ram~398_q\) # ((!\ULA|Mux30~1_combout\)))) # (!\MemDados|ram~1240_combout\ & (((\MemDados|ram~366_q\ & \ULA|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~398_q\,
	datab => \MemDados|ram~1240_combout\,
	datac => \MemDados|ram~366_q\,
	datad => \ULA|Mux30~1_combout\,
	combout => \MemDados|ram~1241_combout\);

-- Location: LCCOMB_X56_Y39_N12
\MemDados|ram~110feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~110feeder_combout\ = \BancoReg|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux55~1_combout\,
	combout => \MemDados|ram~110feeder_combout\);

-- Location: FF_X56_Y39_N13
\MemDados|ram~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~110feeder_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~110_q\);

-- Location: FF_X59_Y42_N9
\MemDados|ram~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux55~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~142_q\);

-- Location: FF_X57_Y42_N29
\MemDados|ram~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux55~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~78_q\);

-- Location: FF_X50_Y42_N21
\MemDados|ram~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux55~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~46_q\);

-- Location: LCCOMB_X50_Y42_N20
\MemDados|ram~1244\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1244_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~78_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~46_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~78_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~46_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1244_combout\);

-- Location: LCCOMB_X59_Y42_N8
\MemDados|ram~1245\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1245_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1244_combout\ & ((\MemDados|ram~142_q\))) # (!\MemDados|ram~1244_combout\ & (\MemDados|ram~110_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~110_q\,
	datac => \MemDados|ram~142_q\,
	datad => \MemDados|ram~1244_combout\,
	combout => \MemDados|ram~1245_combout\);

-- Location: FF_X58_Y40_N31
\MemDados|ram~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux55~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~206_q\);

-- Location: FF_X58_Y40_N13
\MemDados|ram~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux55~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~270_q\);

-- Location: LCCOMB_X59_Y38_N6
\MemDados|ram~238feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~238feeder_combout\ = \BancoReg|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux55~1_combout\,
	combout => \MemDados|ram~238feeder_combout\);

-- Location: FF_X59_Y38_N7
\MemDados|ram~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~238feeder_combout\,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~238_q\);

-- Location: FF_X58_Y38_N3
\MemDados|ram~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux55~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~174_q\);

-- Location: LCCOMB_X58_Y38_N2
\MemDados|ram~1242\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1242_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~238_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~174_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~238_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~174_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1242_combout\);

-- Location: LCCOMB_X58_Y40_N12
\MemDados|ram~1243\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1243_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1242_combout\ & ((\MemDados|ram~270_q\))) # (!\MemDados|ram~1242_combout\ & (\MemDados|ram~206_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~206_q\,
	datac => \MemDados|ram~270_q\,
	datad => \MemDados|ram~1242_combout\,
	combout => \MemDados|ram~1243_combout\);

-- Location: LCCOMB_X62_Y40_N8
\MemDados|ram~1246\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1246_combout\ = (\ULA|Mux28~1_combout\ & (\ULA|Mux29~1_combout\)) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & ((\MemDados|ram~1243_combout\))) # (!\ULA|Mux29~1_combout\ & (\MemDados|ram~1245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~1245_combout\,
	datad => \MemDados|ram~1243_combout\,
	combout => \MemDados|ram~1246_combout\);

-- Location: LCCOMB_X62_Y43_N16
\MemDados|ram~462feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~462feeder_combout\ = \BancoReg|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux55~1_combout\,
	combout => \MemDados|ram~462feeder_combout\);

-- Location: FF_X62_Y43_N17
\MemDados|ram~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~462feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~462_q\);

-- Location: LCCOMB_X62_Y43_N26
\MemDados|ram~430feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~430feeder_combout\ = \BancoReg|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux55~1_combout\,
	combout => \MemDados|ram~430feeder_combout\);

-- Location: FF_X62_Y43_N27
\MemDados|ram~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~430feeder_combout\,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~430_q\);

-- Location: LCCOMB_X63_Y41_N14
\MemDados|ram~494feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~494feeder_combout\ = \BancoReg|Mux55~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux55~1_combout\,
	combout => \MemDados|ram~494feeder_combout\);

-- Location: FF_X63_Y41_N15
\MemDados|ram~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~494feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~494_q\);

-- Location: LCCOMB_X63_Y43_N2
\MemDados|ram~1247\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1247_combout\ = (\ULA|Mux30~1_combout\ & (((\MemDados|ram~494_q\) # (\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (\MemDados|ram~430_q\ & ((!\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~430_q\,
	datab => \MemDados|ram~494_q\,
	datac => \ULA|Mux30~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1247_combout\);

-- Location: FF_X63_Y43_N1
\MemDados|ram~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux55~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~526_q\);

-- Location: LCCOMB_X63_Y43_N0
\MemDados|ram~1248\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1248_combout\ = (\MemDados|ram~1247_combout\ & (((\MemDados|ram~526_q\) # (!\ULA|Mux31~2_combout\)))) # (!\MemDados|ram~1247_combout\ & (\MemDados|ram~462_q\ & ((\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~462_q\,
	datab => \MemDados|ram~1247_combout\,
	datac => \MemDados|ram~526_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1248_combout\);

-- Location: LCCOMB_X62_Y40_N22
\MemDados|ram~1249\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1249_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1246_combout\ & ((\MemDados|ram~1248_combout\))) # (!\MemDados|ram~1246_combout\ & (\MemDados|ram~1241_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~1241_combout\,
	datac => \MemDados|ram~1246_combout\,
	datad => \MemDados|ram~1248_combout\,
	combout => \MemDados|ram~1249_combout\);

-- Location: LCCOMB_X62_Y40_N4
\MemDados|ram~1250\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1250_combout\ = (\ULA|Mux27~1_combout\ & (\MemDados|ram~1239_combout\)) # (!\ULA|Mux27~1_combout\ & ((\MemDados|ram~1249_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1239_combout\,
	datab => \ULA|Mux27~1_combout\,
	datac => \MemDados|ram~1249_combout\,
	combout => \MemDados|ram~1250_combout\);

-- Location: LCCOMB_X62_Y40_N0
\MemDados|q[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(8) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|ram~1250_combout\))) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|q\(8),
	datac => \MemDados|ram~1250_combout\,
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(8));

-- Location: LCCOMB_X50_Y43_N20
\MuxULAMem|C[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[8]~8_combout\ = (\UCFD|Mux4~0_combout\ & ((\MemDados|q\(8)))) # (!\UCFD|Mux4~0_combout\ & (\ULA|Mux23~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux23~1_combout\,
	datac => \UCFD|Mux4~0_combout\,
	datad => \MemDados|q\(8),
	combout => \MuxULAMem|C[8]~8_combout\);

-- Location: LCCOMB_X54_Y44_N30
\BancoReg|ram[0][8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|ram[0][8]~15_combout\ = !\MuxULAMem|C[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MuxULAMem|C[8]~8_combout\,
	combout => \BancoReg|ram[0][8]~15_combout\);

-- Location: FF_X54_Y44_N31
\BancoReg|ram[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BancoReg|ram[0][8]~15_combout\,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][8]~q\);

-- Location: FF_X54_Y44_N5
\BancoReg|ram[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[8]~8_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][8]~q\);

-- Location: LCCOMB_X54_Y44_N22
\BancoReg|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux23~0_combout\ = (\InstMem|ram~41_combout\ & ((\PC|DOUT\(0) & (!\PC|DOUT\(1) & \BancoReg|ram[4][8]~q\)) # (!\PC|DOUT\(0) & (\PC|DOUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~41_combout\,
	datab => \PC|DOUT\(0),
	datac => \PC|DOUT\(1),
	datad => \BancoReg|ram[4][8]~q\,
	combout => \BancoReg|Mux23~0_combout\);

-- Location: LCCOMB_X54_Y44_N12
\BancoReg|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux23~1_combout\ = (\BancoReg|Mux23~0_combout\) # ((!\BancoReg|ram[0][8]~q\ & (!\InstMem|ram~38_combout\ & !\InstMem|ram~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][8]~q\,
	datab => \InstMem|ram~38_combout\,
	datac => \BancoReg|Mux23~0_combout\,
	datad => \InstMem|ram~42_combout\,
	combout => \BancoReg|Mux23~1_combout\);

-- Location: LCCOMB_X55_Y43_N18
\ULA|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~19_combout\ = (\ULA|Add0~18\ & (\BancoReg|Mux22~1_combout\ $ ((!\UCULA|Mux4~1_combout\)))) # (!\ULA|Add0~18\ & ((\BancoReg|Mux22~1_combout\ $ (\UCULA|Mux4~1_combout\)) # (GND)))
-- \ULA|Add0~20\ = CARRY((\BancoReg|Mux22~1_combout\ $ (!\UCULA|Mux4~1_combout\)) # (!\ULA|Add0~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux22~1_combout\,
	datab => \UCULA|Mux4~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~18\,
	combout => \ULA|Add0~19_combout\,
	cout => \ULA|Add0~20\);

-- Location: LCCOMB_X53_Y40_N18
\muxRtImm|C[9]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[9]~118_combout\ = (\PC|DOUT\(4) & (\InstMem|ram~38_combout\ $ ((\BancoReg|Mux54~0_combout\)))) # (!\PC|DOUT\(4) & (!\InstMem|ram~43_combout\ & (\InstMem|ram~38_combout\ $ (\BancoReg|Mux54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \PC|DOUT\(4),
	datac => \BancoReg|Mux54~0_combout\,
	datad => \InstMem|ram~43_combout\,
	combout => \muxRtImm|C[9]~118_combout\);

-- Location: LCCOMB_X53_Y43_N18
\ULA|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~19_combout\ = (\ULA|Add1~18\ & (\muxRtImm|C[9]~118_combout\ $ ((!\UCULA|Mux5~1_combout\)))) # (!\ULA|Add1~18\ & ((\muxRtImm|C[9]~118_combout\ $ (\UCULA|Mux5~1_combout\)) # (GND)))
-- \ULA|Add1~20\ = CARRY((\muxRtImm|C[9]~118_combout\ $ (!\UCULA|Mux5~1_combout\)) # (!\ULA|Add1~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtImm|C[9]~118_combout\,
	datab => \UCULA|Mux5~1_combout\,
	datad => VCC,
	cin => \ULA|Add1~18\,
	combout => \ULA|Add1~19_combout\,
	cout => \ULA|Add1~20\);

-- Location: LCCOMB_X54_Y43_N18
\ULA|tempAdd[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[9]~18_combout\ = (\ULA|Add0~19_combout\ & ((\ULA|Add1~19_combout\ & (\ULA|tempAdd[8]~17\ & VCC)) # (!\ULA|Add1~19_combout\ & (!\ULA|tempAdd[8]~17\)))) # (!\ULA|Add0~19_combout\ & ((\ULA|Add1~19_combout\ & (!\ULA|tempAdd[8]~17\)) # 
-- (!\ULA|Add1~19_combout\ & ((\ULA|tempAdd[8]~17\) # (GND)))))
-- \ULA|tempAdd[9]~19\ = CARRY((\ULA|Add0~19_combout\ & (!\ULA|Add1~19_combout\ & !\ULA|tempAdd[8]~17\)) # (!\ULA|Add0~19_combout\ & ((!\ULA|tempAdd[8]~17\) # (!\ULA|Add1~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~19_combout\,
	datab => \ULA|Add1~19_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[8]~17\,
	combout => \ULA|tempAdd[9]~18_combout\,
	cout => \ULA|tempAdd[9]~19\);

-- Location: LCCOMB_X50_Y43_N26
\ULA|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux22~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add1~19_combout\) # (\ULA|Add0~19_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add1~19_combout\ & \ULA|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|Add1~19_combout\,
	datad => \ULA|Add0~19_combout\,
	combout => \ULA|Mux22~0_combout\);

-- Location: LCCOMB_X53_Y40_N14
\ULA|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux22~1_combout\ = (\ULA|Mux22~0_combout\) # ((\UCULA|Mux6~0_combout\ & (!\UCULA|Mux7~0_combout\ & \ULA|tempAdd[9]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|tempAdd[9]~18_combout\,
	datad => \ULA|Mux22~0_combout\,
	combout => \ULA|Mux22~1_combout\);

-- Location: LCCOMB_X53_Y40_N28
\MuxULAMem|C[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[9]~9_combout\ = (\UCFD|Mux4~0_combout\ & (\MemDados|q\(9))) # (!\UCFD|Mux4~0_combout\ & ((\ULA|Mux22~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UCFD|Mux4~0_combout\,
	datac => \MemDados|q\(9),
	datad => \ULA|Mux22~1_combout\,
	combout => \MuxULAMem|C[9]~9_combout\);

-- Location: FF_X56_Y41_N1
\BancoReg|ram[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[9]~9_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][9]~q\);

-- Location: LCCOMB_X56_Y41_N24
\BancoReg|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux22~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((!\BancoReg|ram[0][9]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (((!\BancoReg|ram[0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~41_combout\,
	datab => \PC|DOUT\(0),
	datac => \BancoReg|ram[0][9]~q\,
	datad => \PC|DOUT\(1),
	combout => \BancoReg|Mux22~0_combout\);

-- Location: LCCOMB_X56_Y41_N10
\BancoReg|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux22~1_combout\ = (\BancoReg|Mux22~0_combout\) # ((\BancoReg|ram[4][9]~q\ & \InstMem|ram~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|ram[4][9]~q\,
	datac => \InstMem|ram~42_combout\,
	datad => \BancoReg|Mux22~0_combout\,
	combout => \BancoReg|Mux22~1_combout\);

-- Location: LCCOMB_X55_Y43_N20
\ULA|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~21_combout\ = (\ULA|Add0~20\ & ((\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux21~1_combout\)))) # (!\ULA|Add0~20\ & (\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux21~1_combout\ $ (VCC))))
-- \ULA|Add0~22\ = CARRY((!\ULA|Add0~20\ & (\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux4~1_combout\,
	datab => \BancoReg|Mux21~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~20\,
	combout => \ULA|Add0~21_combout\,
	cout => \ULA|Add0~22\);

-- Location: LCCOMB_X53_Y43_N20
\ULA|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~21_combout\ = (\ULA|Add1~20\ & ((\muxRtImm|C[10]~117_combout\ $ (\UCULA|Mux5~1_combout\)))) # (!\ULA|Add1~20\ & (\muxRtImm|C[10]~117_combout\ $ (\UCULA|Mux5~1_combout\ $ (VCC))))
-- \ULA|Add1~22\ = CARRY((!\ULA|Add1~20\ & (\muxRtImm|C[10]~117_combout\ $ (\UCULA|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtImm|C[10]~117_combout\,
	datab => \UCULA|Mux5~1_combout\,
	datad => VCC,
	cin => \ULA|Add1~20\,
	combout => \ULA|Add1~21_combout\,
	cout => \ULA|Add1~22\);

-- Location: LCCOMB_X53_Y40_N2
\ULA|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux21~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add0~21_combout\) # (\ULA|Add1~21_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add0~21_combout\ & \ULA|Add1~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|Add0~21_combout\,
	datad => \ULA|Add1~21_combout\,
	combout => \ULA|Mux21~0_combout\);

-- Location: LCCOMB_X54_Y43_N20
\ULA|tempAdd[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[10]~20_combout\ = ((\ULA|Add0~21_combout\ $ (\ULA|Add1~21_combout\ $ (!\ULA|tempAdd[9]~19\)))) # (GND)
-- \ULA|tempAdd[10]~21\ = CARRY((\ULA|Add0~21_combout\ & ((\ULA|Add1~21_combout\) # (!\ULA|tempAdd[9]~19\))) # (!\ULA|Add0~21_combout\ & (\ULA|Add1~21_combout\ & !\ULA|tempAdd[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~21_combout\,
	datab => \ULA|Add1~21_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[9]~19\,
	combout => \ULA|tempAdd[10]~20_combout\,
	cout => \ULA|tempAdd[10]~21\);

-- Location: LCCOMB_X53_Y40_N0
\ULA|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux21~1_combout\ = (\ULA|Mux21~0_combout\) # ((\UCULA|Mux6~0_combout\ & (!\UCULA|Mux7~0_combout\ & \ULA|tempAdd[10]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \ULA|Mux21~0_combout\,
	datac => \UCULA|Mux7~0_combout\,
	datad => \ULA|tempAdd[10]~20_combout\,
	combout => \ULA|Mux21~1_combout\);

-- Location: LCCOMB_X53_Y40_N6
\MuxULAMem|C[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[10]~10_combout\ = (\UCFD|Mux4~0_combout\ & (\MemDados|q\(10))) # (!\UCFD|Mux4~0_combout\ & ((\ULA|Mux21~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|q\(10),
	datab => \ULA|Mux21~1_combout\,
	datac => \UCFD|Mux4~0_combout\,
	combout => \MuxULAMem|C[10]~10_combout\);

-- Location: FF_X56_Y43_N23
\BancoReg|ram[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[10]~10_combout\,
	sload => VCC,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][10]~q\);

-- Location: LCCOMB_X56_Y43_N22
\BancoReg|Mux53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux53~0_combout\ = (\InstMem|ram~38_combout\ & (\PC|DOUT\(1))) # (!\InstMem|ram~38_combout\ & ((\BancoReg|ram[0][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(1),
	datac => \BancoReg|ram[0][10]~q\,
	datad => \InstMem|ram~38_combout\,
	combout => \BancoReg|Mux53~0_combout\);

-- Location: LCCOMB_X52_Y43_N2
\muxRtImm|C[10]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[10]~117_combout\ = (\PC|DOUT\(4) & (\InstMem|ram~38_combout\ $ (((\BancoReg|Mux53~0_combout\))))) # (!\PC|DOUT\(4) & (!\InstMem|ram~43_combout\ & (\InstMem|ram~38_combout\ $ (\BancoReg|Mux53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(4),
	datab => \InstMem|ram~38_combout\,
	datac => \InstMem|ram~43_combout\,
	datad => \BancoReg|Mux53~0_combout\,
	combout => \muxRtImm|C[10]~117_combout\);

-- Location: LCCOMB_X53_Y43_N22
\ULA|Add1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~23_combout\ = (\ULA|Add1~22\ & (\UCULA|Mux5~1_combout\ $ ((!\muxRtImm|C[11]~109_combout\)))) # (!\ULA|Add1~22\ & ((\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[11]~109_combout\)) # (GND)))
-- \ULA|Add1~24\ = CARRY((\UCULA|Mux5~1_combout\ $ (!\muxRtImm|C[11]~109_combout\)) # (!\ULA|Add1~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux5~1_combout\,
	datab => \muxRtImm|C[11]~109_combout\,
	datad => VCC,
	cin => \ULA|Add1~22\,
	combout => \ULA|Add1~23_combout\,
	cout => \ULA|Add1~24\);

-- Location: LCCOMB_X55_Y43_N22
\ULA|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~23_combout\ = (\ULA|Add0~22\ & (\BancoReg|Mux20~1_combout\ $ ((!\UCULA|Mux4~1_combout\)))) # (!\ULA|Add0~22\ & ((\BancoReg|Mux20~1_combout\ $ (\UCULA|Mux4~1_combout\)) # (GND)))
-- \ULA|Add0~24\ = CARRY((\BancoReg|Mux20~1_combout\ $ (!\UCULA|Mux4~1_combout\)) # (!\ULA|Add0~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux20~1_combout\,
	datab => \UCULA|Mux4~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~22\,
	combout => \ULA|Add0~23_combout\,
	cout => \ULA|Add0~24\);

-- Location: LCCOMB_X53_Y39_N10
\ULA|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux20~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add1~23_combout\) # (\ULA|Add0~23_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add1~23_combout\ & \ULA|Add0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \ULA|Add1~23_combout\,
	datad => \ULA|Add0~23_combout\,
	combout => \ULA|Mux20~0_combout\);

-- Location: LCCOMB_X54_Y43_N22
\ULA|tempAdd[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[11]~22_combout\ = (\ULA|Add0~23_combout\ & ((\ULA|Add1~23_combout\ & (\ULA|tempAdd[10]~21\ & VCC)) # (!\ULA|Add1~23_combout\ & (!\ULA|tempAdd[10]~21\)))) # (!\ULA|Add0~23_combout\ & ((\ULA|Add1~23_combout\ & (!\ULA|tempAdd[10]~21\)) # 
-- (!\ULA|Add1~23_combout\ & ((\ULA|tempAdd[10]~21\) # (GND)))))
-- \ULA|tempAdd[11]~23\ = CARRY((\ULA|Add0~23_combout\ & (!\ULA|Add1~23_combout\ & !\ULA|tempAdd[10]~21\)) # (!\ULA|Add0~23_combout\ & ((!\ULA|tempAdd[10]~21\) # (!\ULA|Add1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~23_combout\,
	datab => \ULA|Add1~23_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[10]~21\,
	combout => \ULA|tempAdd[11]~22_combout\,
	cout => \ULA|tempAdd[11]~23\);

-- Location: LCCOMB_X52_Y39_N4
\ULA|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux20~1_combout\ = (\ULA|Mux20~0_combout\) # ((!\UCULA|Mux7~0_combout\ & (\ULA|tempAdd[11]~22_combout\ & \UCULA|Mux6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \ULA|Mux20~0_combout\,
	datac => \ULA|tempAdd[11]~22_combout\,
	datad => \UCULA|Mux6~0_combout\,
	combout => \ULA|Mux20~1_combout\);

-- Location: LCCOMB_X54_Y39_N12
\BancoReg|Mux52~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux52~3_combout\ = (\BancoReg|Mux52~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \BancoReg|Mux52~2_combout\,
	datad => \PC|DOUT\(1),
	combout => \BancoReg|Mux52~3_combout\);

-- Location: LCCOMB_X59_Y46_N20
\MemDados|ram~785feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~785feeder_combout\ = \BancoReg|Mux52~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux52~3_combout\,
	combout => \MemDados|ram~785feeder_combout\);

-- Location: FF_X59_Y46_N21
\MemDados|ram~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~785feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~785_q\);

-- Location: FF_X60_Y47_N13
\MemDados|ram~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux52~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1041_q\);

-- Location: LCCOMB_X60_Y45_N2
\MemDados|ram~913feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~913feeder_combout\ = \BancoReg|Mux52~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux52~3_combout\,
	combout => \MemDados|ram~913feeder_combout\);

-- Location: FF_X60_Y45_N3
\MemDados|ram~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~913feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~913_q\);

-- Location: FF_X60_Y45_N17
\MemDados|ram~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux52~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~657_q\);

-- Location: LCCOMB_X60_Y45_N16
\MemDados|ram~1300\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1300_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~913_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~657_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~913_q\,
	datac => \MemDados|ram~657_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1300_combout\);

-- Location: LCCOMB_X60_Y47_N12
\MemDados|ram~1301\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1301_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1300_combout\ & ((\MemDados|ram~1041_q\))) # (!\MemDados|ram~1300_combout\ & (\MemDados|ram~785_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~785_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~1041_q\,
	datad => \MemDados|ram~1300_combout\,
	combout => \MemDados|ram~1301_combout\);

-- Location: LCCOMB_X59_Y47_N12
\MemDados|ram~817feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~817feeder_combout\ = \BancoReg|Mux52~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux52~3_combout\,
	combout => \MemDados|ram~817feeder_combout\);

-- Location: FF_X59_Y47_N13
\MemDados|ram~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~817feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~817_q\);

-- Location: FF_X61_Y40_N19
\MemDados|ram~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux52~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~945_q\);

-- Location: LCCOMB_X63_Y39_N22
\MemDados|ram~689feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~689feeder_combout\ = \BancoReg|Mux52~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux52~3_combout\,
	combout => \MemDados|ram~689feeder_combout\);

-- Location: FF_X63_Y39_N23
\MemDados|ram~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~689feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~689_q\);

-- Location: FF_X62_Y39_N5
\MemDados|ram~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux52~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~561_q\);

-- Location: LCCOMB_X62_Y39_N4
\MemDados|ram~1297\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1297_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~689_q\) # ((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~561_q\ & !\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~689_q\,
	datac => \MemDados|ram~561_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1297_combout\);

-- Location: LCCOMB_X61_Y40_N18
\MemDados|ram~1298\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1298_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1297_combout\ & ((\MemDados|ram~945_q\))) # (!\MemDados|ram~1297_combout\ & (\MemDados|ram~817_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~817_q\,
	datac => \MemDados|ram~945_q\,
	datad => \MemDados|ram~1297_combout\,
	combout => \MemDados|ram~1298_combout\);

-- Location: LCCOMB_X57_Y47_N28
\MemDados|ram~753feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~753feeder_combout\ = \BancoReg|Mux52~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux52~3_combout\,
	combout => \MemDados|ram~753feeder_combout\);

-- Location: FF_X57_Y47_N29
\MemDados|ram~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~753feeder_combout\,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~753_q\);

-- Location: FF_X56_Y46_N9
\MemDados|ram~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux52~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~625_q\);

-- Location: LCCOMB_X56_Y46_N8
\MemDados|ram~1295\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1295_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~753_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~625_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~753_q\,
	datac => \MemDados|ram~625_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1295_combout\);

-- Location: FF_X56_Y46_N23
\MemDados|ram~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux52~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1009_q\);

-- Location: LCCOMB_X56_Y45_N30
\MemDados|ram~881feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~881feeder_combout\ = \BancoReg|Mux52~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux52~3_combout\,
	combout => \MemDados|ram~881feeder_combout\);

-- Location: FF_X56_Y45_N31
\MemDados|ram~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~881feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~881_q\);

-- Location: LCCOMB_X56_Y46_N22
\MemDados|ram~1296\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1296_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1295_combout\ & (\MemDados|ram~1009_q\)) # (!\MemDados|ram~1295_combout\ & ((\MemDados|ram~881_q\))))) # (!\ULA|Mux28~1_combout\ & (\MemDados|ram~1295_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~1295_combout\,
	datac => \MemDados|ram~1009_q\,
	datad => \MemDados|ram~881_q\,
	combout => \MemDados|ram~1296_combout\);

-- Location: LCCOMB_X60_Y40_N8
\MemDados|ram~1299\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1299_combout\ = (\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\) # ((\MemDados|ram~1296_combout\)))) # (!\ULA|Mux30~1_combout\ & (!\ULA|Mux31~2_combout\ & (\MemDados|ram~1298_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~1298_combout\,
	datad => \MemDados|ram~1296_combout\,
	combout => \MemDados|ram~1299_combout\);

-- Location: LCCOMB_X62_Y42_N8
\MemDados|ram~977feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~977feeder_combout\ = \BancoReg|Mux52~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux52~3_combout\,
	combout => \MemDados|ram~977feeder_combout\);

-- Location: FF_X62_Y42_N9
\MemDados|ram~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~977feeder_combout\,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~977_q\);

-- Location: FF_X63_Y39_N25
\MemDados|ram~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux52~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~721_q\);

-- Location: LCCOMB_X68_Y42_N30
\MemDados|ram~849feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~849feeder_combout\ = \BancoReg|Mux52~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux52~3_combout\,
	combout => \MemDados|ram~849feeder_combout\);

-- Location: FF_X68_Y42_N31
\MemDados|ram~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~849feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~849_q\);

-- Location: FF_X62_Y39_N15
\MemDados|ram~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux52~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~593_q\);

-- Location: LCCOMB_X62_Y39_N14
\MemDados|ram~1293\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1293_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~849_q\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~593_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~849_q\,
	datac => \MemDados|ram~593_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1293_combout\);

-- Location: LCCOMB_X63_Y39_N24
\MemDados|ram~1294\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1294_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1293_combout\ & (\MemDados|ram~977_q\)) # (!\MemDados|ram~1293_combout\ & ((\MemDados|ram~721_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~977_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~721_q\,
	datad => \MemDados|ram~1293_combout\,
	combout => \MemDados|ram~1294_combout\);

-- Location: LCCOMB_X60_Y40_N26
\MemDados|ram~1302\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1302_combout\ = (\MemDados|ram~1299_combout\ & ((\MemDados|ram~1301_combout\) # ((!\ULA|Mux31~2_combout\)))) # (!\MemDados|ram~1299_combout\ & (((\ULA|Mux31~2_combout\ & \MemDados|ram~1294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1301_combout\,
	datab => \MemDados|ram~1299_combout\,
	datac => \ULA|Mux31~2_combout\,
	datad => \MemDados|ram~1294_combout\,
	combout => \MemDados|ram~1302_combout\);

-- Location: LCCOMB_X63_Y41_N20
\MemDados|ram~497feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~497feeder_combout\ = \BancoReg|Mux52~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux52~3_combout\,
	combout => \MemDados|ram~497feeder_combout\);

-- Location: FF_X63_Y41_N21
\MemDados|ram~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~497feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~497_q\);

-- Location: FF_X63_Y43_N19
\MemDados|ram~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux52~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~529_q\);

-- Location: FF_X66_Y44_N21
\MemDados|ram~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux52~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~465_q\);

-- Location: FF_X62_Y43_N29
\MemDados|ram~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux52~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~433_q\);

-- Location: LCCOMB_X62_Y43_N28
\MemDados|ram~1310\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1310_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~465_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~433_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~465_q\,
	datac => \MemDados|ram~433_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1310_combout\);

-- Location: LCCOMB_X63_Y43_N18
\MemDados|ram~1311\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1311_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1310_combout\ & ((\MemDados|ram~529_q\))) # (!\MemDados|ram~1310_combout\ & (\MemDados|ram~497_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~497_q\,
	datac => \MemDados|ram~529_q\,
	datad => \MemDados|ram~1310_combout\,
	combout => \MemDados|ram~1311_combout\);

-- Location: LCCOMB_X56_Y42_N12
\MemDados|ram~81feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~81feeder_combout\ = \BancoReg|Mux52~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux52~3_combout\,
	combout => \MemDados|ram~81feeder_combout\);

-- Location: FF_X56_Y42_N13
\MemDados|ram~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~81feeder_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~81_q\);

-- Location: FF_X60_Y40_N11
\MemDados|ram~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux52~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~145_q\);

-- Location: LCCOMB_X56_Y39_N2
\MemDados|ram~113feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~113feeder_combout\ = \BancoReg|Mux52~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux52~3_combout\,
	combout => \MemDados|ram~113feeder_combout\);

-- Location: FF_X56_Y39_N3
\MemDados|ram~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~113feeder_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~113_q\);

-- Location: FF_X57_Y40_N17
\MemDados|ram~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux52~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~49_q\);

-- Location: LCCOMB_X57_Y40_N16
\MemDados|ram~1307\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1307_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~113_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~49_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~113_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~49_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1307_combout\);

-- Location: LCCOMB_X60_Y40_N10
\MemDados|ram~1308\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1308_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1307_combout\ & ((\MemDados|ram~145_q\))) # (!\MemDados|ram~1307_combout\ & (\MemDados|ram~81_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~81_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~145_q\,
	datad => \MemDados|ram~1307_combout\,
	combout => \MemDados|ram~1308_combout\);

-- Location: LCCOMB_X60_Y41_N12
\MemDados|ram~337feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~337feeder_combout\ = \BancoReg|Mux52~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux52~3_combout\,
	combout => \MemDados|ram~337feeder_combout\);

-- Location: FF_X60_Y41_N13
\MemDados|ram~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~337feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~337_q\);

-- Location: FF_X60_Y44_N7
\MemDados|ram~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux52~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~401_q\);

-- Location: LCCOMB_X62_Y44_N6
\MemDados|ram~369feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~369feeder_combout\ = \BancoReg|Mux52~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux52~3_combout\,
	combout => \MemDados|ram~369feeder_combout\);

-- Location: FF_X62_Y44_N7
\MemDados|ram~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~369feeder_combout\,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~369_q\);

-- Location: FF_X59_Y44_N13
\MemDados|ram~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux52~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~305_q\);

-- Location: LCCOMB_X59_Y44_N12
\MemDados|ram~1305\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1305_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~369_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~305_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~369_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~305_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1305_combout\);

-- Location: LCCOMB_X60_Y44_N6
\MemDados|ram~1306\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1306_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1305_combout\ & ((\MemDados|ram~401_q\))) # (!\MemDados|ram~1305_combout\ & (\MemDados|ram~337_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~337_q\,
	datac => \MemDados|ram~401_q\,
	datad => \MemDados|ram~1305_combout\,
	combout => \MemDados|ram~1306_combout\);

-- Location: LCCOMB_X60_Y40_N16
\MemDados|ram~1309\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1309_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & ((\MemDados|ram~1306_combout\))) # (!\ULA|Mux28~1_combout\ & (\MemDados|ram~1308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1308_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \MemDados|ram~1306_combout\,
	combout => \MemDados|ram~1309_combout\);

-- Location: FF_X60_Y40_N29
\MemDados|ram~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux52~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~273_q\);

-- Location: FF_X59_Y38_N27
\MemDados|ram~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux52~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~241_q\);

-- Location: FF_X58_Y38_N15
\MemDados|ram~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux52~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~209_q\);

-- Location: FF_X58_Y38_N21
\MemDados|ram~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux52~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~177_q\);

-- Location: LCCOMB_X58_Y38_N20
\MemDados|ram~1303\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1303_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~209_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~177_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~209_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~177_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1303_combout\);

-- Location: LCCOMB_X59_Y38_N26
\MemDados|ram~1304\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1304_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1303_combout\ & (\MemDados|ram~273_q\)) # (!\MemDados|ram~1303_combout\ & ((\MemDados|ram~241_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~273_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~241_q\,
	datad => \MemDados|ram~1303_combout\,
	combout => \MemDados|ram~1304_combout\);

-- Location: LCCOMB_X60_Y40_N14
\MemDados|ram~1312\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1312_combout\ = (\MemDados|ram~1309_combout\ & ((\MemDados|ram~1311_combout\) # ((!\ULA|Mux29~1_combout\)))) # (!\MemDados|ram~1309_combout\ & (((\ULA|Mux29~1_combout\ & \MemDados|ram~1304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1311_combout\,
	datab => \MemDados|ram~1309_combout\,
	datac => \ULA|Mux29~1_combout\,
	datad => \MemDados|ram~1304_combout\,
	combout => \MemDados|ram~1312_combout\);

-- Location: LCCOMB_X60_Y40_N12
\MemDados|ram~1313\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1313_combout\ = (\ULA|Mux27~1_combout\ & (\MemDados|ram~1302_combout\)) # (!\ULA|Mux27~1_combout\ & ((\MemDados|ram~1312_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1302_combout\,
	datab => \MemDados|ram~1312_combout\,
	datad => \ULA|Mux27~1_combout\,
	combout => \MemDados|ram~1313_combout\);

-- Location: LCCOMB_X60_Y40_N28
\MemDados|q[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(11) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|ram~1313_combout\)) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1313_combout\,
	datab => \MemDados|q\(11),
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(11));

-- Location: LCCOMB_X52_Y39_N14
\MuxULAMem|C[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[11]~11_combout\ = (\UCFD|Mux4~0_combout\ & ((\MemDados|q\(11)))) # (!\UCFD|Mux4~0_combout\ & (\ULA|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux4~0_combout\,
	datac => \ULA|Mux20~1_combout\,
	datad => \MemDados|q\(11),
	combout => \MuxULAMem|C[11]~11_combout\);

-- Location: FF_X56_Y41_N21
\BancoReg|ram[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[11]~11_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][11]~q\);

-- Location: LCCOMB_X56_Y41_N28
\BancoReg|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux20~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][11]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (((\BancoReg|ram[0][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \PC|DOUT\(0),
	datac => \InstMem|ram~41_combout\,
	datad => \BancoReg|ram[0][11]~q\,
	combout => \BancoReg|Mux20~0_combout\);

-- Location: LCCOMB_X56_Y41_N22
\BancoReg|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux20~1_combout\ = (\BancoReg|Mux20~0_combout\) # ((\BancoReg|ram[4][11]~q\ & \InstMem|ram~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|ram[4][11]~q\,
	datac => \InstMem|ram~42_combout\,
	datad => \BancoReg|Mux20~0_combout\,
	combout => \BancoReg|Mux20~1_combout\);

-- Location: LCCOMB_X55_Y43_N24
\ULA|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~25_combout\ = (\ULA|Add0~24\ & ((\BancoReg|Mux19~1_combout\ $ (\UCULA|Mux4~1_combout\)))) # (!\ULA|Add0~24\ & (\BancoReg|Mux19~1_combout\ $ (\UCULA|Mux4~1_combout\ $ (VCC))))
-- \ULA|Add0~26\ = CARRY((!\ULA|Add0~24\ & (\BancoReg|Mux19~1_combout\ $ (\UCULA|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux19~1_combout\,
	datab => \UCULA|Mux4~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~24\,
	combout => \ULA|Add0~25_combout\,
	cout => \ULA|Add0~26\);

-- Location: LCCOMB_X54_Y40_N8
\muxRtImm|C[12]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[12]~108_combout\ = (!\InstMem|ram~44_combout\ & (\BancoReg|Mux51~2_combout\ & ((!\InstMem|ram~38_combout\) # (!\PC|DOUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \InstMem|ram~38_combout\,
	datac => \InstMem|ram~44_combout\,
	datad => \BancoReg|Mux51~2_combout\,
	combout => \muxRtImm|C[12]~108_combout\);

-- Location: LCCOMB_X53_Y43_N24
\ULA|Add1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~25_combout\ = (\ULA|Add1~24\ & ((\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[12]~108_combout\)))) # (!\ULA|Add1~24\ & (\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[12]~108_combout\ $ (VCC))))
-- \ULA|Add1~26\ = CARRY((!\ULA|Add1~24\ & (\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[12]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux5~1_combout\,
	datab => \muxRtImm|C[12]~108_combout\,
	datad => VCC,
	cin => \ULA|Add1~24\,
	combout => \ULA|Add1~25_combout\,
	cout => \ULA|Add1~26\);

-- Location: LCCOMB_X54_Y43_N24
\ULA|tempAdd[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[12]~24_combout\ = ((\ULA|Add0~25_combout\ $ (\ULA|Add1~25_combout\ $ (!\ULA|tempAdd[11]~23\)))) # (GND)
-- \ULA|tempAdd[12]~25\ = CARRY((\ULA|Add0~25_combout\ & ((\ULA|Add1~25_combout\) # (!\ULA|tempAdd[11]~23\))) # (!\ULA|Add0~25_combout\ & (\ULA|Add1~25_combout\ & !\ULA|tempAdd[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~25_combout\,
	datab => \ULA|Add1~25_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[11]~23\,
	combout => \ULA|tempAdd[12]~24_combout\,
	cout => \ULA|tempAdd[12]~25\);

-- Location: LCCOMB_X58_Y40_N28
\ULA|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux19~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add0~25_combout\) # (\ULA|Add1~25_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add0~25_combout\ & \ULA|Add1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|Add0~25_combout\,
	datad => \ULA|Add1~25_combout\,
	combout => \ULA|Mux19~0_combout\);

-- Location: LCCOMB_X58_Y40_N18
\ULA|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux19~1_combout\ = (\ULA|Mux19~0_combout\) # ((\UCULA|Mux6~0_combout\ & (!\UCULA|Mux7~0_combout\ & \ULA|tempAdd[12]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|tempAdd[12]~24_combout\,
	datad => \ULA|Mux19~0_combout\,
	combout => \ULA|Mux19~1_combout\);

-- Location: LCCOMB_X58_Y40_N16
\MuxULAMem|C[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[12]~12_combout\ = (\UCFD|Mux4~0_combout\ & (\MemDados|q\(12))) # (!\UCFD|Mux4~0_combout\ & ((\ULA|Mux19~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux4~0_combout\,
	datab => \MemDados|q\(12),
	datad => \ULA|Mux19~1_combout\,
	combout => \MuxULAMem|C[12]~12_combout\);

-- Location: FF_X54_Y40_N27
\BancoReg|ram[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[12]~12_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][12]~q\);

-- Location: LCCOMB_X54_Y40_N20
\BancoReg|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux19~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][12]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (((\BancoReg|ram[0][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~41_combout\,
	datab => \PC|DOUT\(0),
	datac => \BancoReg|ram[0][12]~q\,
	datad => \PC|DOUT\(1),
	combout => \BancoReg|Mux19~0_combout\);

-- Location: LCCOMB_X54_Y40_N22
\BancoReg|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux19~1_combout\ = (\BancoReg|Mux19~0_combout\) # ((\BancoReg|ram[4][12]~q\ & \InstMem|ram~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[4][12]~q\,
	datab => \InstMem|ram~42_combout\,
	datad => \BancoReg|Mux19~0_combout\,
	combout => \BancoReg|Mux19~1_combout\);

-- Location: LCCOMB_X55_Y43_N26
\ULA|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~27_combout\ = (\ULA|Add0~26\ & (\BancoReg|Mux18~1_combout\ $ ((!\UCULA|Mux4~1_combout\)))) # (!\ULA|Add0~26\ & ((\BancoReg|Mux18~1_combout\ $ (\UCULA|Mux4~1_combout\)) # (GND)))
-- \ULA|Add0~28\ = CARRY((\BancoReg|Mux18~1_combout\ $ (!\UCULA|Mux4~1_combout\)) # (!\ULA|Add0~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux18~1_combout\,
	datab => \UCULA|Mux4~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~26\,
	combout => \ULA|Add0~27_combout\,
	cout => \ULA|Add0~28\);

-- Location: LCCOMB_X52_Y43_N6
\muxRtImm|C[13]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[13]~89_combout\ = (\InstMem|ram~44_combout\ & (!\PC|DOUT\(1) & ((\InstMem|ram~38_combout\)))) # (!\InstMem|ram~44_combout\ & (\BancoReg|Mux50~2_combout\ & ((!\InstMem|ram~38_combout\) # (!\PC|DOUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \BancoReg|Mux50~2_combout\,
	datac => \InstMem|ram~44_combout\,
	datad => \InstMem|ram~38_combout\,
	combout => \muxRtImm|C[13]~89_combout\);

-- Location: LCCOMB_X53_Y43_N26
\ULA|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~27_combout\ = (\ULA|Add1~26\ & (\UCULA|Mux5~1_combout\ $ ((!\muxRtImm|C[13]~89_combout\)))) # (!\ULA|Add1~26\ & ((\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[13]~89_combout\)) # (GND)))
-- \ULA|Add1~28\ = CARRY((\UCULA|Mux5~1_combout\ $ (!\muxRtImm|C[13]~89_combout\)) # (!\ULA|Add1~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux5~1_combout\,
	datab => \muxRtImm|C[13]~89_combout\,
	datad => VCC,
	cin => \ULA|Add1~26\,
	combout => \ULA|Add1~27_combout\,
	cout => \ULA|Add1~28\);

-- Location: LCCOMB_X55_Y39_N18
\ULA|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux18~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add0~27_combout\) # (\ULA|Add1~27_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add0~27_combout\ & \ULA|Add1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \ULA|Add0~27_combout\,
	datad => \ULA|Add1~27_combout\,
	combout => \ULA|Mux18~0_combout\);

-- Location: LCCOMB_X54_Y43_N26
\ULA|tempAdd[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[13]~26_combout\ = (\ULA|Add1~27_combout\ & ((\ULA|Add0~27_combout\ & (\ULA|tempAdd[12]~25\ & VCC)) # (!\ULA|Add0~27_combout\ & (!\ULA|tempAdd[12]~25\)))) # (!\ULA|Add1~27_combout\ & ((\ULA|Add0~27_combout\ & (!\ULA|tempAdd[12]~25\)) # 
-- (!\ULA|Add0~27_combout\ & ((\ULA|tempAdd[12]~25\) # (GND)))))
-- \ULA|tempAdd[13]~27\ = CARRY((\ULA|Add1~27_combout\ & (!\ULA|Add0~27_combout\ & !\ULA|tempAdd[12]~25\)) # (!\ULA|Add1~27_combout\ & ((!\ULA|tempAdd[12]~25\) # (!\ULA|Add0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~27_combout\,
	datab => \ULA|Add0~27_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[12]~25\,
	combout => \ULA|tempAdd[13]~26_combout\,
	cout => \ULA|tempAdd[13]~27\);

-- Location: LCCOMB_X55_Y39_N28
\ULA|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux18~1_combout\ = (\ULA|Mux18~0_combout\) # ((!\UCULA|Mux7~0_combout\ & (\UCULA|Mux6~0_combout\ & \ULA|tempAdd[13]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \ULA|Mux18~0_combout\,
	datac => \UCULA|Mux6~0_combout\,
	datad => \ULA|tempAdd[13]~26_combout\,
	combout => \ULA|Mux18~1_combout\);

-- Location: LCCOMB_X55_Y39_N22
\MuxULAMem|C[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[13]~13_combout\ = (\UCFD|Mux4~0_combout\ & (\MemDados|q\(13))) # (!\UCFD|Mux4~0_combout\ & ((\ULA|Mux18~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UCFD|Mux4~0_combout\,
	datac => \MemDados|q\(13),
	datad => \ULA|Mux18~1_combout\,
	combout => \MuxULAMem|C[13]~13_combout\);

-- Location: LCCOMB_X55_Y39_N12
\BancoReg|ram[4][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|ram[4][13]~feeder_combout\ = \MuxULAMem|C[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxULAMem|C[13]~13_combout\,
	combout => \BancoReg|ram[4][13]~feeder_combout\);

-- Location: FF_X55_Y39_N13
\BancoReg|ram[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BancoReg|ram[4][13]~feeder_combout\,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][13]~q\);

-- Location: LCCOMB_X55_Y39_N14
\BancoReg|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux18~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][13]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (\BancoReg|ram[0][13]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][13]~q\,
	datab => \PC|DOUT\(1),
	datac => \PC|DOUT\(0),
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux18~0_combout\);

-- Location: LCCOMB_X55_Y39_N4
\BancoReg|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux18~1_combout\ = (\BancoReg|Mux18~0_combout\) # ((\BancoReg|ram[4][13]~q\ & \InstMem|ram~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[4][13]~q\,
	datac => \BancoReg|Mux18~0_combout\,
	datad => \InstMem|ram~42_combout\,
	combout => \BancoReg|Mux18~1_combout\);

-- Location: LCCOMB_X55_Y43_N28
\ULA|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~29_combout\ = (\ULA|Add0~28\ & ((\BancoReg|Mux17~1_combout\ $ (\UCULA|Mux4~1_combout\)))) # (!\ULA|Add0~28\ & (\BancoReg|Mux17~1_combout\ $ (\UCULA|Mux4~1_combout\ $ (VCC))))
-- \ULA|Add0~30\ = CARRY((!\ULA|Add0~28\ & (\BancoReg|Mux17~1_combout\ $ (\UCULA|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux17~1_combout\,
	datab => \UCULA|Mux4~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~28\,
	combout => \ULA|Add0~29_combout\,
	cout => \ULA|Add0~30\);

-- Location: LCCOMB_X54_Y45_N26
\muxRtImm|C[14]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[14]~107_combout\ = (!\InstMem|ram~44_combout\ & (\BancoReg|Mux49~2_combout\ & ((!\InstMem|ram~38_combout\) # (!\PC|DOUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \InstMem|ram~44_combout\,
	datac => \InstMem|ram~38_combout\,
	datad => \BancoReg|Mux49~2_combout\,
	combout => \muxRtImm|C[14]~107_combout\);

-- Location: LCCOMB_X53_Y43_N28
\ULA|Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~29_combout\ = (\ULA|Add1~28\ & ((\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[14]~107_combout\)))) # (!\ULA|Add1~28\ & (\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[14]~107_combout\ $ (VCC))))
-- \ULA|Add1~30\ = CARRY((!\ULA|Add1~28\ & (\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[14]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux5~1_combout\,
	datab => \muxRtImm|C[14]~107_combout\,
	datad => VCC,
	cin => \ULA|Add1~28\,
	combout => \ULA|Add1~29_combout\,
	cout => \ULA|Add1~30\);

-- Location: LCCOMB_X54_Y43_N28
\ULA|tempAdd[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[14]~28_combout\ = ((\ULA|Add0~29_combout\ $ (\ULA|Add1~29_combout\ $ (!\ULA|tempAdd[13]~27\)))) # (GND)
-- \ULA|tempAdd[14]~29\ = CARRY((\ULA|Add0~29_combout\ & ((\ULA|Add1~29_combout\) # (!\ULA|tempAdd[13]~27\))) # (!\ULA|Add0~29_combout\ & (\ULA|Add1~29_combout\ & !\ULA|tempAdd[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~29_combout\,
	datab => \ULA|Add1~29_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[13]~27\,
	combout => \ULA|tempAdd[14]~28_combout\,
	cout => \ULA|tempAdd[14]~29\);

-- Location: LCCOMB_X61_Y45_N0
\ULA|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux17~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add0~29_combout\) # (\ULA|Add1~29_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add0~29_combout\ & \ULA|Add1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|Add0~29_combout\,
	datad => \ULA|Add1~29_combout\,
	combout => \ULA|Mux17~0_combout\);

-- Location: LCCOMB_X61_Y45_N10
\ULA|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux17~1_combout\ = (\ULA|Mux17~0_combout\) # ((\UCULA|Mux6~0_combout\ & (!\UCULA|Mux7~0_combout\ & \ULA|tempAdd[14]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|tempAdd[14]~28_combout\,
	datad => \ULA|Mux17~0_combout\,
	combout => \ULA|Mux17~1_combout\);

-- Location: LCCOMB_X61_Y45_N16
\MuxULAMem|C[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[14]~14_combout\ = (\UCFD|Mux4~0_combout\ & (\MemDados|q\(14))) # (!\UCFD|Mux4~0_combout\ & ((\ULA|Mux17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|q\(14),
	datab => \UCFD|Mux4~0_combout\,
	datad => \ULA|Mux17~1_combout\,
	combout => \MuxULAMem|C[14]~14_combout\);

-- Location: FF_X54_Y45_N7
\BancoReg|ram[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[14]~14_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][14]~q\);

-- Location: LCCOMB_X54_Y45_N18
\BancoReg|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux17~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][14]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (\BancoReg|ram[0][14]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][14]~q\,
	datab => \PC|DOUT\(0),
	datac => \PC|DOUT\(1),
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux17~0_combout\);

-- Location: LCCOMB_X54_Y45_N6
\BancoReg|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux17~1_combout\ = (\BancoReg|Mux17~0_combout\) # ((\InstMem|ram~42_combout\ & \BancoReg|ram[4][14]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~42_combout\,
	datac => \BancoReg|ram[4][14]~q\,
	datad => \BancoReg|Mux17~0_combout\,
	combout => \BancoReg|Mux17~1_combout\);

-- Location: LCCOMB_X55_Y43_N30
\ULA|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~31_combout\ = (\ULA|Add0~30\ & (\BancoReg|Mux16~1_combout\ $ ((!\UCULA|Mux4~1_combout\)))) # (!\ULA|Add0~30\ & ((\BancoReg|Mux16~1_combout\ $ (\UCULA|Mux4~1_combout\)) # (GND)))
-- \ULA|Add0~32\ = CARRY((\BancoReg|Mux16~1_combout\ $ (!\UCULA|Mux4~1_combout\)) # (!\ULA|Add0~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux16~1_combout\,
	datab => \UCULA|Mux4~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~30\,
	combout => \ULA|Add0~31_combout\,
	cout => \ULA|Add0~32\);

-- Location: LCCOMB_X53_Y44_N14
\muxRtImm|C[15]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[15]~106_combout\ = (\BancoReg|Mux48~2_combout\ & (!\InstMem|ram~44_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \PC|DOUT\(1),
	datac => \BancoReg|Mux48~2_combout\,
	datad => \InstMem|ram~44_combout\,
	combout => \muxRtImm|C[15]~106_combout\);

-- Location: LCCOMB_X53_Y43_N30
\ULA|Add1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~31_combout\ = (\ULA|Add1~30\ & (\muxRtImm|C[15]~106_combout\ $ ((!\UCULA|Mux5~1_combout\)))) # (!\ULA|Add1~30\ & ((\muxRtImm|C[15]~106_combout\ $ (\UCULA|Mux5~1_combout\)) # (GND)))
-- \ULA|Add1~32\ = CARRY((\muxRtImm|C[15]~106_combout\ $ (!\UCULA|Mux5~1_combout\)) # (!\ULA|Add1~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtImm|C[15]~106_combout\,
	datab => \UCULA|Mux5~1_combout\,
	datad => VCC,
	cin => \ULA|Add1~30\,
	combout => \ULA|Add1~31_combout\,
	cout => \ULA|Add1~32\);

-- Location: LCCOMB_X54_Y43_N30
\ULA|tempAdd[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[15]~30_combout\ = (\ULA|Add0~31_combout\ & ((\ULA|Add1~31_combout\ & (\ULA|tempAdd[14]~29\ & VCC)) # (!\ULA|Add1~31_combout\ & (!\ULA|tempAdd[14]~29\)))) # (!\ULA|Add0~31_combout\ & ((\ULA|Add1~31_combout\ & (!\ULA|tempAdd[14]~29\)) # 
-- (!\ULA|Add1~31_combout\ & ((\ULA|tempAdd[14]~29\) # (GND)))))
-- \ULA|tempAdd[15]~31\ = CARRY((\ULA|Add0~31_combout\ & (!\ULA|Add1~31_combout\ & !\ULA|tempAdd[14]~29\)) # (!\ULA|Add0~31_combout\ & ((!\ULA|tempAdd[14]~29\) # (!\ULA|Add1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~31_combout\,
	datab => \ULA|Add1~31_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[14]~29\,
	combout => \ULA|tempAdd[15]~30_combout\,
	cout => \ULA|tempAdd[15]~31\);

-- Location: LCCOMB_X52_Y43_N16
\ULA|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux16~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add1~31_combout\) # (\ULA|Add0~31_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add1~31_combout\ & \ULA|Add0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \ULA|Add1~31_combout\,
	datad => \ULA|Add0~31_combout\,
	combout => \ULA|Mux16~0_combout\);

-- Location: LCCOMB_X53_Y44_N22
\ULA|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux16~1_combout\ = (\ULA|Mux16~0_combout\) # ((\UCULA|Mux6~0_combout\ & (!\UCULA|Mux7~0_combout\ & \ULA|tempAdd[15]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|tempAdd[15]~30_combout\,
	datad => \ULA|Mux16~0_combout\,
	combout => \ULA|Mux16~1_combout\);

-- Location: LCCOMB_X53_Y44_N6
\MuxULAMem|C[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[15]~15_combout\ = (\UCFD|Mux4~0_combout\ & (\MemDados|q\(15))) # (!\UCFD|Mux4~0_combout\ & ((\ULA|Mux16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|q\(15),
	datab => \UCFD|Mux4~0_combout\,
	datad => \ULA|Mux16~1_combout\,
	combout => \MuxULAMem|C[15]~15_combout\);

-- Location: FF_X56_Y43_N19
\BancoReg|ram[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[15]~15_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][15]~q\);

-- Location: LCCOMB_X56_Y43_N20
\BancoReg|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux16~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][15]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (\BancoReg|ram[0][15]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][15]~q\,
	datab => \PC|DOUT\(1),
	datac => \PC|DOUT\(0),
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux16~0_combout\);

-- Location: LCCOMB_X56_Y43_N18
\BancoReg|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux16~1_combout\ = (\BancoReg|Mux16~0_combout\) # ((\InstMem|ram~42_combout\ & \BancoReg|ram[4][15]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstMem|ram~42_combout\,
	datac => \BancoReg|ram[4][15]~q\,
	datad => \BancoReg|Mux16~0_combout\,
	combout => \BancoReg|Mux16~1_combout\);

-- Location: LCCOMB_X55_Y42_N0
\ULA|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~33_combout\ = (\ULA|Add0~32\ & ((\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux15~1_combout\)))) # (!\ULA|Add0~32\ & (\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux15~1_combout\ $ (VCC))))
-- \ULA|Add0~34\ = CARRY((!\ULA|Add0~32\ & (\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux4~1_combout\,
	datab => \BancoReg|Mux15~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~32\,
	combout => \ULA|Add0~33_combout\,
	cout => \ULA|Add0~34\);

-- Location: LCCOMB_X53_Y42_N0
\ULA|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~33_combout\ = (\ULA|Add1~32\ & ((\muxRtImm|C[16]~105_combout\ $ (\UCULA|Mux5~1_combout\)))) # (!\ULA|Add1~32\ & (\muxRtImm|C[16]~105_combout\ $ (\UCULA|Mux5~1_combout\ $ (VCC))))
-- \ULA|Add1~34\ = CARRY((!\ULA|Add1~32\ & (\muxRtImm|C[16]~105_combout\ $ (\UCULA|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtImm|C[16]~105_combout\,
	datab => \UCULA|Mux5~1_combout\,
	datad => VCC,
	cin => \ULA|Add1~32\,
	combout => \ULA|Add1~33_combout\,
	cout => \ULA|Add1~34\);

-- Location: LCCOMB_X58_Y41_N4
\ULA|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\ULA|Add0~33_combout\ & ((\ULA|Add1~33_combout\) # (\UCULA|Mux7~0_combout\))) # (!\ULA|Add0~33_combout\ & (\ULA|Add1~33_combout\ & \UCULA|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \ULA|Add0~33_combout\,
	datac => \ULA|Add1~33_combout\,
	datad => \UCULA|Mux7~0_combout\,
	combout => \ULA|Mux15~0_combout\);

-- Location: LCCOMB_X54_Y42_N0
\ULA|tempAdd[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[16]~32_combout\ = ((\ULA|Add1~33_combout\ $ (\ULA|Add0~33_combout\ $ (!\ULA|tempAdd[15]~31\)))) # (GND)
-- \ULA|tempAdd[16]~33\ = CARRY((\ULA|Add1~33_combout\ & ((\ULA|Add0~33_combout\) # (!\ULA|tempAdd[15]~31\))) # (!\ULA|Add1~33_combout\ & (\ULA|Add0~33_combout\ & !\ULA|tempAdd[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~33_combout\,
	datab => \ULA|Add0~33_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[15]~31\,
	combout => \ULA|tempAdd[16]~32_combout\,
	cout => \ULA|tempAdd[16]~33\);

-- Location: LCCOMB_X58_Y41_N30
\ULA|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~1_combout\ = (\ULA|Mux15~0_combout\) # ((\UCULA|Mux6~0_combout\ & (!\UCULA|Mux7~0_combout\ & \ULA|tempAdd[16]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|Mux15~0_combout\,
	datad => \ULA|tempAdd[16]~32_combout\,
	combout => \ULA|Mux15~1_combout\);

-- Location: LCCOMB_X58_Y41_N24
\MuxULAMem|C[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[16]~16_combout\ = (\UCFD|Mux4~0_combout\ & (\MemDados|q\(16))) # (!\UCFD|Mux4~0_combout\ & ((\ULA|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|q\(16),
	datac => \ULA|Mux15~1_combout\,
	datad => \UCFD|Mux4~0_combout\,
	combout => \MuxULAMem|C[16]~16_combout\);

-- Location: FF_X52_Y41_N7
\BancoReg|ram[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[16]~16_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][16]~q\);

-- Location: LCCOMB_X52_Y41_N10
\BancoReg|Mux47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux47~2_combout\ = (\InstMem|ram~38_combout\ & (((!\InstMem|ram~44_combout\)))) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & (\BancoReg|ram[5][16]~q\)) # (!\InstMem|ram~44_combout\ & ((\BancoReg|ram[0][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[5][16]~q\,
	datab => \BancoReg|ram[0][16]~q\,
	datac => \InstMem|ram~38_combout\,
	datad => \InstMem|ram~44_combout\,
	combout => \BancoReg|Mux47~2_combout\);

-- Location: LCCOMB_X52_Y42_N22
\muxRtImm|C[16]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[16]~105_combout\ = (!\InstMem|ram~44_combout\ & (\BancoReg|Mux47~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~44_combout\,
	datab => \InstMem|ram~38_combout\,
	datac => \PC|DOUT\(1),
	datad => \BancoReg|Mux47~2_combout\,
	combout => \muxRtImm|C[16]~105_combout\);

-- Location: LCCOMB_X53_Y42_N2
\ULA|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~35_combout\ = (\ULA|Add1~34\ & (\muxRtImm|C[17]~104_combout\ $ ((!\UCULA|Mux5~1_combout\)))) # (!\ULA|Add1~34\ & ((\muxRtImm|C[17]~104_combout\ $ (\UCULA|Mux5~1_combout\)) # (GND)))
-- \ULA|Add1~36\ = CARRY((\muxRtImm|C[17]~104_combout\ $ (!\UCULA|Mux5~1_combout\)) # (!\ULA|Add1~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtImm|C[17]~104_combout\,
	datab => \UCULA|Mux5~1_combout\,
	datad => VCC,
	cin => \ULA|Add1~34\,
	combout => \ULA|Add1~35_combout\,
	cout => \ULA|Add1~36\);

-- Location: LCCOMB_X55_Y42_N2
\ULA|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~35_combout\ = (\ULA|Add0~34\ & (\UCULA|Mux4~1_combout\ $ ((!\BancoReg|Mux14~1_combout\)))) # (!\ULA|Add0~34\ & ((\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux14~1_combout\)) # (GND)))
-- \ULA|Add0~36\ = CARRY((\UCULA|Mux4~1_combout\ $ (!\BancoReg|Mux14~1_combout\)) # (!\ULA|Add0~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux4~1_combout\,
	datab => \BancoReg|Mux14~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~34\,
	combout => \ULA|Add0~35_combout\,
	cout => \ULA|Add0~36\);

-- Location: LCCOMB_X49_Y42_N12
\ULA|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\ULA|Add1~35_combout\ & ((\ULA|Add0~35_combout\) # (\UCULA|Mux7~0_combout\))) # (!\ULA|Add1~35_combout\ & (\ULA|Add0~35_combout\ & \UCULA|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \ULA|Add1~35_combout\,
	datac => \ULA|Add0~35_combout\,
	datad => \UCULA|Mux7~0_combout\,
	combout => \ULA|Mux14~0_combout\);

-- Location: LCCOMB_X54_Y42_N2
\ULA|tempAdd[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[17]~34_combout\ = (\ULA|Add1~35_combout\ & ((\ULA|Add0~35_combout\ & (\ULA|tempAdd[16]~33\ & VCC)) # (!\ULA|Add0~35_combout\ & (!\ULA|tempAdd[16]~33\)))) # (!\ULA|Add1~35_combout\ & ((\ULA|Add0~35_combout\ & (!\ULA|tempAdd[16]~33\)) # 
-- (!\ULA|Add0~35_combout\ & ((\ULA|tempAdd[16]~33\) # (GND)))))
-- \ULA|tempAdd[17]~35\ = CARRY((\ULA|Add1~35_combout\ & (!\ULA|Add0~35_combout\ & !\ULA|tempAdd[16]~33\)) # (!\ULA|Add1~35_combout\ & ((!\ULA|tempAdd[16]~33\) # (!\ULA|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~35_combout\,
	datab => \ULA|Add0~35_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[16]~33\,
	combout => \ULA|tempAdd[17]~34_combout\,
	cout => \ULA|tempAdd[17]~35\);

-- Location: LCCOMB_X49_Y42_N26
\ULA|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~1_combout\ = (\ULA|Mux14~0_combout\) # ((!\UCULA|Mux7~0_combout\ & (\UCULA|Mux6~0_combout\ & \ULA|tempAdd[17]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux14~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \UCULA|Mux6~0_combout\,
	datad => \ULA|tempAdd[17]~34_combout\,
	combout => \ULA|Mux14~1_combout\);

-- Location: LCCOMB_X49_Y42_N28
\MuxULAMem|C[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[17]~17_combout\ = (\UCFD|Mux4~0_combout\ & (\MemDados|q\(17))) # (!\UCFD|Mux4~0_combout\ & ((\ULA|Mux14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux4~0_combout\,
	datac => \MemDados|q\(17),
	datad => \ULA|Mux14~1_combout\,
	combout => \MuxULAMem|C[17]~17_combout\);

-- Location: FF_X52_Y42_N15
\BancoReg|ram[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[17]~17_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][17]~q\);

-- Location: LCCOMB_X52_Y42_N8
\BancoReg|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux14~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][17]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (((\BancoReg|ram[0][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \BancoReg|ram[0][17]~q\,
	datac => \PC|DOUT\(0),
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux14~0_combout\);

-- Location: LCCOMB_X52_Y42_N14
\BancoReg|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux14~1_combout\ = (\BancoReg|Mux14~0_combout\) # ((\InstMem|ram~42_combout\ & \BancoReg|ram[4][17]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~42_combout\,
	datac => \BancoReg|ram[4][17]~q\,
	datad => \BancoReg|Mux14~0_combout\,
	combout => \BancoReg|Mux14~1_combout\);

-- Location: LCCOMB_X55_Y42_N4
\ULA|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~37_combout\ = (\ULA|Add0~36\ & ((\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux13~1_combout\)))) # (!\ULA|Add0~36\ & (\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux13~1_combout\ $ (VCC))))
-- \ULA|Add0~38\ = CARRY((!\ULA|Add0~36\ & (\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux4~1_combout\,
	datab => \BancoReg|Mux13~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~36\,
	combout => \ULA|Add0~37_combout\,
	cout => \ULA|Add0~38\);

-- Location: LCCOMB_X53_Y42_N4
\ULA|Add1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~37_combout\ = (\ULA|Add1~36\ & ((\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[18]~103_combout\)))) # (!\ULA|Add1~36\ & (\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[18]~103_combout\ $ (VCC))))
-- \ULA|Add1~38\ = CARRY((!\ULA|Add1~36\ & (\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[18]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux5~1_combout\,
	datab => \muxRtImm|C[18]~103_combout\,
	datad => VCC,
	cin => \ULA|Add1~36\,
	combout => \ULA|Add1~37_combout\,
	cout => \ULA|Add1~38\);

-- Location: LCCOMB_X54_Y42_N4
\ULA|tempAdd[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[18]~36_combout\ = ((\ULA|Add0~37_combout\ $ (\ULA|Add1~37_combout\ $ (!\ULA|tempAdd[17]~35\)))) # (GND)
-- \ULA|tempAdd[18]~37\ = CARRY((\ULA|Add0~37_combout\ & ((\ULA|Add1~37_combout\) # (!\ULA|tempAdd[17]~35\))) # (!\ULA|Add0~37_combout\ & (\ULA|Add1~37_combout\ & !\ULA|tempAdd[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~37_combout\,
	datab => \ULA|Add1~37_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[17]~35\,
	combout => \ULA|tempAdd[18]~36_combout\,
	cout => \ULA|tempAdd[18]~37\);

-- Location: LCCOMB_X54_Y45_N14
\ULA|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\ULA|Add0~37_combout\ & ((\UCULA|Mux7~0_combout\) # (\ULA|Add1~37_combout\))) # (!\ULA|Add0~37_combout\ & (\UCULA|Mux7~0_combout\ & \ULA|Add1~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~37_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \UCULA|Mux7~0_combout\,
	datad => \ULA|Add1~37_combout\,
	combout => \ULA|Mux13~0_combout\);

-- Location: LCCOMB_X54_Y45_N8
\ULA|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~1_combout\ = (\ULA|Mux13~0_combout\) # ((!\UCULA|Mux7~0_combout\ & (\UCULA|Mux6~0_combout\ & \ULA|tempAdd[18]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \ULA|tempAdd[18]~36_combout\,
	datad => \ULA|Mux13~0_combout\,
	combout => \ULA|Mux13~1_combout\);

-- Location: LCCOMB_X54_Y45_N10
\MuxULAMem|C[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[18]~18_combout\ = (\UCFD|Mux4~0_combout\ & (\MemDados|q\(18))) # (!\UCFD|Mux4~0_combout\ & ((\ULA|Mux13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UCFD|Mux4~0_combout\,
	datac => \MemDados|q\(18),
	datad => \ULA|Mux13~1_combout\,
	combout => \MuxULAMem|C[18]~18_combout\);

-- Location: FF_X53_Y45_N9
\BancoReg|ram[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[18]~18_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][18]~q\);

-- Location: LCCOMB_X54_Y45_N20
\BancoReg|Mux45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux45~2_combout\ = (\InstMem|ram~38_combout\ & (((!\InstMem|ram~44_combout\)))) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & (\BancoReg|ram[5][18]~q\)) # (!\InstMem|ram~44_combout\ & ((\BancoReg|ram[0][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[5][18]~q\,
	datab => \BancoReg|ram[0][18]~q\,
	datac => \InstMem|ram~38_combout\,
	datad => \InstMem|ram~44_combout\,
	combout => \BancoReg|Mux45~2_combout\);

-- Location: LCCOMB_X54_Y45_N16
\muxRtImm|C[18]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[18]~103_combout\ = (!\InstMem|ram~44_combout\ & (\BancoReg|Mux45~2_combout\ & ((!\InstMem|ram~38_combout\) # (!\PC|DOUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \InstMem|ram~44_combout\,
	datac => \InstMem|ram~38_combout\,
	datad => \BancoReg|Mux45~2_combout\,
	combout => \muxRtImm|C[18]~103_combout\);

-- Location: LCCOMB_X53_Y42_N6
\ULA|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~39_combout\ = (\ULA|Add1~38\ & (\UCULA|Mux5~1_combout\ $ ((!\muxRtImm|C[19]~102_combout\)))) # (!\ULA|Add1~38\ & ((\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[19]~102_combout\)) # (GND)))
-- \ULA|Add1~40\ = CARRY((\UCULA|Mux5~1_combout\ $ (!\muxRtImm|C[19]~102_combout\)) # (!\ULA|Add1~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux5~1_combout\,
	datab => \muxRtImm|C[19]~102_combout\,
	datad => VCC,
	cin => \ULA|Add1~38\,
	combout => \ULA|Add1~39_combout\,
	cout => \ULA|Add1~40\);

-- Location: FF_X55_Y44_N17
\BancoReg|ram[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[19]~19_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][19]~q\);

-- Location: FF_X53_Y45_N31
\BancoReg|ram[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[19]~19_combout\,
	sload => VCC,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][19]~q\);

-- Location: LCCOMB_X55_Y44_N26
\BancoReg|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux12~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][19]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (((\BancoReg|ram[0][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(0),
	datab => \PC|DOUT\(1),
	datac => \BancoReg|ram[0][19]~q\,
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux12~0_combout\);

-- Location: LCCOMB_X55_Y44_N16
\BancoReg|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux12~1_combout\ = (\BancoReg|Mux12~0_combout\) # ((\InstMem|ram~42_combout\ & \BancoReg|ram[4][19]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~42_combout\,
	datac => \BancoReg|ram[4][19]~q\,
	datad => \BancoReg|Mux12~0_combout\,
	combout => \BancoReg|Mux12~1_combout\);

-- Location: LCCOMB_X55_Y42_N6
\ULA|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~39_combout\ = (\ULA|Add0~38\ & (\BancoReg|Mux12~1_combout\ $ ((!\UCULA|Mux4~1_combout\)))) # (!\ULA|Add0~38\ & ((\BancoReg|Mux12~1_combout\ $ (\UCULA|Mux4~1_combout\)) # (GND)))
-- \ULA|Add0~40\ = CARRY((\BancoReg|Mux12~1_combout\ $ (!\UCULA|Mux4~1_combout\)) # (!\ULA|Add0~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux12~1_combout\,
	datab => \UCULA|Mux4~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~38\,
	combout => \ULA|Add0~39_combout\,
	cout => \ULA|Add0~40\);

-- Location: LCCOMB_X53_Y44_N4
\ULA|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add1~39_combout\) # (\ULA|Add0~39_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add1~39_combout\ & \ULA|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|Add1~39_combout\,
	datad => \ULA|Add0~39_combout\,
	combout => \ULA|Mux12~0_combout\);

-- Location: LCCOMB_X54_Y42_N6
\ULA|tempAdd[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[19]~38_combout\ = (\ULA|Add0~39_combout\ & ((\ULA|Add1~39_combout\ & (\ULA|tempAdd[18]~37\ & VCC)) # (!\ULA|Add1~39_combout\ & (!\ULA|tempAdd[18]~37\)))) # (!\ULA|Add0~39_combout\ & ((\ULA|Add1~39_combout\ & (!\ULA|tempAdd[18]~37\)) # 
-- (!\ULA|Add1~39_combout\ & ((\ULA|tempAdd[18]~37\) # (GND)))))
-- \ULA|tempAdd[19]~39\ = CARRY((\ULA|Add0~39_combout\ & (!\ULA|Add1~39_combout\ & !\ULA|tempAdd[18]~37\)) # (!\ULA|Add0~39_combout\ & ((!\ULA|tempAdd[18]~37\) # (!\ULA|Add1~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~39_combout\,
	datab => \ULA|Add1~39_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[18]~37\,
	combout => \ULA|tempAdd[19]~38_combout\,
	cout => \ULA|tempAdd[19]~39\);

-- Location: LCCOMB_X53_Y44_N18
\ULA|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~1_combout\ = (\ULA|Mux12~0_combout\) # ((\UCULA|Mux6~0_combout\ & (!\UCULA|Mux7~0_combout\ & \ULA|tempAdd[19]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|Mux12~0_combout\,
	datad => \ULA|tempAdd[19]~38_combout\,
	combout => \ULA|Mux12~1_combout\);

-- Location: LCCOMB_X53_Y44_N24
\MuxULAMem|C[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[19]~19_combout\ = (\UCFD|Mux4~0_combout\ & (\MemDados|q\(19))) # (!\UCFD|Mux4~0_combout\ & ((\ULA|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux4~0_combout\,
	datac => \MemDados|q\(19),
	datad => \ULA|Mux12~1_combout\,
	combout => \MuxULAMem|C[19]~19_combout\);

-- Location: FF_X53_Y45_N17
\BancoReg|ram[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[19]~19_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][19]~q\);

-- Location: LCCOMB_X53_Y45_N10
\BancoReg|Mux44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux44~2_combout\ = (\InstMem|ram~38_combout\ & (((!\InstMem|ram~44_combout\)))) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & (\BancoReg|ram[5][19]~q\)) # (!\InstMem|ram~44_combout\ & ((\BancoReg|ram[0][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \BancoReg|ram[5][19]~q\,
	datac => \BancoReg|ram[0][19]~q\,
	datad => \InstMem|ram~44_combout\,
	combout => \BancoReg|Mux44~2_combout\);

-- Location: LCCOMB_X53_Y45_N28
\muxRtImm|C[19]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[19]~102_combout\ = (\BancoReg|Mux44~2_combout\ & (!\InstMem|ram~44_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \PC|DOUT\(1),
	datac => \BancoReg|Mux44~2_combout\,
	datad => \InstMem|ram~44_combout\,
	combout => \muxRtImm|C[19]~102_combout\);

-- Location: LCCOMB_X53_Y42_N8
\ULA|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~41_combout\ = (\ULA|Add1~40\ & ((\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[20]~101_combout\)))) # (!\ULA|Add1~40\ & (\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[20]~101_combout\ $ (VCC))))
-- \ULA|Add1~42\ = CARRY((!\ULA|Add1~40\ & (\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[20]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux5~1_combout\,
	datab => \muxRtImm|C[20]~101_combout\,
	datad => VCC,
	cin => \ULA|Add1~40\,
	combout => \ULA|Add1~41_combout\,
	cout => \ULA|Add1~42\);

-- Location: LCCOMB_X53_Y39_N6
\BancoReg|ram[0][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|ram[0][20]~feeder_combout\ = \MuxULAMem|C[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MuxULAMem|C[20]~20_combout\,
	combout => \BancoReg|ram[0][20]~feeder_combout\);

-- Location: FF_X53_Y39_N7
\BancoReg|ram[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BancoReg|ram[0][20]~feeder_combout\,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][20]~q\);

-- Location: LCCOMB_X55_Y39_N26
\BancoReg|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux11~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][20]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (((\BancoReg|ram[0][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(0),
	datab => \BancoReg|ram[0][20]~q\,
	datac => \PC|DOUT\(1),
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux11~0_combout\);

-- Location: FF_X55_Y39_N7
\BancoReg|ram[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[20]~20_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][20]~q\);

-- Location: LCCOMB_X55_Y39_N24
\BancoReg|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux11~1_combout\ = (\BancoReg|Mux11~0_combout\) # ((\InstMem|ram~42_combout\ & \BancoReg|ram[4][20]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstMem|ram~42_combout\,
	datac => \BancoReg|Mux11~0_combout\,
	datad => \BancoReg|ram[4][20]~q\,
	combout => \BancoReg|Mux11~1_combout\);

-- Location: LCCOMB_X55_Y42_N8
\ULA|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~41_combout\ = (\ULA|Add0~40\ & ((\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux11~1_combout\)))) # (!\ULA|Add0~40\ & (\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux11~1_combout\ $ (VCC))))
-- \ULA|Add0~42\ = CARRY((!\ULA|Add0~40\ & (\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux4~1_combout\,
	datab => \BancoReg|Mux11~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~40\,
	combout => \ULA|Add0~41_combout\,
	cout => \ULA|Add0~42\);

-- Location: LCCOMB_X52_Y39_N8
\ULA|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add1~41_combout\) # (\ULA|Add0~41_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add1~41_combout\ & \ULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \ULA|Add1~41_combout\,
	datad => \ULA|Add0~41_combout\,
	combout => \ULA|Mux11~0_combout\);

-- Location: LCCOMB_X54_Y42_N8
\ULA|tempAdd[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[20]~40_combout\ = ((\ULA|Add1~41_combout\ $ (\ULA|Add0~41_combout\ $ (!\ULA|tempAdd[19]~39\)))) # (GND)
-- \ULA|tempAdd[20]~41\ = CARRY((\ULA|Add1~41_combout\ & ((\ULA|Add0~41_combout\) # (!\ULA|tempAdd[19]~39\))) # (!\ULA|Add1~41_combout\ & (\ULA|Add0~41_combout\ & !\ULA|tempAdd[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~41_combout\,
	datab => \ULA|Add0~41_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[19]~39\,
	combout => \ULA|tempAdd[20]~40_combout\,
	cout => \ULA|tempAdd[20]~41\);

-- Location: LCCOMB_X52_Y39_N22
\ULA|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~1_combout\ = (\ULA|Mux11~0_combout\) # ((!\UCULA|Mux7~0_combout\ & (\UCULA|Mux6~0_combout\ & \ULA|tempAdd[20]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \ULA|Mux11~0_combout\,
	datad => \ULA|tempAdd[20]~40_combout\,
	combout => \ULA|Mux11~1_combout\);

-- Location: LCCOMB_X54_Y39_N6
\BancoReg|Mux43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux43~3_combout\ = (\BancoReg|Mux43~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux43~2_combout\,
	datab => \InstMem|ram~38_combout\,
	datad => \PC|DOUT\(1),
	combout => \BancoReg|Mux43~3_combout\);

-- Location: LCCOMB_X63_Y42_N18
\MemDados|ram~730feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~730feeder_combout\ = \BancoReg|Mux43~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux43~3_combout\,
	combout => \MemDados|ram~730feeder_combout\);

-- Location: FF_X63_Y42_N19
\MemDados|ram~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~730feeder_combout\,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~730_q\);

-- Location: FF_X61_Y39_N31
\MemDados|ram~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux43~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~602_q\);

-- Location: LCCOMB_X61_Y39_N30
\MemDados|ram~1484\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1484_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~730_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~602_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~730_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~602_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1484_combout\);

-- Location: LCCOMB_X67_Y42_N28
\MemDados|ram~858feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~858feeder_combout\ = \BancoReg|Mux43~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux43~3_combout\,
	combout => \MemDados|ram~858feeder_combout\);

-- Location: FF_X67_Y42_N29
\MemDados|ram~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~858feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~858_q\);

-- Location: FF_X61_Y39_N29
\MemDados|ram~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux43~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~986_q\);

-- Location: LCCOMB_X61_Y39_N28
\MemDados|ram~1485\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1485_combout\ = (\MemDados|ram~1484_combout\ & (((\MemDados|ram~986_q\) # (!\ULA|Mux28~1_combout\)))) # (!\MemDados|ram~1484_combout\ & (\MemDados|ram~858_q\ & ((\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1484_combout\,
	datab => \MemDados|ram~858_q\,
	datac => \MemDados|ram~986_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1485_combout\);

-- Location: LCCOMB_X59_Y39_N30
\MemDados|ram~698feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~698feeder_combout\ = \BancoReg|Mux43~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux43~3_combout\,
	combout => \MemDados|ram~698feeder_combout\);

-- Location: FF_X59_Y39_N31
\MemDados|ram~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~698feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~698_q\);

-- Location: LCCOMB_X58_Y47_N10
\MemDados|ram~826feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~826feeder_combout\ = \BancoReg|Mux43~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux43~3_combout\,
	combout => \MemDados|ram~826feeder_combout\);

-- Location: FF_X58_Y47_N11
\MemDados|ram~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~826feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~826_q\);

-- Location: FF_X57_Y41_N5
\MemDados|ram~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux43~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~570_q\);

-- Location: LCCOMB_X57_Y41_N4
\MemDados|ram~1486\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1486_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~826_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~570_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~826_q\,
	datac => \MemDados|ram~570_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1486_combout\);

-- Location: FF_X57_Y41_N15
\MemDados|ram~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux43~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~954_q\);

-- Location: LCCOMB_X57_Y41_N14
\MemDados|ram~1487\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1487_combout\ = (\MemDados|ram~1486_combout\ & (((\MemDados|ram~954_q\) # (!\ULA|Mux29~1_combout\)))) # (!\MemDados|ram~1486_combout\ & (\MemDados|ram~698_q\ & ((\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~698_q\,
	datab => \MemDados|ram~1486_combout\,
	datac => \MemDados|ram~954_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1487_combout\);

-- Location: LCCOMB_X60_Y39_N30
\MemDados|ram~1488\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1488_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1485_combout\) # ((\ULA|Mux30~1_combout\)))) # (!\ULA|Mux31~2_combout\ & (((!\ULA|Mux30~1_combout\ & \MemDados|ram~1487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~1485_combout\,
	datac => \ULA|Mux30~1_combout\,
	datad => \MemDados|ram~1487_combout\,
	combout => \MemDados|ram~1488_combout\);

-- Location: LCCOMB_X60_Y45_N10
\MemDados|ram~922feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~922feeder_combout\ = \BancoReg|Mux43~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux43~3_combout\,
	combout => \MemDados|ram~922feeder_combout\);

-- Location: FF_X60_Y45_N11
\MemDados|ram~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~922feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~922_q\);

-- Location: FF_X60_Y47_N15
\MemDados|ram~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux43~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1050_q\);

-- Location: LCCOMB_X59_Y46_N2
\MemDados|ram~794feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~794feeder_combout\ = \BancoReg|Mux43~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux43~3_combout\,
	combout => \MemDados|ram~794feeder_combout\);

-- Location: FF_X59_Y46_N3
\MemDados|ram~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~794feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~794_q\);

-- Location: FF_X59_Y45_N25
\MemDados|ram~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux43~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~666_q\);

-- Location: LCCOMB_X59_Y45_N24
\MemDados|ram~1489\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1489_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~794_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~666_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~794_q\,
	datac => \MemDados|ram~666_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1489_combout\);

-- Location: LCCOMB_X60_Y47_N14
\MemDados|ram~1490\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1490_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1489_combout\ & ((\MemDados|ram~1050_q\))) # (!\MemDados|ram~1489_combout\ & (\MemDados|ram~922_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~922_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1050_q\,
	datad => \MemDados|ram~1489_combout\,
	combout => \MemDados|ram~1490_combout\);

-- Location: LCCOMB_X58_Y46_N8
\MemDados|ram~1018feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1018feeder_combout\ = \BancoReg|Mux43~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux43~3_combout\,
	combout => \MemDados|ram~1018feeder_combout\);

-- Location: FF_X58_Y46_N9
\MemDados|ram~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1018feeder_combout\,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1018_q\);

-- Location: LCCOMB_X57_Y45_N10
\MemDados|ram~890feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~890feeder_combout\ = \BancoReg|Mux43~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux43~3_combout\,
	combout => \MemDados|ram~890feeder_combout\);

-- Location: FF_X57_Y45_N11
\MemDados|ram~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~890feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~890_q\);

-- Location: FF_X57_Y46_N17
\MemDados|ram~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux43~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~634_q\);

-- Location: LCCOMB_X57_Y46_N16
\MemDados|ram~1482\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1482_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~890_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~634_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~890_q\,
	datac => \MemDados|ram~634_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1482_combout\);

-- Location: FF_X58_Y45_N9
\MemDados|ram~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux43~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~762_q\);

-- Location: LCCOMB_X58_Y45_N8
\MemDados|ram~1483\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1483_combout\ = (\MemDados|ram~1482_combout\ & ((\MemDados|ram~1018_q\) # ((!\ULA|Mux29~1_combout\)))) # (!\MemDados|ram~1482_combout\ & (((\MemDados|ram~762_q\ & \ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1018_q\,
	datab => \MemDados|ram~1482_combout\,
	datac => \MemDados|ram~762_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1483_combout\);

-- Location: LCCOMB_X60_Y39_N20
\MemDados|ram~1491\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1491_combout\ = (\MemDados|ram~1488_combout\ & ((\MemDados|ram~1490_combout\) # ((!\ULA|Mux30~1_combout\)))) # (!\MemDados|ram~1488_combout\ & (((\ULA|Mux30~1_combout\ & \MemDados|ram~1483_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1488_combout\,
	datab => \MemDados|ram~1490_combout\,
	datac => \ULA|Mux30~1_combout\,
	datad => \MemDados|ram~1483_combout\,
	combout => \MemDados|ram~1491_combout\);

-- Location: LCCOMB_X61_Y40_N4
\MemDados|ram~474feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~474feeder_combout\ = \BancoReg|Mux43~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux43~3_combout\,
	combout => \MemDados|ram~474feeder_combout\);

-- Location: FF_X61_Y40_N5
\MemDados|ram~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~474feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~474_q\);

-- Location: LCCOMB_X62_Y41_N6
\MemDados|ram~506feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~506feeder_combout\ = \BancoReg|Mux43~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux43~3_combout\,
	combout => \MemDados|ram~506feeder_combout\);

-- Location: FF_X62_Y41_N7
\MemDados|ram~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~506feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~506_q\);

-- Location: FF_X60_Y43_N5
\MemDados|ram~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux43~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~442_q\);

-- Location: LCCOMB_X60_Y43_N4
\MemDados|ram~1499\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1499_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~506_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~442_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~506_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~442_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1499_combout\);

-- Location: FF_X60_Y43_N15
\MemDados|ram~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux43~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~538_q\);

-- Location: LCCOMB_X60_Y43_N14
\MemDados|ram~1500\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1500_combout\ = (\MemDados|ram~1499_combout\ & (((\MemDados|ram~538_q\) # (!\ULA|Mux31~2_combout\)))) # (!\MemDados|ram~1499_combout\ & (\MemDados|ram~474_q\ & ((\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~474_q\,
	datab => \MemDados|ram~1499_combout\,
	datac => \MemDados|ram~538_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1500_combout\);

-- Location: LCCOMB_X57_Y38_N0
\MemDados|ram~218feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~218feeder_combout\ = \BancoReg|Mux43~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux43~3_combout\,
	combout => \MemDados|ram~218feeder_combout\);

-- Location: FF_X57_Y38_N1
\MemDados|ram~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~218feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~218_q\);

-- Location: FF_X60_Y39_N3
\MemDados|ram~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux43~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~282_q\);

-- Location: LCCOMB_X61_Y38_N12
\MemDados|ram~250feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~250feeder_combout\ = \BancoReg|Mux43~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux43~3_combout\,
	combout => \MemDados|ram~250feeder_combout\);

-- Location: FF_X61_Y38_N13
\MemDados|ram~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~250feeder_combout\,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~250_q\);

-- Location: FF_X61_Y38_N15
\MemDados|ram~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux43~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~186_q\);

-- Location: LCCOMB_X61_Y38_N14
\MemDados|ram~1494\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1494_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~250_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~186_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~250_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~186_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1494_combout\);

-- Location: LCCOMB_X60_Y39_N2
\MemDados|ram~1495\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1495_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1494_combout\ & ((\MemDados|ram~282_q\))) # (!\MemDados|ram~1494_combout\ & (\MemDados|ram~218_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~218_q\,
	datac => \MemDados|ram~282_q\,
	datad => \MemDados|ram~1494_combout\,
	combout => \MemDados|ram~1495_combout\);

-- Location: LCCOMB_X57_Y39_N8
\MemDados|ram~1809\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1809_combout\ = !\BancoReg|Mux43~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux43~3_combout\,
	combout => \MemDados|ram~1809_combout\);

-- Location: FF_X57_Y39_N9
\MemDados|ram~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1809_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~122_q\);

-- Location: FF_X60_Y39_N1
\MemDados|ram~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux43~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~154_q\);

-- Location: LCCOMB_X56_Y42_N24
\MemDados|ram~90feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~90feeder_combout\ = \BancoReg|Mux43~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux43~3_combout\,
	combout => \MemDados|ram~90feeder_combout\);

-- Location: FF_X56_Y42_N25
\MemDados|ram~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~90feeder_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~90_q\);

-- Location: FF_X57_Y42_N13
\MemDados|ram~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux43~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~58_q\);

-- Location: LCCOMB_X57_Y42_N12
\MemDados|ram~1496\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1496_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~90_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~58_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~90_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~58_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1496_combout\);

-- Location: LCCOMB_X60_Y39_N0
\MemDados|ram~1497\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1497_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1496_combout\ & ((\MemDados|ram~154_q\))) # (!\MemDados|ram~1496_combout\ & (!\MemDados|ram~122_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~122_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~154_q\,
	datad => \MemDados|ram~1496_combout\,
	combout => \MemDados|ram~1497_combout\);

-- Location: LCCOMB_X60_Y39_N6
\MemDados|ram~1498\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1498_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~1495_combout\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~1497_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~1495_combout\,
	datac => \ULA|Mux29~1_combout\,
	datad => \MemDados|ram~1497_combout\,
	combout => \MemDados|ram~1498_combout\);

-- Location: LCCOMB_X63_Y44_N4
\MemDados|ram~410feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~410feeder_combout\ = \BancoReg|Mux43~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux43~3_combout\,
	combout => \MemDados|ram~410feeder_combout\);

-- Location: FF_X63_Y44_N5
\MemDados|ram~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~410feeder_combout\,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~410_q\);

-- Location: FF_X57_Y44_N15
\MemDados|ram~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux43~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~378_q\);

-- Location: LCCOMB_X59_Y41_N26
\MemDados|ram~346feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~346feeder_combout\ = \BancoReg|Mux43~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux43~3_combout\,
	combout => \MemDados|ram~346feeder_combout\);

-- Location: FF_X59_Y41_N27
\MemDados|ram~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~346feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~346_q\);

-- Location: FF_X58_Y44_N19
\MemDados|ram~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux43~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~314_q\);

-- Location: LCCOMB_X58_Y44_N18
\MemDados|ram~1492\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1492_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~346_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~314_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~346_q\,
	datac => \MemDados|ram~314_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1492_combout\);

-- Location: LCCOMB_X57_Y44_N14
\MemDados|ram~1493\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1493_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1492_combout\ & (\MemDados|ram~410_q\)) # (!\MemDados|ram~1492_combout\ & ((\MemDados|ram~378_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~410_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~378_q\,
	datad => \MemDados|ram~1492_combout\,
	combout => \MemDados|ram~1493_combout\);

-- Location: LCCOMB_X60_Y39_N4
\MemDados|ram~1501\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1501_combout\ = (\MemDados|ram~1498_combout\ & ((\MemDados|ram~1500_combout\) # ((!\ULA|Mux28~1_combout\)))) # (!\MemDados|ram~1498_combout\ & (((\ULA|Mux28~1_combout\ & \MemDados|ram~1493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1500_combout\,
	datab => \MemDados|ram~1498_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \MemDados|ram~1493_combout\,
	combout => \MemDados|ram~1501_combout\);

-- Location: LCCOMB_X60_Y39_N18
\MemDados|ram~1502\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1502_combout\ = (\ULA|Mux27~1_combout\ & (\MemDados|ram~1491_combout\)) # (!\ULA|Mux27~1_combout\ & ((\MemDados|ram~1501_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1491_combout\,
	datab => \MemDados|ram~1501_combout\,
	datac => \ULA|Mux27~1_combout\,
	combout => \MemDados|ram~1502_combout\);

-- Location: LCCOMB_X60_Y39_N26
\MemDados|q[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(20) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|ram~1502_combout\))) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|q\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|q\(20),
	datac => \MemDados|ram~1502_combout\,
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(20));

-- Location: LCCOMB_X52_Y39_N16
\MuxULAMem|C[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[20]~20_combout\ = (\UCFD|Mux4~0_combout\ & ((\MemDados|q\(20)))) # (!\UCFD|Mux4~0_combout\ & (\ULA|Mux11~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux4~0_combout\,
	datac => \ULA|Mux11~1_combout\,
	datad => \MemDados|q\(20),
	combout => \MuxULAMem|C[20]~20_combout\);

-- Location: FF_X52_Y39_N27
\BancoReg|ram[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[20]~20_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][20]~q\);

-- Location: LCCOMB_X53_Y39_N26
\BancoReg|Mux43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux43~2_combout\ = (\InstMem|ram~38_combout\ & (!\InstMem|ram~44_combout\)) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & (\BancoReg|ram[5][20]~q\)) # (!\InstMem|ram~44_combout\ & ((\BancoReg|ram[0][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \InstMem|ram~44_combout\,
	datac => \BancoReg|ram[5][20]~q\,
	datad => \BancoReg|ram[0][20]~q\,
	combout => \BancoReg|Mux43~2_combout\);

-- Location: LCCOMB_X53_Y39_N0
\muxRtImm|C[20]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[20]~101_combout\ = (!\InstMem|ram~44_combout\ & (\BancoReg|Mux43~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~44_combout\,
	datab => \InstMem|ram~38_combout\,
	datac => \BancoReg|Mux43~2_combout\,
	datad => \PC|DOUT\(1),
	combout => \muxRtImm|C[20]~101_combout\);

-- Location: LCCOMB_X53_Y42_N10
\ULA|Add1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~43_combout\ = (\ULA|Add1~42\ & (\UCULA|Mux5~1_combout\ $ ((!\muxRtImm|C[21]~100_combout\)))) # (!\ULA|Add1~42\ & ((\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[21]~100_combout\)) # (GND)))
-- \ULA|Add1~44\ = CARRY((\UCULA|Mux5~1_combout\ $ (!\muxRtImm|C[21]~100_combout\)) # (!\ULA|Add1~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux5~1_combout\,
	datab => \muxRtImm|C[21]~100_combout\,
	datad => VCC,
	cin => \ULA|Add1~42\,
	combout => \ULA|Add1~43_combout\,
	cout => \ULA|Add1~44\);

-- Location: LCCOMB_X55_Y42_N10
\ULA|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~43_combout\ = (\ULA|Add0~42\ & (\UCULA|Mux4~1_combout\ $ ((!\BancoReg|Mux10~1_combout\)))) # (!\ULA|Add0~42\ & ((\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux10~1_combout\)) # (GND)))
-- \ULA|Add0~44\ = CARRY((\UCULA|Mux4~1_combout\ $ (!\BancoReg|Mux10~1_combout\)) # (!\ULA|Add0~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux4~1_combout\,
	datab => \BancoReg|Mux10~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~42\,
	combout => \ULA|Add0~43_combout\,
	cout => \ULA|Add0~44\);

-- Location: LCCOMB_X55_Y39_N8
\ULA|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add1~43_combout\) # (\ULA|Add0~43_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add1~43_combout\ & \ULA|Add0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \ULA|Add1~43_combout\,
	datad => \ULA|Add0~43_combout\,
	combout => \ULA|Mux10~0_combout\);

-- Location: LCCOMB_X54_Y42_N10
\ULA|tempAdd[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[21]~42_combout\ = (\ULA|Add1~43_combout\ & ((\ULA|Add0~43_combout\ & (\ULA|tempAdd[20]~41\ & VCC)) # (!\ULA|Add0~43_combout\ & (!\ULA|tempAdd[20]~41\)))) # (!\ULA|Add1~43_combout\ & ((\ULA|Add0~43_combout\ & (!\ULA|tempAdd[20]~41\)) # 
-- (!\ULA|Add0~43_combout\ & ((\ULA|tempAdd[20]~41\) # (GND)))))
-- \ULA|tempAdd[21]~43\ = CARRY((\ULA|Add1~43_combout\ & (!\ULA|Add0~43_combout\ & !\ULA|tempAdd[20]~41\)) # (!\ULA|Add1~43_combout\ & ((!\ULA|tempAdd[20]~41\) # (!\ULA|Add0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~43_combout\,
	datab => \ULA|Add0~43_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[20]~41\,
	combout => \ULA|tempAdd[21]~42_combout\,
	cout => \ULA|tempAdd[21]~43\);

-- Location: LCCOMB_X55_Y39_N30
\ULA|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~1_combout\ = (\ULA|Mux10~0_combout\) # ((!\UCULA|Mux7~0_combout\ & (\UCULA|Mux6~0_combout\ & \ULA|tempAdd[21]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \ULA|Mux10~0_combout\,
	datad => \ULA|tempAdd[21]~42_combout\,
	combout => \ULA|Mux10~1_combout\);

-- Location: LCCOMB_X56_Y39_N4
\BancoReg|Mux42~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux42~3_combout\ = (\BancoReg|Mux42~2_combout\ & ((!\InstMem|ram~38_combout\) # (!\PC|DOUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \InstMem|ram~38_combout\,
	datad => \BancoReg|Mux42~2_combout\,
	combout => \BancoReg|Mux42~3_combout\);

-- Location: LCCOMB_X58_Y47_N20
\MemDados|ram~827feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~827feeder_combout\ = \BancoReg|Mux42~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux42~3_combout\,
	combout => \MemDados|ram~827feeder_combout\);

-- Location: FF_X58_Y47_N21
\MemDados|ram~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~827feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~827_q\);

-- Location: LCCOMB_X59_Y39_N0
\MemDados|ram~699feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~699feeder_combout\ = \BancoReg|Mux42~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux42~3_combout\,
	combout => \MemDados|ram~699feeder_combout\);

-- Location: FF_X59_Y39_N1
\MemDados|ram~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~699feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~699_q\);

-- Location: FF_X58_Y39_N1
\MemDados|ram~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux42~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~571_q\);

-- Location: LCCOMB_X58_Y39_N0
\MemDados|ram~1507\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1507_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~699_q\) # ((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~571_q\ & !\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~699_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~571_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1507_combout\);

-- Location: FF_X58_Y39_N19
\MemDados|ram~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux42~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~955_q\);

-- Location: LCCOMB_X58_Y39_N18
\MemDados|ram~1508\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1508_combout\ = (\MemDados|ram~1507_combout\ & (((\MemDados|ram~955_q\) # (!\ULA|Mux28~1_combout\)))) # (!\MemDados|ram~1507_combout\ & (\MemDados|ram~827_q\ & ((\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~827_q\,
	datab => \MemDados|ram~1507_combout\,
	datac => \MemDados|ram~955_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1508_combout\);

-- Location: LCCOMB_X57_Y45_N28
\MemDados|ram~891feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~891feeder_combout\ = \BancoReg|Mux42~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux42~3_combout\,
	combout => \MemDados|ram~891feeder_combout\);

-- Location: FF_X57_Y45_N29
\MemDados|ram~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~891feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~891_q\);

-- Location: FF_X56_Y46_N15
\MemDados|ram~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux42~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1019_q\);

-- Location: LCCOMB_X58_Y45_N14
\MemDados|ram~763feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~763feeder_combout\ = \BancoReg|Mux42~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux42~3_combout\,
	combout => \MemDados|ram~763feeder_combout\);

-- Location: FF_X58_Y45_N15
\MemDados|ram~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~763feeder_combout\,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~763_q\);

-- Location: FF_X56_Y46_N13
\MemDados|ram~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux42~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~635_q\);

-- Location: LCCOMB_X56_Y46_N12
\MemDados|ram~1505\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1505_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~763_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~635_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~763_q\,
	datac => \MemDados|ram~635_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1505_combout\);

-- Location: LCCOMB_X56_Y46_N14
\MemDados|ram~1506\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1506_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1505_combout\ & ((\MemDados|ram~1019_q\))) # (!\MemDados|ram~1505_combout\ & (\MemDados|ram~891_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~891_q\,
	datac => \MemDados|ram~1019_q\,
	datad => \MemDados|ram~1505_combout\,
	combout => \MemDados|ram~1506_combout\);

-- Location: LCCOMB_X61_Y39_N26
\MemDados|ram~1509\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1509_combout\ = (\ULA|Mux31~2_combout\ & (\ULA|Mux30~1_combout\)) # (!\ULA|Mux31~2_combout\ & ((\ULA|Mux30~1_combout\ & ((\MemDados|ram~1506_combout\))) # (!\ULA|Mux30~1_combout\ & (\MemDados|ram~1508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~1508_combout\,
	datad => \MemDados|ram~1506_combout\,
	combout => \MemDados|ram~1509_combout\);

-- Location: LCCOMB_X67_Y42_N22
\MemDados|ram~859feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~859feeder_combout\ = \BancoReg|Mux42~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux42~3_combout\,
	combout => \MemDados|ram~859feeder_combout\);

-- Location: FF_X67_Y42_N23
\MemDados|ram~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~859feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~859_q\);

-- Location: FF_X61_Y39_N11
\MemDados|ram~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux42~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~603_q\);

-- Location: LCCOMB_X61_Y39_N10
\MemDados|ram~1503\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1503_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~859_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~603_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~859_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~603_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1503_combout\);

-- Location: FF_X61_Y39_N21
\MemDados|ram~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux42~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~987_q\);

-- Location: LCCOMB_X63_Y42_N0
\MemDados|ram~731feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~731feeder_combout\ = \BancoReg|Mux42~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux42~3_combout\,
	combout => \MemDados|ram~731feeder_combout\);

-- Location: FF_X63_Y42_N1
\MemDados|ram~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~731feeder_combout\,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~731_q\);

-- Location: LCCOMB_X61_Y39_N20
\MemDados|ram~1504\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1504_combout\ = (\MemDados|ram~1503_combout\ & (((\MemDados|ram~987_q\)) # (!\ULA|Mux29~1_combout\))) # (!\MemDados|ram~1503_combout\ & (\ULA|Mux29~1_combout\ & ((\MemDados|ram~731_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1503_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~987_q\,
	datad => \MemDados|ram~731_q\,
	combout => \MemDados|ram~1504_combout\);

-- Location: LCCOMB_X59_Y46_N12
\MemDados|ram~795feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~795feeder_combout\ = \BancoReg|Mux42~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux42~3_combout\,
	combout => \MemDados|ram~795feeder_combout\);

-- Location: FF_X59_Y46_N13
\MemDados|ram~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~795feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~795_q\);

-- Location: LCCOMB_X60_Y46_N24
\MemDados|ram~923feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~923feeder_combout\ = \BancoReg|Mux42~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux42~3_combout\,
	combout => \MemDados|ram~923feeder_combout\);

-- Location: FF_X60_Y46_N25
\MemDados|ram~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~923feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~923_q\);

-- Location: FF_X60_Y46_N27
\MemDados|ram~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux42~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~667_q\);

-- Location: LCCOMB_X60_Y46_N26
\MemDados|ram~1510\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1510_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~923_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~667_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~923_q\,
	datac => \MemDados|ram~667_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1510_combout\);

-- Location: FF_X59_Y43_N7
\MemDados|ram~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux42~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1051_q\);

-- Location: LCCOMB_X59_Y43_N6
\MemDados|ram~1511\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1511_combout\ = (\MemDados|ram~1510_combout\ & (((\MemDados|ram~1051_q\) # (!\ULA|Mux29~1_combout\)))) # (!\MemDados|ram~1510_combout\ & (\MemDados|ram~795_q\ & ((\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~795_q\,
	datab => \MemDados|ram~1510_combout\,
	datac => \MemDados|ram~1051_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1511_combout\);

-- Location: LCCOMB_X61_Y39_N0
\MemDados|ram~1512\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1512_combout\ = (\MemDados|ram~1509_combout\ & (((\MemDados|ram~1511_combout\) # (!\ULA|Mux31~2_combout\)))) # (!\MemDados|ram~1509_combout\ & (\MemDados|ram~1504_combout\ & ((\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1509_combout\,
	datab => \MemDados|ram~1504_combout\,
	datac => \MemDados|ram~1511_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1512_combout\);

-- Location: LCCOMB_X61_Y43_N22
\MemDados|ram~539feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~539feeder_combout\ = \BancoReg|Mux42~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux42~3_combout\,
	combout => \MemDados|ram~539feeder_combout\);

-- Location: FF_X61_Y43_N23
\MemDados|ram~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~539feeder_combout\,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~539_q\);

-- Location: LCCOMB_X62_Y41_N24
\MemDados|ram~507feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~507feeder_combout\ = \BancoReg|Mux42~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux42~3_combout\,
	combout => \MemDados|ram~507feeder_combout\);

-- Location: FF_X62_Y41_N25
\MemDados|ram~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~507feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~507_q\);

-- Location: LCCOMB_X61_Y42_N22
\MemDados|ram~475feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~475feeder_combout\ = \BancoReg|Mux42~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux42~3_combout\,
	combout => \MemDados|ram~475feeder_combout\);

-- Location: FF_X61_Y42_N23
\MemDados|ram~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~475feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~475_q\);

-- Location: LCCOMB_X61_Y43_N8
\MemDados|ram~443feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~443feeder_combout\ = \BancoReg|Mux42~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux42~3_combout\,
	combout => \MemDados|ram~443feeder_combout\);

-- Location: FF_X61_Y43_N9
\MemDados|ram~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~443feeder_combout\,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~443_q\);

-- Location: LCCOMB_X62_Y39_N8
\MemDados|ram~1520\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1520_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~475_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~443_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~475_q\,
	datac => \MemDados|ram~443_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1520_combout\);

-- Location: LCCOMB_X62_Y39_N6
\MemDados|ram~1521\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1521_combout\ = (\MemDados|ram~1520_combout\ & ((\MemDados|ram~539_q\) # ((!\ULA|Mux30~1_combout\)))) # (!\MemDados|ram~1520_combout\ & (((\MemDados|ram~507_q\ & \ULA|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~539_q\,
	datab => \MemDados|ram~507_q\,
	datac => \MemDados|ram~1520_combout\,
	datad => \ULA|Mux30~1_combout\,
	combout => \MemDados|ram~1521_combout\);

-- Location: LCCOMB_X57_Y38_N22
\MemDados|ram~219feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~219feeder_combout\ = \BancoReg|Mux42~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux42~3_combout\,
	combout => \MemDados|ram~219feeder_combout\);

-- Location: FF_X57_Y38_N23
\MemDados|ram~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~219feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~219_q\);

-- Location: FF_X61_Y38_N31
\MemDados|ram~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux42~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~187_q\);

-- Location: LCCOMB_X61_Y38_N30
\MemDados|ram~1513\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1513_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~219_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~187_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~219_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~187_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1513_combout\);

-- Location: FF_X61_Y38_N29
\MemDados|ram~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux42~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~251_q\);

-- Location: FF_X59_Y40_N25
\MemDados|ram~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux42~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~283_q\);

-- Location: LCCOMB_X61_Y38_N28
\MemDados|ram~1514\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1514_combout\ = (\MemDados|ram~1513_combout\ & (((\MemDados|ram~283_q\)) # (!\ULA|Mux30~1_combout\))) # (!\MemDados|ram~1513_combout\ & (\ULA|Mux30~1_combout\ & (\MemDados|ram~251_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1513_combout\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~251_q\,
	datad => \MemDados|ram~283_q\,
	combout => \MemDados|ram~1514_combout\);

-- Location: LCCOMB_X56_Y42_N30
\MemDados|ram~91feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~91feeder_combout\ = \BancoReg|Mux42~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux42~3_combout\,
	combout => \MemDados|ram~91feeder_combout\);

-- Location: FF_X56_Y42_N31
\MemDados|ram~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~91feeder_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~91_q\);

-- Location: FF_X56_Y39_N21
\MemDados|ram~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux42~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~155_q\);

-- Location: LCCOMB_X56_Y42_N28
\MemDados|ram~1810\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1810_combout\ = !\BancoReg|Mux42~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux42~3_combout\,
	combout => \MemDados|ram~1810_combout\);

-- Location: FF_X56_Y42_N29
\MemDados|ram~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1810_combout\,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~59_q\);

-- Location: FF_X56_Y39_N7
\MemDados|ram~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux42~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~123_q\);

-- Location: LCCOMB_X56_Y39_N6
\MemDados|ram~1517\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1517_combout\ = (\ULA|Mux30~1_combout\ & (((\MemDados|ram~123_q\) # (\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (!\MemDados|ram~59_q\ & ((!\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~59_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~123_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1517_combout\);

-- Location: LCCOMB_X56_Y39_N20
\MemDados|ram~1518\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1518_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1517_combout\ & ((\MemDados|ram~155_q\))) # (!\MemDados|ram~1517_combout\ & (\MemDados|ram~91_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~91_q\,
	datac => \MemDados|ram~155_q\,
	datad => \MemDados|ram~1517_combout\,
	combout => \MemDados|ram~1518_combout\);

-- Location: LCCOMB_X60_Y41_N30
\MemDados|ram~347feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~347feeder_combout\ = \BancoReg|Mux42~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux42~3_combout\,
	combout => \MemDados|ram~347feeder_combout\);

-- Location: FF_X60_Y41_N31
\MemDados|ram~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~347feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~347_q\);

-- Location: FF_X60_Y41_N21
\MemDados|ram~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux42~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~411_q\);

-- Location: LCCOMB_X57_Y44_N24
\MemDados|ram~379feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~379feeder_combout\ = \BancoReg|Mux42~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux42~3_combout\,
	combout => \MemDados|ram~379feeder_combout\);

-- Location: FF_X57_Y44_N25
\MemDados|ram~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~379feeder_combout\,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~379_q\);

-- Location: FF_X59_Y44_N15
\MemDados|ram~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux42~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~315_q\);

-- Location: LCCOMB_X59_Y44_N14
\MemDados|ram~1515\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1515_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~379_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~315_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~379_q\,
	datac => \MemDados|ram~315_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1515_combout\);

-- Location: LCCOMB_X60_Y41_N20
\MemDados|ram~1516\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1516_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1515_combout\ & ((\MemDados|ram~411_q\))) # (!\MemDados|ram~1515_combout\ & (\MemDados|ram~347_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~347_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~411_q\,
	datad => \MemDados|ram~1515_combout\,
	combout => \MemDados|ram~1516_combout\);

-- Location: LCCOMB_X61_Y39_N14
\MemDados|ram~1519\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1519_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & ((\MemDados|ram~1516_combout\))) # (!\ULA|Mux28~1_combout\ & (\MemDados|ram~1518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~1518_combout\,
	datac => \MemDados|ram~1516_combout\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1519_combout\);

-- Location: LCCOMB_X61_Y39_N12
\MemDados|ram~1522\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1522_combout\ = (\MemDados|ram~1519_combout\ & ((\MemDados|ram~1521_combout\) # ((!\ULA|Mux29~1_combout\)))) # (!\MemDados|ram~1519_combout\ & (((\MemDados|ram~1514_combout\ & \ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1521_combout\,
	datab => \MemDados|ram~1514_combout\,
	datac => \MemDados|ram~1519_combout\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1522_combout\);

-- Location: LCCOMB_X61_Y39_N2
\MemDados|ram~1523\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1523_combout\ = (\ULA|Mux27~1_combout\ & (\MemDados|ram~1512_combout\)) # (!\ULA|Mux27~1_combout\ & ((\MemDados|ram~1522_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|ram~1512_combout\,
	datac => \MemDados|ram~1522_combout\,
	datad => \ULA|Mux27~1_combout\,
	combout => \MemDados|ram~1523_combout\);

-- Location: LCCOMB_X61_Y39_N24
\MemDados|q[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(21) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|ram~1523_combout\))) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|q\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|q\(21),
	datac => \MemDados|ram~1523_combout\,
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(21));

-- Location: LCCOMB_X55_Y39_N0
\MuxULAMem|C[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[21]~21_combout\ = (\UCFD|Mux4~0_combout\ & ((\MemDados|q\(21)))) # (!\UCFD|Mux4~0_combout\ & (\ULA|Mux10~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UCFD|Mux4~0_combout\,
	datac => \ULA|Mux10~1_combout\,
	datad => \MemDados|q\(21),
	combout => \MuxULAMem|C[21]~21_combout\);

-- Location: FF_X54_Y39_N27
\BancoReg|ram[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[21]~21_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][21]~q\);

-- Location: LCCOMB_X54_Y39_N8
\BancoReg|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux10~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][21]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (\BancoReg|ram[0][21]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][21]~q\,
	datab => \PC|DOUT\(1),
	datac => \PC|DOUT\(0),
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux10~0_combout\);

-- Location: LCCOMB_X54_Y39_N18
\BancoReg|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux10~1_combout\ = (\BancoReg|Mux10~0_combout\) # ((\BancoReg|ram[4][21]~q\ & \InstMem|ram~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[4][21]~q\,
	datac => \InstMem|ram~42_combout\,
	datad => \BancoReg|Mux10~0_combout\,
	combout => \BancoReg|Mux10~1_combout\);

-- Location: LCCOMB_X55_Y42_N12
\ULA|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~45_combout\ = (\ULA|Add0~44\ & ((\BancoReg|Mux9~1_combout\ $ (\UCULA|Mux4~1_combout\)))) # (!\ULA|Add0~44\ & (\BancoReg|Mux9~1_combout\ $ (\UCULA|Mux4~1_combout\ $ (VCC))))
-- \ULA|Add0~46\ = CARRY((!\ULA|Add0~44\ & (\BancoReg|Mux9~1_combout\ $ (\UCULA|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux9~1_combout\,
	datab => \UCULA|Mux4~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~44\,
	combout => \ULA|Add0~45_combout\,
	cout => \ULA|Add0~46\);

-- Location: LCCOMB_X53_Y42_N12
\ULA|Add1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~45_combout\ = (\ULA|Add1~44\ & ((\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[22]~99_combout\)))) # (!\ULA|Add1~44\ & (\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[22]~99_combout\ $ (VCC))))
-- \ULA|Add1~46\ = CARRY((!\ULA|Add1~44\ & (\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[22]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux5~1_combout\,
	datab => \muxRtImm|C[22]~99_combout\,
	datad => VCC,
	cin => \ULA|Add1~44\,
	combout => \ULA|Add1~45_combout\,
	cout => \ULA|Add1~46\);

-- Location: LCCOMB_X55_Y38_N28
\ULA|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add0~45_combout\) # (\ULA|Add1~45_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add0~45_combout\ & \ULA|Add1~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|Add0~45_combout\,
	datad => \ULA|Add1~45_combout\,
	combout => \ULA|Mux9~0_combout\);

-- Location: LCCOMB_X54_Y42_N12
\ULA|tempAdd[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[22]~44_combout\ = ((\ULA|Add1~45_combout\ $ (\ULA|Add0~45_combout\ $ (!\ULA|tempAdd[21]~43\)))) # (GND)
-- \ULA|tempAdd[22]~45\ = CARRY((\ULA|Add1~45_combout\ & ((\ULA|Add0~45_combout\) # (!\ULA|tempAdd[21]~43\))) # (!\ULA|Add1~45_combout\ & (\ULA|Add0~45_combout\ & !\ULA|tempAdd[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~45_combout\,
	datab => \ULA|Add0~45_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[21]~43\,
	combout => \ULA|tempAdd[22]~44_combout\,
	cout => \ULA|tempAdd[22]~45\);

-- Location: LCCOMB_X55_Y38_N14
\ULA|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~1_combout\ = (\ULA|Mux9~0_combout\) # ((\UCULA|Mux6~0_combout\ & (!\UCULA|Mux7~0_combout\ & \ULA|tempAdd[22]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \ULA|Mux9~0_combout\,
	datac => \UCULA|Mux7~0_combout\,
	datad => \ULA|tempAdd[22]~44_combout\,
	combout => \ULA|Mux9~1_combout\);

-- Location: LCCOMB_X54_Y40_N14
\BancoReg|Mux41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux41~3_combout\ = (\BancoReg|Mux41~2_combout\ & ((!\InstMem|ram~38_combout\) # (!\PC|DOUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(1),
	datac => \InstMem|ram~38_combout\,
	datad => \BancoReg|Mux41~2_combout\,
	combout => \BancoReg|Mux41~3_combout\);

-- Location: LCCOMB_X56_Y42_N22
\MemDados|ram~92feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~92feeder_combout\ = \BancoReg|Mux41~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux41~3_combout\,
	combout => \MemDados|ram~92feeder_combout\);

-- Location: FF_X56_Y42_N23
\MemDados|ram~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~92feeder_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~92_q\);

-- Location: FF_X56_Y42_N21
\MemDados|ram~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux41~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~60_q\);

-- Location: LCCOMB_X56_Y42_N20
\MemDados|ram~1538\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1538_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~92_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~60_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~92_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~60_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1538_combout\);

-- Location: FF_X55_Y38_N1
\MemDados|ram~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux41~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~156_q\);

-- Location: LCCOMB_X57_Y39_N26
\MemDados|ram~1811\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1811_combout\ = !\BancoReg|Mux41~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux41~3_combout\,
	combout => \MemDados|ram~1811_combout\);

-- Location: FF_X57_Y39_N27
\MemDados|ram~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1811_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~124_q\);

-- Location: LCCOMB_X55_Y38_N0
\MemDados|ram~1539\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1539_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1538_combout\ & (\MemDados|ram~156_q\)) # (!\MemDados|ram~1538_combout\ & ((!\MemDados|ram~124_q\))))) # (!\ULA|Mux30~1_combout\ & (\MemDados|ram~1538_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~1538_combout\,
	datac => \MemDados|ram~156_q\,
	datad => \MemDados|ram~124_q\,
	combout => \MemDados|ram~1539_combout\);

-- Location: FF_X58_Y38_N5
\MemDados|ram~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux41~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~188_q\);

-- Location: FF_X54_Y38_N9
\MemDados|ram~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux41~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~252_q\);

-- Location: LCCOMB_X54_Y38_N8
\MemDados|ram~1536\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1536_combout\ = (\ULA|Mux30~1_combout\ & (((\MemDados|ram~252_q\) # (\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (\MemDados|ram~188_q\ & ((!\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~188_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~252_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1536_combout\);

-- Location: LCCOMB_X57_Y38_N28
\MemDados|ram~220feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~220feeder_combout\ = \BancoReg|Mux41~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux41~3_combout\,
	combout => \MemDados|ram~220feeder_combout\);

-- Location: FF_X57_Y38_N29
\MemDados|ram~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~220feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~220_q\);

-- Location: LCCOMB_X58_Y40_N0
\MemDados|ram~284feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~284feeder_combout\ = \BancoReg|Mux41~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux41~3_combout\,
	combout => \MemDados|ram~284feeder_combout\);

-- Location: FF_X58_Y40_N1
\MemDados|ram~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~284feeder_combout\,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~284_q\);

-- Location: LCCOMB_X55_Y38_N26
\MemDados|ram~1537\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1537_combout\ = (\MemDados|ram~1536_combout\ & (((\MemDados|ram~284_q\) # (!\ULA|Mux31~2_combout\)))) # (!\MemDados|ram~1536_combout\ & (\MemDados|ram~220_q\ & (\ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1536_combout\,
	datab => \MemDados|ram~220_q\,
	datac => \ULA|Mux31~2_combout\,
	datad => \MemDados|ram~284_q\,
	combout => \MemDados|ram~1537_combout\);

-- Location: LCCOMB_X55_Y38_N2
\MemDados|ram~1540\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1540_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\) # (\MemDados|ram~1537_combout\)))) # (!\ULA|Mux29~1_combout\ & (\MemDados|ram~1539_combout\ & (!\ULA|Mux28~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~1539_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \MemDados|ram~1537_combout\,
	combout => \MemDados|ram~1540_combout\);

-- Location: LCCOMB_X63_Y44_N18
\MemDados|ram~412feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~412feeder_combout\ = \BancoReg|Mux41~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux41~3_combout\,
	combout => \MemDados|ram~412feeder_combout\);

-- Location: FF_X63_Y44_N19
\MemDados|ram~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~412feeder_combout\,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~412_q\);

-- Location: FF_X61_Y44_N29
\MemDados|ram~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux41~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~380_q\);

-- Location: LCCOMB_X59_Y41_N16
\MemDados|ram~348feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~348feeder_combout\ = \BancoReg|Mux41~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux41~3_combout\,
	combout => \MemDados|ram~348feeder_combout\);

-- Location: FF_X59_Y41_N17
\MemDados|ram~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~348feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~348_q\);

-- Location: FF_X61_Y44_N7
\MemDados|ram~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux41~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~316_q\);

-- Location: LCCOMB_X61_Y44_N6
\MemDados|ram~1534\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1534_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~348_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~316_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~348_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~316_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1534_combout\);

-- Location: LCCOMB_X61_Y44_N28
\MemDados|ram~1535\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1535_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1534_combout\ & (\MemDados|ram~412_q\)) # (!\MemDados|ram~1534_combout\ & ((\MemDados|ram~380_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~412_q\,
	datac => \MemDados|ram~380_q\,
	datad => \MemDados|ram~1534_combout\,
	combout => \MemDados|ram~1535_combout\);

-- Location: LCCOMB_X61_Y40_N26
\MemDados|ram~476feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~476feeder_combout\ = \BancoReg|Mux41~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux41~3_combout\,
	combout => \MemDados|ram~476feeder_combout\);

-- Location: FF_X61_Y40_N27
\MemDados|ram~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~476feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~476_q\);

-- Location: FF_X61_Y43_N7
\MemDados|ram~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux41~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~540_q\);

-- Location: FF_X62_Y41_N15
\MemDados|ram~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux41~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~508_q\);

-- Location: FF_X61_Y43_N25
\MemDados|ram~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux41~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~444_q\);

-- Location: LCCOMB_X61_Y43_N24
\MemDados|ram~1541\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1541_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~508_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~444_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~508_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~444_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1541_combout\);

-- Location: LCCOMB_X61_Y43_N6
\MemDados|ram~1542\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1542_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1541_combout\ & ((\MemDados|ram~540_q\))) # (!\MemDados|ram~1541_combout\ & (\MemDados|ram~476_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~476_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~540_q\,
	datad => \MemDados|ram~1541_combout\,
	combout => \MemDados|ram~1542_combout\);

-- Location: LCCOMB_X55_Y38_N16
\MemDados|ram~1543\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1543_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1540_combout\ & ((\MemDados|ram~1542_combout\))) # (!\MemDados|ram~1540_combout\ & (\MemDados|ram~1535_combout\)))) # (!\ULA|Mux28~1_combout\ & (\MemDados|ram~1540_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~1540_combout\,
	datac => \MemDados|ram~1535_combout\,
	datad => \MemDados|ram~1542_combout\,
	combout => \MemDados|ram~1543_combout\);

-- Location: LCCOMB_X58_Y46_N18
\MemDados|ram~1020feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1020feeder_combout\ = \BancoReg|Mux41~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux41~3_combout\,
	combout => \MemDados|ram~1020feeder_combout\);

-- Location: FF_X58_Y46_N19
\MemDados|ram~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1020feeder_combout\,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1020_q\);

-- Location: LCCOMB_X57_Y45_N6
\MemDados|ram~892feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~892feeder_combout\ = \BancoReg|Mux41~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux41~3_combout\,
	combout => \MemDados|ram~892feeder_combout\);

-- Location: FF_X57_Y45_N7
\MemDados|ram~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~892feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~892_q\);

-- Location: FF_X57_Y46_N7
\MemDados|ram~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux41~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~636_q\);

-- Location: LCCOMB_X57_Y46_N6
\MemDados|ram~1524\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1524_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~892_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~636_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~892_q\,
	datac => \MemDados|ram~636_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1524_combout\);

-- Location: FF_X58_Y45_N25
\MemDados|ram~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux41~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~764_q\);

-- Location: LCCOMB_X58_Y45_N24
\MemDados|ram~1525\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1525_combout\ = (\MemDados|ram~1524_combout\ & ((\MemDados|ram~1020_q\) # ((!\ULA|Mux29~1_combout\)))) # (!\MemDados|ram~1524_combout\ & (((\MemDados|ram~764_q\ & \ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1020_q\,
	datab => \MemDados|ram~1524_combout\,
	datac => \MemDados|ram~764_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1525_combout\);

-- Location: LCCOMB_X59_Y39_N18
\MemDados|ram~700feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~700feeder_combout\ = \BancoReg|Mux41~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux41~3_combout\,
	combout => \MemDados|ram~700feeder_combout\);

-- Location: FF_X59_Y39_N19
\MemDados|ram~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~700feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~700_q\);

-- Location: FF_X58_Y39_N31
\MemDados|ram~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux41~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~956_q\);

-- Location: FF_X58_Y42_N1
\MemDados|ram~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux41~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~828_q\);

-- Location: FF_X58_Y39_N17
\MemDados|ram~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux41~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~572_q\);

-- Location: LCCOMB_X58_Y39_N16
\MemDados|ram~1528\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1528_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~828_q\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~572_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~828_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~572_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1528_combout\);

-- Location: LCCOMB_X58_Y39_N30
\MemDados|ram~1529\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1529_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1528_combout\ & ((\MemDados|ram~956_q\))) # (!\MemDados|ram~1528_combout\ & (\MemDados|ram~700_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~700_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~956_q\,
	datad => \MemDados|ram~1528_combout\,
	combout => \MemDados|ram~1529_combout\);

-- Location: LCCOMB_X67_Y42_N8
\MemDados|ram~860feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~860feeder_combout\ = \BancoReg|Mux41~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux41~3_combout\,
	combout => \MemDados|ram~860feeder_combout\);

-- Location: FF_X67_Y42_N9
\MemDados|ram~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~860feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~860_q\);

-- Location: FF_X62_Y40_N21
\MemDados|ram~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux41~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~988_q\);

-- Location: LCCOMB_X63_Y42_N22
\MemDados|ram~732feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~732feeder_combout\ = \BancoReg|Mux41~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux41~3_combout\,
	combout => \MemDados|ram~732feeder_combout\);

-- Location: FF_X63_Y42_N23
\MemDados|ram~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~732feeder_combout\,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~732_q\);

-- Location: FF_X62_Y40_N7
\MemDados|ram~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux41~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~604_q\);

-- Location: LCCOMB_X62_Y40_N6
\MemDados|ram~1526\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1526_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~732_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~604_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~732_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~604_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1526_combout\);

-- Location: LCCOMB_X62_Y40_N20
\MemDados|ram~1527\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1527_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1526_combout\ & ((\MemDados|ram~988_q\))) # (!\MemDados|ram~1526_combout\ & (\MemDados|ram~860_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~860_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~988_q\,
	datad => \MemDados|ram~1526_combout\,
	combout => \MemDados|ram~1527_combout\);

-- Location: LCCOMB_X55_Y38_N18
\MemDados|ram~1530\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1530_combout\ = (\ULA|Mux31~2_combout\ & (((\MemDados|ram~1527_combout\) # (\ULA|Mux30~1_combout\)))) # (!\ULA|Mux31~2_combout\ & (\MemDados|ram~1529_combout\ & ((!\ULA|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1529_combout\,
	datab => \MemDados|ram~1527_combout\,
	datac => \ULA|Mux31~2_combout\,
	datad => \ULA|Mux30~1_combout\,
	combout => \MemDados|ram~1530_combout\);

-- Location: LCCOMB_X60_Y46_N16
\MemDados|ram~924feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~924feeder_combout\ = \BancoReg|Mux41~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux41~3_combout\,
	combout => \MemDados|ram~924feeder_combout\);

-- Location: FF_X60_Y46_N17
\MemDados|ram~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~924feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~924_q\);

-- Location: FF_X61_Y46_N19
\MemDados|ram~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux41~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1052_q\);

-- Location: LCCOMB_X61_Y46_N4
\MemDados|ram~796feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~796feeder_combout\ = \BancoReg|Mux41~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux41~3_combout\,
	combout => \MemDados|ram~796feeder_combout\);

-- Location: FF_X61_Y46_N5
\MemDados|ram~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~796feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~796_q\);

-- Location: FF_X60_Y46_N15
\MemDados|ram~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux41~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~668_q\);

-- Location: LCCOMB_X60_Y46_N14
\MemDados|ram~1531\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1531_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~796_q\) # ((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~668_q\ & !\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~796_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~668_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1531_combout\);

-- Location: LCCOMB_X61_Y46_N18
\MemDados|ram~1532\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1532_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1531_combout\ & ((\MemDados|ram~1052_q\))) # (!\MemDados|ram~1531_combout\ & (\MemDados|ram~924_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~924_q\,
	datac => \MemDados|ram~1052_q\,
	datad => \MemDados|ram~1531_combout\,
	combout => \MemDados|ram~1532_combout\);

-- Location: LCCOMB_X55_Y38_N8
\MemDados|ram~1533\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1533_combout\ = (\MemDados|ram~1530_combout\ & (((\MemDados|ram~1532_combout\) # (!\ULA|Mux30~1_combout\)))) # (!\MemDados|ram~1530_combout\ & (\MemDados|ram~1525_combout\ & ((\ULA|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1525_combout\,
	datab => \MemDados|ram~1530_combout\,
	datac => \MemDados|ram~1532_combout\,
	datad => \ULA|Mux30~1_combout\,
	combout => \MemDados|ram~1533_combout\);

-- Location: LCCOMB_X55_Y38_N22
\MemDados|ram~1544\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1544_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1533_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1543_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|ram~1543_combout\,
	datac => \ULA|Mux27~1_combout\,
	datad => \MemDados|ram~1533_combout\,
	combout => \MemDados|ram~1544_combout\);

-- Location: LCCOMB_X55_Y38_N10
\MemDados|q[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(22) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|ram~1544_combout\)) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1544_combout\,
	datac => \UCFD|Mux4~0clkctrl_outclk\,
	datad => \MemDados|q\(22),
	combout => \MemDados|q\(22));

-- Location: LCCOMB_X55_Y38_N12
\MuxULAMem|C[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[22]~22_combout\ = (\UCFD|Mux4~0_combout\ & ((\MemDados|q\(22)))) # (!\UCFD|Mux4~0_combout\ & (\ULA|Mux9~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UCFD|Mux4~0_combout\,
	datac => \ULA|Mux9~1_combout\,
	datad => \MemDados|q\(22),
	combout => \MuxULAMem|C[22]~22_combout\);

-- Location: FF_X55_Y39_N11
\BancoReg|ram[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[22]~22_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][22]~q\);

-- Location: LCCOMB_X54_Y40_N18
\BancoReg|Mux41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux41~2_combout\ = (\InstMem|ram~38_combout\ & (((!\InstMem|ram~44_combout\)))) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & (\BancoReg|ram[5][22]~q\)) # (!\InstMem|ram~44_combout\ & ((\BancoReg|ram[0][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \BancoReg|ram[5][22]~q\,
	datac => \InstMem|ram~44_combout\,
	datad => \BancoReg|ram[0][22]~q\,
	combout => \BancoReg|Mux41~2_combout\);

-- Location: LCCOMB_X54_Y40_N2
\muxRtImm|C[22]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[22]~99_combout\ = (!\InstMem|ram~44_combout\ & (\BancoReg|Mux41~2_combout\ & ((!\InstMem|ram~38_combout\) # (!\PC|DOUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \InstMem|ram~38_combout\,
	datac => \InstMem|ram~44_combout\,
	datad => \BancoReg|Mux41~2_combout\,
	combout => \muxRtImm|C[22]~99_combout\);

-- Location: LCCOMB_X53_Y42_N14
\ULA|Add1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~47_combout\ = (\ULA|Add1~46\ & (\UCULA|Mux5~1_combout\ $ ((!\muxRtImm|C[23]~98_combout\)))) # (!\ULA|Add1~46\ & ((\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[23]~98_combout\)) # (GND)))
-- \ULA|Add1~48\ = CARRY((\UCULA|Mux5~1_combout\ $ (!\muxRtImm|C[23]~98_combout\)) # (!\ULA|Add1~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux5~1_combout\,
	datab => \muxRtImm|C[23]~98_combout\,
	datad => VCC,
	cin => \ULA|Add1~46\,
	combout => \ULA|Add1~47_combout\,
	cout => \ULA|Add1~48\);

-- Location: LCCOMB_X55_Y44_N0
\BancoReg|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux8~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][23]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (((\BancoReg|ram[0][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(0),
	datab => \BancoReg|ram[0][23]~q\,
	datac => \PC|DOUT\(1),
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux8~0_combout\);

-- Location: FF_X55_Y44_N7
\BancoReg|ram[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[23]~23_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][23]~q\);

-- Location: LCCOMB_X55_Y44_N6
\BancoReg|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux8~1_combout\ = (\BancoReg|Mux8~0_combout\) # ((\InstMem|ram~42_combout\ & \BancoReg|ram[4][23]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~42_combout\,
	datab => \BancoReg|Mux8~0_combout\,
	datac => \BancoReg|ram[4][23]~q\,
	combout => \BancoReg|Mux8~1_combout\);

-- Location: LCCOMB_X55_Y42_N14
\ULA|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~47_combout\ = (\ULA|Add0~46\ & (\BancoReg|Mux8~1_combout\ $ ((!\UCULA|Mux4~1_combout\)))) # (!\ULA|Add0~46\ & ((\BancoReg|Mux8~1_combout\ $ (\UCULA|Mux4~1_combout\)) # (GND)))
-- \ULA|Add0~48\ = CARRY((\BancoReg|Mux8~1_combout\ $ (!\UCULA|Mux4~1_combout\)) # (!\ULA|Add0~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux8~1_combout\,
	datab => \UCULA|Mux4~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~46\,
	combout => \ULA|Add0~47_combout\,
	cout => \ULA|Add0~48\);

-- Location: LCCOMB_X54_Y42_N14
\ULA|tempAdd[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[23]~46_combout\ = (\ULA|Add1~47_combout\ & ((\ULA|Add0~47_combout\ & (\ULA|tempAdd[22]~45\ & VCC)) # (!\ULA|Add0~47_combout\ & (!\ULA|tempAdd[22]~45\)))) # (!\ULA|Add1~47_combout\ & ((\ULA|Add0~47_combout\ & (!\ULA|tempAdd[22]~45\)) # 
-- (!\ULA|Add0~47_combout\ & ((\ULA|tempAdd[22]~45\) # (GND)))))
-- \ULA|tempAdd[23]~47\ = CARRY((\ULA|Add1~47_combout\ & (!\ULA|Add0~47_combout\ & !\ULA|tempAdd[22]~45\)) # (!\ULA|Add1~47_combout\ & ((!\ULA|tempAdd[22]~45\) # (!\ULA|Add0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~47_combout\,
	datab => \ULA|Add0~47_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[22]~45\,
	combout => \ULA|tempAdd[23]~46_combout\,
	cout => \ULA|tempAdd[23]~47\);

-- Location: LCCOMB_X53_Y41_N26
\ULA|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add1~47_combout\) # (\ULA|Add0~47_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add1~47_combout\ & \ULA|Add0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|Add1~47_combout\,
	datad => \ULA|Add0~47_combout\,
	combout => \ULA|Mux8~0_combout\);

-- Location: LCCOMB_X53_Y41_N4
\ULA|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~1_combout\ = (\ULA|Mux8~0_combout\) # ((\UCULA|Mux6~0_combout\ & (!\UCULA|Mux7~0_combout\ & \ULA|tempAdd[23]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|tempAdd[23]~46_combout\,
	datad => \ULA|Mux8~0_combout\,
	combout => \ULA|Mux8~1_combout\);

-- Location: LCCOMB_X53_Y41_N18
\MuxULAMem|C[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[23]~23_combout\ = (\UCFD|Mux4~0_combout\ & (\MemDados|q\(23))) # (!\UCFD|Mux4~0_combout\ & ((\ULA|Mux8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux4~0_combout\,
	datab => \MemDados|q\(23),
	datac => \ULA|Mux8~1_combout\,
	combout => \MuxULAMem|C[23]~23_combout\);

-- Location: FF_X53_Y41_N9
\BancoReg|ram[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[23]~23_combout\,
	sload => VCC,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][23]~q\);

-- Location: FF_X53_Y41_N15
\BancoReg|ram[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[23]~23_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][23]~q\);

-- Location: LCCOMB_X53_Y41_N12
\BancoReg|Mux40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux40~2_combout\ = (\InstMem|ram~38_combout\ & (((!\InstMem|ram~44_combout\)))) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & ((\BancoReg|ram[5][23]~q\))) # (!\InstMem|ram~44_combout\ & (\BancoReg|ram[0][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \BancoReg|ram[0][23]~q\,
	datac => \BancoReg|ram[5][23]~q\,
	datad => \InstMem|ram~44_combout\,
	combout => \BancoReg|Mux40~2_combout\);

-- Location: LCCOMB_X53_Y41_N6
\muxRtImm|C[23]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[23]~98_combout\ = (\BancoReg|Mux40~2_combout\ & (!\InstMem|ram~44_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux40~2_combout\,
	datab => \InstMem|ram~44_combout\,
	datac => \InstMem|ram~38_combout\,
	datad => \PC|DOUT\(1),
	combout => \muxRtImm|C[23]~98_combout\);

-- Location: LCCOMB_X53_Y42_N16
\ULA|Add1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~49_combout\ = (\ULA|Add1~48\ & ((\muxRtImm|C[24]~97_combout\ $ (\UCULA|Mux5~1_combout\)))) # (!\ULA|Add1~48\ & (\muxRtImm|C[24]~97_combout\ $ (\UCULA|Mux5~1_combout\ $ (VCC))))
-- \ULA|Add1~50\ = CARRY((!\ULA|Add1~48\ & (\muxRtImm|C[24]~97_combout\ $ (\UCULA|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtImm|C[24]~97_combout\,
	datab => \UCULA|Mux5~1_combout\,
	datad => VCC,
	cin => \ULA|Add1~48\,
	combout => \ULA|Add1~49_combout\,
	cout => \ULA|Add1~50\);

-- Location: LCCOMB_X55_Y42_N16
\ULA|Add0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~49_combout\ = (\ULA|Add0~48\ & ((\BancoReg|Mux7~1_combout\ $ (\UCULA|Mux4~1_combout\)))) # (!\ULA|Add0~48\ & (\BancoReg|Mux7~1_combout\ $ (\UCULA|Mux4~1_combout\ $ (VCC))))
-- \ULA|Add0~50\ = CARRY((!\ULA|Add0~48\ & (\BancoReg|Mux7~1_combout\ $ (\UCULA|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux7~1_combout\,
	datab => \UCULA|Mux4~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~48\,
	combout => \ULA|Add0~49_combout\,
	cout => \ULA|Add0~50\);

-- Location: LCCOMB_X54_Y42_N16
\ULA|tempAdd[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[24]~48_combout\ = ((\ULA|Add1~49_combout\ $ (\ULA|Add0~49_combout\ $ (!\ULA|tempAdd[23]~47\)))) # (GND)
-- \ULA|tempAdd[24]~49\ = CARRY((\ULA|Add1~49_combout\ & ((\ULA|Add0~49_combout\) # (!\ULA|tempAdd[23]~47\))) # (!\ULA|Add1~49_combout\ & (\ULA|Add0~49_combout\ & !\ULA|tempAdd[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~49_combout\,
	datab => \ULA|Add0~49_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[23]~47\,
	combout => \ULA|tempAdd[24]~48_combout\,
	cout => \ULA|tempAdd[24]~49\);

-- Location: LCCOMB_X56_Y40_N0
\ULA|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add0~49_combout\) # (\ULA|Add1~49_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add0~49_combout\ & \ULA|Add1~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|Add0~49_combout\,
	datad => \ULA|Add1~49_combout\,
	combout => \ULA|Mux7~0_combout\);

-- Location: LCCOMB_X56_Y40_N26
\ULA|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~1_combout\ = (\ULA|Mux7~0_combout\) # ((\UCULA|Mux6~0_combout\ & (!\UCULA|Mux7~0_combout\ & \ULA|tempAdd[24]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|tempAdd[24]~48_combout\,
	datad => \ULA|Mux7~0_combout\,
	combout => \ULA|Mux7~1_combout\);

-- Location: LCCOMB_X56_Y40_N24
\MuxULAMem|C[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[24]~24_combout\ = (\UCFD|Mux4~0_combout\ & (\MemDados|q\(24))) # (!\UCFD|Mux4~0_combout\ & ((\ULA|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|q\(24),
	datac => \ULA|Mux7~1_combout\,
	datad => \UCFD|Mux4~0_combout\,
	combout => \MuxULAMem|C[24]~24_combout\);

-- Location: FF_X52_Y42_N17
\BancoReg|ram[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[24]~24_combout\,
	sload => VCC,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][24]~q\);

-- Location: LCCOMB_X52_Y42_N6
\BancoReg|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux7~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][24]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (\BancoReg|ram[0][24]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][24]~q\,
	datab => \PC|DOUT\(0),
	datac => \PC|DOUT\(1),
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux7~0_combout\);

-- Location: FF_X52_Y42_N31
\BancoReg|ram[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[24]~24_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][24]~q\);

-- Location: LCCOMB_X52_Y42_N30
\BancoReg|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux7~1_combout\ = (\BancoReg|Mux7~0_combout\) # ((\BancoReg|ram[4][24]~q\ & \InstMem|ram~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux7~0_combout\,
	datac => \BancoReg|ram[4][24]~q\,
	datad => \InstMem|ram~42_combout\,
	combout => \BancoReg|Mux7~1_combout\);

-- Location: LCCOMB_X55_Y42_N18
\ULA|Add0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~51_combout\ = (\ULA|Add0~50\ & (\BancoReg|Mux6~1_combout\ $ ((!\UCULA|Mux4~1_combout\)))) # (!\ULA|Add0~50\ & ((\BancoReg|Mux6~1_combout\ $ (\UCULA|Mux4~1_combout\)) # (GND)))
-- \ULA|Add0~52\ = CARRY((\BancoReg|Mux6~1_combout\ $ (!\UCULA|Mux4~1_combout\)) # (!\ULA|Add0~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux6~1_combout\,
	datab => \UCULA|Mux4~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~50\,
	combout => \ULA|Add0~51_combout\,
	cout => \ULA|Add0~52\);

-- Location: LCCOMB_X54_Y44_N26
\muxRtImm|C[25]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[25]~96_combout\ = (\BancoReg|Mux38~2_combout\ & (!\InstMem|ram~44_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \BancoReg|Mux38~2_combout\,
	datac => \PC|DOUT\(1),
	datad => \InstMem|ram~44_combout\,
	combout => \muxRtImm|C[25]~96_combout\);

-- Location: LCCOMB_X53_Y42_N18
\ULA|Add1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~51_combout\ = (\ULA|Add1~50\ & (\muxRtImm|C[25]~96_combout\ $ ((!\UCULA|Mux5~1_combout\)))) # (!\ULA|Add1~50\ & ((\muxRtImm|C[25]~96_combout\ $ (\UCULA|Mux5~1_combout\)) # (GND)))
-- \ULA|Add1~52\ = CARRY((\muxRtImm|C[25]~96_combout\ $ (!\UCULA|Mux5~1_combout\)) # (!\ULA|Add1~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtImm|C[25]~96_combout\,
	datab => \UCULA|Mux5~1_combout\,
	datad => VCC,
	cin => \ULA|Add1~50\,
	combout => \ULA|Add1~51_combout\,
	cout => \ULA|Add1~52\);

-- Location: LCCOMB_X54_Y42_N18
\ULA|tempAdd[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[25]~50_combout\ = (\ULA|Add0~51_combout\ & ((\ULA|Add1~51_combout\ & (\ULA|tempAdd[24]~49\ & VCC)) # (!\ULA|Add1~51_combout\ & (!\ULA|tempAdd[24]~49\)))) # (!\ULA|Add0~51_combout\ & ((\ULA|Add1~51_combout\ & (!\ULA|tempAdd[24]~49\)) # 
-- (!\ULA|Add1~51_combout\ & ((\ULA|tempAdd[24]~49\) # (GND)))))
-- \ULA|tempAdd[25]~51\ = CARRY((\ULA|Add0~51_combout\ & (!\ULA|Add1~51_combout\ & !\ULA|tempAdd[24]~49\)) # (!\ULA|Add0~51_combout\ & ((!\ULA|tempAdd[24]~49\) # (!\ULA|Add1~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~51_combout\,
	datab => \ULA|Add1~51_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[24]~49\,
	combout => \ULA|tempAdd[25]~50_combout\,
	cout => \ULA|tempAdd[25]~51\);

-- Location: LCCOMB_X53_Y41_N16
\ULA|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add1~51_combout\) # (\ULA|Add0~51_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add1~51_combout\ & \ULA|Add0~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|Add1~51_combout\,
	datad => \ULA|Add0~51_combout\,
	combout => \ULA|Mux6~0_combout\);

-- Location: LCCOMB_X54_Y41_N0
\ULA|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~1_combout\ = (\ULA|Mux6~0_combout\) # ((\UCULA|Mux6~0_combout\ & (\ULA|tempAdd[25]~50_combout\ & !\UCULA|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \ULA|tempAdd[25]~50_combout\,
	datac => \ULA|Mux6~0_combout\,
	datad => \UCULA|Mux7~0_combout\,
	combout => \ULA|Mux6~1_combout\);

-- Location: LCCOMB_X54_Y41_N26
\MuxULAMem|C[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[25]~25_combout\ = (\UCFD|Mux4~0_combout\ & (\MemDados|q\(25))) # (!\UCFD|Mux4~0_combout\ & ((\ULA|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux4~0_combout\,
	datab => \MemDados|q\(25),
	datad => \ULA|Mux6~1_combout\,
	combout => \MuxULAMem|C[25]~25_combout\);

-- Location: FF_X54_Y44_N11
\BancoReg|ram[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[25]~25_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][25]~q\);

-- Location: LCCOMB_X54_Y44_N2
\BancoReg|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux6~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][25]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (((\BancoReg|ram[0][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \PC|DOUT\(0),
	datac => \BancoReg|ram[0][25]~q\,
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux6~0_combout\);

-- Location: LCCOMB_X54_Y44_N4
\BancoReg|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux6~1_combout\ = (\BancoReg|Mux6~0_combout\) # ((\BancoReg|ram[4][25]~q\ & \InstMem|ram~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[4][25]~q\,
	datab => \BancoReg|Mux6~0_combout\,
	datad => \InstMem|ram~42_combout\,
	combout => \BancoReg|Mux6~1_combout\);

-- Location: LCCOMB_X55_Y42_N20
\ULA|Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~53_combout\ = (\ULA|Add0~52\ & ((\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux5~1_combout\)))) # (!\ULA|Add0~52\ & (\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux5~1_combout\ $ (VCC))))
-- \ULA|Add0~54\ = CARRY((!\ULA|Add0~52\ & (\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux4~1_combout\,
	datab => \BancoReg|Mux5~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~52\,
	combout => \ULA|Add0~53_combout\,
	cout => \ULA|Add0~54\);

-- Location: LCCOMB_X52_Y42_N12
\muxRtImm|C[26]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[26]~95_combout\ = (!\InstMem|ram~44_combout\ & (\BancoReg|Mux37~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~44_combout\,
	datab => \InstMem|ram~38_combout\,
	datac => \BancoReg|Mux37~2_combout\,
	datad => \PC|DOUT\(1),
	combout => \muxRtImm|C[26]~95_combout\);

-- Location: LCCOMB_X53_Y42_N20
\ULA|Add1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~53_combout\ = (\ULA|Add1~52\ & ((\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[26]~95_combout\)))) # (!\ULA|Add1~52\ & (\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[26]~95_combout\ $ (VCC))))
-- \ULA|Add1~54\ = CARRY((!\ULA|Add1~52\ & (\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[26]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux5~1_combout\,
	datab => \muxRtImm|C[26]~95_combout\,
	datad => VCC,
	cin => \ULA|Add1~52\,
	combout => \ULA|Add1~53_combout\,
	cout => \ULA|Add1~54\);

-- Location: LCCOMB_X54_Y42_N20
\ULA|tempAdd[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[26]~52_combout\ = ((\ULA|Add0~53_combout\ $ (\ULA|Add1~53_combout\ $ (!\ULA|tempAdd[25]~51\)))) # (GND)
-- \ULA|tempAdd[26]~53\ = CARRY((\ULA|Add0~53_combout\ & ((\ULA|Add1~53_combout\) # (!\ULA|tempAdd[25]~51\))) # (!\ULA|Add0~53_combout\ & (\ULA|Add1~53_combout\ & !\ULA|tempAdd[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~53_combout\,
	datab => \ULA|Add1~53_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[25]~51\,
	combout => \ULA|tempAdd[26]~52_combout\,
	cout => \ULA|tempAdd[26]~53\);

-- Location: LCCOMB_X56_Y44_N12
\ULA|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add0~53_combout\) # (\ULA|Add1~53_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add0~53_combout\ & \ULA|Add1~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|Add0~53_combout\,
	datad => \ULA|Add1~53_combout\,
	combout => \ULA|Mux5~0_combout\);

-- Location: LCCOMB_X55_Y44_N22
\ULA|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~1_combout\ = (\ULA|Mux5~0_combout\) # ((\UCULA|Mux6~0_combout\ & (!\UCULA|Mux7~0_combout\ & \ULA|tempAdd[26]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|tempAdd[26]~52_combout\,
	datad => \ULA|Mux5~0_combout\,
	combout => \ULA|Mux5~1_combout\);

-- Location: LCCOMB_X56_Y44_N14
\MuxULAMem|C[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[26]~26_combout\ = (\UCFD|Mux4~0_combout\ & (\MemDados|q\(26))) # (!\UCFD|Mux4~0_combout\ & ((\ULA|Mux5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux4~0_combout\,
	datac => \MemDados|q\(26),
	datad => \ULA|Mux5~1_combout\,
	combout => \MuxULAMem|C[26]~26_combout\);

-- Location: FF_X52_Y42_N25
\BancoReg|ram[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[26]~26_combout\,
	sload => VCC,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][26]~q\);

-- Location: LCCOMB_X52_Y42_N28
\BancoReg|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux5~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][26]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (((\BancoReg|ram[0][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(0),
	datab => \BancoReg|ram[0][26]~q\,
	datac => \PC|DOUT\(1),
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux5~0_combout\);

-- Location: FF_X52_Y42_N11
\BancoReg|ram[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[26]~26_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][26]~q\);

-- Location: LCCOMB_X52_Y42_N10
\BancoReg|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux5~1_combout\ = (\BancoReg|Mux5~0_combout\) # ((\BancoReg|ram[4][26]~q\ & \InstMem|ram~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux5~0_combout\,
	datac => \BancoReg|ram[4][26]~q\,
	datad => \InstMem|ram~42_combout\,
	combout => \BancoReg|Mux5~1_combout\);

-- Location: LCCOMB_X55_Y42_N22
\ULA|Add0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~55_combout\ = (\ULA|Add0~54\ & (\BancoReg|Mux4~1_combout\ $ ((!\UCULA|Mux4~1_combout\)))) # (!\ULA|Add0~54\ & ((\BancoReg|Mux4~1_combout\ $ (\UCULA|Mux4~1_combout\)) # (GND)))
-- \ULA|Add0~56\ = CARRY((\BancoReg|Mux4~1_combout\ $ (!\UCULA|Mux4~1_combout\)) # (!\ULA|Add0~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux4~1_combout\,
	datab => \UCULA|Mux4~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~54\,
	combout => \ULA|Add0~55_combout\,
	cout => \ULA|Add0~56\);

-- Location: LCCOMB_X53_Y45_N6
\muxRtImm|C[27]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[27]~94_combout\ = (\BancoReg|Mux36~2_combout\ & (!\InstMem|ram~44_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \BancoReg|Mux36~2_combout\,
	datac => \PC|DOUT\(1),
	datad => \InstMem|ram~44_combout\,
	combout => \muxRtImm|C[27]~94_combout\);

-- Location: LCCOMB_X53_Y42_N22
\ULA|Add1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~55_combout\ = (\ULA|Add1~54\ & (\muxRtImm|C[27]~94_combout\ $ ((!\UCULA|Mux5~1_combout\)))) # (!\ULA|Add1~54\ & ((\muxRtImm|C[27]~94_combout\ $ (\UCULA|Mux5~1_combout\)) # (GND)))
-- \ULA|Add1~56\ = CARRY((\muxRtImm|C[27]~94_combout\ $ (!\UCULA|Mux5~1_combout\)) # (!\ULA|Add1~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtImm|C[27]~94_combout\,
	datab => \UCULA|Mux5~1_combout\,
	datad => VCC,
	cin => \ULA|Add1~54\,
	combout => \ULA|Add1~55_combout\,
	cout => \ULA|Add1~56\);

-- Location: LCCOMB_X54_Y42_N22
\ULA|tempAdd[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[27]~54_combout\ = (\ULA|Add0~55_combout\ & ((\ULA|Add1~55_combout\ & (\ULA|tempAdd[26]~53\ & VCC)) # (!\ULA|Add1~55_combout\ & (!\ULA|tempAdd[26]~53\)))) # (!\ULA|Add0~55_combout\ & ((\ULA|Add1~55_combout\ & (!\ULA|tempAdd[26]~53\)) # 
-- (!\ULA|Add1~55_combout\ & ((\ULA|tempAdd[26]~53\) # (GND)))))
-- \ULA|tempAdd[27]~55\ = CARRY((\ULA|Add0~55_combout\ & (!\ULA|Add1~55_combout\ & !\ULA|tempAdd[26]~53\)) # (!\ULA|Add0~55_combout\ & ((!\ULA|tempAdd[26]~53\) # (!\ULA|Add1~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~55_combout\,
	datab => \ULA|Add1~55_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[26]~53\,
	combout => \ULA|tempAdd[27]~54_combout\,
	cout => \ULA|tempAdd[27]~55\);

-- Location: LCCOMB_X52_Y44_N28
\ULA|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add1~55_combout\) # (\ULA|Add0~55_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add1~55_combout\ & \ULA|Add0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \ULA|Add1~55_combout\,
	datac => \ULA|Add0~55_combout\,
	datad => \UCULA|Mux6~0_combout\,
	combout => \ULA|Mux4~0_combout\);

-- Location: LCCOMB_X53_Y44_N10
\ULA|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~1_combout\ = (\ULA|Mux4~0_combout\) # ((\UCULA|Mux6~0_combout\ & (!\UCULA|Mux7~0_combout\ & \ULA|tempAdd[27]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|tempAdd[27]~54_combout\,
	datad => \ULA|Mux4~0_combout\,
	combout => \ULA|Mux4~1_combout\);

-- Location: LCCOMB_X53_Y44_N28
\MuxULAMem|C[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[27]~27_combout\ = (\UCFD|Mux4~0_combout\ & (\MemDados|q\(27))) # (!\UCFD|Mux4~0_combout\ & ((\ULA|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UCFD|Mux4~0_combout\,
	datac => \MemDados|q\(27),
	datad => \ULA|Mux4~1_combout\,
	combout => \MuxULAMem|C[27]~27_combout\);

-- Location: FF_X53_Y45_N15
\BancoReg|ram[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[27]~27_combout\,
	sload => VCC,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][27]~q\);

-- Location: LCCOMB_X56_Y41_N16
\BancoReg|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux4~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][27]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (((\BancoReg|ram[0][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \PC|DOUT\(0),
	datac => \InstMem|ram~41_combout\,
	datad => \BancoReg|ram[0][27]~q\,
	combout => \BancoReg|Mux4~0_combout\);

-- Location: FF_X56_Y41_N3
\BancoReg|ram[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[27]~27_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][27]~q\);

-- Location: LCCOMB_X56_Y41_N18
\BancoReg|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux4~1_combout\ = (\BancoReg|Mux4~0_combout\) # ((\InstMem|ram~42_combout\ & \BancoReg|ram[4][27]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~42_combout\,
	datac => \BancoReg|Mux4~0_combout\,
	datad => \BancoReg|ram[4][27]~q\,
	combout => \BancoReg|Mux4~1_combout\);

-- Location: LCCOMB_X55_Y42_N24
\ULA|Add0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~57_combout\ = (\ULA|Add0~56\ & ((\BancoReg|Mux3~1_combout\ $ (\UCULA|Mux4~1_combout\)))) # (!\ULA|Add0~56\ & (\BancoReg|Mux3~1_combout\ $ (\UCULA|Mux4~1_combout\ $ (VCC))))
-- \ULA|Add0~58\ = CARRY((!\ULA|Add0~56\ & (\BancoReg|Mux3~1_combout\ $ (\UCULA|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux3~1_combout\,
	datab => \UCULA|Mux4~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~56\,
	combout => \ULA|Add0~57_combout\,
	cout => \ULA|Add0~58\);

-- Location: FF_X53_Y44_N7
\BancoReg|ram[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[28]~28_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][28]~q\);

-- Location: LCCOMB_X53_Y44_N16
\BancoReg|Mux35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux35~2_combout\ = (\InstMem|ram~38_combout\ & (!\InstMem|ram~44_combout\)) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & ((\BancoReg|ram[5][28]~q\))) # (!\InstMem|ram~44_combout\ & (\BancoReg|ram[0][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \InstMem|ram~44_combout\,
	datac => \BancoReg|ram[0][28]~q\,
	datad => \BancoReg|ram[5][28]~q\,
	combout => \BancoReg|Mux35~2_combout\);

-- Location: LCCOMB_X53_Y44_N20
\muxRtImm|C[28]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[28]~93_combout\ = (\BancoReg|Mux35~2_combout\ & (!\InstMem|ram~44_combout\ & ((!\InstMem|ram~38_combout\) # (!\PC|DOUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(1),
	datab => \BancoReg|Mux35~2_combout\,
	datac => \InstMem|ram~38_combout\,
	datad => \InstMem|ram~44_combout\,
	combout => \muxRtImm|C[28]~93_combout\);

-- Location: LCCOMB_X53_Y42_N24
\ULA|Add1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~57_combout\ = (\ULA|Add1~56\ & ((\muxRtImm|C[28]~93_combout\ $ (\UCULA|Mux5~1_combout\)))) # (!\ULA|Add1~56\ & (\muxRtImm|C[28]~93_combout\ $ (\UCULA|Mux5~1_combout\ $ (VCC))))
-- \ULA|Add1~58\ = CARRY((!\ULA|Add1~56\ & (\muxRtImm|C[28]~93_combout\ $ (\UCULA|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtImm|C[28]~93_combout\,
	datab => \UCULA|Mux5~1_combout\,
	datad => VCC,
	cin => \ULA|Add1~56\,
	combout => \ULA|Add1~57_combout\,
	cout => \ULA|Add1~58\);

-- Location: LCCOMB_X53_Y44_N30
\ULA|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add0~57_combout\) # (\ULA|Add1~57_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add0~57_combout\ & \ULA|Add1~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|Add0~57_combout\,
	datad => \ULA|Add1~57_combout\,
	combout => \ULA|Mux3~0_combout\);

-- Location: LCCOMB_X54_Y42_N24
\ULA|tempAdd[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[28]~56_combout\ = ((\ULA|Add0~57_combout\ $ (\ULA|Add1~57_combout\ $ (!\ULA|tempAdd[27]~55\)))) # (GND)
-- \ULA|tempAdd[28]~57\ = CARRY((\ULA|Add0~57_combout\ & ((\ULA|Add1~57_combout\) # (!\ULA|tempAdd[27]~55\))) # (!\ULA|Add0~57_combout\ & (\ULA|Add1~57_combout\ & !\ULA|tempAdd[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~57_combout\,
	datab => \ULA|Add1~57_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[27]~55\,
	combout => \ULA|tempAdd[28]~56_combout\,
	cout => \ULA|tempAdd[28]~57\);

-- Location: LCCOMB_X53_Y44_N8
\ULA|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~1_combout\ = (\ULA|Mux3~0_combout\) # ((\UCULA|Mux6~0_combout\ & (!\UCULA|Mux7~0_combout\ & \ULA|tempAdd[28]~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux6~0_combout\,
	datab => \UCULA|Mux7~0_combout\,
	datac => \ULA|Mux3~0_combout\,
	datad => \ULA|tempAdd[28]~56_combout\,
	combout => \ULA|Mux3~1_combout\);

-- Location: LCCOMB_X54_Y44_N10
\BancoReg|Mux35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux35~3_combout\ = (\BancoReg|Mux35~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux35~2_combout\,
	datab => \InstMem|ram~38_combout\,
	datad => \PC|DOUT\(1),
	combout => \BancoReg|Mux35~3_combout\);

-- Location: LCCOMB_X57_Y39_N2
\MemDados|ram~130feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~130feeder_combout\ = \BancoReg|Mux35~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux35~3_combout\,
	combout => \MemDados|ram~130feeder_combout\);

-- Location: FF_X57_Y39_N3
\MemDados|ram~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~130feeder_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~130_q\);

-- Location: FF_X58_Y43_N21
\MemDados|ram~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux35~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~162_q\);

-- Location: LCCOMB_X56_Y45_N14
\MemDados|ram~98feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~98feeder_combout\ = \BancoReg|Mux35~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux35~3_combout\,
	combout => \MemDados|ram~98feeder_combout\);

-- Location: FF_X56_Y45_N15
\MemDados|ram~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~98feeder_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~98_q\);

-- Location: FF_X57_Y42_N7
\MemDados|ram~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux35~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~66_q\);

-- Location: LCCOMB_X57_Y42_N6
\MemDados|ram~1664\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1664_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~98_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~66_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~98_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~66_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1664_combout\);

-- Location: LCCOMB_X58_Y43_N20
\MemDados|ram~1665\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1665_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1664_combout\ & ((\MemDados|ram~162_q\))) # (!\MemDados|ram~1664_combout\ & (\MemDados|ram~130_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1664_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~130_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~162_q\,
	datad => \MemDados|ram~1664_combout\,
	combout => \MemDados|ram~1665_combout\);

-- Location: LCCOMB_X56_Y38_N4
\MemDados|ram~226feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~226feeder_combout\ = \BancoReg|Mux35~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux35~3_combout\,
	combout => \MemDados|ram~226feeder_combout\);

-- Location: FF_X56_Y38_N5
\MemDados|ram~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~226feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~226_q\);

-- Location: FF_X58_Y40_N5
\MemDados|ram~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux35~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~290_q\);

-- Location: LCCOMB_X61_Y38_N26
\MemDados|ram~258feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~258feeder_combout\ = \BancoReg|Mux35~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux35~3_combout\,
	combout => \MemDados|ram~258feeder_combout\);

-- Location: FF_X61_Y38_N27
\MemDados|ram~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~258feeder_combout\,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~258_q\);

-- Location: FF_X61_Y38_N17
\MemDados|ram~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux35~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~194_q\);

-- Location: LCCOMB_X61_Y38_N16
\MemDados|ram~1662\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1662_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~258_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~194_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~258_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~194_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1662_combout\);

-- Location: LCCOMB_X58_Y40_N4
\MemDados|ram~1663\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1663_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1662_combout\ & ((\MemDados|ram~290_q\))) # (!\MemDados|ram~1662_combout\ & (\MemDados|ram~226_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1662_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~226_q\,
	datac => \MemDados|ram~290_q\,
	datad => \MemDados|ram~1662_combout\,
	combout => \MemDados|ram~1663_combout\);

-- Location: LCCOMB_X58_Y43_N26
\MemDados|ram~1666\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1666_combout\ = (\ULA|Mux28~1_combout\ & (\ULA|Mux29~1_combout\)) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & ((\MemDados|ram~1663_combout\))) # (!\ULA|Mux29~1_combout\ & (\MemDados|ram~1665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~1665_combout\,
	datad => \MemDados|ram~1663_combout\,
	combout => \MemDados|ram~1666_combout\);

-- Location: LCCOMB_X58_Y44_N2
\MemDados|ram~418feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~418feeder_combout\ = \BancoReg|Mux35~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux35~3_combout\,
	combout => \MemDados|ram~418feeder_combout\);

-- Location: FF_X58_Y44_N3
\MemDados|ram~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~418feeder_combout\,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~418_q\);

-- Location: FF_X57_Y44_N5
\MemDados|ram~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux35~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~386_q\);

-- Location: LCCOMB_X59_Y41_N0
\MemDados|ram~354feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~354feeder_combout\ = \BancoReg|Mux35~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux35~3_combout\,
	combout => \MemDados|ram~354feeder_combout\);

-- Location: FF_X59_Y41_N1
\MemDados|ram~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~354feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~354_q\);

-- Location: FF_X57_Y44_N11
\MemDados|ram~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux35~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~322_q\);

-- Location: LCCOMB_X57_Y44_N10
\MemDados|ram~1660\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1660_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~354_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~322_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~354_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~322_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1660_combout\);

-- Location: LCCOMB_X57_Y44_N4
\MemDados|ram~1661\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1661_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1660_combout\ & (\MemDados|ram~418_q\)) # (!\MemDados|ram~1660_combout\ & ((\MemDados|ram~386_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1660_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~418_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~386_q\,
	datad => \MemDados|ram~1660_combout\,
	combout => \MemDados|ram~1661_combout\);

-- Location: LCCOMB_X61_Y40_N28
\MemDados|ram~482feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~482feeder_combout\ = \BancoReg|Mux35~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux35~3_combout\,
	combout => \MemDados|ram~482feeder_combout\);

-- Location: FF_X61_Y40_N29
\MemDados|ram~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~482feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~482_q\);

-- Location: LCCOMB_X62_Y41_N2
\MemDados|ram~514feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~514feeder_combout\ = \BancoReg|Mux35~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux35~3_combout\,
	combout => \MemDados|ram~514feeder_combout\);

-- Location: FF_X62_Y41_N3
\MemDados|ram~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~514feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~514_q\);

-- Location: FF_X60_Y43_N9
\MemDados|ram~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux35~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~450_q\);

-- Location: LCCOMB_X60_Y43_N8
\MemDados|ram~1667\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1667_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~514_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~450_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~514_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~450_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1667_combout\);

-- Location: FF_X60_Y43_N31
\MemDados|ram~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux35~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~546_q\);

-- Location: LCCOMB_X60_Y43_N30
\MemDados|ram~1668\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1668_combout\ = (\MemDados|ram~1667_combout\ & (((\MemDados|ram~546_q\) # (!\ULA|Mux31~2_combout\)))) # (!\MemDados|ram~1667_combout\ & (\MemDados|ram~482_q\ & ((\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~482_q\,
	datab => \MemDados|ram~1667_combout\,
	datac => \MemDados|ram~546_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1668_combout\);

-- Location: LCCOMB_X58_Y43_N4
\MemDados|ram~1669\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1669_combout\ = (\MemDados|ram~1666_combout\ & (((\MemDados|ram~1668_combout\) # (!\ULA|Mux28~1_combout\)))) # (!\MemDados|ram~1666_combout\ & (\MemDados|ram~1661_combout\ & ((\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1666_combout\,
	datab => \MemDados|ram~1661_combout\,
	datac => \MemDados|ram~1668_combout\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1669_combout\);

-- Location: LCCOMB_X62_Y45_N12
\MemDados|ram~930feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~930feeder_combout\ = \BancoReg|Mux35~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux35~3_combout\,
	combout => \MemDados|ram~930feeder_combout\);

-- Location: FF_X62_Y45_N13
\MemDados|ram~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~930feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~930_q\);

-- Location: FF_X62_Y45_N25
\MemDados|ram~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux35~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1058_q\);

-- Location: LCCOMB_X63_Y46_N24
\MemDados|ram~802feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~802feeder_combout\ = \BancoReg|Mux35~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux35~3_combout\,
	combout => \MemDados|ram~802feeder_combout\);

-- Location: FF_X63_Y46_N25
\MemDados|ram~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~802feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~802_q\);

-- Location: LCCOMB_X59_Y45_N8
\MemDados|ram~674feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~674feeder_combout\ = \BancoReg|Mux35~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux35~3_combout\,
	combout => \MemDados|ram~674feeder_combout\);

-- Location: FF_X59_Y45_N9
\MemDados|ram~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~674feeder_combout\,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~674_q\);

-- Location: LCCOMB_X62_Y45_N10
\MemDados|ram~1657\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1657_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~802_q\) # ((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~674_q\ & !\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~802_q\,
	datab => \MemDados|ram~674_q\,
	datac => \ULA|Mux29~1_combout\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1657_combout\);

-- Location: LCCOMB_X62_Y45_N24
\MemDados|ram~1658\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1658_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1657_combout\ & ((\MemDados|ram~1058_q\))) # (!\MemDados|ram~1657_combout\ & (\MemDados|ram~930_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~930_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1058_q\,
	datad => \MemDados|ram~1657_combout\,
	combout => \MemDados|ram~1658_combout\);

-- Location: LCCOMB_X58_Y46_N24
\MemDados|ram~1026feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1026feeder_combout\ = \BancoReg|Mux35~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux35~3_combout\,
	combout => \MemDados|ram~1026feeder_combout\);

-- Location: FF_X58_Y46_N25
\MemDados|ram~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1026feeder_combout\,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1026_q\);

-- Location: FF_X58_Y47_N29
\MemDados|ram~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux35~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~770_q\);

-- Location: LCCOMB_X56_Y45_N16
\MemDados|ram~898feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~898feeder_combout\ = \BancoReg|Mux35~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux35~3_combout\,
	combout => \MemDados|ram~898feeder_combout\);

-- Location: FF_X56_Y45_N17
\MemDados|ram~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~898feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~898_q\);

-- Location: FF_X57_Y46_N29
\MemDados|ram~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux35~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~642_q\);

-- Location: LCCOMB_X57_Y46_N28
\MemDados|ram~1650\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1650_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~898_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~642_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~898_q\,
	datac => \MemDados|ram~642_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1650_combout\);

-- Location: LCCOMB_X58_Y47_N28
\MemDados|ram~1651\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1651_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1650_combout\ & (\MemDados|ram~1026_q\)) # (!\MemDados|ram~1650_combout\ & ((\MemDados|ram~770_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~1026_q\,
	datac => \MemDados|ram~770_q\,
	datad => \MemDados|ram~1650_combout\,
	combout => \MemDados|ram~1651_combout\);

-- Location: LCCOMB_X59_Y39_N14
\MemDados|ram~706feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~706feeder_combout\ = \BancoReg|Mux35~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux35~3_combout\,
	combout => \MemDados|ram~706feeder_combout\);

-- Location: FF_X59_Y39_N15
\MemDados|ram~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~706feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~706_q\);

-- Location: LCCOMB_X58_Y47_N22
\MemDados|ram~834feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~834feeder_combout\ = \BancoReg|Mux35~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux35~3_combout\,
	combout => \MemDados|ram~834feeder_combout\);

-- Location: FF_X58_Y47_N23
\MemDados|ram~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~834feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~834_q\);

-- Location: FF_X57_Y41_N9
\MemDados|ram~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux35~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~578_q\);

-- Location: LCCOMB_X57_Y41_N8
\MemDados|ram~1654\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1654_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~834_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~578_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~834_q\,
	datac => \MemDados|ram~578_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1654_combout\);

-- Location: FF_X57_Y41_N11
\MemDados|ram~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux35~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~962_q\);

-- Location: LCCOMB_X57_Y41_N10
\MemDados|ram~1655\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1655_combout\ = (\MemDados|ram~1654_combout\ & (((\MemDados|ram~962_q\) # (!\ULA|Mux29~1_combout\)))) # (!\MemDados|ram~1654_combout\ & (\MemDados|ram~706_q\ & ((\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~706_q\,
	datab => \MemDados|ram~1654_combout\,
	datac => \MemDados|ram~962_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1655_combout\);

-- Location: LCCOMB_X67_Y42_N4
\MemDados|ram~866feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~866feeder_combout\ = \BancoReg|Mux35~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux35~3_combout\,
	combout => \MemDados|ram~866feeder_combout\);

-- Location: FF_X67_Y42_N5
\MemDados|ram~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~866feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~866_q\);

-- Location: FF_X62_Y42_N27
\MemDados|ram~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux35~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~994_q\);

-- Location: LCCOMB_X63_Y42_N24
\MemDados|ram~738feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~738feeder_combout\ = \BancoReg|Mux35~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux35~3_combout\,
	combout => \MemDados|ram~738feeder_combout\);

-- Location: FF_X63_Y42_N25
\MemDados|ram~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~738feeder_combout\,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~738_q\);

-- Location: FF_X62_Y42_N17
\MemDados|ram~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux35~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~610_q\);

-- Location: LCCOMB_X62_Y42_N16
\MemDados|ram~1652\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1652_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~738_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~610_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~738_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~610_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1652_combout\);

-- Location: LCCOMB_X62_Y42_N26
\MemDados|ram~1653\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1653_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1652_combout\ & ((\MemDados|ram~994_q\))) # (!\MemDados|ram~1652_combout\ & (\MemDados|ram~866_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~866_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~994_q\,
	datad => \MemDados|ram~1652_combout\,
	combout => \MemDados|ram~1653_combout\);

-- Location: LCCOMB_X59_Y44_N8
\MemDados|ram~1656\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1656_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & ((\MemDados|ram~1653_combout\))) # (!\ULA|Mux31~2_combout\ & (\MemDados|ram~1655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1655_combout\,
	datab => \ULA|Mux30~1_combout\,
	datac => \ULA|Mux31~2_combout\,
	datad => \MemDados|ram~1653_combout\,
	combout => \MemDados|ram~1656_combout\);

-- Location: LCCOMB_X59_Y44_N26
\MemDados|ram~1659\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1659_combout\ = (\MemDados|ram~1656_combout\ & ((\MemDados|ram~1658_combout\) # ((!\ULA|Mux30~1_combout\)))) # (!\MemDados|ram~1656_combout\ & (((\MemDados|ram~1651_combout\ & \ULA|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1658_combout\,
	datab => \MemDados|ram~1651_combout\,
	datac => \MemDados|ram~1656_combout\,
	datad => \ULA|Mux30~1_combout\,
	combout => \MemDados|ram~1659_combout\);

-- Location: LCCOMB_X58_Y43_N14
\MemDados|ram~1670\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1670_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1659_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1669_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datab => \MemDados|ram~1669_combout\,
	datad => \MemDados|ram~1659_combout\,
	combout => \MemDados|ram~1670_combout\);

-- Location: LCCOMB_X58_Y43_N18
\MemDados|q[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(28) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|ram~1670_combout\))) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|q\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|q\(28),
	datac => \UCFD|Mux4~0clkctrl_outclk\,
	datad => \MemDados|ram~1670_combout\,
	combout => \MemDados|q\(28));

-- Location: LCCOMB_X53_Y44_N26
\MuxULAMem|C[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[28]~28_combout\ = (\UCFD|Mux4~0_combout\ & ((\MemDados|q\(28)))) # (!\UCFD|Mux4~0_combout\ & (\ULA|Mux3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux4~0_combout\,
	datac => \ULA|Mux3~1_combout\,
	datad => \MemDados|q\(28),
	combout => \MuxULAMem|C[28]~28_combout\);

-- Location: FF_X53_Y44_N17
\BancoReg|ram[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[28]~28_combout\,
	sload => VCC,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][28]~q\);

-- Location: LCCOMB_X54_Y44_N16
\BancoReg|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux3~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][28]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (((\BancoReg|ram[0][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(0),
	datab => \PC|DOUT\(1),
	datac => \BancoReg|ram[0][28]~q\,
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux3~0_combout\);

-- Location: FF_X54_Y44_N29
\BancoReg|ram[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[28]~28_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][28]~q\);

-- Location: LCCOMB_X54_Y44_N28
\BancoReg|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux3~1_combout\ = (\BancoReg|Mux3~0_combout\) # ((\BancoReg|ram[4][28]~q\ & \InstMem|ram~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux3~0_combout\,
	datac => \BancoReg|ram[4][28]~q\,
	datad => \InstMem|ram~42_combout\,
	combout => \BancoReg|Mux3~1_combout\);

-- Location: LCCOMB_X55_Y42_N26
\ULA|Add0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~59_combout\ = (\ULA|Add0~58\ & (\UCULA|Mux4~1_combout\ $ ((!\BancoReg|Mux2~1_combout\)))) # (!\ULA|Add0~58\ & ((\UCULA|Mux4~1_combout\ $ (\BancoReg|Mux2~1_combout\)) # (GND)))
-- \ULA|Add0~60\ = CARRY((\UCULA|Mux4~1_combout\ $ (!\BancoReg|Mux2~1_combout\)) # (!\ULA|Add0~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux4~1_combout\,
	datab => \BancoReg|Mux2~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~58\,
	combout => \ULA|Add0~59_combout\,
	cout => \ULA|Add0~60\);

-- Location: LCCOMB_X53_Y42_N26
\ULA|Add1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~59_combout\ = (\ULA|Add1~58\ & (\UCULA|Mux5~1_combout\ $ ((!\muxRtImm|C[29]~92_combout\)))) # (!\ULA|Add1~58\ & ((\UCULA|Mux5~1_combout\ $ (\muxRtImm|C[29]~92_combout\)) # (GND)))
-- \ULA|Add1~60\ = CARRY((\UCULA|Mux5~1_combout\ $ (!\muxRtImm|C[29]~92_combout\)) # (!\ULA|Add1~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux5~1_combout\,
	datab => \muxRtImm|C[29]~92_combout\,
	datad => VCC,
	cin => \ULA|Add1~58\,
	combout => \ULA|Add1~59_combout\,
	cout => \ULA|Add1~60\);

-- Location: LCCOMB_X52_Y45_N14
\ULA|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add0~59_combout\) # (\ULA|Add1~59_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add0~59_combout\ & \ULA|Add1~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \ULA|Add0~59_combout\,
	datac => \UCULA|Mux6~0_combout\,
	datad => \ULA|Add1~59_combout\,
	combout => \ULA|Mux2~0_combout\);

-- Location: LCCOMB_X54_Y42_N26
\ULA|tempAdd[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[29]~58_combout\ = (\ULA|Add1~59_combout\ & ((\ULA|Add0~59_combout\ & (\ULA|tempAdd[28]~57\ & VCC)) # (!\ULA|Add0~59_combout\ & (!\ULA|tempAdd[28]~57\)))) # (!\ULA|Add1~59_combout\ & ((\ULA|Add0~59_combout\ & (!\ULA|tempAdd[28]~57\)) # 
-- (!\ULA|Add0~59_combout\ & ((\ULA|tempAdd[28]~57\) # (GND)))))
-- \ULA|tempAdd[29]~59\ = CARRY((\ULA|Add1~59_combout\ & (!\ULA|Add0~59_combout\ & !\ULA|tempAdd[28]~57\)) # (!\ULA|Add1~59_combout\ & ((!\ULA|tempAdd[28]~57\) # (!\ULA|Add0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~59_combout\,
	datab => \ULA|Add0~59_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[28]~57\,
	combout => \ULA|tempAdd[29]~58_combout\,
	cout => \ULA|tempAdd[29]~59\);

-- Location: LCCOMB_X55_Y45_N26
\ULA|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~1_combout\ = (\ULA|Mux2~0_combout\) # ((!\UCULA|Mux7~0_combout\ & (\UCULA|Mux6~0_combout\ & \ULA|tempAdd[29]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|tempAdd[29]~58_combout\,
	combout => \ULA|Mux2~1_combout\);

-- Location: LCCOMB_X50_Y42_N30
\BancoReg|Mux34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux34~3_combout\ = (\BancoReg|Mux34~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux34~2_combout\,
	datab => \InstMem|ram~38_combout\,
	datad => \PC|DOUT\(1),
	combout => \BancoReg|Mux34~3_combout\);

-- Location: LCCOMB_X62_Y41_N28
\MemDados|ram~515feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~515feeder_combout\ = \BancoReg|Mux34~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux34~3_combout\,
	combout => \MemDados|ram~515feeder_combout\);

-- Location: FF_X62_Y41_N29
\MemDados|ram~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~515feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~515_q\);

-- Location: FF_X63_Y43_N11
\MemDados|ram~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux34~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~547_q\);

-- Location: LCCOMB_X62_Y44_N0
\MemDados|ram~483feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~483feeder_combout\ = \BancoReg|Mux34~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux34~3_combout\,
	combout => \MemDados|ram~483feeder_combout\);

-- Location: FF_X62_Y44_N1
\MemDados|ram~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~483feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~483_q\);

-- Location: FF_X62_Y43_N15
\MemDados|ram~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux34~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~451_q\);

-- Location: LCCOMB_X62_Y43_N14
\MemDados|ram~1688\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1688_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~483_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~451_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~483_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~451_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1688_combout\);

-- Location: LCCOMB_X63_Y43_N10
\MemDados|ram~1689\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1689_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1688_combout\ & ((\MemDados|ram~547_q\))) # (!\MemDados|ram~1688_combout\ & (\MemDados|ram~515_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1688_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~515_q\,
	datac => \MemDados|ram~547_q\,
	datad => \MemDados|ram~1688_combout\,
	combout => \MemDados|ram~1689_combout\);

-- Location: LCCOMB_X60_Y44_N30
\MemDados|ram~355feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~355feeder_combout\ = \BancoReg|Mux34~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux34~3_combout\,
	combout => \MemDados|ram~355feeder_combout\);

-- Location: FF_X60_Y44_N31
\MemDados|ram~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~355feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~355_q\);

-- Location: FF_X58_Y44_N9
\MemDados|ram~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux34~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~419_q\);

-- Location: LCCOMB_X57_Y44_N28
\MemDados|ram~387feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~387feeder_combout\ = \BancoReg|Mux34~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux34~3_combout\,
	combout => \MemDados|ram~387feeder_combout\);

-- Location: FF_X57_Y44_N29
\MemDados|ram~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~387feeder_combout\,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~387_q\);

-- Location: FF_X58_Y43_N1
\MemDados|ram~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux34~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~323_q\);

-- Location: LCCOMB_X58_Y43_N0
\MemDados|ram~1683\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1683_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~387_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~323_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~387_q\,
	datac => \MemDados|ram~323_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1683_combout\);

-- Location: LCCOMB_X58_Y44_N8
\MemDados|ram~1684\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1684_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1683_combout\ & ((\MemDados|ram~419_q\))) # (!\MemDados|ram~1683_combout\ & (\MemDados|ram~355_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1683_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~355_q\,
	datac => \MemDados|ram~419_q\,
	datad => \MemDados|ram~1683_combout\,
	combout => \MemDados|ram~1684_combout\);

-- Location: FF_X59_Y42_N29
\MemDados|ram~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux34~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~163_q\);

-- Location: LCCOMB_X56_Y42_N8
\MemDados|ram~99feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~99feeder_combout\ = \BancoReg|Mux34~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux34~3_combout\,
	combout => \MemDados|ram~99feeder_combout\);

-- Location: FF_X56_Y42_N9
\MemDados|ram~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~99feeder_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~99_q\);

-- Location: LCCOMB_X57_Y39_N20
\MemDados|ram~1817\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1817_combout\ = !\BancoReg|Mux34~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux34~3_combout\,
	combout => \MemDados|ram~1817_combout\);

-- Location: FF_X57_Y39_N21
\MemDados|ram~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1817_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~131_q\);

-- Location: FF_X57_Y40_N3
\MemDados|ram~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux34~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~67_q\);

-- Location: LCCOMB_X57_Y40_N2
\MemDados|ram~1685\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1685_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)) # (!\MemDados|ram~131_q\))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~67_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~131_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~67_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1685_combout\);

-- Location: LCCOMB_X56_Y43_N4
\MemDados|ram~1686\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1686_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1685_combout\ & (\MemDados|ram~163_q\)) # (!\MemDados|ram~1685_combout\ & ((\MemDados|ram~99_q\))))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1685_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~163_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~99_q\,
	datad => \MemDados|ram~1685_combout\,
	combout => \MemDados|ram~1686_combout\);

-- Location: LCCOMB_X55_Y45_N8
\MemDados|ram~1687\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1687_combout\ = (\ULA|Mux29~1_combout\ & (\ULA|Mux28~1_combout\)) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~1684_combout\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~1686_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1684_combout\,
	datad => \MemDados|ram~1686_combout\,
	combout => \MemDados|ram~1687_combout\);

-- Location: LCCOMB_X60_Y40_N22
\MemDados|ram~291feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~291feeder_combout\ = \BancoReg|Mux34~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux34~3_combout\,
	combout => \MemDados|ram~291feeder_combout\);

-- Location: FF_X60_Y40_N23
\MemDados|ram~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~291feeder_combout\,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~291_q\);

-- Location: FF_X60_Y38_N17
\MemDados|ram~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux34~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~259_q\);

-- Location: LCCOMB_X57_Y38_N18
\MemDados|ram~227feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~227feeder_combout\ = \BancoReg|Mux34~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux34~3_combout\,
	combout => \MemDados|ram~227feeder_combout\);

-- Location: FF_X57_Y38_N19
\MemDados|ram~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~227feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~227_q\);

-- Location: FF_X60_Y38_N19
\MemDados|ram~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux34~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~195_q\);

-- Location: LCCOMB_X60_Y38_N18
\MemDados|ram~1681\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1681_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~227_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~195_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~227_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~195_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1681_combout\);

-- Location: LCCOMB_X60_Y38_N16
\MemDados|ram~1682\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1682_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1681_combout\ & (\MemDados|ram~291_q\)) # (!\MemDados|ram~1681_combout\ & ((\MemDados|ram~259_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1681_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~291_q\,
	datac => \MemDados|ram~259_q\,
	datad => \MemDados|ram~1681_combout\,
	combout => \MemDados|ram~1682_combout\);

-- Location: LCCOMB_X55_Y45_N14
\MemDados|ram~1690\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1690_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1687_combout\ & (\MemDados|ram~1689_combout\)) # (!\MemDados|ram~1687_combout\ & ((\MemDados|ram~1682_combout\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1687_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~1689_combout\,
	datac => \MemDados|ram~1687_combout\,
	datad => \MemDados|ram~1682_combout\,
	combout => \MemDados|ram~1690_combout\);

-- Location: LCCOMB_X54_Y46_N24
\MemDados|ram~1027feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1027feeder_combout\ = \BancoReg|Mux34~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux34~3_combout\,
	combout => \MemDados|ram~1027feeder_combout\);

-- Location: FF_X54_Y46_N25
\MemDados|ram~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1027feeder_combout\,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1027_q\);

-- Location: LCCOMB_X58_Y45_N0
\MemDados|ram~771feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~771feeder_combout\ = \BancoReg|Mux34~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux34~3_combout\,
	combout => \MemDados|ram~771feeder_combout\);

-- Location: FF_X58_Y45_N1
\MemDados|ram~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~771feeder_combout\,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~771_q\);

-- Location: LCCOMB_X54_Y46_N30
\MemDados|ram~643feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~643feeder_combout\ = \BancoReg|Mux34~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux34~3_combout\,
	combout => \MemDados|ram~643feeder_combout\);

-- Location: FF_X54_Y46_N31
\MemDados|ram~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~643feeder_combout\,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~643_q\);

-- Location: LCCOMB_X55_Y46_N14
\MemDados|ram~1673\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1673_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~771_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~643_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~771_q\,
	datab => \MemDados|ram~643_q\,
	datac => \ULA|Mux28~1_combout\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1673_combout\);

-- Location: LCCOMB_X57_Y45_N22
\MemDados|ram~899feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~899feeder_combout\ = \BancoReg|Mux34~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux34~3_combout\,
	combout => \MemDados|ram~899feeder_combout\);

-- Location: FF_X57_Y45_N23
\MemDados|ram~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~899feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~899_q\);

-- Location: LCCOMB_X55_Y46_N12
\MemDados|ram~1674\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1674_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1673_combout\ & (\MemDados|ram~1027_q\)) # (!\MemDados|ram~1673_combout\ & ((\MemDados|ram~899_q\))))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1673_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~1027_q\,
	datac => \MemDados|ram~1673_combout\,
	datad => \MemDados|ram~899_q\,
	combout => \MemDados|ram~1674_combout\);

-- Location: FF_X59_Y47_N17
\MemDados|ram~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux34~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~835_q\);

-- Location: FF_X61_Y47_N7
\MemDados|ram~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux34~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~963_q\);

-- Location: LCCOMB_X59_Y39_N24
\MemDados|ram~707feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~707feeder_combout\ = \BancoReg|Mux34~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux34~3_combout\,
	combout => \MemDados|ram~707feeder_combout\);

-- Location: FF_X59_Y39_N25
\MemDados|ram~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~707feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~707_q\);

-- Location: FF_X61_Y47_N25
\MemDados|ram~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux34~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~579_q\);

-- Location: LCCOMB_X61_Y47_N24
\MemDados|ram~1675\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1675_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~707_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~579_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~707_q\,
	datac => \MemDados|ram~579_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1675_combout\);

-- Location: LCCOMB_X61_Y47_N6
\MemDados|ram~1676\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1676_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1675_combout\ & ((\MemDados|ram~963_q\))) # (!\MemDados|ram~1675_combout\ & (\MemDados|ram~835_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1675_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~835_q\,
	datac => \MemDados|ram~963_q\,
	datad => \MemDados|ram~1675_combout\,
	combout => \MemDados|ram~1676_combout\);

-- Location: LCCOMB_X55_Y45_N12
\MemDados|ram~1677\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1677_combout\ = (\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\) # ((\MemDados|ram~1674_combout\)))) # (!\ULA|Mux30~1_combout\ & (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~1676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~1674_combout\,
	datad => \MemDados|ram~1676_combout\,
	combout => \MemDados|ram~1677_combout\);

-- Location: LCCOMB_X59_Y46_N26
\MemDados|ram~803feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~803feeder_combout\ = \BancoReg|Mux34~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux34~3_combout\,
	combout => \MemDados|ram~803feeder_combout\);

-- Location: FF_X59_Y46_N27
\MemDados|ram~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~803feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~803_q\);

-- Location: FF_X60_Y47_N5
\MemDados|ram~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux34~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1059_q\);

-- Location: LCCOMB_X60_Y46_N12
\MemDados|ram~931feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~931feeder_combout\ = \BancoReg|Mux34~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux34~3_combout\,
	combout => \MemDados|ram~931feeder_combout\);

-- Location: FF_X60_Y46_N13
\MemDados|ram~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~931feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~931_q\);

-- Location: FF_X60_Y46_N3
\MemDados|ram~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux34~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~675_q\);

-- Location: LCCOMB_X60_Y46_N2
\MemDados|ram~1678\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1678_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~931_q\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~675_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~931_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~675_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1678_combout\);

-- Location: LCCOMB_X60_Y47_N4
\MemDados|ram~1679\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1679_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1678_combout\ & ((\MemDados|ram~1059_q\))) # (!\MemDados|ram~1678_combout\ & (\MemDados|ram~803_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1678_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~803_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~1059_q\,
	datad => \MemDados|ram~1678_combout\,
	combout => \MemDados|ram~1679_combout\);

-- Location: LCCOMB_X65_Y42_N20
\MemDados|ram~739feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~739feeder_combout\ = \BancoReg|Mux34~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux34~3_combout\,
	combout => \MemDados|ram~739feeder_combout\);

-- Location: FF_X65_Y42_N21
\MemDados|ram~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~739feeder_combout\,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~739_q\);

-- Location: LCCOMB_X62_Y42_N28
\MemDados|ram~995feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~995feeder_combout\ = \BancoReg|Mux34~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux34~3_combout\,
	combout => \MemDados|ram~995feeder_combout\);

-- Location: FF_X62_Y42_N29
\MemDados|ram~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~995feeder_combout\,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~995_q\);

-- Location: LCCOMB_X66_Y42_N8
\MemDados|ram~867feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~867feeder_combout\ = \BancoReg|Mux34~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux34~3_combout\,
	combout => \MemDados|ram~867feeder_combout\);

-- Location: FF_X66_Y42_N9
\MemDados|ram~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~867feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~867_q\);

-- Location: LCCOMB_X66_Y42_N26
\MemDados|ram~611feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~611feeder_combout\ = \BancoReg|Mux34~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux34~3_combout\,
	combout => \MemDados|ram~611feeder_combout\);

-- Location: FF_X66_Y42_N27
\MemDados|ram~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~611feeder_combout\,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~611_q\);

-- Location: LCCOMB_X65_Y45_N28
\MemDados|ram~1671\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1671_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~867_q\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~611_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~867_q\,
	datab => \MemDados|ram~611_q\,
	datac => \ULA|Mux29~1_combout\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1671_combout\);

-- Location: LCCOMB_X65_Y45_N10
\MemDados|ram~1672\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1672_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1671_combout\ & ((\MemDados|ram~995_q\))) # (!\MemDados|ram~1671_combout\ & (\MemDados|ram~739_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1671_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~739_q\,
	datab => \MemDados|ram~995_q\,
	datac => \ULA|Mux29~1_combout\,
	datad => \MemDados|ram~1671_combout\,
	combout => \MemDados|ram~1672_combout\);

-- Location: LCCOMB_X55_Y45_N2
\MemDados|ram~1680\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1680_combout\ = (\MemDados|ram~1677_combout\ & (((\MemDados|ram~1679_combout\)) # (!\ULA|Mux31~2_combout\))) # (!\MemDados|ram~1677_combout\ & (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1672_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1677_combout\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~1679_combout\,
	datad => \MemDados|ram~1672_combout\,
	combout => \MemDados|ram~1680_combout\);

-- Location: LCCOMB_X55_Y45_N4
\MemDados|ram~1691\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1691_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1680_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1690_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datac => \MemDados|ram~1690_combout\,
	datad => \MemDados|ram~1680_combout\,
	combout => \MemDados|ram~1691_combout\);

-- Location: LCCOMB_X55_Y45_N0
\MemDados|q[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(29) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|ram~1691_combout\))) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|q\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|q\(29),
	datac => \MemDados|ram~1691_combout\,
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(29));

-- Location: LCCOMB_X55_Y45_N20
\MuxULAMem|C[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[29]~29_combout\ = (\UCFD|Mux4~0_combout\ & ((\MemDados|q\(29)))) # (!\UCFD|Mux4~0_combout\ & (\ULA|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UCFD|Mux4~0_combout\,
	datac => \ULA|Mux2~1_combout\,
	datad => \MemDados|q\(29),
	combout => \MuxULAMem|C[29]~29_combout\);

-- Location: FF_X52_Y42_N21
\BancoReg|ram[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[29]~29_combout\,
	sload => VCC,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][29]~q\);

-- Location: LCCOMB_X50_Y45_N4
\BancoReg|ram[5][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|ram[5][29]~feeder_combout\ = \MuxULAMem|C[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxULAMem|C[29]~29_combout\,
	combout => \BancoReg|ram[5][29]~feeder_combout\);

-- Location: FF_X50_Y45_N5
\BancoReg|ram[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BancoReg|ram[5][29]~feeder_combout\,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][29]~q\);

-- Location: LCCOMB_X50_Y42_N10
\BancoReg|Mux34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux34~2_combout\ = (\InstMem|ram~44_combout\ & (((\BancoReg|ram[5][29]~q\ & !\InstMem|ram~38_combout\)))) # (!\InstMem|ram~44_combout\ & ((\BancoReg|ram[0][29]~q\) # ((\InstMem|ram~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][29]~q\,
	datab => \BancoReg|ram[5][29]~q\,
	datac => \InstMem|ram~44_combout\,
	datad => \InstMem|ram~38_combout\,
	combout => \BancoReg|Mux34~2_combout\);

-- Location: LCCOMB_X52_Y42_N26
\muxRtImm|C[29]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[29]~92_combout\ = (!\InstMem|ram~44_combout\ & (\BancoReg|Mux34~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~44_combout\,
	datab => \InstMem|ram~38_combout\,
	datac => \PC|DOUT\(1),
	datad => \BancoReg|Mux34~2_combout\,
	combout => \muxRtImm|C[29]~92_combout\);

-- Location: LCCOMB_X53_Y42_N28
\ULA|Add1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~61_combout\ = (\ULA|Add1~60\ & ((\muxRtImm|C[30]~91_combout\ $ (\UCULA|Mux5~1_combout\)))) # (!\ULA|Add1~60\ & (\muxRtImm|C[30]~91_combout\ $ (\UCULA|Mux5~1_combout\ $ (VCC))))
-- \ULA|Add1~62\ = CARRY((!\ULA|Add1~60\ & (\muxRtImm|C[30]~91_combout\ $ (\UCULA|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxRtImm|C[30]~91_combout\,
	datab => \UCULA|Mux5~1_combout\,
	datad => VCC,
	cin => \ULA|Add1~60\,
	combout => \ULA|Add1~61_combout\,
	cout => \ULA|Add1~62\);

-- Location: LCCOMB_X56_Y43_N0
\BancoReg|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux1~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][30]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (((\BancoReg|ram[0][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(0),
	datab => \PC|DOUT\(1),
	datac => \BancoReg|ram[0][30]~q\,
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux1~0_combout\);

-- Location: FF_X56_Y43_N15
\BancoReg|ram[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[30]~30_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][30]~q\);

-- Location: LCCOMB_X56_Y43_N14
\BancoReg|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux1~1_combout\ = (\BancoReg|Mux1~0_combout\) # ((\BancoReg|ram[4][30]~q\ & \InstMem|ram~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux1~0_combout\,
	datac => \BancoReg|ram[4][30]~q\,
	datad => \InstMem|ram~42_combout\,
	combout => \BancoReg|Mux1~1_combout\);

-- Location: LCCOMB_X55_Y42_N28
\ULA|Add0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~61_combout\ = (\ULA|Add0~60\ & ((\BancoReg|Mux1~1_combout\ $ (\UCULA|Mux4~1_combout\)))) # (!\ULA|Add0~60\ & (\BancoReg|Mux1~1_combout\ $ (\UCULA|Mux4~1_combout\ $ (VCC))))
-- \ULA|Add0~62\ = CARRY((!\ULA|Add0~60\ & (\BancoReg|Mux1~1_combout\ $ (\UCULA|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux1~1_combout\,
	datab => \UCULA|Mux4~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~60\,
	combout => \ULA|Add0~61_combout\,
	cout => \ULA|Add0~62\);

-- Location: LCCOMB_X57_Y43_N12
\ULA|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\ULA|Add1~61_combout\ & ((\UCULA|Mux7~0_combout\) # (\ULA|Add0~61_combout\))) # (!\ULA|Add1~61_combout\ & (\UCULA|Mux7~0_combout\ & \ULA|Add0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~61_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \UCULA|Mux7~0_combout\,
	datad => \ULA|Add0~61_combout\,
	combout => \ULA|Mux1~0_combout\);

-- Location: LCCOMB_X54_Y42_N28
\ULA|tempAdd[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[30]~60_combout\ = ((\ULA|Add0~61_combout\ $ (\ULA|Add1~61_combout\ $ (!\ULA|tempAdd[29]~59\)))) # (GND)
-- \ULA|tempAdd[30]~61\ = CARRY((\ULA|Add0~61_combout\ & ((\ULA|Add1~61_combout\) # (!\ULA|tempAdd[29]~59\))) # (!\ULA|Add0~61_combout\ & (\ULA|Add1~61_combout\ & !\ULA|tempAdd[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~61_combout\,
	datab => \ULA|Add1~61_combout\,
	datad => VCC,
	cin => \ULA|tempAdd[29]~59\,
	combout => \ULA|tempAdd[30]~60_combout\,
	cout => \ULA|tempAdd[30]~61\);

-- Location: LCCOMB_X57_Y43_N10
\ULA|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~1_combout\ = (\ULA|Mux1~0_combout\) # ((\UCULA|Mux6~0_combout\ & (!\UCULA|Mux7~0_combout\ & \ULA|tempAdd[30]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux1~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \UCULA|Mux7~0_combout\,
	datad => \ULA|tempAdd[30]~60_combout\,
	combout => \ULA|Mux1~1_combout\);

-- Location: LCCOMB_X57_Y43_N20
\MuxULAMem|C[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[30]~30_combout\ = (\UCFD|Mux4~0_combout\ & (\MemDados|q\(30))) # (!\UCFD|Mux4~0_combout\ & ((\ULA|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|q\(30),
	datac => \UCFD|Mux4~0_combout\,
	datad => \ULA|Mux1~1_combout\,
	combout => \MuxULAMem|C[30]~30_combout\);

-- Location: FF_X56_Y43_N1
\BancoReg|ram[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[30]~30_combout\,
	sload => VCC,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][30]~q\);

-- Location: FF_X53_Y41_N21
\BancoReg|ram[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[30]~30_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][30]~q\);

-- Location: LCCOMB_X53_Y41_N2
\BancoReg|Mux33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux33~2_combout\ = (\InstMem|ram~38_combout\ & (!\InstMem|ram~44_combout\)) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & ((\BancoReg|ram[5][30]~q\))) # (!\InstMem|ram~44_combout\ & (\BancoReg|ram[0][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \InstMem|ram~44_combout\,
	datac => \BancoReg|ram[0][30]~q\,
	datad => \BancoReg|ram[5][30]~q\,
	combout => \BancoReg|Mux33~2_combout\);

-- Location: LCCOMB_X53_Y41_N28
\muxRtImm|C[30]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[30]~91_combout\ = (!\InstMem|ram~44_combout\ & (\BancoReg|Mux33~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \InstMem|ram~44_combout\,
	datac => \BancoReg|Mux33~2_combout\,
	datad => \PC|DOUT\(1),
	combout => \muxRtImm|C[30]~91_combout\);

-- Location: LCCOMB_X53_Y42_N30
\ULA|Add1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add1~63_combout\ = \muxRtImm|C[31]~90_combout\ $ (\ULA|Add1~62\ $ (\UCULA|Mux5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \muxRtImm|C[31]~90_combout\,
	datad => \UCULA|Mux5~1_combout\,
	cin => \ULA|Add1~62\,
	combout => \ULA|Add1~63_combout\);

-- Location: LCCOMB_X52_Y45_N8
\ULA|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add0~63_combout\) # (\ULA|Add1~63_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add0~63_combout\ & \ULA|Add1~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \ULA|Add0~63_combout\,
	datad => \ULA|Add1~63_combout\,
	combout => \ULA|Mux0~0_combout\);

-- Location: LCCOMB_X54_Y42_N30
\ULA|tempAdd[32]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|tempAdd[32]~62_combout\ = \ULA|Add0~63_combout\ $ (\ULA|Add1~63_combout\ $ (\ULA|tempAdd[30]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~63_combout\,
	datab => \ULA|Add1~63_combout\,
	cin => \ULA|tempAdd[30]~61\,
	combout => \ULA|tempAdd[32]~62_combout\);

-- Location: LCCOMB_X52_Y45_N22
\ULA|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~1_combout\ = (\ULA|Mux0~0_combout\) # ((!\UCULA|Mux7~0_combout\ & (\UCULA|Mux6~0_combout\ & \ULA|tempAdd[32]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \ULA|Mux0~0_combout\,
	datad => \ULA|tempAdd[32]~62_combout\,
	combout => \ULA|Mux0~1_combout\);

-- Location: LCCOMB_X50_Y42_N28
\BancoReg|Mux32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux32~3_combout\ = (\BancoReg|Mux32~2_combout\ & ((!\InstMem|ram~38_combout\) # (!\PC|DOUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(1),
	datac => \BancoReg|Mux32~2_combout\,
	datad => \InstMem|ram~38_combout\,
	combout => \BancoReg|Mux32~3_combout\);

-- Location: LCCOMB_X57_Y45_N26
\MemDados|ram~901feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~901feeder_combout\ = \BancoReg|Mux32~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux32~3_combout\,
	combout => \MemDados|ram~901feeder_combout\);

-- Location: FF_X57_Y45_N27
\MemDados|ram~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~901feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~901_q\);

-- Location: FF_X54_Y46_N13
\MemDados|ram~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux32~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1029_q\);

-- Location: LCCOMB_X57_Y47_N22
\MemDados|ram~773feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~773feeder_combout\ = \BancoReg|Mux32~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux32~3_combout\,
	combout => \MemDados|ram~773feeder_combout\);

-- Location: FF_X57_Y47_N23
\MemDados|ram~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~773feeder_combout\,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~773_q\);

-- Location: FF_X54_Y46_N19
\MemDados|ram~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux32~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~645_q\);

-- Location: LCCOMB_X54_Y46_N18
\MemDados|ram~1715\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1715_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~773_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~645_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~773_q\,
	datac => \MemDados|ram~645_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1715_combout\);

-- Location: LCCOMB_X54_Y46_N12
\MemDados|ram~1716\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1716_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1715_combout\ & ((\MemDados|ram~1029_q\))) # (!\MemDados|ram~1715_combout\ & (\MemDados|ram~901_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1715_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~901_q\,
	datac => \MemDados|ram~1029_q\,
	datad => \MemDados|ram~1715_combout\,
	combout => \MemDados|ram~1716_combout\);

-- Location: LCCOMB_X61_Y47_N4
\MemDados|ram~965feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~965feeder_combout\ = \BancoReg|Mux32~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux32~3_combout\,
	combout => \MemDados|ram~965feeder_combout\);

-- Location: FF_X61_Y47_N5
\MemDados|ram~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~965feeder_combout\,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~965_q\);

-- Location: FF_X59_Y47_N25
\MemDados|ram~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux32~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~837_q\);

-- Location: LCCOMB_X59_Y47_N6
\MemDados|ram~709feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~709feeder_combout\ = \BancoReg|Mux32~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux32~3_combout\,
	combout => \MemDados|ram~709feeder_combout\);

-- Location: FF_X59_Y47_N7
\MemDados|ram~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~709feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~709_q\);

-- Location: LCCOMB_X61_Y47_N22
\MemDados|ram~581feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~581feeder_combout\ = \BancoReg|Mux32~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux32~3_combout\,
	combout => \MemDados|ram~581feeder_combout\);

-- Location: FF_X61_Y47_N23
\MemDados|ram~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~581feeder_combout\,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~581_q\);

-- Location: LCCOMB_X59_Y47_N20
\MemDados|ram~1717\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1717_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~709_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~581_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~709_q\,
	datab => \MemDados|ram~581_q\,
	datac => \ULA|Mux28~1_combout\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1717_combout\);

-- Location: LCCOMB_X59_Y47_N24
\MemDados|ram~1718\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1718_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1717_combout\ & (\MemDados|ram~965_q\)) # (!\MemDados|ram~1717_combout\ & ((\MemDados|ram~837_q\))))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1717_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~965_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~837_q\,
	datad => \MemDados|ram~1717_combout\,
	combout => \MemDados|ram~1718_combout\);

-- Location: LCCOMB_X54_Y46_N6
\MemDados|ram~1719\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1719_combout\ = (\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\) # ((\MemDados|ram~1716_combout\)))) # (!\ULA|Mux30~1_combout\ & (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~1718_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~1716_combout\,
	datad => \MemDados|ram~1718_combout\,
	combout => \MemDados|ram~1719_combout\);

-- Location: LCCOMB_X62_Y42_N2
\MemDados|ram~997feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~997feeder_combout\ = \BancoReg|Mux32~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux32~3_combout\,
	combout => \MemDados|ram~997feeder_combout\);

-- Location: FF_X62_Y42_N3
\MemDados|ram~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~997feeder_combout\,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~997_q\);

-- Location: FF_X65_Y42_N23
\MemDados|ram~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux32~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~741_q\);

-- Location: LCCOMB_X66_Y42_N28
\MemDados|ram~869feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~869feeder_combout\ = \BancoReg|Mux32~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux32~3_combout\,
	combout => \MemDados|ram~869feeder_combout\);

-- Location: FF_X66_Y42_N29
\MemDados|ram~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~869feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~869_q\);

-- Location: FF_X66_Y42_N7
\MemDados|ram~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux32~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~613_q\);

-- Location: LCCOMB_X66_Y42_N6
\MemDados|ram~1713\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1713_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~869_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~613_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~869_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~613_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1713_combout\);

-- Location: LCCOMB_X65_Y42_N22
\MemDados|ram~1714\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1714_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1713_combout\ & (\MemDados|ram~997_q\)) # (!\MemDados|ram~1713_combout\ & ((\MemDados|ram~741_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1713_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~997_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~741_q\,
	datad => \MemDados|ram~1713_combout\,
	combout => \MemDados|ram~1714_combout\);

-- Location: LCCOMB_X60_Y47_N22
\MemDados|ram~805feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~805feeder_combout\ = \BancoReg|Mux32~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux32~3_combout\,
	combout => \MemDados|ram~805feeder_combout\);

-- Location: FF_X60_Y47_N23
\MemDados|ram~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~805feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~805_q\);

-- Location: FF_X60_Y47_N21
\MemDados|ram~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux32~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1061_q\);

-- Location: LCCOMB_X60_Y45_N14
\MemDados|ram~933feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~933feeder_combout\ = \BancoReg|Mux32~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux32~3_combout\,
	combout => \MemDados|ram~933feeder_combout\);

-- Location: FF_X60_Y45_N15
\MemDados|ram~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~933feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~933_q\);

-- Location: FF_X59_Y45_N7
\MemDados|ram~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux32~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~677_q\);

-- Location: LCCOMB_X59_Y45_N6
\MemDados|ram~1720\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1720_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~933_q\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~677_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~933_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~677_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1720_combout\);

-- Location: LCCOMB_X60_Y47_N20
\MemDados|ram~1721\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1721_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1720_combout\ & ((\MemDados|ram~1061_q\))) # (!\MemDados|ram~1720_combout\ & (\MemDados|ram~805_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1720_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~805_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~1061_q\,
	datad => \MemDados|ram~1720_combout\,
	combout => \MemDados|ram~1721_combout\);

-- Location: LCCOMB_X54_Y46_N16
\MemDados|ram~1722\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1722_combout\ = (\MemDados|ram~1719_combout\ & (((\MemDados|ram~1721_combout\)) # (!\ULA|Mux31~2_combout\))) # (!\MemDados|ram~1719_combout\ & (\ULA|Mux31~2_combout\ & (\MemDados|ram~1714_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1719_combout\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~1714_combout\,
	datad => \MemDados|ram~1721_combout\,
	combout => \MemDados|ram~1722_combout\);

-- Location: LCCOMB_X58_Y40_N8
\MemDados|ram~293feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~293feeder_combout\ = \BancoReg|Mux32~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux32~3_combout\,
	combout => \MemDados|ram~293feeder_combout\);

-- Location: FF_X58_Y40_N9
\MemDados|ram~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~293feeder_combout\,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~293_q\);

-- Location: FF_X54_Y38_N7
\MemDados|ram~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux32~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~261_q\);

-- Location: LCCOMB_X57_Y38_N30
\MemDados|ram~229feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~229feeder_combout\ = \BancoReg|Mux32~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux32~3_combout\,
	combout => \MemDados|ram~229feeder_combout\);

-- Location: FF_X57_Y38_N31
\MemDados|ram~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~229feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~229_q\);

-- Location: FF_X54_Y38_N29
\MemDados|ram~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux32~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~197_q\);

-- Location: LCCOMB_X54_Y38_N28
\MemDados|ram~1723\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1723_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~229_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~197_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~229_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~197_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1723_combout\);

-- Location: LCCOMB_X54_Y38_N6
\MemDados|ram~1724\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1724_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1723_combout\ & (\MemDados|ram~293_q\)) # (!\MemDados|ram~1723_combout\ & ((\MemDados|ram~261_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1723_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~293_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~261_q\,
	datad => \MemDados|ram~1723_combout\,
	combout => \MemDados|ram~1724_combout\);

-- Location: LCCOMB_X59_Y41_N2
\MemDados|ram~357feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~357feeder_combout\ = \BancoReg|Mux32~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux32~3_combout\,
	combout => \MemDados|ram~357feeder_combout\);

-- Location: FF_X59_Y41_N3
\MemDados|ram~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~357feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~357_q\);

-- Location: FF_X58_Y44_N27
\MemDados|ram~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux32~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~421_q\);

-- Location: LCCOMB_X57_Y44_N26
\MemDados|ram~389feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~389feeder_combout\ = \BancoReg|Mux32~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux32~3_combout\,
	combout => \MemDados|ram~389feeder_combout\);

-- Location: FF_X57_Y44_N27
\MemDados|ram~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~389feeder_combout\,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~389_q\);

-- Location: FF_X58_Y44_N21
\MemDados|ram~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux32~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~325_q\);

-- Location: LCCOMB_X58_Y44_N20
\MemDados|ram~1725\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1725_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~389_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~325_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~389_q\,
	datac => \MemDados|ram~325_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1725_combout\);

-- Location: LCCOMB_X58_Y44_N26
\MemDados|ram~1726\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1726_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1725_combout\ & ((\MemDados|ram~421_q\))) # (!\MemDados|ram~1725_combout\ & (\MemDados|ram~357_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1725_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~357_q\,
	datac => \MemDados|ram~421_q\,
	datad => \MemDados|ram~1725_combout\,
	combout => \MemDados|ram~1726_combout\);

-- Location: LCCOMB_X56_Y42_N18
\MemDados|ram~1818\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1818_combout\ = !\BancoReg|Mux32~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux32~3_combout\,
	combout => \MemDados|ram~1818_combout\);

-- Location: FF_X56_Y42_N19
\MemDados|ram~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1818_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~101_q\);

-- Location: FF_X58_Y43_N11
\MemDados|ram~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux32~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~165_q\);

-- Location: LCCOMB_X57_Y39_N10
\MemDados|ram~1819\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1819_combout\ = !\BancoReg|Mux32~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux32~3_combout\,
	combout => \MemDados|ram~1819_combout\);

-- Location: FF_X57_Y39_N11
\MemDados|ram~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1819_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~133_q\);

-- Location: FF_X57_Y42_N11
\MemDados|ram~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux32~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~69_q\);

-- Location: LCCOMB_X57_Y42_N10
\MemDados|ram~1727\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1727_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)) # (!\MemDados|ram~133_q\))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~69_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~133_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~69_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1727_combout\);

-- Location: LCCOMB_X58_Y43_N10
\MemDados|ram~1728\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1728_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1727_combout\ & ((\MemDados|ram~165_q\))) # (!\MemDados|ram~1727_combout\ & (!\MemDados|ram~101_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1727_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~101_q\,
	datac => \MemDados|ram~165_q\,
	datad => \MemDados|ram~1727_combout\,
	combout => \MemDados|ram~1728_combout\);

-- Location: LCCOMB_X55_Y45_N30
\MemDados|ram~1729\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1729_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1726_combout\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1728_combout\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1726_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1728_combout\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1729_combout\);

-- Location: LCCOMB_X61_Y41_N0
\MemDados|ram~517feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~517feeder_combout\ = \BancoReg|Mux32~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux32~3_combout\,
	combout => \MemDados|ram~517feeder_combout\);

-- Location: FF_X61_Y41_N1
\MemDados|ram~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~517feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~517_q\);

-- Location: FF_X61_Y43_N31
\MemDados|ram~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux32~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~549_q\);

-- Location: LCCOMB_X62_Y44_N2
\MemDados|ram~485feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~485feeder_combout\ = \BancoReg|Mux32~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux32~3_combout\,
	combout => \MemDados|ram~485feeder_combout\);

-- Location: FF_X62_Y44_N3
\MemDados|ram~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~485feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~485_q\);

-- Location: FF_X61_Y43_N13
\MemDados|ram~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux32~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~453_q\);

-- Location: LCCOMB_X61_Y43_N12
\MemDados|ram~1730\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1730_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~485_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~453_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~485_q\,
	datac => \MemDados|ram~453_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1730_combout\);

-- Location: LCCOMB_X61_Y43_N30
\MemDados|ram~1731\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1731_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1730_combout\ & ((\MemDados|ram~549_q\))) # (!\MemDados|ram~1730_combout\ & (\MemDados|ram~517_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1730_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~517_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~549_q\,
	datad => \MemDados|ram~1730_combout\,
	combout => \MemDados|ram~1731_combout\);

-- Location: LCCOMB_X55_Y45_N28
\MemDados|ram~1732\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1732_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1729_combout\ & ((\MemDados|ram~1731_combout\))) # (!\MemDados|ram~1729_combout\ & (\MemDados|ram~1724_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1729_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~1724_combout\,
	datac => \MemDados|ram~1729_combout\,
	datad => \MemDados|ram~1731_combout\,
	combout => \MemDados|ram~1732_combout\);

-- Location: LCCOMB_X55_Y45_N22
\MemDados|ram~1733\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1733_combout\ = (\ULA|Mux27~1_combout\ & (\MemDados|ram~1722_combout\)) # (!\ULA|Mux27~1_combout\ & ((\MemDados|ram~1732_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datac => \MemDados|ram~1722_combout\,
	datad => \MemDados|ram~1732_combout\,
	combout => \MemDados|ram~1733_combout\);

-- Location: LCCOMB_X55_Y45_N18
\MemDados|q[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(31) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|ram~1733_combout\)) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1733_combout\,
	datab => \MemDados|q\(31),
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(31));

-- Location: LCCOMB_X52_Y45_N16
\MuxULAMem|C[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[31]~31_combout\ = (\UCFD|Mux4~0_combout\ & ((\MemDados|q\(31)))) # (!\UCFD|Mux4~0_combout\ & (\ULA|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux4~0_combout\,
	datac => \ULA|Mux0~1_combout\,
	datad => \MemDados|q\(31),
	combout => \MuxULAMem|C[31]~31_combout\);

-- Location: FF_X54_Y45_N1
\BancoReg|ram[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[31]~31_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][31]~q\);

-- Location: LCCOMB_X54_Y45_N28
\BancoReg|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux0~0_combout\ = (\InstMem|ram~41_combout\ & (\PC|DOUT\(1) & ((\BancoReg|ram[0][31]~q\) # (!\PC|DOUT\(0))))) # (!\InstMem|ram~41_combout\ & (((\BancoReg|ram[0][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(0),
	datab => \BancoReg|ram[0][31]~q\,
	datac => \PC|DOUT\(1),
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux0~0_combout\);

-- Location: LCCOMB_X54_Y45_N0
\BancoReg|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux0~1_combout\ = (\BancoReg|Mux0~0_combout\) # ((\InstMem|ram~42_combout\ & \BancoReg|ram[4][31]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~42_combout\,
	datac => \BancoReg|ram[4][31]~q\,
	datad => \BancoReg|Mux0~0_combout\,
	combout => \BancoReg|Mux0~1_combout\);

-- Location: LCCOMB_X55_Y42_N30
\ULA|Add0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~63_combout\ = \BancoReg|Mux0~1_combout\ $ (\ULA|Add0~62\ $ (\UCULA|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux0~1_combout\,
	datad => \UCULA|Mux4~1_combout\,
	cin => \ULA|Add0~62\,
	combout => \ULA|Add0~63_combout\);

-- Location: LCCOMB_X58_Y42_N0
\ULA|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux31~0_combout\ = (\ULA|Add0~63_combout\ & ((\ULA|Add1~63_combout\) # (\ULA|tempAdd[32]~62_combout\))) # (!\ULA|Add0~63_combout\ & (\ULA|Add1~63_combout\ & \ULA|tempAdd[32]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~63_combout\,
	datab => \ULA|Add1~63_combout\,
	datad => \ULA|tempAdd[32]~62_combout\,
	combout => \ULA|Mux31~0_combout\);

-- Location: LCCOMB_X58_Y42_N18
\ULA|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux31~2_combout\ = (\UCULA|Mux6~0_combout\ & ((\ULA|Mux31~1_combout\ & ((\ULA|Mux31~0_combout\))) # (!\ULA|Mux31~1_combout\ & (\ULA|tempAdd[0]~0_combout\)))) # (!\UCULA|Mux6~0_combout\ & (((\ULA|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|tempAdd[0]~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \ULA|Mux31~1_combout\,
	datad => \ULA|Mux31~0_combout\,
	combout => \ULA|Mux31~2_combout\);

-- Location: LCCOMB_X58_Y42_N10
\MemDados|ram~1748\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1748_combout\ = (!\ULA|Mux30~1_combout\ & (\ULA|Mux28~1_combout\ & (\ULA|Mux29~1_combout\ & \ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \ULA|Mux29~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1748_combout\);

-- Location: LCCOMB_X61_Y42_N20
\MemDados|ram~1778\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1778_combout\ = (\UCFD|Mux7~0_combout\ & (!\ULA|Mux27~1_combout\ & \MemDados|ram~1748_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux7~0_combout\,
	datab => \ULA|Mux27~1_combout\,
	datad => \MemDados|ram~1748_combout\,
	combout => \MemDados|ram~1778_combout\);

-- Location: FF_X62_Y44_N11
\MemDados|ram~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~456feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~456_q\);

-- Location: FF_X61_Y43_N27
\MemDados|ram~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux61~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~520_q\);

-- Location: LCCOMB_X61_Y41_N16
\MemDados|ram~488feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~488feeder_combout\ = \BancoReg|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux61~1_combout\,
	combout => \MemDados|ram~488feeder_combout\);

-- Location: FF_X61_Y41_N17
\MemDados|ram~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~488feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~488_q\);

-- Location: FF_X61_Y43_N29
\MemDados|ram~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux61~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~424_q\);

-- Location: LCCOMB_X61_Y43_N28
\MemDados|ram~1121\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1121_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~488_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~424_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~488_q\,
	datac => \MemDados|ram~424_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1121_combout\);

-- Location: LCCOMB_X61_Y43_N26
\MemDados|ram~1122\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1122_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1121_combout\ & ((\MemDados|ram~520_q\))) # (!\MemDados|ram~1121_combout\ & (\MemDados|ram~456_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~456_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~520_q\,
	datad => \MemDados|ram~1121_combout\,
	combout => \MemDados|ram~1122_combout\);

-- Location: LCCOMB_X56_Y39_N30
\MemDados|ram~104feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~104feeder_combout\ = \BancoReg|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux61~1_combout\,
	combout => \MemDados|ram~104feeder_combout\);

-- Location: FF_X56_Y39_N31
\MemDados|ram~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~104feeder_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~104_q\);

-- Location: FF_X65_Y43_N19
\MemDados|ram~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux61~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~136_q\);

-- Location: LCCOMB_X60_Y42_N6
\MemDados|ram~72feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~72feeder_combout\ = \BancoReg|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux61~1_combout\,
	combout => \MemDados|ram~72feeder_combout\);

-- Location: FF_X60_Y42_N7
\MemDados|ram~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~72feeder_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~72_q\);

-- Location: FF_X65_Y43_N1
\MemDados|ram~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux61~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~40_q\);

-- Location: LCCOMB_X65_Y43_N0
\MemDados|ram~1118\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1118_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~72_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~40_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~72_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~40_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1118_combout\);

-- Location: LCCOMB_X65_Y43_N18
\MemDados|ram~1119\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1119_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1118_combout\ & ((\MemDados|ram~136_q\))) # (!\MemDados|ram~1118_combout\ & (\MemDados|ram~104_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~104_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~136_q\,
	datad => \MemDados|ram~1118_combout\,
	combout => \MemDados|ram~1119_combout\);

-- Location: FF_X59_Y40_N7
\MemDados|ram~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux61~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~264_q\);

-- Location: LCCOMB_X56_Y38_N6
\MemDados|ram~1789\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1789_combout\ = !\BancoReg|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux61~1_combout\,
	combout => \MemDados|ram~1789_combout\);

-- Location: FF_X56_Y38_N7
\MemDados|ram~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1789_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~200_q\);

-- Location: LCCOMB_X56_Y38_N12
\MemDados|ram~1790\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1790_combout\ = !\BancoReg|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux61~1_combout\,
	combout => \MemDados|ram~1790_combout\);

-- Location: FF_X56_Y38_N13
\MemDados|ram~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1790_combout\,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~168_q\);

-- Location: LCCOMB_X59_Y38_N18
\MemDados|ram~232feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~232feeder_combout\ = \BancoReg|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux61~1_combout\,
	combout => \MemDados|ram~232feeder_combout\);

-- Location: FF_X59_Y38_N19
\MemDados|ram~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~232feeder_combout\,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~232_q\);

-- Location: LCCOMB_X65_Y44_N2
\MemDados|ram~1116\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1116_combout\ = (\ULA|Mux30~1_combout\ & (((\MemDados|ram~232_q\) # (\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (!\MemDados|ram~168_q\ & ((!\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~168_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~232_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1116_combout\);

-- Location: LCCOMB_X65_Y44_N20
\MemDados|ram~1117\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1117_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1116_combout\ & (\MemDados|ram~264_q\)) # (!\MemDados|ram~1116_combout\ & ((!\MemDados|ram~200_q\))))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~264_q\,
	datac => \MemDados|ram~200_q\,
	datad => \MemDados|ram~1116_combout\,
	combout => \MemDados|ram~1117_combout\);

-- Location: LCCOMB_X65_Y44_N30
\MemDados|ram~1120\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1120_combout\ = (\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\) # ((\MemDados|ram~1117_combout\)))) # (!\ULA|Mux29~1_combout\ & (!\ULA|Mux28~1_combout\ & (\MemDados|ram~1119_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1119_combout\,
	datad => \MemDados|ram~1117_combout\,
	combout => \MemDados|ram~1120_combout\);

-- Location: LCCOMB_X60_Y44_N0
\MemDados|ram~392feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~392feeder_combout\ = \BancoReg|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux61~1_combout\,
	combout => \MemDados|ram~392feeder_combout\);

-- Location: FF_X60_Y44_N1
\MemDados|ram~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~392feeder_combout\,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~392_q\);

-- Location: FF_X61_Y44_N21
\MemDados|ram~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux61~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~360_q\);

-- Location: LCCOMB_X61_Y44_N30
\MemDados|ram~1788\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1788_combout\ = !\BancoReg|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux61~1_combout\,
	combout => \MemDados|ram~1788_combout\);

-- Location: FF_X61_Y44_N31
\MemDados|ram~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1788_combout\,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~296_q\);

-- Location: FF_X60_Y44_N3
\MemDados|ram~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux61~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~328_q\);

-- Location: LCCOMB_X60_Y44_N2
\MemDados|ram~1114\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1114_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & ((\MemDados|ram~328_q\))) # (!\ULA|Mux31~2_combout\ & (!\MemDados|ram~296_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~296_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~328_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1114_combout\);

-- Location: LCCOMB_X61_Y44_N20
\MemDados|ram~1115\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1115_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1114_combout\ & (\MemDados|ram~392_q\)) # (!\MemDados|ram~1114_combout\ & ((\MemDados|ram~360_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~392_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~360_q\,
	datad => \MemDados|ram~1114_combout\,
	combout => \MemDados|ram~1115_combout\);

-- Location: LCCOMB_X65_Y44_N24
\MemDados|ram~1123\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1123_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1120_combout\ & (\MemDados|ram~1122_combout\)) # (!\MemDados|ram~1120_combout\ & ((\MemDados|ram~1115_combout\))))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1122_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1120_combout\,
	datad => \MemDados|ram~1115_combout\,
	combout => \MemDados|ram~1123_combout\);

-- Location: LCCOMB_X62_Y45_N26
\MemDados|ram~904feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~904feeder_combout\ = \BancoReg|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux61~1_combout\,
	combout => \MemDados|ram~904feeder_combout\);

-- Location: FF_X62_Y45_N27
\MemDados|ram~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~904feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~904_q\);

-- Location: FF_X62_Y45_N29
\MemDados|ram~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux61~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1032_q\);

-- Location: LCCOMB_X63_Y46_N28
\MemDados|ram~776feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~776feeder_combout\ = \BancoReg|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux61~1_combout\,
	combout => \MemDados|ram~776feeder_combout\);

-- Location: FF_X63_Y46_N29
\MemDados|ram~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~776feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~776_q\);

-- Location: FF_X63_Y45_N5
\MemDados|ram~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux61~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~648_q\);

-- Location: LCCOMB_X63_Y45_N4
\MemDados|ram~1111\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1111_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~776_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~648_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~776_q\,
	datac => \MemDados|ram~648_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1111_combout\);

-- Location: LCCOMB_X62_Y45_N28
\MemDados|ram~1112\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1112_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1111_combout\ & ((\MemDados|ram~1032_q\))) # (!\MemDados|ram~1111_combout\ & (\MemDados|ram~904_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~904_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1032_q\,
	datad => \MemDados|ram~1111_combout\,
	combout => \MemDados|ram~1112_combout\);

-- Location: LCCOMB_X68_Y42_N24
\MemDados|ram~840feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~840feeder_combout\ = \BancoReg|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux61~1_combout\,
	combout => \MemDados|ram~840feeder_combout\);

-- Location: FF_X68_Y42_N25
\MemDados|ram~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~840feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~840_q\);

-- Location: FF_X65_Y45_N27
\MemDados|ram~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux61~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~968_q\);

-- Location: LCCOMB_X68_Y42_N26
\MemDados|ram~712feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~712feeder_combout\ = \BancoReg|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux61~1_combout\,
	combout => \MemDados|ram~712feeder_combout\);

-- Location: FF_X68_Y42_N27
\MemDados|ram~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~712feeder_combout\,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~712_q\);

-- Location: LCCOMB_X66_Y42_N18
\MemDados|ram~584feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~584feeder_combout\ = \BancoReg|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux61~1_combout\,
	combout => \MemDados|ram~584feeder_combout\);

-- Location: FF_X66_Y42_N19
\MemDados|ram~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~584feeder_combout\,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~584_q\);

-- Location: LCCOMB_X65_Y45_N16
\MemDados|ram~1106\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1106_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~712_q\) # ((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~584_q\ & !\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~712_q\,
	datab => \MemDados|ram~584_q\,
	datac => \ULA|Mux29~1_combout\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1106_combout\);

-- Location: LCCOMB_X65_Y45_N26
\MemDados|ram~1107\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1107_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1106_combout\ & ((\MemDados|ram~968_q\))) # (!\MemDados|ram~1106_combout\ & (\MemDados|ram~840_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~840_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~968_q\,
	datad => \MemDados|ram~1106_combout\,
	combout => \MemDados|ram~1107_combout\);

-- Location: LCCOMB_X63_Y39_N8
\MemDados|ram~680feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~680feeder_combout\ = \BancoReg|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux61~1_combout\,
	combout => \MemDados|ram~680feeder_combout\);

-- Location: FF_X63_Y39_N9
\MemDados|ram~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~680feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~680_q\);

-- Location: LCCOMB_X59_Y47_N10
\MemDados|ram~808feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~808feeder_combout\ = \BancoReg|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux61~1_combout\,
	combout => \MemDados|ram~808feeder_combout\);

-- Location: FF_X59_Y47_N11
\MemDados|ram~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~808feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~808_q\);

-- Location: FF_X61_Y47_N9
\MemDados|ram~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux61~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~552_q\);

-- Location: LCCOMB_X61_Y47_N8
\MemDados|ram~1108\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1108_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~808_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~552_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~808_q\,
	datac => \MemDados|ram~552_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1108_combout\);

-- Location: FF_X61_Y47_N11
\MemDados|ram~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux61~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~936_q\);

-- Location: LCCOMB_X61_Y47_N10
\MemDados|ram~1109\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1109_combout\ = (\MemDados|ram~1108_combout\ & (((\MemDados|ram~936_q\) # (!\ULA|Mux29~1_combout\)))) # (!\MemDados|ram~1108_combout\ & (\MemDados|ram~680_q\ & ((\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~680_q\,
	datab => \MemDados|ram~1108_combout\,
	datac => \MemDados|ram~936_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1109_combout\);

-- Location: LCCOMB_X62_Y45_N8
\MemDados|ram~1110\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1110_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~1107_combout\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~1109_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~1107_combout\,
	datac => \ULA|Mux31~2_combout\,
	datad => \MemDados|ram~1109_combout\,
	combout => \MemDados|ram~1110_combout\);

-- Location: LCCOMB_X54_Y46_N22
\MemDados|ram~1000feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1000feeder_combout\ = \BancoReg|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux61~1_combout\,
	combout => \MemDados|ram~1000feeder_combout\);

-- Location: FF_X54_Y46_N23
\MemDados|ram~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1000feeder_combout\,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1000_q\);

-- Location: FF_X57_Y47_N5
\MemDados|ram~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux61~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~744_q\);

-- Location: LCCOMB_X56_Y47_N18
\MemDados|ram~872feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~872feeder_combout\ = \BancoReg|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux61~1_combout\,
	combout => \MemDados|ram~872feeder_combout\);

-- Location: FF_X56_Y47_N19
\MemDados|ram~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~872feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~872_q\);

-- Location: FF_X56_Y47_N25
\MemDados|ram~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux61~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~616_q\);

-- Location: LCCOMB_X56_Y47_N24
\MemDados|ram~1104\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1104_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~872_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~616_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~872_q\,
	datac => \MemDados|ram~616_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1104_combout\);

-- Location: LCCOMB_X57_Y47_N4
\MemDados|ram~1105\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1105_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1104_combout\ & (\MemDados|ram~1000_q\)) # (!\MemDados|ram~1104_combout\ & ((\MemDados|ram~744_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1000_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~744_q\,
	datad => \MemDados|ram~1104_combout\,
	combout => \MemDados|ram~1105_combout\);

-- Location: LCCOMB_X62_Y45_N2
\MemDados|ram~1113\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1113_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1110_combout\ & (\MemDados|ram~1112_combout\)) # (!\MemDados|ram~1110_combout\ & ((\MemDados|ram~1105_combout\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~1112_combout\,
	datac => \MemDados|ram~1110_combout\,
	datad => \MemDados|ram~1105_combout\,
	combout => \MemDados|ram~1113_combout\);

-- Location: LCCOMB_X65_Y44_N14
\MemDados|ram~1124\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1124_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1113_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux27~1_combout\,
	datac => \MemDados|ram~1123_combout\,
	datad => \MemDados|ram~1113_combout\,
	combout => \MemDados|ram~1124_combout\);

-- Location: LCCOMB_X65_Y44_N22
\MemDados|q[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(2) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|ram~1124_combout\))) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|q\(2),
	datab => \MemDados|ram~1124_combout\,
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(2));

-- Location: LCCOMB_X52_Y44_N30
\MuxULAMem|C[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[2]~2_combout\ = (\UCFD|Mux4~0_combout\ & ((\MemDados|q\(2)))) # (!\UCFD|Mux4~0_combout\ & (\ULA|Mux29~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UCFD|Mux4~0_combout\,
	datac => \ULA|Mux29~1_combout\,
	datad => \MemDados|q\(2),
	combout => \MuxULAMem|C[2]~2_combout\);

-- Location: FF_X52_Y41_N9
\BancoReg|ram[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[2]~2_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][2]~q\);

-- Location: LCCOMB_X52_Y41_N30
\BancoReg|Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux61~0_combout\ = (\InstMem|ram~38_combout\ & ((\PC|DOUT\(1)))) # (!\InstMem|ram~38_combout\ & (\BancoReg|ram[0][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|ram[0][2]~q\,
	datac => \PC|DOUT\(1),
	datad => \InstMem|ram~38_combout\,
	combout => \BancoReg|Mux61~0_combout\);

-- Location: LCCOMB_X52_Y41_N16
\BancoReg|Mux61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux61~1_combout\ = (\InstMem|ram~38_combout\ & ((\BancoReg|Mux61~0_combout\ $ (!\InstMem|ram~44_combout\)))) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & (\BancoReg|ram[5][2]~q\)) # (!\InstMem|ram~44_combout\ & 
-- ((\BancoReg|Mux61~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[5][2]~q\,
	datab => \InstMem|ram~38_combout\,
	datac => \BancoReg|Mux61~0_combout\,
	datad => \InstMem|ram~44_combout\,
	combout => \BancoReg|Mux61~1_combout\);

-- Location: LCCOMB_X52_Y43_N28
\muxRtImm|C[2]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[2]~114_combout\ = (\InstMem|ram~43_combout\ & ((\PC|DOUT\(4) & ((\BancoReg|Mux61~1_combout\))) # (!\PC|DOUT\(4) & (\InstMem|ram~47_combout\)))) # (!\InstMem|ram~43_combout\ & (((\BancoReg|Mux61~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~43_combout\,
	datab => \InstMem|ram~47_combout\,
	datac => \PC|DOUT\(4),
	datad => \BancoReg|Mux61~1_combout\,
	combout => \muxRtImm|C[2]~114_combout\);

-- Location: LCCOMB_X59_Y43_N28
\ULA|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux29~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add1~5_combout\) # (\ULA|Add0~5_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add1~5_combout\ & \ULA|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \ULA|Add1~5_combout\,
	datac => \ULA|Add0~5_combout\,
	datad => \UCULA|Mux6~0_combout\,
	combout => \ULA|Mux29~0_combout\);

-- Location: LCCOMB_X59_Y43_N22
\ULA|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux29~1_combout\ = (\ULA|Mux29~0_combout\) # ((!\UCULA|Mux7~0_combout\ & (\ULA|tempAdd[2]~4_combout\ & \UCULA|Mux6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \ULA|Mux29~0_combout\,
	datac => \ULA|tempAdd[2]~4_combout\,
	datad => \UCULA|Mux6~0_combout\,
	combout => \ULA|Mux29~1_combout\);

-- Location: LCCOMB_X57_Y43_N28
\MemDados|ram~1756\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1756_combout\ = (\ULA|Mux29~1_combout\ & (!\ULA|Mux30~1_combout\ & (\ULA|Mux28~1_combout\ & !\ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \ULA|Mux30~1_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1756_combout\);

-- Location: LCCOMB_X57_Y43_N6
\MemDados|ram~1757\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1757_combout\ = (\ULA|Mux27~1_combout\ & (\UCFD|Mux7~0_combout\ & \MemDados|ram~1756_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datab => \UCFD|Mux7~0_combout\,
	datad => \MemDados|ram~1756_combout\,
	combout => \MemDados|ram~1757_combout\);

-- Location: FF_X58_Y39_N5
\MemDados|ram~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~937feeder_combout\,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~937_q\);

-- Location: LCCOMB_X59_Y47_N28
\MemDados|ram~809feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~809feeder_combout\ = \BancoReg|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux60~1_combout\,
	combout => \MemDados|ram~809feeder_combout\);

-- Location: FF_X59_Y47_N29
\MemDados|ram~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~809feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~809_q\);

-- Location: LCCOMB_X63_Y39_N2
\MemDados|ram~681feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~681feeder_combout\ = \BancoReg|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux60~1_combout\,
	combout => \MemDados|ram~681feeder_combout\);

-- Location: FF_X63_Y39_N3
\MemDados|ram~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~681feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~681_q\);

-- Location: FF_X62_Y39_N29
\MemDados|ram~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux60~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~553_q\);

-- Location: LCCOMB_X62_Y39_N28
\MemDados|ram~1129\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1129_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~681_q\) # ((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~553_q\ & !\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~681_q\,
	datac => \MemDados|ram~553_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1129_combout\);

-- Location: LCCOMB_X65_Y43_N12
\MemDados|ram~1130\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1130_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1129_combout\ & (\MemDados|ram~937_q\)) # (!\MemDados|ram~1129_combout\ & ((\MemDados|ram~809_q\))))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~937_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~809_q\,
	datad => \MemDados|ram~1129_combout\,
	combout => \MemDados|ram~1130_combout\);

-- Location: LCCOMB_X56_Y45_N0
\MemDados|ram~873feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~873feeder_combout\ = \BancoReg|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux60~1_combout\,
	combout => \MemDados|ram~873feeder_combout\);

-- Location: FF_X56_Y45_N1
\MemDados|ram~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~873feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~873_q\);

-- Location: FF_X56_Y46_N19
\MemDados|ram~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux60~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1001_q\);

-- Location: LCCOMB_X57_Y47_N6
\MemDados|ram~745feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~745feeder_combout\ = \BancoReg|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux60~1_combout\,
	combout => \MemDados|ram~745feeder_combout\);

-- Location: FF_X57_Y47_N7
\MemDados|ram~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~745feeder_combout\,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~745_q\);

-- Location: FF_X56_Y46_N17
\MemDados|ram~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux60~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~617_q\);

-- Location: LCCOMB_X56_Y46_N16
\MemDados|ram~1127\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1127_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~745_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~617_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~745_q\,
	datac => \MemDados|ram~617_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1127_combout\);

-- Location: LCCOMB_X56_Y46_N18
\MemDados|ram~1128\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1128_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1127_combout\ & ((\MemDados|ram~1001_q\))) # (!\MemDados|ram~1127_combout\ & (\MemDados|ram~873_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~873_q\,
	datac => \MemDados|ram~1001_q\,
	datad => \MemDados|ram~1127_combout\,
	combout => \MemDados|ram~1128_combout\);

-- Location: LCCOMB_X65_Y43_N6
\MemDados|ram~1131\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1131_combout\ = (\ULA|Mux31~2_combout\ & (((\ULA|Mux30~1_combout\)))) # (!\ULA|Mux31~2_combout\ & ((\ULA|Mux30~1_combout\ & ((\MemDados|ram~1128_combout\))) # (!\ULA|Mux30~1_combout\ & (\MemDados|ram~1130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1130_combout\,
	datab => \ULA|Mux31~2_combout\,
	datac => \ULA|Mux30~1_combout\,
	datad => \MemDados|ram~1128_combout\,
	combout => \MemDados|ram~1131_combout\);

-- Location: LCCOMB_X63_Y46_N6
\MemDados|ram~777feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~777feeder_combout\ = \BancoReg|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux60~1_combout\,
	combout => \MemDados|ram~777feeder_combout\);

-- Location: FF_X63_Y46_N7
\MemDados|ram~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~777feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~777_q\);

-- Location: FF_X62_Y45_N19
\MemDados|ram~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux60~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1033_q\);

-- Location: LCCOMB_X63_Y45_N10
\MemDados|ram~649feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~649feeder_combout\ = \BancoReg|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux60~1_combout\,
	combout => \MemDados|ram~649feeder_combout\);

-- Location: FF_X63_Y45_N11
\MemDados|ram~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~649feeder_combout\,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~649_q\);

-- Location: FF_X62_Y45_N21
\MemDados|ram~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux60~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~905_q\);

-- Location: LCCOMB_X62_Y45_N20
\MemDados|ram~1132\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1132_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & ((\MemDados|ram~905_q\))) # (!\ULA|Mux28~1_combout\ & (\MemDados|ram~649_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~649_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~905_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1132_combout\);

-- Location: LCCOMB_X62_Y45_N18
\MemDados|ram~1133\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1133_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1132_combout\ & ((\MemDados|ram~1033_q\))) # (!\MemDados|ram~1132_combout\ & (\MemDados|ram~777_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~777_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~1033_q\,
	datad => \MemDados|ram~1132_combout\,
	combout => \MemDados|ram~1133_combout\);

-- Location: FF_X62_Y42_N1
\MemDados|ram~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux60~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~969_q\);

-- Location: FF_X65_Y42_N3
\MemDados|ram~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux60~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~713_q\);

-- Location: LCCOMB_X66_Y42_N12
\MemDados|ram~841feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~841feeder_combout\ = \BancoReg|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux60~1_combout\,
	combout => \MemDados|ram~841feeder_combout\);

-- Location: FF_X66_Y42_N13
\MemDados|ram~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~841feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~841_q\);

-- Location: FF_X66_Y42_N3
\MemDados|ram~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux60~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~585_q\);

-- Location: LCCOMB_X66_Y42_N2
\MemDados|ram~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1125_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~841_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~585_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~841_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~585_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1125_combout\);

-- Location: LCCOMB_X65_Y42_N2
\MemDados|ram~1126\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1126_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1125_combout\ & (\MemDados|ram~969_q\)) # (!\MemDados|ram~1125_combout\ & ((\MemDados|ram~713_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~969_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~713_q\,
	datad => \MemDados|ram~1125_combout\,
	combout => \MemDados|ram~1126_combout\);

-- Location: LCCOMB_X65_Y43_N16
\MemDados|ram~1134\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1134_combout\ = (\MemDados|ram~1131_combout\ & ((\MemDados|ram~1133_combout\) # ((!\ULA|Mux31~2_combout\)))) # (!\MemDados|ram~1131_combout\ & (((\MemDados|ram~1126_combout\ & \ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1131_combout\,
	datab => \MemDados|ram~1133_combout\,
	datac => \MemDados|ram~1126_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1134_combout\);

-- Location: LCCOMB_X59_Y40_N4
\MemDados|ram~1792\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1792_combout\ = !\BancoReg|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux60~1_combout\,
	combout => \MemDados|ram~1792_combout\);

-- Location: FF_X59_Y40_N5
\MemDados|ram~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1792_combout\,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~265_q\);

-- Location: FF_X60_Y38_N1
\MemDados|ram~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux60~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~233_q\);

-- Location: LCCOMB_X57_Y38_N8
\MemDados|ram~1791\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1791_combout\ = !\BancoReg|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux60~1_combout\,
	combout => \MemDados|ram~1791_combout\);

-- Location: FF_X57_Y38_N9
\MemDados|ram~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1791_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~201_q\);

-- Location: FF_X60_Y38_N7
\MemDados|ram~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux60~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~169_q\);

-- Location: LCCOMB_X60_Y38_N6
\MemDados|ram~1135\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1135_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (!\MemDados|ram~201_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~169_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~201_q\,
	datac => \MemDados|ram~169_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1135_combout\);

-- Location: LCCOMB_X60_Y38_N0
\MemDados|ram~1136\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1136_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1135_combout\ & (!\MemDados|ram~265_q\)) # (!\MemDados|ram~1135_combout\ & ((\MemDados|ram~233_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~265_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~233_q\,
	datad => \MemDados|ram~1135_combout\,
	combout => \MemDados|ram~1136_combout\);

-- Location: LCCOMB_X63_Y41_N0
\MemDados|ram~489feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~489feeder_combout\ = \BancoReg|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux60~1_combout\,
	combout => \MemDados|ram~489feeder_combout\);

-- Location: FF_X63_Y41_N1
\MemDados|ram~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~489feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~489_q\);

-- Location: FF_X63_Y43_N15
\MemDados|ram~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux60~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~521_q\);

-- Location: FF_X61_Y42_N21
\MemDados|ram~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux60~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~457_q\);

-- Location: FF_X62_Y43_N1
\MemDados|ram~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux60~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~425_q\);

-- Location: LCCOMB_X62_Y43_N0
\MemDados|ram~1142\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1142_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~457_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~425_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~457_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~425_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1142_combout\);

-- Location: LCCOMB_X63_Y43_N14
\MemDados|ram~1143\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1143_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1142_combout\ & ((\MemDados|ram~521_q\))) # (!\MemDados|ram~1142_combout\ & (\MemDados|ram~489_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~489_q\,
	datac => \MemDados|ram~521_q\,
	datad => \MemDados|ram~1142_combout\,
	combout => \MemDados|ram~1143_combout\);

-- Location: FF_X55_Y42_N21
\MemDados|ram~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux60~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~73_q\);

-- Location: FF_X59_Y42_N1
\MemDados|ram~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux60~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~137_q\);

-- Location: LCCOMB_X57_Y39_N12
\MemDados|ram~105feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~105feeder_combout\ = \BancoReg|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux60~1_combout\,
	combout => \MemDados|ram~105feeder_combout\);

-- Location: FF_X57_Y39_N13
\MemDados|ram~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~105feeder_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~105_q\);

-- Location: FF_X57_Y42_N21
\MemDados|ram~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux60~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~41_q\);

-- Location: LCCOMB_X57_Y42_N20
\MemDados|ram~1139\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1139_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~105_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~41_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~105_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~41_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1139_combout\);

-- Location: LCCOMB_X59_Y42_N0
\MemDados|ram~1140\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1140_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1139_combout\ & ((\MemDados|ram~137_q\))) # (!\MemDados|ram~1139_combout\ & (\MemDados|ram~73_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~73_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~137_q\,
	datad => \MemDados|ram~1139_combout\,
	combout => \MemDados|ram~1140_combout\);

-- Location: LCCOMB_X60_Y44_N14
\MemDados|ram~329feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~329feeder_combout\ = \BancoReg|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux60~1_combout\,
	combout => \MemDados|ram~329feeder_combout\);

-- Location: FF_X60_Y44_N15
\MemDados|ram~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~329feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~329_q\);

-- Location: FF_X60_Y44_N25
\MemDados|ram~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux60~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~393_q\);

-- Location: LCCOMB_X61_Y44_N14
\MemDados|ram~1793\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1793_combout\ = !\BancoReg|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux60~1_combout\,
	combout => \MemDados|ram~1793_combout\);

-- Location: FF_X61_Y44_N15
\MemDados|ram~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1793_combout\,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~297_q\);

-- Location: FF_X61_Y44_N5
\MemDados|ram~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux60~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~361_q\);

-- Location: LCCOMB_X61_Y44_N4
\MemDados|ram~1137\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1137_combout\ = (\ULA|Mux30~1_combout\ & (((\MemDados|ram~361_q\) # (\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (!\MemDados|ram~297_q\ & ((!\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~297_q\,
	datac => \MemDados|ram~361_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1137_combout\);

-- Location: LCCOMB_X60_Y44_N24
\MemDados|ram~1138\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1138_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1137_combout\ & ((\MemDados|ram~393_q\))) # (!\MemDados|ram~1137_combout\ & (\MemDados|ram~329_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~329_q\,
	datac => \MemDados|ram~393_q\,
	datad => \MemDados|ram~1137_combout\,
	combout => \MemDados|ram~1138_combout\);

-- Location: LCCOMB_X59_Y43_N18
\MemDados|ram~1141\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1141_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & ((\MemDados|ram~1138_combout\))) # (!\ULA|Mux28~1_combout\ & (\MemDados|ram~1140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~1140_combout\,
	datac => \ULA|Mux28~1_combout\,
	datad => \MemDados|ram~1138_combout\,
	combout => \MemDados|ram~1141_combout\);

-- Location: LCCOMB_X59_Y43_N24
\MemDados|ram~1144\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1144_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1141_combout\ & ((\MemDados|ram~1143_combout\))) # (!\MemDados|ram~1141_combout\ & (\MemDados|ram~1136_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~1136_combout\,
	datac => \MemDados|ram~1143_combout\,
	datad => \MemDados|ram~1141_combout\,
	combout => \MemDados|ram~1144_combout\);

-- Location: LCCOMB_X65_Y43_N2
\MemDados|ram~1145\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1145_combout\ = (\ULA|Mux27~1_combout\ & (\MemDados|ram~1134_combout\)) # (!\ULA|Mux27~1_combout\ & ((\MemDados|ram~1144_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datac => \MemDados|ram~1134_combout\,
	datad => \MemDados|ram~1144_combout\,
	combout => \MemDados|ram~1145_combout\);

-- Location: LCCOMB_X65_Y43_N26
\MemDados|q[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(3) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|ram~1145_combout\))) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|q\(3),
	datac => \UCFD|Mux4~0clkctrl_outclk\,
	datad => \MemDados|ram~1145_combout\,
	combout => \MemDados|q\(3));

-- Location: LCCOMB_X53_Y40_N8
\MuxULAMem|C[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[3]~3_combout\ = (\UCFD|Mux4~0_combout\ & (\MemDados|q\(3))) # (!\UCFD|Mux4~0_combout\ & ((\ULA|Mux28~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|q\(3),
	datac => \UCFD|Mux4~0_combout\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MuxULAMem|C[3]~3_combout\);

-- Location: FF_X55_Y44_N19
\BancoReg|ram[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[3]~3_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][3]~q\);

-- Location: LCCOMB_X55_Y44_N10
\BancoReg|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux28~0_combout\ = (!\PC|DOUT\(1) & (\InstMem|ram~41_combout\ & ((\BancoReg|ram[4][3]~q\) # (!\PC|DOUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(0),
	datab => \BancoReg|ram[4][3]~q\,
	datac => \PC|DOUT\(1),
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux28~0_combout\);

-- Location: LCCOMB_X55_Y44_N14
\InstMem|ram~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \InstMem|ram~40_combout\ = (\InstMem|ram~38_combout\ & \PC|DOUT\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstMem|ram~38_combout\,
	datad => \PC|DOUT\(1),
	combout => \InstMem|ram~40_combout\);

-- Location: LCCOMB_X55_Y44_N28
\BancoReg|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux28~1_combout\ = (\BancoReg|Mux28~0_combout\) # ((!\InstMem|ram~42_combout\ & ((\InstMem|ram~40_combout\) # (!\BancoReg|ram[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux28~0_combout\,
	datab => \BancoReg|ram[0][3]~q\,
	datac => \InstMem|ram~42_combout\,
	datad => \InstMem|ram~40_combout\,
	combout => \BancoReg|Mux28~1_combout\);

-- Location: LCCOMB_X57_Y43_N0
\ULA|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux28~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\ULA|Add0~7_combout\ & ((\ULA|Add1~7_combout\) # (\UCULA|Mux7~0_combout\))) # (!\ULA|Add0~7_combout\ & (\ULA|Add1~7_combout\ & \UCULA|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~7_combout\,
	datab => \ULA|Add1~7_combout\,
	datac => \UCULA|Mux7~0_combout\,
	datad => \UCULA|Mux6~0_combout\,
	combout => \ULA|Mux28~0_combout\);

-- Location: LCCOMB_X57_Y43_N30
\ULA|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux28~1_combout\ = (\ULA|Mux28~0_combout\) # ((\ULA|tempAdd[3]~6_combout\ & (!\UCULA|Mux7~0_combout\ & \UCULA|Mux6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~0_combout\,
	datab => \ULA|tempAdd[3]~6_combout\,
	datac => \UCULA|Mux7~0_combout\,
	datad => \UCULA|Mux6~0_combout\,
	combout => \ULA|Mux28~1_combout\);

-- Location: LCCOMB_X53_Y45_N30
\BancoReg|Mux59~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux59~3_combout\ = (\BancoReg|Mux59~2_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \PC|DOUT\(1),
	datad => \BancoReg|Mux59~2_combout\,
	combout => \BancoReg|Mux59~3_combout\);

-- Location: LCCOMB_X56_Y39_N28
\MemDados|ram~106feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~106feeder_combout\ = \BancoReg|Mux59~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux59~3_combout\,
	combout => \MemDados|ram~106feeder_combout\);

-- Location: FF_X56_Y39_N29
\MemDados|ram~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~106feeder_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~106_q\);

-- Location: FF_X59_Y40_N29
\MemDados|ram~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux59~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~138_q\);

-- Location: LCCOMB_X56_Y45_N12
\MemDados|ram~74feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~74feeder_combout\ = \BancoReg|Mux59~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux59~3_combout\,
	combout => \MemDados|ram~74feeder_combout\);

-- Location: FF_X56_Y45_N13
\MemDados|ram~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~74feeder_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~74_q\);

-- Location: FF_X57_Y42_N27
\MemDados|ram~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux59~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~42_q\);

-- Location: LCCOMB_X57_Y42_N26
\MemDados|ram~1160\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1160_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~74_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~42_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~74_q\,
	datac => \MemDados|ram~42_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1160_combout\);

-- Location: LCCOMB_X59_Y40_N28
\MemDados|ram~1161\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1161_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1160_combout\ & ((\MemDados|ram~138_q\))) # (!\MemDados|ram~1160_combout\ & (\MemDados|ram~106_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~106_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~138_q\,
	datad => \MemDados|ram~1160_combout\,
	combout => \MemDados|ram~1161_combout\);

-- Location: LCCOMB_X56_Y38_N2
\MemDados|ram~202feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~202feeder_combout\ = \BancoReg|Mux59~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux59~3_combout\,
	combout => \MemDados|ram~202feeder_combout\);

-- Location: FF_X56_Y38_N3
\MemDados|ram~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~202feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~202_q\);

-- Location: FF_X59_Y40_N27
\MemDados|ram~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux59~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~266_q\);

-- Location: FF_X59_Y38_N5
\MemDados|ram~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux59~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~234_q\);

-- Location: LCCOMB_X58_Y38_N30
\MemDados|ram~170feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~170feeder_combout\ = \BancoReg|Mux59~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux59~3_combout\,
	combout => \MemDados|ram~170feeder_combout\);

-- Location: FF_X58_Y38_N31
\MemDados|ram~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~170feeder_combout\,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~170_q\);

-- Location: LCCOMB_X58_Y40_N22
\MemDados|ram~1158\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1158_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~234_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~170_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~234_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~170_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1158_combout\);

-- Location: LCCOMB_X59_Y40_N26
\MemDados|ram~1159\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1159_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1158_combout\ & ((\MemDados|ram~266_q\))) # (!\MemDados|ram~1158_combout\ & (\MemDados|ram~202_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~202_q\,
	datac => \MemDados|ram~266_q\,
	datad => \MemDados|ram~1158_combout\,
	combout => \MemDados|ram~1159_combout\);

-- Location: LCCOMB_X59_Y40_N2
\MemDados|ram~1162\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1162_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & ((\MemDados|ram~1159_combout\))) # (!\ULA|Mux29~1_combout\ & (\MemDados|ram~1161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~1161_combout\,
	datac => \MemDados|ram~1159_combout\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1162_combout\);

-- Location: LCCOMB_X60_Y44_N18
\MemDados|ram~394feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~394feeder_combout\ = \BancoReg|Mux59~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux59~3_combout\,
	combout => \MemDados|ram~394feeder_combout\);

-- Location: FF_X60_Y44_N19
\MemDados|ram~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~394feeder_combout\,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~394_q\);

-- Location: FF_X59_Y44_N25
\MemDados|ram~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux59~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~362_q\);

-- Location: LCCOMB_X60_Y41_N14
\MemDados|ram~330feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~330feeder_combout\ = \BancoReg|Mux59~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux59~3_combout\,
	combout => \MemDados|ram~330feeder_combout\);

-- Location: FF_X60_Y41_N15
\MemDados|ram~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~330feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~330_q\);

-- Location: FF_X59_Y44_N7
\MemDados|ram~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux59~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~298_q\);

-- Location: LCCOMB_X59_Y44_N6
\MemDados|ram~1156\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1156_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~330_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~298_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~330_q\,
	datac => \MemDados|ram~298_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1156_combout\);

-- Location: LCCOMB_X59_Y44_N24
\MemDados|ram~1157\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1157_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1156_combout\ & (\MemDados|ram~394_q\)) # (!\MemDados|ram~1156_combout\ & ((\MemDados|ram~362_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~394_q\,
	datac => \MemDados|ram~362_q\,
	datad => \MemDados|ram~1156_combout\,
	combout => \MemDados|ram~1157_combout\);

-- Location: LCCOMB_X61_Y42_N26
\MemDados|ram~458feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~458feeder_combout\ = \BancoReg|Mux59~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux59~3_combout\,
	combout => \MemDados|ram~458feeder_combout\);

-- Location: FF_X61_Y42_N27
\MemDados|ram~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~458feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~458_q\);

-- Location: FF_X63_Y43_N7
\MemDados|ram~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux59~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~522_q\);

-- Location: LCCOMB_X63_Y43_N16
\MemDados|ram~490feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~490feeder_combout\ = \BancoReg|Mux59~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux59~3_combout\,
	combout => \MemDados|ram~490feeder_combout\);

-- Location: FF_X63_Y43_N17
\MemDados|ram~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~490feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~490_q\);

-- Location: FF_X62_Y43_N3
\MemDados|ram~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux59~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~426_q\);

-- Location: LCCOMB_X62_Y43_N2
\MemDados|ram~1163\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1163_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~490_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~426_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~490_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~426_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1163_combout\);

-- Location: LCCOMB_X63_Y43_N6
\MemDados|ram~1164\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1164_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1163_combout\ & ((\MemDados|ram~522_q\))) # (!\MemDados|ram~1163_combout\ & (\MemDados|ram~458_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~458_q\,
	datab => \ULA|Mux31~2_combout\,
	datac => \MemDados|ram~522_q\,
	datad => \MemDados|ram~1163_combout\,
	combout => \MemDados|ram~1164_combout\);

-- Location: LCCOMB_X59_Y40_N12
\MemDados|ram~1165\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1165_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1162_combout\ & ((\MemDados|ram~1164_combout\))) # (!\MemDados|ram~1162_combout\ & (\MemDados|ram~1157_combout\)))) # (!\ULA|Mux28~1_combout\ & (\MemDados|ram~1162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~1162_combout\,
	datac => \MemDados|ram~1157_combout\,
	datad => \MemDados|ram~1164_combout\,
	combout => \MemDados|ram~1165_combout\);

-- Location: LCCOMB_X63_Y45_N20
\MemDados|ram~906feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~906feeder_combout\ = \BancoReg|Mux59~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux59~3_combout\,
	combout => \MemDados|ram~906feeder_combout\);

-- Location: FF_X63_Y45_N21
\MemDados|ram~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~906feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~906_q\);

-- Location: FF_X62_Y46_N13
\MemDados|ram~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux59~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1034_q\);

-- Location: LCCOMB_X63_Y46_N8
\MemDados|ram~778feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~778feeder_combout\ = \BancoReg|Mux59~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux59~3_combout\,
	combout => \MemDados|ram~778feeder_combout\);

-- Location: FF_X63_Y46_N9
\MemDados|ram~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~778feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~778_q\);

-- Location: FF_X63_Y45_N7
\MemDados|ram~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux59~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~650_q\);

-- Location: LCCOMB_X63_Y45_N6
\MemDados|ram~1153\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1153_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~778_q\) # ((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~650_q\ & !\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~778_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~650_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1153_combout\);

-- Location: LCCOMB_X62_Y46_N12
\MemDados|ram~1154\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1154_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1153_combout\ & ((\MemDados|ram~1034_q\))) # (!\MemDados|ram~1153_combout\ & (\MemDados|ram~906_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~906_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1034_q\,
	datad => \MemDados|ram~1153_combout\,
	combout => \MemDados|ram~1154_combout\);

-- Location: LCCOMB_X55_Y46_N16
\MemDados|ram~1002feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1002feeder_combout\ = \BancoReg|Mux59~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux59~3_combout\,
	combout => \MemDados|ram~1002feeder_combout\);

-- Location: FF_X55_Y46_N17
\MemDados|ram~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1002feeder_combout\,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1002_q\);

-- Location: FF_X62_Y46_N17
\MemDados|ram~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux59~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~746_q\);

-- Location: LCCOMB_X56_Y45_N22
\MemDados|ram~874feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~874feeder_combout\ = \BancoReg|Mux59~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux59~3_combout\,
	combout => \MemDados|ram~874feeder_combout\);

-- Location: FF_X56_Y45_N23
\MemDados|ram~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~874feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~874_q\);

-- Location: FF_X57_Y46_N21
\MemDados|ram~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux59~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~618_q\);

-- Location: LCCOMB_X57_Y46_N20
\MemDados|ram~1146\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1146_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~874_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~618_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~874_q\,
	datac => \MemDados|ram~618_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1146_combout\);

-- Location: LCCOMB_X62_Y46_N16
\MemDados|ram~1147\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1147_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1146_combout\ & (\MemDados|ram~1002_q\)) # (!\MemDados|ram~1146_combout\ & ((\MemDados|ram~746_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1002_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~746_q\,
	datad => \MemDados|ram~1146_combout\,
	combout => \MemDados|ram~1147_combout\);

-- Location: LCCOMB_X68_Y42_N4
\MemDados|ram~842feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~842feeder_combout\ = \BancoReg|Mux59~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux59~3_combout\,
	combout => \MemDados|ram~842feeder_combout\);

-- Location: FF_X68_Y42_N5
\MemDados|ram~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~842feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~842_q\);

-- Location: FF_X62_Y42_N5
\MemDados|ram~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux59~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~970_q\);

-- Location: LCCOMB_X68_Y42_N22
\MemDados|ram~714feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~714feeder_combout\ = \BancoReg|Mux59~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux59~3_combout\,
	combout => \MemDados|ram~714feeder_combout\);

-- Location: FF_X68_Y42_N23
\MemDados|ram~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~714feeder_combout\,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~714_q\);

-- Location: FF_X62_Y42_N19
\MemDados|ram~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux59~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~586_q\);

-- Location: LCCOMB_X62_Y42_N18
\MemDados|ram~1148\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1148_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~714_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~586_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~714_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~586_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1148_combout\);

-- Location: LCCOMB_X62_Y42_N4
\MemDados|ram~1149\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1149_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1148_combout\ & ((\MemDados|ram~970_q\))) # (!\MemDados|ram~1148_combout\ & (\MemDados|ram~842_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~842_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~970_q\,
	datad => \MemDados|ram~1148_combout\,
	combout => \MemDados|ram~1149_combout\);

-- Location: LCCOMB_X63_Y39_N12
\MemDados|ram~682feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~682feeder_combout\ = \BancoReg|Mux59~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux59~3_combout\,
	combout => \MemDados|ram~682feeder_combout\);

-- Location: FF_X63_Y39_N13
\MemDados|ram~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~682feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~682_q\);

-- Location: FF_X61_Y47_N27
\MemDados|ram~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux59~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~938_q\);

-- Location: LCCOMB_X58_Y47_N14
\MemDados|ram~810feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~810feeder_combout\ = \BancoReg|Mux59~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux59~3_combout\,
	combout => \MemDados|ram~810feeder_combout\);

-- Location: FF_X58_Y47_N15
\MemDados|ram~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~810feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~810_q\);

-- Location: FF_X61_Y47_N21
\MemDados|ram~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux59~3_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~554_q\);

-- Location: LCCOMB_X61_Y47_N20
\MemDados|ram~1150\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1150_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~810_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~554_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~810_q\,
	datac => \MemDados|ram~554_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1150_combout\);

-- Location: LCCOMB_X61_Y47_N26
\MemDados|ram~1151\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1151_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1150_combout\ & ((\MemDados|ram~938_q\))) # (!\MemDados|ram~1150_combout\ & (\MemDados|ram~682_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~682_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~938_q\,
	datad => \MemDados|ram~1150_combout\,
	combout => \MemDados|ram~1151_combout\);

-- Location: LCCOMB_X62_Y46_N2
\MemDados|ram~1152\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1152_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~1149_combout\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~1151_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1149_combout\,
	datab => \ULA|Mux30~1_combout\,
	datac => \ULA|Mux31~2_combout\,
	datad => \MemDados|ram~1151_combout\,
	combout => \MemDados|ram~1152_combout\);

-- Location: LCCOMB_X62_Y46_N22
\MemDados|ram~1155\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1155_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1152_combout\ & (\MemDados|ram~1154_combout\)) # (!\MemDados|ram~1152_combout\ & ((\MemDados|ram~1147_combout\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1154_combout\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~1147_combout\,
	datad => \MemDados|ram~1152_combout\,
	combout => \MemDados|ram~1155_combout\);

-- Location: LCCOMB_X59_Y40_N18
\MemDados|ram~1166\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1166_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1155_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1165_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1165_combout\,
	datab => \MemDados|ram~1155_combout\,
	datad => \ULA|Mux27~1_combout\,
	combout => \MemDados|ram~1166_combout\);

-- Location: LCCOMB_X59_Y40_N6
\MemDados|q[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(4) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|ram~1166_combout\))) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|q\(4),
	datab => \MemDados|ram~1166_combout\,
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(4));

-- Location: LCCOMB_X55_Y44_N12
\MuxULAMem|C[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[4]~4_combout\ = (\UCFD|Mux4~0_combout\ & (\MemDados|q\(4))) # (!\UCFD|Mux4~0_combout\ & ((\ULA|Mux27~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|q\(4),
	datab => \UCFD|Mux4~0_combout\,
	datad => \ULA|Mux27~1_combout\,
	combout => \MuxULAMem|C[4]~4_combout\);

-- Location: LCCOMB_X53_Y45_N20
\BancoReg|ram[0][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|ram[0][4]~feeder_combout\ = \MuxULAMem|C[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxULAMem|C[4]~4_combout\,
	combout => \BancoReg|ram[0][4]~feeder_combout\);

-- Location: FF_X53_Y45_N21
\BancoReg|ram[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BancoReg|ram[0][4]~feeder_combout\,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][4]~q\);

-- Location: FF_X53_Y45_N27
\BancoReg|ram[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[4]~4_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[5][4]~q\);

-- Location: LCCOMB_X53_Y45_N26
\BancoReg|Mux59~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux59~2_combout\ = (\InstMem|ram~38_combout\ & (((!\InstMem|ram~44_combout\)))) # (!\InstMem|ram~38_combout\ & ((\InstMem|ram~44_combout\ & ((\BancoReg|ram[5][4]~q\))) # (!\InstMem|ram~44_combout\ & (\BancoReg|ram[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \BancoReg|ram[0][4]~q\,
	datac => \BancoReg|ram[5][4]~q\,
	datad => \InstMem|ram~44_combout\,
	combout => \BancoReg|Mux59~2_combout\);

-- Location: LCCOMB_X53_Y45_N2
\muxRtImm|C[4]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[4]~112_combout\ = (\BancoReg|Mux59~2_combout\ & (!\InstMem|ram~44_combout\ & ((!\PC|DOUT\(1)) # (!\InstMem|ram~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~38_combout\,
	datab => \PC|DOUT\(1),
	datac => \BancoReg|Mux59~2_combout\,
	datad => \InstMem|ram~44_combout\,
	combout => \muxRtImm|C[4]~112_combout\);

-- Location: LCCOMB_X58_Y43_N24
\ULA|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux27~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add1~9_combout\) # (\ULA|Add0~9_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add1~9_combout\ & \ULA|Add0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \ULA|Add1~9_combout\,
	datad => \ULA|Add0~9_combout\,
	combout => \ULA|Mux27~0_combout\);

-- Location: LCCOMB_X58_Y43_N2
\ULA|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux27~1_combout\ = (\ULA|Mux27~0_combout\) # ((\UCULA|Mux6~0_combout\ & (!\UCULA|Mux7~0_combout\ & \ULA|tempAdd[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \UCULA|Mux7~0_combout\,
	datad => \ULA|tempAdd[4]~8_combout\,
	combout => \ULA|Mux27~1_combout\);

-- Location: LCCOMB_X62_Y41_N18
\MemDados|ram~1779\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1779_combout\ = (!\ULA|Mux27~1_combout\ & (\UCFD|Mux7~0_combout\ & \MemDados|ram~1740_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~1_combout\,
	datab => \UCFD|Mux7~0_combout\,
	datad => \MemDados|ram~1740_combout\,
	combout => \MemDados|ram~1779_combout\);

-- Location: FF_X63_Y41_N5
\MemDados|ram~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~487feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~487_q\);

-- Location: LCCOMB_X63_Y41_N22
\MemDados|ram~519feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~519feeder_combout\ = \BancoReg|Mux62~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux62~2_combout\,
	combout => \MemDados|ram~519feeder_combout\);

-- Location: FF_X63_Y41_N23
\MemDados|ram~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~519feeder_combout\,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~519_q\);

-- Location: LCCOMB_X62_Y44_N20
\MemDados|ram~455feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~455feeder_combout\ = \BancoReg|Mux62~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux62~2_combout\,
	combout => \MemDados|ram~455feeder_combout\);

-- Location: FF_X62_Y44_N21
\MemDados|ram~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~455feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~455_q\);

-- Location: FF_X62_Y43_N31
\MemDados|ram~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux62~2_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~423_q\);

-- Location: LCCOMB_X62_Y43_N30
\MemDados|ram~1100\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1100_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~455_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~423_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~455_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~423_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1100_combout\);

-- Location: LCCOMB_X63_Y44_N24
\MemDados|ram~1101\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1101_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1100_combout\ & ((\MemDados|ram~519_q\))) # (!\MemDados|ram~1100_combout\ & (\MemDados|ram~487_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~487_q\,
	datab => \MemDados|ram~519_q\,
	datac => \ULA|Mux30~1_combout\,
	datad => \MemDados|ram~1100_combout\,
	combout => \MemDados|ram~1101_combout\);

-- Location: LCCOMB_X60_Y44_N12
\MemDados|ram~327feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~327feeder_combout\ = \BancoReg|Mux62~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux62~2_combout\,
	combout => \MemDados|ram~327feeder_combout\);

-- Location: FF_X60_Y44_N13
\MemDados|ram~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~327feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~327_q\);

-- Location: FF_X65_Y44_N27
\MemDados|ram~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux62~2_combout\,
	sload => VCC,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~391_q\);

-- Location: LCCOMB_X58_Y44_N16
\MemDados|ram~295feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~295feeder_combout\ = \BancoReg|Mux62~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux62~2_combout\,
	combout => \MemDados|ram~295feeder_combout\);

-- Location: FF_X58_Y44_N17
\MemDados|ram~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~295feeder_combout\,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~295_q\);

-- Location: LCCOMB_X62_Y44_N14
\MemDados|ram~359feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~359feeder_combout\ = \BancoReg|Mux62~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux62~2_combout\,
	combout => \MemDados|ram~359feeder_combout\);

-- Location: FF_X62_Y44_N15
\MemDados|ram~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~359feeder_combout\,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~359_q\);

-- Location: LCCOMB_X65_Y44_N16
\MemDados|ram~1095\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1095_combout\ = (\ULA|Mux30~1_combout\ & (((\MemDados|ram~359_q\) # (\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (\MemDados|ram~295_q\ & ((!\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~295_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~359_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1095_combout\);

-- Location: LCCOMB_X65_Y44_N26
\MemDados|ram~1096\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1096_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1095_combout\ & ((\MemDados|ram~391_q\))) # (!\MemDados|ram~1095_combout\ & (\MemDados|ram~327_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~327_q\,
	datac => \MemDados|ram~391_q\,
	datad => \MemDados|ram~1095_combout\,
	combout => \MemDados|ram~1096_combout\);

-- Location: LCCOMB_X60_Y42_N24
\MemDados|ram~1786\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1786_combout\ = !\BancoReg|Mux62~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux62~2_combout\,
	combout => \MemDados|ram~1786_combout\);

-- Location: FF_X60_Y42_N25
\MemDados|ram~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1786_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~71_q\);

-- Location: FF_X66_Y44_N31
\MemDados|ram~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux62~2_combout\,
	sload => VCC,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~135_q\);

-- Location: LCCOMB_X50_Y42_N2
\MemDados|ram~39feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~39feeder_combout\ = \BancoReg|Mux62~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux62~2_combout\,
	combout => \MemDados|ram~39feeder_combout\);

-- Location: FF_X50_Y42_N3
\MemDados|ram~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~39feeder_combout\,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~39_q\);

-- Location: LCCOMB_X52_Y39_N30
\MemDados|ram~1787\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1787_combout\ = !\BancoReg|Mux62~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux62~2_combout\,
	combout => \MemDados|ram~1787_combout\);

-- Location: FF_X52_Y39_N31
\MemDados|ram~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1787_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~103_q\);

-- Location: LCCOMB_X66_Y44_N16
\MemDados|ram~1097\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1097_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\) # (!\MemDados|ram~103_q\)))) # (!\ULA|Mux30~1_combout\ & (\MemDados|ram~39_q\ & ((!\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~39_q\,
	datab => \MemDados|ram~103_q\,
	datac => \ULA|Mux30~1_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1097_combout\);

-- Location: LCCOMB_X66_Y44_N30
\MemDados|ram~1098\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1098_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1097_combout\ & ((\MemDados|ram~135_q\))) # (!\MemDados|ram~1097_combout\ & (!\MemDados|ram~71_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~71_q\,
	datac => \MemDados|ram~135_q\,
	datad => \MemDados|ram~1097_combout\,
	combout => \MemDados|ram~1098_combout\);

-- Location: LCCOMB_X65_Y44_N0
\MemDados|ram~1099\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1099_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & (\MemDados|ram~1096_combout\)) # (!\ULA|Mux28~1_combout\ & ((\MemDados|ram~1098_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~1_combout\,
	datab => \MemDados|ram~1096_combout\,
	datac => \MemDados|ram~1098_combout\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1099_combout\);

-- Location: LCCOMB_X59_Y38_N0
\MemDados|ram~263feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~263feeder_combout\ = \BancoReg|Mux62~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux62~2_combout\,
	combout => \MemDados|ram~263feeder_combout\);

-- Location: FF_X59_Y38_N1
\MemDados|ram~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~263feeder_combout\,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~263_q\);

-- Location: FF_X59_Y38_N3
\MemDados|ram~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux62~2_combout\,
	sload => VCC,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~231_q\);

-- Location: LCCOMB_X58_Y38_N10
\MemDados|ram~199feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~199feeder_combout\ = \BancoReg|Mux62~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux62~2_combout\,
	combout => \MemDados|ram~199feeder_combout\);

-- Location: FF_X58_Y38_N11
\MemDados|ram~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~199feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~199_q\);

-- Location: FF_X58_Y38_N29
\MemDados|ram~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux62~2_combout\,
	sload => VCC,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~167_q\);

-- Location: LCCOMB_X58_Y38_N28
\MemDados|ram~1093\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1093_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~199_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~167_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~199_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~167_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1093_combout\);

-- Location: LCCOMB_X59_Y38_N2
\MemDados|ram~1094\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1094_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1093_combout\ & (\MemDados|ram~263_q\)) # (!\MemDados|ram~1093_combout\ & ((\MemDados|ram~231_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1093_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~263_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~231_q\,
	datad => \MemDados|ram~1093_combout\,
	combout => \MemDados|ram~1094_combout\);

-- Location: LCCOMB_X65_Y44_N10
\MemDados|ram~1102\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1102_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1099_combout\ & (\MemDados|ram~1101_combout\)) # (!\MemDados|ram~1099_combout\ & ((\MemDados|ram~1094_combout\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1101_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~1099_combout\,
	datad => \MemDados|ram~1094_combout\,
	combout => \MemDados|ram~1102_combout\);

-- Location: LCCOMB_X56_Y45_N6
\MemDados|ram~871feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~871feeder_combout\ = \BancoReg|Mux62~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux62~2_combout\,
	combout => \MemDados|ram~871feeder_combout\);

-- Location: FF_X56_Y45_N7
\MemDados|ram~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~871feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~871_q\);

-- Location: FF_X56_Y46_N3
\MemDados|ram~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux62~2_combout\,
	sload => VCC,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~999_q\);

-- Location: LCCOMB_X57_Y47_N30
\MemDados|ram~743feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~743feeder_combout\ = \BancoReg|Mux62~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux62~2_combout\,
	combout => \MemDados|ram~743feeder_combout\);

-- Location: FF_X57_Y47_N31
\MemDados|ram~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~743feeder_combout\,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~743_q\);

-- Location: FF_X56_Y46_N29
\MemDados|ram~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux62~2_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~615_q\);

-- Location: LCCOMB_X56_Y46_N28
\MemDados|ram~1085\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1085_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~743_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~615_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~743_q\,
	datac => \MemDados|ram~615_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1085_combout\);

-- Location: LCCOMB_X56_Y46_N2
\MemDados|ram~1086\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1086_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1085_combout\ & ((\MemDados|ram~999_q\))) # (!\MemDados|ram~1085_combout\ & (\MemDados|ram~871_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1085_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~871_q\,
	datac => \MemDados|ram~999_q\,
	datad => \MemDados|ram~1085_combout\,
	combout => \MemDados|ram~1086_combout\);

-- Location: LCCOMB_X58_Y47_N12
\MemDados|ram~807feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~807feeder_combout\ = \BancoReg|Mux62~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux62~2_combout\,
	combout => \MemDados|ram~807feeder_combout\);

-- Location: FF_X58_Y47_N13
\MemDados|ram~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~807feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~807_q\);

-- Location: FF_X58_Y39_N23
\MemDados|ram~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux62~2_combout\,
	sload => VCC,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~935_q\);

-- Location: LCCOMB_X63_Y39_N18
\MemDados|ram~679feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~679feeder_combout\ = \BancoReg|Mux62~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux62~2_combout\,
	combout => \MemDados|ram~679feeder_combout\);

-- Location: FF_X63_Y39_N19
\MemDados|ram~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~679feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~679_q\);

-- Location: FF_X58_Y39_N25
\MemDados|ram~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux62~2_combout\,
	sload => VCC,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~551_q\);

-- Location: LCCOMB_X58_Y39_N24
\MemDados|ram~1087\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1087_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~679_q\) # ((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~551_q\ & !\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~679_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~551_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1087_combout\);

-- Location: LCCOMB_X58_Y39_N22
\MemDados|ram~1088\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1088_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1087_combout\ & ((\MemDados|ram~935_q\))) # (!\MemDados|ram~1087_combout\ & (\MemDados|ram~807_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1087_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~807_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~935_q\,
	datad => \MemDados|ram~1087_combout\,
	combout => \MemDados|ram~1088_combout\);

-- Location: LCCOMB_X65_Y44_N28
\MemDados|ram~1089\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1089_combout\ = (\ULA|Mux31~2_combout\ & (\ULA|Mux30~1_combout\)) # (!\ULA|Mux31~2_combout\ & ((\ULA|Mux30~1_combout\ & (\MemDados|ram~1086_combout\)) # (!\ULA|Mux30~1_combout\ & ((\MemDados|ram~1088_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~1086_combout\,
	datad => \MemDados|ram~1088_combout\,
	combout => \MemDados|ram~1089_combout\);

-- Location: LCCOMB_X68_Y42_N6
\MemDados|ram~839feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~839feeder_combout\ = \BancoReg|Mux62~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux62~2_combout\,
	combout => \MemDados|ram~839feeder_combout\);

-- Location: FF_X68_Y42_N7
\MemDados|ram~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~839feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~839_q\);

-- Location: FF_X65_Y44_N13
\MemDados|ram~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux62~2_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~583_q\);

-- Location: LCCOMB_X65_Y44_N12
\MemDados|ram~1083\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1083_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~839_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~583_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~839_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~583_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1083_combout\);

-- Location: LCCOMB_X65_Y42_N6
\MemDados|ram~711feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~711feeder_combout\ = \BancoReg|Mux62~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux62~2_combout\,
	combout => \MemDados|ram~711feeder_combout\);

-- Location: FF_X65_Y42_N7
\MemDados|ram~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~711feeder_combout\,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~711_q\);

-- Location: LCCOMB_X65_Y42_N0
\MemDados|ram~967feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~967feeder_combout\ = \BancoReg|Mux62~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux62~2_combout\,
	combout => \MemDados|ram~967feeder_combout\);

-- Location: FF_X65_Y42_N1
\MemDados|ram~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~967feeder_combout\,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~967_q\);

-- Location: LCCOMB_X65_Y44_N6
\MemDados|ram~1084\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1084_combout\ = (\MemDados|ram~1083_combout\ & (((\MemDados|ram~967_q\) # (!\ULA|Mux29~1_combout\)))) # (!\MemDados|ram~1083_combout\ & (\MemDados|ram~711_q\ & ((\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1083_combout\,
	datab => \MemDados|ram~711_q\,
	datac => \MemDados|ram~967_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1084_combout\);

-- Location: LCCOMB_X63_Y45_N18
\MemDados|ram~903feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~903feeder_combout\ = \BancoReg|Mux62~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux62~2_combout\,
	combout => \MemDados|ram~903feeder_combout\);

-- Location: FF_X63_Y45_N19
\MemDados|ram~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~903feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~903_q\);

-- Location: FF_X63_Y45_N13
\MemDados|ram~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux62~2_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~647_q\);

-- Location: LCCOMB_X63_Y45_N12
\MemDados|ram~1090\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1090_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~903_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~647_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~903_q\,
	datac => \MemDados|ram~647_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1090_combout\);

-- Location: FF_X59_Y46_N1
\MemDados|ram~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux62~2_combout\,
	sload => VCC,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~775_q\);

-- Location: LCCOMB_X60_Y47_N8
\MemDados|ram~1031feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1031feeder_combout\ = \BancoReg|Mux62~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux62~2_combout\,
	combout => \MemDados|ram~1031feeder_combout\);

-- Location: FF_X60_Y47_N9
\MemDados|ram~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1031feeder_combout\,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1031_q\);

-- Location: LCCOMB_X63_Y45_N14
\MemDados|ram~1091\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1091_combout\ = (\MemDados|ram~1090_combout\ & (((\MemDados|ram~1031_q\)) # (!\ULA|Mux29~1_combout\))) # (!\MemDados|ram~1090_combout\ & (\ULA|Mux29~1_combout\ & (\MemDados|ram~775_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1090_combout\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~775_q\,
	datad => \MemDados|ram~1031_q\,
	combout => \MemDados|ram~1091_combout\);

-- Location: LCCOMB_X65_Y44_N18
\MemDados|ram~1092\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1092_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1089_combout\ & ((\MemDados|ram~1091_combout\))) # (!\MemDados|ram~1089_combout\ & (\MemDados|ram~1084_combout\)))) # (!\ULA|Mux31~2_combout\ & (\MemDados|ram~1089_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~1089_combout\,
	datac => \MemDados|ram~1084_combout\,
	datad => \MemDados|ram~1091_combout\,
	combout => \MemDados|ram~1092_combout\);

-- Location: LCCOMB_X65_Y44_N8
\MemDados|ram~1103\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1103_combout\ = (\ULA|Mux27~1_combout\ & ((\MemDados|ram~1092_combout\))) # (!\ULA|Mux27~1_combout\ & (\MemDados|ram~1102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1102_combout\,
	datab => \ULA|Mux27~1_combout\,
	datad => \MemDados|ram~1092_combout\,
	combout => \MemDados|ram~1103_combout\);

-- Location: LCCOMB_X65_Y44_N4
\MemDados|q[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(1) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|ram~1103_combout\)) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDados|ram~1103_combout\,
	datac => \MemDados|q\(1),
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(1));

-- Location: LCCOMB_X50_Y43_N4
\MuxULAMem|C[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[1]~1_combout\ = (\UCFD|Mux4~0_combout\ & (\MemDados|q\(1))) # (!\UCFD|Mux4~0_combout\ & ((\ULA|Mux30~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|q\(1),
	datac => \UCFD|Mux4~0_combout\,
	datad => \ULA|Mux30~1_combout\,
	combout => \MuxULAMem|C[1]~1_combout\);

-- Location: FF_X54_Y39_N7
\BancoReg|ram[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MuxULAMem|C[1]~1_combout\,
	sload => VCC,
	ena => \BancoReg|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[4][1]~q\);

-- Location: LCCOMB_X54_Y39_N0
\BancoReg|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux30~1_combout\ = (\BancoReg|ram[0][1]~q\ & (((\PC|DOUT\(0) & \PC|DOUT\(1))) # (!\InstMem|ram~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(0),
	datab => \PC|DOUT\(1),
	datac => \BancoReg|ram[0][1]~q\,
	datad => \InstMem|ram~41_combout\,
	combout => \BancoReg|Mux30~1_combout\);

-- Location: LCCOMB_X54_Y39_N30
\BancoReg|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux30~0_combout\ = (\BancoReg|ram[5][1]~q\ & ((!\InstMem|ram~38_combout\) # (!\PC|DOUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(1),
	datac => \BancoReg|ram[5][1]~q\,
	datad => \InstMem|ram~38_combout\,
	combout => \BancoReg|Mux30~0_combout\);

-- Location: LCCOMB_X54_Y39_N14
\BancoReg|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux30~2_combout\ = (\BancoReg|Mux30~1_combout\ & (((\BancoReg|Mux30~0_combout\) # (!\InstMem|ram~42_combout\)))) # (!\BancoReg|Mux30~1_combout\ & (\BancoReg|ram[4][1]~q\ & ((\InstMem|ram~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[4][1]~q\,
	datab => \BancoReg|Mux30~1_combout\,
	datac => \BancoReg|Mux30~0_combout\,
	datad => \InstMem|ram~42_combout\,
	combout => \BancoReg|Mux30~2_combout\);

-- Location: LCCOMB_X58_Y43_N28
\ULA|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux30~0_combout\ = (!\UCULA|Mux6~0_combout\ & ((\UCULA|Mux7~0_combout\ & ((\ULA|Add0~3_combout\) # (\ULA|Add1~3_combout\))) # (!\UCULA|Mux7~0_combout\ & (\ULA|Add0~3_combout\ & \ULA|Add1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \ULA|Add0~3_combout\,
	datac => \UCULA|Mux6~0_combout\,
	datad => \ULA|Add1~3_combout\,
	combout => \ULA|Mux30~0_combout\);

-- Location: LCCOMB_X58_Y43_N30
\ULA|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux30~1_combout\ = (\ULA|Mux30~0_combout\) # ((!\UCULA|Mux7~0_combout\ & (\UCULA|Mux6~0_combout\ & \ULA|tempAdd[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCULA|Mux7~0_combout\,
	datab => \UCULA|Mux6~0_combout\,
	datac => \ULA|Mux30~0_combout\,
	datad => \ULA|tempAdd[1]~2_combout\,
	combout => \ULA|Mux30~1_combout\);

-- Location: LCCOMB_X53_Y44_N0
\BancoReg|Mux63~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux63~1_combout\ = (\BancoReg|Mux63~0_combout\) # ((\InstMem|ram~44_combout\ & (!\InstMem|ram~38_combout\ & \BancoReg|Mux31~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~44_combout\,
	datab => \InstMem|ram~38_combout\,
	datac => \BancoReg|Mux31~0_combout\,
	datad => \BancoReg|Mux63~0_combout\,
	combout => \BancoReg|Mux63~1_combout\);

-- Location: LCCOMB_X63_Y45_N8
\MemDados|ram~902feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~902feeder_combout\ = \BancoReg|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux63~1_combout\,
	combout => \MemDados|ram~902feeder_combout\);

-- Location: FF_X63_Y45_N9
\MemDados|ram~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~902feeder_combout\,
	ena => \MemDados|ram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~902_q\);

-- Location: FF_X59_Y43_N5
\MemDados|ram~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux63~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~1030_q\);

-- Location: LCCOMB_X61_Y46_N16
\MemDados|ram~774feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~774feeder_combout\ = \BancoReg|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux63~1_combout\,
	combout => \MemDados|ram~774feeder_combout\);

-- Location: FF_X61_Y46_N17
\MemDados|ram~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~774feeder_combout\,
	ena => \MemDados|ram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~774_q\);

-- Location: FF_X59_Y45_N5
\MemDados|ram~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux63~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~646_q\);

-- Location: LCCOMB_X59_Y45_N4
\MemDados|ram~1069\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1069_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~774_q\) # ((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~646_q\ & !\ULA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~774_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~646_q\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1069_combout\);

-- Location: LCCOMB_X59_Y43_N4
\MemDados|ram~1070\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1070_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1069_combout\ & ((\MemDados|ram~1030_q\))) # (!\MemDados|ram~1069_combout\ & (\MemDados|ram~902_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~902_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1030_q\,
	datad => \MemDados|ram~1069_combout\,
	combout => \MemDados|ram~1070_combout\);

-- Location: LCCOMB_X63_Y39_N4
\MemDados|ram~678feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~678feeder_combout\ = \BancoReg|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux63~1_combout\,
	combout => \MemDados|ram~678feeder_combout\);

-- Location: FF_X63_Y39_N5
\MemDados|ram~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~678feeder_combout\,
	ena => \MemDados|ram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~678_q\);

-- Location: LCCOMB_X61_Y47_N30
\MemDados|ram~934feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~934feeder_combout\ = \BancoReg|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux63~1_combout\,
	combout => \MemDados|ram~934feeder_combout\);

-- Location: FF_X61_Y47_N31
\MemDados|ram~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~934feeder_combout\,
	ena => \MemDados|ram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~934_q\);

-- Location: LCCOMB_X61_Y47_N16
\MemDados|ram~550feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~550feeder_combout\ = \BancoReg|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux63~1_combout\,
	combout => \MemDados|ram~550feeder_combout\);

-- Location: FF_X61_Y47_N17
\MemDados|ram~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~550feeder_combout\,
	ena => \MemDados|ram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~550_q\);

-- Location: LCCOMB_X59_Y47_N4
\MemDados|ram~806feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~806feeder_combout\ = \BancoReg|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux63~1_combout\,
	combout => \MemDados|ram~806feeder_combout\);

-- Location: FF_X59_Y47_N5
\MemDados|ram~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~806feeder_combout\,
	ena => \MemDados|ram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~806_q\);

-- Location: LCCOMB_X62_Y47_N28
\MemDados|ram~1066\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1066_combout\ = (\ULA|Mux29~1_combout\ & (((\ULA|Mux28~1_combout\)))) # (!\ULA|Mux29~1_combout\ & ((\ULA|Mux28~1_combout\ & ((\MemDados|ram~806_q\))) # (!\ULA|Mux28~1_combout\ & (\MemDados|ram~550_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~550_q\,
	datab => \MemDados|ram~806_q\,
	datac => \ULA|Mux29~1_combout\,
	datad => \ULA|Mux28~1_combout\,
	combout => \MemDados|ram~1066_combout\);

-- Location: LCCOMB_X62_Y47_N18
\MemDados|ram~1067\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1067_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1066_combout\ & ((\MemDados|ram~934_q\))) # (!\MemDados|ram~1066_combout\ & (\MemDados|ram~678_q\)))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~678_q\,
	datab => \MemDados|ram~934_q\,
	datac => \ULA|Mux29~1_combout\,
	datad => \MemDados|ram~1066_combout\,
	combout => \MemDados|ram~1067_combout\);

-- Location: LCCOMB_X68_Y42_N0
\MemDados|ram~838feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~838feeder_combout\ = \BancoReg|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux63~1_combout\,
	combout => \MemDados|ram~838feeder_combout\);

-- Location: FF_X68_Y42_N1
\MemDados|ram~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~838feeder_combout\,
	ena => \MemDados|ram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~838_q\);

-- Location: FF_X66_Y43_N9
\MemDados|ram~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux63~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~966_q\);

-- Location: LCCOMB_X65_Y42_N16
\MemDados|ram~710feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~710feeder_combout\ = \BancoReg|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux63~1_combout\,
	combout => \MemDados|ram~710feeder_combout\);

-- Location: FF_X65_Y42_N17
\MemDados|ram~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~710feeder_combout\,
	ena => \MemDados|ram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~710_q\);

-- Location: FF_X66_Y42_N1
\MemDados|ram~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux63~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~582_q\);

-- Location: LCCOMB_X66_Y42_N0
\MemDados|ram~1064\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1064_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & (\MemDados|ram~710_q\)) # (!\ULA|Mux29~1_combout\ & ((\MemDados|ram~582_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~710_q\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~582_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1064_combout\);

-- Location: LCCOMB_X66_Y43_N8
\MemDados|ram~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1065_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1064_combout\ & ((\MemDados|ram~966_q\))) # (!\MemDados|ram~1064_combout\ & (\MemDados|ram~838_q\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~838_q\,
	datac => \MemDados|ram~966_q\,
	datad => \MemDados|ram~1064_combout\,
	combout => \MemDados|ram~1065_combout\);

-- Location: LCCOMB_X63_Y43_N8
\MemDados|ram~1068\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1068_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & ((\MemDados|ram~1065_combout\))) # (!\ULA|Mux31~2_combout\ & (\MemDados|ram~1067_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~1067_combout\,
	datac => \MemDados|ram~1065_combout\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1068_combout\);

-- Location: LCCOMB_X54_Y46_N28
\MemDados|ram~998feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~998feeder_combout\ = \BancoReg|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux63~1_combout\,
	combout => \MemDados|ram~998feeder_combout\);

-- Location: FF_X54_Y46_N29
\MemDados|ram~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~998feeder_combout\,
	ena => \MemDados|ram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~998_q\);

-- Location: FF_X57_Y47_N17
\MemDados|ram~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux63~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~742_q\);

-- Location: LCCOMB_X56_Y45_N8
\MemDados|ram~870feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~870feeder_combout\ = \BancoReg|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux63~1_combout\,
	combout => \MemDados|ram~870feeder_combout\);

-- Location: FF_X56_Y45_N9
\MemDados|ram~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~870feeder_combout\,
	ena => \MemDados|ram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~870_q\);

-- Location: FF_X56_Y47_N9
\MemDados|ram~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux63~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~614_q\);

-- Location: LCCOMB_X56_Y47_N8
\MemDados|ram~1062\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1062_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~870_q\) # ((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~614_q\ & !\ULA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~1_combout\,
	datab => \MemDados|ram~870_q\,
	datac => \MemDados|ram~614_q\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1062_combout\);

-- Location: LCCOMB_X57_Y47_N16
\MemDados|ram~1063\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1063_combout\ = (\ULA|Mux29~1_combout\ & ((\MemDados|ram~1062_combout\ & (\MemDados|ram~998_q\)) # (!\MemDados|ram~1062_combout\ & ((\MemDados|ram~742_q\))))) # (!\ULA|Mux29~1_combout\ & (((\MemDados|ram~1062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~998_q\,
	datab => \ULA|Mux29~1_combout\,
	datac => \MemDados|ram~742_q\,
	datad => \MemDados|ram~1062_combout\,
	combout => \MemDados|ram~1063_combout\);

-- Location: LCCOMB_X63_Y43_N22
\MemDados|ram~1071\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1071_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1068_combout\ & (\MemDados|ram~1070_combout\)) # (!\MemDados|ram~1068_combout\ & ((\MemDados|ram~1063_combout\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~1070_combout\,
	datac => \MemDados|ram~1068_combout\,
	datad => \MemDados|ram~1063_combout\,
	combout => \MemDados|ram~1071_combout\);

-- Location: LCCOMB_X63_Y43_N24
\MemDados|ram~486feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~486feeder_combout\ = \BancoReg|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux63~1_combout\,
	combout => \MemDados|ram~486feeder_combout\);

-- Location: FF_X63_Y43_N25
\MemDados|ram~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~486feeder_combout\,
	ena => \MemDados|ram~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~486_q\);

-- Location: FF_X62_Y43_N13
\MemDados|ram~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux63~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~422_q\);

-- Location: LCCOMB_X62_Y43_N12
\MemDados|ram~1079\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1079_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~486_q\) # ((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~422_q\ & !\ULA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~486_q\,
	datac => \MemDados|ram~422_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1079_combout\);

-- Location: FF_X59_Y43_N9
\MemDados|ram~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux63~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~518_q\);

-- Location: LCCOMB_X62_Y44_N12
\MemDados|ram~454feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~454feeder_combout\ = \BancoReg|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BancoReg|Mux63~1_combout\,
	combout => \MemDados|ram~454feeder_combout\);

-- Location: FF_X62_Y44_N13
\MemDados|ram~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~454feeder_combout\,
	ena => \MemDados|ram~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~454_q\);

-- Location: LCCOMB_X59_Y43_N8
\MemDados|ram~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1080_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1079_combout\ & (\MemDados|ram~518_q\)) # (!\MemDados|ram~1079_combout\ & ((\MemDados|ram~454_q\))))) # (!\ULA|Mux31~2_combout\ & (\MemDados|ram~1079_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~1079_combout\,
	datac => \MemDados|ram~518_q\,
	datad => \MemDados|ram~454_q\,
	combout => \MemDados|ram~1080_combout\);

-- Location: LCCOMB_X56_Y39_N24
\MemDados|ram~1783\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1783_combout\ = !\BancoReg|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux63~1_combout\,
	combout => \MemDados|ram~1783_combout\);

-- Location: FF_X56_Y39_N25
\MemDados|ram~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1783_combout\,
	ena => \MemDados|ram~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~102_q\);

-- Location: LCCOMB_X63_Y44_N6
\MemDados|ram~1785\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1785_combout\ = !\BancoReg|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux63~1_combout\,
	combout => \MemDados|ram~1785_combout\);

-- Location: FF_X63_Y44_N7
\MemDados|ram~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1785_combout\,
	ena => \MemDados|ram~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~134_q\);

-- Location: LCCOMB_X56_Y42_N4
\MemDados|ram~1784\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1784_combout\ = !\BancoReg|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux63~1_combout\,
	combout => \MemDados|ram~1784_combout\);

-- Location: FF_X56_Y42_N5
\MemDados|ram~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1784_combout\,
	ena => \MemDados|ram~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~70_q\);

-- Location: FF_X57_Y40_N25
\MemDados|ram~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux63~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~38_q\);

-- Location: LCCOMB_X57_Y40_N24
\MemDados|ram~1076\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1076_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (!\MemDados|ram~70_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~38_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~70_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~38_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1076_combout\);

-- Location: LCCOMB_X57_Y40_N26
\MemDados|ram~1077\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1077_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1076_combout\ & ((!\MemDados|ram~134_q\))) # (!\MemDados|ram~1076_combout\ & (!\MemDados|ram~102_q\)))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~102_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~134_q\,
	datad => \MemDados|ram~1076_combout\,
	combout => \MemDados|ram~1077_combout\);

-- Location: LCCOMB_X56_Y38_N28
\MemDados|ram~198feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~198feeder_combout\ = \BancoReg|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux63~1_combout\,
	combout => \MemDados|ram~198feeder_combout\);

-- Location: FF_X56_Y38_N29
\MemDados|ram~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~198feeder_combout\,
	ena => \MemDados|ram~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~198_q\);

-- Location: FF_X59_Y40_N17
\MemDados|ram~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux63~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~262_q\);

-- Location: FF_X59_Y38_N17
\MemDados|ram~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux63~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~230_q\);

-- Location: LCCOMB_X58_Y38_N16
\MemDados|ram~1782\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1782_combout\ = !\BancoReg|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux63~1_combout\,
	combout => \MemDados|ram~1782_combout\);

-- Location: FF_X58_Y38_N17
\MemDados|ram~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~1782_combout\,
	ena => \MemDados|ram~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~166_q\);

-- Location: LCCOMB_X59_Y38_N16
\MemDados|ram~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1074_combout\ = (\ULA|Mux31~2_combout\ & (\ULA|Mux30~1_combout\)) # (!\ULA|Mux31~2_combout\ & ((\ULA|Mux30~1_combout\ & (\MemDados|ram~230_q\)) # (!\ULA|Mux30~1_combout\ & ((!\MemDados|ram~166_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~230_q\,
	datad => \MemDados|ram~166_q\,
	combout => \MemDados|ram~1074_combout\);

-- Location: LCCOMB_X59_Y40_N16
\MemDados|ram~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1075_combout\ = (\ULA|Mux31~2_combout\ & ((\MemDados|ram~1074_combout\ & ((\MemDados|ram~262_q\))) # (!\MemDados|ram~1074_combout\ & (\MemDados|ram~198_q\)))) # (!\ULA|Mux31~2_combout\ & (((\MemDados|ram~1074_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~2_combout\,
	datab => \MemDados|ram~198_q\,
	datac => \MemDados|ram~262_q\,
	datad => \MemDados|ram~1074_combout\,
	combout => \MemDados|ram~1075_combout\);

-- Location: LCCOMB_X59_Y43_N30
\MemDados|ram~1078\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1078_combout\ = (\ULA|Mux28~1_combout\ & (((\ULA|Mux29~1_combout\)))) # (!\ULA|Mux28~1_combout\ & ((\ULA|Mux29~1_combout\ & ((\MemDados|ram~1075_combout\))) # (!\ULA|Mux29~1_combout\ & (\MemDados|ram~1077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1077_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1075_combout\,
	datad => \ULA|Mux29~1_combout\,
	combout => \MemDados|ram~1078_combout\);

-- Location: LCCOMB_X63_Y44_N12
\MemDados|ram~390feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~390feeder_combout\ = \BancoReg|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux63~1_combout\,
	combout => \MemDados|ram~390feeder_combout\);

-- Location: FF_X63_Y44_N13
\MemDados|ram~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~390feeder_combout\,
	ena => \MemDados|ram~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~390_q\);

-- Location: FF_X57_Y44_N1
\MemDados|ram~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux63~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~358_q\);

-- Location: LCCOMB_X60_Y41_N16
\MemDados|ram~326feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~326feeder_combout\ = \BancoReg|Mux63~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BancoReg|Mux63~1_combout\,
	combout => \MemDados|ram~326feeder_combout\);

-- Location: FF_X60_Y41_N17
\MemDados|ram~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemDados|ram~326feeder_combout\,
	ena => \MemDados|ram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~326_q\);

-- Location: FF_X57_Y44_N7
\MemDados|ram~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BancoReg|Mux63~1_combout\,
	sload => VCC,
	ena => \MemDados|ram~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDados|ram~294_q\);

-- Location: LCCOMB_X57_Y44_N6
\MemDados|ram~1072\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1072_combout\ = (\ULA|Mux30~1_combout\ & (((\ULA|Mux31~2_combout\)))) # (!\ULA|Mux30~1_combout\ & ((\ULA|Mux31~2_combout\ & (\MemDados|ram~326_q\)) # (!\ULA|Mux31~2_combout\ & ((\MemDados|ram~294_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux30~1_combout\,
	datab => \MemDados|ram~326_q\,
	datac => \MemDados|ram~294_q\,
	datad => \ULA|Mux31~2_combout\,
	combout => \MemDados|ram~1072_combout\);

-- Location: LCCOMB_X57_Y44_N0
\MemDados|ram~1073\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1073_combout\ = (\ULA|Mux30~1_combout\ & ((\MemDados|ram~1072_combout\ & (\MemDados|ram~390_q\)) # (!\MemDados|ram~1072_combout\ & ((\MemDados|ram~358_q\))))) # (!\ULA|Mux30~1_combout\ & (((\MemDados|ram~1072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~390_q\,
	datab => \ULA|Mux30~1_combout\,
	datac => \MemDados|ram~358_q\,
	datad => \MemDados|ram~1072_combout\,
	combout => \MemDados|ram~1073_combout\);

-- Location: LCCOMB_X59_Y43_N14
\MemDados|ram~1081\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1081_combout\ = (\ULA|Mux28~1_combout\ & ((\MemDados|ram~1078_combout\ & (\MemDados|ram~1080_combout\)) # (!\MemDados|ram~1078_combout\ & ((\MemDados|ram~1073_combout\))))) # (!\ULA|Mux28~1_combout\ & (((\MemDados|ram~1078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1080_combout\,
	datab => \ULA|Mux28~1_combout\,
	datac => \MemDados|ram~1078_combout\,
	datad => \MemDados|ram~1073_combout\,
	combout => \MemDados|ram~1081_combout\);

-- Location: LCCOMB_X59_Y43_N0
\MemDados|ram~1082\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|ram~1082_combout\ = (\ULA|Mux27~1_combout\ & (\MemDados|ram~1071_combout\)) # (!\ULA|Mux27~1_combout\ & ((\MemDados|ram~1081_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|ram~1071_combout\,
	datab => \MemDados|ram~1081_combout\,
	datad => \ULA|Mux27~1_combout\,
	combout => \MemDados|ram~1082_combout\);

-- Location: LCCOMB_X59_Y43_N26
\MemDados|q[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MemDados|q\(0) = (GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & ((\MemDados|ram~1082_combout\))) # (!GLOBAL(\UCFD|Mux4~0clkctrl_outclk\) & (\MemDados|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDados|q\(0),
	datab => \MemDados|ram~1082_combout\,
	datad => \UCFD|Mux4~0clkctrl_outclk\,
	combout => \MemDados|q\(0));

-- Location: LCCOMB_X56_Y43_N8
\MuxULAMem|C[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxULAMem|C[0]~0_combout\ = (\UCFD|Mux4~0_combout\ & (\MemDados|q\(0))) # (!\UCFD|Mux4~0_combout\ & ((\ULA|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UCFD|Mux4~0_combout\,
	datab => \MemDados|q\(0),
	datad => \ULA|Mux31~2_combout\,
	combout => \MuxULAMem|C[0]~0_combout\);

-- Location: LCCOMB_X56_Y43_N6
\BancoReg|ram[0][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|ram[0][0]~feeder_combout\ = \MuxULAMem|C[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MuxULAMem|C[0]~0_combout\,
	combout => \BancoReg|ram[0][0]~feeder_combout\);

-- Location: FF_X56_Y43_N7
\BancoReg|ram[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BancoReg|ram[0][0]~feeder_combout\,
	ena => \BancoReg|ram[0][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BancoReg|ram[0][0]~q\);

-- Location: LCCOMB_X50_Y44_N8
\BancoReg|Mux95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux95~0_combout\ = (!\regTestEnd[3]~input_o\ & ((\regTestEnd[0]~input_o\ & ((\regTestEnd[1]~input_o\))) # (!\regTestEnd[0]~input_o\ & (\BancoReg|ram[0][0]~q\ & !\regTestEnd[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[0]~input_o\,
	datab => \BancoReg|ram[0][0]~q\,
	datac => \regTestEnd[1]~input_o\,
	datad => \regTestEnd[3]~input_o\,
	combout => \BancoReg|Mux95~0_combout\);

-- Location: LCCOMB_X50_Y44_N28
\BancoReg|Mux81~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux81~1_combout\ = (\regTestEnd[3]~input_o\ & (\regTestEnd[1]~input_o\ & (\regTestEnd[0]~input_o\ & \regTestEnd[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[3]~input_o\,
	datab => \regTestEnd[1]~input_o\,
	datac => \regTestEnd[0]~input_o\,
	datad => \regTestEnd[2]~input_o\,
	combout => \BancoReg|Mux81~1_combout\);

-- Location: LCCOMB_X50_Y44_N10
\BancoReg|Mux95~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux95~1_combout\ = (\BancoReg|Mux81~0_combout\ & (!\BancoReg|Mux81~2_combout\)) # (!\BancoReg|Mux81~0_combout\ & ((\BancoReg|Mux81~2_combout\ & ((\BancoReg|Mux81~1_combout\))) # (!\BancoReg|Mux81~2_combout\ & (\BancoReg|Mux95~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux81~0_combout\,
	datab => \BancoReg|Mux81~2_combout\,
	datac => \BancoReg|Mux95~0_combout\,
	datad => \BancoReg|Mux81~1_combout\,
	combout => \BancoReg|Mux95~1_combout\);

-- Location: LCCOMB_X50_Y44_N20
\BancoReg|Mux95~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux95~2_combout\ = (\BancoReg|Mux95~1_combout\ & ((\BancoReg|ram[4][0]~q\) # ((!\BancoReg|Mux81~0_combout\)))) # (!\BancoReg|Mux95~1_combout\ & (((\BancoReg|Mux81~0_combout\ & \BancoReg|ram[5][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux95~1_combout\,
	datab => \BancoReg|ram[4][0]~q\,
	datac => \BancoReg|Mux81~0_combout\,
	datad => \BancoReg|ram[5][0]~q\,
	combout => \BancoReg|Mux95~2_combout\);

-- Location: LCCOMB_X50_Y44_N6
\BancoReg|Mux95~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux95~3_combout\ = (\BancoReg|Mux95~2_combout\ & ((!\regTestEnd[1]~input_o\) # (!\BancoReg|Mux81~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux81~0_combout\,
	datac => \regTestEnd[1]~input_o\,
	datad => \BancoReg|Mux95~2_combout\,
	combout => \BancoReg|Mux95~3_combout\);

-- Location: LCCOMB_X54_Y39_N20
\BancoReg|Mux94~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux94~1_combout\ = (\regTestEnd[0]~input_o\ & ((\BancoReg|ram[5][1]~q\) # ((!\BancoReg|Mux81~0_combout\)))) # (!\regTestEnd[0]~input_o\ & (((\BancoReg|Mux81~0_combout\ & \BancoReg|ram[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[0]~input_o\,
	datab => \BancoReg|ram[5][1]~q\,
	datac => \BancoReg|Mux81~0_combout\,
	datad => \BancoReg|ram[4][1]~q\,
	combout => \BancoReg|Mux94~1_combout\);

-- Location: LCCOMB_X54_Y39_N4
\BancoReg|Mux94~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux94~0_combout\ = (\regTestEnd[1]~input_o\ & ((\regTestEnd[4]~input_o\) # ((\regTestEnd[3]~input_o\)))) # (!\regTestEnd[1]~input_o\ & (!\regTestEnd[4]~input_o\ & (\BancoReg|ram[0][1]~q\ & !\regTestEnd[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[1]~input_o\,
	datab => \regTestEnd[4]~input_o\,
	datac => \BancoReg|ram[0][1]~q\,
	datad => \regTestEnd[3]~input_o\,
	combout => \BancoReg|Mux94~0_combout\);

-- Location: LCCOMB_X54_Y39_N2
\BancoReg|Mux94~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux94~2_combout\ = (\BancoReg|Mux94~0_combout\ & (!\regTestEnd[1]~input_o\ & (\BancoReg|Mux94~1_combout\ $ (!\BancoReg|Mux81~0_combout\)))) # (!\BancoReg|Mux94~0_combout\ & (\BancoReg|Mux94~1_combout\ & (\regTestEnd[1]~input_o\ $ 
-- (\BancoReg|Mux81~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[1]~input_o\,
	datab => \BancoReg|Mux94~1_combout\,
	datac => \BancoReg|Mux81~0_combout\,
	datad => \BancoReg|Mux94~0_combout\,
	combout => \BancoReg|Mux94~2_combout\);

-- Location: LCCOMB_X49_Y41_N0
\BancoReg|Mux93~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux93~0_combout\ = (!\regTestEnd[0]~input_o\ & (!\regTestEnd[3]~input_o\ & ((\regTestEnd[1]~input_o\) # (\BancoReg|ram[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[1]~input_o\,
	datab => \BancoReg|ram[0][2]~q\,
	datac => \regTestEnd[0]~input_o\,
	datad => \regTestEnd[3]~input_o\,
	combout => \BancoReg|Mux93~0_combout\);

-- Location: LCCOMB_X49_Y41_N6
\BancoReg|Mux93~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux93~1_combout\ = (\BancoReg|Mux81~2_combout\ & (\BancoReg|Mux81~1_combout\ & ((!\BancoReg|Mux81~0_combout\)))) # (!\BancoReg|Mux81~2_combout\ & (((\BancoReg|Mux93~0_combout\) # (\BancoReg|Mux81~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux81~2_combout\,
	datab => \BancoReg|Mux81~1_combout\,
	datac => \BancoReg|Mux93~0_combout\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux93~1_combout\);

-- Location: LCCOMB_X52_Y41_N8
\BancoReg|Mux93~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux93~2_combout\ = (\BancoReg|Mux93~1_combout\ & (((!\BancoReg|ram[4][2]~q\)) # (!\BancoReg|Mux81~0_combout\))) # (!\BancoReg|Mux93~1_combout\ & (\BancoReg|Mux81~0_combout\ & (\BancoReg|ram[5][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux93~1_combout\,
	datab => \BancoReg|Mux81~0_combout\,
	datac => \BancoReg|ram[5][2]~q\,
	datad => \BancoReg|ram[4][2]~q\,
	combout => \BancoReg|Mux93~2_combout\);

-- Location: LCCOMB_X49_Y41_N24
\BancoReg|Mux93~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux93~3_combout\ = (\BancoReg|Mux93~2_combout\ & ((!\BancoReg|Mux81~0_combout\) # (!\regTestEnd[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux93~2_combout\,
	datac => \regTestEnd[1]~input_o\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux93~3_combout\);

-- Location: LCCOMB_X49_Y41_N22
\BancoReg|Mux92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux92~0_combout\ = (!\regTestEnd[3]~input_o\ & ((\regTestEnd[1]~input_o\ & ((!\regTestEnd[0]~input_o\))) # (!\regTestEnd[1]~input_o\ & ((\regTestEnd[0]~input_o\) # (!\BancoReg|ram[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[1]~input_o\,
	datab => \BancoReg|ram[0][3]~q\,
	datac => \regTestEnd[0]~input_o\,
	datad => \regTestEnd[3]~input_o\,
	combout => \BancoReg|Mux92~0_combout\);

-- Location: LCCOMB_X49_Y41_N16
\BancoReg|Mux92~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux92~1_combout\ = (\BancoReg|Mux81~2_combout\ & (\BancoReg|Mux81~1_combout\ & ((!\BancoReg|Mux81~0_combout\)))) # (!\BancoReg|Mux81~2_combout\ & (((\BancoReg|Mux92~0_combout\) # (\BancoReg|Mux81~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux81~2_combout\,
	datab => \BancoReg|Mux81~1_combout\,
	datac => \BancoReg|Mux92~0_combout\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux92~1_combout\);

-- Location: LCCOMB_X49_Y41_N10
\BancoReg|Mux92~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux92~2_combout\ = (\BancoReg|Mux81~0_combout\ & ((\BancoReg|Mux92~1_combout\ & (\BancoReg|ram[4][3]~q\)) # (!\BancoReg|Mux92~1_combout\ & ((\BancoReg|ram[5][3]~q\))))) # (!\BancoReg|Mux81~0_combout\ & (((\BancoReg|Mux92~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[4][3]~q\,
	datab => \BancoReg|Mux81~0_combout\,
	datac => \BancoReg|ram[5][3]~q\,
	datad => \BancoReg|Mux92~1_combout\,
	combout => \BancoReg|Mux92~2_combout\);

-- Location: LCCOMB_X49_Y41_N28
\BancoReg|Mux92~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux92~3_combout\ = (\BancoReg|Mux92~2_combout\ & ((!\BancoReg|Mux81~0_combout\) # (!\regTestEnd[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux92~2_combout\,
	datac => \regTestEnd[1]~input_o\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux92~3_combout\);

-- Location: LCCOMB_X52_Y45_N30
\BancoReg|Mux91~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux91~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][4]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[3]~input_o\) # ((\regTestEnd[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[3]~input_o\,
	datab => \regTestEnd[0]~input_o\,
	datac => \regTestEnd[4]~input_o\,
	datad => \BancoReg|ram[5][4]~q\,
	combout => \BancoReg|Mux91~0_combout\);

-- Location: LCCOMB_X52_Y45_N28
\BancoReg|Mux91~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux91~1_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|Mux91~0_combout\) # (!\BancoReg|Mux81~0_combout\)))) # (!\regTestEnd[0]~input_o\ & ((\BancoReg|Mux81~0_combout\ & (\BancoReg|ram[4][4]~q\)) # (!\BancoReg|Mux81~0_combout\ & 
-- ((\BancoReg|Mux91~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[4][4]~q\,
	datab => \regTestEnd[0]~input_o\,
	datac => \BancoReg|Mux91~0_combout\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux91~1_combout\);

-- Location: LCCOMB_X52_Y45_N10
\BancoReg|Mux91~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux91~2_combout\ = (\BancoReg|Mux91~1_combout\ & (((!\regTestEnd[1]~input_o\ & \BancoReg|Mux81~0_combout\)))) # (!\BancoReg|Mux91~1_combout\ & (!\BancoReg|Mux81~0_combout\ & ((\BancoReg|ram[0][4]~q\) # (\regTestEnd[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][4]~q\,
	datab => \BancoReg|Mux91~1_combout\,
	datac => \regTestEnd[1]~input_o\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux91~2_combout\);

-- Location: LCCOMB_X50_Y43_N24
\BancoReg|Mux90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux90~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][5]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[3]~input_o\) # ((\regTestEnd[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[3]~input_o\,
	datab => \regTestEnd[4]~input_o\,
	datac => \regTestEnd[0]~input_o\,
	datad => \BancoReg|ram[5][5]~q\,
	combout => \BancoReg|Mux90~0_combout\);

-- Location: LCCOMB_X50_Y43_N14
\BancoReg|Mux90~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux90~1_combout\ = (\BancoReg|Mux81~0_combout\ & ((\regTestEnd[0]~input_o\ & (\BancoReg|Mux90~0_combout\)) # (!\regTestEnd[0]~input_o\ & ((\BancoReg|ram[4][5]~q\))))) # (!\BancoReg|Mux81~0_combout\ & ((\BancoReg|Mux90~0_combout\) # 
-- ((\regTestEnd[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux81~0_combout\,
	datab => \BancoReg|Mux90~0_combout\,
	datac => \BancoReg|ram[4][5]~q\,
	datad => \regTestEnd[0]~input_o\,
	combout => \BancoReg|Mux90~1_combout\);

-- Location: LCCOMB_X52_Y40_N4
\BancoReg|Mux90~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux90~2_combout\ = (\BancoReg|Mux90~1_combout\ & (!\regTestEnd[1]~input_o\ & (\BancoReg|Mux81~0_combout\))) # (!\BancoReg|Mux90~1_combout\ & (!\BancoReg|Mux81~0_combout\ & ((\regTestEnd[1]~input_o\) # (!\BancoReg|ram[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux90~1_combout\,
	datab => \regTestEnd[1]~input_o\,
	datac => \BancoReg|Mux81~0_combout\,
	datad => \BancoReg|ram[0][5]~q\,
	combout => \BancoReg|Mux90~2_combout\);

-- Location: LCCOMB_X49_Y41_N14
\BancoReg|Mux89~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux89~0_combout\ = (!\regTestEnd[3]~input_o\ & (!\regTestEnd[0]~input_o\ & ((\regTestEnd[1]~input_o\) # (!\BancoReg|ram[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[1]~input_o\,
	datab => \regTestEnd[3]~input_o\,
	datac => \regTestEnd[0]~input_o\,
	datad => \BancoReg|ram[0][6]~q\,
	combout => \BancoReg|Mux89~0_combout\);

-- Location: LCCOMB_X49_Y41_N4
\BancoReg|Mux89~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux89~1_combout\ = (\BancoReg|Mux81~2_combout\ & (\BancoReg|Mux81~1_combout\ & ((!\BancoReg|Mux81~0_combout\)))) # (!\BancoReg|Mux81~2_combout\ & (((\BancoReg|Mux89~0_combout\) # (\BancoReg|Mux81~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux81~2_combout\,
	datab => \BancoReg|Mux81~1_combout\,
	datac => \BancoReg|Mux89~0_combout\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux89~1_combout\);

-- Location: LCCOMB_X52_Y44_N22
\BancoReg|Mux89~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux89~2_combout\ = (\BancoReg|Mux89~1_combout\ & ((\BancoReg|ram[4][6]~q\) # ((!\BancoReg|Mux81~0_combout\)))) # (!\BancoReg|Mux89~1_combout\ & (((\BancoReg|ram[5][6]~q\ & \BancoReg|Mux81~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[4][6]~q\,
	datab => \BancoReg|ram[5][6]~q\,
	datac => \BancoReg|Mux89~1_combout\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux89~2_combout\);

-- Location: LCCOMB_X52_Y44_N0
\BancoReg|Mux89~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux89~3_combout\ = (\BancoReg|Mux89~2_combout\ & ((!\regTestEnd[1]~input_o\) # (!\BancoReg|Mux81~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux89~2_combout\,
	datab => \BancoReg|Mux81~0_combout\,
	datad => \regTestEnd[1]~input_o\,
	combout => \BancoReg|Mux89~3_combout\);

-- Location: LCCOMB_X49_Y41_N26
\BancoReg|Mux88~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux88~0_combout\ = (!\regTestEnd[3]~input_o\ & (!\regTestEnd[0]~input_o\ & ((\regTestEnd[1]~input_o\) # (!\BancoReg|ram[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[1]~input_o\,
	datab => \regTestEnd[3]~input_o\,
	datac => \regTestEnd[0]~input_o\,
	datad => \BancoReg|ram[0][7]~q\,
	combout => \BancoReg|Mux88~0_combout\);

-- Location: LCCOMB_X49_Y41_N20
\BancoReg|Mux88~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux88~1_combout\ = (\BancoReg|Mux81~2_combout\ & (\BancoReg|Mux81~1_combout\ & ((!\BancoReg|Mux81~0_combout\)))) # (!\BancoReg|Mux81~2_combout\ & (((\BancoReg|Mux88~0_combout\) # (\BancoReg|Mux81~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux81~2_combout\,
	datab => \BancoReg|Mux81~1_combout\,
	datac => \BancoReg|Mux88~0_combout\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux88~1_combout\);

-- Location: LCCOMB_X49_Y41_N18
\BancoReg|Mux88~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux88~2_combout\ = (\BancoReg|Mux81~0_combout\ & ((\BancoReg|Mux88~1_combout\ & (\BancoReg|ram[4][7]~q\)) # (!\BancoReg|Mux88~1_combout\ & ((\BancoReg|ram[5][7]~q\))))) # (!\BancoReg|Mux81~0_combout\ & (((\BancoReg|Mux88~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux81~0_combout\,
	datab => \BancoReg|ram[4][7]~q\,
	datac => \BancoReg|ram[5][7]~q\,
	datad => \BancoReg|Mux88~1_combout\,
	combout => \BancoReg|Mux88~2_combout\);

-- Location: LCCOMB_X49_Y42_N4
\BancoReg|Mux88~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux88~3_combout\ = (\BancoReg|Mux88~2_combout\ & ((!\BancoReg|Mux81~0_combout\) # (!\regTestEnd[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux88~2_combout\,
	datac => \regTestEnd[1]~input_o\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux88~3_combout\);

-- Location: LCCOMB_X49_Y41_N12
\BancoReg|Mux87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux87~0_combout\ = (!\regTestEnd[3]~input_o\ & (!\regTestEnd[0]~input_o\ & ((\regTestEnd[1]~input_o\) # (!\BancoReg|ram[0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[1]~input_o\,
	datab => \regTestEnd[3]~input_o\,
	datac => \regTestEnd[0]~input_o\,
	datad => \BancoReg|ram[0][8]~q\,
	combout => \BancoReg|Mux87~0_combout\);

-- Location: LCCOMB_X49_Y41_N2
\BancoReg|Mux87~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux87~1_combout\ = (\BancoReg|Mux81~2_combout\ & (((\BancoReg|Mux81~1_combout\ & !\BancoReg|Mux81~0_combout\)))) # (!\BancoReg|Mux81~2_combout\ & ((\BancoReg|Mux87~0_combout\) # ((\BancoReg|Mux81~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux87~0_combout\,
	datab => \BancoReg|Mux81~1_combout\,
	datac => \BancoReg|Mux81~2_combout\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux87~1_combout\);

-- Location: LCCOMB_X50_Y44_N4
\BancoReg|Mux87~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux87~2_combout\ = (\BancoReg|Mux81~0_combout\ & ((\BancoReg|Mux87~1_combout\ & (\BancoReg|ram[4][8]~q\)) # (!\BancoReg|Mux87~1_combout\ & ((\BancoReg|ram[5][8]~q\))))) # (!\BancoReg|Mux81~0_combout\ & (((\BancoReg|Mux87~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux81~0_combout\,
	datab => \BancoReg|ram[4][8]~q\,
	datac => \BancoReg|ram[5][8]~q\,
	datad => \BancoReg|Mux87~1_combout\,
	combout => \BancoReg|Mux87~2_combout\);

-- Location: LCCOMB_X52_Y45_N24
\BancoReg|Mux87~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux87~3_combout\ = (\BancoReg|Mux87~2_combout\ & ((!\BancoReg|Mux81~0_combout\) # (!\regTestEnd[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoReg|Mux87~2_combout\,
	datac => \regTestEnd[1]~input_o\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux87~3_combout\);

-- Location: LCCOMB_X49_Y41_N8
\BancoReg|Mux86~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux86~0_combout\ = (!\regTestEnd[0]~input_o\ & (!\regTestEnd[3]~input_o\ & ((\regTestEnd[1]~input_o\) # (!\BancoReg|ram[0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[1]~input_o\,
	datab => \BancoReg|ram[0][9]~q\,
	datac => \regTestEnd[0]~input_o\,
	datad => \regTestEnd[3]~input_o\,
	combout => \BancoReg|Mux86~0_combout\);

-- Location: LCCOMB_X49_Y41_N30
\BancoReg|Mux86~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux86~1_combout\ = (\BancoReg|Mux81~2_combout\ & (\BancoReg|Mux81~1_combout\ & ((!\BancoReg|Mux81~0_combout\)))) # (!\BancoReg|Mux81~2_combout\ & (((\BancoReg|Mux86~0_combout\) # (\BancoReg|Mux81~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux81~2_combout\,
	datab => \BancoReg|Mux81~1_combout\,
	datac => \BancoReg|Mux86~0_combout\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux86~1_combout\);

-- Location: LCCOMB_X56_Y41_N0
\BancoReg|Mux86~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux86~2_combout\ = (\BancoReg|Mux86~1_combout\ & (((\BancoReg|ram[4][9]~q\)) # (!\BancoReg|Mux81~0_combout\))) # (!\BancoReg|Mux86~1_combout\ & (\BancoReg|Mux81~0_combout\ & ((\BancoReg|ram[5][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux86~1_combout\,
	datab => \BancoReg|Mux81~0_combout\,
	datac => \BancoReg|ram[4][9]~q\,
	datad => \BancoReg|ram[5][9]~q\,
	combout => \BancoReg|Mux86~2_combout\);

-- Location: LCCOMB_X56_Y41_N2
\BancoReg|Mux86~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux86~3_combout\ = (\BancoReg|Mux86~2_combout\ & ((!\regTestEnd[1]~input_o\) # (!\BancoReg|Mux81~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux86~2_combout\,
	datab => \BancoReg|Mux81~0_combout\,
	datad => \regTestEnd[1]~input_o\,
	combout => \BancoReg|Mux86~3_combout\);

-- Location: LCCOMB_X52_Y44_N6
\BancoReg|Mux85~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux85~0_combout\ = (!\regTestEnd[3]~input_o\ & (!\regTestEnd[0]~input_o\ & ((\regTestEnd[1]~input_o\) # (\BancoReg|ram[0][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[1]~input_o\,
	datab => \BancoReg|ram[0][10]~q\,
	datac => \regTestEnd[3]~input_o\,
	datad => \regTestEnd[0]~input_o\,
	combout => \BancoReg|Mux85~0_combout\);

-- Location: LCCOMB_X50_Y44_N14
\BancoReg|Mux85~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux85~1_combout\ = (\BancoReg|Mux81~0_combout\ & (((!\BancoReg|Mux81~2_combout\)))) # (!\BancoReg|Mux81~0_combout\ & ((\BancoReg|Mux81~2_combout\ & (\BancoReg|Mux81~1_combout\)) # (!\BancoReg|Mux81~2_combout\ & ((\BancoReg|Mux85~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux81~0_combout\,
	datab => \BancoReg|Mux81~1_combout\,
	datac => \BancoReg|Mux85~0_combout\,
	datad => \BancoReg|Mux81~2_combout\,
	combout => \BancoReg|Mux85~1_combout\);

-- Location: LCCOMB_X50_Y44_N12
\BancoReg|Mux85~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux85~2_combout\ = (\BancoReg|Mux81~0_combout\ & ((\BancoReg|Mux85~1_combout\ & ((\BancoReg|ram[4][10]~q\))) # (!\BancoReg|Mux85~1_combout\ & (\BancoReg|ram[5][10]~q\)))) # (!\BancoReg|Mux81~0_combout\ & (((\BancoReg|Mux85~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux81~0_combout\,
	datab => \BancoReg|ram[5][10]~q\,
	datac => \BancoReg|Mux85~1_combout\,
	datad => \BancoReg|ram[4][10]~q\,
	combout => \BancoReg|Mux85~2_combout\);

-- Location: LCCOMB_X50_Y44_N26
\BancoReg|Mux85~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux85~3_combout\ = (\BancoReg|Mux85~2_combout\ & ((!\regTestEnd[1]~input_o\) # (!\BancoReg|Mux81~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux85~2_combout\,
	datac => \BancoReg|Mux81~0_combout\,
	datad => \regTestEnd[1]~input_o\,
	combout => \BancoReg|Mux85~3_combout\);

-- Location: LCCOMB_X52_Y39_N0
\BancoReg|Mux84~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux84~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][11]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[4]~input_o\) # ((\regTestEnd[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[0]~input_o\,
	datab => \regTestEnd[4]~input_o\,
	datac => \BancoReg|ram[5][11]~q\,
	datad => \regTestEnd[3]~input_o\,
	combout => \BancoReg|Mux84~0_combout\);

-- Location: LCCOMB_X56_Y41_N20
\BancoReg|Mux84~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux84~1_combout\ = (\BancoReg|Mux81~0_combout\ & ((\regTestEnd[0]~input_o\ & (\BancoReg|Mux84~0_combout\)) # (!\regTestEnd[0]~input_o\ & ((\BancoReg|ram[4][11]~q\))))) # (!\BancoReg|Mux81~0_combout\ & ((\BancoReg|Mux84~0_combout\) # 
-- ((\regTestEnd[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux81~0_combout\,
	datab => \BancoReg|Mux84~0_combout\,
	datac => \BancoReg|ram[4][11]~q\,
	datad => \regTestEnd[0]~input_o\,
	combout => \BancoReg|Mux84~1_combout\);

-- Location: LCCOMB_X56_Y41_N6
\BancoReg|Mux84~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux84~2_combout\ = (\BancoReg|Mux81~0_combout\ & (!\regTestEnd[1]~input_o\ & (\BancoReg|Mux84~1_combout\))) # (!\BancoReg|Mux81~0_combout\ & (!\BancoReg|Mux84~1_combout\ & ((\regTestEnd[1]~input_o\) # (\BancoReg|ram[0][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[1]~input_o\,
	datab => \BancoReg|Mux81~0_combout\,
	datac => \BancoReg|Mux84~1_combout\,
	datad => \BancoReg|ram[0][11]~q\,
	combout => \BancoReg|Mux84~2_combout\);

-- Location: LCCOMB_X53_Y40_N10
\BancoReg|Mux83~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux83~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][12]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[4]~input_o\) # ((\regTestEnd[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[4]~input_o\,
	datab => \regTestEnd[0]~input_o\,
	datac => \BancoReg|ram[5][12]~q\,
	datad => \regTestEnd[3]~input_o\,
	combout => \BancoReg|Mux83~0_combout\);

-- Location: LCCOMB_X54_Y40_N26
\BancoReg|Mux83~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux83~1_combout\ = (\BancoReg|Mux81~0_combout\ & ((\regTestEnd[0]~input_o\ & (\BancoReg|Mux83~0_combout\)) # (!\regTestEnd[0]~input_o\ & ((\BancoReg|ram[4][12]~q\))))) # (!\BancoReg|Mux81~0_combout\ & ((\BancoReg|Mux83~0_combout\) # 
-- ((\regTestEnd[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux83~0_combout\,
	datab => \BancoReg|Mux81~0_combout\,
	datac => \BancoReg|ram[4][12]~q\,
	datad => \regTestEnd[0]~input_o\,
	combout => \BancoReg|Mux83~1_combout\);

-- Location: LCCOMB_X54_Y40_N4
\BancoReg|Mux83~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux83~2_combout\ = (\BancoReg|Mux81~0_combout\ & (!\regTestEnd[1]~input_o\ & ((\BancoReg|Mux83~1_combout\)))) # (!\BancoReg|Mux81~0_combout\ & (!\BancoReg|Mux83~1_combout\ & ((\regTestEnd[1]~input_o\) # (\BancoReg|ram[0][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[1]~input_o\,
	datab => \BancoReg|Mux81~0_combout\,
	datac => \BancoReg|ram[0][12]~q\,
	datad => \BancoReg|Mux83~1_combout\,
	combout => \BancoReg|Mux83~2_combout\);

-- Location: LCCOMB_X52_Y41_N22
\BancoReg|Mux82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux82~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][13]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[3]~input_o\) # ((\regTestEnd[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[3]~input_o\,
	datab => \regTestEnd[4]~input_o\,
	datac => \BancoReg|ram[5][13]~q\,
	datad => \regTestEnd[0]~input_o\,
	combout => \BancoReg|Mux82~0_combout\);

-- Location: LCCOMB_X53_Y39_N30
\BancoReg|Mux82~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux82~1_combout\ = (\BancoReg|Mux81~0_combout\ & ((\regTestEnd[0]~input_o\ & (\BancoReg|Mux82~0_combout\)) # (!\regTestEnd[0]~input_o\ & ((\BancoReg|ram[4][13]~q\))))) # (!\BancoReg|Mux81~0_combout\ & ((\BancoReg|Mux82~0_combout\) # 
-- ((\regTestEnd[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux82~0_combout\,
	datab => \BancoReg|Mux81~0_combout\,
	datac => \regTestEnd[0]~input_o\,
	datad => \BancoReg|ram[4][13]~q\,
	combout => \BancoReg|Mux82~1_combout\);

-- Location: LCCOMB_X53_Y39_N28
\BancoReg|Mux82~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux82~2_combout\ = (\BancoReg|Mux82~1_combout\ & (((!\regTestEnd[1]~input_o\ & \BancoReg|Mux81~0_combout\)))) # (!\BancoReg|Mux82~1_combout\ & (!\BancoReg|Mux81~0_combout\ & ((\BancoReg|ram[0][13]~q\) # (\regTestEnd[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][13]~q\,
	datab => \regTestEnd[1]~input_o\,
	datac => \BancoReg|Mux82~1_combout\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux82~2_combout\);

-- Location: LCCOMB_X53_Y45_N0
\BancoReg|Mux81~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux81~3_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][14]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[3]~input_o\) # ((\regTestEnd[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[0]~input_o\,
	datab => \regTestEnd[3]~input_o\,
	datac => \BancoReg|ram[5][14]~q\,
	datad => \regTestEnd[4]~input_o\,
	combout => \BancoReg|Mux81~3_combout\);

-- Location: LCCOMB_X53_Y45_N22
\BancoReg|Mux81~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux81~4_combout\ = (\regTestEnd[0]~input_o\ & ((\BancoReg|Mux81~3_combout\) # ((!\BancoReg|Mux81~0_combout\)))) # (!\regTestEnd[0]~input_o\ & ((\BancoReg|Mux81~0_combout\ & ((\BancoReg|ram[4][14]~q\))) # (!\BancoReg|Mux81~0_combout\ & 
-- (\BancoReg|Mux81~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[0]~input_o\,
	datab => \BancoReg|Mux81~3_combout\,
	datac => \BancoReg|Mux81~0_combout\,
	datad => \BancoReg|ram[4][14]~q\,
	combout => \BancoReg|Mux81~4_combout\);

-- Location: LCCOMB_X56_Y43_N16
\BancoReg|Mux81~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux81~5_combout\ = (\BancoReg|Mux81~4_combout\ & (!\regTestEnd[1]~input_o\ & ((\BancoReg|Mux81~0_combout\)))) # (!\BancoReg|Mux81~4_combout\ & (!\BancoReg|Mux81~0_combout\ & ((\regTestEnd[1]~input_o\) # (\BancoReg|ram[0][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[1]~input_o\,
	datab => \BancoReg|ram[0][14]~q\,
	datac => \BancoReg|Mux81~4_combout\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux81~5_combout\);

-- Location: LCCOMB_X53_Y44_N2
\BancoReg|Mux80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux80~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][15]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[4]~input_o\) # ((\regTestEnd[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[4]~input_o\,
	datab => \regTestEnd[3]~input_o\,
	datac => \BancoReg|ram[5][15]~q\,
	datad => \regTestEnd[0]~input_o\,
	combout => \BancoReg|Mux80~0_combout\);

-- Location: LCCOMB_X52_Y44_N24
\BancoReg|Mux80~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux80~1_combout\ = (\BancoReg|Mux81~0_combout\ & ((\regTestEnd[0]~input_o\ & (\BancoReg|Mux80~0_combout\)) # (!\regTestEnd[0]~input_o\ & ((\BancoReg|ram[4][15]~q\))))) # (!\BancoReg|Mux81~0_combout\ & ((\BancoReg|Mux80~0_combout\) # 
-- ((\regTestEnd[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux80~0_combout\,
	datab => \BancoReg|Mux81~0_combout\,
	datac => \regTestEnd[0]~input_o\,
	datad => \BancoReg|ram[4][15]~q\,
	combout => \BancoReg|Mux80~1_combout\);

-- Location: LCCOMB_X52_Y44_N10
\BancoReg|Mux80~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux80~2_combout\ = (\BancoReg|Mux81~0_combout\ & (!\regTestEnd[1]~input_o\ & ((\BancoReg|Mux80~1_combout\)))) # (!\BancoReg|Mux81~0_combout\ & (!\BancoReg|Mux80~1_combout\ & ((\regTestEnd[1]~input_o\) # (\BancoReg|ram[0][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[1]~input_o\,
	datab => \BancoReg|Mux81~0_combout\,
	datac => \BancoReg|ram[0][15]~q\,
	datad => \BancoReg|Mux80~1_combout\,
	combout => \BancoReg|Mux80~2_combout\);

-- Location: LCCOMB_X52_Y41_N6
\BancoReg|Mux79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux79~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][16]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[3]~input_o\) # ((\regTestEnd[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[3]~input_o\,
	datab => \regTestEnd[4]~input_o\,
	datac => \BancoReg|ram[5][16]~q\,
	datad => \regTestEnd[0]~input_o\,
	combout => \BancoReg|Mux79~0_combout\);

-- Location: LCCOMB_X56_Y41_N12
\BancoReg|Mux79~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux79~1_combout\ = (\BancoReg|Mux81~0_combout\ & ((\regTestEnd[0]~input_o\ & (\BancoReg|Mux79~0_combout\)) # (!\regTestEnd[0]~input_o\ & ((\BancoReg|ram[4][16]~q\))))) # (!\BancoReg|Mux81~0_combout\ & ((\BancoReg|Mux79~0_combout\) # 
-- ((\regTestEnd[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux79~0_combout\,
	datab => \BancoReg|Mux81~0_combout\,
	datac => \BancoReg|ram[4][16]~q\,
	datad => \regTestEnd[0]~input_o\,
	combout => \BancoReg|Mux79~1_combout\);

-- Location: LCCOMB_X56_Y41_N14
\BancoReg|Mux79~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux79~2_combout\ = (\BancoReg|Mux81~0_combout\ & (!\regTestEnd[1]~input_o\ & (\BancoReg|Mux79~1_combout\))) # (!\BancoReg|Mux81~0_combout\ & (!\BancoReg|Mux79~1_combout\ & ((\regTestEnd[1]~input_o\) # (\BancoReg|ram[0][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[1]~input_o\,
	datab => \BancoReg|Mux81~0_combout\,
	datac => \BancoReg|Mux79~1_combout\,
	datad => \BancoReg|ram[0][16]~q\,
	combout => \BancoReg|Mux79~2_combout\);

-- Location: LCCOMB_X50_Y43_N16
\BancoReg|Mux78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux78~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][17]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[3]~input_o\) # ((\regTestEnd[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[3]~input_o\,
	datab => \regTestEnd[4]~input_o\,
	datac => \BancoReg|ram[5][17]~q\,
	datad => \regTestEnd[0]~input_o\,
	combout => \BancoReg|Mux78~0_combout\);

-- Location: LCCOMB_X50_Y43_N18
\BancoReg|Mux78~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux78~1_combout\ = (\BancoReg|Mux81~0_combout\ & ((\regTestEnd[0]~input_o\ & (\BancoReg|Mux78~0_combout\)) # (!\regTestEnd[0]~input_o\ & ((\BancoReg|ram[4][17]~q\))))) # (!\BancoReg|Mux81~0_combout\ & ((\BancoReg|Mux78~0_combout\) # 
-- ((\regTestEnd[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux81~0_combout\,
	datab => \BancoReg|Mux78~0_combout\,
	datac => \BancoReg|ram[4][17]~q\,
	datad => \regTestEnd[0]~input_o\,
	combout => \BancoReg|Mux78~1_combout\);

-- Location: LCCOMB_X50_Y43_N2
\BancoReg|Mux78~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux78~2_combout\ = (\BancoReg|Mux78~1_combout\ & (!\regTestEnd[1]~input_o\ & ((\BancoReg|Mux81~0_combout\)))) # (!\BancoReg|Mux78~1_combout\ & (!\BancoReg|Mux81~0_combout\ & ((\regTestEnd[1]~input_o\) # (\BancoReg|ram[0][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[1]~input_o\,
	datab => \BancoReg|Mux78~1_combout\,
	datac => \BancoReg|ram[0][17]~q\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux78~2_combout\);

-- Location: LCCOMB_X53_Y45_N8
\BancoReg|Mux77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux77~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][18]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[3]~input_o\) # ((\regTestEnd[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[0]~input_o\,
	datab => \regTestEnd[3]~input_o\,
	datac => \BancoReg|ram[5][18]~q\,
	datad => \regTestEnd[4]~input_o\,
	combout => \BancoReg|Mux77~0_combout\);

-- Location: LCCOMB_X53_Y45_N18
\BancoReg|Mux77~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux77~1_combout\ = (\BancoReg|Mux81~0_combout\ & ((\regTestEnd[0]~input_o\ & ((\BancoReg|Mux77~0_combout\))) # (!\regTestEnd[0]~input_o\ & (\BancoReg|ram[4][18]~q\)))) # (!\BancoReg|Mux81~0_combout\ & (((\BancoReg|Mux77~0_combout\) # 
-- (\regTestEnd[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[4][18]~q\,
	datab => \BancoReg|Mux77~0_combout\,
	datac => \BancoReg|Mux81~0_combout\,
	datad => \regTestEnd[0]~input_o\,
	combout => \BancoReg|Mux77~1_combout\);

-- Location: LCCOMB_X53_Y45_N12
\BancoReg|Mux77~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux77~2_combout\ = (\BancoReg|Mux77~1_combout\ & (!\regTestEnd[1]~input_o\ & (\BancoReg|Mux81~0_combout\))) # (!\BancoReg|Mux77~1_combout\ & (!\BancoReg|Mux81~0_combout\ & ((\regTestEnd[1]~input_o\) # (\BancoReg|ram[0][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[1]~input_o\,
	datab => \BancoReg|Mux77~1_combout\,
	datac => \BancoReg|Mux81~0_combout\,
	datad => \BancoReg|ram[0][18]~q\,
	combout => \BancoReg|Mux77~2_combout\);

-- Location: LCCOMB_X53_Y45_N16
\BancoReg|Mux76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux76~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][19]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[3]~input_o\) # ((\regTestEnd[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[0]~input_o\,
	datab => \regTestEnd[3]~input_o\,
	datac => \BancoReg|ram[5][19]~q\,
	datad => \regTestEnd[4]~input_o\,
	combout => \BancoReg|Mux76~0_combout\);

-- Location: LCCOMB_X52_Y44_N16
\BancoReg|Mux76~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux76~1_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|Mux76~0_combout\) # (!\BancoReg|Mux81~0_combout\)))) # (!\regTestEnd[0]~input_o\ & ((\BancoReg|Mux81~0_combout\ & (\BancoReg|ram[4][19]~q\)) # (!\BancoReg|Mux81~0_combout\ & 
-- ((\BancoReg|Mux76~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[0]~input_o\,
	datab => \BancoReg|ram[4][19]~q\,
	datac => \BancoReg|Mux76~0_combout\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux76~1_combout\);

-- Location: LCCOMB_X52_Y44_N2
\BancoReg|Mux76~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux76~2_combout\ = (\BancoReg|Mux76~1_combout\ & (!\regTestEnd[1]~input_o\ & ((\BancoReg|Mux81~0_combout\)))) # (!\BancoReg|Mux76~1_combout\ & (!\BancoReg|Mux81~0_combout\ & ((\regTestEnd[1]~input_o\) # (\BancoReg|ram[0][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[1]~input_o\,
	datab => \BancoReg|ram[0][19]~q\,
	datac => \BancoReg|Mux76~1_combout\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux76~2_combout\);

-- Location: LCCOMB_X52_Y39_N26
\BancoReg|Mux75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux75~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][20]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[4]~input_o\) # ((\regTestEnd[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[0]~input_o\,
	datab => \regTestEnd[4]~input_o\,
	datac => \BancoReg|ram[5][20]~q\,
	datad => \regTestEnd[3]~input_o\,
	combout => \BancoReg|Mux75~0_combout\);

-- Location: LCCOMB_X53_Y39_N24
\BancoReg|Mux75~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux75~1_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|Mux75~0_combout\) # (!\BancoReg|Mux81~0_combout\)))) # (!\regTestEnd[0]~input_o\ & ((\BancoReg|Mux81~0_combout\ & (\BancoReg|ram[4][20]~q\)) # (!\BancoReg|Mux81~0_combout\ & 
-- ((\BancoReg|Mux75~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[4][20]~q\,
	datab => \BancoReg|Mux75~0_combout\,
	datac => \regTestEnd[0]~input_o\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux75~1_combout\);

-- Location: LCCOMB_X53_Y39_N18
\BancoReg|Mux75~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux75~2_combout\ = (\BancoReg|Mux81~0_combout\ & (((!\regTestEnd[1]~input_o\ & \BancoReg|Mux75~1_combout\)))) # (!\BancoReg|Mux81~0_combout\ & (!\BancoReg|Mux75~1_combout\ & ((\BancoReg|ram[0][20]~q\) # (\regTestEnd[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][20]~q\,
	datab => \BancoReg|Mux81~0_combout\,
	datac => \regTestEnd[1]~input_o\,
	datad => \BancoReg|Mux75~1_combout\,
	combout => \BancoReg|Mux75~2_combout\);

-- Location: LCCOMB_X55_Y39_N20
\BancoReg|Mux74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux74~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][21]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[4]~input_o\) # ((\regTestEnd[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[4]~input_o\,
	datab => \regTestEnd[3]~input_o\,
	datac => \BancoReg|ram[5][21]~q\,
	datad => \regTestEnd[0]~input_o\,
	combout => \BancoReg|Mux74~0_combout\);

-- Location: LCCOMB_X54_Y39_N26
\BancoReg|Mux74~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux74~1_combout\ = (\BancoReg|Mux81~0_combout\ & ((\regTestEnd[0]~input_o\ & (\BancoReg|Mux74~0_combout\)) # (!\regTestEnd[0]~input_o\ & ((\BancoReg|ram[4][21]~q\))))) # (!\BancoReg|Mux81~0_combout\ & ((\BancoReg|Mux74~0_combout\) # 
-- ((\regTestEnd[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux74~0_combout\,
	datab => \BancoReg|Mux81~0_combout\,
	datac => \BancoReg|ram[4][21]~q\,
	datad => \regTestEnd[0]~input_o\,
	combout => \BancoReg|Mux74~1_combout\);

-- Location: LCCOMB_X54_Y39_N16
\BancoReg|Mux74~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux74~2_combout\ = (\BancoReg|Mux81~0_combout\ & (!\regTestEnd[1]~input_o\ & (\BancoReg|Mux74~1_combout\))) # (!\BancoReg|Mux81~0_combout\ & (!\BancoReg|Mux74~1_combout\ & ((\regTestEnd[1]~input_o\) # (\BancoReg|ram[0][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux81~0_combout\,
	datab => \regTestEnd[1]~input_o\,
	datac => \BancoReg|Mux74~1_combout\,
	datad => \BancoReg|ram[0][21]~q\,
	combout => \BancoReg|Mux74~2_combout\);

-- Location: LCCOMB_X55_Y39_N10
\BancoReg|Mux73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux73~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][22]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[4]~input_o\) # ((\regTestEnd[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[4]~input_o\,
	datab => \regTestEnd[3]~input_o\,
	datac => \BancoReg|ram[5][22]~q\,
	datad => \regTestEnd[0]~input_o\,
	combout => \BancoReg|Mux73~0_combout\);

-- Location: LCCOMB_X54_Y40_N10
\BancoReg|Mux73~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux73~1_combout\ = (\BancoReg|Mux81~0_combout\ & ((\regTestEnd[0]~input_o\ & (\BancoReg|Mux73~0_combout\)) # (!\regTestEnd[0]~input_o\ & ((\BancoReg|ram[4][22]~q\))))) # (!\BancoReg|Mux81~0_combout\ & ((\BancoReg|Mux73~0_combout\) # 
-- ((\regTestEnd[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux73~0_combout\,
	datab => \BancoReg|Mux81~0_combout\,
	datac => \BancoReg|ram[4][22]~q\,
	datad => \regTestEnd[0]~input_o\,
	combout => \BancoReg|Mux73~1_combout\);

-- Location: LCCOMB_X54_Y40_N28
\BancoReg|Mux73~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux73~2_combout\ = (\BancoReg|Mux81~0_combout\ & (!\regTestEnd[1]~input_o\ & ((\BancoReg|Mux73~1_combout\)))) # (!\BancoReg|Mux81~0_combout\ & (!\BancoReg|Mux73~1_combout\ & ((\regTestEnd[1]~input_o\) # (\BancoReg|ram[0][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[1]~input_o\,
	datab => \BancoReg|Mux81~0_combout\,
	datac => \BancoReg|ram[0][22]~q\,
	datad => \BancoReg|Mux73~1_combout\,
	combout => \BancoReg|Mux73~2_combout\);

-- Location: LCCOMB_X52_Y41_N12
\BancoReg|Mux72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux72~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][23]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[3]~input_o\) # ((\regTestEnd[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[3]~input_o\,
	datab => \regTestEnd[0]~input_o\,
	datac => \regTestEnd[4]~input_o\,
	datad => \BancoReg|ram[5][23]~q\,
	combout => \BancoReg|Mux72~0_combout\);

-- Location: LCCOMB_X52_Y41_N18
\BancoReg|Mux72~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux72~1_combout\ = (\regTestEnd[0]~input_o\ & ((\BancoReg|Mux72~0_combout\) # ((!\BancoReg|Mux81~0_combout\)))) # (!\regTestEnd[0]~input_o\ & ((\BancoReg|Mux81~0_combout\ & ((\BancoReg|ram[4][23]~q\))) # (!\BancoReg|Mux81~0_combout\ & 
-- (\BancoReg|Mux72~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux72~0_combout\,
	datab => \regTestEnd[0]~input_o\,
	datac => \BancoReg|Mux81~0_combout\,
	datad => \BancoReg|ram[4][23]~q\,
	combout => \BancoReg|Mux72~1_combout\);

-- Location: LCCOMB_X53_Y41_N8
\BancoReg|Mux72~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux72~2_combout\ = (\BancoReg|Mux72~1_combout\ & (!\regTestEnd[1]~input_o\ & ((\BancoReg|Mux81~0_combout\)))) # (!\BancoReg|Mux72~1_combout\ & (!\BancoReg|Mux81~0_combout\ & ((\regTestEnd[1]~input_o\) # (\BancoReg|ram[0][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[1]~input_o\,
	datab => \BancoReg|Mux72~1_combout\,
	datac => \BancoReg|ram[0][23]~q\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux72~2_combout\);

-- Location: LCCOMB_X55_Y39_N16
\BancoReg|Mux71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux71~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][24]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[4]~input_o\) # ((\regTestEnd[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[4]~input_o\,
	datab => \regTestEnd[3]~input_o\,
	datac => \BancoReg|ram[5][24]~q\,
	datad => \regTestEnd[0]~input_o\,
	combout => \BancoReg|Mux71~0_combout\);

-- Location: LCCOMB_X52_Y39_N28
\BancoReg|Mux71~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux71~1_combout\ = (\regTestEnd[0]~input_o\ & ((\BancoReg|Mux71~0_combout\) # ((!\BancoReg|Mux81~0_combout\)))) # (!\regTestEnd[0]~input_o\ & ((\BancoReg|Mux81~0_combout\ & ((\BancoReg|ram[4][24]~q\))) # (!\BancoReg|Mux81~0_combout\ & 
-- (\BancoReg|Mux71~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux71~0_combout\,
	datab => \BancoReg|ram[4][24]~q\,
	datac => \regTestEnd[0]~input_o\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux71~1_combout\);

-- Location: LCCOMB_X52_Y39_N18
\BancoReg|Mux71~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux71~2_combout\ = (\BancoReg|Mux71~1_combout\ & (((!\regTestEnd[1]~input_o\ & \BancoReg|Mux81~0_combout\)))) # (!\BancoReg|Mux71~1_combout\ & (!\BancoReg|Mux81~0_combout\ & ((\BancoReg|ram[0][24]~q\) # (\regTestEnd[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][24]~q\,
	datab => \BancoReg|Mux71~1_combout\,
	datac => \regTestEnd[1]~input_o\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux71~2_combout\);

-- Location: LCCOMB_X50_Y44_N24
\BancoReg|Mux70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux70~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][25]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[4]~input_o\) # ((\regTestEnd[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[0]~input_o\,
	datab => \regTestEnd[4]~input_o\,
	datac => \BancoReg|ram[5][25]~q\,
	datad => \regTestEnd[3]~input_o\,
	combout => \BancoReg|Mux70~0_combout\);

-- Location: LCCOMB_X50_Y44_N22
\BancoReg|Mux70~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux70~1_combout\ = (\BancoReg|Mux81~0_combout\ & ((\regTestEnd[0]~input_o\ & ((\BancoReg|Mux70~0_combout\))) # (!\regTestEnd[0]~input_o\ & (\BancoReg|ram[4][25]~q\)))) # (!\BancoReg|Mux81~0_combout\ & (((\regTestEnd[0]~input_o\) # 
-- (\BancoReg|Mux70~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux81~0_combout\,
	datab => \BancoReg|ram[4][25]~q\,
	datac => \regTestEnd[0]~input_o\,
	datad => \BancoReg|Mux70~0_combout\,
	combout => \BancoReg|Mux70~1_combout\);

-- Location: LCCOMB_X50_Y44_N0
\BancoReg|Mux70~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux70~2_combout\ = (\BancoReg|Mux81~0_combout\ & (!\regTestEnd[1]~input_o\ & ((\BancoReg|Mux70~1_combout\)))) # (!\BancoReg|Mux81~0_combout\ & (!\BancoReg|Mux70~1_combout\ & ((\regTestEnd[1]~input_o\) # (\BancoReg|ram[0][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux81~0_combout\,
	datab => \regTestEnd[1]~input_o\,
	datac => \BancoReg|ram[0][25]~q\,
	datad => \BancoReg|Mux70~1_combout\,
	combout => \BancoReg|Mux70~2_combout\);

-- Location: LCCOMB_X55_Y45_N16
\BancoReg|Mux69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux69~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][26]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[4]~input_o\) # ((\regTestEnd[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[0]~input_o\,
	datab => \regTestEnd[4]~input_o\,
	datac => \regTestEnd[3]~input_o\,
	datad => \BancoReg|ram[5][26]~q\,
	combout => \BancoReg|Mux69~0_combout\);

-- Location: LCCOMB_X50_Y44_N30
\BancoReg|Mux69~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux69~1_combout\ = (\regTestEnd[0]~input_o\ & ((\BancoReg|Mux69~0_combout\) # ((!\BancoReg|Mux81~0_combout\)))) # (!\regTestEnd[0]~input_o\ & ((\BancoReg|Mux81~0_combout\ & ((\BancoReg|ram[4][26]~q\))) # (!\BancoReg|Mux81~0_combout\ & 
-- (\BancoReg|Mux69~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[0]~input_o\,
	datab => \BancoReg|Mux69~0_combout\,
	datac => \BancoReg|Mux81~0_combout\,
	datad => \BancoReg|ram[4][26]~q\,
	combout => \BancoReg|Mux69~1_combout\);

-- Location: LCCOMB_X50_Y44_N16
\BancoReg|Mux69~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux69~2_combout\ = (\BancoReg|Mux69~1_combout\ & (((\BancoReg|Mux81~0_combout\ & !\regTestEnd[1]~input_o\)))) # (!\BancoReg|Mux69~1_combout\ & (!\BancoReg|Mux81~0_combout\ & ((\BancoReg|ram[0][26]~q\) # (\regTestEnd[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux69~1_combout\,
	datab => \BancoReg|ram[0][26]~q\,
	datac => \BancoReg|Mux81~0_combout\,
	datad => \regTestEnd[1]~input_o\,
	combout => \BancoReg|Mux69~2_combout\);

-- Location: LCCOMB_X53_Y45_N4
\BancoReg|Mux68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux68~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][27]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[3]~input_o\) # ((\regTestEnd[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[0]~input_o\,
	datab => \regTestEnd[3]~input_o\,
	datac => \BancoReg|ram[5][27]~q\,
	datad => \regTestEnd[4]~input_o\,
	combout => \BancoReg|Mux68~0_combout\);

-- Location: LCCOMB_X52_Y45_N2
\BancoReg|Mux68~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux68~1_combout\ = (\regTestEnd[0]~input_o\ & ((\BancoReg|Mux68~0_combout\) # ((!\BancoReg|Mux81~0_combout\)))) # (!\regTestEnd[0]~input_o\ & ((\BancoReg|Mux81~0_combout\ & ((\BancoReg|ram[4][27]~q\))) # (!\BancoReg|Mux81~0_combout\ & 
-- (\BancoReg|Mux68~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux68~0_combout\,
	datab => \regTestEnd[0]~input_o\,
	datac => \BancoReg|ram[4][27]~q\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux68~1_combout\);

-- Location: LCCOMB_X52_Y45_N0
\BancoReg|Mux68~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux68~2_combout\ = (\BancoReg|Mux68~1_combout\ & (((!\regTestEnd[1]~input_o\ & \BancoReg|Mux81~0_combout\)))) # (!\BancoReg|Mux68~1_combout\ & (!\BancoReg|Mux81~0_combout\ & ((\BancoReg|ram[0][27]~q\) # (\regTestEnd[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][27]~q\,
	datab => \BancoReg|Mux68~1_combout\,
	datac => \regTestEnd[1]~input_o\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux68~2_combout\);

-- Location: LCCOMB_X52_Y44_N8
\BancoReg|Mux67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux67~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][28]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[4]~input_o\) # ((\regTestEnd[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[0]~input_o\,
	datab => \regTestEnd[4]~input_o\,
	datac => \regTestEnd[3]~input_o\,
	datad => \BancoReg|ram[5][28]~q\,
	combout => \BancoReg|Mux67~0_combout\);

-- Location: LCCOMB_X52_Y44_N26
\BancoReg|Mux67~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux67~1_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|Mux67~0_combout\)) # (!\BancoReg|Mux81~0_combout\))) # (!\regTestEnd[0]~input_o\ & ((\BancoReg|Mux81~0_combout\ & ((\BancoReg|ram[4][28]~q\))) # (!\BancoReg|Mux81~0_combout\ & 
-- (\BancoReg|Mux67~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[0]~input_o\,
	datab => \BancoReg|Mux81~0_combout\,
	datac => \BancoReg|Mux67~0_combout\,
	datad => \BancoReg|ram[4][28]~q\,
	combout => \BancoReg|Mux67~1_combout\);

-- Location: LCCOMB_X52_Y44_N20
\BancoReg|Mux67~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux67~2_combout\ = (\BancoReg|Mux67~1_combout\ & (\BancoReg|Mux81~0_combout\ & ((!\regTestEnd[1]~input_o\)))) # (!\BancoReg|Mux67~1_combout\ & (!\BancoReg|Mux81~0_combout\ & ((\BancoReg|ram[0][28]~q\) # (\regTestEnd[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux67~1_combout\,
	datab => \BancoReg|Mux81~0_combout\,
	datac => \BancoReg|ram[0][28]~q\,
	datad => \regTestEnd[1]~input_o\,
	combout => \BancoReg|Mux67~2_combout\);

-- Location: LCCOMB_X50_Y45_N26
\BancoReg|Mux66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux66~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][29]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[3]~input_o\) # ((\regTestEnd[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[0]~input_o\,
	datab => \regTestEnd[3]~input_o\,
	datac => \BancoReg|ram[5][29]~q\,
	datad => \regTestEnd[4]~input_o\,
	combout => \BancoReg|Mux66~0_combout\);

-- Location: LCCOMB_X52_Y41_N20
\BancoReg|Mux66~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux66~1_combout\ = (\BancoReg|Mux81~0_combout\ & ((\regTestEnd[0]~input_o\ & (\BancoReg|Mux66~0_combout\)) # (!\regTestEnd[0]~input_o\ & ((\BancoReg|ram[4][29]~q\))))) # (!\BancoReg|Mux81~0_combout\ & ((\BancoReg|Mux66~0_combout\) # 
-- ((\regTestEnd[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|Mux66~0_combout\,
	datab => \BancoReg|ram[4][29]~q\,
	datac => \BancoReg|Mux81~0_combout\,
	datad => \regTestEnd[0]~input_o\,
	combout => \BancoReg|Mux66~1_combout\);

-- Location: LCCOMB_X52_Y41_N26
\BancoReg|Mux66~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux66~2_combout\ = (\BancoReg|Mux81~0_combout\ & (((!\regTestEnd[1]~input_o\ & \BancoReg|Mux66~1_combout\)))) # (!\BancoReg|Mux81~0_combout\ & (!\BancoReg|Mux66~1_combout\ & ((\BancoReg|ram[0][29]~q\) # (\regTestEnd[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][29]~q\,
	datab => \BancoReg|Mux81~0_combout\,
	datac => \regTestEnd[1]~input_o\,
	datad => \BancoReg|Mux66~1_combout\,
	combout => \BancoReg|Mux66~2_combout\);

-- Location: LCCOMB_X53_Y41_N20
\BancoReg|Mux65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux65~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][30]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[4]~input_o\) # ((\regTestEnd[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[0]~input_o\,
	datab => \regTestEnd[4]~input_o\,
	datac => \BancoReg|ram[5][30]~q\,
	datad => \regTestEnd[3]~input_o\,
	combout => \BancoReg|Mux65~0_combout\);

-- Location: LCCOMB_X52_Y41_N4
\BancoReg|Mux65~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux65~1_combout\ = (\BancoReg|Mux81~0_combout\ & ((\regTestEnd[0]~input_o\ & ((\BancoReg|Mux65~0_combout\))) # (!\regTestEnd[0]~input_o\ & (\BancoReg|ram[4][30]~q\)))) # (!\BancoReg|Mux81~0_combout\ & (((\BancoReg|Mux65~0_combout\) # 
-- (\regTestEnd[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[4][30]~q\,
	datab => \BancoReg|Mux81~0_combout\,
	datac => \BancoReg|Mux65~0_combout\,
	datad => \regTestEnd[0]~input_o\,
	combout => \BancoReg|Mux65~1_combout\);

-- Location: LCCOMB_X53_Y41_N10
\BancoReg|Mux65~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux65~2_combout\ = (\BancoReg|Mux81~0_combout\ & (((\BancoReg|Mux65~1_combout\ & !\regTestEnd[1]~input_o\)))) # (!\BancoReg|Mux81~0_combout\ & (!\BancoReg|Mux65~1_combout\ & ((\BancoReg|ram[0][30]~q\) # (\regTestEnd[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][30]~q\,
	datab => \BancoReg|Mux81~0_combout\,
	datac => \BancoReg|Mux65~1_combout\,
	datad => \regTestEnd[1]~input_o\,
	combout => \BancoReg|Mux65~2_combout\);

-- Location: LCCOMB_X52_Y45_N20
\BancoReg|Mux64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux64~0_combout\ = (\regTestEnd[0]~input_o\ & (((\BancoReg|ram[5][31]~q\)))) # (!\regTestEnd[0]~input_o\ & ((\regTestEnd[3]~input_o\) # ((\regTestEnd[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[3]~input_o\,
	datab => \regTestEnd[4]~input_o\,
	datac => \BancoReg|ram[5][31]~q\,
	datad => \regTestEnd[0]~input_o\,
	combout => \BancoReg|Mux64~0_combout\);

-- Location: LCCOMB_X52_Y45_N18
\BancoReg|Mux64~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux64~1_combout\ = (\regTestEnd[0]~input_o\ & ((\BancoReg|Mux64~0_combout\) # ((!\BancoReg|Mux81~0_combout\)))) # (!\regTestEnd[0]~input_o\ & ((\BancoReg|Mux81~0_combout\ & ((\BancoReg|ram[4][31]~q\))) # (!\BancoReg|Mux81~0_combout\ & 
-- (\BancoReg|Mux64~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regTestEnd[0]~input_o\,
	datab => \BancoReg|Mux64~0_combout\,
	datac => \BancoReg|ram[4][31]~q\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux64~1_combout\);

-- Location: LCCOMB_X52_Y45_N12
\BancoReg|Mux64~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BancoReg|Mux64~2_combout\ = (\BancoReg|Mux64~1_combout\ & (((!\regTestEnd[1]~input_o\ & \BancoReg|Mux81~0_combout\)))) # (!\BancoReg|Mux64~1_combout\ & (!\BancoReg|Mux81~0_combout\ & ((\BancoReg|ram[0][31]~q\) # (\regTestEnd[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoReg|ram[0][31]~q\,
	datab => \BancoReg|Mux64~1_combout\,
	datac => \regTestEnd[1]~input_o\,
	datad => \BancoReg|Mux81~0_combout\,
	combout => \BancoReg|Mux64~2_combout\);

-- Location: LCCOMB_X45_Y43_N20
\InstMem|ram~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \InstMem|ram~39_combout\ = (!\PC|DOUT\(1) & \InstMem|ram~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PC|DOUT\(1),
	datad => \InstMem|ram~38_combout\,
	combout => \InstMem|ram~39_combout\);

-- Location: LCCOMB_X55_Y41_N10
\PC|DOUT[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[5]~42_combout\ = (\PC|DOUT\(5) & (!\PC|DOUT[4]~41\)) # (!\PC|DOUT\(5) & ((\PC|DOUT[4]~41\) # (GND)))
-- \PC|DOUT[5]~43\ = CARRY((!\PC|DOUT[4]~41\) # (!\PC|DOUT\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(5),
	datad => VCC,
	cin => \PC|DOUT[4]~41\,
	combout => \PC|DOUT[5]~42_combout\,
	cout => \PC|DOUT[5]~43\);

-- Location: FF_X55_Y41_N1
\PC|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \PC|DOUT[5]~42_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(5));

-- Location: LCCOMB_X55_Y41_N12
\PC|DOUT[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[6]~44_combout\ = (\PC|DOUT\(6) & (\PC|DOUT[5]~43\ $ (GND))) # (!\PC|DOUT\(6) & (!\PC|DOUT[5]~43\ & VCC))
-- \PC|DOUT[6]~45\ = CARRY((\PC|DOUT\(6) & !\PC|DOUT[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(6),
	datad => VCC,
	cin => \PC|DOUT[5]~43\,
	combout => \PC|DOUT[6]~44_combout\,
	cout => \PC|DOUT[6]~45\);

-- Location: FF_X55_Y41_N13
\PC|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(6));

-- Location: LCCOMB_X55_Y41_N14
\PC|DOUT[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[7]~46_combout\ = (\PC|DOUT\(7) & (!\PC|DOUT[6]~45\)) # (!\PC|DOUT\(7) & ((\PC|DOUT[6]~45\) # (GND)))
-- \PC|DOUT[7]~47\ = CARRY((!\PC|DOUT[6]~45\) # (!\PC|DOUT\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(7),
	datad => VCC,
	cin => \PC|DOUT[6]~45\,
	combout => \PC|DOUT[7]~46_combout\,
	cout => \PC|DOUT[7]~47\);

-- Location: FF_X55_Y41_N15
\PC|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[7]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(7));

-- Location: LCCOMB_X55_Y41_N16
\PC|DOUT[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[8]~48_combout\ = (\PC|DOUT\(8) & (\PC|DOUT[7]~47\ $ (GND))) # (!\PC|DOUT\(8) & (!\PC|DOUT[7]~47\ & VCC))
-- \PC|DOUT[8]~49\ = CARRY((\PC|DOUT\(8) & !\PC|DOUT[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(8),
	datad => VCC,
	cin => \PC|DOUT[7]~47\,
	combout => \PC|DOUT[8]~48_combout\,
	cout => \PC|DOUT[8]~49\);

-- Location: FF_X55_Y41_N17
\PC|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[8]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(8));

-- Location: LCCOMB_X55_Y41_N18
\PC|DOUT[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[9]~50_combout\ = (\PC|DOUT\(9) & (!\PC|DOUT[8]~49\)) # (!\PC|DOUT\(9) & ((\PC|DOUT[8]~49\) # (GND)))
-- \PC|DOUT[9]~51\ = CARRY((!\PC|DOUT[8]~49\) # (!\PC|DOUT\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(9),
	datad => VCC,
	cin => \PC|DOUT[8]~49\,
	combout => \PC|DOUT[9]~50_combout\,
	cout => \PC|DOUT[9]~51\);

-- Location: FF_X55_Y41_N19
\PC|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[9]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(9));

-- Location: LCCOMB_X55_Y41_N20
\PC|DOUT[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[10]~52_combout\ = (\PC|DOUT\(10) & (\PC|DOUT[9]~51\ $ (GND))) # (!\PC|DOUT\(10) & (!\PC|DOUT[9]~51\ & VCC))
-- \PC|DOUT[10]~53\ = CARRY((\PC|DOUT\(10) & !\PC|DOUT[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(10),
	datad => VCC,
	cin => \PC|DOUT[9]~51\,
	combout => \PC|DOUT[10]~52_combout\,
	cout => \PC|DOUT[10]~53\);

-- Location: FF_X55_Y41_N21
\PC|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[10]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(10));

-- Location: LCCOMB_X55_Y41_N22
\PC|DOUT[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[11]~54_combout\ = (\PC|DOUT\(11) & (!\PC|DOUT[10]~53\)) # (!\PC|DOUT\(11) & ((\PC|DOUT[10]~53\) # (GND)))
-- \PC|DOUT[11]~55\ = CARRY((!\PC|DOUT[10]~53\) # (!\PC|DOUT\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(11),
	datad => VCC,
	cin => \PC|DOUT[10]~53\,
	combout => \PC|DOUT[11]~54_combout\,
	cout => \PC|DOUT[11]~55\);

-- Location: FF_X55_Y41_N23
\PC|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[11]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(11));

-- Location: LCCOMB_X55_Y41_N24
\PC|DOUT[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[12]~56_combout\ = (\PC|DOUT\(12) & (\PC|DOUT[11]~55\ $ (GND))) # (!\PC|DOUT\(12) & (!\PC|DOUT[11]~55\ & VCC))
-- \PC|DOUT[12]~57\ = CARRY((\PC|DOUT\(12) & !\PC|DOUT[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(12),
	datad => VCC,
	cin => \PC|DOUT[11]~55\,
	combout => \PC|DOUT[12]~56_combout\,
	cout => \PC|DOUT[12]~57\);

-- Location: FF_X55_Y41_N25
\PC|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[12]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(12));

-- Location: LCCOMB_X55_Y41_N26
\PC|DOUT[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[13]~58_combout\ = (\PC|DOUT\(13) & (!\PC|DOUT[12]~57\)) # (!\PC|DOUT\(13) & ((\PC|DOUT[12]~57\) # (GND)))
-- \PC|DOUT[13]~59\ = CARRY((!\PC|DOUT[12]~57\) # (!\PC|DOUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(13),
	datad => VCC,
	cin => \PC|DOUT[12]~57\,
	combout => \PC|DOUT[13]~58_combout\,
	cout => \PC|DOUT[13]~59\);

-- Location: FF_X55_Y41_N27
\PC|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[13]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(13));

-- Location: LCCOMB_X55_Y41_N28
\PC|DOUT[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[14]~60_combout\ = (\PC|DOUT\(14) & (\PC|DOUT[13]~59\ $ (GND))) # (!\PC|DOUT\(14) & (!\PC|DOUT[13]~59\ & VCC))
-- \PC|DOUT[14]~61\ = CARRY((\PC|DOUT\(14) & !\PC|DOUT[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(14),
	datad => VCC,
	cin => \PC|DOUT[13]~59\,
	combout => \PC|DOUT[14]~60_combout\,
	cout => \PC|DOUT[14]~61\);

-- Location: FF_X55_Y41_N29
\PC|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[14]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(14));

-- Location: LCCOMB_X55_Y41_N30
\PC|DOUT[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[15]~62_combout\ = (\PC|DOUT\(15) & (!\PC|DOUT[14]~61\)) # (!\PC|DOUT\(15) & ((\PC|DOUT[14]~61\) # (GND)))
-- \PC|DOUT[15]~63\ = CARRY((!\PC|DOUT[14]~61\) # (!\PC|DOUT\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(15),
	datad => VCC,
	cin => \PC|DOUT[14]~61\,
	combout => \PC|DOUT[15]~62_combout\,
	cout => \PC|DOUT[15]~63\);

-- Location: FF_X55_Y41_N31
\PC|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[15]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(15));

-- Location: LCCOMB_X55_Y40_N0
\PC|DOUT[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[16]~64_combout\ = (\PC|DOUT\(16) & (\PC|DOUT[15]~63\ $ (GND))) # (!\PC|DOUT\(16) & (!\PC|DOUT[15]~63\ & VCC))
-- \PC|DOUT[16]~65\ = CARRY((\PC|DOUT\(16) & !\PC|DOUT[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(16),
	datad => VCC,
	cin => \PC|DOUT[15]~63\,
	combout => \PC|DOUT[16]~64_combout\,
	cout => \PC|DOUT[16]~65\);

-- Location: FF_X55_Y40_N1
\PC|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[16]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(16));

-- Location: LCCOMB_X55_Y40_N2
\PC|DOUT[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[17]~66_combout\ = (\PC|DOUT\(17) & (!\PC|DOUT[16]~65\)) # (!\PC|DOUT\(17) & ((\PC|DOUT[16]~65\) # (GND)))
-- \PC|DOUT[17]~67\ = CARRY((!\PC|DOUT[16]~65\) # (!\PC|DOUT\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(17),
	datad => VCC,
	cin => \PC|DOUT[16]~65\,
	combout => \PC|DOUT[17]~66_combout\,
	cout => \PC|DOUT[17]~67\);

-- Location: FF_X55_Y40_N3
\PC|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[17]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(17));

-- Location: LCCOMB_X55_Y40_N4
\PC|DOUT[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[18]~68_combout\ = (\PC|DOUT\(18) & (\PC|DOUT[17]~67\ $ (GND))) # (!\PC|DOUT\(18) & (!\PC|DOUT[17]~67\ & VCC))
-- \PC|DOUT[18]~69\ = CARRY((\PC|DOUT\(18) & !\PC|DOUT[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(18),
	datad => VCC,
	cin => \PC|DOUT[17]~67\,
	combout => \PC|DOUT[18]~68_combout\,
	cout => \PC|DOUT[18]~69\);

-- Location: FF_X55_Y40_N5
\PC|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[18]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(18));

-- Location: LCCOMB_X55_Y40_N6
\PC|DOUT[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[19]~70_combout\ = (\PC|DOUT\(19) & (!\PC|DOUT[18]~69\)) # (!\PC|DOUT\(19) & ((\PC|DOUT[18]~69\) # (GND)))
-- \PC|DOUT[19]~71\ = CARRY((!\PC|DOUT[18]~69\) # (!\PC|DOUT\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(19),
	datad => VCC,
	cin => \PC|DOUT[18]~69\,
	combout => \PC|DOUT[19]~70_combout\,
	cout => \PC|DOUT[19]~71\);

-- Location: FF_X55_Y40_N7
\PC|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[19]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(19));

-- Location: LCCOMB_X55_Y40_N8
\PC|DOUT[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[20]~72_combout\ = (\PC|DOUT\(20) & (\PC|DOUT[19]~71\ $ (GND))) # (!\PC|DOUT\(20) & (!\PC|DOUT[19]~71\ & VCC))
-- \PC|DOUT[20]~73\ = CARRY((\PC|DOUT\(20) & !\PC|DOUT[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(20),
	datad => VCC,
	cin => \PC|DOUT[19]~71\,
	combout => \PC|DOUT[20]~72_combout\,
	cout => \PC|DOUT[20]~73\);

-- Location: FF_X55_Y40_N9
\PC|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[20]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(20));

-- Location: LCCOMB_X55_Y40_N10
\PC|DOUT[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[21]~74_combout\ = (\PC|DOUT\(21) & (!\PC|DOUT[20]~73\)) # (!\PC|DOUT\(21) & ((\PC|DOUT[20]~73\) # (GND)))
-- \PC|DOUT[21]~75\ = CARRY((!\PC|DOUT[20]~73\) # (!\PC|DOUT\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(21),
	datad => VCC,
	cin => \PC|DOUT[20]~73\,
	combout => \PC|DOUT[21]~74_combout\,
	cout => \PC|DOUT[21]~75\);

-- Location: FF_X55_Y40_N11
\PC|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[21]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(21));

-- Location: LCCOMB_X55_Y40_N12
\PC|DOUT[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[22]~76_combout\ = (\PC|DOUT\(22) & (\PC|DOUT[21]~75\ $ (GND))) # (!\PC|DOUT\(22) & (!\PC|DOUT[21]~75\ & VCC))
-- \PC|DOUT[22]~77\ = CARRY((\PC|DOUT\(22) & !\PC|DOUT[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(22),
	datad => VCC,
	cin => \PC|DOUT[21]~75\,
	combout => \PC|DOUT[22]~76_combout\,
	cout => \PC|DOUT[22]~77\);

-- Location: FF_X55_Y40_N13
\PC|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[22]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(22));

-- Location: LCCOMB_X55_Y40_N14
\PC|DOUT[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[23]~78_combout\ = (\PC|DOUT\(23) & (!\PC|DOUT[22]~77\)) # (!\PC|DOUT\(23) & ((\PC|DOUT[22]~77\) # (GND)))
-- \PC|DOUT[23]~79\ = CARRY((!\PC|DOUT[22]~77\) # (!\PC|DOUT\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(23),
	datad => VCC,
	cin => \PC|DOUT[22]~77\,
	combout => \PC|DOUT[23]~78_combout\,
	cout => \PC|DOUT[23]~79\);

-- Location: FF_X55_Y40_N15
\PC|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[23]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(23));

-- Location: LCCOMB_X55_Y40_N16
\PC|DOUT[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[24]~80_combout\ = (\PC|DOUT\(24) & (\PC|DOUT[23]~79\ $ (GND))) # (!\PC|DOUT\(24) & (!\PC|DOUT[23]~79\ & VCC))
-- \PC|DOUT[24]~81\ = CARRY((\PC|DOUT\(24) & !\PC|DOUT[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(24),
	datad => VCC,
	cin => \PC|DOUT[23]~79\,
	combout => \PC|DOUT[24]~80_combout\,
	cout => \PC|DOUT[24]~81\);

-- Location: FF_X55_Y40_N17
\PC|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[24]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(24));

-- Location: LCCOMB_X55_Y40_N18
\PC|DOUT[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[25]~82_combout\ = (\PC|DOUT\(25) & (!\PC|DOUT[24]~81\)) # (!\PC|DOUT\(25) & ((\PC|DOUT[24]~81\) # (GND)))
-- \PC|DOUT[25]~83\ = CARRY((!\PC|DOUT[24]~81\) # (!\PC|DOUT\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(25),
	datad => VCC,
	cin => \PC|DOUT[24]~81\,
	combout => \PC|DOUT[25]~82_combout\,
	cout => \PC|DOUT[25]~83\);

-- Location: FF_X55_Y40_N19
\PC|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[25]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(25));

-- Location: LCCOMB_X55_Y40_N20
\PC|DOUT[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[26]~84_combout\ = (\PC|DOUT\(26) & (\PC|DOUT[25]~83\ $ (GND))) # (!\PC|DOUT\(26) & (!\PC|DOUT[25]~83\ & VCC))
-- \PC|DOUT[26]~85\ = CARRY((\PC|DOUT\(26) & !\PC|DOUT[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(26),
	datad => VCC,
	cin => \PC|DOUT[25]~83\,
	combout => \PC|DOUT[26]~84_combout\,
	cout => \PC|DOUT[26]~85\);

-- Location: FF_X55_Y40_N21
\PC|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[26]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(26));

-- Location: LCCOMB_X55_Y40_N22
\PC|DOUT[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[27]~86_combout\ = (\PC|DOUT\(27) & (!\PC|DOUT[26]~85\)) # (!\PC|DOUT\(27) & ((\PC|DOUT[26]~85\) # (GND)))
-- \PC|DOUT[27]~87\ = CARRY((!\PC|DOUT[26]~85\) # (!\PC|DOUT\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(27),
	datad => VCC,
	cin => \PC|DOUT[26]~85\,
	combout => \PC|DOUT[27]~86_combout\,
	cout => \PC|DOUT[27]~87\);

-- Location: FF_X55_Y40_N23
\PC|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[27]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(27));

-- Location: LCCOMB_X55_Y40_N24
\PC|DOUT[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[28]~88_combout\ = (\PC|DOUT\(28) & (\PC|DOUT[27]~87\ $ (GND))) # (!\PC|DOUT\(28) & (!\PC|DOUT[27]~87\ & VCC))
-- \PC|DOUT[28]~89\ = CARRY((\PC|DOUT\(28) & !\PC|DOUT[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(28),
	datad => VCC,
	cin => \PC|DOUT[27]~87\,
	combout => \PC|DOUT[28]~88_combout\,
	cout => \PC|DOUT[28]~89\);

-- Location: FF_X55_Y40_N25
\PC|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[28]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(28));

-- Location: LCCOMB_X55_Y40_N26
\PC|DOUT[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[29]~90_combout\ = (\PC|DOUT\(29) & (!\PC|DOUT[28]~89\)) # (!\PC|DOUT\(29) & ((\PC|DOUT[28]~89\) # (GND)))
-- \PC|DOUT[29]~91\ = CARRY((!\PC|DOUT[28]~89\) # (!\PC|DOUT\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(29),
	datad => VCC,
	cin => \PC|DOUT[28]~89\,
	combout => \PC|DOUT[29]~90_combout\,
	cout => \PC|DOUT[29]~91\);

-- Location: FF_X55_Y40_N27
\PC|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[29]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(29));

-- Location: LCCOMB_X55_Y40_N28
\PC|DOUT[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[30]~92_combout\ = (\PC|DOUT\(30) & (\PC|DOUT[29]~91\ $ (GND))) # (!\PC|DOUT\(30) & (!\PC|DOUT[29]~91\ & VCC))
-- \PC|DOUT[30]~93\ = CARRY((\PC|DOUT\(30) & !\PC|DOUT[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(30),
	datad => VCC,
	cin => \PC|DOUT[29]~91\,
	combout => \PC|DOUT[30]~92_combout\,
	cout => \PC|DOUT[30]~93\);

-- Location: FF_X55_Y40_N29
\PC|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[30]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(30));

-- Location: LCCOMB_X55_Y40_N30
\PC|DOUT[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[31]~94_combout\ = \PC|DOUT\(31) $ (\PC|DOUT[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(31),
	cin => \PC|DOUT[30]~93\,
	combout => \PC|DOUT[31]~94_combout\);

-- Location: FF_X55_Y40_N31
\PC|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|DOUT[31]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(31));

-- Location: LCCOMB_X50_Y43_N22
\muxRtImm|C[0]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRtImm|C[0]~116_combout\ = (\PC|DOUT\(4) & (((\BancoReg|Mux63~1_combout\)))) # (!\PC|DOUT\(4) & ((\InstMem|ram~43_combout\ & (\InstMem|ram~45_combout\)) # (!\InstMem|ram~43_combout\ & ((\BancoReg|Mux63~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstMem|ram~45_combout\,
	datab => \BancoReg|Mux63~1_combout\,
	datac => \PC|DOUT\(4),
	datad => \InstMem|ram~43_combout\,
	combout => \muxRtImm|C[0]~116_combout\);

ww_regTestOut(0) <= \regTestOut[0]~output_o\;

ww_regTestOut(1) <= \regTestOut[1]~output_o\;

ww_regTestOut(2) <= \regTestOut[2]~output_o\;

ww_regTestOut(3) <= \regTestOut[3]~output_o\;

ww_regTestOut(4) <= \regTestOut[4]~output_o\;

ww_regTestOut(5) <= \regTestOut[5]~output_o\;

ww_regTestOut(6) <= \regTestOut[6]~output_o\;

ww_regTestOut(7) <= \regTestOut[7]~output_o\;

ww_regTestOut(8) <= \regTestOut[8]~output_o\;

ww_regTestOut(9) <= \regTestOut[9]~output_o\;

ww_regTestOut(10) <= \regTestOut[10]~output_o\;

ww_regTestOut(11) <= \regTestOut[11]~output_o\;

ww_regTestOut(12) <= \regTestOut[12]~output_o\;

ww_regTestOut(13) <= \regTestOut[13]~output_o\;

ww_regTestOut(14) <= \regTestOut[14]~output_o\;

ww_regTestOut(15) <= \regTestOut[15]~output_o\;

ww_regTestOut(16) <= \regTestOut[16]~output_o\;

ww_regTestOut(17) <= \regTestOut[17]~output_o\;

ww_regTestOut(18) <= \regTestOut[18]~output_o\;

ww_regTestOut(19) <= \regTestOut[19]~output_o\;

ww_regTestOut(20) <= \regTestOut[20]~output_o\;

ww_regTestOut(21) <= \regTestOut[21]~output_o\;

ww_regTestOut(22) <= \regTestOut[22]~output_o\;

ww_regTestOut(23) <= \regTestOut[23]~output_o\;

ww_regTestOut(24) <= \regTestOut[24]~output_o\;

ww_regTestOut(25) <= \regTestOut[25]~output_o\;

ww_regTestOut(26) <= \regTestOut[26]~output_o\;

ww_regTestOut(27) <= \regTestOut[27]~output_o\;

ww_regTestOut(28) <= \regTestOut[28]~output_o\;

ww_regTestOut(29) <= \regTestOut[29]~output_o\;

ww_regTestOut(30) <= \regTestOut[30]~output_o\;

ww_regTestOut(31) <= \regTestOut[31]~output_o\;

ww_instRsOut(0) <= \instRsOut[0]~output_o\;

ww_instRsOut(1) <= \instRsOut[1]~output_o\;

ww_instRsOut(2) <= \instRsOut[2]~output_o\;

ww_instRsOut(3) <= \instRsOut[3]~output_o\;

ww_instRsOut(4) <= \instRsOut[4]~output_o\;

ww_instRtOut(0) <= \instRtOut[0]~output_o\;

ww_instRtOut(1) <= \instRtOut[1]~output_o\;

ww_instRtOut(2) <= \instRtOut[2]~output_o\;

ww_instRtOut(3) <= \instRtOut[3]~output_o\;

ww_instRtOut(4) <= \instRtOut[4]~output_o\;

ww_instRdOut(0) <= \instRdOut[0]~output_o\;

ww_instRdOut(1) <= \instRdOut[1]~output_o\;

ww_instRdOut(2) <= \instRdOut[2]~output_o\;

ww_instRdOut(3) <= \instRdOut[3]~output_o\;

ww_instRdOut(4) <= \instRdOut[4]~output_o\;

ww_readData1Out(0) <= \readData1Out[0]~output_o\;

ww_readData1Out(1) <= \readData1Out[1]~output_o\;

ww_readData1Out(2) <= \readData1Out[2]~output_o\;

ww_readData1Out(3) <= \readData1Out[3]~output_o\;

ww_readData1Out(4) <= \readData1Out[4]~output_o\;

ww_readData1Out(5) <= \readData1Out[5]~output_o\;

ww_readData1Out(6) <= \readData1Out[6]~output_o\;

ww_readData1Out(7) <= \readData1Out[7]~output_o\;

ww_readData1Out(8) <= \readData1Out[8]~output_o\;

ww_readData1Out(9) <= \readData1Out[9]~output_o\;

ww_readData1Out(10) <= \readData1Out[10]~output_o\;

ww_readData1Out(11) <= \readData1Out[11]~output_o\;

ww_readData1Out(12) <= \readData1Out[12]~output_o\;

ww_readData1Out(13) <= \readData1Out[13]~output_o\;

ww_readData1Out(14) <= \readData1Out[14]~output_o\;

ww_readData1Out(15) <= \readData1Out[15]~output_o\;

ww_readData1Out(16) <= \readData1Out[16]~output_o\;

ww_readData1Out(17) <= \readData1Out[17]~output_o\;

ww_readData1Out(18) <= \readData1Out[18]~output_o\;

ww_readData1Out(19) <= \readData1Out[19]~output_o\;

ww_readData1Out(20) <= \readData1Out[20]~output_o\;

ww_readData1Out(21) <= \readData1Out[21]~output_o\;

ww_readData1Out(22) <= \readData1Out[22]~output_o\;

ww_readData1Out(23) <= \readData1Out[23]~output_o\;

ww_readData1Out(24) <= \readData1Out[24]~output_o\;

ww_readData1Out(25) <= \readData1Out[25]~output_o\;

ww_readData1Out(26) <= \readData1Out[26]~output_o\;

ww_readData1Out(27) <= \readData1Out[27]~output_o\;

ww_readData1Out(28) <= \readData1Out[28]~output_o\;

ww_readData1Out(29) <= \readData1Out[29]~output_o\;

ww_readData1Out(30) <= \readData1Out[30]~output_o\;

ww_readData1Out(31) <= \readData1Out[31]~output_o\;

ww_readData2Out(0) <= \readData2Out[0]~output_o\;

ww_readData2Out(1) <= \readData2Out[1]~output_o\;

ww_readData2Out(2) <= \readData2Out[2]~output_o\;

ww_readData2Out(3) <= \readData2Out[3]~output_o\;

ww_readData2Out(4) <= \readData2Out[4]~output_o\;

ww_readData2Out(5) <= \readData2Out[5]~output_o\;

ww_readData2Out(6) <= \readData2Out[6]~output_o\;

ww_readData2Out(7) <= \readData2Out[7]~output_o\;

ww_readData2Out(8) <= \readData2Out[8]~output_o\;

ww_readData2Out(9) <= \readData2Out[9]~output_o\;

ww_readData2Out(10) <= \readData2Out[10]~output_o\;

ww_readData2Out(11) <= \readData2Out[11]~output_o\;

ww_readData2Out(12) <= \readData2Out[12]~output_o\;

ww_readData2Out(13) <= \readData2Out[13]~output_o\;

ww_readData2Out(14) <= \readData2Out[14]~output_o\;

ww_readData2Out(15) <= \readData2Out[15]~output_o\;

ww_readData2Out(16) <= \readData2Out[16]~output_o\;

ww_readData2Out(17) <= \readData2Out[17]~output_o\;

ww_readData2Out(18) <= \readData2Out[18]~output_o\;

ww_readData2Out(19) <= \readData2Out[19]~output_o\;

ww_readData2Out(20) <= \readData2Out[20]~output_o\;

ww_readData2Out(21) <= \readData2Out[21]~output_o\;

ww_readData2Out(22) <= \readData2Out[22]~output_o\;

ww_readData2Out(23) <= \readData2Out[23]~output_o\;

ww_readData2Out(24) <= \readData2Out[24]~output_o\;

ww_readData2Out(25) <= \readData2Out[25]~output_o\;

ww_readData2Out(26) <= \readData2Out[26]~output_o\;

ww_readData2Out(27) <= \readData2Out[27]~output_o\;

ww_readData2Out(28) <= \readData2Out[28]~output_o\;

ww_readData2Out(29) <= \readData2Out[29]~output_o\;

ww_readData2Out(30) <= \readData2Out[30]~output_o\;

ww_readData2Out(31) <= \readData2Out[31]~output_o\;

ww_writeData(0) <= \writeData[0]~output_o\;

ww_writeData(1) <= \writeData[1]~output_o\;

ww_writeData(2) <= \writeData[2]~output_o\;

ww_writeData(3) <= \writeData[3]~output_o\;

ww_writeData(4) <= \writeData[4]~output_o\;

ww_writeData(5) <= \writeData[5]~output_o\;

ww_writeData(6) <= \writeData[6]~output_o\;

ww_writeData(7) <= \writeData[7]~output_o\;

ww_writeData(8) <= \writeData[8]~output_o\;

ww_writeData(9) <= \writeData[9]~output_o\;

ww_writeData(10) <= \writeData[10]~output_o\;

ww_writeData(11) <= \writeData[11]~output_o\;

ww_writeData(12) <= \writeData[12]~output_o\;

ww_writeData(13) <= \writeData[13]~output_o\;

ww_writeData(14) <= \writeData[14]~output_o\;

ww_writeData(15) <= \writeData[15]~output_o\;

ww_writeData(16) <= \writeData[16]~output_o\;

ww_writeData(17) <= \writeData[17]~output_o\;

ww_writeData(18) <= \writeData[18]~output_o\;

ww_writeData(19) <= \writeData[19]~output_o\;

ww_writeData(20) <= \writeData[20]~output_o\;

ww_writeData(21) <= \writeData[21]~output_o\;

ww_writeData(22) <= \writeData[22]~output_o\;

ww_writeData(23) <= \writeData[23]~output_o\;

ww_writeData(24) <= \writeData[24]~output_o\;

ww_writeData(25) <= \writeData[25]~output_o\;

ww_writeData(26) <= \writeData[26]~output_o\;

ww_writeData(27) <= \writeData[27]~output_o\;

ww_writeData(28) <= \writeData[28]~output_o\;

ww_writeData(29) <= \writeData[29]~output_o\;

ww_writeData(30) <= \writeData[30]~output_o\;

ww_writeData(31) <= \writeData[31]~output_o\;

ww_PCOutTeste(0) <= \PCOutTeste[0]~output_o\;

ww_PCOutTeste(1) <= \PCOutTeste[1]~output_o\;

ww_PCOutTeste(2) <= \PCOutTeste[2]~output_o\;

ww_PCOutTeste(3) <= \PCOutTeste[3]~output_o\;

ww_PCOutTeste(4) <= \PCOutTeste[4]~output_o\;

ww_PCOutTeste(5) <= \PCOutTeste[5]~output_o\;

ww_PCOutTeste(6) <= \PCOutTeste[6]~output_o\;

ww_PCOutTeste(7) <= \PCOutTeste[7]~output_o\;

ww_PCOutTeste(8) <= \PCOutTeste[8]~output_o\;

ww_PCOutTeste(9) <= \PCOutTeste[9]~output_o\;

ww_PCOutTeste(10) <= \PCOutTeste[10]~output_o\;

ww_PCOutTeste(11) <= \PCOutTeste[11]~output_o\;

ww_PCOutTeste(12) <= \PCOutTeste[12]~output_o\;

ww_PCOutTeste(13) <= \PCOutTeste[13]~output_o\;

ww_PCOutTeste(14) <= \PCOutTeste[14]~output_o\;

ww_PCOutTeste(15) <= \PCOutTeste[15]~output_o\;

ww_PCOutTeste(16) <= \PCOutTeste[16]~output_o\;

ww_PCOutTeste(17) <= \PCOutTeste[17]~output_o\;

ww_PCOutTeste(18) <= \PCOutTeste[18]~output_o\;

ww_PCOutTeste(19) <= \PCOutTeste[19]~output_o\;

ww_PCOutTeste(20) <= \PCOutTeste[20]~output_o\;

ww_PCOutTeste(21) <= \PCOutTeste[21]~output_o\;

ww_PCOutTeste(22) <= \PCOutTeste[22]~output_o\;

ww_PCOutTeste(23) <= \PCOutTeste[23]~output_o\;

ww_PCOutTeste(24) <= \PCOutTeste[24]~output_o\;

ww_PCOutTeste(25) <= \PCOutTeste[25]~output_o\;

ww_PCOutTeste(26) <= \PCOutTeste[26]~output_o\;

ww_PCOutTeste(27) <= \PCOutTeste[27]~output_o\;

ww_PCOutTeste(28) <= \PCOutTeste[28]~output_o\;

ww_PCOutTeste(29) <= \PCOutTeste[29]~output_o\;

ww_PCOutTeste(30) <= \PCOutTeste[30]~output_o\;

ww_PCOutTeste(31) <= \PCOutTeste[31]~output_o\;

ww_ULAINA(0) <= \ULAINA[0]~output_o\;

ww_ULAINA(1) <= \ULAINA[1]~output_o\;

ww_ULAINA(2) <= \ULAINA[2]~output_o\;

ww_ULAINA(3) <= \ULAINA[3]~output_o\;

ww_ULAINA(4) <= \ULAINA[4]~output_o\;

ww_ULAINA(5) <= \ULAINA[5]~output_o\;

ww_ULAINA(6) <= \ULAINA[6]~output_o\;

ww_ULAINA(7) <= \ULAINA[7]~output_o\;

ww_ULAINA(8) <= \ULAINA[8]~output_o\;

ww_ULAINA(9) <= \ULAINA[9]~output_o\;

ww_ULAINA(10) <= \ULAINA[10]~output_o\;

ww_ULAINA(11) <= \ULAINA[11]~output_o\;

ww_ULAINA(12) <= \ULAINA[12]~output_o\;

ww_ULAINA(13) <= \ULAINA[13]~output_o\;

ww_ULAINA(14) <= \ULAINA[14]~output_o\;

ww_ULAINA(15) <= \ULAINA[15]~output_o\;

ww_ULAINA(16) <= \ULAINA[16]~output_o\;

ww_ULAINA(17) <= \ULAINA[17]~output_o\;

ww_ULAINA(18) <= \ULAINA[18]~output_o\;

ww_ULAINA(19) <= \ULAINA[19]~output_o\;

ww_ULAINA(20) <= \ULAINA[20]~output_o\;

ww_ULAINA(21) <= \ULAINA[21]~output_o\;

ww_ULAINA(22) <= \ULAINA[22]~output_o\;

ww_ULAINA(23) <= \ULAINA[23]~output_o\;

ww_ULAINA(24) <= \ULAINA[24]~output_o\;

ww_ULAINA(25) <= \ULAINA[25]~output_o\;

ww_ULAINA(26) <= \ULAINA[26]~output_o\;

ww_ULAINA(27) <= \ULAINA[27]~output_o\;

ww_ULAINA(28) <= \ULAINA[28]~output_o\;

ww_ULAINA(29) <= \ULAINA[29]~output_o\;

ww_ULAINA(30) <= \ULAINA[30]~output_o\;

ww_ULAINA(31) <= \ULAINA[31]~output_o\;

ww_ULAINB(0) <= \ULAINB[0]~output_o\;

ww_ULAINB(1) <= \ULAINB[1]~output_o\;

ww_ULAINB(2) <= \ULAINB[2]~output_o\;

ww_ULAINB(3) <= \ULAINB[3]~output_o\;

ww_ULAINB(4) <= \ULAINB[4]~output_o\;

ww_ULAINB(5) <= \ULAINB[5]~output_o\;

ww_ULAINB(6) <= \ULAINB[6]~output_o\;

ww_ULAINB(7) <= \ULAINB[7]~output_o\;

ww_ULAINB(8) <= \ULAINB[8]~output_o\;

ww_ULAINB(9) <= \ULAINB[9]~output_o\;

ww_ULAINB(10) <= \ULAINB[10]~output_o\;

ww_ULAINB(11) <= \ULAINB[11]~output_o\;

ww_ULAINB(12) <= \ULAINB[12]~output_o\;

ww_ULAINB(13) <= \ULAINB[13]~output_o\;

ww_ULAINB(14) <= \ULAINB[14]~output_o\;

ww_ULAINB(15) <= \ULAINB[15]~output_o\;

ww_ULAINB(16) <= \ULAINB[16]~output_o\;

ww_ULAINB(17) <= \ULAINB[17]~output_o\;

ww_ULAINB(18) <= \ULAINB[18]~output_o\;

ww_ULAINB(19) <= \ULAINB[19]~output_o\;

ww_ULAINB(20) <= \ULAINB[20]~output_o\;

ww_ULAINB(21) <= \ULAINB[21]~output_o\;

ww_ULAINB(22) <= \ULAINB[22]~output_o\;

ww_ULAINB(23) <= \ULAINB[23]~output_o\;

ww_ULAINB(24) <= \ULAINB[24]~output_o\;

ww_ULAINB(25) <= \ULAINB[25]~output_o\;

ww_ULAINB(26) <= \ULAINB[26]~output_o\;

ww_ULAINB(27) <= \ULAINB[27]~output_o\;

ww_ULAINB(28) <= \ULAINB[28]~output_o\;

ww_ULAINB(29) <= \ULAINB[29]~output_o\;

ww_ULAINB(30) <= \ULAINB[30]~output_o\;

ww_ULAINB(31) <= \ULAINB[31]~output_o\;

ww_ULAOUTTESTE(0) <= \ULAOUTTESTE[0]~output_o\;

ww_ULAOUTTESTE(1) <= \ULAOUTTESTE[1]~output_o\;

ww_ULAOUTTESTE(2) <= \ULAOUTTESTE[2]~output_o\;

ww_ULAOUTTESTE(3) <= \ULAOUTTESTE[3]~output_o\;

ww_ULAOUTTESTE(4) <= \ULAOUTTESTE[4]~output_o\;

ww_ULAOUTTESTE(5) <= \ULAOUTTESTE[5]~output_o\;

ww_ULAOUTTESTE(6) <= \ULAOUTTESTE[6]~output_o\;

ww_ULAOUTTESTE(7) <= \ULAOUTTESTE[7]~output_o\;

ww_ULAOUTTESTE(8) <= \ULAOUTTESTE[8]~output_o\;

ww_ULAOUTTESTE(9) <= \ULAOUTTESTE[9]~output_o\;

ww_ULAOUTTESTE(10) <= \ULAOUTTESTE[10]~output_o\;

ww_ULAOUTTESTE(11) <= \ULAOUTTESTE[11]~output_o\;

ww_ULAOUTTESTE(12) <= \ULAOUTTESTE[12]~output_o\;

ww_ULAOUTTESTE(13) <= \ULAOUTTESTE[13]~output_o\;

ww_ULAOUTTESTE(14) <= \ULAOUTTESTE[14]~output_o\;

ww_ULAOUTTESTE(15) <= \ULAOUTTESTE[15]~output_o\;

ww_ULAOUTTESTE(16) <= \ULAOUTTESTE[16]~output_o\;

ww_ULAOUTTESTE(17) <= \ULAOUTTESTE[17]~output_o\;

ww_ULAOUTTESTE(18) <= \ULAOUTTESTE[18]~output_o\;

ww_ULAOUTTESTE(19) <= \ULAOUTTESTE[19]~output_o\;

ww_ULAOUTTESTE(20) <= \ULAOUTTESTE[20]~output_o\;

ww_ULAOUTTESTE(21) <= \ULAOUTTESTE[21]~output_o\;

ww_ULAOUTTESTE(22) <= \ULAOUTTESTE[22]~output_o\;

ww_ULAOUTTESTE(23) <= \ULAOUTTESTE[23]~output_o\;

ww_ULAOUTTESTE(24) <= \ULAOUTTESTE[24]~output_o\;

ww_ULAOUTTESTE(25) <= \ULAOUTTESTE[25]~output_o\;

ww_ULAOUTTESTE(26) <= \ULAOUTTESTE[26]~output_o\;

ww_ULAOUTTESTE(27) <= \ULAOUTTESTE[27]~output_o\;

ww_ULAOUTTESTE(28) <= \ULAOUTTESTE[28]~output_o\;

ww_ULAOUTTESTE(29) <= \ULAOUTTESTE[29]~output_o\;

ww_ULAOUTTESTE(30) <= \ULAOUTTESTE[30]~output_o\;

ww_ULAOUTTESTE(31) <= \ULAOUTTESTE[31]~output_o\;

ww_word(0) <= \word[0]~output_o\;

ww_word(1) <= \word[1]~output_o\;

ww_word(2) <= \word[2]~output_o\;

ww_word(3) <= \word[3]~output_o\;

ww_word(4) <= \word[4]~output_o\;

ww_word(5) <= \word[5]~output_o\;

ww_word(6) <= \word[6]~output_o\;

ww_word(7) <= \word[7]~output_o\;

ww_word(8) <= \word[8]~output_o\;

ww_word(9) <= \word[9]~output_o\;

ww_ULASEL(0) <= \ULASEL[0]~output_o\;

ww_ULASEL(1) <= \ULASEL[1]~output_o\;

ww_ULASEL(2) <= \ULASEL[2]~output_o\;

ww_ULASEL(3) <= \ULASEL[3]~output_o\;
END structure;


