Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Jan 14 19:51:16 2024
| Host         : DESKTOP-067ANR1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ALU_control_sets_placed.rpt
| Design       : ALU
| Device       : xc7k70t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    94 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            9 |
| No           | No                    | Yes                    |              12 |            9 |
| No           | Yes                   | No                     |              28 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------+-------------------------------------+------------------+----------------+
|         Clock Signal         | Enable Signal |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------------+---------------+-------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG               |               | romAddr2_reg[0]_LDC_i_1_n_0         |                1 |              1 |
|  clk_IBUF_BUFG               |               | romAddr2_reg[0]_LDC_i_2_n_0         |                1 |              1 |
|  clk_IBUF_BUFG               |               | romAddr2_reg[1]_LDC_i_1_n_0         |                1 |              1 |
|  clk_IBUF_BUFG               |               | romAddr2_reg[1]_LDC_i_2_n_0         |                1 |              1 |
|  clk_IBUF_BUFG               |               | romAddr2_reg[2]_LDC_i_1_n_0         |                1 |              1 |
|  clk_IBUF_BUFG               |               | romAddr2_reg[2]_LDC_i_2_n_0         |                1 |              1 |
|  clk_IBUF_BUFG               |               | romAddr2_reg[3]_LDC_i_1_n_0         |                1 |              1 |
|  clk_IBUF_BUFG               |               | romAddr2_reg[3]_LDC_i_2_n_0         |                1 |              1 |
|  romAddr2_reg[0]_LDC_i_1_n_0 |               | romAddr2_reg[0]_LDC_i_2_n_0         |                1 |              1 |
|  romAddr2_reg[1]_LDC_i_1_n_0 |               | romAddr2_reg[1]_LDC_i_2_n_0         |                1 |              1 |
|  romAddr2_reg[2]_LDC_i_1_n_0 |               | romAddr2_reg[2]_LDC_i_2_n_0         |                1 |              1 |
|  romAddr2_reg[3]_LDC_i_1_n_0 |               | romAddr2_reg[3]_LDC_i_2_n_0         |                1 |              1 |
|  clk_IBUF_BUFG               |               | rst_IBUF                            |                1 |              4 |
|  clk_IBUF_BUFG               |               |                                     |                9 |             18 |
|  clk_IBUF_BUFG               |               | ControlUnit_inst/result[30]_i_1_n_0 |               12 |             24 |
+------------------------------+---------------+-------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    12 |
| 4      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


