#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon May  1 10:26:09 2023
# Process ID: 18116
# Current directory: D:/Github/IIC_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12416 D:\Github\IIC_FPGA\IIC_FPGA.xpr
# Log file: D:/Github/IIC_FPGA/vivado.log
# Journal file: D:/Github/IIC_FPGA\vivado.jou
# Running On: LAPTOP-U9EM5UJ6, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 17023 MB
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/Vivado/2021.2/scripts/Vivado_init.tcl'
start_gui
open_project D:/Github/IIC_FPGA/IIC_FPGA.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Github/IIC_FPGA/IIC_FPGA.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_tx.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.660 ; gain = 0.000
export_ip_user_files -of_objects  [get_files D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_tx.v] -no_script -reset -force -quiet
remove_files  D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_tx.v
add_files -norecurse D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v
file mkdir D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_tb.v w ]
add_files -fileset sim_1 D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_tb.v
export_ip_user_files -of_objects  [get_files D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_tb.v
file delete -force D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_write_tb.v w ]
add_files -fileset sim_1 D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_write_tb.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'IIC_tx'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'IIC_tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IIC_tx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IIC_write
ERROR: [VRFC 10-895] illegal use of x or z character in decimal number [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:75]
ERROR: [VRFC 10-4982] syntax error near 'stop' [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:75]
ERROR: [VRFC 10-2967] 'ack_wait' is not a task [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:75]
ERROR: [VRFC 10-554] default case should appear only once [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:77]
ERROR: [VRFC 10-2865] module 'IIC_write' ignored due to previous errors [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'IIC_tx'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'IIC_tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IIC_tx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IIC_write
ERROR: [VRFC 10-895] illegal use of x or z character in decimal number [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:75]
ERROR: [VRFC 10-4982] syntax error near 'stop' [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:75]
ERROR: [VRFC 10-2967] 'ack_wait' is not a task [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:75]
ERROR: [VRFC 10-2865] module 'IIC_write' ignored due to previous errors [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'IIC_tx'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'IIC_tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IIC_tx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IIC_write
ERROR: [VRFC 10-895] illegal use of x or z character in decimal number [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:74]
ERROR: [VRFC 10-4982] syntax error near 'ack_wait' [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:74]
ERROR: [VRFC 10-895] illegal use of x or z character in decimal number [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:75]
ERROR: [VRFC 10-4982] syntax error near 'stop' [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:75]
ERROR: [VRFC 10-2967] 'byte_tx' is not a task [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:74]
ERROR: [VRFC 10-2967] 'ack_wait' is not a task [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:75]
ERROR: [VRFC 10-2865] module 'IIC_write' ignored due to previous errors [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'IIC_tx'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'IIC_tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IIC_tx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IIC_write
ERROR: [VRFC 10-895] illegal use of x or z character in decimal number [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:75]
ERROR: [VRFC 10-4982] syntax error near 'stop' [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:75]
ERROR: [VRFC 10-2967] 'ack_wait' is not a task [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:75]
ERROR: [VRFC 10-2865] module 'IIC_write' ignored due to previous errors [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'IIC_tx'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'IIC_tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IIC_tx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IIC_write
ERROR: [VRFC 10-895] illegal use of x or z character in decimal number [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:75]
ERROR: [VRFC 10-4982] syntax error near 'stop' [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:75]
ERROR: [VRFC 10-2967] 'ack_wait' is not a task [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:75]
ERROR: [VRFC 10-2865] module 'IIC_write' ignored due to previous errors [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'IIC_tx'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'IIC_tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IIC_tx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IIC_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_write_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IIC_write_tb
INFO: [VRFC 10-2458] undeclared symbol sck, assumed default net type wire [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_write_tb.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IIC_tx_behav xil_defaultlib.IIC_tx xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IIC_tx_behav xil_defaultlib.IIC_tx xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.IIC_tx in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top IIC_write_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'IIC_write_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'IIC_write_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IIC_write_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IIC_write_tb_behav xil_defaultlib.IIC_write_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IIC_write_tb_behav xil_defaultlib.IIC_write_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'byte' is not declared [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_write_tb.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'IIC_write_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'IIC_write_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IIC_write_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IIC_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_write_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IIC_write_tb
INFO: [VRFC 10-2458] undeclared symbol sck, assumed default net type wire [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_write_tb.v:48]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IIC_write_tb_behav xil_defaultlib.IIC_write_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IIC_write_tb_behav xil_defaultlib.IIC_write_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'sda' is not permitted [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_write_tb.v:49]
ERROR: [VRFC 10-3595] non-net variable cannot be connected to inout port 'sda' [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_write_tb.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'IIC_write_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'IIC_write_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IIC_write_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IIC_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_write_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IIC_write_tb
INFO: [VRFC 10-2458] undeclared symbol sck, assumed default net type wire [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_write_tb.v:48]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IIC_write_tb_behav xil_defaultlib.IIC_write_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IIC_write_tb_behav xil_defaultlib.IIC_write_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IIC_write
Compiling module xil_defaultlib.IIC_write_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IIC_write_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IIC_write_tb_behav -key {Behavioral:sim_1:Functional:IIC_write_tb} -tclbatch {IIC_write_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source IIC_write_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IIC_write_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1616.688 ; gain = 33.133
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'IIC_write_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'IIC_write_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IIC_write_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IIC_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_write_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IIC_write_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IIC_write_tb_behav xil_defaultlib.IIC_write_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IIC_write_tb_behav xil_defaultlib.IIC_write_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IIC_write
Compiling module xil_defaultlib.IIC_write_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IIC_write_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IIC_write_tb_behav -key {Behavioral:sim_1:Functional:IIC_write_tb} -tclbatch {IIC_write_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source IIC_write_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IIC_write_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  1 19:14:25 2023...
