Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov  7 17:32:54 2024
| Host         : TinkPad-Dani running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[6]
                            (input port)
  Destination:            G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.915ns  (logic 6.173ns (36.496%)  route 10.742ns (63.504%))
  Logic Levels:           8  (IBUF=1 LUT3=2 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  X[6] (IN)
                         net (fo=0)                   0.000     0.000    X[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  X_IBUF[6]_inst/O
                         net (fo=2, routed)           1.766     3.215    X_IBUF[6]
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.124     3.339 r  G_OBUF[1]_inst_i_6/O
                         net (fo=4, routed)           1.426     4.765    G_OBUF[1]_inst_i_6_n_0
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.124     4.889 r  G_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.444     5.333    comp
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.150     5.483 r  G_OBUF[1]_inst_i_4/O
                         net (fo=4, routed)           0.845     6.328    G_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I4_O)        0.354     6.682 r  G_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.850     7.532    G_OBUF[1]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.326     7.858 r  G_OBUF[2]_inst_i_4/O
                         net (fo=6, routed)           0.589     8.447    c_in[3]
    SLICE_X5Y31          LUT5 (Prop_lut5_I4_O)        0.124     8.571 r  G_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.823    13.393    P_OBUF[1]
    L1                   OBUF (Prop_obuf_I_O)         3.521    16.915 r  G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.915    G[2]
    L1                                                                r  G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[6]
                            (input port)
  Destination:            P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.771ns  (logic 6.160ns (39.060%)  route 9.611ns (60.940%))
  Logic Levels:           8  (IBUF=1 LUT3=2 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  X[6] (IN)
                         net (fo=0)                   0.000     0.000    X[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  X_IBUF[6]_inst/O
                         net (fo=2, routed)           1.766     3.215    X_IBUF[6]
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.124     3.339 r  G_OBUF[1]_inst_i_6/O
                         net (fo=4, routed)           1.426     4.765    G_OBUF[1]_inst_i_6_n_0
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.124     4.889 r  G_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.444     5.333    comp
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.150     5.483 r  G_OBUF[1]_inst_i_4/O
                         net (fo=4, routed)           0.845     6.328    G_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I4_O)        0.354     6.682 r  G_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.850     7.532    G_OBUF[1]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.326     7.858 r  G_OBUF[2]_inst_i_4/O
                         net (fo=6, routed)           0.589     8.447    c_in[3]
    SLICE_X5Y31          LUT5 (Prop_lut5_I4_O)        0.124     8.571 r  G_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.692    12.262    P_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         3.508    15.771 r  P_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.771    P[1]
    V3                                                                r  P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[6]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.200ns  (logic 6.157ns (40.503%)  route 9.044ns (59.497%))
  Logic Levels:           8  (IBUF=1 LUT3=2 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  X[6] (IN)
                         net (fo=0)                   0.000     0.000    X[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  X_IBUF[6]_inst/O
                         net (fo=2, routed)           1.766     3.215    X_IBUF[6]
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.124     3.339 r  G_OBUF[1]_inst_i_6/O
                         net (fo=4, routed)           1.426     4.765    G_OBUF[1]_inst_i_6_n_0
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.124     4.889 r  G_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.444     5.333    comp
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.150     5.483 r  G_OBUF[1]_inst_i_4/O
                         net (fo=4, routed)           0.845     6.328    G_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I4_O)        0.354     6.682 r  G_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.850     7.532    G_OBUF[1]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.326     7.858 r  G_OBUF[2]_inst_i_4/O
                         net (fo=6, routed)           0.999     8.857    c_in[3]
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     8.981 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.715    11.695    S_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    15.200 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.200    S[0]
    U16                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[6]
                            (input port)
  Destination:            P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.819ns  (logic 6.156ns (41.540%)  route 8.663ns (58.460%))
  Logic Levels:           8  (IBUF=1 LUT3=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  X[6] (IN)
                         net (fo=0)                   0.000     0.000    X[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  X_IBUF[6]_inst/O
                         net (fo=2, routed)           1.766     3.215    X_IBUF[6]
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.124     3.339 r  G_OBUF[1]_inst_i_6/O
                         net (fo=4, routed)           1.426     4.765    G_OBUF[1]_inst_i_6_n_0
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.124     4.889 r  G_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.444     5.333    comp
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.150     5.483 r  G_OBUF[1]_inst_i_4/O
                         net (fo=4, routed)           0.845     6.328    G_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I4_O)        0.354     6.682 r  G_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.850     7.532    G_OBUF[1]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.326     7.858 f  G_OBUF[2]_inst_i_4/O
                         net (fo=6, routed)           0.593     8.451    c_in[3]
    SLICE_X5Y31          LUT6 (Prop_lut6_I1_O)        0.124     8.575 r  P_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.740    11.315    P_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504    14.819 r  P_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.819    P[0]
    V13                                                               r  P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[6]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.798ns  (logic 6.409ns (43.314%)  route 8.388ns (56.686%))
  Logic Levels:           8  (IBUF=1 LUT3=2 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  X[6] (IN)
                         net (fo=0)                   0.000     0.000    X[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  X_IBUF[6]_inst/O
                         net (fo=2, routed)           1.766     3.215    X_IBUF[6]
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.124     3.339 r  G_OBUF[1]_inst_i_6/O
                         net (fo=4, routed)           1.426     4.765    G_OBUF[1]_inst_i_6_n_0
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.124     4.889 r  G_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.444     5.333    comp
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.150     5.483 r  G_OBUF[1]_inst_i_4/O
                         net (fo=4, routed)           0.845     6.328    G_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I4_O)        0.354     6.682 r  G_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.850     7.532    G_OBUF[1]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.326     7.858 r  G_OBUF[2]_inst_i_4/O
                         net (fo=6, routed)           0.834     8.692    c_in[3]
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.150     8.842 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.224    11.066    S_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732    14.798 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.798    S[1]
    E19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[6]
                            (input port)
  Destination:            G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.637ns  (logic 5.919ns (40.440%)  route 8.718ns (59.560%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  X[6] (IN)
                         net (fo=0)                   0.000     0.000    X[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  X_IBUF[6]_inst/O
                         net (fo=2, routed)           1.766     3.215    X_IBUF[6]
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.124     3.339 r  G_OBUF[1]_inst_i_6/O
                         net (fo=4, routed)           1.426     4.765    G_OBUF[1]_inst_i_6_n_0
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.124     4.889 r  G_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.444     5.333    comp
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.150     5.483 r  G_OBUF[1]_inst_i_4/O
                         net (fo=4, routed)           0.845     6.328    G_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I4_O)        0.354     6.682 r  G_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           4.238    10.920    G_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         3.717    14.637 r  G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.637    G[1]
    P1                                                                r  G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[6]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.444ns  (logic 6.161ns (42.652%)  route 8.284ns (57.348%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  X[6] (IN)
                         net (fo=0)                   0.000     0.000    X[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  X_IBUF[6]_inst/O
                         net (fo=2, routed)           1.766     3.215    X_IBUF[6]
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.124     3.339 r  G_OBUF[1]_inst_i_6/O
                         net (fo=4, routed)           1.426     4.765    G_OBUF[1]_inst_i_6_n_0
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.124     4.889 r  G_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.444     5.333    comp
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.150     5.483 r  G_OBUF[1]_inst_i_4/O
                         net (fo=4, routed)           0.845     6.328    G_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I4_O)        0.354     6.682 r  G_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.850     7.532    G_OBUF[1]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.326     7.858 r  G_OBUF[2]_inst_i_4/O
                         net (fo=6, routed)           0.834     8.692    c_in[3]
    SLICE_X4Y31          LUT2 (Prop_lut2_I0_O)        0.124     8.816 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.120    10.935    S_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    14.444 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.444    S[3]
    V19                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[6]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.370ns  (logic 6.349ns (44.180%)  route 8.021ns (55.820%))
  Logic Levels:           8  (IBUF=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  X[6] (IN)
                         net (fo=0)                   0.000     0.000    X[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  X_IBUF[6]_inst/O
                         net (fo=2, routed)           1.766     3.215    X_IBUF[6]
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.124     3.339 r  G_OBUF[1]_inst_i_6/O
                         net (fo=4, routed)           1.426     4.765    G_OBUF[1]_inst_i_6_n_0
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.124     4.889 r  G_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.444     5.333    comp
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.150     5.483 r  G_OBUF[1]_inst_i_4/O
                         net (fo=4, routed)           0.845     6.328    G_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I4_O)        0.354     6.682 r  G_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.850     7.532    G_OBUF[1]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.326     7.858 r  G_OBUF[2]_inst_i_4/O
                         net (fo=6, routed)           0.589     8.447    c_in[3]
    SLICE_X5Y31          LUT4 (Prop_lut4_I3_O)        0.118     8.565 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.103    10.667    S_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.703    14.370 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.370    S[2]
    U19                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[7]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.146ns  (logic 1.584ns (50.354%)  route 1.562ns (49.646%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  X[7] (IN)
                         net (fo=0)                   0.000     0.000    X[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  X_IBUF[7]_inst/O
                         net (fo=6, routed)           0.814     1.041    X_IBUF[7]
    SLICE_X3Y29          LUT5 (Prop_lut5_I1_O)        0.045     1.086 r  G_OBUF[2]_inst_i_4/O
                         net (fo=6, routed)           0.223     1.308    c_in[3]
    SLICE_X5Y31          LUT4 (Prop_lut4_I3_O)        0.048     1.356 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.526     1.882    S_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.264     3.146 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.146    S[2]
    U19                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[7]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.194ns  (logic 1.527ns (47.807%)  route 1.667ns (52.193%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  X[7] (IN)
                         net (fo=0)                   0.000     0.000    X[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  X_IBUF[7]_inst/O
                         net (fo=6, routed)           0.814     1.041    X_IBUF[7]
    SLICE_X3Y29          LUT5 (Prop_lut5_I1_O)        0.045     1.086 r  G_OBUF[2]_inst_i_4/O
                         net (fo=6, routed)           0.310     1.395    c_in[3]
    SLICE_X4Y31          LUT2 (Prop_lut2_I0_O)        0.045     1.440 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.544     1.984    S_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.194 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.194    S[3]
    V19                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[13]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.254ns  (logic 1.562ns (47.993%)  route 1.692ns (52.007%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  X[13] (IN)
                         net (fo=0)                   0.000     0.000    X[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  X_IBUF[13]_inst/O
                         net (fo=3, routed)           1.125     1.346    X_IBUF[13]
    SLICE_X4Y31          LUT5 (Prop_lut5_I0_O)        0.048     1.394 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.567     1.961    S_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     3.254 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.254    S[1]
    E19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[7]
                            (input port)
  Destination:            P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.365ns  (logic 1.522ns (45.236%)  route 1.843ns (54.764%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  X[7] (IN)
                         net (fo=0)                   0.000     0.000    X[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  X_IBUF[7]_inst/O
                         net (fo=6, routed)           0.814     1.041    X_IBUF[7]
    SLICE_X3Y29          LUT5 (Prop_lut5_I1_O)        0.045     1.086 f  G_OBUF[2]_inst_i_4/O
                         net (fo=6, routed)           0.224     1.309    c_in[3]
    SLICE_X5Y31          LUT6 (Prop_lut6_I1_O)        0.045     1.354 r  P_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.805     2.160    P_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.365 r  P_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.365    P[0]
    V13                                                               r  P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[3]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.480ns  (logic 1.629ns (46.791%)  route 1.852ns (53.209%))
  Logic Levels:           5  (IBUF=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  X_IBUF[3]_inst/O
                         net (fo=6, routed)           0.703     0.919    X_IBUF[3]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.049     0.968 r  G_OBUF[2]_inst_i_5/O
                         net (fo=3, routed)           0.224     1.193    G_OBUF[2]_inst_i_5_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I1_O)        0.112     1.305 r  S_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.129     1.434    c_in[0]
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.045     1.479 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.796     2.275    S_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.480 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.480    S[0]
    U16                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[7]
                            (input port)
  Destination:            P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.921ns  (logic 1.526ns (38.921%)  route 2.395ns (61.079%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  X[7] (IN)
                         net (fo=0)                   0.000     0.000    X[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  X_IBUF[7]_inst/O
                         net (fo=6, routed)           0.814     1.041    X_IBUF[7]
    SLICE_X3Y29          LUT5 (Prop_lut5_I1_O)        0.045     1.086 r  G_OBUF[2]_inst_i_4/O
                         net (fo=6, routed)           0.223     1.308    c_in[3]
    SLICE_X5Y31          LUT5 (Prop_lut5_I4_O)        0.045     1.353 r  G_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.359     2.712    P_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.921 r  P_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.921    P[1]
    V3                                                                r  P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[2]
                            (input port)
  Destination:            G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.158ns  (logic 1.603ns (38.559%)  route 2.555ns (61.441%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  X_IBUF[2]_inst/O
                         net (fo=2, routed)           0.466     0.697    X_IBUF[2]
    SLICE_X0Y12          LUT5 (Prop_lut5_I1_O)        0.045     0.742 f  G_OBUF[1]_inst_i_3/O
                         net (fo=3, routed)           0.432     1.174    G_OBUF[1]_inst_i_3_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I1_O)        0.048     1.222 r  G_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           1.657     2.879    G_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         1.278     4.158 r  G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.158    G[1]
    P1                                                                r  G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[7]
                            (input port)
  Destination:            G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.387ns  (logic 1.539ns (35.085%)  route 2.848ns (64.915%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  X[7] (IN)
                         net (fo=0)                   0.000     0.000    X[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  X_IBUF[7]_inst/O
                         net (fo=6, routed)           0.814     1.041    X_IBUF[7]
    SLICE_X3Y29          LUT5 (Prop_lut5_I1_O)        0.045     1.086 r  G_OBUF[2]_inst_i_4/O
                         net (fo=6, routed)           0.223     1.308    c_in[3]
    SLICE_X5Y31          LUT5 (Prop_lut5_I4_O)        0.045     1.353 r  G_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.812     3.165    P_OBUF[1]
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.387 r  G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.387    G[2]
    L1                                                                r  G[2] (OUT)
  -------------------------------------------------------------------    -------------------





