\inlinesubsection{Jun 2016 - Present}{
	\boldfont CPU Core Architect
	\regfont --- Intel | Hillsboro, OR
	\lightfont
	\begin{squarelist}
	\item Micro-architecture development for (inner-core) memory-system and various other areas within core (e.g. front-end)
	\item Core-wide performance modeling/infrastructure (C++) and data analysis
	\item Primary contributor for several infrastructure/analysis tools used frequently, across teams
	\item Guiding adoption and education of industry-standard SW/CI practices
	\end{squarelist}
}
\inlinesubsection{Jan 2015 - May 2016}{
	\boldfont Graduate Research Assistant
	\regfont --- Prof. Mattan Erez | UT Austin | Austin, TX
	\lightfont
	\begin{squarelist}
	\item Resiliency characterization through error injection and simulation (C++, Python, Verilog)
	\end{squarelist}
}
\inlinesubsection{May 2015 - Aug 2015}{
	\boldfont Validation Intern
	\regfont --- ARM | Austin, TX
	\lightfont
	\begin{squarelist}
		\item Interconnect power and clocking validation/coverage
	\end{squarelist}
}
