ISim log file
Running: D:\Verilog HDL\Lab5_SCPU\maintest_isim_beh.exe -gui -tclbatch isim.cmd -wdb D:/Verilog HDL/Lab5_SCPU/maintest_isim_beh.wdb 
ISim M.70d (signature 0x36e8438f)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Finished circuit initialization process.
# run all
Stopped at time : 10878652460 ns : File "D:/Verilog HDL/Lab5_SCPU/maintest.v" Line 43
