// Seed: 909474003
module module_0;
  always #1 begin
    disable id_1;
  end
  assign (strong1, supply0) id_2 = 1;
  module_2(
      id_2, id_2, id_2
  );
  wire id_3;
endmodule
module module_1 (
    output wand id_0,
    input  wire id_1,
    output tri0 id_2,
    input  wire id_3,
    input  tri0 id_4,
    input  wand id_5,
    output tri1 id_6
);
  wire id_8, id_9;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
endmodule
