<html>

<head>
<meta http-equiv=Content-Type content="text/html; charset=windows-874">
<meta name=Generator content="Microsoft Word 15 (filtered)">
<title>dg_10g25gemacip_data_sheet_xilinx</title>
<style>
<!--
 /* Font Definitions */
 @font-face
	{font-family:Helvetica;
	panose-1:2 11 6 4 2 2 2 2 2 4;}
@font-face
	{font-family:Wingdings;
	panose-1:5 0 0 0 0 0 0 0 0 0;}
@font-face
	{font-family:"MS Mincho";
	panose-1:2 2 6 9 4 2 5 8 3 4;}
@font-face
	{font-family:Century;
	panose-1:2 4 6 4 5 5 5 2 3 4;}
@font-face
	{font-family:"Angsana New";
	panose-1:2 2 6 3 5 4 5 2 3 4;}
@font-face
	{font-family:"Cordia New";
	panose-1:2 11 3 4 2 2 2 2 2 4;}
@font-face
	{font-family:"Cambria Math";
	panose-1:2 4 5 3 5 4 6 3 2 4;}
@font-face
	{font-family:"Calibri Light";
	panose-1:2 15 3 2 2 2 4 3 2 4;}
@font-face
	{font-family:Times;
	panose-1:2 2 6 3 5 4 5 2 3 4;}
@font-face
	{font-family:"Browallia New";
	panose-1:2 11 6 4 2 2 2 2 2 4;}
@font-face
	{font-family:"MS PGothic";
	panose-1:2 11 6 0 7 2 5 8 2 4;}
@font-face
	{font-family:Tahoma;
	panose-1:2 11 6 4 3 5 4 4 2 4;}
@font-face
	{font-family:"Microsoft Sans Serif";
	panose-1:2 11 6 4 2 2 2 2 2 4;}
@font-face
	{font-family:"MS UI Gothic";
	panose-1:2 11 6 0 7 2 5 8 2 4;}
@font-face
	{font-family:"\@MS UI Gothic";}
@font-face
	{font-family:"\@MS PGothic";}
@font-face
	{font-family:"\@MS Mincho";
	panose-1:2 2 6 9 4 2 5 8 3 4;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{margin:0cm;
	line-height:13.0pt;
	font-size:10.0pt;
	font-family:"Helvetica",sans-serif;
	color:black;}
h1
	{mso-style-link:"\0E2B\0E31\0E27\0E40\0E23\0E37\0E48\0E2D\0E07 1 \0E2D\0E31\0E01\0E02\0E23\0E30";
	margin-top:7.0pt;
	margin-right:0cm;
	margin-bottom:2.0pt;
	margin-left:0cm;
	font-size:12.0pt;
	font-family:"Helvetica",sans-serif;
	color:maroon;}
h2
	{margin-top:2.0pt;
	margin-right:0cm;
	margin-bottom:0cm;
	margin-left:0cm;
	font-size:10.0pt;
	font-family:"Helvetica",sans-serif;}
h3
	{margin:0cm;
	font-size:10.0pt;
	font-family:"Helvetica",sans-serif;}
h4
	{margin:0cm;
	font-size:10.0pt;
	font-family:"Helvetica",sans-serif;
	font-weight:normal;}
h5
	{margin:0cm;
	font-size:10.0pt;
	font-family:"Helvetica",sans-serif;
	font-weight:normal;}
h6
	{margin:0cm;
	font-size:10.0pt;
	font-family:"Helvetica",sans-serif;
	font-weight:normal;}
p.MsoHeading7, li.MsoHeading7, div.MsoHeading7
	{margin:0cm;
	font-size:10.0pt;
	font-family:"Helvetica",sans-serif;}
p.MsoHeading8, li.MsoHeading8, div.MsoHeading8
	{margin:0cm;
	font-size:10.0pt;
	font-family:"Helvetica",sans-serif;}
p.MsoHeading9, li.MsoHeading9, div.MsoHeading9
	{margin:0cm;
	font-size:10.0pt;
	font-family:"Helvetica",sans-serif;}
p.MsoToc1, li.MsoToc1, div.MsoToc1
	{margin:0cm;
	line-height:13.0pt;
	font-size:10.0pt;
	font-family:"Helvetica",sans-serif;
	color:black;}
p.MsoToc2, li.MsoToc2, div.MsoToc2
	{margin-top:0cm;
	margin-right:0cm;
	margin-bottom:0cm;
	margin-left:10.0pt;
	line-height:13.0pt;
	font-size:10.0pt;
	font-family:"Helvetica",sans-serif;
	color:black;}
p.MsoNormalIndent, li.MsoNormalIndent, div.MsoNormalIndent
	{margin-top:0cm;
	margin-right:0cm;
	margin-bottom:0cm;
	margin-left:42.55pt;
	text-align:justify;
	text-justify:inter-ideograph;
	font-size:10.5pt;
	font-family:"Century",serif;}
p.MsoHeader, li.MsoHeader, div.MsoHeader
	{margin:0cm;
	line-height:13.0pt;
	font-size:10.0pt;
	font-family:"Helvetica",sans-serif;
	color:black;}
p.MsoFooter, li.MsoFooter, div.MsoFooter
	{margin:0cm;
	line-height:13.0pt;
	border:none;
	padding:0cm;
	font-size:10.0pt;
	font-family:"Helvetica",sans-serif;
	color:black;}
p.MsoCaption, li.MsoCaption, div.MsoCaption
	{margin-top:6.0pt;
	margin-right:0cm;
	margin-bottom:6.0pt;
	margin-left:0cm;
	text-align:justify;
	text-justify:inter-ideograph;
	font-size:10.0pt;
	font-family:"Helvetica",sans-serif;
	color:black;
	font-weight:bold;}
span.MsoPageNumber
	{font-family:"Helvetica",sans-serif;}
a:link, span.MsoHyperlink
	{font-family:"Times",serif;
	color:blue;
	text-decoration:underline;}
a:visited, span.MsoHyperlinkFollowed
	{font-family:"Times",serif;
	color:#954F72;
	text-decoration:underline;}
p.MsoDocumentMap, li.MsoDocumentMap, div.MsoDocumentMap
	{mso-style-link:"\0E1C\0E31\0E07\0E40\0E2D\0E01\0E2A\0E32\0E23 \0E2D\0E31\0E01\0E02\0E23\0E30";
	margin:0cm;
	line-height:13.0pt;
	font-size:8.0pt;
	font-family:"Tahoma",sans-serif;
	color:black;}
p.MsoAcetate, li.MsoAcetate, div.MsoAcetate
	{mso-style-link:"\0E02\0E49\0E2D\0E04\0E27\0E32\0E21\0E1A\0E2D\0E25\0E25\0E39\0E19 \0E2D\0E31\0E01\0E02\0E23\0E30";
	margin:0cm;
	font-size:8.0pt;
	font-family:"Tahoma",sans-serif;
	color:black;}
p.MsoNoSpacing, li.MsoNoSpacing, div.MsoNoSpacing
	{margin:0cm;
	font-size:10.0pt;
	font-family:"Helvetica",sans-serif;
	color:black;}
p.MsoTocHeading, li.MsoTocHeading, div.MsoTocHeading
	{margin-top:12.0pt;
	margin-right:0cm;
	margin-bottom:0cm;
	margin-left:0cm;
	line-height:107%;
	page-break-after:avoid;
	font-size:20.0pt;
	font-family:"Calibri Light",sans-serif;
	color:#2F5496;}
p.Body, li.Body, div.Body
	{mso-style-name:Body;
	margin-top:4.0pt;
	margin-right:0cm;
	margin-bottom:4.0pt;
	margin-left:0cm;
	line-height:13.0pt;
	font-size:10.0pt;
	font-family:"Helvetica",sans-serif;
	color:black;}
p.Bulleted, li.Bulleted, div.Bulleted
	{mso-style-name:Bulleted;
	margin-top:0cm;
	margin-right:0cm;
	margin-bottom:0cm;
	margin-left:14.4pt;
	text-indent:-14.4pt;
	line-height:13.0pt;
	font-size:10.0pt;
	font-family:"Helvetica",sans-serif;
	color:black;}
p.Bulleted2, li.Bulleted2, div.Bulleted2
	{mso-style-name:Bulleted2;
	margin-top:0cm;
	margin-right:0cm;
	margin-bottom:0cm;
	margin-left:28.8pt;
	text-indent:-14.4pt;
	line-height:13.0pt;
	font-size:10.0pt;
	font-family:"Helvetica",sans-serif;
	color:black;}
p.CellBody, li.CellBody, div.CellBody
	{mso-style-name:CellBody;
	margin:0cm;
	line-height:13.0pt;
	font-size:8.0pt;
	font-family:"Helvetica",sans-serif;
	color:black;}
p.CellBody2, li.CellBody2, div.CellBody2
	{mso-style-name:CellBody2;
	margin-top:0cm;
	margin-right:0cm;
	margin-bottom:0cm;
	margin-left:10.8pt;
	text-align:right;
	line-height:13.0pt;
	font-size:8.0pt;
	font-family:"Helvetica",sans-serif;
	color:black;}
p.CellHeading, li.CellHeading, div.CellHeading
	{mso-style-name:CellHeading;
	margin:0cm;
	text-align:center;
	line-height:13.0pt;
	font-size:8.0pt;
	font-family:"Helvetica",sans-serif;
	color:black;
	font-weight:bold;}
p.CellHeadingC, li.CellHeadingC, div.CellHeadingC
	{mso-style-name:CellHeadingC;
	margin:0cm;
	text-align:center;
	line-height:13.0pt;
	font-size:8.0pt;
	font-family:"Helvetica",sans-serif;
	color:black;
	font-weight:bold;}
p.Address2, li.Address2, div.Address2
	{mso-style-name:Address2;
	margin-top:0cm;
	margin-right:0cm;
	margin-bottom:0cm;
	margin-left:14.4pt;
	page-break-after:avoid;
	font-size:10.0pt;
	font-family:"Helvetica",sans-serif;
	color:black;}
p.Address1, li.Address1, div.Address1
	{mso-style-name:Address1;
	margin:0cm;
	page-break-after:avoid;
	font-size:10.0pt;
	font-family:"Helvetica",sans-serif;
	color:black;}
p.Footnote, li.Footnote, div.Footnote
	{mso-style-name:Footnote;
	margin-top:0cm;
	margin-right:0cm;
	margin-bottom:0cm;
	margin-left:9.35pt;
	text-indent:-9.35pt;
	line-height:13.0pt;
	font-size:7.0pt;
	font-family:"Helvetica",sans-serif;
	color:black;}
span.Reference
	{mso-style-name:Reference;
	font-family:"Helvetica",sans-serif;
	font-style:italic;}
span.a
	{mso-style-name:"\0E02\0E49\0E2D\0E04\0E27\0E32\0E21\0E1A\0E2D\0E25\0E25\0E39\0E19 \0E2D\0E31\0E01\0E02\0E23\0E30";
	mso-style-link:\0E02\0E49\0E2D\0E04\0E27\0E32\0E21\0E1A\0E2D\0E25\0E25\0E39\0E19;
	font-family:"Tahoma",sans-serif;
	color:black;}
span.a0
	{mso-style-name:"\0E1C\0E31\0E07\0E40\0E2D\0E01\0E2A\0E32\0E23 \0E2D\0E31\0E01\0E02\0E23\0E30";
	mso-style-link:\0E1C\0E31\0E07\0E40\0E2D\0E01\0E2A\0E32\0E23;
	font-family:"Tahoma",sans-serif;
	color:black;}
span.1
	{mso-style-name:"\0E2B\0E31\0E27\0E40\0E23\0E37\0E48\0E2D\0E07 1 \0E2D\0E31\0E01\0E02\0E23\0E30";
	mso-style-link:"\0E2B\0E31\0E27\0E40\0E23\0E37\0E48\0E2D\0E07 1";
	font-family:"Helvetica",sans-serif;
	color:maroon;
	font-weight:bold;}
.MsoChpDefault
	{font-family:"Helvetica",sans-serif;}
 /* Page Definitions */
 @page WordSection1
	{size:612.0pt 792.0pt;
	margin:29.35pt 72.0pt 72.0pt 72.0pt;}
div.WordSection1
	{page:WordSection1;}
@page WordSection2
	{size:612.0pt 792.0pt;
	margin:29.35pt 72.0pt 72.0pt 72.0pt;}
div.WordSection2
	{page:WordSection2;}
@page WordSection3
	{size:612.0pt 792.0pt;
	margin:29.35pt 72.0pt 72.0pt 72.0pt;}
div.WordSection3
	{page:WordSection3;}
 /* List Definitions */
 ol
	{margin-bottom:0cm;}
ul
	{margin-bottom:0cm;}
-->
</style>

</head>

<body lang=EN-US link=blue vlink="#954F72" style='word-wrap:break-word'>

<div class=WordSection1>

<p class=MsoNormal align=center style='text-align:center'><i><u><span
style='font-size:20.0pt'>10G25GEMAC IP Core Data Sheet</span></u></i></p>

<p class=MsoToc1></p>

<p class=MsoToc1><span class=MsoHyperlink><a href="#_Toc137814221">Features<span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'> </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>1</span></a></span></p>

<p class=MsoToc1><span class=MsoHyperlink><a href="#_Toc137814222">Applications<span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'> </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>2</span></a></span></p>

<p class=MsoToc1><span class=MsoHyperlink><a href="#_Toc137814223">General
Description<span style='font-family:"Helvetica",sans-serif;color:black;
display:none;text-decoration:none'>. </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>2</span></a></span></p>

<p class=MsoToc1><span class=MsoHyperlink><a href="#_Toc137814224">Functional
Description<span style='font-family:"Helvetica",sans-serif;color:black;
display:none;text-decoration:none'>. </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>3</span></a></span></p>

<p class=MsoToc2><span class=MsoHyperlink><a href="#_Toc137814225">Transmit
Block<span style='font-family:"Helvetica",sans-serif;color:black;display:none;
text-decoration:none'>. </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>3</span></a></span></p>

<p class=MsoToc2><span class=MsoHyperlink><a href="#_Toc137814226"><span
style='font-family:Symbol'>&middot;</span><span style='font-family:"Helvetica",sans-serif;
color:black;text-decoration:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span>CRC Cal<span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'> </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>3</span></a></span></p>

<p class=MsoToc2><span class=MsoHyperlink><a href="#_Toc137814227"><span
style='font-family:Symbol'>&middot;</span><span style='font-family:"Helvetica",sans-serif;
color:black;text-decoration:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span>Frame
Encoder<span style='font-family:"Helvetica",sans-serif;color:black;display:
none;text-decoration:none'> </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>3</span></a></span></p>

<p class=MsoToc2><span class=MsoHyperlink><a href="#_Toc137814228"><span
style='font-family:Symbol'>&middot;</span><span style='font-family:"Helvetica",sans-serif;
color:black;text-decoration:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span>Tx
Controller<span style='font-family:"Helvetica",sans-serif;color:black;
display:none;text-decoration:none'> </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>3</span></a></span></p>

<p class=MsoToc2><span class=MsoHyperlink><a href="#_Toc137814229">Receive
Block<span style='font-family:"Helvetica",sans-serif;color:black;display:none;
text-decoration:none'>. </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>3</span></a></span></p>

<p class=MsoToc2><span class=MsoHyperlink><a href="#_Toc137814230"><span
style='font-family:Symbol'>&middot;</span><span style='font-family:"Helvetica",sans-serif;
color:black;text-decoration:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span>CRC Cal<span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'> </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>3</span></a></span></p>

<p class=MsoToc2><span class=MsoHyperlink><a href="#_Toc137814231"><span
style='font-family:Symbol'>&middot;</span><span style='font-family:"Helvetica",sans-serif;
color:black;text-decoration:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span>Frame
Decoder<span style='font-family:"Helvetica",sans-serif;color:black;display:
none;text-decoration:none'> </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>3</span></a></span></p>

<p class=MsoToc2><span class=MsoHyperlink><a href="#_Toc137814232"><span
style='font-family:Symbol'>&middot;</span><span style='font-family:"Helvetica",sans-serif;
color:black;text-decoration:none'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span>Rx
Controller<span style='font-family:"Helvetica",sans-serif;color:black;
display:none;text-decoration:none'> </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>4</span></a></span></p>

<p class=MsoToc1><span class=MsoHyperlink><a href="#_Toc137814233">User Logic<span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>. </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>4</span></a></span></p>

<p class=MsoToc1><span class=MsoHyperlink><a href="#_Toc137814234">10G/25G
Ethernet PCS/PMA (10G/25G BASE-R)<span style='font-family:"Helvetica",sans-serif;
color:black;display:none;text-decoration:none'> </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>4</span></a></span></p>

<p class=MsoToc1><span class=MsoHyperlink><a href="#_Toc137814235">Core I/O
Signals<span style='font-family:"Helvetica",sans-serif;color:black;display:
none;text-decoration:none'> </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>5</span></a></span></p>

<p class=MsoToc1><span class=MsoHyperlink><a href="#_Toc137814236">Timing
Diagram<span style='font-family:"Helvetica",sans-serif;color:black;display:
none;text-decoration:none'>.. </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>6</span></a></span></p>

<p class=MsoToc2><span class=MsoHyperlink><a href="#_Toc137814237">IP
Initialization<span style='font-family:"Helvetica",sans-serif;color:black;
display:none;text-decoration:none'>. </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>6</span></a></span></p>

<p class=MsoToc2><span class=MsoHyperlink><a href="#_Toc137814238">Transmit
interface<span style='font-family:"Helvetica",sans-serif;color:black;
display:none;text-decoration:none'>. </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>7</span></a></span></p>

<p class=MsoToc2><span class=MsoHyperlink><a href="#_Toc137814239">Receive
Interface<span style='font-family:"Helvetica",sans-serif;color:black;
display:none;text-decoration:none'>. </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>9</span></a></span></p>

<p class=MsoToc1><span class=MsoHyperlink><a href="#_Toc137814240">Verification
Methods<span style='font-family:"Helvetica",sans-serif;color:black;display:
none;text-decoration:none'> </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>11</span></a></span></p>

<p class=MsoToc1><span class=MsoHyperlink><a href="#_Toc137814241">Recommended
Design Experience<span style='font-family:"Helvetica",sans-serif;color:black;
display:none;text-decoration:none'>. </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>11</span></a></span></p>

<p class=MsoToc1><span class=MsoHyperlink><a href="#_Toc137814242">Ordering
Information<span style='font-family:"Helvetica",sans-serif;color:black;
display:none;text-decoration:none'>. </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>11</span></a></span></p>

<p class=MsoToc1><span class=MsoHyperlink><a href="#_Toc137814243">Revision
History<span style='font-family:"Helvetica",sans-serif;color:black;display:
none;text-decoration:none'>. </span><span
style='font-family:"Helvetica",sans-serif;color:black;display:none;text-decoration:
none'>11</span></a></span></p>

<p class=MsoNormal>&nbsp;</p>

</div>

<i><u><span style='font-size:20.0pt;font-family:"Helvetica",sans-serif;
color:black'><br clear=all style='page-break-before:always'>
</span></u></i>

<div class=WordSection2></div>

<span style='font-size:10.0pt;font-family:"Helvetica",sans-serif;color:black'><br
clear=all style='page-break-before:auto'>
</span>

<div class=WordSection3>

<h1 align=center style='text-align:center'><a name="_Toc137814218"><img
width=283 height=55 src="dg_10g25gemacip_data_sheet_xilinx.files/image001.jpg"></a></h1>

<p class=MsoNormal><span style='font-family:"Times",serif'>&nbsp;</span></p>

<div align=center>

<table class=MsoNormalTable border=0 cellspacing=0 cellpadding=0
 style='border-collapse:collapse'>
 <tr>
  <td width=307 colspan=2 valign=top style='width:230.4pt;border:solid windowtext 1.0pt;
  border-bottom:none;padding:0cm 0cm 0cm 0cm'>
  <h1 style='margin-top:6.0pt;margin-right:0cm;margin-bottom:6.0pt;margin-left:
  0cm'>&nbsp; <a name="_Toc137814219">Core Facts</a></h1>
  </td>
 </tr>
 <tr>
  <td width=307 colspan=2 valign=top style='width:230.4pt;border:solid black 1.0pt;
  border-bottom:solid maroon 1.5pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellHeadingC>Provided with Core</p>
  </td>
 </tr>
 <tr>
  <td width=115 valign=top style='width:86.4pt;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody style='margin-left:1.8pt;line-height:12.0pt'>Documentation</p>
  </td>
  <td width=192 valign=top style='width:144.0pt;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody2 style='margin-right:1.6pt'>User Guide, Design Guide</p>
  </td>
 </tr>
 <tr>
  <td width=115 valign=top style='width:86.4pt;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody style='margin-left:1.8pt;line-height:12.0pt'>Design File
  Formats</p>
  </td>
  <td width=192 valign=top style='width:144.0pt;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody2 style='margin-right:1.6pt'><span style='color:windowtext'>Encrypted
  HDL</span></p>
  </td>
 </tr>
 <tr>
  <td width=115 valign=top style='width:86.4pt;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody style='margin-left:1.8pt;line-height:12.0pt'>Instantiation
  Templates</p>
  </td>
  <td width=192 valign=top style='width:144.0pt;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody2 style='margin-right:1.6pt'><span style='color:windowtext'>VHDL</span></p>
  </td>
 </tr>
 <tr>
  <td width=115 valign=top style='width:86.4pt;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody style='margin-left:1.8pt;line-height:12.0pt'>Reference
  Designs &amp; Application Notes</p>
  </td>
  <td width=192 valign=top style='width:144.0pt;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody2><span style='color:windowtext'>Vivado Project, </span></p>
  <p class=CellBody2><span style='color:windowtext'>See Reference Design Manual</span></p>
  </td>
 </tr>
 <tr>
  <td width=115 valign=top style='width:86.4pt;border-top:none;border-left:
  solid windowtext 1.0pt;border-bottom:none;border-right:solid windowtext 1.0pt;
  padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody style='margin-left:1.8pt;line-height:12.0pt'>Additional
  Items</p>
  </td>
  <td width=192 valign=top style='width:144.0pt;border:none;border-right:solid windowtext 1.0pt;
  padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody2 style='margin-right:1.6pt'><span style='color:windowtext'>Demo
  on KCU105/ZCU106/VCU118</span><span style='color:red'> </span></p>
  </td>
 </tr>
 <tr style='page-break-inside:avoid'>
  <td width=307 colspan=2 valign=top style='width:230.4pt;border:solid black 1.0pt;
  border-bottom:solid maroon 1.5pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellHeadingC>Support</p>
  </td>
 </tr>
 <tr style='page-break-inside:avoid'>
  <td width=307 colspan=2 valign=top style='width:230.4pt;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody style='margin-left:1.8pt'>Support Provided by Design Gateway
  Co., Ltd.</p>
  </td>
 </tr>
</table>

</div>

<p class=MsoNormal><span style='font-family:"Times",serif'>&nbsp;</span></p>

<h1 align=center style='text-align:center'><a name="_Toc137814220">Design
Gateway Co.,Ltd</a></h1>

<p class=Address1 align=center style='text-align:center'>E-mail:&nbsp;&nbsp;&nbsp; ip-sales@design-gateway.com</p>

<p class=Address1 align=center style='text-align:center'>URL:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; www.design-gateway.com</p>

<p class=Address1 align=center style='text-align:center'>&nbsp;</p>

<h1 align=center style='text-align:center'><a name="_Toc137814221">Features</a></h1>

<p class=Bulleted align=center style='text-align:center'><span
style='font-family:Symbol'>&middot;<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><span style='color:windowtext'>10/25</span> Gbps Ethernet</p>

<p class=Bulleted align=center style='text-align:center'><span
style='font-family:Symbol'>&middot;<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span>64-bit XGMII interface running at <span style='color:windowtext'>390.625
MHz for 25Gbps</span> or 156.25 MHz for 10Gbps</p>

<p class=Bulleted align=center style='text-align:center'><span
style='font-family:Symbol;color:windowtext'>&middot;<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><span style='color:windowtext'>Same clock domain for transmit and
receive XGMII interface</span></p>

<p class=Bulleted align=center style='text-align:center'><span
style='font-family:Symbol;color:windowtext'>&middot;<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><span style='color:windowtext'>AXI4-stream protocol for
connecting with the user logic (TOE10G/25G IP, UDP10G IP)</span></p>

<p class=Bulleted align=center style='text-align:center'><span
style='font-family:Symbol;color:windowtext'>&middot;<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><span style='color:windowtext'>Low transmit and receive latencies
(3 clock cycles for transmit side, 7 clock cycles fo receive side)</span></p>

<p class=Bulleted align=center style='text-align:center'><span
style='font-family:Symbol;color:windowtext'>&middot;<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><span style='color:windowtext'>FCS inserting (CRC-32) to the transmitted
packet</span></p>

<p class=Bulleted align=center style='text-align:center'><span
style='font-family:Symbol;color:windowtext'>&middot;<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><span style='color:windowtext'>FCS checking (CRC-32) for the
received packet</span></p>

<p class=Bulleted align=center style='text-align:center'><span
style='font-family:Symbol;color:windowtext'>&middot;<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><span style='color:windowtext'>Not appending the zero padding in
the transmitted packet</span></p>

<p class=Bulleted align=center style='text-align:center'><span
style='font-family:Symbol;color:windowtext'>&middot;<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><span style='color:windowtext'>Not removing the zero padding from
the received packet</span></p>

<p class=Bulleted align=center style='text-align:center'><span
style='font-family:Symbol;color:windowtext'>&middot;<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><span style='color:windowtext'>Support the 1<sup>st</sup> byte
data on byte0 (bit[7:0]) or byte4 (bit[39:32]) of receive XGMII interface</span></p>

<p class=Bulleted><span style='color:windowtext'>&nbsp;</span></p>

<b><span style='font-size:10.0pt;font-family:"Helvetica",sans-serif;color:black'><br
clear=all style='page-break-before:always'>
</span></b>

<p class=MsoCaption align=center style='text-align:center;page-break-after:
avoid'><span style='color:windowtext'>Table </span><span
style='color:windowtext'>1</span><span style='color:windowtext'>: Example Implementation
Statistics for </span><span style='color:windowtext'>Ultrascale</span><span
style='color:windowtext'> device</span></p>

<div align=center>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0
 style='border-collapse:collapse;border:none'>
 <tr>
  <td style='border:solid black 1.0pt;border-bottom:solid maroon 1.5pt;
  padding:0cm 0cm 0cm 0cm'>
  <p class=CellHeading style='margin-top:3.0pt'><span style='color:windowtext'>Family</span></p>
  </td>
  <td style='border-top:solid black 1.0pt;border-left:none;border-bottom:solid maroon 1.5pt;
  border-right:solid black 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellHeading style='margin-top:3.0pt'><span style='color:windowtext'>Example
  Device</span></p>
  </td>
  <td valign=top style='border-top:solid black 1.0pt;border-left:none;
  border-bottom:solid maroon 1.5pt;border-right:solid black 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellHeading><span style='color:windowtext'>Fmax </span></p>
  <p class=CellHeading><span style='color:windowtext'>(MHz)</span></p>
  </td>
  <td valign=top style='border-top:solid black 1.0pt;border-left:none;
  border-bottom:solid maroon 1.5pt;border-right:solid black 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellHeading><span style='color:windowtext'>CLB Regs</span></p>
  </td>
  <td valign=top style='border-top:solid black 1.0pt;border-left:none;
  border-bottom:solid maroon 1.5pt;border-right:solid black 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellHeading><span style='color:windowtext'>CLB LUTs</span></p>
  </td>
  <td style='border-top:solid black 1.0pt;border-left:none;border-bottom:solid maroon 1.5pt;
  border-right:solid black 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellHeading><span style='color:windowtext'>CLB<sup>1</sup></span></p>
  </td>
  <td style='border-top:solid black 1.0pt;border-left:none;border-bottom:solid maroon 1.5pt;
  border-right:solid black 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellHeading style='margin-top:3.0pt'><span style='color:windowtext'>IOB</span></p>
  </td>
  <td style='border-top:solid black 1.0pt;border-left:none;border-bottom:solid maroon 1.5pt;
  border-right:solid black 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellHeading style='margin-top:3.0pt'><span style='color:windowtext'>BRAMTile<sup>2</sup></span></p>
  </td>
  <td valign=top style='border-top:solid black 1.0pt;border-left:none;
  border-bottom:solid maroon 1.5pt;border-right:solid black 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellHeading><span style='color:windowtext'>Design </span></p>
  <p class=CellHeading><span style='color:windowtext'>Tools</span></p>
  </td>
 </tr>
 <tr>
  <td valign=top style='border:solid windowtext 1.0pt;border-top:none;
  padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody style='margin-left:4.5pt'><span style='color:windowtext'>Kintex-Ultrascale</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody style='margin-left:.9pt'><span style='color:windowtext'>XCKU040FFVA1156-2E</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>156.25</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>1072</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>1873</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>326</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>-</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>-</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>Vivado2017.4</span></p>
  </td>
 </tr>
 <tr>
  <td valign=top style='border:solid windowtext 1.0pt;border-top:none;
  padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody style='margin-left:4.5pt'><span style='color:windowtext'>Zynq-Ultrascale+</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody style='margin-left:.9pt'><span style='color:windowtext'>XCZU9EG-FFVB1156-2-I</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>156.25</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>1072</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>1873</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>333</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>-</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>-</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>Vivado2017.4</span></p>
  </td>
 </tr>
 <tr>
  <td valign=top style='border:solid windowtext 1.0pt;border-top:none;
  padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody style='margin-left:4.5pt'><span style='color:windowtext'>Virtex-Ultrascale+</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody style='margin-left:.9pt'><span style='color:windowtext'>XCU9P-FLGA2104-2L</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>390.625</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>1075</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>1948</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>321</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>-</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>-</span></p>
  </td>
  <td valign=top style='border-top:none;border-left:none;border-bottom:solid windowtext 1.0pt;
  border-right:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>Vivado2017.4</span></p>
  </td>
 </tr>
</table>

</div>

<p class=MsoNormal align=center style='text-align:center'><span
style='font-size:8.0pt;color:windowtext'>Notes:</span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='font-size:8.0pt;color:windowtext'>1) Actual logic resource dependent on
percentage of unrelated logic</span></p>

<p class=Body align=center style='text-align:center'>&nbsp;</p>

<p class=Body align=center style='text-align:center;page-break-after:avoid'><img
width=493 height=254 src="dg_10g25gemacip_data_sheet_xilinx.files/image002.jpg"></p>

<p class=MsoCaption align=center style='text-align:center'>Figure 1:
10G25GEMAC IP Block Diagram</p>

<h1><a name="_Toc137814222">Applications</a></h1>

<p class=Body><span style='color:windowtext'>By using DG Network IP suite (TOE10G
IP, TOE25G IP, UDP10G IP and 10G25GEMACIP), the system implemented on FPGA can
transfer Ethernet packet via 10/25Gb Ethernet following TCP/IP protocol or UDP/IP
protocol with achieving good performance and small resource utilization. It is
the solution to implement Ethernet data streaming and monitoring system without
CPU and external memory usage.</span></p>

<p class=Body>&nbsp;</p>

<h1><a name="_Toc137814223">General Description</a></h1>

<p class=Body><a name="_Toc197221828"><span style='color:windowtext'>10G25GEMAC
IP implements the MAC layer for 10/25Gb Ethernet solution. Before transmitting
the packet from AXI4 stream interface to XGMII interface, the preamble, SFD,
and FCS are appended as the packet header by 10G25GEMAC IP. After end of packet
transmission, the interframe gap is appended as the footer to be the gap size
for each packet.</span></a></p>

<p class=Body><span style='color:windowtext'>On the other hand, the received
packet from XGMII interface is verified by 10G25GEMAC IP. The preamble, SFD,
and FCS are removed from the received packet before forwarding to AXI4 stream
interface. If the FCS is not correct, the IP asserts the error signal to AXI4
stream interface.</span></p>

<p class=Body><span style='color:windowtext'>Data input stream between start of
frame and end of frame on AXI4 stream interface must be valid every clock
because 10G25GEMAC IP does not include Tx buffer to pause data transmission to
10G/25G Ethernet PHY (PCS/PMA). Similar to transmit path, the received packet
from 10G/25G Ethernet PHY is forwarded to AXI4 stream interface continuously
because there is no internal buffer of receive path in 10G25GEMAC IP.</span></p>

<p class=Body><span style='color:windowtext'>10G25GEMAC IP does not support
zero padding function, so the user logic on AXI4 stream interface must append
the padding by itself for the small packet which is less than 60-byte size. 10G25GEMAC
IP supports receiving the packet from XGMII interface when the 1<sup>st</sup>
byte is placed on byte0 (xgmii_rxd[7:0]) and byte4 (xgmii_rxd[39:32]).
Otherwise, the received packet is ignored.</span></p>

<span style='font-size:10.0pt;font-family:"Helvetica",sans-serif'><br
clear=all style='page-break-before:always'>
</span>

<p class=Body><span style='color:windowtext'>&nbsp;</span></p>

<h1><a name="_Toc137814224">Functional Description</a></h1>

<p class=Body><a name="_Toc197221832"><span style='color:windowtext'>10G25GEMAC
IP </span></a><span style='color:windowtext'>is designed to support data
transmission in both directions at the same time. So, the logic to transmit
data and receive data is run independently</span>.</p>

<p class=Body>&nbsp;</p>

<h2><a name="_Toc137814225">Transmit Block</a></h2>

<h2 style='margin-left:36.0pt;text-indent:-18.0pt'><a name="_Toc137814226"><span
style='font-family:Symbol;font-weight:normal'>&middot;<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span>CRC Cal</a></h2>

<p class=Body style='margin-left:18.0pt'>This module is designed to calculate
32-bit CRC from 64-bit data, input from AXI4 stream interface. The polynomial
of CRC-32 to create FCS following IEEE802.3 standard is as follows.</p>

<p class=Body style='margin-left:18.0pt'><span style='color:windowtext'>P(X) =
X<sup>32</sup> + X<sup>26</sup> + X<sup>23</sup> + X<sup>22</sup> + X<sup>16</sup>
+ X<sup>12</sup> + X<sup>11</sup> + X<sup>10</sup> + X<sup>8</sup> + X<sup>7</sup>
+ X<sup>5</sup> + X<sup>4</sup> + X<sup>2</sup> + X<sup>1</sup> + 1</span></p>

<p class=Body style='margin-left:18.0pt'>FCS is appended to the packet as the
footer after finishing forwarding all data.</p>

<p class=Body style='margin-left:18.0pt'><span style='color:windowtext'>&nbsp;</span></p>

<h2 style='margin-left:36.0pt;text-indent:-18.0pt'><a name="_Toc137814227"><span
style='font-family:Symbol;font-weight:normal'>&middot;<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span>Frame Encoder</a></h2>

<p class=Body style='margin-left:18.0pt'><span style='color:windowtext'>This
module inserts the header and the footer to the transmit packet from AXI4
stream interface. 7-byte preamble and 1-byte SFD (Start of frame delimiter) are
appended as the header of the packet while 4-byte FCS and 1-byte EFD (End of
frame delimiter) are appended as the footer of the packet. After finishing one
frame, 12-Idle cycle is inserted to be IFG (interframe gap) between two
packets.</span></p>

<p class=Body style='margin-left:18.0pt'><span style='color:windowtext'>&nbsp;</span></p>

<h2 style='margin-left:36.0pt;text-indent:-18.0pt'><a name="_Toc137814228"><span
style='font-family:Symbol;font-weight:normal'>&middot;<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span>Tx Controller</a></h2>

<p class=Body style='margin-left:18.0pt'><span style='color:windowtext'>The
controller monitors the control signals on AXI4 stream interface. When the new
frame is found, it asserts the control signal to the frame encoder for
inserting the header and the footer into the frame. After that, the controller
deasserts ready signal on AXI4 stream interface for 3 clock cycles to finish
FCS, EFD and interframe gap insertion process.</span></p>

<p class=Body style='margin-left:18.0pt'><span style='color:windowtext'>&nbsp;</span></p>

<h2><a name="_Toc137814229">Receive Block</a></h2>

<h2 style='margin-left:36.0pt;text-indent:-18.0pt'><a name="_Toc137814230"><span
style='font-family:Symbol;font-weight:normal'>&middot;<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span>CRC Cal</a></h2>

<p class=Body style='margin-left:18.0pt'><span style='color:windowtext'>This
module is the same module as CRC Cal in Transmit Block. The FCS output from
this module is applied to verify the received packet. The error is asserted on
Rx AXI4 stream interface if the FCS in the received packet is not correct. </span></p>

<p class=Body style='margin-left:18.0pt'><span style='color:windowtext'>&nbsp;</span></p>

<h2 style='margin-left:36.0pt;text-indent:-18.0pt'><a name="_Toc137814231"><span
style='font-family:Symbol;font-weight:normal'>&middot;<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span>Frame Decoder</a></h2>

<p class=Body style='margin-left:18.0pt'><span style='color:windowtext'>The
data and control signals from XGMII interface are decoded to check</span> link
up status, start of frame and end of frame. The data type output from the
decoder is forwarded to Rx controller to validate the data orderring in the
packet. The received packet removing the header and the footer is rearranged to
align the 1<sup>st</sup> byte data of the packet on <span style='color:windowtext'>byte0</span>
only. So, the 1<sup>st</sup> byte data on AXI4 stream interface is always on
rx_axis_tdata[7:0].</p>

<br clear=all style='page-break-before:always'>

<p class=Body style='margin-left:18.0pt'>&nbsp;</p>

<h2 style='margin-left:36.0pt;text-indent:-18.0pt'><a name="_Toc137814232"><span
style='font-family:Symbol;font-weight:normal'>&middot;<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span>Rx Controller</a></h2>

<p class=Body style='margin-left:18.0pt'>The controller checks SFD and FCS in
the received packet. The controller asserts the data valid to AXI4 stream
interface when the packet header is correct. The error is asserted by the
controller when the FCS of the packet is not correct.</p>

<p class=Body style='margin-left:18.0pt'><span style='color:windowtext'>&nbsp;</span></p>

<h1><a name="_Toc137814233">User Logic</a></h1>

<p class=Body><span style='color:windowtext'>For transferring data by using
TCP/IP protocol or UDP/IP protocol, the user interface of 10G25GEMAC IP can be connected
with DG TOE10G IP for TCP/IP solution on 10Gb Ethernet, DG UDP10G IP for UDP/IP
solution on 10Gb Ethernet or DG TOE25G IP for TCP/IP solution on 25Gb Ethernet.</span></p>

<p class=Body><span style='color:windowtext'>More details of the IP are
described in the datasheet.</span></p>

<p class=Body><span style='color:windowtext'><a
href="https://dgway.com/products/IP/TOE10G-IP/dg_toe10gip_data_sheet_xilinx_en.pdf"><span
style='color:windowtext'>https://dgway.com/products/IP/TOE10G-IP/dg_toe10gip_data_sheet_xilinx_en.pdf</span></a></span></p>

<p class=Body><span style='color:windowtext'><a
href="https://dgway.com/products/IP/UDP10G-IP/dg_udp10gip_data_sheet_xilinx_en.pdf"><span
style='color:windowtext'>https://dgway.com/products/IP/UDP10G-IP/dg_udp10gip_data_sheet_xilinx_en.pdf</span></a></span></p>

<p class=Body><span style='color:windowtext'><a
href="https://dgway.com/products/IP/TOE25G-IP/dg_toe25gip_data_sheet_xilinx_en.pdf"><span
style='color:windowtext'>https://dgway.com/products/IP/TOE25G-IP/dg_toe25gip_data_sheet_xilinx_en.pdf</span></a></span></p>

<p class=Body>&nbsp;</p>

<h1><a name="_Toc137814234">10G/25G Ethernet PCS/PMA (10G/25G BASE-R)</a></h1>

<p class=Body><span style='color:windowtext'>10G/25G Gigabit Ethernet PCS/PMA (10G/25GBASE-R)
core is no charge Xilinx IP core. The interface with EMAC is 64-bit XGMII. Physical
interface is connected to SFP+/SFP28 optical module. For more details, please
download the IP datasheet from the following link.</span></p>

<p class=Body><span style='color:windowtext'><a
href="https://www.xilinx.com/products/intellectual-property/10gbase-r.html"><span
style='color:windowtext'>https://www.xilinx.com/products/intellectual-property/10gbase-r.html</span></a></span></p>

<p class=Body><span style='color:windowtext'><a
href="https://www.xilinx.com/products/intellectual-property/ef-di-25gemac.html"><span
style='color:windowtext'>https://www.xilinx.com/products/intellectual-property/ef-di-25gemac.html</span></a></span></p>

<b><span style='font-size:12.0pt;font-family:"Helvetica",sans-serif;color:maroon'><br
clear=all style='page-break-before:always'>
</span></b>

<h1><a name="_Toc137814235">Core I/O Signals</a> </h1>

<p class=Body><span style='color:windowtext'>Descriptions of all signal I/Os
are provided in</span> Table 3.</p>

<p class=MsoCaption align=center style='text-align:center;page-break-after:
avoid'><a name="_Ref332873418"></a><a name="_Ref395191487">Table </a>3:
Core I/O Signals</p>

<div align=center>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width="93%"
 style='width:93.28%;border-collapse:collapse;border:none'>
 <tr>
  <td width="20%" valign=bottom style='width:20.84%;border:solid windowtext 1.0pt;
  background:white;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellHeading style='margin-top:6.0pt'>Signal</p>
  </td>
  <td width="5%" valign=bottom style='width:5.3%;border:solid windowtext 1.0pt;
  border-left:none;background:white;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellHeading>Dir</p>
  </td>
  <td width="73%" valign=bottom style='width:73.86%;border:solid windowtext 1.0pt;
  border-left:none;background:white;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellHeading style='margin-top:6.0pt'>Description</p>
  </td>
 </tr>
 <tr>
  <td width="20%" valign=top style='width:20.84%;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>RstB</span></p>
  </td>
  <td width="5%" valign=top style='width:5.3%;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>In</span></p>
  </td>
  <td width="73%" valign=top style='width:73.86%;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Reset IP core. Active Low.</span></p>
  </td>
 </tr>
 <tr>
  <td width="20%" valign=top style='width:20.84%;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Clk</span></p>
  </td>
  <td width="5%" valign=top style='width:5.3%;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>In</span></p>
  </td>
  <td width="73%" valign=top style='width:73.86%;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Fixed clock frequency input,
  synchronous to XGMII interface.</span></p>
  <p class=CellBody><span style='color:windowtext'>390.625 MHz for 25GbE or 156.25
  MHz for 10GbE.</span></p>
  </td>
 </tr>
 <tr>
  <td width="20%" valign=top style='width:20.84%;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>IPVersion[31:0]</span></p>
  </td>
  <td width="5%" valign=top style='width:5.3%;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Out</span></p>
  </td>
  <td width="73%" valign=top style='width:73.86%;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>IP version number</span></p>
  </td>
 </tr>
 <tr>
  <td width="20%" valign=top style='width:20.84%;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Linkup</span></p>
  </td>
  <td width="5%" valign=top style='width:5.3%;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Out</span></p>
  </td>
  <td width="73%" valign=top style='width:73.86%;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Assert to 1 when Rx XGMII
  sends idle code (PHY initialization is finished).</span></p>
  </td>
 </tr>
 <tr>
  <td width="100%" colspan=3 valign=top style='width:100.0%;border:solid windowtext 1.0pt;
  border-top:none;background:maroon;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody align=center style='text-align:center'><b><span
  style='color:white'>AXI4 stream interface</span></b></p>
  </td>
 </tr>
 <tr>
  <td width="20%" valign=top style='width:20.84%;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>tx_axis_tdata[63:0]</span></p>
  </td>
  <td width="5%" valign=top style='width:5.3%;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody>In</p>
  </td>
  <td width="73%" valign=top style='width:73.86%;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>Transmitted
  data to AXI4 stream interface. Valid when tx_axis_tvalid is asserted to 1.</span></p>
  </td>
 </tr>
 <tr>
  <td width="20%" valign=top style='width:20.84%;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>tx_axis_tkeep[7:0]</span></p>
  </td>
  <td width="5%" valign=top style='width:5.3%;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>In</span></p>
  </td>
  <td width="73%" valign=top style='width:73.86%;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>Byte
  enable of 64-bit tx_axi_tdata. One bit is asserted to 1 when each byte is
  valid. </span></p>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>Bit[0],[1],[2],,[7]
  for tdata[7:0],[15:8],[23:16],,[63:56] respectively. </span></p>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>This
  signal must be equal to 0xFF to enable every data in the packet, except the
  last word which the data may be valid only some bytes. The byte enable of the
  last byte has 8 values, i.e. 0x01, 0x03, 0x07, 0x0F, 0x1F, 0x3F, 0x7F, and
  0xFF when last data is valid for 1 byte  8 byte. The signal is valid when tx_axis_tvalid
  is asserted to 1. </span></p>
  </td>
 </tr>
 <tr>
  <td width="20%" valign=top style='width:20.84%;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>tx_axis_tvalid</span></p>
  </td>
  <td width="5%" valign=top style='width:5.3%;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>In</span></p>
  </td>
  <td width="73%" valign=top style='width:73.86%;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>Transmitted
  data valid signal. Assert to 1 when tx_axis_tdata/tkeep are valid.</span></p>
  </td>
 </tr>
 <tr>
  <td width="20%" valign=top style='width:20.84%;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>tx_axis_tlast</span></p>
  </td>
  <td width="5%" valign=top style='width:5.3%;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>In</span></p>
  </td>
  <td width="73%" valign=top style='width:73.86%;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>Assert
  to 1 to indicate the final word in the frame. </span></p>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>Valid
  when tx_axis_tvalid is asserted to 1.</span></p>
  </td>
 </tr>
 <tr>
  <td width="20%" valign=top style='width:20.84%;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>tx_axis_tready</span></p>
  </td>
  <td width="5%" valign=top style='width:5.3%;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Out</span></p>
  </td>
  <td width="73%" valign=top style='width:73.86%;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>Handshaking
  signal. Asserted to 1 when tx_axis_tdata has been accepted. </span></p>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>This
  signal is not de-asserted to 0 when the packet is transmitting.</span></p>
  </td>
 </tr>
 <tr>
  <td width="20%" valign=top style='width:20.84%;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>rx_axis_tdata[63:0]</span></p>
  </td>
  <td width="5%" valign=top style='width:5.3%;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Out</span></p>
  </td>
  <td width="73%" valign=top style='width:73.86%;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>Received
  data. Valid when rx_axis_tvalid is asserted to 1.</span></p>
  </td>
 </tr>
 <tr>
  <td width="20%" valign=top style='width:20.84%;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>rx_axis_tkeep[7:0]</span></p>
  </td>
  <td width="5%" valign=top style='width:5.3%;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Out</span></p>
  </td>
  <td width="73%" valign=top style='width:73.86%;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>Received
  data byte enable. One bit is asserted to 1 when each byte is valid.</span></p>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>Bit[0],[1],[2],,[7]
  for tdata[7:0],[15:8],[23:16],,[63:56] respectively.</span></p>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>The
  signal is valid when rx_axis_tvalid is asserted to 1.</span></p>
  </td>
 </tr>
 <tr>
  <td width="20%" valign=top style='width:20.84%;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>rx_axis_tvalid</span></p>
  </td>
  <td width="5%" valign=top style='width:5.3%;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Out</span></p>
  </td>
  <td width="73%" valign=top style='width:73.86%;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>Received
  data valid signal. Assert to 1 when rx_axis_tdata/tkeep are valid.</span></p>
  </td>
 </tr>
 <tr>
  <td width="20%" valign=top style='width:20.84%;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>rx_axis_tlast</span></p>
  </td>
  <td width="5%" valign=top style='width:5.3%;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Out</span></p>
  </td>
  <td width="73%" valign=top style='width:73.86%;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>Assert
  to 1 to indicate the final word in the frame.</span></p>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>Valid
  when rx_axis_tvalid is asserted to 1.</span></p>
  </td>
 </tr>
 <tr>
  <td width="20%" valign=top style='width:20.84%;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>rx_axis_tuser</span></p>
  </td>
  <td width="5%" valign=top style='width:5.3%;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Out</span></p>
  </td>
  <td width="73%" valign=top style='width:73.86%;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>Asserted
  at the end of the frame to indicate that the frame has an error. </span></p>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>1:
  normal packet, 0: error packet. </span></p>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>Valid
  when rx_axis_tlast and rx_axis_tvalid are asserted to 1.</span></p>
  </td>
 </tr>
 <tr>
  <td width="100%" colspan=3 valign=top style='width:100.0%;border:solid windowtext 1.0pt;
  border-top:none;background:maroon;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody align=center style='text-align:center'><b><span
  style='font-family:"Arial",sans-serif;color:white'>XGMII interface</span></b></p>
  </td>
 </tr>
 <tr>
  <td width="20%" valign=top style='width:20.84%;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>xgmii_txd[63:0]</span></p>
  </td>
  <td width="5%" valign=top style='width:5.3%;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Out</span></p>
  </td>
  <td width="73%" valign=top style='width:73.86%;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>Transmit
  data to PHY</span></p>
  </td>
 </tr>
 <tr>
  <td width="20%" valign=top style='width:20.84%;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>xgmii_txc[7:0]</span></p>
  </td>
  <td width="5%" valign=top style='width:5.3%;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Out</span></p>
  </td>
  <td width="73%" valign=top style='width:73.86%;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>Transmit
  control to PHY</span></p>
  </td>
 </tr>
 <tr>
  <td width="20%" valign=top style='width:20.84%;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>xgmii_rxd[63:0]</span></p>
  </td>
  <td width="5%" valign=top style='width:5.3%;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>In</span></p>
  </td>
  <td width="73%" valign=top style='width:73.86%;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>Receive
  data from PHY</span></p>
  </td>
 </tr>
 <tr>
  <td width="20%" valign=top style='width:20.84%;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>xgmii_rxc[7:0]</span></p>
  </td>
  <td width="5%" valign=top style='width:5.3%;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>In</span></p>
  </td>
  <td width="73%" valign=top style='width:73.86%;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='font-family:"Arial",sans-serif;color:windowtext'>Receive
  control from PHY</span></p>
  </td>
 </tr>
</table>

</div>

<p class=Body>&nbsp;</p>

<b><span style='font-size:12.0pt;font-family:"Helvetica",sans-serif;color:maroon'><br
clear=all style='page-break-before:always'>
</span></b>

<h1><a name="_Toc137814236">Timing Diagram</a></h1>

<p class=MsoNormal>&nbsp;</p>

<h2><a name="_Toc137814237">IP Initialization</a></h2>

<p class=Body><span style='color:windowtext'>&nbsp;</span></p>

<p class=MsoNormal align=center style='text-align:center;page-break-after:avoid'><span
style='color:windowtext'><img border=0 width=382 height=195
src="dg_10g25gemacip_data_sheet_xilinx.files/image003.jpg"></span></p>

<p class=MsoCaption align=center style='text-align:center'><span
style='color:windowtext'>Figure </span><span
style='color:windowtext'>2</span><span style='color:windowtext'>: Linkup status</span></p>

<p class=Body><span style='color:windowtext'>After finishing reset sequence,
the IP monitors the received data from XGMII</span> interface. When PHY is not
ready, Fault code is returned from XGMII interface. After PHY finishes the
initialization, XGMII sends Idle code instead of Fault code. After that, the IP
asserts linkup <span style='color:windowtext'>to 1 and then asserts tx_axis_</span>tready
to 1. Finally, the IP is ready to transfer the packet between AXI4 stream
interface and XGMII interface.</p>

<br clear=all style='page-break-before:always'>

<p class=Body>&nbsp;</p>

<h2><a name="_Toc137814238">Transmit interface</a></h2>

<p class=Body align=center style='text-align:center;page-break-after:avoid'><img
border=0 width=624 height=424
src="dg_10g25gemacip_data_sheet_xilinx.files/image004.jpg"></p>

<p class=MsoCaption align=center style='text-align:center'><a
name="_Ref11341806"><span style='color:windowtext'>Figure </span></a><span style='color:windowtext'>3</span><span style='color:windowtext'>: Transmit
packet timing</span> diagram</p>

<p class=Body>The example to send the data stream from AXI4 stream to XGMII is
shown in <span style='color:windowtext'>Figure 3</span>.</p>

<p class=MsoNormal style='margin-left:36.0pt;text-indent:-18.0pt'>(1)<span
style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp; </span>The new packet is
found when tx_axis_tvalid is asserted to 1 and the IP is ready to receive
data (tx_axis_tready=1). Tkeep input from all data must be equal to 0xFF
because all 64-byte data from AXI4 stream must be valid, except the last data.
The last byte enable depends on the number of valid bytes of the last data on
AXI4 stream interface.</p>

<p class=MsoNormal style='margin-left:36.0pt;text-indent:-18.0pt'><span
style='color:windowtext'>(2)<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span>The IP starts the operation to calculate FCS (CRC-32) and appends
7-byte preamble with SFD to the packet as the 1<sup>st</sup> data.</p>

<p class=MsoNormal style='margin-left:36.0pt;text-indent:-18.0pt'><span
style='color:windowtext'>(3)<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><span style='color:windowtext'>The IP forwards the 1<sup>st</sup>
data from AXI4 stream to XGMII with 3 clock cycle latency time. TxC value
during data forwarding is always equal to 0x00, except the last data which depends
on tkeep input at the end of frame.</span></p>

<p class=MsoNormal style='margin-left:36.0pt;text-indent:-18.0pt'>(4)<span
style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp; </span><span
style='color:windowtext'>After the last data is found (detected by tvalid=1
and tlast=1), the IP ready (tx_axis_tready) is de-asserted to 0 for 3 clock
cycles. 3-clock cycle is the time for the IP inserting 4-byte FCS, EFD, and
12-byte Idle for IFG. Also, it is the time to compensate the run time for</span>
inserting 8-byte header (7-byte preamble and SFD).</p>

<p class=MsoNormal style='margin-left:36.0pt;text-indent:-18.0pt'>(5)<span
style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp; </span>The last data from
AXI4 stream is forwarded to XGMII. If the last data is not aligned to 8, the IP
appends the footer (4-byte FCS, EFD, and 12-byte Idle) to the remaining byte.
The remaining footer is transmitted to XGMII in the next clock.</p>

<p class=MsoNormal style='margin-left:36.0pt;text-indent:-18.0pt'>(6)<span
style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp; </span>The IP re-asserts
tready to 1 after de-asserting for 3 clock cycles.</p>

<p class=MsoNormal style='margin-left:36.0pt;text-indent:-18.0pt'><span
style='color:windowtext'>(7)<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span>The IP sends at least 12-byte Idle code and <span
style='color:windowtext'>waits for the new packet.</span></p>

<span style='font-size:10.0pt;font-family:"Helvetica",sans-serif;color:black'><br
clear=all style='page-break-before:always'>
</span>

<p class=Body align=center style='text-align:center;page-break-after:avoid'><img
border=0 width=445 height=300
src="dg_10g25gemacip_data_sheet_xilinx.files/image005.jpg"></p>

<p class=MsoCaption align=center style='text-align:center'><a
name="_Ref11683710"><span style='color:windowtext'>Figure </span></a><span style='color:windowtext'>4</span><span style='color:windowtext'>: Transmit
packet endian</span></p>

<p class=Body><span
style='color:windowtext'>Figure 4</span><span style='color:windowtext'> shows
more details of the endian relation between the data input from AXI4 stream
interface and the data output to XGMII interface. The endian of the data does
not change. After sending Idle code, Preamble and SFD, byte0 of the 1<sup>st</sup>
data (D0[7:0]) is placed on XGMII_TxD[7:0], byte1 on XGMII_TxD[15:8], and so
on.</span></p>

<p class=Body>&nbsp;</p>

<br clear=all style='page-break-before:always'>

<p class=Body><span style='color:windowtext'>&nbsp;</span></p>

<h2><a name="_Toc137814239">Receive Interface</a></h2>

<p class=Body align=center style='text-align:center;page-break-after:avoid'><span
style='color:windowtext'><img border=0 width=623 height=405
src="dg_10g25gemacip_data_sheet_xilinx.files/image006.jpg"></span></p>

<p class=MsoCaption align=center style='text-align:center'><a
name="_Ref11412988"><span style='color:windowtext'>Figure </span></a><span style='color:windowtext'>5</span><span style='color:windowtext'>: Received packet
timing diagram when the 1st data is on byte0</span></p>

<p class=Body align=center style='text-align:center;page-break-after:avoid'><span
style='color:windowtext'><img border=0 width=425 height=313
src="dg_10g25gemacip_data_sheet_xilinx.files/image007.jpg"></span></p>

<p class=MsoCaption align=center style='text-align:center'><a
name="_Ref11412996"><span style='color:windowtext'>Figure </span></a><span style='color:windowtext'>6</span><span style='color:windowtext'>: Received
packet timing diagram when the 1st data is on byte4</span></p>

<span style='font-size:10.0pt;font-family:"Helvetica",sans-serif'><br
clear=all style='page-break-before:always'>
</span>

<p class=Body><span style='color:windowtext'>The examples to receive the data
stream from XGMII to AXI4 stream are shown in </span><span
style='color:windowtext'>Figure 5</span><span style='color:windowtext'> and </span><span style='color:windowtext'>Figure 6</span><span style='color:windowtext'>. Two
examples are displayed to show the different format of the 1<sup>st</sup> byte
data which may be placed on byte0 or byte4. Though the 1<sup>st</sup> data position
is different, the latency of the output (measured from the 1<sup>st</sup> data)
in both examples are equal to 7 clock cycles. The details of timing diagram is
as follows.</span></p>

<p class=MsoNormal style='margin-left:36.0pt;text-indent:-18.0pt'><span
style='color:windowtext'>(1)<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><span style='color:windowtext'>The IP detects SFD code on XGMII
interface. The IP rearranges the received packet following the position of the
SFD code. The 1<sup>st</sup> data is received on XGMII_Rx bus in the next clock
for 8-byte (</span><span
style='color:windowtext'>Figure 5</span><span style='color:windowtext'>) or
4-byte (</span><span
style='color:windowtext'>Figure 6</span><span style='color:windowtext'>).</span></p>

<p class=MsoNormal style='margin-left:36.0pt;text-indent:-18.0pt'><span
style='color:windowtext'>(2)<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><span style='color:windowtext'>After receiving the 1<sup>st</sup>
data, the IP sends the 1<sup>st</sup> data which is reformatted to place the 1<sup>st</sup>
byte on byte0 only with 7-clock cycle latency time. Tkeep is always equal to
0xFF, except the last data which depends on the number of valid bytes.</span></p>

<p class=MsoNormal style='margin-left:36.0pt;text-indent:-18.0pt'><span
style='color:windowtext'>(3)<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><span style='color:windowtext'>After the IP detects EFD code on
XGMII interface, FCS is loaded to compare with the calculated FCS value.</span></p>

<p class=MsoNormal style='margin-left:36.0pt;text-indent:-18.0pt'><span
style='color:windowtext'>(4)<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><span style='color:windowtext'>After that, the IP asserts
rx_axis_tlast and tvalid to 1 with the last data on tdata bus. In this clock,
rx_axis_tuser is asserted to 1 if the received FCS is equal to the calculated
FCS. Otherwise, tuser is de-asserted to 0 for error status. </span></p>

<p class=Body><span style='color:windowtext'>After the IP sends the last data,
rx_axis_tvalid is de-asserted to 0 at least 2 clock cycles which is the time
for removing preamble, SFD, EFD, and IFG from XGMII received data.</span></p>

<p class=Body><span style='color:windowtext'>&nbsp;</span></p>

<p class=Body align=center style='text-align:center;page-break-after:avoid'><span
style='color:windowtext'><img border=0 width=389 height=294
src="dg_10g25gemacip_data_sheet_xilinx.files/image008.jpg"></span></p>

<p class=MsoCaption align=center style='text-align:center'><span
style='color:windowtext'>Figure </span><span
style='color:windowtext'>7</span><span style='color:windowtext'>: Received
packet endian</span></p>

<p class=Body><span style='color:windowtext'>Similar to Tx path, the endian of
the data input from XGMII interface to the data output of AXI4 stream interface
does not change.</span></p>

<b><span style='font-size:12.0pt;font-family:"Helvetica",sans-serif;color:maroon'><br
clear=all style='page-break-before:always'>
</span></b>

<h1><a name="_Toc137814240">Verification Methods</a></h1>

<p class=Body><span style='color:windowtext'>The 10G25GEMAC IP Core
functionality was verified by simulation and also proved on real board design
by using KCU105, ZCU106 and VCU118 evaluation board.</span></p>

<p class=Body><span style='color:windowtext'>&nbsp;</span></p>

<h1><a name="_Toc137814241">Recommended Design Experience</a></h1>

<p class=Body>User must be familiar with HDL design methodology to integrate
this IP into the design. </p>

<p class=Body>&nbsp;</p>

<h1><a name="_Toc137814242">Ordering Information</a></h1>

<p class=Body>This product is available directly from Design Gateway Co., Ltd.
Please contact Design Gatway Co., Ltd. for pricing and additional information
about this product using the contact information on the front page of this
datasheet.</p>

<h1><a name="_Toc137814243">Revision History</a></h1>

<div align=center>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=667
 style='width:500.3pt;border-collapse:collapse;border:none'>
 <tr>
  <td width=80 valign=top style='width:59.9pt;border:solid windowtext 1.0pt;
  border-bottom:double windowtext 1.5pt;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>Revision</span></p>
  </td>
  <td width=80 valign=top style='width:59.9pt;border-top:solid windowtext 1.0pt;
  border-left:none;border-bottom:double windowtext 1.5pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>Date</span></p>
  </td>
  <td width=507 valign=top style='width:380.5pt;border-top:solid windowtext 1.0pt;
  border-left:none;border-bottom:double windowtext 1.5pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>Description</span></p>
  </td>
 </tr>
 <tr>
  <td width=80 valign=top style='width:59.9pt;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>1.0</span></p>
  </td>
  <td width=80 valign=top style='width:59.9pt;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Jul-3-2019</span></p>
  </td>
  <td width=507 valign=top style='width:380.5pt;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>New release</span></p>
  </td>
 </tr>
 <tr>
  <td width=80 valign=top style='width:59.9pt;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>1.1</span></p>
  </td>
  <td width=80 valign=top style='width:59.9pt;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Jul-21-2020</span></p>
  </td>
  <td width=507 valign=top style='width:380.5pt;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Add IPVersion signal and support
  25Gb Ethernet</span></p>
  </td>
 </tr>
 <tr>
  <td width=80 valign=top style='width:59.9pt;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>1.2</span></p>
  </td>
  <td width=80 valign=top style='width:59.9pt;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Aug-1</span><span
  style='color:windowtext'>9</span><span style='color:windowtext'>-2020</span></p>
  </td>
  <td width=507 valign=top style='width:380.5pt;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Rename IP from TenGEMAC IP
  to 10G25GEMAC IP</span></p>
  </td>
 </tr>
 <tr>
  <td width=80 valign=top style='width:59.9pt;border:solid windowtext 1.0pt;
  border-top:none;padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody align=center style='text-align:center'><span
  style='color:windowtext'>1.3</span></p>
  </td>
  <td width=80 valign=top style='width:59.9pt;border-top:none;border-left:none;
  border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Aug-24-2020</span></p>
  </td>
  <td width=507 valign=top style='width:380.5pt;border-top:none;border-left:
  none;border-bottom:solid windowtext 1.0pt;border-right:solid windowtext 1.0pt;
  padding:0cm 5.4pt 0cm 5.4pt'>
  <p class=CellBody><span style='color:windowtext'>Update company information</span></p>
  </td>
 </tr>
</table>

</div>

<p class=Body><span style='color:windowtext'>&nbsp;</span></p>

<p class=Body>&nbsp;</p>

</div>

</body>

</html>
