{"ygPerms":{"resourceCapabilityList":[{"resourceType":"GROUP","capabilities":[{"name":"READ"},{"name":"WELCOME_MSG"}]},{"resourceType":"PHOTO","capabilities":[{"name":"READ"},{"name":"UPLOAD"},{"name":"UPLOADTEMP"}]},{"resourceType":"FILE","capabilities":[{"name":"READ"},{"name":"CREATE"}]},{"resourceType":"MEMBER","capabilities":[{"name":"READ"}]},{"resourceType":"LINK","capabilities":[{"name":"CREATE"},{"name":"READ"}]},{"resourceType":"CALENDAR","capabilities":[{"name":"READ"}]},{"resourceType":"DATABASE","capabilities":[{"name":"READ_DATA"},{"name":"READ"},{"name":"CREATE"}]},{"resourceType":"POLL","capabilities":[{"name":"READ"},{"name":"VOTE"},{"name":"CREATE"}]},{"resourceType":"MESSAGE","capabilities":[{"name":"CREATE"},{"name":"READ"}]},{"resourceType":"PENDING_MESSAGE","capabilities":[]},{"resourceType":"ATTACHMENTS","capabilities":[{"name":"READ"}]},{"resourceType":"PHOTOMATIC_ALBUMS","capabilities":[{"name":"READ"},{"name":"UPLOAD"}]},{"resourceType":"MEMBERSHIP_TYPE","capabilities":[{"name":"READ"}]},{"resourceType":"POST","capabilities":[{"name":"READ"},{"name":"CREATE"}]},{"resourceType":"PIN","capabilities":[{"name":"DELETE"},{"name":"READ"},{"name":"UPDATE"},{"name":"CREATE"}]}],"subStatus":"NORMAL","groupUrl":"ar.groups.yahoo.com","intlCode":"ar"},"comscore":"pageview_candidate","ygData":{"userId":145123626,"authorName":"Sergio J. de los Santos","from":"&quot;Sergio J. de los Santos&quot; &lt;sergiojdelos@...&gt;","profile":"sergiojdelos","replyTo":"LIST","senderId":"YQy8TxdTiQr_Pv82fUo1nK1sPJjbIqC5N3NFiuSVWmED0sx5chUXtzQ77afS2ehnTMwQ_TbuZTwM8GSXENeDpBzTr-oL1S0bLh9yPkCL-hiyFJKWEBOhWg_PBXI","spamInfo":{"isSpam":false,"reason":"0"},"subject":"RE: Re: [JuegosAr] susc procesadores de 64","postDate":"1098465070","msgId":11816,"canDelete":false,"contentTrasformed":false,"systemMessage":false,"headers":{"inReplyToHeader":"PE9CRU5MQUlETUFETEpNSklFS0pBQUVKRUhFQUEuamF2aWVyQHNhYmFyYXNhLmNvbT4="},"prevInTopic":11812,"nextInTopic":11902,"prevInTime":11815,"nextInTime":11817,"topicId":11798,"numMessagesInTopic":11,"msgSnippet":"Bueno acabo de leer que VIA ya anuncio su Micro x86 - 64bits llamado “Isaiah”, asi que parece que ya nadie piensa que el 32bits puro dure mucho… _____ ","rawEmail":"Return-Path: &lt;sergiojdelos@...&gt;\r\nX-Sender: sergiojdelos@...\r\nX-Apparently-To: JuegosAR@...\r\nReceived: (qmail 65349 invoked from network); 22 Oct 2004 17:09:51 -0000\r\nReceived: from unknown (66.218.66.218)\n  by m6.grp.scd.yahoo.com with QMQP; 22 Oct 2004 17:09:51 -0000\r\nReceived: from unknown (HELO smtp205.mail.sc5.yahoo.com) (216.136.129.95)\n  by mta3.grp.scd.yahoo.com with SMTP; 22 Oct 2004 17:09:51 -0000\r\nReceived: from unknown (HELO enanor) (sergiojdelos@200.42.82.173 with login)\n  by smtp205.mail.sc5.yahoo.com with SMTP; 22 Oct 2004 17:09:42 -0000\r\nTo: &lt;JuegosAR@...&gt;\r\nDate: Fri, 22 Oct 2004 14:11:10 -0300\r\nMIME-Version: 1.0\r\nContent-Type: multipart/alternative;\n\tboundary=&quot;----=_NextPart_000_002F_01C4B840.FD42FCE0&quot;\r\nX-Mailer: Microsoft Office Outlook, Build 11.0.6353\r\nIn-Reply-To: &lt;OBENLAIDMADLJMJIEKJAAEJEHEAA.javier@...&gt;\r\nthread-index: AcS4RcweDkfRiiCMTMOq6ZyrU35dOwAFAZNg\r\nX-MimeOLE: Produced By Microsoft MimeOLE V6.00.2800.1441\r\nX-eGroups-Remote-IP: 216.136.129.95\r\nFrom: &quot;Sergio J. de los Santos&quot; &lt;sergiojdelos@...&gt;\r\nSubject: RE: Re: [JuegosAr] susc procesadores de 64\r\nX-Yahoo-Group-Post: member; u=145123626\r\nX-Yahoo-Profile: sergiojdelos\r\n\r\n\r\n------=_NextPart_000_002F_01C4B840.FD42FCE0\r\nContent-Type: text/plain;\n\tcharset=&quot;iso-8859-1&quot;\r\nContent-Transfer-Encoding: quoted-printable\r\n\r\nBueno acabo de leer que VIA ya anuncio su Micro x86 - 64bits llamado\n=93Isa=\r\niah=94, asi que parece que ya nadie piensa que el 32bits puro dure mucho=85=\r\n\n\n \n\n  _____  \n\nFrom: Javier F. Otaegui [mailto:javier@...] \nSent:=\r\n Friday, October 22, 2004 11:29 AM\nTo: JuegosAR@...\nSubject:=\r\n RE: Re: [JuegosAr] susc procesadores de 64\n\n \n\nEs un cambio _radical_\n\nAlg=\r\nuien que sepa bien de procesadores Intel te lo puede explicar con mejores\nd=\r\netalles (mas exactos), pero para que te des una idea, una instruccion X de\n=\r\nassembler, en 32 bits, tiene n bits destinados a reconocer dicha funcion\n(q=\r\nue es CISC son muchas y variadas), y luego, los bits que sobran, se\n_pueden=\r\n_ utilizar para pasar parametros (los parametros son o bien numeros\ninmedia=\r\ntos o direcciones de registros o direcciones de memoria).\n\nEn 32 bits, imag=\r\ninate que la codificacion de las instrucciones se lleva los\nprimeros 16 bit=\r\ns (por decir algo, desconozco la arquitectura intel cuantos\nbits usa), te q=\r\nuedan solo 16 bits para parametros. Si tu parametro tiene m=E1s\nprecision q=\r\nue los 16 bits que te sobran, vas a tener que utilizar otra\ninstruccion que=\r\n consume dos ints: el primero para la instruccion y el\nsegundo para el para=\r\nmetro.\n\nSaltando a 64 bits, pasar=EDas de tener dichos 16 a tener 48 bits p=\r\nara\nparametros inmediatos y direcciones de registros. Esto se ve reflejado =\r\nen\nuna cantidad mucho menor de ints por cada instruccion (y mas en\ninstrucc=\r\niones intel que pueden recibir muchos y variados parametros). Esto\nhace que=\r\n la cantidad de ints/instruccion tienda mas a 1, aumentando asi\nconsiderabl=\r\nemente la velocidad de procesamiento.\n\nTambi=E9n, se pueden utilizar muchos=\r\n de los bits adicionales (ya que tenemos\nnu monton), para indicar m=E1scara=\r\ns condicionales para ejecutar dicha\ncondicion o no (esto lo hace ARM, no se=\r\n si AMD64 lo har=E1 tambien, estimo que\nsi).\n\nEs decir, en vez de tener un =\r\nbranch por si o por no, y correr una\ninstruccion o saltar a la siguiente, u=\r\nno se ahorraria el branch y tendria\ndentro de la misma instruccion la condi=\r\ncion. De esta manera se optimizar el\npipeline (ya que no tiene que consider=\r\nar tanto branching), reflejandose en\nun boost de performance inigualable.\n\n=\r\nPero bueno, repito, desconozco los detalles concretos que brinda AMD, estos=\r\n\nson los beneficios desde lo &quot;teorico&quot;. Por supuesto que mientras mas\nregis=\r\ntros, aun mas podra optimizar el compilador, y ser aun mas rapido.\n\nSe que =\r\ntambien los AMD64 traen una tecnologia de serializacion de los buses,\nque s=\r\ne ve reflejado en circuitos mas cortos y por lo tanto mas rapidos, pero\ndes=\r\nconozco datos reales de benchmarkings.\n\nSaludos!,\n\nJavier.\n\n\n\n\n\n\r\n------=_NextPart_000_002F_01C4B840.FD42FCE0\r\nContent-Type: text/html;\n\tcharset=&quot;iso-8859-1&quot;\r\nContent-Transfer-Encoding: quoted-printable\r\n\r\n&lt;html xmlns:v=3D&quot;urn:schemas-microsoft-com:vml&quot; xmlns:o=3D&quot;urn:schemas-micr=\r\nosoft-com:office:office&quot; xmlns:w=3D&quot;urn:schemas-microsoft-com:office:word&quot; =\r\nxmlns:st1=3D&quot;urn:schemas-microsoft-com:office:smarttags&quot; xmlns=3D&quot;http://ww=\r\nw.w3.org/TR/REC-html40&quot;&gt;\n\n&lt;head&gt;\n&lt;meta http-equiv=3DContent-Type content=3D=\r\n&quot;text/html; charset=3Diso-8859-1&quot;&gt;\n&lt;meta name=3DGenerator content=3D&quot;Micros=\r\noft Word 11 (filtered medium)&quot;&gt;\n&lt;!--[if !mso]&gt;\n&lt;style&gt;\nv&#92;:* {behavior:url(#=\r\ndefault#VML);}\no&#92;:* {behavior:url(#default#VML);}\nw&#92;:* {behavior:url(#defau=\r\nlt#VML);}\n.shape {behavior:url(#default#VML);}\n&lt;/style&gt;\n&lt;![endif]--&gt;&lt;o:Smar=\r\ntTagType\n namespaceuri=3D&quot;urn:schemas-microsoft-com:office:smarttags&quot; name=\r\n=3D&quot;country-region&quot;/&gt;\n&lt;o:SmartTagType namespaceuri=3D&quot;urn:schemas-microsoft=\r\n-com:office:smarttags&quot;\n name=3D&quot;place&quot;/&gt;\n&lt;o:SmartTagType namespaceuri=3D&quot;ur=\r\nn:schemas-microsoft-com:office:smarttags&quot;\n name=3D&quot;PersonName&quot;/&gt;\n&lt;!--[if !m=\r\nso]&gt;\n&lt;style&gt;\nst1&#92;:*{behavior:url(#default#ieooui) }\n&lt;/style&gt;\n&lt;![endif]--&gt;\n&lt;=\r\nstyle&gt;\n&lt;!--\n /* Font Definitions */\n @font-face\n\t{font-family:Wingdings;\n\tp=\r\nanose-1:5 0 0 0 0 0 0 0 0 0;}\n@font-face\n\t{font-family:Tahoma;\n\tpanose-1:2 =\r\n11 6 4 3 5 4 4 2 4;}\n /* Style Definitions */\n p.MsoNormal, li.MsoNormal, d=\r\niv.MsoNormal\n\t{margin:0in;\n\tmargin-bottom:.0001pt;\n\tfont-size:12.0pt;\n\tfont=\r\n-family:&quot;Times New Roman&quot;;}\na:link, span.MsoHyperlink\n\t{color:blue;\n\ttext-d=\r\necoration:underline;}\na:visited, span.MsoHyperlinkFollowed\n\t{color:blue;\n\tt=\r\next-decoration:underline;}\ntt\n\t{font-family:&quot;Courier New&quot;;}\nspan.EmailStyle=\r\n18\n\t{mso-style-type:personal-reply;\n\tfont-family:Arial;\n\tcolor:navy;}\n@page=\r\n Section1\n\t{size:8.5in 11.0in;\n\tmargin:1.0in 1.25in 1.0in 1.25in;}\ndiv.Sect=\r\nion1\n\t{page:Section1;}\n /* List Definitions */\n @list l0\n\t{mso-list-id:2132=\r\n04439;\n\tmso-list-template-ids:1535310500;}\n@list l0:level1\n\t{mso-level-numb=\r\ner-format:bullet;\n\tmso-level-text:&#92;F0B7;\n\tmso-level-tab-stop:.5in;\n\tmso-lev=\r\nel-number-position:left;\n\ttext-indent:-.25in;\n\tmso-ansi-font-size:10.0pt;\n\t=\r\nfont-family:Symbol;}\nol\n\t{margin-bottom:0in;}\nul\n\t{margin-bottom:0in;}\n--&gt;\n=\r\n&lt;/style&gt;\n\n&lt;/head&gt;\n\n&lt;body lang=3DEN-US link=3Dblue vlink=3Dblue&gt;\n\n&lt;div class=\r\n=3DSection1&gt;\n\n&lt;p class=3DMsoNormal&gt;&lt;font size=3D2 color=3Dnavy face=3DArial=\r\n&gt;&lt;span lang=3DES-AR\nstyle=3D&#39;font-size:10.0pt;font-family:Arial;color:navy&#39;=\r\n&gt;Bueno acabo de leer que\nVIA ya anuncio su Micro x86 - 64bits llamado &#822=\r\n0;Isaiah&#8221;, asi que\nparece que ya nadie piensa que el 32bits puro dure=\r\n mucho&#8230;&lt;o:p&gt;&lt;/o:p&gt;&lt;/span&gt;&lt;/font&gt;&lt;/p&gt;\n\n&lt;p class=3DMsoNormal&gt;&lt;font size=\r\n=3D2 color=3Dnavy face=3DArial&gt;&lt;span lang=3DES-AR\nstyle=3D&#39;font-size:10.0pt=\r\n;font-family:Arial;color:navy&#39;&gt;&lt;o:p&gt;&nbsp;&lt;/o:p&gt;&lt;/span&gt;&lt;/font&gt;&lt;/p&gt;\n\n&lt;div&gt;\n\n=\r\n&lt;div class=3DMsoNormal align=3Dcenter style=3D&#39;text-align:center&#39;&gt;&lt;font siz=\r\ne=3D3\nface=3D&quot;Times New Roman&quot;&gt;&lt;span style=3D&#39;font-size:12.0pt&#39;&gt;\n\n&lt;hr size=\r\n=3D2 width=3D&quot;100%&quot; align=3Dcenter tabindex=3D-1&gt;\n\n&lt;/span&gt;&lt;/font&gt;&lt;/div&gt;\n\n&lt;p=\r\n class=3DMsoNormal&gt;&lt;b&gt;&lt;font size=3D2 face=3DTahoma&gt;&lt;span style=3D&#39;font-size=\r\n:10.0pt;\nfont-family:Tahoma;font-weight:bold&#39;&gt;From:&lt;/span&gt;&lt;/font&gt;&lt;/b&gt;&lt;font =\r\nsize=3D2\nface=3DTahoma&gt;&lt;span style=3D&#39;font-size:10.0pt;font-family:Tahoma&#39;&gt;=\r\n Javier F.\nOtaegui [mailto:javier@...] &lt;br&gt;\n&lt;b&gt;&lt;span style=3D&#39;font=\r\n-weight:bold&#39;&gt;Sent:&lt;/span&gt;&lt;/b&gt; Friday, October 22, 2004\n11:29 AM&lt;br&gt;\n&lt;b&gt;&lt;sp=\r\nan style=3D&#39;font-weight:bold&#39;&gt;To:&lt;/span&gt;&lt;/b&gt; &lt;st1:PersonName w:st=3D&quot;on&quot;&gt;Ju=\r\negosAR@...&lt;/st1:PersonName&gt;&lt;br&gt;\n&lt;b&gt;&lt;span style=3D&#39;font-weigh=\r\nt:bold&#39;&gt;Subject:&lt;/span&gt;&lt;/b&gt; RE: Re: [JuegosAr] susc\nprocesadores de 64&lt;/spa=\r\nn&gt;&lt;/font&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;\n\n&lt;/div&gt;\n\n&lt;p class=3DMsoNormal&gt;&lt;font size=3D3 face=\r\n=3D&quot;Times New Roman&quot;&gt;&lt;span style=3D&#39;font-size:\n12.0pt&#39;&gt;&lt;o:p&gt;&nbsp;&lt;/o:p&gt;&lt;/s=\r\npan&gt;&lt;/font&gt;&lt;/p&gt;\n\n&lt;p class=3DMsoNormal&gt;&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier Ne=\r\nw&quot;&gt;&lt;span style=3D&#39;font-size:\n10.0pt&#39;&gt;Es un cambio _radical_&lt;/span&gt;&lt;/font&gt;&lt;/=\r\ntt&gt;&lt;br&gt;\n&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font-si=\r\nze:10.0pt&#39;&gt;Alguien que\nsepa bien de procesadores Intel te lo puede explicar=\r\n con mejores&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;=\r\n&gt;&lt;span style=3D&#39;font-size:10.0pt&#39;&gt;detalles\n(mas exactos), pero para que te =\r\ndes una idea, una instruccion X de&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D=\r\n2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font-size:10.0pt&#39;&gt;assembler,\nen 32 bi=\r\nts, tiene n bits destinados a reconocer dicha funcion&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br=\r\n&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font-size:10.0pt&#39;&gt;=\r\n(que es CISC\nson muchas y variadas), y luego, los bits que sobran, se&lt;/span=\r\n&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;fo=\r\nnt-size:10.0pt&#39;&gt;_pueden_\nutilizar para pasar parametros (los parametros son=\r\n o bien numeros&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier N=\r\new&quot;&gt;&lt;span style=3D&#39;font-size:10.0pt&#39;&gt;inmediatos o\ndirecciones de registros =\r\no direcciones de memoria).&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 f=\r\nace=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font-size:10.0pt&#39;&gt;En 32 bits,\nimaginate =\r\nque la codificacion de las instrucciones se lleva los&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br=\r\n&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font-size:10.0pt&#39;&gt;=\r\nprimeros 16\nbits (por decir algo, desconozco la arquitectura intel cuantos&lt;=\r\n/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=\r\n=3D&#39;font-size:10.0pt&#39;&gt;bits &lt;st1:country-region\nw:st=3D&quot;on&quot;&gt;&lt;st1:place w:st=\r\n=3D&quot;on&quot;&gt;usa&lt;/st1:place&gt;&lt;/st1:country-region&gt;), te quedan\nsolo 16 bits para =\r\nparametros. Si tu parametro tiene m=E1s&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font si=\r\nze=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font-size:10.0pt&#39;&gt;precision\nque =\r\nlos 16 bits que te sobran, vas a tener que utilizar otra&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;=\r\n&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font-size:10.0p=\r\nt&#39;&gt;instruccion\nque consume dos ints: el primero para la instruccion y el&lt;/s=\r\npan&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D=\r\n&#39;font-size:10.0pt&#39;&gt;segundo para\nel parametro.&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;br&gt;\n&lt;=\r\ntt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font-size:10.0pt&#39;&gt;Sal=\r\ntando a\n64 bits, pasar=EDas de tener dichos 16 a tener 48 bits para&lt;/span&gt;&lt;=\r\n/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font=\r\n-size:10.0pt&#39;&gt;parametros\ninmediatos y direcciones de registros. Esto se ve =\r\nreflejado en&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;=\r\n&gt;&lt;span style=3D&#39;font-size:10.0pt&#39;&gt;una cantidad\nmucho menor de ints por cada=\r\n instruccion (y mas en&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Co=\r\nurier New&quot;&gt;&lt;span style=3D&#39;font-size:10.0pt&#39;&gt;instrucciones\nintel que pueden =\r\nrecibir muchos y variados parametros). Esto&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;fon=\r\nt size=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font-size:10.0pt&#39;&gt;hace que l=\r\na\ncantidad de ints/instruccion tienda mas a 1, aumentando asi&lt;/span&gt;&lt;/font&gt;=\r\n&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font-size:=\r\n10.0pt&#39;&gt;considerablemente\nla velocidad de procesamiento.&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;=\r\n&lt;br&gt;\n&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font-size:=\r\n10.0pt&#39;&gt;Tambi=E9n, se pueden\nutilizar muchos de los bits adicionales (ya qu=\r\ne tenemos&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;&gt;&lt;s=\r\npan style=3D&#39;font-size:10.0pt&#39;&gt;nu monton),\npara indicar m=E1scaras condicio=\r\nnales para ejecutar dicha&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D=\r\n&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font-size:10.0pt&#39;&gt;condicion o\nno (esto lo hace=\r\n ARM, no se si AMD64 lo har=E1 tambien, estimo que&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;=\r\ntt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font-size:10.0pt&#39;&gt;si)=\r\n.&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span=\r\n style=3D&#39;font-size:10.0pt&#39;&gt;Es decir, en\nvez de tener un branch por si o po=\r\nr no, y correr una&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courie=\r\nr New&quot;&gt;&lt;span style=3D&#39;font-size:10.0pt&#39;&gt;instruccion\no saltar a la siguiente=\r\n, uno se ahorraria el branch y tendria&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font siz=\r\ne=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font-size:10.0pt&#39;&gt;dentro de la\nmi=\r\nsma instruccion la condicion. De esta manera se optimizar el&lt;/span&gt;&lt;/font&gt;&lt;=\r\n/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font-size:1=\r\n0.0pt&#39;&gt;pipeline (ya\nque no tiene que considerar tanto branching), reflejand=\r\nose en&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span=\r\n style=3D&#39;font-size:10.0pt&#39;&gt;un boost de\nperformance inigualable.&lt;/span&gt;&lt;/fo=\r\nnt&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;fo=\r\nnt-size:10.0pt&#39;&gt;Pero bueno,\nrepito, desconozco los detalles concretos que b=\r\nrinda AMD, estos&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier =\r\nNew&quot;&gt;&lt;span style=3D&#39;font-size:10.0pt&#39;&gt;son los\nbeneficios desde lo &quot;teo=\r\nrico&quot;. Por supuesto que mientras mas&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font =\r\nsize=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font-size:10.0pt&#39;&gt;registros,\na=\r\nun mas podra optimizar el compilador, y ser aun mas rapido.&lt;/span&gt;&lt;/font&gt;&lt;/=\r\ntt&gt;&lt;br&gt;\n&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font-si=\r\nze:10.0pt&#39;&gt;Se que tambien\nlos AMD64 traen una tecnologia de serializacion d=\r\ne los buses,&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;=\r\n&gt;&lt;span style=3D&#39;font-size:10.0pt&#39;&gt;que se ve\nreflejado en circuitos mas cort=\r\nos y por lo tanto mas rapidos, pero&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;tt&gt;&lt;font size=\r\n=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font-size:10.0pt&#39;&gt;desconozco\ndatos=\r\n reales de benchmarkings.&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 fa=\r\nce=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font-size:10.0pt&#39;&gt;Saludos!,&lt;/span&gt;&lt;/font&gt;=\r\n&lt;/tt&gt;&lt;br&gt;\n&lt;br&gt;\n&lt;tt&gt;&lt;font size=3D2 face=3D&quot;Courier New&quot;&gt;&lt;span style=3D&#39;font-=\r\nsize:10.0pt&#39;&gt;Javier.&lt;/span&gt;&lt;/font&gt;&lt;/tt&gt;&lt;br&gt;\n&lt;br&gt;\n&lt;br&gt;\n&lt;br&gt;\n&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;\n=\r\n\n&lt;/div&gt;\n\n&lt;/br&gt;&lt;!-- |**|end egp html banner|**| --&gt;\n&lt;/body&gt;\n\n&lt;/html&gt;\n\r\n------=_NextPart_000_002F_01C4B840.FD42FCE0--\r\n\n"}}