==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_directive_pipeline lab7_z4/Mult 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 lab7_z4/Mult 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic lab7_z4 a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic lab7_z4 b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic lab7_z4 c 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl dsp -latency 1 lab7_z4/Mult temp_mult 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.987 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab7_z4.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.609 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, true>::ap_int_base<256, true>(ap_int_base<256, true> const&)' into 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:339)
INFO: [HLS 214-131] Inlining function 'ap_int<512>::ap_int<512, true>(ap_int_base<512, true> const&)' into 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, true>::ap_int_base<256, true>(ap_int_base<256, true> const&)' into 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' into 'lab7_z4(ap_int<256>*, ap_int<256>*, ap_int<256>*)' (./source/lab7_z4.cpp:10:20)
INFO: [HLS 214-131] Inlining function 'ap_int<256>::ap_int<512>(ap_int<512> const&)' into 'lab7_z4(ap_int<256>*, ap_int<256>*, ap_int<256>*)' (./source/lab7_z4.cpp:10:15)
INFO: [HLS 214-188] Unrolling loop 'Mult' (./source/lab7_z4.cpp:8:7) in function 'lab7_z4' partially with a factor of 4 (./source/lab7_z4.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Cyclic partitioning with factor 4 on dimension 1. (./source/lab7_z4.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Cyclic partitioning with factor 4 on dimension 1. (./source/lab7_z4.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'c': Cyclic partitioning with factor 4 on dimension 1. (./source/lab7_z4.cpp:5:0)
INFO: [HLS 214-241] Aggregating bram variable 'c_3' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'c_2' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'c_1' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'c_0' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'b_3' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'b_2' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'b_1' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'b_0' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'a_3' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'a_2' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'a_1' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'a_0' with compact=bit mode in 256-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.529 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab7_z4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab7_z4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Mult'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Mult'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab7_z4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/b_2' to 'ap_memory'.
INFO: [RTGEN 206==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline lab7_z4/Mult 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 lab7_z4/Mult 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 lab7_z4 a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 lab7_z4 b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 lab7_z4 c 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl dsp -latency 1 lab7_z4/Mult temp_mult 
INFO: [HLS 200-1510] Running: set_directive_top -name lab7_z4 lab7_z4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab7_z4.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.11 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, true>::ap_int_base<256, true>(ap_int_base<256, true> const&)' into 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' (G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:339)
INFO: [HLS 214-131] Inlining function 'ap_int<512>::ap_int<512, true>(ap_int_base<512, true> const&)' into 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' (G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, true>::ap_int_base<256, true>(ap_int_base<256, true> const&)' into 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' (G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' into 'lab7_z4(ap_int<256>*, ap_int<256>*, ap_int<256>*)' (./source/lab7_z4.cpp:10:20)
INFO: [HLS 214-131] Inlining function 'ap_int<256>::ap_int<512>(ap_int<512> const&)' into 'lab7_z4(ap_int<256>*, ap_int<256>*, ap_int<256>*)' (./source/lab7_z4.cpp:10:15)
INFO: [HLS 214-188] Unrolling loop 'Mult' (./source/lab7_z4.cpp:8:7) in function 'lab7_z4' partially with a factor of 4 (./source/lab7_z4.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Cyclic partitioning with factor 4 on dimension 1. (./source/lab7_z4.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Cyclic partitioning with factor 4 on dimension 1. (./source/lab7_z4.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'c': Cyclic partitioning with factor 4 on dimension 1. (./source/lab7_z4.cpp:5:0)
INFO: [HLS 214-241] Aggregating bram variable 'c_3' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'c_2' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'c_1' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'c_0' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'b_3' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'b_2' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'b_1' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'b_0' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'a_3' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'a_2' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'a_1' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'a_0' with compact=bit mode in 256-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.476 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab7_z4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab7_z4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Mult'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Mult'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab7_z4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/c_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/c_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/c_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/c_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab7_z4' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lab7_z4' pipeline 'Mult' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_256s_256s_256_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab7_z4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.255 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab7_z4.
INFO: [VLOG 209-307] Generating Verilog RTL for lab7_z4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.839 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.441 seconds; peak allocated memory: 1.255 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline lab7_z4/Mult 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 lab7_z4/Mult 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 lab7_z4 a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 lab7_z4 b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 lab7_z4 c 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl dsp -latency 1 lab7_z4/Mult temp_mult 
INFO: [HLS 200-1510] Running: set_directive_top -name lab7_z4 lab7_z4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab7_z4.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.926 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, true>::ap_int_base<256, true>(ap_int_base<256, true> const&)' into 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' (G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:339)
INFO: [HLS 214-131] Inlining function 'ap_int<512>::ap_int<512, true>(ap_int_base<512, true> const&)' into 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' (G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, true>::ap_int_base<256, true>(ap_int_base<256, true> const&)' into 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' (G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' into 'lab7_z4(ap_int<256>*, ap_int<256>*, ap_int<256>*)' (./source/lab7_z4.cpp:10:20)
INFO: [HLS 214-131] Inlining function 'ap_int<256>::ap_int<512>(ap_int<512> const&)' into 'lab7_z4(ap_int<256>*, ap_int<256>*, ap_int<256>*)' (./source/lab7_z4.cpp:10:15)
INFO: [HLS 214-188] Unrolling loop 'Mult' (./source/lab7_z4.cpp:8:7) in function 'lab7_z4' partially with a factor of 4 (./source/lab7_z4.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Cyclic partitioning with factor 4 on dimension 1. (./source/lab7_z4.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Cyclic partitioning with factor 4 on dimension 1. (./source/lab7_z4.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'c': Cyclic partitioning with factor 4 on dimension 1. (./source/lab7_z4.cpp:5:0)
INFO: [HLS 214-241] Aggregating bram variable 'c_3' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'c_2' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'c_1' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'c_0' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'b_3' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'b_2' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'b_1' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'b_0' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'a_3' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'a_2' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'a_1' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'a_0' with compact=bit mode in 256-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.459 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab7_z4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab7_z4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Mult'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Mult'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab7_z4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/c_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/c_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/c_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/c_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab7_z4' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lab7_z4' pipeline 'Mult' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_256s_256s_256_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab7_z4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.255 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab7_z4.
INFO: [VLOG 209-307] Generating Verilog RTL for lab7_z4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.625 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.963 seconds; peak allocated memory: 1.255 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline lab7_z4/Mult 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 lab7_z4/Mult 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 lab7_z4 a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 lab7_z4 b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 lab7_z4 c 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl dsp -latency 1 lab7_z4/Mult temp_mult 
INFO: [HLS 200-1510] Running: set_directive_top -name lab7_z4 lab7_z4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab7_z4.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.975 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, true>::ap_int_base<256, true>(ap_int_base<256, true> const&)' into 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' (G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:339)
INFO: [HLS 214-131] Inlining function 'ap_int<512>::ap_int<512, true>(ap_int_base<512, true> const&)' into 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' (G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, true>::ap_int_base<256, true>(ap_int_base<256, true> const&)' into 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' (G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' into 'lab7_z4(ap_int<256>*, ap_int<256>*, ap_int<256>*)' (./source/lab7_z4.cpp:10:20)
INFO: [HLS 214-131] Inlining function 'ap_int<256>::ap_int<512>(ap_int<512> const&)' into 'lab7_z4(ap_int<256>*, ap_int<256>*, ap_int<256>*)' (./source/lab7_z4.cpp:10:15)
INFO: [HLS 214-188] Unrolling loop 'Mult' (./source/lab7_z4.cpp:8:7) in function 'lab7_z4' partially with a factor of 4 (./source/lab7_z4.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Cyclic partitioning with factor 4 on dimension 1. (./source/lab7_z4.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Cyclic partitioning with factor 4 on dimension 1. (./source/lab7_z4.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'c': Cyclic partitioning with factor 4 on dimension 1. (./source/lab7_z4.cpp:5:0)
INFO: [HLS 214-241] Aggregating bram variable 'c_3' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'c_2' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'c_1' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'c_0' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'b_3' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'b_2' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'b_1' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'b_0' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'a_3' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'a_2' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'a_1' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'a_0' with compact=bit mode in 256-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.462 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab7_z4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab7_z4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Mult'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Mult'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab7_z4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/c_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/c_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/c_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/c_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab7_z4' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lab7_z4' pipeline 'Mult' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_256s_256s_256_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab7_z4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.256 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab7_z4.
INFO: [VLOG 209-307] Generating Verilog RTL for lab7_z4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.672 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.903 seconds; peak allocated memory: 1.256 GB.
