/*
 @licstart  The following is the entire license notice for the JavaScript code in this file.

 The MIT License (MIT)

 Copyright (C) 1997-2020 by Dimitri van Heesch

 Permission is hereby granted, free of charge, to any person obtaining a copy of this software
 and associated documentation files (the "Software"), to deal in the Software without restriction,
 including without limitation the rights to use, copy, modify, merge, publish, distribute,
 sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is
 furnished to do so, subject to the following conditions:

 The above copyright notice and this permission notice shall be included in all copies or
 substantial portions of the Software.

 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING
 BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM,
 DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

 @licend  The above is the entire license notice for the JavaScript code in this file
*/
var NAVTREE =
[
  [ "RISC-V CPU & Fysh Compiler", "index.html", [
    [ "Controller Outputs", "md_cpu_docs_controller.html", null ],
    [ "RISC-V Instruction Set Manual", "md_cpu_docs_FIVE_EMBED_DEV.html", [
      [ "ISA Overview", "md_cpu_docs_FIVE_EMBED_DEV.html#autotoc_md2", null ],
      [ "Memory", "md_cpu_docs_FIVE_EMBED_DEV.html#autotoc_md3", null ],
      [ "Base Instruction-Length Encoding", "md_cpu_docs_FIVE_EMBED_DEV.html#autotoc_md4", null ],
      [ "Exceptions, Traps, Interrupts", "md_cpu_docs_FIVE_EMBED_DEV.html#autotoc_md5", null ],
      [ "RV32I Base Integer Instruction Set, Version 2.1", "md_cpu_docs_FIVE_EMBED_DEV.html#autotoc_md6", [
        [ "Programmer's Model for Base Integer ISA", "md_cpu_docs_FIVE_EMBED_DEV.html#autotoc_md7", null ],
        [ "Base Instruction Formats", "md_cpu_docs_FIVE_EMBED_DEV.html#autotoc_md8", null ],
        [ "Immediate Encoding Variants", "md_cpu_docs_FIVE_EMBED_DEV.html#autotoc_md9", null ],
        [ "Integer Computational Instructions", "md_cpu_docs_FIVE_EMBED_DEV.html#autotoc_md10", [
          [ "Integer Register-Immediate Instructions", "md_cpu_docs_FIVE_EMBED_DEV.html#autotoc_md11", null ]
        ] ]
      ] ]
    ] ],
    [ "Instructions to be implemented?", "md_cpu_docs_imm_sx.html", null ],
    [ "ECE 492 RISC-V Project", "md_cpu_README.html", [
      [ "Vivado", "md_cpu_README.html#autotoc_md14", [
        [ "Prerequisites", "md_cpu_README.html#autotoc_md15", null ],
        [ "Creating a project", "md_cpu_README.html#autotoc_md16", null ]
      ] ],
      [ "GHDL", "md_cpu_README.html#autotoc_md17", [
        [ "Prerequisites", "md_cpu_README.html#autotoc_md18", null ],
        [ "Testing", "md_cpu_README.html#autotoc_md19", null ]
      ] ],
      [ "Naming Convention", "md_cpu_README.html#autotoc_md20", null ]
    ] ],
    [ "001-title", "md_docs_PDD_md_001_title.html", [
      [ "Preliminary Design: FPGA-Based RISC-V CPU and Fysh Programming Language and Compiler (System Name: Fysh-Fyve)", "md_docs_PDD_md_001_title.html#autotoc_md23", [
        [ "Revisions", "md_docs_PDD_md_001_title.html#autotoc_md24", null ],
        [ "Table of Contents", "md_docs_PDD_md_001_title.html#autotoc_md25", null ],
        [ "Acronyms", "md_docs_PDD_md_001_title.html#autotoc_md26", null ],
        [ "References", "md_docs_PDD_md_001_title.html#autotoc_md27", null ]
      ] ]
    ] ],
    [ "Purpose", "md_docs_PDD_md_01_purpose.html", null ],
    [ "Concept of Operation", "md_docs_PDD_md_02_concept_of_operation.html", [
      [ "User Stories", "md_docs_PDD_md_02_concept_of_operation.html#autotoc_md30", null ],
      [ "Use Cases", "md_docs_PDD_md_02_concept_of_operation.html#autotoc_md31", null ]
    ] ],
    [ "Functional and Performance Requirements", "md_docs_PDD_md_03_fr_pr.html", null ],
    [ "System Design", "md_docs_PDD_md_04_0_system_design.html", [
      [ "System Architecture", "md_docs_PDD_md_04_0_system_design.html#autotoc_md34", null ]
    ] ],
    [ "Hardware Components", "md_docs_PDD_md_04_1_components.html", null ],
    [ "System Requirements", "md_docs_PDD_md_05_system_requirements.html", null ],
    [ "Minimum Design", "md_docs_PDD_md_06_minimum_design.html", null ],
    [ "High-Level Hardware Design", "md_docs_PDD_md_07_hardware_design.html", null ],
    [ "High-Level Software/Firmware Design", "md_docs_PDD_md_08_software_design.html", null ],
    [ "Prototype Budget", "md_docs_PDD_md_09_prototype_budget.html", null ],
    [ "February 9th", "md_docs_PDD_minutes_02_09.html", null ],
    [ "Project_Plan", "md_docs_Project_Plan.html", null ],
    [ "Fysh Programming Language Compiler", "md_fysh_README.html", [
      [ "Testing", "md_fysh_README.html#autotoc_md45", null ],
      [ "<tt>></*></tt>", "md_fysh_README.html#autotoc_md46", null ]
    ] ],
    [ "ECE 492 Capstone Project", "md_README.html", null ],
    [ "Namespaces", "namespaces.html", [
      [ "Namespace List", "namespaces.html", "namespaces_dup" ],
      [ "Namespace Members", "namespacemembers.html", [
        [ "All", "namespacemembers.html", null ],
        [ "Functions", "namespacemembers_func.html", null ],
        [ "Enumerations", "namespacemembers_enum.html", null ]
      ] ]
    ] ],
    [ "Classes", "annotated.html", [
      [ "Class List", "annotated.html", "annotated_dup" ],
      [ "Class Index", "classes.html", null ],
      [ "Class Members", "functions.html", [
        [ "All", "functions.html", "functions_dup" ],
        [ "Functions", "functions_func.html", null ],
        [ "Variables", "functions_vars.html", "functions_vars" ]
      ] ]
    ] ],
    [ "Files", "files.html", [
      [ "File List", "files.html", "files_dup" ],
      [ "File Members", "globals.html", [
        [ "All", "globals.html", null ],
        [ "Functions", "globals_func.html", null ],
        [ "Macros", "globals_defs.html", null ]
      ] ]
    ] ]
  ] ]
];

var NAVTREEINDEX =
[
"Fysh_8cc.html",
"classfysh_1_1FyshLexer.html#ae4a4b4db3d904ec33ebb594ff53cddb8",
"md_cpu_README.html"
];

var SYNCONMSG = 'click to disable panel synchronisation';
var SYNCOFFMSG = 'click to enable panel synchronisation';