
GB_EtherCan_Software_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a1e0  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000348  0800a2f0  0800a2f0  0001a2f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a638  0800a638  000200bc  2**0
                  CONTENTS
  4 .ARM          00000000  0800a638  0800a638  000200bc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a638  0800a638  000200bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a638  0800a638  0001a638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a63c  0800a63c  0001a63c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000bc  20000000  0800a640  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000260c  200000bc  0800a6fc  000200bc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200026c8  0800a6fc  000226c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d9da  00000000  00000000  000200e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004945  00000000  00000000  0003dabf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a98  00000000  00000000  00042408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000018b0  00000000  00000000  00043ea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c8c7  00000000  00000000  00045750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d52f  00000000  00000000  00062017  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009dd4c  00000000  00000000  0007f546  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011d292  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007cbc  00000000  00000000  0011d2e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000bc 	.word	0x200000bc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a2d8 	.word	0x0800a2d8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000c0 	.word	0x200000c0
 800014c:	0800a2d8 	.word	0x0800a2d8

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000174:	b580      	push	{r7, lr}
 8000176:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000178:	4b2d      	ldr	r3, [pc, #180]	; (8000230 <MX_CAN_Init+0xbc>)
 800017a:	4a2e      	ldr	r2, [pc, #184]	; (8000234 <MX_CAN_Init+0xc0>)
 800017c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 36;
 800017e:	4b2c      	ldr	r3, [pc, #176]	; (8000230 <MX_CAN_Init+0xbc>)
 8000180:	2224      	movs	r2, #36	; 0x24
 8000182:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000184:	4b2a      	ldr	r3, [pc, #168]	; (8000230 <MX_CAN_Init+0xbc>)
 8000186:	2200      	movs	r2, #0
 8000188:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800018a:	4b29      	ldr	r3, [pc, #164]	; (8000230 <MX_CAN_Init+0xbc>)
 800018c:	2200      	movs	r2, #0
 800018e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000190:	4b27      	ldr	r3, [pc, #156]	; (8000230 <MX_CAN_Init+0xbc>)
 8000192:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000196:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000198:	4b25      	ldr	r3, [pc, #148]	; (8000230 <MX_CAN_Init+0xbc>)
 800019a:	2200      	movs	r2, #0
 800019c:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800019e:	4b24      	ldr	r3, [pc, #144]	; (8000230 <MX_CAN_Init+0xbc>)
 80001a0:	2200      	movs	r2, #0
 80001a2:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80001a4:	4b22      	ldr	r3, [pc, #136]	; (8000230 <MX_CAN_Init+0xbc>)
 80001a6:	2200      	movs	r2, #0
 80001a8:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80001aa:	4b21      	ldr	r3, [pc, #132]	; (8000230 <MX_CAN_Init+0xbc>)
 80001ac:	2200      	movs	r2, #0
 80001ae:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80001b0:	4b1f      	ldr	r3, [pc, #124]	; (8000230 <MX_CAN_Init+0xbc>)
 80001b2:	2200      	movs	r2, #0
 80001b4:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80001b6:	4b1e      	ldr	r3, [pc, #120]	; (8000230 <MX_CAN_Init+0xbc>)
 80001b8:	2200      	movs	r2, #0
 80001ba:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80001bc:	4b1c      	ldr	r3, [pc, #112]	; (8000230 <MX_CAN_Init+0xbc>)
 80001be:	2200      	movs	r2, #0
 80001c0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80001c2:	481b      	ldr	r0, [pc, #108]	; (8000230 <MX_CAN_Init+0xbc>)
 80001c4:	f002 f956 	bl	8002474 <HAL_CAN_Init>
 80001c8:	4603      	mov	r3, r0
 80001ca:	2b00      	cmp	r3, #0
 80001cc:	d001      	beq.n	80001d2 <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 80001ce:	f000 fbfb 	bl	80009c8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  // Can Filter Config
  pTxHeader.DLC = 8; //give message with fix size
 80001d2:	4b19      	ldr	r3, [pc, #100]	; (8000238 <MX_CAN_Init+0xc4>)
 80001d4:	2208      	movs	r2, #8
 80001d6:	611a      	str	r2, [r3, #16]
  pTxHeader.IDE = CAN_ID_STD; //set identifier to standard
 80001d8:	4b17      	ldr	r3, [pc, #92]	; (8000238 <MX_CAN_Init+0xc4>)
 80001da:	2200      	movs	r2, #0
 80001dc:	609a      	str	r2, [r3, #8]
  pTxHeader.RTR = CAN_RTR_DATA; //set data type to remote transmission request?
 80001de:	4b16      	ldr	r3, [pc, #88]	; (8000238 <MX_CAN_Init+0xc4>)
 80001e0:	2200      	movs	r2, #0
 80001e2:	60da      	str	r2, [r3, #12]
  pTxHeader.StdId = 0x301; //define a standard identifier, used for message identification by filters (switch this for the other microcontroller)
 80001e4:	4b14      	ldr	r3, [pc, #80]	; (8000238 <MX_CAN_Init+0xc4>)
 80001e6:	f240 3201 	movw	r2, #769	; 0x301
 80001ea:	601a      	str	r2, [r3, #0]

  //filter one (stack light blink)

  sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0; //set fifo assignment
 80001ec:	4b13      	ldr	r3, [pc, #76]	; (800023c <MX_CAN_Init+0xc8>)
 80001ee:	2200      	movs	r2, #0
 80001f0:	611a      	str	r2, [r3, #16]
  // sFilterConfig.FilterIdHigh = 0x245 << 5; //the ID that the filter looks for (switch this for the other microcontroller)
  sFilterConfig.FilterIdHigh = 0;
 80001f2:	4b12      	ldr	r3, [pc, #72]	; (800023c <MX_CAN_Init+0xc8>)
 80001f4:	2200      	movs	r2, #0
 80001f6:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0;
 80001f8:	4b10      	ldr	r3, [pc, #64]	; (800023c <MX_CAN_Init+0xc8>)
 80001fa:	2200      	movs	r2, #0
 80001fc:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterMaskIdHigh = 0;
 80001fe:	4b0f      	ldr	r3, [pc, #60]	; (800023c <MX_CAN_Init+0xc8>)
 8000200:	2200      	movs	r2, #0
 8000202:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterMaskIdLow = 0;
 8000204:	4b0d      	ldr	r3, [pc, #52]	; (800023c <MX_CAN_Init+0xc8>)
 8000206:	2200      	movs	r2, #0
 8000208:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT; //set filter scale
 800020a:	4b0c      	ldr	r3, [pc, #48]	; (800023c <MX_CAN_Init+0xc8>)
 800020c:	2201      	movs	r2, #1
 800020e:	61da      	str	r2, [r3, #28]
  sFilterConfig.FilterActivation = ENABLE;
 8000210:	4b0a      	ldr	r3, [pc, #40]	; (800023c <MX_CAN_Init+0xc8>)
 8000212:	2201      	movs	r2, #1
 8000214:	621a      	str	r2, [r3, #32]

  HAL_CAN_ConfigFilter(&hcan, &sFilterConfig); //configure CAN filter
 8000216:	4909      	ldr	r1, [pc, #36]	; (800023c <MX_CAN_Init+0xc8>)
 8000218:	4805      	ldr	r0, [pc, #20]	; (8000230 <MX_CAN_Init+0xbc>)
 800021a:	f002 fa26 	bl	800266a <HAL_CAN_ConfigFilter>
  HAL_CAN_Start(&hcan); //start CAN
 800021e:	4804      	ldr	r0, [pc, #16]	; (8000230 <MX_CAN_Init+0xbc>)
 8000220:	f002 faec 	bl	80027fc <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING); //enable interrupts
 8000224:	2102      	movs	r1, #2
 8000226:	4802      	ldr	r0, [pc, #8]	; (8000230 <MX_CAN_Init+0xbc>)
 8000228:	f002 fd17 	bl	8002c5a <HAL_CAN_ActivateNotification>

  /* USER CODE END CAN_Init 2 */

}
 800022c:	bf00      	nop
 800022e:	bd80      	pop	{r7, pc}
 8000230:	20000148 	.word	0x20000148
 8000234:	40006400 	.word	0x40006400
 8000238:	200000d8 	.word	0x200000d8
 800023c:	2000010c 	.word	0x2000010c

08000240 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b088      	sub	sp, #32
 8000244:	af00      	add	r7, sp, #0
 8000246:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000248:	f107 0310 	add.w	r3, r7, #16
 800024c:	2200      	movs	r2, #0
 800024e:	601a      	str	r2, [r3, #0]
 8000250:	605a      	str	r2, [r3, #4]
 8000252:	609a      	str	r2, [r3, #8]
 8000254:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	4a28      	ldr	r2, [pc, #160]	; (80002fc <HAL_CAN_MspInit+0xbc>)
 800025c:	4293      	cmp	r3, r2
 800025e:	d149      	bne.n	80002f4 <HAL_CAN_MspInit+0xb4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000260:	4b27      	ldr	r3, [pc, #156]	; (8000300 <HAL_CAN_MspInit+0xc0>)
 8000262:	69db      	ldr	r3, [r3, #28]
 8000264:	4a26      	ldr	r2, [pc, #152]	; (8000300 <HAL_CAN_MspInit+0xc0>)
 8000266:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800026a:	61d3      	str	r3, [r2, #28]
 800026c:	4b24      	ldr	r3, [pc, #144]	; (8000300 <HAL_CAN_MspInit+0xc0>)
 800026e:	69db      	ldr	r3, [r3, #28]
 8000270:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000274:	60fb      	str	r3, [r7, #12]
 8000276:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000278:	4b21      	ldr	r3, [pc, #132]	; (8000300 <HAL_CAN_MspInit+0xc0>)
 800027a:	699b      	ldr	r3, [r3, #24]
 800027c:	4a20      	ldr	r2, [pc, #128]	; (8000300 <HAL_CAN_MspInit+0xc0>)
 800027e:	f043 0304 	orr.w	r3, r3, #4
 8000282:	6193      	str	r3, [r2, #24]
 8000284:	4b1e      	ldr	r3, [pc, #120]	; (8000300 <HAL_CAN_MspInit+0xc0>)
 8000286:	699b      	ldr	r3, [r3, #24]
 8000288:	f003 0304 	and.w	r3, r3, #4
 800028c:	60bb      	str	r3, [r7, #8]
 800028e:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000290:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000294:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000296:	2300      	movs	r3, #0
 8000298:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800029a:	2300      	movs	r3, #0
 800029c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800029e:	f107 0310 	add.w	r3, r7, #16
 80002a2:	4619      	mov	r1, r3
 80002a4:	4817      	ldr	r0, [pc, #92]	; (8000304 <HAL_CAN_MspInit+0xc4>)
 80002a6:	f003 fa11 	bl	80036cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80002aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80002ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80002b0:	2302      	movs	r3, #2
 80002b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80002b4:	2303      	movs	r3, #3
 80002b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002b8:	f107 0310 	add.w	r3, r7, #16
 80002bc:	4619      	mov	r1, r3
 80002be:	4811      	ldr	r0, [pc, #68]	; (8000304 <HAL_CAN_MspInit+0xc4>)
 80002c0:	f003 fa04 	bl	80036cc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 80002c4:	2200      	movs	r2, #0
 80002c6:	2105      	movs	r1, #5
 80002c8:	2014      	movs	r0, #20
 80002ca:	f002 ffc4 	bl	8003256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80002ce:	2014      	movs	r0, #20
 80002d0:	f002 ffdd 	bl	800328e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 1, 0);
 80002d4:	2200      	movs	r2, #0
 80002d6:	2101      	movs	r1, #1
 80002d8:	2015      	movs	r0, #21
 80002da:	f002 ffbc 	bl	8003256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80002de:	2015      	movs	r0, #21
 80002e0:	f002 ffd5 	bl	800328e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 5, 0);
 80002e4:	2200      	movs	r2, #0
 80002e6:	2105      	movs	r1, #5
 80002e8:	2016      	movs	r0, #22
 80002ea:	f002 ffb4 	bl	8003256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 80002ee:	2016      	movs	r0, #22
 80002f0:	f002 ffcd 	bl	800328e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80002f4:	bf00      	nop
 80002f6:	3720      	adds	r7, #32
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bd80      	pop	{r7, pc}
 80002fc:	40006400 	.word	0x40006400
 8000300:	40021000 	.word	0x40021000
 8000304:	40010800 	.word	0x40010800

08000308 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	b082      	sub	sp, #8
 800030c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800030e:	4b10      	ldr	r3, [pc, #64]	; (8000350 <MX_DMA_Init+0x48>)
 8000310:	695b      	ldr	r3, [r3, #20]
 8000312:	4a0f      	ldr	r2, [pc, #60]	; (8000350 <MX_DMA_Init+0x48>)
 8000314:	f043 0301 	orr.w	r3, r3, #1
 8000318:	6153      	str	r3, [r2, #20]
 800031a:	4b0d      	ldr	r3, [pc, #52]	; (8000350 <MX_DMA_Init+0x48>)
 800031c:	695b      	ldr	r3, [r3, #20]
 800031e:	f003 0301 	and.w	r3, r3, #1
 8000322:	607b      	str	r3, [r7, #4]
 8000324:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8000326:	2200      	movs	r2, #0
 8000328:	2105      	movs	r1, #5
 800032a:	200e      	movs	r0, #14
 800032c:	f002 ff93 	bl	8003256 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000330:	200e      	movs	r0, #14
 8000332:	f002 ffac 	bl	800328e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8000336:	2200      	movs	r2, #0
 8000338:	2105      	movs	r1, #5
 800033a:	200f      	movs	r0, #15
 800033c:	f002 ff8b 	bl	8003256 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000340:	200f      	movs	r0, #15
 8000342:	f002 ffa4 	bl	800328e <HAL_NVIC_EnableIRQ>

}
 8000346:	bf00      	nop
 8000348:	3708      	adds	r7, #8
 800034a:	46bd      	mov	sp, r7
 800034c:	bd80      	pop	{r7, pc}
 800034e:	bf00      	nop
 8000350:	40021000 	.word	0x40021000

08000354 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000354:	b580      	push	{r7, lr}
 8000356:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ethernetHandler */
  ethernetHandlerHandle = osThreadNew(StartEthernetHandlerTask, NULL, &ethernetHandler_attributes);
 8000358:	4a04      	ldr	r2, [pc, #16]	; (800036c <MX_FREERTOS_Init+0x18>)
 800035a:	2100      	movs	r1, #0
 800035c:	4804      	ldr	r0, [pc, #16]	; (8000370 <MX_FREERTOS_Init+0x1c>)
 800035e:	f005 fbef 	bl	8005b40 <osThreadNew>
 8000362:	4603      	mov	r3, r0
 8000364:	4a03      	ldr	r2, [pc, #12]	; (8000374 <MX_FREERTOS_Init+0x20>)
 8000366:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000368:	bf00      	nop
 800036a:	bd80      	pop	{r7, pc}
 800036c:	0800a398 	.word	0x0800a398
 8000370:	08000379 	.word	0x08000379
 8000374:	20000970 	.word	0x20000970

08000378 <StartEthernetHandlerTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartEthernetHandlerTask */
void StartEthernetHandlerTask(void *argument)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b082      	sub	sp, #8
 800037c:	af00      	add	r7, sp, #0
 800037e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartEthernetHandlerTask */
	Ethernet_Init();
 8000380:	f000 f910 	bl	80005a4 <Ethernet_Init>

  /* Infinite loop */
  for(;;)
  {
	UDP_Loop(SOCKET_NUMBER, gDATABUF, UDP_PORT);
 8000384:	f64d 52e0 	movw	r2, #56800	; 0xdde0
 8000388:	4903      	ldr	r1, [pc, #12]	; (8000398 <StartEthernetHandlerTask+0x20>)
 800038a:	2000      	movs	r0, #0
 800038c:	f000 f946 	bl	800061c <UDP_Loop>
//    TCP_Loop(SOCKET_NUMBER, gDATABUF, TCP_PORT);
    osDelay(1);
 8000390:	2001      	movs	r0, #1
 8000392:	f005 fc7f 	bl	8005c94 <osDelay>
	UDP_Loop(SOCKET_NUMBER, gDATABUF, UDP_PORT);
 8000396:	e7f5      	b.n	8000384 <StartEthernetHandlerTask+0xc>
 8000398:	20000170 	.word	0x20000170

0800039c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b088      	sub	sp, #32
 80003a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003a2:	f107 0310 	add.w	r3, r7, #16
 80003a6:	2200      	movs	r2, #0
 80003a8:	601a      	str	r2, [r3, #0]
 80003aa:	605a      	str	r2, [r3, #4]
 80003ac:	609a      	str	r2, [r3, #8]
 80003ae:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003b0:	4b49      	ldr	r3, [pc, #292]	; (80004d8 <MX_GPIO_Init+0x13c>)
 80003b2:	699b      	ldr	r3, [r3, #24]
 80003b4:	4a48      	ldr	r2, [pc, #288]	; (80004d8 <MX_GPIO_Init+0x13c>)
 80003b6:	f043 0310 	orr.w	r3, r3, #16
 80003ba:	6193      	str	r3, [r2, #24]
 80003bc:	4b46      	ldr	r3, [pc, #280]	; (80004d8 <MX_GPIO_Init+0x13c>)
 80003be:	699b      	ldr	r3, [r3, #24]
 80003c0:	f003 0310 	and.w	r3, r3, #16
 80003c4:	60fb      	str	r3, [r7, #12]
 80003c6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003c8:	4b43      	ldr	r3, [pc, #268]	; (80004d8 <MX_GPIO_Init+0x13c>)
 80003ca:	699b      	ldr	r3, [r3, #24]
 80003cc:	4a42      	ldr	r2, [pc, #264]	; (80004d8 <MX_GPIO_Init+0x13c>)
 80003ce:	f043 0320 	orr.w	r3, r3, #32
 80003d2:	6193      	str	r3, [r2, #24]
 80003d4:	4b40      	ldr	r3, [pc, #256]	; (80004d8 <MX_GPIO_Init+0x13c>)
 80003d6:	699b      	ldr	r3, [r3, #24]
 80003d8:	f003 0320 	and.w	r3, r3, #32
 80003dc:	60bb      	str	r3, [r7, #8]
 80003de:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003e0:	4b3d      	ldr	r3, [pc, #244]	; (80004d8 <MX_GPIO_Init+0x13c>)
 80003e2:	699b      	ldr	r3, [r3, #24]
 80003e4:	4a3c      	ldr	r2, [pc, #240]	; (80004d8 <MX_GPIO_Init+0x13c>)
 80003e6:	f043 0304 	orr.w	r3, r3, #4
 80003ea:	6193      	str	r3, [r2, #24]
 80003ec:	4b3a      	ldr	r3, [pc, #232]	; (80004d8 <MX_GPIO_Init+0x13c>)
 80003ee:	699b      	ldr	r3, [r3, #24]
 80003f0:	f003 0304 	and.w	r3, r3, #4
 80003f4:	607b      	str	r3, [r7, #4]
 80003f6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003f8:	4b37      	ldr	r3, [pc, #220]	; (80004d8 <MX_GPIO_Init+0x13c>)
 80003fa:	699b      	ldr	r3, [r3, #24]
 80003fc:	4a36      	ldr	r2, [pc, #216]	; (80004d8 <MX_GPIO_Init+0x13c>)
 80003fe:	f043 0308 	orr.w	r3, r3, #8
 8000402:	6193      	str	r3, [r2, #24]
 8000404:	4b34      	ldr	r3, [pc, #208]	; (80004d8 <MX_GPIO_Init+0x13c>)
 8000406:	699b      	ldr	r3, [r3, #24]
 8000408:	f003 0308 	and.w	r3, r3, #8
 800040c:	603b      	str	r3, [r7, #0]
 800040e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI1_SCS_Pin|ETH_RST_Pin|LED_RX_Pin|LED_TX_Pin
 8000410:	2200      	movs	r2, #0
 8000412:	f24f 0103 	movw	r1, #61443	; 0xf003
 8000416:	4831      	ldr	r0, [pc, #196]	; (80004dc <MX_GPIO_Init+0x140>)
 8000418:	f003 fadc 	bl	80039d4 <HAL_GPIO_WritePin>
                          |LED_3_Pin|LED_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_EN_GPIO_Port, RS485_EN_Pin, GPIO_PIN_RESET);
 800041c:	2200      	movs	r2, #0
 800041e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000422:	482f      	ldr	r0, [pc, #188]	; (80004e0 <MX_GPIO_Init+0x144>)
 8000424:	f003 fad6 	bl	80039d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000428:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800042c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800042e:	2303      	movs	r3, #3
 8000430:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000432:	f107 0310 	add.w	r3, r7, #16
 8000436:	4619      	mov	r1, r3
 8000438:	482a      	ldr	r0, [pc, #168]	; (80004e4 <MX_GPIO_Init+0x148>)
 800043a:	f003 f947 	bl	80036cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800043e:	f248 031f 	movw	r3, #32799	; 0x801f
 8000442:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000444:	2303      	movs	r3, #3
 8000446:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000448:	f107 0310 	add.w	r3, r7, #16
 800044c:	4619      	mov	r1, r3
 800044e:	4824      	ldr	r0, [pc, #144]	; (80004e0 <MX_GPIO_Init+0x144>)
 8000450:	f003 f93c 	bl	80036cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = SPI1_SCS_Pin|ETH_RST_Pin|LED_RX_Pin|LED_TX_Pin
 8000454:	f24f 0303 	movw	r3, #61443	; 0xf003
 8000458:	613b      	str	r3, [r7, #16]
                          |LED_3_Pin|LED_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800045a:	2301      	movs	r3, #1
 800045c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800045e:	2300      	movs	r3, #0
 8000460:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000462:	2302      	movs	r3, #2
 8000464:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000466:	f107 0310 	add.w	r3, r7, #16
 800046a:	4619      	mov	r1, r3
 800046c:	481b      	ldr	r0, [pc, #108]	; (80004dc <MX_GPIO_Init+0x140>)
 800046e:	f003 f92d 	bl	80036cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ETH_INT_Pin;
 8000472:	2304      	movs	r3, #4
 8000474:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000476:	4b1c      	ldr	r3, [pc, #112]	; (80004e8 <MX_GPIO_Init+0x14c>)
 8000478:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800047a:	2300      	movs	r3, #0
 800047c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ETH_INT_GPIO_Port, &GPIO_InitStruct);
 800047e:	f107 0310 	add.w	r3, r7, #16
 8000482:	4619      	mov	r1, r3
 8000484:	4815      	ldr	r0, [pc, #84]	; (80004dc <MX_GPIO_Init+0x140>)
 8000486:	f003 f921 	bl	80036cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB3 PB4
                           PB5 PB6 PB7 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3|GPIO_PIN_4
 800048a:	f640 73f8 	movw	r3, #4088	; 0xff8
 800048e:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000490:	2303      	movs	r3, #3
 8000492:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000494:	f107 0310 	add.w	r3, r7, #16
 8000498:	4619      	mov	r1, r3
 800049a:	4810      	ldr	r0, [pc, #64]	; (80004dc <MX_GPIO_Init+0x140>)
 800049c:	f003 f916 	bl	80036cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RS485_EN_Pin;
 80004a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80004a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004a6:	2301      	movs	r3, #1
 80004a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004aa:	2300      	movs	r3, #0
 80004ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004ae:	2302      	movs	r3, #2
 80004b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RS485_EN_GPIO_Port, &GPIO_InitStruct);
 80004b2:	f107 0310 	add.w	r3, r7, #16
 80004b6:	4619      	mov	r1, r3
 80004b8:	4809      	ldr	r0, [pc, #36]	; (80004e0 <MX_GPIO_Init+0x144>)
 80004ba:	f003 f907 	bl	80036cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 80004be:	2200      	movs	r2, #0
 80004c0:	2105      	movs	r1, #5
 80004c2:	2008      	movs	r0, #8
 80004c4:	f002 fec7 	bl	8003256 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80004c8:	2008      	movs	r0, #8
 80004ca:	f002 fee0 	bl	800328e <HAL_NVIC_EnableIRQ>

}
 80004ce:	bf00      	nop
 80004d0:	3720      	adds	r7, #32
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	bf00      	nop
 80004d8:	40021000 	.word	0x40021000
 80004dc:	40010c00 	.word	0x40010c00
 80004e0:	40010800 	.word	0x40010800
 80004e4:	40011000 	.word	0x40011000
 80004e8:	10210000 	.word	0x10210000

080004ec <W5500_Select>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void W5500_Select(void) {
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI1_SCS_GPIO_Port, SPI1_SCS_Pin, GPIO_PIN_RESET);
 80004f0:	2200      	movs	r2, #0
 80004f2:	2101      	movs	r1, #1
 80004f4:	4802      	ldr	r0, [pc, #8]	; (8000500 <W5500_Select+0x14>)
 80004f6:	f003 fa6d 	bl	80039d4 <HAL_GPIO_WritePin>
}
 80004fa:	bf00      	nop
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	40010c00 	.word	0x40010c00

08000504 <W5500_Unselect>:

void W5500_Unselect(void) {
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI1_SCS_GPIO_Port, SPI1_SCS_Pin, GPIO_PIN_SET);
 8000508:	2201      	movs	r2, #1
 800050a:	2101      	movs	r1, #1
 800050c:	4802      	ldr	r0, [pc, #8]	; (8000518 <W5500_Unselect+0x14>)
 800050e:	f003 fa61 	bl	80039d4 <HAL_GPIO_WritePin>
}
 8000512:	bf00      	nop
 8000514:	bd80      	pop	{r7, pc}
 8000516:	bf00      	nop
 8000518:	40010c00 	.word	0x40010c00

0800051c <W5500_ReadBuff>:

void W5500_ReadBuff(uint8_t* buff, uint16_t len) {
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
 8000524:	460b      	mov	r3, r1
 8000526:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Receive(&hspi1, buff, len, HAL_MAX_DELAY);
 8000528:	887a      	ldrh	r2, [r7, #2]
 800052a:	f04f 33ff 	mov.w	r3, #4294967295
 800052e:	6879      	ldr	r1, [r7, #4]
 8000530:	4803      	ldr	r0, [pc, #12]	; (8000540 <W5500_ReadBuff+0x24>)
 8000532:	f004 f8ad 	bl	8004690 <HAL_SPI_Receive>
}
 8000536:	bf00      	nop
 8000538:	3708      	adds	r7, #8
 800053a:	46bd      	mov	sp, r7
 800053c:	bd80      	pop	{r7, pc}
 800053e:	bf00      	nop
 8000540:	20000b34 	.word	0x20000b34

08000544 <W5500_WriteBuff>:

void W5500_WriteBuff(uint8_t* buff, uint16_t len) {
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	460b      	mov	r3, r1
 800054e:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Transmit(&hspi1, buff, len, HAL_MAX_DELAY);
 8000550:	887a      	ldrh	r2, [r7, #2]
 8000552:	f04f 33ff 	mov.w	r3, #4294967295
 8000556:	6879      	ldr	r1, [r7, #4]
 8000558:	4803      	ldr	r0, [pc, #12]	; (8000568 <W5500_WriteBuff+0x24>)
 800055a:	f003 ff5d 	bl	8004418 <HAL_SPI_Transmit>
}
 800055e:	bf00      	nop
 8000560:	3708      	adds	r7, #8
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	20000b34 	.word	0x20000b34

0800056c <W5500_ReadByte>:

uint8_t W5500_ReadByte(void) {
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
	uint8_t byte;
	W5500_ReadBuff(&byte, sizeof(byte));
 8000572:	1dfb      	adds	r3, r7, #7
 8000574:	2101      	movs	r1, #1
 8000576:	4618      	mov	r0, r3
 8000578:	f7ff ffd0 	bl	800051c <W5500_ReadBuff>
	return byte;
 800057c:	79fb      	ldrb	r3, [r7, #7]
}
 800057e:	4618      	mov	r0, r3
 8000580:	3708      	adds	r7, #8
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}

08000586 <W5500_WriteByte>:

void W5500_WriteByte(uint8_t byte) {
 8000586:	b580      	push	{r7, lr}
 8000588:	b082      	sub	sp, #8
 800058a:	af00      	add	r7, sp, #0
 800058c:	4603      	mov	r3, r0
 800058e:	71fb      	strb	r3, [r7, #7]
	W5500_WriteBuff(&byte, sizeof(byte));
 8000590:	1dfb      	adds	r3, r7, #7
 8000592:	2101      	movs	r1, #1
 8000594:	4618      	mov	r0, r3
 8000596:	f7ff ffd5 	bl	8000544 <W5500_WriteBuff>
}
 800059a:	bf00      	nop
 800059c:	3708      	adds	r7, #8
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
	...

080005a4 <Ethernet_Init>:

void Ethernet_Init() {
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ETH_RST_GPIO_Port, ETH_RST_Pin, GPIO_PIN_SET);
 80005aa:	2201      	movs	r2, #1
 80005ac:	2102      	movs	r1, #2
 80005ae:	4812      	ldr	r0, [pc, #72]	; (80005f8 <Ethernet_Init+0x54>)
 80005b0:	f003 fa10 	bl	80039d4 <HAL_GPIO_WritePin>

	reg_wizchip_cs_cbfunc(W5500_Select, W5500_Unselect);
 80005b4:	4911      	ldr	r1, [pc, #68]	; (80005fc <Ethernet_Init+0x58>)
 80005b6:	4812      	ldr	r0, [pc, #72]	; (8000600 <Ethernet_Init+0x5c>)
 80005b8:	f001 fd30 	bl	800201c <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(W5500_ReadByte, W5500_WriteByte);
 80005bc:	4911      	ldr	r1, [pc, #68]	; (8000604 <Ethernet_Init+0x60>)
 80005be:	4812      	ldr	r0, [pc, #72]	; (8000608 <Ethernet_Init+0x64>)
 80005c0:	f001 fd50 	bl	8002064 <reg_wizchip_spi_cbfunc>
	reg_wizchip_spiburst_cbfunc(W5500_ReadBuff, W5500_WriteBuff);
 80005c4:	4911      	ldr	r1, [pc, #68]	; (800060c <Ethernet_Init+0x68>)
 80005c6:	4812      	ldr	r0, [pc, #72]	; (8000610 <Ethernet_Init+0x6c>)
 80005c8:	f001 fd78 	bl	80020bc <reg_wizchip_spiburst_cbfunc>

	uint8_t rx_tx_buff_sizes[] = {16, 0, 0, 0, 0, 0, 0, 0};
 80005cc:	4a11      	ldr	r2, [pc, #68]	; (8000614 <Ethernet_Init+0x70>)
 80005ce:	463b      	mov	r3, r7
 80005d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005d4:	e883 0003 	stmia.w	r3, {r0, r1}
	wizchip_init(rx_tx_buff_sizes, rx_tx_buff_sizes);
 80005d8:	463a      	mov	r2, r7
 80005da:	463b      	mov	r3, r7
 80005dc:	4611      	mov	r1, r2
 80005de:	4618      	mov	r0, r3
 80005e0:	f001 fde4 	bl	80021ac <wizchip_init>
	wizchip_setnetinfo(&gWIZNETINFO);
 80005e4:	480c      	ldr	r0, [pc, #48]	; (8000618 <Ethernet_Init+0x74>)
 80005e6:	f001 fe6d 	bl	80022c4 <wizchip_setnetinfo>
	wizchip_getnetinfo(&gWIZNETINFO);
 80005ea:	480b      	ldr	r0, [pc, #44]	; (8000618 <Ethernet_Init+0x74>)
 80005ec:	f001 feaa 	bl	8002344 <wizchip_getnetinfo>
}
 80005f0:	bf00      	nop
 80005f2:	3708      	adds	r7, #8
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40010c00 	.word	0x40010c00
 80005fc:	08000505 	.word	0x08000505
 8000600:	080004ed 	.word	0x080004ed
 8000604:	08000587 	.word	0x08000587
 8000608:	0800056d 	.word	0x0800056d
 800060c:	08000545 	.word	0x08000545
 8000610:	0800051d 	.word	0x0800051d
 8000614:	0800a300 	.word	0x0800a300
 8000618:	20000004 	.word	0x20000004

0800061c <UDP_Loop>:

int32_t UDP_Loop(uint8_t sn, uint8_t* buf, uint16_t port)
{
 800061c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800061e:	b095      	sub	sp, #84	; 0x54
 8000620:	af08      	add	r7, sp, #32
 8000622:	4603      	mov	r3, r0
 8000624:	6139      	str	r1, [r7, #16]
 8000626:	75fb      	strb	r3, [r7, #23]
 8000628:	4613      	mov	r3, r2
 800062a:	82bb      	strh	r3, [r7, #20]
	memset(&txJSON, '\0', txJSON_size);
 800062c:	22c8      	movs	r2, #200	; 0xc8
 800062e:	2100      	movs	r1, #0
 8000630:	488a      	ldr	r0, [pc, #552]	; (800085c <UDP_Loop+0x240>)
 8000632:	f007 ffe0 	bl	80085f6 <memset>
	memset(&rxJSON, '\0', rxJSON_size);
 8000636:	22c8      	movs	r2, #200	; 0xc8
 8000638:	2100      	movs	r1, #0
 800063a:	4889      	ldr	r0, [pc, #548]	; (8000860 <UDP_Loop+0x244>)
 800063c:	f007 ffdb 	bl	80085f6 <memset>
	int32_t ret;
	uint16_t size;
	uint16_t destport;

	switch (getSn_SR(sn))
 8000640:	7dfb      	ldrb	r3, [r7, #23]
 8000642:	009b      	lsls	r3, r3, #2
 8000644:	3301      	adds	r3, #1
 8000646:	00db      	lsls	r3, r3, #3
 8000648:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800064c:	4618      	mov	r0, r3
 800064e:	f001 f99b 	bl	8001988 <WIZCHIP_READ>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	f000 80e8 	beq.w	800082a <UDP_Loop+0x20e>
 800065a:	2b22      	cmp	r3, #34	; 0x22
 800065c:	f040 80f4 	bne.w	8000848 <UDP_Loop+0x22c>
	{
		case SOCK_UDP:
			if (CanMessageReceived)
 8000660:	4b80      	ldr	r3, [pc, #512]	; (8000864 <UDP_Loop+0x248>)
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	2b00      	cmp	r3, #0
 8000666:	d04d      	beq.n	8000704 <UDP_Loop+0xe8>
			{
				connection_is_established = 1;
 8000668:	4b7f      	ldr	r3, [pc, #508]	; (8000868 <UDP_Loop+0x24c>)
 800066a:	2201      	movs	r2, #1
 800066c:	701a      	strb	r2, [r3, #0]
				t1 = HAL_GetTick();
 800066e:	f001 fef7 	bl	8002460 <HAL_GetTick>
 8000672:	4603      	mov	r3, r0
 8000674:	4a7d      	ldr	r2, [pc, #500]	; (800086c <UDP_Loop+0x250>)
 8000676:	6013      	str	r3, [r2, #0]
				pRxHeader.DLC = 8;
 8000678:	4b7d      	ldr	r3, [pc, #500]	; (8000870 <UDP_Loop+0x254>)
 800067a:	2208      	movs	r2, #8
 800067c:	611a      	str	r2, [r3, #16]

				sprintf((char*)txJSON, "{507,232,4,%02X,%lu,%02X,%02X,%02X,%02X,%02X,%02X,%02X,%02X}",
 800067e:	4b7c      	ldr	r3, [pc, #496]	; (8000870 <UDP_Loop+0x254>)
 8000680:	681a      	ldr	r2, [r3, #0]
 8000682:	4b7b      	ldr	r3, [pc, #492]	; (8000870 <UDP_Loop+0x254>)
 8000684:	691b      	ldr	r3, [r3, #16]
				pRxHeader.StdId, pRxHeader.DLC, RsTxData[0], RsTxData[1], RsTxData[2], RsTxData[3], RsTxData[4], RsTxData[5], RsTxData[6], RsTxData[7]);
 8000686:	497b      	ldr	r1, [pc, #492]	; (8000874 <UDP_Loop+0x258>)
 8000688:	7809      	ldrb	r1, [r1, #0]
				sprintf((char*)txJSON, "{507,232,4,%02X,%lu,%02X,%02X,%02X,%02X,%02X,%02X,%02X,%02X}",
 800068a:	4608      	mov	r0, r1
				pRxHeader.StdId, pRxHeader.DLC, RsTxData[0], RsTxData[1], RsTxData[2], RsTxData[3], RsTxData[4], RsTxData[5], RsTxData[6], RsTxData[7]);
 800068c:	4979      	ldr	r1, [pc, #484]	; (8000874 <UDP_Loop+0x258>)
 800068e:	7849      	ldrb	r1, [r1, #1]
				sprintf((char*)txJSON, "{507,232,4,%02X,%lu,%02X,%02X,%02X,%02X,%02X,%02X,%02X,%02X}",
 8000690:	460c      	mov	r4, r1
				pRxHeader.StdId, pRxHeader.DLC, RsTxData[0], RsTxData[1], RsTxData[2], RsTxData[3], RsTxData[4], RsTxData[5], RsTxData[6], RsTxData[7]);
 8000692:	4978      	ldr	r1, [pc, #480]	; (8000874 <UDP_Loop+0x258>)
 8000694:	7889      	ldrb	r1, [r1, #2]
				sprintf((char*)txJSON, "{507,232,4,%02X,%lu,%02X,%02X,%02X,%02X,%02X,%02X,%02X,%02X}",
 8000696:	460d      	mov	r5, r1
				pRxHeader.StdId, pRxHeader.DLC, RsTxData[0], RsTxData[1], RsTxData[2], RsTxData[3], RsTxData[4], RsTxData[5], RsTxData[6], RsTxData[7]);
 8000698:	4976      	ldr	r1, [pc, #472]	; (8000874 <UDP_Loop+0x258>)
 800069a:	78c9      	ldrb	r1, [r1, #3]
				sprintf((char*)txJSON, "{507,232,4,%02X,%lu,%02X,%02X,%02X,%02X,%02X,%02X,%02X,%02X}",
 800069c:	460e      	mov	r6, r1
				pRxHeader.StdId, pRxHeader.DLC, RsTxData[0], RsTxData[1], RsTxData[2], RsTxData[3], RsTxData[4], RsTxData[5], RsTxData[6], RsTxData[7]);
 800069e:	4975      	ldr	r1, [pc, #468]	; (8000874 <UDP_Loop+0x258>)
 80006a0:	7909      	ldrb	r1, [r1, #4]
				sprintf((char*)txJSON, "{507,232,4,%02X,%lu,%02X,%02X,%02X,%02X,%02X,%02X,%02X,%02X}",
 80006a2:	60f9      	str	r1, [r7, #12]
				pRxHeader.StdId, pRxHeader.DLC, RsTxData[0], RsTxData[1], RsTxData[2], RsTxData[3], RsTxData[4], RsTxData[5], RsTxData[6], RsTxData[7]);
 80006a4:	4973      	ldr	r1, [pc, #460]	; (8000874 <UDP_Loop+0x258>)
 80006a6:	7949      	ldrb	r1, [r1, #5]
				sprintf((char*)txJSON, "{507,232,4,%02X,%lu,%02X,%02X,%02X,%02X,%02X,%02X,%02X,%02X}",
 80006a8:	60b9      	str	r1, [r7, #8]
				pRxHeader.StdId, pRxHeader.DLC, RsTxData[0], RsTxData[1], RsTxData[2], RsTxData[3], RsTxData[4], RsTxData[5], RsTxData[6], RsTxData[7]);
 80006aa:	4972      	ldr	r1, [pc, #456]	; (8000874 <UDP_Loop+0x258>)
 80006ac:	7989      	ldrb	r1, [r1, #6]
				sprintf((char*)txJSON, "{507,232,4,%02X,%lu,%02X,%02X,%02X,%02X,%02X,%02X,%02X,%02X}",
 80006ae:	6079      	str	r1, [r7, #4]
				pRxHeader.StdId, pRxHeader.DLC, RsTxData[0], RsTxData[1], RsTxData[2], RsTxData[3], RsTxData[4], RsTxData[5], RsTxData[6], RsTxData[7]);
 80006b0:	4970      	ldr	r1, [pc, #448]	; (8000874 <UDP_Loop+0x258>)
 80006b2:	79c9      	ldrb	r1, [r1, #7]
				sprintf((char*)txJSON, "{507,232,4,%02X,%lu,%02X,%02X,%02X,%02X,%02X,%02X,%02X,%02X}",
 80006b4:	9107      	str	r1, [sp, #28]
 80006b6:	f8d7 c004 	ldr.w	ip, [r7, #4]
 80006ba:	f8cd c018 	str.w	ip, [sp, #24]
 80006be:	f8d7 c008 	ldr.w	ip, [r7, #8]
 80006c2:	f8cd c014 	str.w	ip, [sp, #20]
 80006c6:	68f9      	ldr	r1, [r7, #12]
 80006c8:	9104      	str	r1, [sp, #16]
 80006ca:	9603      	str	r6, [sp, #12]
 80006cc:	9502      	str	r5, [sp, #8]
 80006ce:	9401      	str	r4, [sp, #4]
 80006d0:	9000      	str	r0, [sp, #0]
 80006d2:	4969      	ldr	r1, [pc, #420]	; (8000878 <UDP_Loop+0x25c>)
 80006d4:	4861      	ldr	r0, [pc, #388]	; (800085c <UDP_Loop+0x240>)
 80006d6:	f008 f8a5 	bl	8008824 <siprintf>

				sendto(sn, txJSON, (strcspn((char*)txJSON, "}") + 1), destip, 56801);
 80006da:	4968      	ldr	r1, [pc, #416]	; (800087c <UDP_Loop+0x260>)
 80006dc:	485f      	ldr	r0, [pc, #380]	; (800085c <UDP_Loop+0x240>)
 80006de:	f008 f930 	bl	8008942 <strcspn>
 80006e2:	4603      	mov	r3, r0
 80006e4:	b29b      	uxth	r3, r3
 80006e6:	3301      	adds	r3, #1
 80006e8:	b29a      	uxth	r2, r3
 80006ea:	7df8      	ldrb	r0, [r7, #23]
 80006ec:	f64d 53e1 	movw	r3, #56801	; 0xdde1
 80006f0:	9300      	str	r3, [sp, #0]
 80006f2:	4b63      	ldr	r3, [pc, #396]	; (8000880 <UDP_Loop+0x264>)
 80006f4:	4959      	ldr	r1, [pc, #356]	; (800085c <UDP_Loop+0x240>)
 80006f6:	f000 faf1 	bl	8000cdc <sendto>
				CanMessageReceived = 0;
 80006fa:	4b5a      	ldr	r3, [pc, #360]	; (8000864 <UDP_Loop+0x248>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	701a      	strb	r2, [r3, #0]
				return 1;
 8000700:	2301      	movs	r3, #1
 8000702:	e0a7      	b.n	8000854 <UDP_Loop+0x238>
			}
			if ((size = getSn_RX_RSR(sn)) > 0)
 8000704:	7dfb      	ldrb	r3, [r7, #23]
 8000706:	4618      	mov	r0, r3
 8000708:	f001 fae3 	bl	8001cd2 <getSn_RX_RSR>
 800070c:	4603      	mov	r3, r0
 800070e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8000710:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000712:	2b00      	cmp	r3, #0
 8000714:	f000 809a 	beq.w	800084c <UDP_Loop+0x230>
			{
				if (size > DATA_BUF_SIZE)
 8000718:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800071a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800071e:	d902      	bls.n	8000726 <UDP_Loop+0x10a>
				size = DATA_BUF_SIZE;
 8000720:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000724:	85fb      	strh	r3, [r7, #46]	; 0x2e
				ret = recvfrom(sn, buf, size, destip, (uint16_t*) &destport);
 8000726:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000728:	7df8      	ldrb	r0, [r7, #23]
 800072a:	f107 031e 	add.w	r3, r7, #30
 800072e:	9300      	str	r3, [sp, #0]
 8000730:	4b53      	ldr	r3, [pc, #332]	; (8000880 <UDP_Loop+0x264>)
 8000732:	6939      	ldr	r1, [r7, #16]
 8000734:	f000 fc08 	bl	8000f48 <recvfrom>
 8000738:	6278      	str	r0, [r7, #36]	; 0x24
				if (ret <= 0) return ret;
 800073a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800073c:	2b00      	cmp	r3, #0
 800073e:	dc01      	bgt.n	8000744 <UDP_Loop+0x128>
 8000740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000742:	e087      	b.n	8000854 <UDP_Loop+0x238>
				size = (uint16_t) ret;
 8000744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000746:	85fb      	strh	r3, [r7, #46]	; 0x2e
				memcpy(&rxJSON, &buf[1], size-2);
 8000748:	693b      	ldr	r3, [r7, #16]
 800074a:	1c59      	adds	r1, r3, #1
 800074c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800074e:	3b02      	subs	r3, #2
 8000750:	461a      	mov	r2, r3
 8000752:	4843      	ldr	r0, [pc, #268]	; (8000860 <UDP_Loop+0x244>)
 8000754:	f007 ff41 	bl	80085da <memcpy>
				char *token = strtok((char *) rxJSON, ",");
 8000758:	494a      	ldr	r1, [pc, #296]	; (8000884 <UDP_Loop+0x268>)
 800075a:	4841      	ldr	r0, [pc, #260]	; (8000860 <UDP_Loop+0x244>)
 800075c:	f008 f902 	bl	8008964 <strtok>
 8000760:	6238      	str	r0, [r7, #32]
				if(strcmp(token, "007") == 0)
 8000762:	4949      	ldr	r1, [pc, #292]	; (8000888 <UDP_Loop+0x26c>)
 8000764:	6a38      	ldr	r0, [r7, #32]
 8000766:	f7ff fcf3 	bl	8000150 <strcmp>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d16d      	bne.n	800084c <UDP_Loop+0x230>
				{
					token = strtok(NULL, ",");
 8000770:	4944      	ldr	r1, [pc, #272]	; (8000884 <UDP_Loop+0x268>)
 8000772:	2000      	movs	r0, #0
 8000774:	f008 f8f6 	bl	8008964 <strtok>
 8000778:	6238      	str	r0, [r7, #32]
					if(strcmp(token, "232") == 0)
 800077a:	4944      	ldr	r1, [pc, #272]	; (800088c <UDP_Loop+0x270>)
 800077c:	6a38      	ldr	r0, [r7, #32]
 800077e:	f7ff fce7 	bl	8000150 <strcmp>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d161      	bne.n	800084c <UDP_Loop+0x230>
					{
						token = strtok(NULL, ",");
 8000788:	493e      	ldr	r1, [pc, #248]	; (8000884 <UDP_Loop+0x268>)
 800078a:	2000      	movs	r0, #0
 800078c:	f008 f8ea 	bl	8008964 <strtok>
 8000790:	6238      	str	r0, [r7, #32]
						if(strcmp(token, "001") == 0)
 8000792:	493f      	ldr	r1, [pc, #252]	; (8000890 <UDP_Loop+0x274>)
 8000794:	6a38      	ldr	r0, [r7, #32]
 8000796:	f7ff fcdb 	bl	8000150 <strcmp>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d155      	bne.n	800084c <UDP_Loop+0x230>
						{
							token = strtok(NULL, ",");
 80007a0:	4938      	ldr	r1, [pc, #224]	; (8000884 <UDP_Loop+0x268>)
 80007a2:	2000      	movs	r0, #0
 80007a4:	f008 f8de 	bl	8008964 <strtok>
 80007a8:	6238      	str	r0, [r7, #32]
							pTxHeader.StdId = (int)strtol(token, NULL, 16); ;
 80007aa:	2210      	movs	r2, #16
 80007ac:	2100      	movs	r1, #0
 80007ae:	6a38      	ldr	r0, [r7, #32]
 80007b0:	f008 f9b2 	bl	8008b18 <strtol>
 80007b4:	4603      	mov	r3, r0
 80007b6:	461a      	mov	r2, r3
 80007b8:	4b36      	ldr	r3, [pc, #216]	; (8000894 <UDP_Loop+0x278>)
 80007ba:	601a      	str	r2, [r3, #0]
							token = strtok(NULL, ",");
 80007bc:	4931      	ldr	r1, [pc, #196]	; (8000884 <UDP_Loop+0x268>)
 80007be:	2000      	movs	r0, #0
 80007c0:	f008 f8d0 	bl	8008964 <strtok>
 80007c4:	6238      	str	r0, [r7, #32]
							pTxHeader.DLC = atoi(token);
 80007c6:	6a38      	ldr	r0, [r7, #32]
 80007c8:	f007 fde0 	bl	800838c <atoi>
 80007cc:	4603      	mov	r3, r0
 80007ce:	461a      	mov	r2, r3
 80007d0:	4b30      	ldr	r3, [pc, #192]	; (8000894 <UDP_Loop+0x278>)
 80007d2:	611a      	str	r2, [r3, #16]
							token = strtok(NULL, ",");
 80007d4:	492b      	ldr	r1, [pc, #172]	; (8000884 <UDP_Loop+0x268>)
 80007d6:	2000      	movs	r0, #0
 80007d8:	f008 f8c4 	bl	8008964 <strtok>
 80007dc:	6238      	str	r0, [r7, #32]
							for (int i = 0; i < pTxHeader.DLC; i++)
 80007de:	2300      	movs	r3, #0
 80007e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80007e2:	e00e      	b.n	8000802 <UDP_Loop+0x1e6>
							{
								sscanf(token + 2*i, "%02x", (unsigned int *) &CanSendArray[i]);
 80007e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007e6:	005b      	lsls	r3, r3, #1
 80007e8:	461a      	mov	r2, r3
 80007ea:	6a3b      	ldr	r3, [r7, #32]
 80007ec:	1898      	adds	r0, r3, r2
 80007ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007f0:	4a29      	ldr	r2, [pc, #164]	; (8000898 <UDP_Loop+0x27c>)
 80007f2:	4413      	add	r3, r2
 80007f4:	461a      	mov	r2, r3
 80007f6:	4929      	ldr	r1, [pc, #164]	; (800089c <UDP_Loop+0x280>)
 80007f8:	f008 f834 	bl	8008864 <siscanf>
							for (int i = 0; i < pTxHeader.DLC; i++)
 80007fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007fe:	3301      	adds	r3, #1
 8000800:	62bb      	str	r3, [r7, #40]	; 0x28
 8000802:	4b24      	ldr	r3, [pc, #144]	; (8000894 <UDP_Loop+0x278>)
 8000804:	691a      	ldr	r2, [r3, #16]
 8000806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000808:	429a      	cmp	r2, r3
 800080a:	d8eb      	bhi.n	80007e4 <UDP_Loop+0x1c8>
							}
							is_ping = False;
 800080c:	4b24      	ldr	r3, [pc, #144]	; (80008a0 <UDP_Loop+0x284>)
 800080e:	2200      	movs	r2, #0
 8000810:	701a      	strb	r2, [r3, #0]
							HAL_CAN_AddTxMessage(&hcan, &pTxHeader, CanSendArray, &TxMailbox);
 8000812:	4b24      	ldr	r3, [pc, #144]	; (80008a4 <UDP_Loop+0x288>)
 8000814:	4a20      	ldr	r2, [pc, #128]	; (8000898 <UDP_Loop+0x27c>)
 8000816:	491f      	ldr	r1, [pc, #124]	; (8000894 <UDP_Loop+0x278>)
 8000818:	4823      	ldr	r0, [pc, #140]	; (80008a8 <UDP_Loop+0x28c>)
 800081a:	f002 f833 	bl	8002884 <HAL_CAN_AddTxMessage>
							HAL_GPIO_TogglePin(LED_3_GPIO_Port, LED_3_Pin);
 800081e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000822:	4822      	ldr	r0, [pc, #136]	; (80008ac <UDP_Loop+0x290>)
 8000824:	f003 f8ee 	bl	8003a04 <HAL_GPIO_TogglePin>
				}
//				is_ping = False;
//				HAL_CAN_AddTxMessage(&hcan, &pTxHeader, CanSendArray, &TxMailbox);
//				HAL_GPIO_TogglePin(LED_3_GPIO_Port, LED_3_Pin);
			}
			break;
 8000828:	e010      	b.n	800084c <UDP_Loop+0x230>
		case SOCK_CLOSED:
			if((ret = socket(sn, Sn_MR_UDP, PORT_UDPS, 0x01)) != sn) return ret;
 800082a:	7df8      	ldrb	r0, [r7, #23]
 800082c:	2301      	movs	r3, #1
 800082e:	f64d 52e0 	movw	r2, #56800	; 0xdde0
 8000832:	2102      	movs	r1, #2
 8000834:	f000 f8ce 	bl	80009d4 <socket>
 8000838:	4603      	mov	r3, r0
 800083a:	627b      	str	r3, [r7, #36]	; 0x24
 800083c:	7dfb      	ldrb	r3, [r7, #23]
 800083e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000840:	429a      	cmp	r2, r3
 8000842:	d005      	beq.n	8000850 <UDP_Loop+0x234>
 8000844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000846:	e005      	b.n	8000854 <UDP_Loop+0x238>
			break;
		default:
			break;
 8000848:	bf00      	nop
 800084a:	e002      	b.n	8000852 <UDP_Loop+0x236>
			break;
 800084c:	bf00      	nop
 800084e:	e000      	b.n	8000852 <UDP_Loop+0x236>
			break;
 8000850:	bf00      	nop
	}
	return 1;
 8000852:	2301      	movs	r3, #1
}
 8000854:	4618      	mov	r0, r3
 8000856:	3734      	adds	r7, #52	; 0x34
 8000858:	46bd      	mov	sp, r7
 800085a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800085c:	20000a3c 	.word	0x20000a3c
 8000860:	20000974 	.word	0x20000974
 8000864:	20000b04 	.word	0x20000b04
 8000868:	20000b11 	.word	0x20000b11
 800086c:	20000b14 	.word	0x20000b14
 8000870:	200000f0 	.word	0x200000f0
 8000874:	20000b08 	.word	0x20000b08
 8000878:	0800a308 	.word	0x0800a308
 800087c:	0800a348 	.word	0x0800a348
 8000880:	20000000 	.word	0x20000000
 8000884:	0800a34c 	.word	0x0800a34c
 8000888:	0800a350 	.word	0x0800a350
 800088c:	0800a354 	.word	0x0800a354
 8000890:	0800a358 	.word	0x0800a358
 8000894:	200000d8 	.word	0x200000d8
 8000898:	20000138 	.word	0x20000138
 800089c:	0800a35c 	.word	0x0800a35c
 80008a0:	20000b10 	.word	0x20000b10
 80008a4:	20000134 	.word	0x20000134
 80008a8:	20000148 	.word	0x20000148
 80008ac:	40010c00 	.word	0x40010c00

080008b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008b4:	f001 fdac 	bl	8002410 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008b8:	f000 f811 	bl	80008de <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008bc:	f7ff fd6e 	bl	800039c <MX_GPIO_Init>
  MX_DMA_Init();
 80008c0:	f7ff fd22 	bl	8000308 <MX_DMA_Init>
  MX_SPI1_Init();
 80008c4:	f000 fd2e 	bl	8001324 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80008c8:	f000 ff8a 	bl	80017e0 <MX_USART1_UART_Init>
  MX_CAN_Init();
 80008cc:	f7ff fc52 	bl	8000174 <MX_CAN_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80008d0:	f005 f8d0 	bl	8005a74 <osKernelInitialize>
  MX_FREERTOS_Init();
 80008d4:	f7ff fd3e 	bl	8000354 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80008d8:	f005 f8fe 	bl	8005ad8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008dc:	e7fe      	b.n	80008dc <main+0x2c>

080008de <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008de:	b580      	push	{r7, lr}
 80008e0:	b090      	sub	sp, #64	; 0x40
 80008e2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008e4:	f107 0318 	add.w	r3, r7, #24
 80008e8:	2228      	movs	r2, #40	; 0x28
 80008ea:	2100      	movs	r1, #0
 80008ec:	4618      	mov	r0, r3
 80008ee:	f007 fe82 	bl	80085f6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008f2:	1d3b      	adds	r3, r7, #4
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]
 80008f8:	605a      	str	r2, [r3, #4]
 80008fa:	609a      	str	r2, [r3, #8]
 80008fc:	60da      	str	r2, [r3, #12]
 80008fe:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000900:	2301      	movs	r3, #1
 8000902:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000904:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000908:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800090a:	2300      	movs	r3, #0
 800090c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800090e:	2301      	movs	r3, #1
 8000910:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000912:	2302      	movs	r3, #2
 8000914:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000916:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800091a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800091c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000920:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000922:	f107 0318 	add.w	r3, r7, #24
 8000926:	4618      	mov	r0, r3
 8000928:	f003 f8a8 	bl	8003a7c <HAL_RCC_OscConfig>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000932:	f000 f849 	bl	80009c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000936:	230f      	movs	r3, #15
 8000938:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800093a:	2302      	movs	r3, #2
 800093c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800093e:	2300      	movs	r3, #0
 8000940:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000942:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000946:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000948:	2300      	movs	r3, #0
 800094a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800094c:	1d3b      	adds	r3, r7, #4
 800094e:	2102      	movs	r1, #2
 8000950:	4618      	mov	r0, r3
 8000952:	f003 fb15 	bl	8003f80 <HAL_RCC_ClockConfig>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800095c:	f000 f834 	bl	80009c8 <Error_Handler>
  }
}
 8000960:	bf00      	nop
 8000962:	3740      	adds	r7, #64	; 0x40
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}

08000968 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]

	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &pRxHeader, CanReceiveArray);
 8000970:	4b08      	ldr	r3, [pc, #32]	; (8000994 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8000972:	4a09      	ldr	r2, [pc, #36]	; (8000998 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8000974:	2100      	movs	r1, #0
 8000976:	6878      	ldr	r0, [r7, #4]
 8000978:	f002 f85e 	bl	8002a38 <HAL_CAN_GetRxMessage>
	memcpy(RsTxData, CanReceiveArray, 8);
 800097c:	4b07      	ldr	r3, [pc, #28]	; (800099c <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 800097e:	4a05      	ldr	r2, [pc, #20]	; (8000994 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8000980:	6810      	ldr	r0, [r2, #0]
 8000982:	6851      	ldr	r1, [r2, #4]
 8000984:	c303      	stmia	r3!, {r0, r1}
	CanMessageReceived = 1;
 8000986:	4b06      	ldr	r3, [pc, #24]	; (80009a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8000988:	2201      	movs	r2, #1
 800098a:	701a      	strb	r2, [r3, #0]
}
 800098c:	bf00      	nop
 800098e:	3708      	adds	r7, #8
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	20000140 	.word	0x20000140
 8000998:	200000f0 	.word	0x200000f0
 800099c:	20000b08 	.word	0x20000b08
 80009a0:	20000b04 	.word	0x20000b04

080009a4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a04      	ldr	r2, [pc, #16]	; (80009c4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d101      	bne.n	80009ba <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80009b6:	f001 fd41 	bl	800243c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009ba:	bf00      	nop
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	40000800 	.word	0x40000800

080009c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009cc:	b672      	cpsid	i
}
 80009ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009d0:	e7fe      	b.n	80009d0 <Error_Handler+0x8>
	...

080009d4 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 80009d4:	b590      	push	{r4, r7, lr}
 80009d6:	b085      	sub	sp, #20
 80009d8:	af00      	add	r7, sp, #0
 80009da:	4604      	mov	r4, r0
 80009dc:	4608      	mov	r0, r1
 80009de:	4611      	mov	r1, r2
 80009e0:	461a      	mov	r2, r3
 80009e2:	4623      	mov	r3, r4
 80009e4:	71fb      	strb	r3, [r7, #7]
 80009e6:	4603      	mov	r3, r0
 80009e8:	71bb      	strb	r3, [r7, #6]
 80009ea:	460b      	mov	r3, r1
 80009ec:	80bb      	strh	r3, [r7, #4]
 80009ee:	4613      	mov	r3, r2
 80009f0:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 80009f2:	79fb      	ldrb	r3, [r7, #7]
 80009f4:	2b08      	cmp	r3, #8
 80009f6:	d902      	bls.n	80009fe <socket+0x2a>
 80009f8:	f04f 33ff 	mov.w	r3, #4294967295
 80009fc:	e0f2      	b.n	8000be4 <socket+0x210>
	switch(protocol)
 80009fe:	79bb      	ldrb	r3, [r7, #6]
 8000a00:	2b01      	cmp	r3, #1
 8000a02:	d005      	beq.n	8000a10 <socket+0x3c>
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	dd11      	ble.n	8000a2c <socket+0x58>
 8000a08:	3b02      	subs	r3, #2
 8000a0a:	2b02      	cmp	r3, #2
 8000a0c:	d80e      	bhi.n	8000a2c <socket+0x58>
            if(taddr == 0) return SOCKERR_SOCKINIT;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 8000a0e:	e010      	b.n	8000a32 <socket+0x5e>
            getSIPR((uint8_t*)&taddr);
 8000a10:	f107 030c 	add.w	r3, r7, #12
 8000a14:	2204      	movs	r2, #4
 8000a16:	4619      	mov	r1, r3
 8000a18:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8000a1c:	f001 f84e 	bl	8001abc <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d105      	bne.n	8000a32 <socket+0x5e>
 8000a26:	f06f 0302 	mvn.w	r3, #2
 8000a2a:	e0db      	b.n	8000be4 <socket+0x210>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8000a2c:	f06f 0304 	mvn.w	r3, #4
 8000a30:	e0d8      	b.n	8000be4 <socket+0x210>
         break;
 8000a32:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8000a34:	78fb      	ldrb	r3, [r7, #3]
 8000a36:	f003 0304 	and.w	r3, r3, #4
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d002      	beq.n	8000a44 <socket+0x70>
 8000a3e:	f06f 0305 	mvn.w	r3, #5
 8000a42:	e0cf      	b.n	8000be4 <socket+0x210>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8000a44:	78fb      	ldrb	r3, [r7, #3]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d025      	beq.n	8000a96 <socket+0xc2>
	{
   	switch(protocol)
 8000a4a:	79bb      	ldrb	r3, [r7, #6]
 8000a4c:	2b01      	cmp	r3, #1
 8000a4e:	d002      	beq.n	8000a56 <socket+0x82>
 8000a50:	2b02      	cmp	r3, #2
 8000a52:	d008      	beq.n	8000a66 <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8000a54:	e024      	b.n	8000aa0 <socket+0xcc>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8000a56:	78fb      	ldrb	r3, [r7, #3]
 8000a58:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d11c      	bne.n	8000a9a <socket+0xc6>
 8000a60:	f06f 0305 	mvn.w	r3, #5
 8000a64:	e0be      	b.n	8000be4 <socket+0x210>
   	      if(flag & SF_IGMP_VER2)
 8000a66:	78fb      	ldrb	r3, [r7, #3]
 8000a68:	f003 0320 	and.w	r3, r3, #32
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d006      	beq.n	8000a7e <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8000a70:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	db02      	blt.n	8000a7e <socket+0xaa>
 8000a78:	f06f 0305 	mvn.w	r3, #5
 8000a7c:	e0b2      	b.n	8000be4 <socket+0x210>
      	      if(flag & SF_UNI_BLOCK)
 8000a7e:	78fb      	ldrb	r3, [r7, #3]
 8000a80:	f003 0310 	and.w	r3, r3, #16
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d00a      	beq.n	8000a9e <socket+0xca>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 8000a88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	db06      	blt.n	8000a9e <socket+0xca>
 8000a90:	f06f 0305 	mvn.w	r3, #5
 8000a94:	e0a6      	b.n	8000be4 <socket+0x210>
   	}
   }
 8000a96:	bf00      	nop
 8000a98:	e002      	b.n	8000aa0 <socket+0xcc>
   	      break;
 8000a9a:	bf00      	nop
 8000a9c:	e000      	b.n	8000aa0 <socket+0xcc>
   	      break;
 8000a9e:	bf00      	nop
	close(sn);
 8000aa0:	79fb      	ldrb	r3, [r7, #7]
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f000 f8ac 	bl	8000c00 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8000aa8:	79fb      	ldrb	r3, [r7, #7]
 8000aaa:	009b      	lsls	r3, r3, #2
 8000aac:	3301      	adds	r3, #1
 8000aae:	00db      	lsls	r3, r3, #3
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000ab6:	f023 030f 	bic.w	r3, r3, #15
 8000aba:	b25a      	sxtb	r2, r3
 8000abc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	b25b      	sxtb	r3, r3
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	f000 ffaa 	bl	8001a20 <WIZCHIP_WRITE>
    #endif
	if(!port)
 8000acc:	88bb      	ldrh	r3, [r7, #4]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d110      	bne.n	8000af4 <socket+0x120>
	{
	   port = sock_any_port++;
 8000ad2:	4b46      	ldr	r3, [pc, #280]	; (8000bec <socket+0x218>)
 8000ad4:	881b      	ldrh	r3, [r3, #0]
 8000ad6:	1c5a      	adds	r2, r3, #1
 8000ad8:	b291      	uxth	r1, r2
 8000ada:	4a44      	ldr	r2, [pc, #272]	; (8000bec <socket+0x218>)
 8000adc:	8011      	strh	r1, [r2, #0]
 8000ade:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8000ae0:	4b42      	ldr	r3, [pc, #264]	; (8000bec <socket+0x218>)
 8000ae2:	881b      	ldrh	r3, [r3, #0]
 8000ae4:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8000ae8:	4293      	cmp	r3, r2
 8000aea:	d103      	bne.n	8000af4 <socket+0x120>
 8000aec:	4b3f      	ldr	r3, [pc, #252]	; (8000bec <socket+0x218>)
 8000aee:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8000af2:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8000af4:	79fb      	ldrb	r3, [r7, #7]
 8000af6:	009b      	lsls	r3, r3, #2
 8000af8:	3301      	adds	r3, #1
 8000afa:	00db      	lsls	r3, r3, #3
 8000afc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000b00:	461a      	mov	r2, r3
 8000b02:	88bb      	ldrh	r3, [r7, #4]
 8000b04:	0a1b      	lsrs	r3, r3, #8
 8000b06:	b29b      	uxth	r3, r3
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	4610      	mov	r0, r2
 8000b0e:	f000 ff87 	bl	8001a20 <WIZCHIP_WRITE>
 8000b12:	79fb      	ldrb	r3, [r7, #7]
 8000b14:	009b      	lsls	r3, r3, #2
 8000b16:	3301      	adds	r3, #1
 8000b18:	00db      	lsls	r3, r3, #3
 8000b1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000b1e:	461a      	mov	r2, r3
 8000b20:	88bb      	ldrh	r3, [r7, #4]
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	4619      	mov	r1, r3
 8000b26:	4610      	mov	r0, r2
 8000b28:	f000 ff7a 	bl	8001a20 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8000b2c:	79fb      	ldrb	r3, [r7, #7]
 8000b2e:	009b      	lsls	r3, r3, #2
 8000b30:	3301      	adds	r3, #1
 8000b32:	00db      	lsls	r3, r3, #3
 8000b34:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000b38:	2101      	movs	r1, #1
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f000 ff70 	bl	8001a20 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8000b40:	bf00      	nop
 8000b42:	79fb      	ldrb	r3, [r7, #7]
 8000b44:	009b      	lsls	r3, r3, #2
 8000b46:	3301      	adds	r3, #1
 8000b48:	00db      	lsls	r3, r3, #3
 8000b4a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f000 ff1a 	bl	8001988 <WIZCHIP_READ>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d1f3      	bne.n	8000b42 <socket+0x16e>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8000b5a:	79fb      	ldrb	r3, [r7, #7]
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b62:	b21b      	sxth	r3, r3
 8000b64:	43db      	mvns	r3, r3
 8000b66:	b21a      	sxth	r2, r3
 8000b68:	4b21      	ldr	r3, [pc, #132]	; (8000bf0 <socket+0x21c>)
 8000b6a:	881b      	ldrh	r3, [r3, #0]
 8000b6c:	b21b      	sxth	r3, r3
 8000b6e:	4013      	ands	r3, r2
 8000b70:	b21b      	sxth	r3, r3
 8000b72:	b29a      	uxth	r2, r3
 8000b74:	4b1e      	ldr	r3, [pc, #120]	; (8000bf0 <socket+0x21c>)
 8000b76:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8000b78:	78fb      	ldrb	r3, [r7, #3]
 8000b7a:	f003 0201 	and.w	r2, r3, #1
 8000b7e:	79fb      	ldrb	r3, [r7, #7]
 8000b80:	fa02 f303 	lsl.w	r3, r2, r3
 8000b84:	b21a      	sxth	r2, r3
 8000b86:	4b1a      	ldr	r3, [pc, #104]	; (8000bf0 <socket+0x21c>)
 8000b88:	881b      	ldrh	r3, [r3, #0]
 8000b8a:	b21b      	sxth	r3, r3
 8000b8c:	4313      	orrs	r3, r2
 8000b8e:	b21b      	sxth	r3, r3
 8000b90:	b29a      	uxth	r2, r3
 8000b92:	4b17      	ldr	r3, [pc, #92]	; (8000bf0 <socket+0x21c>)
 8000b94:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8000b96:	79fb      	ldrb	r3, [r7, #7]
 8000b98:	2201      	movs	r2, #1
 8000b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b9e:	b21b      	sxth	r3, r3
 8000ba0:	43db      	mvns	r3, r3
 8000ba2:	b21a      	sxth	r2, r3
 8000ba4:	4b13      	ldr	r3, [pc, #76]	; (8000bf4 <socket+0x220>)
 8000ba6:	881b      	ldrh	r3, [r3, #0]
 8000ba8:	b21b      	sxth	r3, r3
 8000baa:	4013      	ands	r3, r2
 8000bac:	b21b      	sxth	r3, r3
 8000bae:	b29a      	uxth	r2, r3
 8000bb0:	4b10      	ldr	r3, [pc, #64]	; (8000bf4 <socket+0x220>)
 8000bb2:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8000bb4:	79fb      	ldrb	r3, [r7, #7]
 8000bb6:	4a10      	ldr	r2, [pc, #64]	; (8000bf8 <socket+0x224>)
 8000bb8:	2100      	movs	r1, #0
 8000bba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 8000bbe:	79fb      	ldrb	r3, [r7, #7]
 8000bc0:	4a0e      	ldr	r2, [pc, #56]	; (8000bfc <socket+0x228>)
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8000bc6:	bf00      	nop
 8000bc8:	79fb      	ldrb	r3, [r7, #7]
 8000bca:	009b      	lsls	r3, r3, #2
 8000bcc:	3301      	adds	r3, #1
 8000bce:	00db      	lsls	r3, r3, #3
 8000bd0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f000 fed7 	bl	8001988 <WIZCHIP_READ>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d0f3      	beq.n	8000bc8 <socket+0x1f4>
   return (int8_t)sn;
 8000be0:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8000be4:	4618      	mov	r0, r3
 8000be6:	3714      	adds	r7, #20
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd90      	pop	{r4, r7, pc}
 8000bec:	2000001c 	.word	0x2000001c
 8000bf0:	20000b18 	.word	0x20000b18
 8000bf4:	20000b1a 	.word	0x20000b1a
 8000bf8:	20000b1c 	.word	0x20000b1c
 8000bfc:	20000b2c 	.word	0x20000b2c

08000c00 <close>:

int8_t close(uint8_t sn)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	4603      	mov	r3, r0
 8000c08:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8000c0a:	79fb      	ldrb	r3, [r7, #7]
 8000c0c:	2b08      	cmp	r3, #8
 8000c0e:	d902      	bls.n	8000c16 <close+0x16>
 8000c10:	f04f 33ff 	mov.w	r3, #4294967295
 8000c14:	e055      	b.n	8000cc2 <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8000c16:	79fb      	ldrb	r3, [r7, #7]
 8000c18:	009b      	lsls	r3, r3, #2
 8000c1a:	3301      	adds	r3, #1
 8000c1c:	00db      	lsls	r3, r3, #3
 8000c1e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000c22:	2110      	movs	r1, #16
 8000c24:	4618      	mov	r0, r3
 8000c26:	f000 fefb 	bl	8001a20 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8000c2a:	bf00      	nop
 8000c2c:	79fb      	ldrb	r3, [r7, #7]
 8000c2e:	009b      	lsls	r3, r3, #2
 8000c30:	3301      	adds	r3, #1
 8000c32:	00db      	lsls	r3, r3, #3
 8000c34:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f000 fea5 	bl	8001988 <WIZCHIP_READ>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d1f3      	bne.n	8000c2c <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8000c44:	79fb      	ldrb	r3, [r7, #7]
 8000c46:	009b      	lsls	r3, r3, #2
 8000c48:	3301      	adds	r3, #1
 8000c4a:	00db      	lsls	r3, r3, #3
 8000c4c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000c50:	211f      	movs	r1, #31
 8000c52:	4618      	mov	r0, r3
 8000c54:	f000 fee4 	bl	8001a20 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8000c58:	79fb      	ldrb	r3, [r7, #7]
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c60:	b21b      	sxth	r3, r3
 8000c62:	43db      	mvns	r3, r3
 8000c64:	b21a      	sxth	r2, r3
 8000c66:	4b19      	ldr	r3, [pc, #100]	; (8000ccc <close+0xcc>)
 8000c68:	881b      	ldrh	r3, [r3, #0]
 8000c6a:	b21b      	sxth	r3, r3
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	b21b      	sxth	r3, r3
 8000c70:	b29a      	uxth	r2, r3
 8000c72:	4b16      	ldr	r3, [pc, #88]	; (8000ccc <close+0xcc>)
 8000c74:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8000c76:	79fb      	ldrb	r3, [r7, #7]
 8000c78:	2201      	movs	r2, #1
 8000c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7e:	b21b      	sxth	r3, r3
 8000c80:	43db      	mvns	r3, r3
 8000c82:	b21a      	sxth	r2, r3
 8000c84:	4b12      	ldr	r3, [pc, #72]	; (8000cd0 <close+0xd0>)
 8000c86:	881b      	ldrh	r3, [r3, #0]
 8000c88:	b21b      	sxth	r3, r3
 8000c8a:	4013      	ands	r3, r2
 8000c8c:	b21b      	sxth	r3, r3
 8000c8e:	b29a      	uxth	r2, r3
 8000c90:	4b0f      	ldr	r3, [pc, #60]	; (8000cd0 <close+0xd0>)
 8000c92:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8000c94:	79fb      	ldrb	r3, [r7, #7]
 8000c96:	4a0f      	ldr	r2, [pc, #60]	; (8000cd4 <close+0xd4>)
 8000c98:	2100      	movs	r1, #0
 8000c9a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	4a0d      	ldr	r2, [pc, #52]	; (8000cd8 <close+0xd8>)
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8000ca6:	bf00      	nop
 8000ca8:	79fb      	ldrb	r3, [r7, #7]
 8000caa:	009b      	lsls	r3, r3, #2
 8000cac:	3301      	adds	r3, #1
 8000cae:	00db      	lsls	r3, r3, #3
 8000cb0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f000 fe67 	bl	8001988 <WIZCHIP_READ>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d1f3      	bne.n	8000ca8 <close+0xa8>
	return SOCK_OK;
 8000cc0:	2301      	movs	r3, #1
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	20000b18 	.word	0x20000b18
 8000cd0:	20000b1a 	.word	0x20000b1a
 8000cd4:	20000b1c 	.word	0x20000b1c
 8000cd8:	20000b2c 	.word	0x20000b2c

08000cdc <sendto>:
   //return len;
   return (int32_t)len;
}

int32_t sendto(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b086      	sub	sp, #24
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	60b9      	str	r1, [r7, #8]
 8000ce4:	607b      	str	r3, [r7, #4]
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	73fb      	strb	r3, [r7, #15]
 8000cea:	4613      	mov	r3, r2
 8000cec:	81bb      	strh	r3, [r7, #12]
   uint8_t tmp = 0;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	75fb      	strb	r3, [r7, #23]
   uint16_t freesize = 0;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	82bb      	strh	r3, [r7, #20]
   uint32_t taddr;

   CHECK_SOCKNUM();
 8000cf6:	7bfb      	ldrb	r3, [r7, #15]
 8000cf8:	2b08      	cmp	r3, #8
 8000cfa:	d902      	bls.n	8000d02 <sendto+0x26>
 8000cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8000d00:	e11b      	b.n	8000f3a <sendto+0x25e>
   switch(getSn_MR(sn) & 0x0F)
 8000d02:	7bfb      	ldrb	r3, [r7, #15]
 8000d04:	009b      	lsls	r3, r3, #2
 8000d06:	3301      	adds	r3, #1
 8000d08:	00db      	lsls	r3, r3, #3
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f000 fe3c 	bl	8001988 <WIZCHIP_READ>
 8000d10:	4603      	mov	r3, r0
 8000d12:	f003 030f 	and.w	r3, r3, #15
 8000d16:	3b02      	subs	r3, #2
 8000d18:	2b02      	cmp	r3, #2
 8000d1a:	d902      	bls.n	8000d22 <sendto+0x46>
//   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_IPRAW:
         break;
//   #endif
      default:
         return SOCKERR_SOCKMODE;
 8000d1c:	f06f 0304 	mvn.w	r3, #4
 8000d20:	e10b      	b.n	8000f3a <sendto+0x25e>
         break;
 8000d22:	bf00      	nop
   }
   CHECK_SOCKDATA();
 8000d24:	89bb      	ldrh	r3, [r7, #12]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d102      	bne.n	8000d30 <sendto+0x54>
 8000d2a:	f06f 030d 	mvn.w	r3, #13
 8000d2e:	e104      	b.n	8000f3a <sendto+0x25e>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   //{
      //uint32_t taddr;
      taddr = ((uint32_t)addr[0]) & 0x000000FF;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 8000d36:	693b      	ldr	r3, [r7, #16]
 8000d38:	021b      	lsls	r3, r3, #8
 8000d3a:	687a      	ldr	r2, [r7, #4]
 8000d3c:	3201      	adds	r2, #1
 8000d3e:	7812      	ldrb	r2, [r2, #0]
 8000d40:	4413      	add	r3, r2
 8000d42:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 8000d44:	693b      	ldr	r3, [r7, #16]
 8000d46:	021b      	lsls	r3, r3, #8
 8000d48:	687a      	ldr	r2, [r7, #4]
 8000d4a:	3202      	adds	r2, #2
 8000d4c:	7812      	ldrb	r2, [r2, #0]
 8000d4e:	4413      	add	r3, r2
 8000d50:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 8000d52:	693b      	ldr	r3, [r7, #16]
 8000d54:	021b      	lsls	r3, r3, #8
 8000d56:	687a      	ldr	r2, [r7, #4]
 8000d58:	3203      	adds	r2, #3
 8000d5a:	7812      	ldrb	r2, [r2, #0]
 8000d5c:	4413      	add	r3, r2
 8000d5e:	613b      	str	r3, [r7, #16]
   //}
   //
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   if((taddr == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_IPINVALID;
 8000d60:	693b      	ldr	r3, [r7, #16]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d10e      	bne.n	8000d84 <sendto+0xa8>
 8000d66:	7bfb      	ldrb	r3, [r7, #15]
 8000d68:	009b      	lsls	r3, r3, #2
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	00db      	lsls	r3, r3, #3
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f000 fe0a 	bl	8001988 <WIZCHIP_READ>
 8000d74:	4603      	mov	r3, r0
 8000d76:	f003 0304 	and.w	r3, r3, #4
 8000d7a:	2b04      	cmp	r3, #4
 8000d7c:	d002      	beq.n	8000d84 <sendto+0xa8>
 8000d7e:	f06f 030b 	mvn.w	r3, #11
 8000d82:	e0da      	b.n	8000f3a <sendto+0x25e>
   if((port  == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_PORTZERO;
 8000d84:	8c3b      	ldrh	r3, [r7, #32]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d10e      	bne.n	8000da8 <sendto+0xcc>
 8000d8a:	7bfb      	ldrb	r3, [r7, #15]
 8000d8c:	009b      	lsls	r3, r3, #2
 8000d8e:	3301      	adds	r3, #1
 8000d90:	00db      	lsls	r3, r3, #3
 8000d92:	4618      	mov	r0, r3
 8000d94:	f000 fdf8 	bl	8001988 <WIZCHIP_READ>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	f003 0304 	and.w	r3, r3, #4
 8000d9e:	2b04      	cmp	r3, #4
 8000da0:	d002      	beq.n	8000da8 <sendto+0xcc>
 8000da2:	f06f 030a 	mvn.w	r3, #10
 8000da6:	e0c8      	b.n	8000f3a <sendto+0x25e>
   tmp = getSn_SR(sn);
 8000da8:	7bfb      	ldrb	r3, [r7, #15]
 8000daa:	009b      	lsls	r3, r3, #2
 8000dac:	3301      	adds	r3, #1
 8000dae:	00db      	lsls	r3, r3, #3
 8000db0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000db4:	4618      	mov	r0, r3
 8000db6:	f000 fde7 	bl	8001988 <WIZCHIP_READ>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	75fb      	strb	r3, [r7, #23]
//#if ( _WIZCHIP_ < 5200 )
   if((tmp != SOCK_MACRAW) && (tmp != SOCK_UDP) && (tmp != SOCK_IPRAW)) return SOCKERR_SOCKSTATUS;
 8000dbe:	7dfb      	ldrb	r3, [r7, #23]
 8000dc0:	2b42      	cmp	r3, #66	; 0x42
 8000dc2:	d008      	beq.n	8000dd6 <sendto+0xfa>
 8000dc4:	7dfb      	ldrb	r3, [r7, #23]
 8000dc6:	2b22      	cmp	r3, #34	; 0x22
 8000dc8:	d005      	beq.n	8000dd6 <sendto+0xfa>
 8000dca:	7dfb      	ldrb	r3, [r7, #23]
 8000dcc:	2b32      	cmp	r3, #50	; 0x32
 8000dce:	d002      	beq.n	8000dd6 <sendto+0xfa>
 8000dd0:	f06f 0306 	mvn.w	r3, #6
 8000dd4:	e0b1      	b.n	8000f3a <sendto+0x25e>
//#else
//   if(tmp != SOCK_MACRAW && tmp != SOCK_UDP) return SOCKERR_SOCKSTATUS;
//#endif
      
   setSn_DIPR(sn,addr);
 8000dd6:	7bfb      	ldrb	r3, [r7, #15]
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	3301      	adds	r3, #1
 8000ddc:	00db      	lsls	r3, r3, #3
 8000dde:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8000de2:	2204      	movs	r2, #4
 8000de4:	6879      	ldr	r1, [r7, #4]
 8000de6:	4618      	mov	r0, r3
 8000de8:	f000 fec8 	bl	8001b7c <WIZCHIP_WRITE_BUF>
   setSn_DPORT(sn,port);      
 8000dec:	7bfb      	ldrb	r3, [r7, #15]
 8000dee:	009b      	lsls	r3, r3, #2
 8000df0:	3301      	adds	r3, #1
 8000df2:	00db      	lsls	r3, r3, #3
 8000df4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000df8:	461a      	mov	r2, r3
 8000dfa:	8c3b      	ldrh	r3, [r7, #32]
 8000dfc:	0a1b      	lsrs	r3, r3, #8
 8000dfe:	b29b      	uxth	r3, r3
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	4619      	mov	r1, r3
 8000e04:	4610      	mov	r0, r2
 8000e06:	f000 fe0b 	bl	8001a20 <WIZCHIP_WRITE>
 8000e0a:	7bfb      	ldrb	r3, [r7, #15]
 8000e0c:	009b      	lsls	r3, r3, #2
 8000e0e:	3301      	adds	r3, #1
 8000e10:	00db      	lsls	r3, r3, #3
 8000e12:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8000e16:	461a      	mov	r2, r3
 8000e18:	8c3b      	ldrh	r3, [r7, #32]
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	4610      	mov	r0, r2
 8000e20:	f000 fdfe 	bl	8001a20 <WIZCHIP_WRITE>
   freesize = getSn_TxMAX(sn);
 8000e24:	7bfb      	ldrb	r3, [r7, #15]
 8000e26:	009b      	lsls	r3, r3, #2
 8000e28:	3301      	adds	r3, #1
 8000e2a:	00db      	lsls	r3, r3, #3
 8000e2c:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8000e30:	4618      	mov	r0, r3
 8000e32:	f000 fda9 	bl	8001988 <WIZCHIP_READ>
 8000e36:	4603      	mov	r3, r0
 8000e38:	b29b      	uxth	r3, r3
 8000e3a:	029b      	lsls	r3, r3, #10
 8000e3c:	82bb      	strh	r3, [r7, #20]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8000e3e:	89ba      	ldrh	r2, [r7, #12]
 8000e40:	8abb      	ldrh	r3, [r7, #20]
 8000e42:	429a      	cmp	r2, r3
 8000e44:	d901      	bls.n	8000e4a <sendto+0x16e>
 8000e46:	8abb      	ldrh	r3, [r7, #20]
 8000e48:	81bb      	strh	r3, [r7, #12]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8000e4a:	7bfb      	ldrb	r3, [r7, #15]
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f000 fef5 	bl	8001c3c <getSn_TX_FSR>
 8000e52:	4603      	mov	r3, r0
 8000e54:	82bb      	strh	r3, [r7, #20]
      if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 8000e56:	7bfb      	ldrb	r3, [r7, #15]
 8000e58:	009b      	lsls	r3, r3, #2
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	00db      	lsls	r3, r3, #3
 8000e5e:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000e62:	4618      	mov	r0, r3
 8000e64:	f000 fd90 	bl	8001988 <WIZCHIP_READ>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d102      	bne.n	8000e74 <sendto+0x198>
 8000e6e:	f06f 0303 	mvn.w	r3, #3
 8000e72:	e062      	b.n	8000f3a <sendto+0x25e>
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8000e74:	4b33      	ldr	r3, [pc, #204]	; (8000f44 <sendto+0x268>)
 8000e76:	881b      	ldrh	r3, [r3, #0]
 8000e78:	461a      	mov	r2, r3
 8000e7a:	7bfb      	ldrb	r3, [r7, #15]
 8000e7c:	fa42 f303 	asr.w	r3, r2, r3
 8000e80:	f003 0301 	and.w	r3, r3, #1
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d005      	beq.n	8000e94 <sendto+0x1b8>
 8000e88:	89ba      	ldrh	r2, [r7, #12]
 8000e8a:	8abb      	ldrh	r3, [r7, #20]
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	d901      	bls.n	8000e94 <sendto+0x1b8>
 8000e90:	2300      	movs	r3, #0
 8000e92:	e052      	b.n	8000f3a <sendto+0x25e>
      if(len <= freesize) break;
 8000e94:	89ba      	ldrh	r2, [r7, #12]
 8000e96:	8abb      	ldrh	r3, [r7, #20]
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d900      	bls.n	8000e9e <sendto+0x1c2>
      freesize = getSn_TX_FSR(sn);
 8000e9c:	e7d5      	b.n	8000e4a <sendto+0x16e>
      if(len <= freesize) break;
 8000e9e:	bf00      	nop
   };
	wiz_send_data(sn, buf, len);
 8000ea0:	89ba      	ldrh	r2, [r7, #12]
 8000ea2:	7bfb      	ldrb	r3, [r7, #15]
 8000ea4:	68b9      	ldr	r1, [r7, #8]
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f000 ff5e 	bl	8001d68 <wiz_send_data>
//A20150601 : For W5300
#if _WIZCHIP_ == 5300
   setSn_TX_WRSR(sn, len);
#endif
//   
	setSn_CR(sn,Sn_CR_SEND);
 8000eac:	7bfb      	ldrb	r3, [r7, #15]
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	3301      	adds	r3, #1
 8000eb2:	00db      	lsls	r3, r3, #3
 8000eb4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000eb8:	2120      	movs	r1, #32
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f000 fdb0 	bl	8001a20 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn))
 8000ec0:	bf00      	nop
 8000ec2:	7bfb      	ldrb	r3, [r7, #15]
 8000ec4:	009b      	lsls	r3, r3, #2
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	00db      	lsls	r3, r3, #3
 8000eca:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f000 fd5a 	bl	8001988 <WIZCHIP_READ>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d1f3      	bne.n	8000ec2 <sendto+0x1e6>
		;
   while(1)
   {
      tmp = getSn_IR(sn);
 8000eda:	7bfb      	ldrb	r3, [r7, #15]
 8000edc:	009b      	lsls	r3, r3, #2
 8000ede:	3301      	adds	r3, #1
 8000ee0:	00db      	lsls	r3, r3, #3
 8000ee2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f000 fd4e 	bl	8001988 <WIZCHIP_READ>
 8000eec:	4603      	mov	r3, r0
 8000eee:	f003 031f 	and.w	r3, r3, #31
 8000ef2:	75fb      	strb	r3, [r7, #23]
      if(tmp & Sn_IR_SENDOK)
 8000ef4:	7dfb      	ldrb	r3, [r7, #23]
 8000ef6:	f003 0310 	and.w	r3, r3, #16
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d00c      	beq.n	8000f18 <sendto+0x23c>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8000efe:	7bfb      	ldrb	r3, [r7, #15]
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	3301      	adds	r3, #1
 8000f04:	00db      	lsls	r3, r3, #3
 8000f06:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000f0a:	2110      	movs	r1, #16
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f000 fd87 	bl	8001a20 <WIZCHIP_WRITE>
         break;
 8000f12:	bf00      	nop
   #if _WIZCHIP_ < 5500   //M20150401 : for WIZCHIP Errata #4, #5 (ARP errata)
      if(taddr) setSUBR((uint8_t*)&taddr);
   #endif
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8000f14:	89bb      	ldrh	r3, [r7, #12]
 8000f16:	e010      	b.n	8000f3a <sendto+0x25e>
      else if(tmp & Sn_IR_TIMEOUT)
 8000f18:	7dfb      	ldrb	r3, [r7, #23]
 8000f1a:	f003 0308 	and.w	r3, r3, #8
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d0db      	beq.n	8000eda <sendto+0x1fe>
         setSn_IR(sn, Sn_IR_TIMEOUT);
 8000f22:	7bfb      	ldrb	r3, [r7, #15]
 8000f24:	009b      	lsls	r3, r3, #2
 8000f26:	3301      	adds	r3, #1
 8000f28:	00db      	lsls	r3, r3, #3
 8000f2a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000f2e:	2108      	movs	r1, #8
 8000f30:	4618      	mov	r0, r3
 8000f32:	f000 fd75 	bl	8001a20 <WIZCHIP_WRITE>
         return SOCKERR_TIMEOUT;
 8000f36:	f06f 030c 	mvn.w	r3, #12
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3718      	adds	r7, #24
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	20000b18 	.word	0x20000b18

08000f48 <recvfrom>:



int32_t recvfrom(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b088      	sub	sp, #32
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	60b9      	str	r1, [r7, #8]
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	4603      	mov	r3, r0
 8000f54:	73fb      	strb	r3, [r7, #15]
 8000f56:	4613      	mov	r3, r2
 8000f58:	81bb      	strh	r3, [r7, #12]
#else   
   uint8_t  mr;
#endif
//   
   uint8_t  head[8];
	uint16_t pack_len=0;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	83fb      	strh	r3, [r7, #30]

   CHECK_SOCKNUM();
 8000f5e:	7bfb      	ldrb	r3, [r7, #15]
 8000f60:	2b08      	cmp	r3, #8
 8000f62:	d902      	bls.n	8000f6a <recvfrom+0x22>
 8000f64:	f04f 33ff 	mov.w	r3, #4294967295
 8000f68:	e1d4      	b.n	8001314 <recvfrom+0x3cc>
//A20150601
#if _WIZCHIP_ == 5300
   mr1 = getMR();
#endif   

   switch((mr=getSn_MR(sn)) & 0x0F)
 8000f6a:	7bfb      	ldrb	r3, [r7, #15]
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	3301      	adds	r3, #1
 8000f70:	00db      	lsls	r3, r3, #3
 8000f72:	4618      	mov	r0, r3
 8000f74:	f000 fd08 	bl	8001988 <WIZCHIP_READ>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	777b      	strb	r3, [r7, #29]
 8000f7c:	7f7b      	ldrb	r3, [r7, #29]
 8000f7e:	f003 030f 	and.w	r3, r3, #15
 8000f82:	3b02      	subs	r3, #2
 8000f84:	2b02      	cmp	r3, #2
 8000f86:	d902      	bls.n	8000f8e <recvfrom+0x46>
   #if ( _WIZCHIP_ < 5200 )         
      case Sn_MR_PPPoE:
         break;
   #endif
      default:
         return SOCKERR_SOCKMODE;
 8000f88:	f06f 0304 	mvn.w	r3, #4
 8000f8c:	e1c2      	b.n	8001314 <recvfrom+0x3cc>
         break;
 8000f8e:	bf00      	nop
   }
   CHECK_SOCKDATA();
 8000f90:	89bb      	ldrh	r3, [r7, #12]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d102      	bne.n	8000f9c <recvfrom+0x54>
 8000f96:	f06f 030d 	mvn.w	r3, #13
 8000f9a:	e1bb      	b.n	8001314 <recvfrom+0x3cc>
   if(sock_remained_size[sn] == 0)
 8000f9c:	7bfb      	ldrb	r3, [r7, #15]
 8000f9e:	4a88      	ldr	r2, [pc, #544]	; (80011c0 <recvfrom+0x278>)
 8000fa0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d128      	bne.n	8000ffa <recvfrom+0xb2>
   {
      while(1)
      {
         pack_len = getSn_RX_RSR(sn);
 8000fa8:	7bfb      	ldrb	r3, [r7, #15]
 8000faa:	4618      	mov	r0, r3
 8000fac:	f000 fe91 	bl	8001cd2 <getSn_RX_RSR>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	83fb      	strh	r3, [r7, #30]
         if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 8000fb4:	7bfb      	ldrb	r3, [r7, #15]
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	3301      	adds	r3, #1
 8000fba:	00db      	lsls	r3, r3, #3
 8000fbc:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f000 fce1 	bl	8001988 <WIZCHIP_READ>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d102      	bne.n	8000fd2 <recvfrom+0x8a>
 8000fcc:	f06f 0303 	mvn.w	r3, #3
 8000fd0:	e1a0      	b.n	8001314 <recvfrom+0x3cc>
         if( (sock_io_mode & (1<<sn)) && (pack_len == 0) ) return SOCK_BUSY;
 8000fd2:	4b7c      	ldr	r3, [pc, #496]	; (80011c4 <recvfrom+0x27c>)
 8000fd4:	881b      	ldrh	r3, [r3, #0]
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	7bfb      	ldrb	r3, [r7, #15]
 8000fda:	fa42 f303 	asr.w	r3, r2, r3
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d004      	beq.n	8000ff0 <recvfrom+0xa8>
 8000fe6:	8bfb      	ldrh	r3, [r7, #30]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d101      	bne.n	8000ff0 <recvfrom+0xa8>
 8000fec:	2300      	movs	r3, #0
 8000fee:	e191      	b.n	8001314 <recvfrom+0x3cc>
         if(pack_len != 0) break;
 8000ff0:	8bfb      	ldrh	r3, [r7, #30]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d100      	bne.n	8000ff8 <recvfrom+0xb0>
         pack_len = getSn_RX_RSR(sn);
 8000ff6:	e7d7      	b.n	8000fa8 <recvfrom+0x60>
         if(pack_len != 0) break;
 8000ff8:	bf00      	nop
      };
   }
//D20150601 : Move it to bottom
// sock_pack_info[sn] = PACK_COMPLETED;
	switch (mr & 0x07)
 8000ffa:	7f7b      	ldrb	r3, [r7, #29]
 8000ffc:	f003 0307 	and.w	r3, r3, #7
 8001000:	2b04      	cmp	r3, #4
 8001002:	d079      	beq.n	80010f8 <recvfrom+0x1b0>
 8001004:	2b04      	cmp	r3, #4
 8001006:	f300 8142 	bgt.w	800128e <recvfrom+0x346>
 800100a:	2b02      	cmp	r3, #2
 800100c:	d003      	beq.n	8001016 <recvfrom+0xce>
 800100e:	2b03      	cmp	r3, #3
 8001010:	f000 80dc 	beq.w	80011cc <recvfrom+0x284>
 8001014:	e13b      	b.n	800128e <recvfrom+0x346>
	{
	   case Sn_MR_UDP :
	      if(sock_remained_size[sn] == 0)
 8001016:	7bfb      	ldrb	r3, [r7, #15]
 8001018:	4a69      	ldr	r2, [pc, #420]	; (80011c0 <recvfrom+0x278>)
 800101a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d152      	bne.n	80010c8 <recvfrom+0x180>
	      {
   			wiz_recv_data(sn, head, 8);
 8001022:	f107 0114 	add.w	r1, r7, #20
 8001026:	7bfb      	ldrb	r3, [r7, #15]
 8001028:	2208      	movs	r2, #8
 800102a:	4618      	mov	r0, r3
 800102c:	f000 fef8 	bl	8001e20 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 8001030:	7bfb      	ldrb	r3, [r7, #15]
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	3301      	adds	r3, #1
 8001036:	00db      	lsls	r3, r3, #3
 8001038:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800103c:	2140      	movs	r1, #64	; 0x40
 800103e:	4618      	mov	r0, r3
 8001040:	f000 fcee 	bl	8001a20 <WIZCHIP_WRITE>
   			while(getSn_CR(sn))
 8001044:	bf00      	nop
 8001046:	7bfb      	ldrb	r3, [r7, #15]
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	3301      	adds	r3, #1
 800104c:	00db      	lsls	r3, r3, #3
 800104e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001052:	4618      	mov	r0, r3
 8001054:	f000 fc98 	bl	8001988 <WIZCHIP_READ>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d1f3      	bne.n	8001046 <recvfrom+0xfe>
      			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[6];
   		   }
            else
            {
         #endif
               addr[0] = head[0];
 800105e:	7d3a      	ldrb	r2, [r7, #20]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	701a      	strb	r2, [r3, #0]
      			addr[1] = head[1];
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	3301      	adds	r3, #1
 8001068:	7d7a      	ldrb	r2, [r7, #21]
 800106a:	701a      	strb	r2, [r3, #0]
      			addr[2] = head[2];
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	3302      	adds	r3, #2
 8001070:	7dba      	ldrb	r2, [r7, #22]
 8001072:	701a      	strb	r2, [r3, #0]
      			addr[3] = head[3];
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	3303      	adds	r3, #3
 8001078:	7dfa      	ldrb	r2, [r7, #23]
 800107a:	701a      	strb	r2, [r3, #0]
      			*port = head[4];
 800107c:	7e3b      	ldrb	r3, [r7, #24]
 800107e:	b29a      	uxth	r2, r3
 8001080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001082:	801a      	strh	r2, [r3, #0]
      			*port = (*port << 8) + head[5];
 8001084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001086:	881b      	ldrh	r3, [r3, #0]
 8001088:	021b      	lsls	r3, r3, #8
 800108a:	b29a      	uxth	r2, r3
 800108c:	7e7b      	ldrb	r3, [r7, #25]
 800108e:	b29b      	uxth	r3, r3
 8001090:	4413      	add	r3, r2
 8001092:	b29a      	uxth	r2, r3
 8001094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001096:	801a      	strh	r2, [r3, #0]
      			sock_remained_size[sn] = head[6];
 8001098:	7eba      	ldrb	r2, [r7, #26]
 800109a:	7bfb      	ldrb	r3, [r7, #15]
 800109c:	b291      	uxth	r1, r2
 800109e:	4a48      	ldr	r2, [pc, #288]	; (80011c0 <recvfrom+0x278>)
 80010a0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[7];
 80010a4:	7bfb      	ldrb	r3, [r7, #15]
 80010a6:	4a46      	ldr	r2, [pc, #280]	; (80011c0 <recvfrom+0x278>)
 80010a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010ac:	021b      	lsls	r3, r3, #8
 80010ae:	b299      	uxth	r1, r3
 80010b0:	7efb      	ldrb	r3, [r7, #27]
 80010b2:	b29a      	uxth	r2, r3
 80010b4:	7bfb      	ldrb	r3, [r7, #15]
 80010b6:	440a      	add	r2, r1
 80010b8:	b291      	uxth	r1, r2
 80010ba:	4a41      	ldr	r2, [pc, #260]	; (80011c0 <recvfrom+0x278>)
 80010bc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
         #if _WIZCHIP_ == 5300
            }
         #endif
   			sock_pack_info[sn] = PACK_FIRST;
 80010c0:	7bfb      	ldrb	r3, [r7, #15]
 80010c2:	4a41      	ldr	r2, [pc, #260]	; (80011c8 <recvfrom+0x280>)
 80010c4:	2180      	movs	r1, #128	; 0x80
 80010c6:	54d1      	strb	r1, [r2, r3]
   	   }
			if(len < sock_remained_size[sn]) pack_len = len;
 80010c8:	7bfb      	ldrb	r3, [r7, #15]
 80010ca:	4a3d      	ldr	r2, [pc, #244]	; (80011c0 <recvfrom+0x278>)
 80010cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010d0:	89ba      	ldrh	r2, [r7, #12]
 80010d2:	429a      	cmp	r2, r3
 80010d4:	d202      	bcs.n	80010dc <recvfrom+0x194>
 80010d6:	89bb      	ldrh	r3, [r7, #12]
 80010d8:	83fb      	strh	r3, [r7, #30]
 80010da:	e004      	b.n	80010e6 <recvfrom+0x19e>
			else pack_len = sock_remained_size[sn];
 80010dc:	7bfb      	ldrb	r3, [r7, #15]
 80010de:	4a38      	ldr	r2, [pc, #224]	; (80011c0 <recvfrom+0x278>)
 80010e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010e4:	83fb      	strh	r3, [r7, #30]
			//A20150601 : For W5300
			len = pack_len;
 80010e6:	8bfb      	ldrh	r3, [r7, #30]
 80010e8:	81bb      	strh	r3, [r7, #12]
			   }
			#endif
			//
			// Need to packet length check (default 1472)
			//
   		wiz_recv_data(sn, buf, pack_len); // data copy.
 80010ea:	8bfa      	ldrh	r2, [r7, #30]
 80010ec:	7bfb      	ldrb	r3, [r7, #15]
 80010ee:	68b9      	ldr	r1, [r7, #8]
 80010f0:	4618      	mov	r0, r3
 80010f2:	f000 fe95 	bl	8001e20 <wiz_recv_data>
			break;
 80010f6:	e0d6      	b.n	80012a6 <recvfrom+0x35e>
	   case Sn_MR_MACRAW :
	      if(sock_remained_size[sn] == 0)
 80010f8:	7bfb      	ldrb	r3, [r7, #15]
 80010fa:	4a31      	ldr	r2, [pc, #196]	; (80011c0 <recvfrom+0x278>)
 80010fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d146      	bne.n	8001192 <recvfrom+0x24a>
	      {
   			wiz_recv_data(sn, head, 2);
 8001104:	f107 0114 	add.w	r1, r7, #20
 8001108:	7bfb      	ldrb	r3, [r7, #15]
 800110a:	2202      	movs	r2, #2
 800110c:	4618      	mov	r0, r3
 800110e:	f000 fe87 	bl	8001e20 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 8001112:	7bfb      	ldrb	r3, [r7, #15]
 8001114:	009b      	lsls	r3, r3, #2
 8001116:	3301      	adds	r3, #1
 8001118:	00db      	lsls	r3, r3, #3
 800111a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800111e:	2140      	movs	r1, #64	; 0x40
 8001120:	4618      	mov	r0, r3
 8001122:	f000 fc7d 	bl	8001a20 <WIZCHIP_WRITE>
   			while(getSn_CR(sn))
 8001126:	bf00      	nop
 8001128:	7bfb      	ldrb	r3, [r7, #15]
 800112a:	009b      	lsls	r3, r3, #2
 800112c:	3301      	adds	r3, #1
 800112e:	00db      	lsls	r3, r3, #3
 8001130:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001134:	4618      	mov	r0, r3
 8001136:	f000 fc27 	bl	8001988 <WIZCHIP_READ>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d1f3      	bne.n	8001128 <recvfrom+0x1e0>
					;
   			// read peer's IP address, port number & packet length
    			sock_remained_size[sn] = head[0];
 8001140:	7d3a      	ldrb	r2, [r7, #20]
 8001142:	7bfb      	ldrb	r3, [r7, #15]
 8001144:	b291      	uxth	r1, r2
 8001146:	4a1e      	ldr	r2, [pc, #120]	; (80011c0 <recvfrom+0x278>)
 8001148:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			sock_remained_size[sn] = (sock_remained_size[sn] <<8) + head[1] -2;
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	4a1c      	ldr	r2, [pc, #112]	; (80011c0 <recvfrom+0x278>)
 8001150:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001154:	021b      	lsls	r3, r3, #8
 8001156:	b29a      	uxth	r2, r3
 8001158:	7d7b      	ldrb	r3, [r7, #21]
 800115a:	b29b      	uxth	r3, r3
 800115c:	4413      	add	r3, r2
 800115e:	b29a      	uxth	r2, r3
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	3a02      	subs	r2, #2
 8001164:	b291      	uxth	r1, r2
 8001166:	4a16      	ldr	r2, [pc, #88]	; (80011c0 <recvfrom+0x278>)
 8001168:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			if(sock_remained_size[sn] & 0x01)
   				sock_remained_size[sn] = sock_remained_size[sn] + 1 - 4;
   			else
   				sock_remained_size[sn] -= 4;
			#endif
   			if(sock_remained_size[sn] > 1514) 
 800116c:	7bfb      	ldrb	r3, [r7, #15]
 800116e:	4a14      	ldr	r2, [pc, #80]	; (80011c0 <recvfrom+0x278>)
 8001170:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001174:	f240 52ea 	movw	r2, #1514	; 0x5ea
 8001178:	4293      	cmp	r3, r2
 800117a:	d906      	bls.n	800118a <recvfrom+0x242>
   			{
   			   close(sn);
 800117c:	7bfb      	ldrb	r3, [r7, #15]
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff fd3e 	bl	8000c00 <close>
   			   return SOCKFATAL_PACKLEN;
 8001184:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8001188:	e0c4      	b.n	8001314 <recvfrom+0x3cc>
   			}
   			sock_pack_info[sn] = PACK_FIRST;
 800118a:	7bfb      	ldrb	r3, [r7, #15]
 800118c:	4a0e      	ldr	r2, [pc, #56]	; (80011c8 <recvfrom+0x280>)
 800118e:	2180      	movs	r1, #128	; 0x80
 8001190:	54d1      	strb	r1, [r2, r3]
   	   }
			if(len < sock_remained_size[sn]) pack_len = len;
 8001192:	7bfb      	ldrb	r3, [r7, #15]
 8001194:	4a0a      	ldr	r2, [pc, #40]	; (80011c0 <recvfrom+0x278>)
 8001196:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800119a:	89ba      	ldrh	r2, [r7, #12]
 800119c:	429a      	cmp	r2, r3
 800119e:	d202      	bcs.n	80011a6 <recvfrom+0x25e>
 80011a0:	89bb      	ldrh	r3, [r7, #12]
 80011a2:	83fb      	strh	r3, [r7, #30]
 80011a4:	e004      	b.n	80011b0 <recvfrom+0x268>
			else pack_len = sock_remained_size[sn];
 80011a6:	7bfb      	ldrb	r3, [r7, #15]
 80011a8:	4a05      	ldr	r2, [pc, #20]	; (80011c0 <recvfrom+0x278>)
 80011aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011ae:	83fb      	strh	r3, [r7, #30]
			wiz_recv_data(sn,buf,pack_len);
 80011b0:	8bfa      	ldrh	r2, [r7, #30]
 80011b2:	7bfb      	ldrb	r3, [r7, #15]
 80011b4:	68b9      	ldr	r1, [r7, #8]
 80011b6:	4618      	mov	r0, r3
 80011b8:	f000 fe32 	bl	8001e20 <wiz_recv_data>
		   break;
 80011bc:	e073      	b.n	80012a6 <recvfrom+0x35e>
 80011be:	bf00      	nop
 80011c0:	20000b1c 	.word	0x20000b1c
 80011c4:	20000b18 	.word	0x20000b18
 80011c8:	20000b2c 	.word	0x20000b2c
   //#if ( _WIZCHIP_ < 5200 )
		case Sn_MR_IPRAW:
		   if(sock_remained_size[sn] == 0)
 80011cc:	7bfb      	ldrb	r3, [r7, #15]
 80011ce:	4a53      	ldr	r2, [pc, #332]	; (800131c <recvfrom+0x3d4>)
 80011d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d144      	bne.n	8001262 <recvfrom+0x31a>
		   {
   			wiz_recv_data(sn, head, 6);
 80011d8:	f107 0114 	add.w	r1, r7, #20
 80011dc:	7bfb      	ldrb	r3, [r7, #15]
 80011de:	2206      	movs	r2, #6
 80011e0:	4618      	mov	r0, r3
 80011e2:	f000 fe1d 	bl	8001e20 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 80011e6:	7bfb      	ldrb	r3, [r7, #15]
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	3301      	adds	r3, #1
 80011ec:	00db      	lsls	r3, r3, #3
 80011ee:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80011f2:	2140      	movs	r1, #64	; 0x40
 80011f4:	4618      	mov	r0, r3
 80011f6:	f000 fc13 	bl	8001a20 <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 80011fa:	bf00      	nop
 80011fc:	7bfb      	ldrb	r3, [r7, #15]
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	3301      	adds	r3, #1
 8001202:	00db      	lsls	r3, r3, #3
 8001204:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001208:	4618      	mov	r0, r3
 800120a:	f000 fbbd 	bl	8001988 <WIZCHIP_READ>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d1f3      	bne.n	80011fc <recvfrom+0x2b4>
   			addr[0] = head[0];
 8001214:	7d3a      	ldrb	r2, [r7, #20]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	701a      	strb	r2, [r3, #0]
   			addr[1] = head[1];
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	3301      	adds	r3, #1
 800121e:	7d7a      	ldrb	r2, [r7, #21]
 8001220:	701a      	strb	r2, [r3, #0]
   			addr[2] = head[2];
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	3302      	adds	r3, #2
 8001226:	7dba      	ldrb	r2, [r7, #22]
 8001228:	701a      	strb	r2, [r3, #0]
   			addr[3] = head[3];
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	3303      	adds	r3, #3
 800122e:	7dfa      	ldrb	r2, [r7, #23]
 8001230:	701a      	strb	r2, [r3, #0]
   			sock_remained_size[sn] = head[4];
 8001232:	7e3a      	ldrb	r2, [r7, #24]
 8001234:	7bfb      	ldrb	r3, [r7, #15]
 8001236:	b291      	uxth	r1, r2
 8001238:	4a38      	ldr	r2, [pc, #224]	; (800131c <recvfrom+0x3d4>)
 800123a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			//M20150401 : For Typing Error
   			//sock_remaiend_size[sn] = (sock_remained_size[sn] << 8) + head[5];
   			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[5];
 800123e:	7bfb      	ldrb	r3, [r7, #15]
 8001240:	4a36      	ldr	r2, [pc, #216]	; (800131c <recvfrom+0x3d4>)
 8001242:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001246:	021b      	lsls	r3, r3, #8
 8001248:	b299      	uxth	r1, r3
 800124a:	7e7b      	ldrb	r3, [r7, #25]
 800124c:	b29a      	uxth	r2, r3
 800124e:	7bfb      	ldrb	r3, [r7, #15]
 8001250:	440a      	add	r2, r1
 8001252:	b291      	uxth	r1, r2
 8001254:	4a31      	ldr	r2, [pc, #196]	; (800131c <recvfrom+0x3d4>)
 8001256:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			sock_pack_info[sn] = PACK_FIRST;
 800125a:	7bfb      	ldrb	r3, [r7, #15]
 800125c:	4a30      	ldr	r2, [pc, #192]	; (8001320 <recvfrom+0x3d8>)
 800125e:	2180      	movs	r1, #128	; 0x80
 8001260:	54d1      	strb	r1, [r2, r3]
         }
			//
			// Need to packet length check
			//
			if(len < sock_remained_size[sn]) pack_len = len;
 8001262:	7bfb      	ldrb	r3, [r7, #15]
 8001264:	4a2d      	ldr	r2, [pc, #180]	; (800131c <recvfrom+0x3d4>)
 8001266:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800126a:	89ba      	ldrh	r2, [r7, #12]
 800126c:	429a      	cmp	r2, r3
 800126e:	d202      	bcs.n	8001276 <recvfrom+0x32e>
 8001270:	89bb      	ldrh	r3, [r7, #12]
 8001272:	83fb      	strh	r3, [r7, #30]
 8001274:	e004      	b.n	8001280 <recvfrom+0x338>
			else pack_len = sock_remained_size[sn];
 8001276:	7bfb      	ldrb	r3, [r7, #15]
 8001278:	4a28      	ldr	r2, [pc, #160]	; (800131c <recvfrom+0x3d4>)
 800127a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800127e:	83fb      	strh	r3, [r7, #30]
   		wiz_recv_data(sn, buf, pack_len); // data copy.
 8001280:	8bfa      	ldrh	r2, [r7, #30]
 8001282:	7bfb      	ldrb	r3, [r7, #15]
 8001284:	68b9      	ldr	r1, [r7, #8]
 8001286:	4618      	mov	r0, r3
 8001288:	f000 fdca 	bl	8001e20 <wiz_recv_data>
			break;
 800128c:	e00b      	b.n	80012a6 <recvfrom+0x35e>
   //#endif
      default:
         wiz_recv_ignore(sn, pack_len); // data copy.
 800128e:	8bfa      	ldrh	r2, [r7, #30]
 8001290:	7bfb      	ldrb	r3, [r7, #15]
 8001292:	4611      	mov	r1, r2
 8001294:	4618      	mov	r0, r3
 8001296:	f000 fe1f 	bl	8001ed8 <wiz_recv_ignore>
         sock_remained_size[sn] = pack_len;
 800129a:	7bfb      	ldrb	r3, [r7, #15]
 800129c:	491f      	ldr	r1, [pc, #124]	; (800131c <recvfrom+0x3d4>)
 800129e:	8bfa      	ldrh	r2, [r7, #30]
 80012a0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
         break;
 80012a4:	bf00      	nop
   }
	setSn_CR(sn,Sn_CR_RECV);
 80012a6:	7bfb      	ldrb	r3, [r7, #15]
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	3301      	adds	r3, #1
 80012ac:	00db      	lsls	r3, r3, #3
 80012ae:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80012b2:	2140      	movs	r1, #64	; 0x40
 80012b4:	4618      	mov	r0, r3
 80012b6:	f000 fbb3 	bl	8001a20 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn)) ;
 80012ba:	bf00      	nop
 80012bc:	7bfb      	ldrb	r3, [r7, #15]
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	3301      	adds	r3, #1
 80012c2:	00db      	lsls	r3, r3, #3
 80012c4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80012c8:	4618      	mov	r0, r3
 80012ca:	f000 fb5d 	bl	8001988 <WIZCHIP_READ>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d1f3      	bne.n	80012bc <recvfrom+0x374>
	sock_remained_size[sn] -= pack_len;
 80012d4:	7bfb      	ldrb	r3, [r7, #15]
 80012d6:	4a11      	ldr	r2, [pc, #68]	; (800131c <recvfrom+0x3d4>)
 80012d8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80012dc:	7bfb      	ldrb	r3, [r7, #15]
 80012de:	8bfa      	ldrh	r2, [r7, #30]
 80012e0:	1a8a      	subs	r2, r1, r2
 80012e2:	b291      	uxth	r1, r2
 80012e4:	4a0d      	ldr	r2, [pc, #52]	; (800131c <recvfrom+0x3d4>)
 80012e6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	//M20150601 : 
	//if(sock_remained_size[sn] != 0) sock_pack_info[sn] |= 0x01;
	if(sock_remained_size[sn] != 0)
 80012ea:	7bfb      	ldrb	r3, [r7, #15]
 80012ec:	4a0b      	ldr	r2, [pc, #44]	; (800131c <recvfrom+0x3d4>)
 80012ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d009      	beq.n	800130a <recvfrom+0x3c2>
	{
	   sock_pack_info[sn] |= PACK_REMAINED;
 80012f6:	7bfb      	ldrb	r3, [r7, #15]
 80012f8:	4a09      	ldr	r2, [pc, #36]	; (8001320 <recvfrom+0x3d8>)
 80012fa:	5cd2      	ldrb	r2, [r2, r3]
 80012fc:	7bfb      	ldrb	r3, [r7, #15]
 80012fe:	f042 0201 	orr.w	r2, r2, #1
 8001302:	b2d1      	uxtb	r1, r2
 8001304:	4a06      	ldr	r2, [pc, #24]	; (8001320 <recvfrom+0x3d8>)
 8001306:	54d1      	strb	r1, [r2, r3]
 8001308:	e003      	b.n	8001312 <recvfrom+0x3ca>
   #if _WIZCHIP_ == 5300	   
	   if(pack_len & 0x01) sock_pack_info[sn] |= PACK_FIFOBYTE;
   #endif	      
	}
	else sock_pack_info[sn] = PACK_COMPLETED;
 800130a:	7bfb      	ldrb	r3, [r7, #15]
 800130c:	4a04      	ldr	r2, [pc, #16]	; (8001320 <recvfrom+0x3d8>)
 800130e:	2100      	movs	r1, #0
 8001310:	54d1      	strb	r1, [r2, r3]
   pack_len = len;
#endif
   //
   //M20150409 : Explicit Type Casting
   //return pack_len;
   return (int32_t)pack_len;
 8001312:	8bfb      	ldrh	r3, [r7, #30]
}
 8001314:	4618      	mov	r0, r3
 8001316:	3720      	adds	r7, #32
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	20000b1c 	.word	0x20000b1c
 8001320:	20000b2c 	.word	0x20000b2c

08001324 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001328:	4b17      	ldr	r3, [pc, #92]	; (8001388 <MX_SPI1_Init+0x64>)
 800132a:	4a18      	ldr	r2, [pc, #96]	; (800138c <MX_SPI1_Init+0x68>)
 800132c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800132e:	4b16      	ldr	r3, [pc, #88]	; (8001388 <MX_SPI1_Init+0x64>)
 8001330:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001334:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001336:	4b14      	ldr	r3, [pc, #80]	; (8001388 <MX_SPI1_Init+0x64>)
 8001338:	2200      	movs	r2, #0
 800133a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800133c:	4b12      	ldr	r3, [pc, #72]	; (8001388 <MX_SPI1_Init+0x64>)
 800133e:	2200      	movs	r2, #0
 8001340:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001342:	4b11      	ldr	r3, [pc, #68]	; (8001388 <MX_SPI1_Init+0x64>)
 8001344:	2200      	movs	r2, #0
 8001346:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001348:	4b0f      	ldr	r3, [pc, #60]	; (8001388 <MX_SPI1_Init+0x64>)
 800134a:	2200      	movs	r2, #0
 800134c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800134e:	4b0e      	ldr	r3, [pc, #56]	; (8001388 <MX_SPI1_Init+0x64>)
 8001350:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001354:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001356:	4b0c      	ldr	r3, [pc, #48]	; (8001388 <MX_SPI1_Init+0x64>)
 8001358:	2208      	movs	r2, #8
 800135a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800135c:	4b0a      	ldr	r3, [pc, #40]	; (8001388 <MX_SPI1_Init+0x64>)
 800135e:	2200      	movs	r2, #0
 8001360:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001362:	4b09      	ldr	r3, [pc, #36]	; (8001388 <MX_SPI1_Init+0x64>)
 8001364:	2200      	movs	r2, #0
 8001366:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001368:	4b07      	ldr	r3, [pc, #28]	; (8001388 <MX_SPI1_Init+0x64>)
 800136a:	2200      	movs	r2, #0
 800136c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800136e:	4b06      	ldr	r3, [pc, #24]	; (8001388 <MX_SPI1_Init+0x64>)
 8001370:	220a      	movs	r2, #10
 8001372:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001374:	4804      	ldr	r0, [pc, #16]	; (8001388 <MX_SPI1_Init+0x64>)
 8001376:	f002 ffcb 	bl	8004310 <HAL_SPI_Init>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001380:	f7ff fb22 	bl	80009c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001384:	bf00      	nop
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20000b34 	.word	0x20000b34
 800138c:	40013000 	.word	0x40013000

08001390 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b088      	sub	sp, #32
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001398:	f107 0310 	add.w	r3, r7, #16
 800139c:	2200      	movs	r2, #0
 800139e:	601a      	str	r2, [r3, #0]
 80013a0:	605a      	str	r2, [r3, #4]
 80013a2:	609a      	str	r2, [r3, #8]
 80013a4:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a1b      	ldr	r2, [pc, #108]	; (8001418 <HAL_SPI_MspInit+0x88>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d12f      	bne.n	8001410 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013b0:	4b1a      	ldr	r3, [pc, #104]	; (800141c <HAL_SPI_MspInit+0x8c>)
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	4a19      	ldr	r2, [pc, #100]	; (800141c <HAL_SPI_MspInit+0x8c>)
 80013b6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80013ba:	6193      	str	r3, [r2, #24]
 80013bc:	4b17      	ldr	r3, [pc, #92]	; (800141c <HAL_SPI_MspInit+0x8c>)
 80013be:	699b      	ldr	r3, [r3, #24]
 80013c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013c4:	60fb      	str	r3, [r7, #12]
 80013c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c8:	4b14      	ldr	r3, [pc, #80]	; (800141c <HAL_SPI_MspInit+0x8c>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	4a13      	ldr	r2, [pc, #76]	; (800141c <HAL_SPI_MspInit+0x8c>)
 80013ce:	f043 0304 	orr.w	r3, r3, #4
 80013d2:	6193      	str	r3, [r2, #24]
 80013d4:	4b11      	ldr	r3, [pc, #68]	; (800141c <HAL_SPI_MspInit+0x8c>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	f003 0304 	and.w	r3, r3, #4
 80013dc:	60bb      	str	r3, [r7, #8]
 80013de:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80013e0:	23a0      	movs	r3, #160	; 0xa0
 80013e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e4:	2302      	movs	r3, #2
 80013e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013e8:	2303      	movs	r3, #3
 80013ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ec:	f107 0310 	add.w	r3, r7, #16
 80013f0:	4619      	mov	r1, r3
 80013f2:	480b      	ldr	r0, [pc, #44]	; (8001420 <HAL_SPI_MspInit+0x90>)
 80013f4:	f002 f96a 	bl	80036cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80013f8:	2340      	movs	r3, #64	; 0x40
 80013fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013fc:	2300      	movs	r3, #0
 80013fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001400:	2300      	movs	r3, #0
 8001402:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001404:	f107 0310 	add.w	r3, r7, #16
 8001408:	4619      	mov	r1, r3
 800140a:	4805      	ldr	r0, [pc, #20]	; (8001420 <HAL_SPI_MspInit+0x90>)
 800140c:	f002 f95e 	bl	80036cc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001410:	bf00      	nop
 8001412:	3720      	adds	r7, #32
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	40013000 	.word	0x40013000
 800141c:	40021000 	.word	0x40021000
 8001420:	40010800 	.word	0x40010800

08001424 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800142a:	4b18      	ldr	r3, [pc, #96]	; (800148c <HAL_MspInit+0x68>)
 800142c:	699b      	ldr	r3, [r3, #24]
 800142e:	4a17      	ldr	r2, [pc, #92]	; (800148c <HAL_MspInit+0x68>)
 8001430:	f043 0301 	orr.w	r3, r3, #1
 8001434:	6193      	str	r3, [r2, #24]
 8001436:	4b15      	ldr	r3, [pc, #84]	; (800148c <HAL_MspInit+0x68>)
 8001438:	699b      	ldr	r3, [r3, #24]
 800143a:	f003 0301 	and.w	r3, r3, #1
 800143e:	60bb      	str	r3, [r7, #8]
 8001440:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001442:	4b12      	ldr	r3, [pc, #72]	; (800148c <HAL_MspInit+0x68>)
 8001444:	69db      	ldr	r3, [r3, #28]
 8001446:	4a11      	ldr	r2, [pc, #68]	; (800148c <HAL_MspInit+0x68>)
 8001448:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800144c:	61d3      	str	r3, [r2, #28]
 800144e:	4b0f      	ldr	r3, [pc, #60]	; (800148c <HAL_MspInit+0x68>)
 8001450:	69db      	ldr	r3, [r3, #28]
 8001452:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001456:	607b      	str	r3, [r7, #4]
 8001458:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800145a:	2200      	movs	r2, #0
 800145c:	210f      	movs	r1, #15
 800145e:	f06f 0001 	mvn.w	r0, #1
 8001462:	f001 fef8 	bl	8003256 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001466:	4b0a      	ldr	r3, [pc, #40]	; (8001490 <HAL_MspInit+0x6c>)
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	60fb      	str	r3, [r7, #12]
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	4a04      	ldr	r2, [pc, #16]	; (8001490 <HAL_MspInit+0x6c>)
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001482:	bf00      	nop
 8001484:	3710      	adds	r7, #16
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	40021000 	.word	0x40021000
 8001490:	40010000 	.word	0x40010000

08001494 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b08e      	sub	sp, #56	; 0x38
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800149c:	2300      	movs	r3, #0
 800149e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80014a0:	2300      	movs	r3, #0
 80014a2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80014a4:	2300      	movs	r3, #0
 80014a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80014aa:	4b34      	ldr	r3, [pc, #208]	; (800157c <HAL_InitTick+0xe8>)
 80014ac:	69db      	ldr	r3, [r3, #28]
 80014ae:	4a33      	ldr	r2, [pc, #204]	; (800157c <HAL_InitTick+0xe8>)
 80014b0:	f043 0304 	orr.w	r3, r3, #4
 80014b4:	61d3      	str	r3, [r2, #28]
 80014b6:	4b31      	ldr	r3, [pc, #196]	; (800157c <HAL_InitTick+0xe8>)
 80014b8:	69db      	ldr	r3, [r3, #28]
 80014ba:	f003 0304 	and.w	r3, r3, #4
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80014c2:	f107 0210 	add.w	r2, r7, #16
 80014c6:	f107 0314 	add.w	r3, r7, #20
 80014ca:	4611      	mov	r1, r2
 80014cc:	4618      	mov	r0, r3
 80014ce:	f002 fed1 	bl	8004274 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80014d2:	6a3b      	ldr	r3, [r7, #32]
 80014d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80014d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d103      	bne.n	80014e4 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80014dc:	f002 fea2 	bl	8004224 <HAL_RCC_GetPCLK1Freq>
 80014e0:	6378      	str	r0, [r7, #52]	; 0x34
 80014e2:	e004      	b.n	80014ee <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80014e4:	f002 fe9e 	bl	8004224 <HAL_RCC_GetPCLK1Freq>
 80014e8:	4603      	mov	r3, r0
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80014ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014f0:	4a23      	ldr	r2, [pc, #140]	; (8001580 <HAL_InitTick+0xec>)
 80014f2:	fba2 2303 	umull	r2, r3, r2, r3
 80014f6:	0c9b      	lsrs	r3, r3, #18
 80014f8:	3b01      	subs	r3, #1
 80014fa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80014fc:	4b21      	ldr	r3, [pc, #132]	; (8001584 <HAL_InitTick+0xf0>)
 80014fe:	4a22      	ldr	r2, [pc, #136]	; (8001588 <HAL_InitTick+0xf4>)
 8001500:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001502:	4b20      	ldr	r3, [pc, #128]	; (8001584 <HAL_InitTick+0xf0>)
 8001504:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001508:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 800150a:	4a1e      	ldr	r2, [pc, #120]	; (8001584 <HAL_InitTick+0xf0>)
 800150c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800150e:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001510:	4b1c      	ldr	r3, [pc, #112]	; (8001584 <HAL_InitTick+0xf0>)
 8001512:	2200      	movs	r2, #0
 8001514:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001516:	4b1b      	ldr	r3, [pc, #108]	; (8001584 <HAL_InitTick+0xf0>)
 8001518:	2200      	movs	r2, #0
 800151a:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800151c:	4b19      	ldr	r3, [pc, #100]	; (8001584 <HAL_InitTick+0xf0>)
 800151e:	2200      	movs	r2, #0
 8001520:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8001522:	4818      	ldr	r0, [pc, #96]	; (8001584 <HAL_InitTick+0xf0>)
 8001524:	f003 fc60 	bl	8004de8 <HAL_TIM_Base_Init>
 8001528:	4603      	mov	r3, r0
 800152a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800152e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001532:	2b00      	cmp	r3, #0
 8001534:	d11b      	bne.n	800156e <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8001536:	4813      	ldr	r0, [pc, #76]	; (8001584 <HAL_InitTick+0xf0>)
 8001538:	f003 fcae 	bl	8004e98 <HAL_TIM_Base_Start_IT>
 800153c:	4603      	mov	r3, r0
 800153e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001542:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001546:	2b00      	cmp	r3, #0
 8001548:	d111      	bne.n	800156e <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800154a:	201e      	movs	r0, #30
 800154c:	f001 fe9f 	bl	800328e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2b0f      	cmp	r3, #15
 8001554:	d808      	bhi.n	8001568 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8001556:	2200      	movs	r2, #0
 8001558:	6879      	ldr	r1, [r7, #4]
 800155a:	201e      	movs	r0, #30
 800155c:	f001 fe7b 	bl	8003256 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001560:	4a0a      	ldr	r2, [pc, #40]	; (800158c <HAL_InitTick+0xf8>)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6013      	str	r3, [r2, #0]
 8001566:	e002      	b.n	800156e <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001568:	2301      	movs	r3, #1
 800156a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800156e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001572:	4618      	mov	r0, r3
 8001574:	3738      	adds	r7, #56	; 0x38
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	40021000 	.word	0x40021000
 8001580:	431bde83 	.word	0x431bde83
 8001584:	20000b8c 	.word	0x20000b8c
 8001588:	40000800 	.word	0x40000800
 800158c:	2000004c 	.word	0x2000004c

08001590 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001594:	e7fe      	b.n	8001594 <NMI_Handler+0x4>

08001596 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001596:	b480      	push	{r7}
 8001598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800159a:	e7fe      	b.n	800159a <HardFault_Handler+0x4>

0800159c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015a0:	e7fe      	b.n	80015a0 <MemManage_Handler+0x4>

080015a2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015a2:	b480      	push	{r7}
 80015a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015a6:	e7fe      	b.n	80015a6 <BusFault_Handler+0x4>

080015a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015ac:	e7fe      	b.n	80015ac <UsageFault_Handler+0x4>

080015ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015ae:	b480      	push	{r7}
 80015b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015b2:	bf00      	nop
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bc80      	pop	{r7}
 80015b8:	4770      	bx	lr

080015ba <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80015ba:	b580      	push	{r7, lr}
 80015bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ETH_INT_Pin);
 80015be:	2004      	movs	r0, #4
 80015c0:	f002 fa3a 	bl	8003a38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80015c4:	bf00      	nop
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80015cc:	4802      	ldr	r0, [pc, #8]	; (80015d8 <DMA1_Channel4_IRQHandler+0x10>)
 80015ce:	f001 ff77 	bl	80034c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20000c60 	.word	0x20000c60

080015dc <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80015e0:	4802      	ldr	r0, [pc, #8]	; (80015ec <DMA1_Channel5_IRQHandler+0x10>)
 80015e2:	f001 ff6d 	bl	80034c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80015e6:	bf00      	nop
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	20000c1c 	.word	0x20000c1c

080015f0 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80015f4:	4802      	ldr	r0, [pc, #8]	; (8001600 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80015f6:	f001 fb55 	bl	8002ca4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80015fa:	bf00      	nop
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	20000148 	.word	0x20000148

08001604 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001608:	4802      	ldr	r0, [pc, #8]	; (8001614 <CAN1_RX1_IRQHandler+0x10>)
 800160a:	f001 fb4b 	bl	8002ca4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800160e:	bf00      	nop
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	20000148 	.word	0x20000148

08001618 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800161c:	4802      	ldr	r0, [pc, #8]	; (8001628 <CAN1_SCE_IRQHandler+0x10>)
 800161e:	f001 fb41 	bl	8002ca4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	20000148 	.word	0x20000148

0800162c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001630:	4802      	ldr	r0, [pc, #8]	; (800163c <TIM4_IRQHandler+0x10>)
 8001632:	f003 fc83 	bl	8004f3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	20000b8c 	.word	0x20000b8c

08001640 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001644:	4802      	ldr	r0, [pc, #8]	; (8001650 <USART1_IRQHandler+0x10>)
 8001646:	f003 fe67 	bl	8005318 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800164a:	bf00      	nop
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	20000bd8 	.word	0x20000bd8

08001654 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
	return 1;
 8001658:	2301      	movs	r3, #1
}
 800165a:	4618      	mov	r0, r3
 800165c:	46bd      	mov	sp, r7
 800165e:	bc80      	pop	{r7}
 8001660:	4770      	bx	lr

08001662 <_kill>:

int _kill(int pid, int sig)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	b082      	sub	sp, #8
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
 800166a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800166c:	f006 fe92 	bl	8008394 <__errno>
 8001670:	4603      	mov	r3, r0
 8001672:	2216      	movs	r2, #22
 8001674:	601a      	str	r2, [r3, #0]
	return -1;
 8001676:	f04f 33ff 	mov.w	r3, #4294967295
}
 800167a:	4618      	mov	r0, r3
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <_exit>:

void _exit (int status)
{
 8001682:	b580      	push	{r7, lr}
 8001684:	b082      	sub	sp, #8
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800168a:	f04f 31ff 	mov.w	r1, #4294967295
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	f7ff ffe7 	bl	8001662 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001694:	e7fe      	b.n	8001694 <_exit+0x12>

08001696 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001696:	b580      	push	{r7, lr}
 8001698:	b086      	sub	sp, #24
 800169a:	af00      	add	r7, sp, #0
 800169c:	60f8      	str	r0, [r7, #12]
 800169e:	60b9      	str	r1, [r7, #8]
 80016a0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a2:	2300      	movs	r3, #0
 80016a4:	617b      	str	r3, [r7, #20]
 80016a6:	e00a      	b.n	80016be <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80016a8:	f3af 8000 	nop.w
 80016ac:	4601      	mov	r1, r0
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	1c5a      	adds	r2, r3, #1
 80016b2:	60ba      	str	r2, [r7, #8]
 80016b4:	b2ca      	uxtb	r2, r1
 80016b6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	3301      	adds	r3, #1
 80016bc:	617b      	str	r3, [r7, #20]
 80016be:	697a      	ldr	r2, [r7, #20]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	dbf0      	blt.n	80016a8 <_read+0x12>
	}

return len;
 80016c6:	687b      	ldr	r3, [r7, #4]
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3718      	adds	r7, #24
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b086      	sub	sp, #24
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	60f8      	str	r0, [r7, #12]
 80016d8:	60b9      	str	r1, [r7, #8]
 80016da:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016dc:	2300      	movs	r3, #0
 80016de:	617b      	str	r3, [r7, #20]
 80016e0:	e009      	b.n	80016f6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	1c5a      	adds	r2, r3, #1
 80016e6:	60ba      	str	r2, [r7, #8]
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	4618      	mov	r0, r3
 80016ec:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	3301      	adds	r3, #1
 80016f4:	617b      	str	r3, [r7, #20]
 80016f6:	697a      	ldr	r2, [r7, #20]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	429a      	cmp	r2, r3
 80016fc:	dbf1      	blt.n	80016e2 <_write+0x12>
	}
	return len;
 80016fe:	687b      	ldr	r3, [r7, #4]
}
 8001700:	4618      	mov	r0, r3
 8001702:	3718      	adds	r7, #24
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}

08001708 <_close>:

int _close(int file)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
	return -1;
 8001710:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001714:	4618      	mov	r0, r3
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	bc80      	pop	{r7}
 800171c:	4770      	bx	lr

0800171e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800171e:	b480      	push	{r7}
 8001720:	b083      	sub	sp, #12
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
 8001726:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800172e:	605a      	str	r2, [r3, #4]
	return 0;
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	bc80      	pop	{r7}
 800173a:	4770      	bx	lr

0800173c <_isatty>:

int _isatty(int file)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
	return 1;
 8001744:	2301      	movs	r3, #1
}
 8001746:	4618      	mov	r0, r3
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr

08001750 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001750:	b480      	push	{r7}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
 8001756:	60f8      	str	r0, [r7, #12]
 8001758:	60b9      	str	r1, [r7, #8]
 800175a:	607a      	str	r2, [r7, #4]
	return 0;
 800175c:	2300      	movs	r3, #0
}
 800175e:	4618      	mov	r0, r3
 8001760:	3714      	adds	r7, #20
 8001762:	46bd      	mov	sp, r7
 8001764:	bc80      	pop	{r7}
 8001766:	4770      	bx	lr

08001768 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001770:	4a14      	ldr	r2, [pc, #80]	; (80017c4 <_sbrk+0x5c>)
 8001772:	4b15      	ldr	r3, [pc, #84]	; (80017c8 <_sbrk+0x60>)
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800177c:	4b13      	ldr	r3, [pc, #76]	; (80017cc <_sbrk+0x64>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d102      	bne.n	800178a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001784:	4b11      	ldr	r3, [pc, #68]	; (80017cc <_sbrk+0x64>)
 8001786:	4a12      	ldr	r2, [pc, #72]	; (80017d0 <_sbrk+0x68>)
 8001788:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800178a:	4b10      	ldr	r3, [pc, #64]	; (80017cc <_sbrk+0x64>)
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4413      	add	r3, r2
 8001792:	693a      	ldr	r2, [r7, #16]
 8001794:	429a      	cmp	r2, r3
 8001796:	d207      	bcs.n	80017a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001798:	f006 fdfc 	bl	8008394 <__errno>
 800179c:	4603      	mov	r3, r0
 800179e:	220c      	movs	r2, #12
 80017a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017a2:	f04f 33ff 	mov.w	r3, #4294967295
 80017a6:	e009      	b.n	80017bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017a8:	4b08      	ldr	r3, [pc, #32]	; (80017cc <_sbrk+0x64>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ae:	4b07      	ldr	r3, [pc, #28]	; (80017cc <_sbrk+0x64>)
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4413      	add	r3, r2
 80017b6:	4a05      	ldr	r2, [pc, #20]	; (80017cc <_sbrk+0x64>)
 80017b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017ba:	68fb      	ldr	r3, [r7, #12]
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3718      	adds	r7, #24
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	20005000 	.word	0x20005000
 80017c8:	00000400 	.word	0x00000400
 80017cc:	20000bd4 	.word	0x20000bd4
 80017d0:	200026c8 	.word	0x200026c8

080017d4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017d8:	bf00      	nop
 80017da:	46bd      	mov	sp, r7
 80017dc:	bc80      	pop	{r7}
 80017de:	4770      	bx	lr

080017e0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017e4:	4b11      	ldr	r3, [pc, #68]	; (800182c <MX_USART1_UART_Init+0x4c>)
 80017e6:	4a12      	ldr	r2, [pc, #72]	; (8001830 <MX_USART1_UART_Init+0x50>)
 80017e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80017ea:	4b10      	ldr	r3, [pc, #64]	; (800182c <MX_USART1_UART_Init+0x4c>)
 80017ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017f2:	4b0e      	ldr	r3, [pc, #56]	; (800182c <MX_USART1_UART_Init+0x4c>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017f8:	4b0c      	ldr	r3, [pc, #48]	; (800182c <MX_USART1_UART_Init+0x4c>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017fe:	4b0b      	ldr	r3, [pc, #44]	; (800182c <MX_USART1_UART_Init+0x4c>)
 8001800:	2200      	movs	r2, #0
 8001802:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001804:	4b09      	ldr	r3, [pc, #36]	; (800182c <MX_USART1_UART_Init+0x4c>)
 8001806:	220c      	movs	r2, #12
 8001808:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800180a:	4b08      	ldr	r3, [pc, #32]	; (800182c <MX_USART1_UART_Init+0x4c>)
 800180c:	2200      	movs	r2, #0
 800180e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001810:	4b06      	ldr	r3, [pc, #24]	; (800182c <MX_USART1_UART_Init+0x4c>)
 8001812:	2200      	movs	r2, #0
 8001814:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001816:	4805      	ldr	r0, [pc, #20]	; (800182c <MX_USART1_UART_Init+0x4c>)
 8001818:	f003 fd30 	bl	800527c <HAL_UART_Init>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001822:	f7ff f8d1 	bl	80009c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	20000bd8 	.word	0x20000bd8
 8001830:	40013800 	.word	0x40013800

08001834 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b088      	sub	sp, #32
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183c:	f107 0310 	add.w	r3, r7, #16
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	605a      	str	r2, [r3, #4]
 8001846:	609a      	str	r2, [r3, #8]
 8001848:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a47      	ldr	r2, [pc, #284]	; (800196c <HAL_UART_MspInit+0x138>)
 8001850:	4293      	cmp	r3, r2
 8001852:	f040 8086 	bne.w	8001962 <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001856:	4b46      	ldr	r3, [pc, #280]	; (8001970 <HAL_UART_MspInit+0x13c>)
 8001858:	699b      	ldr	r3, [r3, #24]
 800185a:	4a45      	ldr	r2, [pc, #276]	; (8001970 <HAL_UART_MspInit+0x13c>)
 800185c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001860:	6193      	str	r3, [r2, #24]
 8001862:	4b43      	ldr	r3, [pc, #268]	; (8001970 <HAL_UART_MspInit+0x13c>)
 8001864:	699b      	ldr	r3, [r3, #24]
 8001866:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800186e:	4b40      	ldr	r3, [pc, #256]	; (8001970 <HAL_UART_MspInit+0x13c>)
 8001870:	699b      	ldr	r3, [r3, #24]
 8001872:	4a3f      	ldr	r2, [pc, #252]	; (8001970 <HAL_UART_MspInit+0x13c>)
 8001874:	f043 0304 	orr.w	r3, r3, #4
 8001878:	6193      	str	r3, [r2, #24]
 800187a:	4b3d      	ldr	r3, [pc, #244]	; (8001970 <HAL_UART_MspInit+0x13c>)
 800187c:	699b      	ldr	r3, [r3, #24]
 800187e:	f003 0304 	and.w	r3, r3, #4
 8001882:	60bb      	str	r3, [r7, #8]
 8001884:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001886:	f44f 7300 	mov.w	r3, #512	; 0x200
 800188a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188c:	2302      	movs	r3, #2
 800188e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001890:	2303      	movs	r3, #3
 8001892:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001894:	f107 0310 	add.w	r3, r7, #16
 8001898:	4619      	mov	r1, r3
 800189a:	4836      	ldr	r0, [pc, #216]	; (8001974 <HAL_UART_MspInit+0x140>)
 800189c:	f001 ff16 	bl	80036cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80018a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018a4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018a6:	2300      	movs	r3, #0
 80018a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018aa:	2300      	movs	r3, #0
 80018ac:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ae:	f107 0310 	add.w	r3, r7, #16
 80018b2:	4619      	mov	r1, r3
 80018b4:	482f      	ldr	r0, [pc, #188]	; (8001974 <HAL_UART_MspInit+0x140>)
 80018b6:	f001 ff09 	bl	80036cc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80018ba:	4b2f      	ldr	r3, [pc, #188]	; (8001978 <HAL_UART_MspInit+0x144>)
 80018bc:	4a2f      	ldr	r2, [pc, #188]	; (800197c <HAL_UART_MspInit+0x148>)
 80018be:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018c0:	4b2d      	ldr	r3, [pc, #180]	; (8001978 <HAL_UART_MspInit+0x144>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018c6:	4b2c      	ldr	r3, [pc, #176]	; (8001978 <HAL_UART_MspInit+0x144>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80018cc:	4b2a      	ldr	r3, [pc, #168]	; (8001978 <HAL_UART_MspInit+0x144>)
 80018ce:	2280      	movs	r2, #128	; 0x80
 80018d0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018d2:	4b29      	ldr	r3, [pc, #164]	; (8001978 <HAL_UART_MspInit+0x144>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018d8:	4b27      	ldr	r3, [pc, #156]	; (8001978 <HAL_UART_MspInit+0x144>)
 80018da:	2200      	movs	r2, #0
 80018dc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80018de:	4b26      	ldr	r3, [pc, #152]	; (8001978 <HAL_UART_MspInit+0x144>)
 80018e0:	2220      	movs	r2, #32
 80018e2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80018e4:	4b24      	ldr	r3, [pc, #144]	; (8001978 <HAL_UART_MspInit+0x144>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80018ea:	4823      	ldr	r0, [pc, #140]	; (8001978 <HAL_UART_MspInit+0x144>)
 80018ec:	f001 fcde 	bl	80032ac <HAL_DMA_Init>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 80018f6:	f7ff f867 	bl	80009c8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4a1e      	ldr	r2, [pc, #120]	; (8001978 <HAL_UART_MspInit+0x144>)
 80018fe:	639a      	str	r2, [r3, #56]	; 0x38
 8001900:	4a1d      	ldr	r2, [pc, #116]	; (8001978 <HAL_UART_MspInit+0x144>)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001906:	4b1e      	ldr	r3, [pc, #120]	; (8001980 <HAL_UART_MspInit+0x14c>)
 8001908:	4a1e      	ldr	r2, [pc, #120]	; (8001984 <HAL_UART_MspInit+0x150>)
 800190a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800190c:	4b1c      	ldr	r3, [pc, #112]	; (8001980 <HAL_UART_MspInit+0x14c>)
 800190e:	2210      	movs	r2, #16
 8001910:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001912:	4b1b      	ldr	r3, [pc, #108]	; (8001980 <HAL_UART_MspInit+0x14c>)
 8001914:	2200      	movs	r2, #0
 8001916:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001918:	4b19      	ldr	r3, [pc, #100]	; (8001980 <HAL_UART_MspInit+0x14c>)
 800191a:	2280      	movs	r2, #128	; 0x80
 800191c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800191e:	4b18      	ldr	r3, [pc, #96]	; (8001980 <HAL_UART_MspInit+0x14c>)
 8001920:	2200      	movs	r2, #0
 8001922:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001924:	4b16      	ldr	r3, [pc, #88]	; (8001980 <HAL_UART_MspInit+0x14c>)
 8001926:	2200      	movs	r2, #0
 8001928:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800192a:	4b15      	ldr	r3, [pc, #84]	; (8001980 <HAL_UART_MspInit+0x14c>)
 800192c:	2200      	movs	r2, #0
 800192e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001930:	4b13      	ldr	r3, [pc, #76]	; (8001980 <HAL_UART_MspInit+0x14c>)
 8001932:	2200      	movs	r2, #0
 8001934:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001936:	4812      	ldr	r0, [pc, #72]	; (8001980 <HAL_UART_MspInit+0x14c>)
 8001938:	f001 fcb8 	bl	80032ac <HAL_DMA_Init>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8001942:	f7ff f841 	bl	80009c8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4a0d      	ldr	r2, [pc, #52]	; (8001980 <HAL_UART_MspInit+0x14c>)
 800194a:	635a      	str	r2, [r3, #52]	; 0x34
 800194c:	4a0c      	ldr	r2, [pc, #48]	; (8001980 <HAL_UART_MspInit+0x14c>)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001952:	2200      	movs	r2, #0
 8001954:	2105      	movs	r1, #5
 8001956:	2025      	movs	r0, #37	; 0x25
 8001958:	f001 fc7d 	bl	8003256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800195c:	2025      	movs	r0, #37	; 0x25
 800195e:	f001 fc96 	bl	800328e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001962:	bf00      	nop
 8001964:	3720      	adds	r7, #32
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	40013800 	.word	0x40013800
 8001970:	40021000 	.word	0x40021000
 8001974:	40010800 	.word	0x40010800
 8001978:	20000c1c 	.word	0x20000c1c
 800197c:	40020058 	.word	0x40020058
 8001980:	20000c60 	.word	0x20000c60
 8001984:	40020044 	.word	0x40020044

08001988 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 8001990:	4b22      	ldr	r3, [pc, #136]	; (8001a1c <WIZCHIP_READ+0x94>)
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001996:	4b21      	ldr	r3, [pc, #132]	; (8001a1c <WIZCHIP_READ+0x94>)
 8001998:	691b      	ldr	r3, [r3, #16]
 800199a:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800199c:	4b1f      	ldr	r3, [pc, #124]	; (8001a1c <WIZCHIP_READ+0x94>)
 800199e:	6a1b      	ldr	r3, [r3, #32]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d003      	beq.n	80019ac <WIZCHIP_READ+0x24>
 80019a4:	4b1d      	ldr	r3, [pc, #116]	; (8001a1c <WIZCHIP_READ+0x94>)
 80019a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d114      	bne.n	80019d6 <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80019ac:	4b1b      	ldr	r3, [pc, #108]	; (8001a1c <WIZCHIP_READ+0x94>)
 80019ae:	69db      	ldr	r3, [r3, #28]
 80019b0:	687a      	ldr	r2, [r7, #4]
 80019b2:	0c12      	lsrs	r2, r2, #16
 80019b4:	b2d2      	uxtb	r2, r2
 80019b6:	4610      	mov	r0, r2
 80019b8:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80019ba:	4b18      	ldr	r3, [pc, #96]	; (8001a1c <WIZCHIP_READ+0x94>)
 80019bc:	69db      	ldr	r3, [r3, #28]
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	0a12      	lsrs	r2, r2, #8
 80019c2:	b2d2      	uxtb	r2, r2
 80019c4:	4610      	mov	r0, r2
 80019c6:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80019c8:	4b14      	ldr	r3, [pc, #80]	; (8001a1c <WIZCHIP_READ+0x94>)
 80019ca:	69db      	ldr	r3, [r3, #28]
 80019cc:	687a      	ldr	r2, [r7, #4]
 80019ce:	b2d2      	uxtb	r2, r2
 80019d0:	4610      	mov	r0, r2
 80019d2:	4798      	blx	r3
 80019d4:	e011      	b.n	80019fa <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	0c1b      	lsrs	r3, r3, #16
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	0a1b      	lsrs	r3, r3, #8
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80019ec:	4b0b      	ldr	r3, [pc, #44]	; (8001a1c <WIZCHIP_READ+0x94>)
 80019ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f0:	f107 020c 	add.w	r2, r7, #12
 80019f4:	2103      	movs	r1, #3
 80019f6:	4610      	mov	r0, r2
 80019f8:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 80019fa:	4b08      	ldr	r3, [pc, #32]	; (8001a1c <WIZCHIP_READ+0x94>)
 80019fc:	699b      	ldr	r3, [r3, #24]
 80019fe:	4798      	blx	r3
 8001a00:	4603      	mov	r3, r0
 8001a02:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8001a04:	4b05      	ldr	r3, [pc, #20]	; (8001a1c <WIZCHIP_READ+0x94>)
 8001a06:	695b      	ldr	r3, [r3, #20]
 8001a08:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001a0a:	4b04      	ldr	r3, [pc, #16]	; (8001a1c <WIZCHIP_READ+0x94>)
 8001a0c:	68db      	ldr	r3, [r3, #12]
 8001a0e:	4798      	blx	r3
   return ret;
 8001a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3710      	adds	r7, #16
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	20000024 	.word	0x20000024

08001a20 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	460b      	mov	r3, r1
 8001a2a:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 8001a2c:	4b22      	ldr	r3, [pc, #136]	; (8001ab8 <WIZCHIP_WRITE+0x98>)
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001a32:	4b21      	ldr	r3, [pc, #132]	; (8001ab8 <WIZCHIP_WRITE+0x98>)
 8001a34:	691b      	ldr	r3, [r3, #16]
 8001a36:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f043 0304 	orr.w	r3, r3, #4
 8001a3e:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001a40:	4b1d      	ldr	r3, [pc, #116]	; (8001ab8 <WIZCHIP_WRITE+0x98>)
 8001a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d119      	bne.n	8001a7c <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001a48:	4b1b      	ldr	r3, [pc, #108]	; (8001ab8 <WIZCHIP_WRITE+0x98>)
 8001a4a:	69db      	ldr	r3, [r3, #28]
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	0c12      	lsrs	r2, r2, #16
 8001a50:	b2d2      	uxtb	r2, r2
 8001a52:	4610      	mov	r0, r2
 8001a54:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001a56:	4b18      	ldr	r3, [pc, #96]	; (8001ab8 <WIZCHIP_WRITE+0x98>)
 8001a58:	69db      	ldr	r3, [r3, #28]
 8001a5a:	687a      	ldr	r2, [r7, #4]
 8001a5c:	0a12      	lsrs	r2, r2, #8
 8001a5e:	b2d2      	uxtb	r2, r2
 8001a60:	4610      	mov	r0, r2
 8001a62:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001a64:	4b14      	ldr	r3, [pc, #80]	; (8001ab8 <WIZCHIP_WRITE+0x98>)
 8001a66:	69db      	ldr	r3, [r3, #28]
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	b2d2      	uxtb	r2, r2
 8001a6c:	4610      	mov	r0, r2
 8001a6e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 8001a70:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <WIZCHIP_WRITE+0x98>)
 8001a72:	69db      	ldr	r3, [r3, #28]
 8001a74:	78fa      	ldrb	r2, [r7, #3]
 8001a76:	4610      	mov	r0, r2
 8001a78:	4798      	blx	r3
 8001a7a:	e013      	b.n	8001aa4 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	0c1b      	lsrs	r3, r3, #16
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	0a1b      	lsrs	r3, r3, #8
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 8001a92:	78fb      	ldrb	r3, [r7, #3]
 8001a94:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 8001a96:	4b08      	ldr	r3, [pc, #32]	; (8001ab8 <WIZCHIP_WRITE+0x98>)
 8001a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a9a:	f107 020c 	add.w	r2, r7, #12
 8001a9e:	2104      	movs	r1, #4
 8001aa0:	4610      	mov	r0, r2
 8001aa2:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8001aa4:	4b04      	ldr	r3, [pc, #16]	; (8001ab8 <WIZCHIP_WRITE+0x98>)
 8001aa6:	695b      	ldr	r3, [r3, #20]
 8001aa8:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001aaa:	4b03      	ldr	r3, [pc, #12]	; (8001ab8 <WIZCHIP_WRITE+0x98>)
 8001aac:	68db      	ldr	r3, [r3, #12]
 8001aae:	4798      	blx	r3
}
 8001ab0:	bf00      	nop
 8001ab2:	3710      	adds	r7, #16
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	20000024 	.word	0x20000024

08001abc <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8001abc:	b590      	push	{r4, r7, lr}
 8001abe:	b087      	sub	sp, #28
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	4613      	mov	r3, r2
 8001ac8:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8001aca:	4b2b      	ldr	r3, [pc, #172]	; (8001b78 <WIZCHIP_READ_BUF+0xbc>)
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001ad0:	4b29      	ldr	r3, [pc, #164]	; (8001b78 <WIZCHIP_READ_BUF+0xbc>)
 8001ad2:	691b      	ldr	r3, [r3, #16]
 8001ad4:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001ad6:	4b28      	ldr	r3, [pc, #160]	; (8001b78 <WIZCHIP_READ_BUF+0xbc>)
 8001ad8:	6a1b      	ldr	r3, [r3, #32]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d003      	beq.n	8001ae6 <WIZCHIP_READ_BUF+0x2a>
 8001ade:	4b26      	ldr	r3, [pc, #152]	; (8001b78 <WIZCHIP_READ_BUF+0xbc>)
 8001ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d126      	bne.n	8001b34 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001ae6:	4b24      	ldr	r3, [pc, #144]	; (8001b78 <WIZCHIP_READ_BUF+0xbc>)
 8001ae8:	69db      	ldr	r3, [r3, #28]
 8001aea:	68fa      	ldr	r2, [r7, #12]
 8001aec:	0c12      	lsrs	r2, r2, #16
 8001aee:	b2d2      	uxtb	r2, r2
 8001af0:	4610      	mov	r0, r2
 8001af2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001af4:	4b20      	ldr	r3, [pc, #128]	; (8001b78 <WIZCHIP_READ_BUF+0xbc>)
 8001af6:	69db      	ldr	r3, [r3, #28]
 8001af8:	68fa      	ldr	r2, [r7, #12]
 8001afa:	0a12      	lsrs	r2, r2, #8
 8001afc:	b2d2      	uxtb	r2, r2
 8001afe:	4610      	mov	r0, r2
 8001b00:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001b02:	4b1d      	ldr	r3, [pc, #116]	; (8001b78 <WIZCHIP_READ_BUF+0xbc>)
 8001b04:	69db      	ldr	r3, [r3, #28]
 8001b06:	68fa      	ldr	r2, [r7, #12]
 8001b08:	b2d2      	uxtb	r2, r2
 8001b0a:	4610      	mov	r0, r2
 8001b0c:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8001b0e:	2300      	movs	r3, #0
 8001b10:	82fb      	strh	r3, [r7, #22]
 8001b12:	e00a      	b.n	8001b2a <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8001b14:	4b18      	ldr	r3, [pc, #96]	; (8001b78 <WIZCHIP_READ_BUF+0xbc>)
 8001b16:	699b      	ldr	r3, [r3, #24]
 8001b18:	8afa      	ldrh	r2, [r7, #22]
 8001b1a:	68b9      	ldr	r1, [r7, #8]
 8001b1c:	188c      	adds	r4, r1, r2
 8001b1e:	4798      	blx	r3
 8001b20:	4603      	mov	r3, r0
 8001b22:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8001b24:	8afb      	ldrh	r3, [r7, #22]
 8001b26:	3301      	adds	r3, #1
 8001b28:	82fb      	strh	r3, [r7, #22]
 8001b2a:	8afa      	ldrh	r2, [r7, #22]
 8001b2c:	88fb      	ldrh	r3, [r7, #6]
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d3f0      	bcc.n	8001b14 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001b32:	e017      	b.n	8001b64 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	0c1b      	lsrs	r3, r3, #16
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	0a1b      	lsrs	r3, r3, #8
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8001b4a:	4b0b      	ldr	r3, [pc, #44]	; (8001b78 <WIZCHIP_READ_BUF+0xbc>)
 8001b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b4e:	f107 0210 	add.w	r2, r7, #16
 8001b52:	2103      	movs	r1, #3
 8001b54:	4610      	mov	r0, r2
 8001b56:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 8001b58:	4b07      	ldr	r3, [pc, #28]	; (8001b78 <WIZCHIP_READ_BUF+0xbc>)
 8001b5a:	6a1b      	ldr	r3, [r3, #32]
 8001b5c:	88fa      	ldrh	r2, [r7, #6]
 8001b5e:	4611      	mov	r1, r2
 8001b60:	68b8      	ldr	r0, [r7, #8]
 8001b62:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8001b64:	4b04      	ldr	r3, [pc, #16]	; (8001b78 <WIZCHIP_READ_BUF+0xbc>)
 8001b66:	695b      	ldr	r3, [r3, #20]
 8001b68:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001b6a:	4b03      	ldr	r3, [pc, #12]	; (8001b78 <WIZCHIP_READ_BUF+0xbc>)
 8001b6c:	68db      	ldr	r3, [r3, #12]
 8001b6e:	4798      	blx	r3
}
 8001b70:	bf00      	nop
 8001b72:	371c      	adds	r7, #28
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd90      	pop	{r4, r7, pc}
 8001b78:	20000024 	.word	0x20000024

08001b7c <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b086      	sub	sp, #24
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	60b9      	str	r1, [r7, #8]
 8001b86:	4613      	mov	r3, r2
 8001b88:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8001b8a:	4b2b      	ldr	r3, [pc, #172]	; (8001c38 <WIZCHIP_WRITE_BUF+0xbc>)
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001b90:	4b29      	ldr	r3, [pc, #164]	; (8001c38 <WIZCHIP_WRITE_BUF+0xbc>)
 8001b92:	691b      	ldr	r3, [r3, #16]
 8001b94:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	f043 0304 	orr.w	r3, r3, #4
 8001b9c:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001b9e:	4b26      	ldr	r3, [pc, #152]	; (8001c38 <WIZCHIP_WRITE_BUF+0xbc>)
 8001ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d126      	bne.n	8001bf4 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001ba6:	4b24      	ldr	r3, [pc, #144]	; (8001c38 <WIZCHIP_WRITE_BUF+0xbc>)
 8001ba8:	69db      	ldr	r3, [r3, #28]
 8001baa:	68fa      	ldr	r2, [r7, #12]
 8001bac:	0c12      	lsrs	r2, r2, #16
 8001bae:	b2d2      	uxtb	r2, r2
 8001bb0:	4610      	mov	r0, r2
 8001bb2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001bb4:	4b20      	ldr	r3, [pc, #128]	; (8001c38 <WIZCHIP_WRITE_BUF+0xbc>)
 8001bb6:	69db      	ldr	r3, [r3, #28]
 8001bb8:	68fa      	ldr	r2, [r7, #12]
 8001bba:	0a12      	lsrs	r2, r2, #8
 8001bbc:	b2d2      	uxtb	r2, r2
 8001bbe:	4610      	mov	r0, r2
 8001bc0:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001bc2:	4b1d      	ldr	r3, [pc, #116]	; (8001c38 <WIZCHIP_WRITE_BUF+0xbc>)
 8001bc4:	69db      	ldr	r3, [r3, #28]
 8001bc6:	68fa      	ldr	r2, [r7, #12]
 8001bc8:	b2d2      	uxtb	r2, r2
 8001bca:	4610      	mov	r0, r2
 8001bcc:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8001bce:	2300      	movs	r3, #0
 8001bd0:	82fb      	strh	r3, [r7, #22]
 8001bd2:	e00a      	b.n	8001bea <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8001bd4:	4b18      	ldr	r3, [pc, #96]	; (8001c38 <WIZCHIP_WRITE_BUF+0xbc>)
 8001bd6:	69db      	ldr	r3, [r3, #28]
 8001bd8:	8afa      	ldrh	r2, [r7, #22]
 8001bda:	68b9      	ldr	r1, [r7, #8]
 8001bdc:	440a      	add	r2, r1
 8001bde:	7812      	ldrb	r2, [r2, #0]
 8001be0:	4610      	mov	r0, r2
 8001be2:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8001be4:	8afb      	ldrh	r3, [r7, #22]
 8001be6:	3301      	adds	r3, #1
 8001be8:	82fb      	strh	r3, [r7, #22]
 8001bea:	8afa      	ldrh	r2, [r7, #22]
 8001bec:	88fb      	ldrh	r3, [r7, #6]
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d3f0      	bcc.n	8001bd4 <WIZCHIP_WRITE_BUF+0x58>
 8001bf2:	e017      	b.n	8001c24 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	0c1b      	lsrs	r3, r3, #16
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	0a1b      	lsrs	r3, r3, #8
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8001c0a:	4b0b      	ldr	r3, [pc, #44]	; (8001c38 <WIZCHIP_WRITE_BUF+0xbc>)
 8001c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0e:	f107 0210 	add.w	r2, r7, #16
 8001c12:	2103      	movs	r1, #3
 8001c14:	4610      	mov	r0, r2
 8001c16:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8001c18:	4b07      	ldr	r3, [pc, #28]	; (8001c38 <WIZCHIP_WRITE_BUF+0xbc>)
 8001c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c1c:	88fa      	ldrh	r2, [r7, #6]
 8001c1e:	4611      	mov	r1, r2
 8001c20:	68b8      	ldr	r0, [r7, #8]
 8001c22:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8001c24:	4b04      	ldr	r3, [pc, #16]	; (8001c38 <WIZCHIP_WRITE_BUF+0xbc>)
 8001c26:	695b      	ldr	r3, [r3, #20]
 8001c28:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001c2a:	4b03      	ldr	r3, [pc, #12]	; (8001c38 <WIZCHIP_WRITE_BUF+0xbc>)
 8001c2c:	68db      	ldr	r3, [r3, #12]
 8001c2e:	4798      	blx	r3
}
 8001c30:	bf00      	nop
 8001c32:	3718      	adds	r7, #24
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	20000024 	.word	0x20000024

08001c3c <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 8001c3c:	b590      	push	{r4, r7, lr}
 8001c3e:	b085      	sub	sp, #20
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8001c46:	2300      	movs	r3, #0
 8001c48:	81fb      	strh	r3, [r7, #14]
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8001c4e:	79fb      	ldrb	r3, [r7, #7]
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	3301      	adds	r3, #1
 8001c54:	00db      	lsls	r3, r3, #3
 8001c56:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7ff fe94 	bl	8001988 <WIZCHIP_READ>
 8001c60:	4603      	mov	r3, r0
 8001c62:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8001c64:	89bb      	ldrh	r3, [r7, #12]
 8001c66:	021b      	lsls	r3, r3, #8
 8001c68:	b29c      	uxth	r4, r3
 8001c6a:	79fb      	ldrb	r3, [r7, #7]
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	3301      	adds	r3, #1
 8001c70:	00db      	lsls	r3, r3, #3
 8001c72:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7ff fe86 	bl	8001988 <WIZCHIP_READ>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	b29b      	uxth	r3, r3
 8001c80:	4423      	add	r3, r4
 8001c82:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8001c84:	89bb      	ldrh	r3, [r7, #12]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d01a      	beq.n	8001cc0 <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8001c8a:	79fb      	ldrb	r3, [r7, #7]
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	3301      	adds	r3, #1
 8001c90:	00db      	lsls	r3, r3, #3
 8001c92:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001c96:	4618      	mov	r0, r3
 8001c98:	f7ff fe76 	bl	8001988 <WIZCHIP_READ>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8001ca0:	89fb      	ldrh	r3, [r7, #14]
 8001ca2:	021b      	lsls	r3, r3, #8
 8001ca4:	b29c      	uxth	r4, r3
 8001ca6:	79fb      	ldrb	r3, [r7, #7]
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	3301      	adds	r3, #1
 8001cac:	00db      	lsls	r3, r3, #3
 8001cae:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7ff fe68 	bl	8001988 <WIZCHIP_READ>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	b29b      	uxth	r3, r3
 8001cbc:	4423      	add	r3, r4
 8001cbe:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8001cc0:	89fa      	ldrh	r2, [r7, #14]
 8001cc2:	89bb      	ldrh	r3, [r7, #12]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d1c2      	bne.n	8001c4e <getSn_TX_FSR+0x12>
   return val;
 8001cc8:	89fb      	ldrh	r3, [r7, #14]
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3714      	adds	r7, #20
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd90      	pop	{r4, r7, pc}

08001cd2 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 8001cd2:	b590      	push	{r4, r7, lr}
 8001cd4:	b085      	sub	sp, #20
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	4603      	mov	r3, r0
 8001cda:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	81fb      	strh	r3, [r7, #14]
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8001ce4:	79fb      	ldrb	r3, [r7, #7]
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	3301      	adds	r3, #1
 8001cea:	00db      	lsls	r3, r3, #3
 8001cec:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff fe49 	bl	8001988 <WIZCHIP_READ>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8001cfa:	89bb      	ldrh	r3, [r7, #12]
 8001cfc:	021b      	lsls	r3, r3, #8
 8001cfe:	b29c      	uxth	r4, r3
 8001d00:	79fb      	ldrb	r3, [r7, #7]
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	3301      	adds	r3, #1
 8001d06:	00db      	lsls	r3, r3, #3
 8001d08:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f7ff fe3b 	bl	8001988 <WIZCHIP_READ>
 8001d12:	4603      	mov	r3, r0
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	4423      	add	r3, r4
 8001d18:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8001d1a:	89bb      	ldrh	r3, [r7, #12]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d01a      	beq.n	8001d56 <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8001d20:	79fb      	ldrb	r3, [r7, #7]
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	3301      	adds	r3, #1
 8001d26:	00db      	lsls	r3, r3, #3
 8001d28:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff fe2b 	bl	8001988 <WIZCHIP_READ>
 8001d32:	4603      	mov	r3, r0
 8001d34:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8001d36:	89fb      	ldrh	r3, [r7, #14]
 8001d38:	021b      	lsls	r3, r3, #8
 8001d3a:	b29c      	uxth	r4, r3
 8001d3c:	79fb      	ldrb	r3, [r7, #7]
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	3301      	adds	r3, #1
 8001d42:	00db      	lsls	r3, r3, #3
 8001d44:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7ff fe1d 	bl	8001988 <WIZCHIP_READ>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	b29b      	uxth	r3, r3
 8001d52:	4423      	add	r3, r4
 8001d54:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8001d56:	89fa      	ldrh	r2, [r7, #14]
 8001d58:	89bb      	ldrh	r3, [r7, #12]
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	d1c2      	bne.n	8001ce4 <getSn_RX_RSR+0x12>
   return val;
 8001d5e:	89fb      	ldrh	r3, [r7, #14]
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3714      	adds	r7, #20
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd90      	pop	{r4, r7, pc}

08001d68 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8001d68:	b590      	push	{r4, r7, lr}
 8001d6a:	b085      	sub	sp, #20
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	4603      	mov	r3, r0
 8001d70:	6039      	str	r1, [r7, #0]
 8001d72:	71fb      	strb	r3, [r7, #7]
 8001d74:	4613      	mov	r3, r2
 8001d76:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 8001d80:	88bb      	ldrh	r3, [r7, #4]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d048      	beq.n	8001e18 <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 8001d86:	79fb      	ldrb	r3, [r7, #7]
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	00db      	lsls	r3, r3, #3
 8001d8e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7ff fdf8 	bl	8001988 <WIZCHIP_READ>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	021b      	lsls	r3, r3, #8
 8001d9e:	b29c      	uxth	r4, r3
 8001da0:	79fb      	ldrb	r3, [r7, #7]
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	3301      	adds	r3, #1
 8001da6:	00db      	lsls	r3, r3, #3
 8001da8:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7ff fdeb 	bl	8001988 <WIZCHIP_READ>
 8001db2:	4603      	mov	r3, r0
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	4423      	add	r3, r4
 8001db8:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8001dba:	89fb      	ldrh	r3, [r7, #14]
 8001dbc:	021b      	lsls	r3, r3, #8
 8001dbe:	79fa      	ldrb	r2, [r7, #7]
 8001dc0:	0092      	lsls	r2, r2, #2
 8001dc2:	3202      	adds	r2, #2
 8001dc4:	00d2      	lsls	r2, r2, #3
 8001dc6:	4413      	add	r3, r2
 8001dc8:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8001dca:	88bb      	ldrh	r3, [r7, #4]
 8001dcc:	461a      	mov	r2, r3
 8001dce:	6839      	ldr	r1, [r7, #0]
 8001dd0:	68b8      	ldr	r0, [r7, #8]
 8001dd2:	f7ff fed3 	bl	8001b7c <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 8001dd6:	89fa      	ldrh	r2, [r7, #14]
 8001dd8:	88bb      	ldrh	r3, [r7, #4]
 8001dda:	4413      	add	r3, r2
 8001ddc:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 8001dde:	79fb      	ldrb	r3, [r7, #7]
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	3301      	adds	r3, #1
 8001de4:	00db      	lsls	r3, r3, #3
 8001de6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8001dea:	461a      	mov	r2, r3
 8001dec:	89fb      	ldrh	r3, [r7, #14]
 8001dee:	0a1b      	lsrs	r3, r3, #8
 8001df0:	b29b      	uxth	r3, r3
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	4619      	mov	r1, r3
 8001df6:	4610      	mov	r0, r2
 8001df8:	f7ff fe12 	bl	8001a20 <WIZCHIP_WRITE>
 8001dfc:	79fb      	ldrb	r3, [r7, #7]
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	3301      	adds	r3, #1
 8001e02:	00db      	lsls	r3, r3, #3
 8001e04:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8001e08:	461a      	mov	r2, r3
 8001e0a:	89fb      	ldrh	r3, [r7, #14]
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	4619      	mov	r1, r3
 8001e10:	4610      	mov	r0, r2
 8001e12:	f7ff fe05 	bl	8001a20 <WIZCHIP_WRITE>
 8001e16:	e000      	b.n	8001e1a <wiz_send_data+0xb2>
   if(len == 0)  return;
 8001e18:	bf00      	nop
}
 8001e1a:	3714      	adds	r7, #20
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd90      	pop	{r4, r7, pc}

08001e20 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8001e20:	b590      	push	{r4, r7, lr}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	4603      	mov	r3, r0
 8001e28:	6039      	str	r1, [r7, #0]
 8001e2a:	71fb      	strb	r3, [r7, #7]
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8001e30:	2300      	movs	r3, #0
 8001e32:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8001e34:	2300      	movs	r3, #0
 8001e36:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 8001e38:	88bb      	ldrh	r3, [r7, #4]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d048      	beq.n	8001ed0 <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 8001e3e:	79fb      	ldrb	r3, [r7, #7]
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	3301      	adds	r3, #1
 8001e44:	00db      	lsls	r3, r3, #3
 8001e46:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7ff fd9c 	bl	8001988 <WIZCHIP_READ>
 8001e50:	4603      	mov	r3, r0
 8001e52:	b29b      	uxth	r3, r3
 8001e54:	021b      	lsls	r3, r3, #8
 8001e56:	b29c      	uxth	r4, r3
 8001e58:	79fb      	ldrb	r3, [r7, #7]
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	00db      	lsls	r3, r3, #3
 8001e60:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7ff fd8f 	bl	8001988 <WIZCHIP_READ>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	4423      	add	r3, r4
 8001e70:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8001e72:	89fb      	ldrh	r3, [r7, #14]
 8001e74:	021b      	lsls	r3, r3, #8
 8001e76:	79fa      	ldrb	r2, [r7, #7]
 8001e78:	0092      	lsls	r2, r2, #2
 8001e7a:	3203      	adds	r2, #3
 8001e7c:	00d2      	lsls	r2, r2, #3
 8001e7e:	4413      	add	r3, r2
 8001e80:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8001e82:	88bb      	ldrh	r3, [r7, #4]
 8001e84:	461a      	mov	r2, r3
 8001e86:	6839      	ldr	r1, [r7, #0]
 8001e88:	68b8      	ldr	r0, [r7, #8]
 8001e8a:	f7ff fe17 	bl	8001abc <WIZCHIP_READ_BUF>
   ptr += len;
 8001e8e:	89fa      	ldrh	r2, [r7, #14]
 8001e90:	88bb      	ldrh	r3, [r7, #4]
 8001e92:	4413      	add	r3, r2
 8001e94:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 8001e96:	79fb      	ldrb	r3, [r7, #7]
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	00db      	lsls	r3, r3, #3
 8001e9e:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	89fb      	ldrh	r3, [r7, #14]
 8001ea6:	0a1b      	lsrs	r3, r3, #8
 8001ea8:	b29b      	uxth	r3, r3
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	4619      	mov	r1, r3
 8001eae:	4610      	mov	r0, r2
 8001eb0:	f7ff fdb6 	bl	8001a20 <WIZCHIP_WRITE>
 8001eb4:	79fb      	ldrb	r3, [r7, #7]
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	3301      	adds	r3, #1
 8001eba:	00db      	lsls	r3, r3, #3
 8001ebc:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	89fb      	ldrh	r3, [r7, #14]
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4610      	mov	r0, r2
 8001eca:	f7ff fda9 	bl	8001a20 <WIZCHIP_WRITE>
 8001ece:	e000      	b.n	8001ed2 <wiz_recv_data+0xb2>
   if(len == 0) return;
 8001ed0:	bf00      	nop
}
 8001ed2:	3714      	adds	r7, #20
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd90      	pop	{r4, r7, pc}

08001ed8 <wiz_recv_ignore>:


void wiz_recv_ignore(uint8_t sn, uint16_t len)
{
 8001ed8:	b590      	push	{r4, r7, lr}
 8001eda:	b085      	sub	sp, #20
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	4603      	mov	r3, r0
 8001ee0:	460a      	mov	r2, r1
 8001ee2:	71fb      	strb	r3, [r7, #7]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	81fb      	strh	r3, [r7, #14]

   ptr = getSn_RX_RD(sn);
 8001eec:	79fb      	ldrb	r3, [r7, #7]
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	00db      	lsls	r3, r3, #3
 8001ef4:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7ff fd45 	bl	8001988 <WIZCHIP_READ>
 8001efe:	4603      	mov	r3, r0
 8001f00:	b29b      	uxth	r3, r3
 8001f02:	021b      	lsls	r3, r3, #8
 8001f04:	b29c      	uxth	r4, r3
 8001f06:	79fb      	ldrb	r3, [r7, #7]
 8001f08:	009b      	lsls	r3, r3, #2
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	00db      	lsls	r3, r3, #3
 8001f0e:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7ff fd38 	bl	8001988 <WIZCHIP_READ>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	b29b      	uxth	r3, r3
 8001f1c:	4423      	add	r3, r4
 8001f1e:	81fb      	strh	r3, [r7, #14]
   ptr += len;
 8001f20:	89fa      	ldrh	r2, [r7, #14]
 8001f22:	88bb      	ldrh	r3, [r7, #4]
 8001f24:	4413      	add	r3, r2
 8001f26:	81fb      	strh	r3, [r7, #14]
   setSn_RX_RD(sn,ptr);
 8001f28:	79fb      	ldrb	r3, [r7, #7]
 8001f2a:	009b      	lsls	r3, r3, #2
 8001f2c:	3301      	adds	r3, #1
 8001f2e:	00db      	lsls	r3, r3, #3
 8001f30:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001f34:	461a      	mov	r2, r3
 8001f36:	89fb      	ldrh	r3, [r7, #14]
 8001f38:	0a1b      	lsrs	r3, r3, #8
 8001f3a:	b29b      	uxth	r3, r3
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	4619      	mov	r1, r3
 8001f40:	4610      	mov	r0, r2
 8001f42:	f7ff fd6d 	bl	8001a20 <WIZCHIP_WRITE>
 8001f46:	79fb      	ldrb	r3, [r7, #7]
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	00db      	lsls	r3, r3, #3
 8001f4e:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8001f52:	461a      	mov	r2, r3
 8001f54:	89fb      	ldrh	r3, [r7, #14]
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4610      	mov	r0, r2
 8001f5c:	f7ff fd60 	bl	8001a20 <WIZCHIP_WRITE>
}
 8001f60:	bf00      	nop
 8001f62:	3714      	adds	r7, #20
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd90      	pop	{r4, r7, pc}

08001f68 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void       wizchip_cris_enter(void)           {};
void       wizchip_cris_enter(void)           {}
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	bf00      	nop
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bc80      	pop	{r7}
 8001f72:	4770      	bx	lr

08001f74 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void       wizchip_cris_exit(void)          {};
void       wizchip_cris_exit(void)          {}
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	bf00      	nop
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bc80      	pop	{r7}
 8001f7e:	4770      	bx	lr

08001f80 <wizchip_cs_select>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_cs_select(void)            {};

void wizchip_cs_select(void) {}
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	bf00      	nop
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bc80      	pop	{r7}
 8001f8a:	4770      	bx	lr

08001f8c <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_cs_deselect(void)          {};
void wizchip_cs_deselect(void) { }
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	bf00      	nop
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bc80      	pop	{r7}
 8001f96:	4770      	bx	lr

08001f98 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bc80      	pop	{r7}
 8001fae:	4770      	bx	lr

08001fb0 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void     wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void     wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	460b      	mov	r3, r1
 8001fba:	70fb      	strb	r3, [r7, #3]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	78fa      	ldrb	r2, [r7, #3]
 8001fc0:	701a      	strb	r2, [r3, #0]
 8001fc2:	bf00      	nop
 8001fc4:	370c      	adds	r7, #12
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bc80      	pop	{r7}
 8001fca:	4770      	bx	lr

08001fcc <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bc80      	pop	{r7}
 8001fd8:	4770      	bx	lr

08001fda <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_spi_writebyte(uint8_t wb) {};
void     wizchip_spi_writebyte(uint8_t wb) {}
 8001fda:	b480      	push	{r7}
 8001fdc:	b083      	sub	sp, #12
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	71fb      	strb	r3, [r7, #7]
 8001fe4:	bf00      	nop
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bc80      	pop	{r7}
 8001fec:	4770      	bx	lr

08001fee <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_spi_readburst(uint8_t* pBuf, uint16_t len)     {}; 
void     wizchip_spi_readburst(uint8_t* pBuf, uint16_t len)     {}
 8001fee:	b480      	push	{r7}
 8001ff0:	b083      	sub	sp, #12
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	6078      	str	r0, [r7, #4]
 8001ff6:	460b      	mov	r3, r1
 8001ff8:	807b      	strh	r3, [r7, #2]
 8001ffa:	bf00      	nop
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bc80      	pop	{r7}
 8002002:	4770      	bx	lr

08002004 <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void     wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	460b      	mov	r3, r1
 800200e:	807b      	strh	r3, [r7, #2]
 8002010:	bf00      	nop
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	bc80      	pop	{r7}
 8002018:	4770      	bx	lr
	...

0800201c <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d002      	beq.n	8002032 <reg_wizchip_cs_cbfunc+0x16>
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d106      	bne.n	8002040 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 8002032:	4b09      	ldr	r3, [pc, #36]	; (8002058 <reg_wizchip_cs_cbfunc+0x3c>)
 8002034:	4a09      	ldr	r2, [pc, #36]	; (800205c <reg_wizchip_cs_cbfunc+0x40>)
 8002036:	611a      	str	r2, [r3, #16]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8002038:	4b07      	ldr	r3, [pc, #28]	; (8002058 <reg_wizchip_cs_cbfunc+0x3c>)
 800203a:	4a09      	ldr	r2, [pc, #36]	; (8002060 <reg_wizchip_cs_cbfunc+0x44>)
 800203c:	615a      	str	r2, [r3, #20]
 800203e:	e006      	b.n	800204e <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8002040:	4a05      	ldr	r2, [pc, #20]	; (8002058 <reg_wizchip_cs_cbfunc+0x3c>)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6113      	str	r3, [r2, #16]
      WIZCHIP.CS._deselect = cs_desel;
 8002046:	4a04      	ldr	r2, [pc, #16]	; (8002058 <reg_wizchip_cs_cbfunc+0x3c>)
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	6153      	str	r3, [r2, #20]
   }
}
 800204c:	bf00      	nop
 800204e:	bf00      	nop
 8002050:	370c      	adds	r7, #12
 8002052:	46bd      	mov	sp, r7
 8002054:	bc80      	pop	{r7}
 8002056:	4770      	bx	lr
 8002058:	20000024 	.word	0x20000024
 800205c:	08001f81 	.word	0x08001f81
 8002060:	08001f8d 	.word	0x08001f8d

08002064 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 800206e:	bf00      	nop
 8002070:	4b0f      	ldr	r3, [pc, #60]	; (80020b0 <reg_wizchip_spi_cbfunc+0x4c>)
 8002072:	881b      	ldrh	r3, [r3, #0]
 8002074:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002078:	2b00      	cmp	r3, #0
 800207a:	d0f9      	beq.n	8002070 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d002      	beq.n	8002088 <reg_wizchip_spi_cbfunc+0x24>
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d106      	bne.n	8002096 <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8002088:	4b09      	ldr	r3, [pc, #36]	; (80020b0 <reg_wizchip_spi_cbfunc+0x4c>)
 800208a:	4a0a      	ldr	r2, [pc, #40]	; (80020b4 <reg_wizchip_spi_cbfunc+0x50>)
 800208c:	619a      	str	r2, [r3, #24]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 800208e:	4b08      	ldr	r3, [pc, #32]	; (80020b0 <reg_wizchip_spi_cbfunc+0x4c>)
 8002090:	4a09      	ldr	r2, [pc, #36]	; (80020b8 <reg_wizchip_spi_cbfunc+0x54>)
 8002092:	61da      	str	r2, [r3, #28]
 8002094:	e006      	b.n	80020a4 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8002096:	4a06      	ldr	r2, [pc, #24]	; (80020b0 <reg_wizchip_spi_cbfunc+0x4c>)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6193      	str	r3, [r2, #24]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 800209c:	4a04      	ldr	r2, [pc, #16]	; (80020b0 <reg_wizchip_spi_cbfunc+0x4c>)
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	61d3      	str	r3, [r2, #28]
   }
}
 80020a2:	bf00      	nop
 80020a4:	bf00      	nop
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bc80      	pop	{r7}
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	20000024 	.word	0x20000024
 80020b4:	08001fcd 	.word	0x08001fcd
 80020b8:	08001fdb 	.word	0x08001fdb

080020bc <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 80020c6:	bf00      	nop
 80020c8:	4b0f      	ldr	r3, [pc, #60]	; (8002108 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80020ca:	881b      	ldrh	r3, [r3, #0]
 80020cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d0f9      	beq.n	80020c8 <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d002      	beq.n	80020e0 <reg_wizchip_spiburst_cbfunc+0x24>
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d106      	bne.n	80020ee <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 80020e0:	4b09      	ldr	r3, [pc, #36]	; (8002108 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80020e2:	4a0a      	ldr	r2, [pc, #40]	; (800210c <reg_wizchip_spiburst_cbfunc+0x50>)
 80020e4:	621a      	str	r2, [r3, #32]
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 80020e6:	4b08      	ldr	r3, [pc, #32]	; (8002108 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80020e8:	4a09      	ldr	r2, [pc, #36]	; (8002110 <reg_wizchip_spiburst_cbfunc+0x54>)
 80020ea:	625a      	str	r2, [r3, #36]	; 0x24
 80020ec:	e006      	b.n	80020fc <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 80020ee:	4a06      	ldr	r2, [pc, #24]	; (8002108 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6213      	str	r3, [r2, #32]
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 80020f4:	4a04      	ldr	r2, [pc, #16]	; (8002108 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	6253      	str	r3, [r2, #36]	; 0x24
   }
}
 80020fa:	bf00      	nop
 80020fc:	bf00      	nop
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	bc80      	pop	{r7}
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	20000024 	.word	0x20000024
 800210c:	08001fef 	.word	0x08001fef
 8002110:	08002005 	.word	0x08002005

08002114 <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b086      	sub	sp, #24
 8002118:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 800211a:	1d3b      	adds	r3, r7, #4
 800211c:	2206      	movs	r2, #6
 800211e:	4619      	mov	r1, r3
 8002120:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002124:	f7ff fcca 	bl	8001abc <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8002128:	f107 0314 	add.w	r3, r7, #20
 800212c:	2204      	movs	r2, #4
 800212e:	4619      	mov	r1, r3
 8002130:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002134:	f7ff fcc2 	bl	8001abc <WIZCHIP_READ_BUF>
 8002138:	f107 0310 	add.w	r3, r7, #16
 800213c:	2204      	movs	r2, #4
 800213e:	4619      	mov	r1, r3
 8002140:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8002144:	f7ff fcba 	bl	8001abc <WIZCHIP_READ_BUF>
 8002148:	f107 030c 	add.w	r3, r7, #12
 800214c:	2204      	movs	r2, #4
 800214e:	4619      	mov	r1, r3
 8002150:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8002154:	f7ff fcb2 	bl	8001abc <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8002158:	2180      	movs	r1, #128	; 0x80
 800215a:	2000      	movs	r0, #0
 800215c:	f7ff fc60 	bl	8001a20 <WIZCHIP_WRITE>
   getMR(); // for delay
 8002160:	2000      	movs	r0, #0
 8002162:	f7ff fc11 	bl	8001988 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8002166:	1d3b      	adds	r3, r7, #4
 8002168:	2206      	movs	r2, #6
 800216a:	4619      	mov	r1, r3
 800216c:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002170:	f7ff fd04 	bl	8001b7c <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8002174:	f107 0314 	add.w	r3, r7, #20
 8002178:	2204      	movs	r2, #4
 800217a:	4619      	mov	r1, r3
 800217c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002180:	f7ff fcfc 	bl	8001b7c <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8002184:	f107 0310 	add.w	r3, r7, #16
 8002188:	2204      	movs	r2, #4
 800218a:	4619      	mov	r1, r3
 800218c:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8002190:	f7ff fcf4 	bl	8001b7c <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8002194:	f107 030c 	add.w	r3, r7, #12
 8002198:	2204      	movs	r2, #4
 800219a:	4619      	mov	r1, r3
 800219c:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80021a0:	f7ff fcec 	bl	8001b7c <WIZCHIP_WRITE_BUF>
}
 80021a4:	bf00      	nop
 80021a6:	3718      	adds	r7, #24
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 80021b6:	2300      	movs	r3, #0
 80021b8:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 80021ba:	f7ff ffab 	bl	8002114 <wizchip_sw_reset>
   if(txsize)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d03b      	beq.n	800223c <wizchip_init+0x90>
   {
      tmp = 0;
 80021c4:	2300      	movs	r3, #0
 80021c6:	73bb      	strb	r3, [r7, #14]
            tmp += txsize[i];
            if(tmp > 128) return -1;
        }
        if(tmp % 8) return -1;
   #else
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80021c8:	2300      	movs	r3, #0
 80021ca:	73fb      	strb	r3, [r7, #15]
 80021cc:	e015      	b.n	80021fa <wizchip_init+0x4e>
        {
            tmp += txsize[i];
 80021ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	4413      	add	r3, r2
 80021d6:	781a      	ldrb	r2, [r3, #0]
 80021d8:	7bbb      	ldrb	r3, [r7, #14]
 80021da:	4413      	add	r3, r2
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	73bb      	strb	r3, [r7, #14]

        #if _WIZCHIP_ < W5200    //2016.10.28 peter add condition for w5100 and w5100s
            if(tmp > 8) return -1;
        #else
            if(tmp > 16) return -1;
 80021e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80021e4:	2b10      	cmp	r3, #16
 80021e6:	dd02      	ble.n	80021ee <wizchip_init+0x42>
 80021e8:	f04f 33ff 	mov.w	r3, #4294967295
 80021ec:	e066      	b.n	80022bc <wizchip_init+0x110>
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80021ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	3301      	adds	r3, #1
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	73fb      	strb	r3, [r7, #15]
 80021fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021fe:	2b07      	cmp	r3, #7
 8002200:	dde5      	ble.n	80021ce <wizchip_init+0x22>
        #endif
        }
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002202:	2300      	movs	r3, #0
 8002204:	73fb      	strb	r3, [r7, #15]
 8002206:	e015      	b.n	8002234 <wizchip_init+0x88>
        #if _WIZCHIP_ < W5200    //2016.10.28 peter add condition for w5100
            j = 0;
            while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
            setSn_TXBUF_SIZE(i, j);
        #else
            setSn_TXBUF_SIZE(i, txsize[i]);
 8002208:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	3301      	adds	r3, #1
 8002210:	00db      	lsls	r3, r3, #3
 8002212:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8002216:	4618      	mov	r0, r3
 8002218:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	4413      	add	r3, r2
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	4619      	mov	r1, r3
 8002224:	f7ff fbfc 	bl	8001a20 <WIZCHIP_WRITE>
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002228:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800222c:	b2db      	uxtb	r3, r3
 800222e:	3301      	adds	r3, #1
 8002230:	b2db      	uxtb	r3, r3
 8002232:	73fb      	strb	r3, [r7, #15]
 8002234:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002238:	2b07      	cmp	r3, #7
 800223a:	dde5      	ble.n	8002208 <wizchip_init+0x5c>
        }

    #endif
   }

   if(rxsize)
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d03b      	beq.n	80022ba <wizchip_init+0x10e>
   {
      tmp = 0;
 8002242:	2300      	movs	r3, #0
 8002244:	73bb      	strb	r3, [r7, #14]
            tmp += rxsize[i];
            if(tmp > 128) return -1;
        }
        if(tmp % 8) return -1;
   #else
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002246:	2300      	movs	r3, #0
 8002248:	73fb      	strb	r3, [r7, #15]
 800224a:	e015      	b.n	8002278 <wizchip_init+0xcc>
        {
            tmp += rxsize[i];
 800224c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002250:	683a      	ldr	r2, [r7, #0]
 8002252:	4413      	add	r3, r2
 8002254:	781a      	ldrb	r2, [r3, #0]
 8002256:	7bbb      	ldrb	r3, [r7, #14]
 8002258:	4413      	add	r3, r2
 800225a:	b2db      	uxtb	r3, r3
 800225c:	73bb      	strb	r3, [r7, #14]
        #if _WIZCHIP_ < W5200    //2016.10.28 peter add condition for w5100 and w5100s
            if(tmp > 8) return -1;
        #else
            if(tmp > 16) return -1;
 800225e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002262:	2b10      	cmp	r3, #16
 8002264:	dd02      	ble.n	800226c <wizchip_init+0xc0>
 8002266:	f04f 33ff 	mov.w	r3, #4294967295
 800226a:	e027      	b.n	80022bc <wizchip_init+0x110>
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800226c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002270:	b2db      	uxtb	r3, r3
 8002272:	3301      	adds	r3, #1
 8002274:	b2db      	uxtb	r3, r3
 8002276:	73fb      	strb	r3, [r7, #15]
 8002278:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800227c:	2b07      	cmp	r3, #7
 800227e:	dde5      	ble.n	800224c <wizchip_init+0xa0>
        #endif
        }

        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002280:	2300      	movs	r3, #0
 8002282:	73fb      	strb	r3, [r7, #15]
 8002284:	e015      	b.n	80022b2 <wizchip_init+0x106>
        #if _WIZCHIP_ < W5200    // add condition for w5100
            j = 0;
            while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
            setSn_RXBUF_SIZE(i, j);
        #else
            setSn_RXBUF_SIZE(i, rxsize[i]);
 8002286:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	3301      	adds	r3, #1
 800228e:	00db      	lsls	r3, r3, #3
 8002290:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8002294:	4618      	mov	r0, r3
 8002296:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800229a:	683a      	ldr	r2, [r7, #0]
 800229c:	4413      	add	r3, r2
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	4619      	mov	r1, r3
 80022a2:	f7ff fbbd 	bl	8001a20 <WIZCHIP_WRITE>
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80022a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	3301      	adds	r3, #1
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	73fb      	strb	r3, [r7, #15]
 80022b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022b6:	2b07      	cmp	r3, #7
 80022b8:	dde5      	ble.n	8002286 <wizchip_init+0xda>
        #endif
        }
    #endif
   }
   return 0;
 80022ba:	2300      	movs	r3, #0
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3710      	adds	r7, #16
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}

080022c4 <wizchip_setnetinfo>:
}
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2206      	movs	r2, #6
 80022d0:	4619      	mov	r1, r3
 80022d2:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80022d6:	f7ff fc51 	bl	8001b7c <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	330e      	adds	r3, #14
 80022de:	2204      	movs	r2, #4
 80022e0:	4619      	mov	r1, r3
 80022e2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80022e6:	f7ff fc49 	bl	8001b7c <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	330a      	adds	r3, #10
 80022ee:	2204      	movs	r2, #4
 80022f0:	4619      	mov	r1, r3
 80022f2:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80022f6:	f7ff fc41 	bl	8001b7c <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	3306      	adds	r3, #6
 80022fe:	2204      	movs	r2, #4
 8002300:	4619      	mov	r1, r3
 8002302:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8002306:	f7ff fc39 	bl	8001b7c <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	7c9a      	ldrb	r2, [r3, #18]
 800230e:	4b0b      	ldr	r3, [pc, #44]	; (800233c <wizchip_setnetinfo+0x78>)
 8002310:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	7cda      	ldrb	r2, [r3, #19]
 8002316:	4b09      	ldr	r3, [pc, #36]	; (800233c <wizchip_setnetinfo+0x78>)
 8002318:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	7d1a      	ldrb	r2, [r3, #20]
 800231e:	4b07      	ldr	r3, [pc, #28]	; (800233c <wizchip_setnetinfo+0x78>)
 8002320:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	7d5a      	ldrb	r2, [r3, #21]
 8002326:	4b05      	ldr	r3, [pc, #20]	; (800233c <wizchip_setnetinfo+0x78>)
 8002328:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	7d9a      	ldrb	r2, [r3, #22]
 800232e:	4b04      	ldr	r3, [pc, #16]	; (8002340 <wizchip_setnetinfo+0x7c>)
 8002330:	701a      	strb	r2, [r3, #0]
}
 8002332:	bf00      	nop
 8002334:	3708      	adds	r7, #8
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	20000ca4 	.word	0x20000ca4
 8002340:	20000ca8 	.word	0x20000ca8

08002344 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2206      	movs	r2, #6
 8002350:	4619      	mov	r1, r3
 8002352:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002356:	f7ff fbb1 	bl	8001abc <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	330e      	adds	r3, #14
 800235e:	2204      	movs	r2, #4
 8002360:	4619      	mov	r1, r3
 8002362:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002366:	f7ff fba9 	bl	8001abc <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	330a      	adds	r3, #10
 800236e:	2204      	movs	r2, #4
 8002370:	4619      	mov	r1, r3
 8002372:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8002376:	f7ff fba1 	bl	8001abc <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	3306      	adds	r3, #6
 800237e:	2204      	movs	r2, #4
 8002380:	4619      	mov	r1, r3
 8002382:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8002386:	f7ff fb99 	bl	8001abc <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 800238a:	4b0c      	ldr	r3, [pc, #48]	; (80023bc <wizchip_getnetinfo+0x78>)
 800238c:	781a      	ldrb	r2, [r3, #0]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8002392:	4b0a      	ldr	r3, [pc, #40]	; (80023bc <wizchip_getnetinfo+0x78>)
 8002394:	785a      	ldrb	r2, [r3, #1]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 800239a:	4b08      	ldr	r3, [pc, #32]	; (80023bc <wizchip_getnetinfo+0x78>)
 800239c:	789a      	ldrb	r2, [r3, #2]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 80023a2:	4b06      	ldr	r3, [pc, #24]	; (80023bc <wizchip_getnetinfo+0x78>)
 80023a4:	78da      	ldrb	r2, [r3, #3]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 80023aa:	4b05      	ldr	r3, [pc, #20]	; (80023c0 <wizchip_getnetinfo+0x7c>)
 80023ac:	781a      	ldrb	r2, [r3, #0]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	759a      	strb	r2, [r3, #22]
}
 80023b2:	bf00      	nop
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	20000ca4 	.word	0x20000ca4
 80023c0:	20000ca8 	.word	0x20000ca8

080023c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023c4:	480c      	ldr	r0, [pc, #48]	; (80023f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80023c6:	490d      	ldr	r1, [pc, #52]	; (80023fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80023c8:	4a0d      	ldr	r2, [pc, #52]	; (8002400 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80023ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023cc:	e002      	b.n	80023d4 <LoopCopyDataInit>

080023ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023d2:	3304      	adds	r3, #4

080023d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023d8:	d3f9      	bcc.n	80023ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023da:	4a0a      	ldr	r2, [pc, #40]	; (8002404 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80023dc:	4c0a      	ldr	r4, [pc, #40]	; (8002408 <LoopFillZerobss+0x22>)
  movs r3, #0
 80023de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023e0:	e001      	b.n	80023e6 <LoopFillZerobss>

080023e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023e4:	3204      	adds	r2, #4

080023e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023e8:	d3fb      	bcc.n	80023e2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80023ea:	f7ff f9f3 	bl	80017d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023ee:	f006 f8cd 	bl	800858c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80023f2:	f7fe fa5d 	bl	80008b0 <main>
  bx lr
 80023f6:	4770      	bx	lr
  ldr r0, =_sdata
 80023f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023fc:	200000bc 	.word	0x200000bc
  ldr r2, =_sidata
 8002400:	0800a640 	.word	0x0800a640
  ldr r2, =_sbss
 8002404:	200000bc 	.word	0x200000bc
  ldr r4, =_ebss
 8002408:	200026c8 	.word	0x200026c8

0800240c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800240c:	e7fe      	b.n	800240c <ADC1_2_IRQHandler>
	...

08002410 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002414:	4b08      	ldr	r3, [pc, #32]	; (8002438 <HAL_Init+0x28>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a07      	ldr	r2, [pc, #28]	; (8002438 <HAL_Init+0x28>)
 800241a:	f043 0310 	orr.w	r3, r3, #16
 800241e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002420:	2003      	movs	r0, #3
 8002422:	f000 ff0d 	bl	8003240 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002426:	2000      	movs	r0, #0
 8002428:	f7ff f834 	bl	8001494 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800242c:	f7fe fffa 	bl	8001424 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002430:	2300      	movs	r3, #0
}
 8002432:	4618      	mov	r0, r3
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	40022000 	.word	0x40022000

0800243c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002440:	4b05      	ldr	r3, [pc, #20]	; (8002458 <HAL_IncTick+0x1c>)
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	461a      	mov	r2, r3
 8002446:	4b05      	ldr	r3, [pc, #20]	; (800245c <HAL_IncTick+0x20>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4413      	add	r3, r2
 800244c:	4a03      	ldr	r2, [pc, #12]	; (800245c <HAL_IncTick+0x20>)
 800244e:	6013      	str	r3, [r2, #0]
}
 8002450:	bf00      	nop
 8002452:	46bd      	mov	sp, r7
 8002454:	bc80      	pop	{r7}
 8002456:	4770      	bx	lr
 8002458:	20000050 	.word	0x20000050
 800245c:	20000cac 	.word	0x20000cac

08002460 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  return uwTick;
 8002464:	4b02      	ldr	r3, [pc, #8]	; (8002470 <HAL_GetTick+0x10>)
 8002466:	681b      	ldr	r3, [r3, #0]
}
 8002468:	4618      	mov	r0, r3
 800246a:	46bd      	mov	sp, r7
 800246c:	bc80      	pop	{r7}
 800246e:	4770      	bx	lr
 8002470:	20000cac 	.word	0x20000cac

08002474 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d101      	bne.n	8002486 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e0ed      	b.n	8002662 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f893 3020 	ldrb.w	r3, [r3, #32]
 800248c:	b2db      	uxtb	r3, r3
 800248e:	2b00      	cmp	r3, #0
 8002490:	d102      	bne.n	8002498 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f7fd fed4 	bl	8000240 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f042 0201 	orr.w	r2, r2, #1
 80024a6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024a8:	f7ff ffda 	bl	8002460 <HAL_GetTick>
 80024ac:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80024ae:	e012      	b.n	80024d6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80024b0:	f7ff ffd6 	bl	8002460 <HAL_GetTick>
 80024b4:	4602      	mov	r2, r0
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	2b0a      	cmp	r3, #10
 80024bc:	d90b      	bls.n	80024d6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024c2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2205      	movs	r2, #5
 80024ce:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e0c5      	b.n	8002662 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f003 0301 	and.w	r3, r3, #1
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d0e5      	beq.n	80024b0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f022 0202 	bic.w	r2, r2, #2
 80024f2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024f4:	f7ff ffb4 	bl	8002460 <HAL_GetTick>
 80024f8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80024fa:	e012      	b.n	8002522 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80024fc:	f7ff ffb0 	bl	8002460 <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b0a      	cmp	r3, #10
 8002508:	d90b      	bls.n	8002522 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800250e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2205      	movs	r2, #5
 800251a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e09f      	b.n	8002662 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	f003 0302 	and.w	r3, r3, #2
 800252c:	2b00      	cmp	r3, #0
 800252e:	d1e5      	bne.n	80024fc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	7e1b      	ldrb	r3, [r3, #24]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d108      	bne.n	800254a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002546:	601a      	str	r2, [r3, #0]
 8002548:	e007      	b.n	800255a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002558:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	7e5b      	ldrb	r3, [r3, #25]
 800255e:	2b01      	cmp	r3, #1
 8002560:	d108      	bne.n	8002574 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002570:	601a      	str	r2, [r3, #0]
 8002572:	e007      	b.n	8002584 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002582:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	7e9b      	ldrb	r3, [r3, #26]
 8002588:	2b01      	cmp	r3, #1
 800258a:	d108      	bne.n	800259e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f042 0220 	orr.w	r2, r2, #32
 800259a:	601a      	str	r2, [r3, #0]
 800259c:	e007      	b.n	80025ae <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f022 0220 	bic.w	r2, r2, #32
 80025ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	7edb      	ldrb	r3, [r3, #27]
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d108      	bne.n	80025c8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f022 0210 	bic.w	r2, r2, #16
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	e007      	b.n	80025d8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f042 0210 	orr.w	r2, r2, #16
 80025d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	7f1b      	ldrb	r3, [r3, #28]
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d108      	bne.n	80025f2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f042 0208 	orr.w	r2, r2, #8
 80025ee:	601a      	str	r2, [r3, #0]
 80025f0:	e007      	b.n	8002602 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f022 0208 	bic.w	r2, r2, #8
 8002600:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	7f5b      	ldrb	r3, [r3, #29]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d108      	bne.n	800261c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f042 0204 	orr.w	r2, r2, #4
 8002618:	601a      	str	r2, [r3, #0]
 800261a:	e007      	b.n	800262c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f022 0204 	bic.w	r2, r2, #4
 800262a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	689a      	ldr	r2, [r3, #8]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	431a      	orrs	r2, r3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	431a      	orrs	r2, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	695b      	ldr	r3, [r3, #20]
 8002640:	ea42 0103 	orr.w	r1, r2, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	1e5a      	subs	r2, r3, #1
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	430a      	orrs	r2, r1
 8002650:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2200      	movs	r2, #0
 8002656:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2201      	movs	r2, #1
 800265c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002660:	2300      	movs	r3, #0
}
 8002662:	4618      	mov	r0, r3
 8002664:	3710      	adds	r7, #16
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}

0800266a <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800266a:	b480      	push	{r7}
 800266c:	b087      	sub	sp, #28
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
 8002672:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002680:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002682:	7cfb      	ldrb	r3, [r7, #19]
 8002684:	2b01      	cmp	r3, #1
 8002686:	d003      	beq.n	8002690 <HAL_CAN_ConfigFilter+0x26>
 8002688:	7cfb      	ldrb	r3, [r7, #19]
 800268a:	2b02      	cmp	r3, #2
 800268c:	f040 80aa 	bne.w	80027e4 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002696:	f043 0201 	orr.w	r2, r3, #1
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	695b      	ldr	r3, [r3, #20]
 80026a4:	f003 031f 	and.w	r3, r3, #31
 80026a8:	2201      	movs	r2, #1
 80026aa:	fa02 f303 	lsl.w	r3, r2, r3
 80026ae:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	43db      	mvns	r3, r3
 80026ba:	401a      	ands	r2, r3
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	69db      	ldr	r3, [r3, #28]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d123      	bne.n	8002712 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	43db      	mvns	r3, r3
 80026d4:	401a      	ands	r2, r3
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80026e8:	683a      	ldr	r2, [r7, #0]
 80026ea:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80026ec:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	3248      	adds	r2, #72	; 0x48
 80026f2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002706:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002708:	6979      	ldr	r1, [r7, #20]
 800270a:	3348      	adds	r3, #72	; 0x48
 800270c:	00db      	lsls	r3, r3, #3
 800270e:	440b      	add	r3, r1
 8002710:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	69db      	ldr	r3, [r3, #28]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d122      	bne.n	8002760 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	431a      	orrs	r2, r3
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002736:	683a      	ldr	r2, [r7, #0]
 8002738:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800273a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	3248      	adds	r2, #72	; 0x48
 8002740:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002754:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002756:	6979      	ldr	r1, [r7, #20]
 8002758:	3348      	adds	r3, #72	; 0x48
 800275a:	00db      	lsls	r3, r3, #3
 800275c:	440b      	add	r3, r1
 800275e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d109      	bne.n	800277c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	43db      	mvns	r3, r3
 8002772:	401a      	ands	r2, r3
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800277a:	e007      	b.n	800278c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	431a      	orrs	r2, r3
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	691b      	ldr	r3, [r3, #16]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d109      	bne.n	80027a8 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	43db      	mvns	r3, r3
 800279e:	401a      	ands	r2, r3
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80027a6:	e007      	b.n	80027b8 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	431a      	orrs	r2, r3
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	6a1b      	ldr	r3, [r3, #32]
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d107      	bne.n	80027d0 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	431a      	orrs	r2, r3
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80027d6:	f023 0201 	bic.w	r2, r3, #1
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80027e0:	2300      	movs	r3, #0
 80027e2:	e006      	b.n	80027f2 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
  }
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	371c      	adds	r7, #28
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bc80      	pop	{r7}
 80027fa:	4770      	bx	lr

080027fc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f893 3020 	ldrb.w	r3, [r3, #32]
 800280a:	b2db      	uxtb	r3, r3
 800280c:	2b01      	cmp	r3, #1
 800280e:	d12e      	bne.n	800286e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2202      	movs	r2, #2
 8002814:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f022 0201 	bic.w	r2, r2, #1
 8002826:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002828:	f7ff fe1a 	bl	8002460 <HAL_GetTick>
 800282c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800282e:	e012      	b.n	8002856 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002830:	f7ff fe16 	bl	8002460 <HAL_GetTick>
 8002834:	4602      	mov	r2, r0
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	1ad3      	subs	r3, r2, r3
 800283a:	2b0a      	cmp	r3, #10
 800283c:	d90b      	bls.n	8002856 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002842:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2205      	movs	r2, #5
 800284e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e012      	b.n	800287c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f003 0301 	and.w	r3, r3, #1
 8002860:	2b00      	cmp	r3, #0
 8002862:	d1e5      	bne.n	8002830 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2200      	movs	r2, #0
 8002868:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800286a:	2300      	movs	r3, #0
 800286c:	e006      	b.n	800287c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002872:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
  }
}
 800287c:	4618      	mov	r0, r3
 800287e:	3710      	adds	r7, #16
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}

08002884 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002884:	b480      	push	{r7}
 8002886:	b089      	sub	sp, #36	; 0x24
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
 8002890:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002898:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80028a2:	7ffb      	ldrb	r3, [r7, #31]
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d003      	beq.n	80028b0 <HAL_CAN_AddTxMessage+0x2c>
 80028a8:	7ffb      	ldrb	r3, [r7, #31]
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	f040 80b8 	bne.w	8002a20 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80028b0:	69bb      	ldr	r3, [r7, #24]
 80028b2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d10a      	bne.n	80028d0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80028ba:	69bb      	ldr	r3, [r7, #24]
 80028bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d105      	bne.n	80028d0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	f000 80a0 	beq.w	8002a10 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80028d0:	69bb      	ldr	r3, [r7, #24]
 80028d2:	0e1b      	lsrs	r3, r3, #24
 80028d4:	f003 0303 	and.w	r3, r3, #3
 80028d8:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	2b02      	cmp	r3, #2
 80028de:	d907      	bls.n	80028f0 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	e09e      	b.n	8002a2e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80028f0:	2201      	movs	r2, #1
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	409a      	lsls	r2, r3
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d10d      	bne.n	800291e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800290c:	68f9      	ldr	r1, [r7, #12]
 800290e:	6809      	ldr	r1, [r1, #0]
 8002910:	431a      	orrs	r2, r3
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	3318      	adds	r3, #24
 8002916:	011b      	lsls	r3, r3, #4
 8002918:	440b      	add	r3, r1
 800291a:	601a      	str	r2, [r3, #0]
 800291c:	e00f      	b.n	800293e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002928:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800292e:	68f9      	ldr	r1, [r7, #12]
 8002930:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002932:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	3318      	adds	r3, #24
 8002938:	011b      	lsls	r3, r3, #4
 800293a:	440b      	add	r3, r1
 800293c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	6819      	ldr	r1, [r3, #0]
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	691a      	ldr	r2, [r3, #16]
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	3318      	adds	r3, #24
 800294a:	011b      	lsls	r3, r3, #4
 800294c:	440b      	add	r3, r1
 800294e:	3304      	adds	r3, #4
 8002950:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	7d1b      	ldrb	r3, [r3, #20]
 8002956:	2b01      	cmp	r3, #1
 8002958:	d111      	bne.n	800297e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	3318      	adds	r3, #24
 8002962:	011b      	lsls	r3, r3, #4
 8002964:	4413      	add	r3, r2
 8002966:	3304      	adds	r3, #4
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	68fa      	ldr	r2, [r7, #12]
 800296c:	6811      	ldr	r1, [r2, #0]
 800296e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	3318      	adds	r3, #24
 8002976:	011b      	lsls	r3, r3, #4
 8002978:	440b      	add	r3, r1
 800297a:	3304      	adds	r3, #4
 800297c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	3307      	adds	r3, #7
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	061a      	lsls	r2, r3, #24
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	3306      	adds	r3, #6
 800298a:	781b      	ldrb	r3, [r3, #0]
 800298c:	041b      	lsls	r3, r3, #16
 800298e:	431a      	orrs	r2, r3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	3305      	adds	r3, #5
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	021b      	lsls	r3, r3, #8
 8002998:	4313      	orrs	r3, r2
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	3204      	adds	r2, #4
 800299e:	7812      	ldrb	r2, [r2, #0]
 80029a0:	4610      	mov	r0, r2
 80029a2:	68fa      	ldr	r2, [r7, #12]
 80029a4:	6811      	ldr	r1, [r2, #0]
 80029a6:	ea43 0200 	orr.w	r2, r3, r0
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	011b      	lsls	r3, r3, #4
 80029ae:	440b      	add	r3, r1
 80029b0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80029b4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	3303      	adds	r3, #3
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	061a      	lsls	r2, r3, #24
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	3302      	adds	r3, #2
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	041b      	lsls	r3, r3, #16
 80029c6:	431a      	orrs	r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	3301      	adds	r3, #1
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	021b      	lsls	r3, r3, #8
 80029d0:	4313      	orrs	r3, r2
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	7812      	ldrb	r2, [r2, #0]
 80029d6:	4610      	mov	r0, r2
 80029d8:	68fa      	ldr	r2, [r7, #12]
 80029da:	6811      	ldr	r1, [r2, #0]
 80029dc:	ea43 0200 	orr.w	r2, r3, r0
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	011b      	lsls	r3, r3, #4
 80029e4:	440b      	add	r3, r1
 80029e6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80029ea:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	3318      	adds	r3, #24
 80029f4:	011b      	lsls	r3, r3, #4
 80029f6:	4413      	add	r3, r2
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	68fa      	ldr	r2, [r7, #12]
 80029fc:	6811      	ldr	r1, [r2, #0]
 80029fe:	f043 0201 	orr.w	r2, r3, #1
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	3318      	adds	r3, #24
 8002a06:	011b      	lsls	r3, r3, #4
 8002a08:	440b      	add	r3, r1
 8002a0a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	e00e      	b.n	8002a2e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a14:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e006      	b.n	8002a2e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a24:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
  }
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3724      	adds	r7, #36	; 0x24
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bc80      	pop	{r7}
 8002a36:	4770      	bx	lr

08002a38 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b087      	sub	sp, #28
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	60b9      	str	r1, [r7, #8]
 8002a42:	607a      	str	r2, [r7, #4]
 8002a44:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a4c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002a4e:	7dfb      	ldrb	r3, [r7, #23]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d003      	beq.n	8002a5c <HAL_CAN_GetRxMessage+0x24>
 8002a54:	7dfb      	ldrb	r3, [r7, #23]
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	f040 80f3 	bne.w	8002c42 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d10e      	bne.n	8002a80 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	f003 0303 	and.w	r3, r3, #3
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d116      	bne.n	8002a9e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a74:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e0e7      	b.n	8002c50 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	691b      	ldr	r3, [r3, #16]
 8002a86:	f003 0303 	and.w	r3, r3, #3
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d107      	bne.n	8002a9e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a92:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e0d8      	b.n	8002c50 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	331b      	adds	r3, #27
 8002aa6:	011b      	lsls	r3, r3, #4
 8002aa8:	4413      	add	r3, r2
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0204 	and.w	r2, r3, #4
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d10c      	bne.n	8002ad6 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	331b      	adds	r3, #27
 8002ac4:	011b      	lsls	r3, r3, #4
 8002ac6:	4413      	add	r3, r2
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	0d5b      	lsrs	r3, r3, #21
 8002acc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	601a      	str	r2, [r3, #0]
 8002ad4:	e00b      	b.n	8002aee <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	331b      	adds	r3, #27
 8002ade:	011b      	lsls	r3, r3, #4
 8002ae0:	4413      	add	r3, r2
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	08db      	lsrs	r3, r3, #3
 8002ae6:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	331b      	adds	r3, #27
 8002af6:	011b      	lsls	r3, r3, #4
 8002af8:	4413      	add	r3, r2
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 0202 	and.w	r2, r3, #2
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	331b      	adds	r3, #27
 8002b0c:	011b      	lsls	r3, r3, #4
 8002b0e:	4413      	add	r3, r2
 8002b10:	3304      	adds	r3, #4
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 020f 	and.w	r2, r3, #15
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	331b      	adds	r3, #27
 8002b24:	011b      	lsls	r3, r3, #4
 8002b26:	4413      	add	r3, r2
 8002b28:	3304      	adds	r3, #4
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	0a1b      	lsrs	r3, r3, #8
 8002b2e:	b2da      	uxtb	r2, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	331b      	adds	r3, #27
 8002b3c:	011b      	lsls	r3, r3, #4
 8002b3e:	4413      	add	r3, r2
 8002b40:	3304      	adds	r3, #4
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	0c1b      	lsrs	r3, r3, #16
 8002b46:	b29a      	uxth	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	011b      	lsls	r3, r3, #4
 8002b54:	4413      	add	r3, r2
 8002b56:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	b2da      	uxtb	r2, r3
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	011b      	lsls	r3, r3, #4
 8002b6a:	4413      	add	r3, r2
 8002b6c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	0a1a      	lsrs	r2, r3, #8
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	3301      	adds	r3, #1
 8002b78:	b2d2      	uxtb	r2, r2
 8002b7a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	011b      	lsls	r3, r3, #4
 8002b84:	4413      	add	r3, r2
 8002b86:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	0c1a      	lsrs	r2, r3, #16
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	3302      	adds	r3, #2
 8002b92:	b2d2      	uxtb	r2, r2
 8002b94:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	011b      	lsls	r3, r3, #4
 8002b9e:	4413      	add	r3, r2
 8002ba0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	0e1a      	lsrs	r2, r3, #24
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	3303      	adds	r3, #3
 8002bac:	b2d2      	uxtb	r2, r2
 8002bae:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	011b      	lsls	r3, r3, #4
 8002bb8:	4413      	add	r3, r2
 8002bba:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	3304      	adds	r3, #4
 8002bc4:	b2d2      	uxtb	r2, r2
 8002bc6:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	011b      	lsls	r3, r3, #4
 8002bd0:	4413      	add	r3, r2
 8002bd2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	0a1a      	lsrs	r2, r3, #8
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	3305      	adds	r3, #5
 8002bde:	b2d2      	uxtb	r2, r2
 8002be0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	011b      	lsls	r3, r3, #4
 8002bea:	4413      	add	r3, r2
 8002bec:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	0c1a      	lsrs	r2, r3, #16
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	3306      	adds	r3, #6
 8002bf8:	b2d2      	uxtb	r2, r2
 8002bfa:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	011b      	lsls	r3, r3, #4
 8002c04:	4413      	add	r3, r2
 8002c06:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	0e1a      	lsrs	r2, r3, #24
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	3307      	adds	r3, #7
 8002c12:	b2d2      	uxtb	r2, r2
 8002c14:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d108      	bne.n	8002c2e <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	68da      	ldr	r2, [r3, #12]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f042 0220 	orr.w	r2, r2, #32
 8002c2a:	60da      	str	r2, [r3, #12]
 8002c2c:	e007      	b.n	8002c3e <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	691a      	ldr	r2, [r3, #16]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f042 0220 	orr.w	r2, r2, #32
 8002c3c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	e006      	b.n	8002c50 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c46:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
  }
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	371c      	adds	r7, #28
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bc80      	pop	{r7}
 8002c58:	4770      	bx	lr

08002c5a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	b085      	sub	sp, #20
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
 8002c62:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c6a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002c6c:	7bfb      	ldrb	r3, [r7, #15]
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d002      	beq.n	8002c78 <HAL_CAN_ActivateNotification+0x1e>
 8002c72:	7bfb      	ldrb	r3, [r7, #15]
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d109      	bne.n	8002c8c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	6959      	ldr	r1, [r3, #20]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	683a      	ldr	r2, [r7, #0]
 8002c84:	430a      	orrs	r2, r1
 8002c86:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	e006      	b.n	8002c9a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c90:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
  }
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3714      	adds	r7, #20
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bc80      	pop	{r7}
 8002ca2:	4770      	bx	lr

08002ca4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b08a      	sub	sp, #40	; 0x28
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002cac:	2300      	movs	r3, #0
 8002cae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	695b      	ldr	r3, [r3, #20]
 8002cb6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	691b      	ldr	r3, [r3, #16]
 8002cd6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	699b      	ldr	r3, [r3, #24]
 8002cde:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002ce0:	6a3b      	ldr	r3, [r7, #32]
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d07c      	beq.n	8002de4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	f003 0301 	and.w	r3, r3, #1
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d023      	beq.n	8002d3c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d003      	beq.n	8002d0e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f000 f983 	bl	8003012 <HAL_CAN_TxMailbox0CompleteCallback>
 8002d0c:	e016      	b.n	8002d3c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	f003 0304 	and.w	r3, r3, #4
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d004      	beq.n	8002d22 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d1a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002d1e:	627b      	str	r3, [r7, #36]	; 0x24
 8002d20:	e00c      	b.n	8002d3c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	f003 0308 	and.w	r3, r3, #8
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d004      	beq.n	8002d36 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002d32:	627b      	str	r3, [r7, #36]	; 0x24
 8002d34:	e002      	b.n	8002d3c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 f986 	bl	8003048 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002d3c:	69bb      	ldr	r3, [r7, #24]
 8002d3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d024      	beq.n	8002d90 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d4e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002d50:	69bb      	ldr	r3, [r7, #24]
 8002d52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d003      	beq.n	8002d62 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f000 f962 	bl	8003024 <HAL_CAN_TxMailbox1CompleteCallback>
 8002d60:	e016      	b.n	8002d90 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002d62:	69bb      	ldr	r3, [r7, #24]
 8002d64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d004      	beq.n	8002d76 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d6e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002d72:	627b      	str	r3, [r7, #36]	; 0x24
 8002d74:	e00c      	b.n	8002d90 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d004      	beq.n	8002d8a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d86:	627b      	str	r3, [r7, #36]	; 0x24
 8002d88:	e002      	b.n	8002d90 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f000 f965 	bl	800305a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d024      	beq.n	8002de4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002da2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d003      	beq.n	8002db6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f000 f941 	bl	8003036 <HAL_CAN_TxMailbox2CompleteCallback>
 8002db4:	e016      	b.n	8002de4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002db6:	69bb      	ldr	r3, [r7, #24]
 8002db8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d004      	beq.n	8002dca <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002dc6:	627b      	str	r3, [r7, #36]	; 0x24
 8002dc8:	e00c      	b.n	8002de4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d004      	beq.n	8002dde <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dda:	627b      	str	r3, [r7, #36]	; 0x24
 8002ddc:	e002      	b.n	8002de4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f000 f944 	bl	800306c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002de4:	6a3b      	ldr	r3, [r7, #32]
 8002de6:	f003 0308 	and.w	r3, r3, #8
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d00c      	beq.n	8002e08 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	f003 0310 	and.w	r3, r3, #16
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d007      	beq.n	8002e08 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dfa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002dfe:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	2210      	movs	r2, #16
 8002e06:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002e08:	6a3b      	ldr	r3, [r7, #32]
 8002e0a:	f003 0304 	and.w	r3, r3, #4
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d00b      	beq.n	8002e2a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	f003 0308 	and.w	r3, r3, #8
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d006      	beq.n	8002e2a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2208      	movs	r2, #8
 8002e22:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002e24:	6878      	ldr	r0, [r7, #4]
 8002e26:	f000 f92a 	bl	800307e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002e2a:	6a3b      	ldr	r3, [r7, #32]
 8002e2c:	f003 0302 	and.w	r3, r3, #2
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d009      	beq.n	8002e48 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	68db      	ldr	r3, [r3, #12]
 8002e3a:	f003 0303 	and.w	r3, r3, #3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d002      	beq.n	8002e48 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f7fd fd90 	bl	8000968 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002e48:	6a3b      	ldr	r3, [r7, #32]
 8002e4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d00c      	beq.n	8002e6c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	f003 0310 	and.w	r3, r3, #16
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d007      	beq.n	8002e6c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e62:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2210      	movs	r2, #16
 8002e6a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002e6c:	6a3b      	ldr	r3, [r7, #32]
 8002e6e:	f003 0320 	and.w	r3, r3, #32
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d00b      	beq.n	8002e8e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	f003 0308 	and.w	r3, r3, #8
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d006      	beq.n	8002e8e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2208      	movs	r2, #8
 8002e86:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f000 f90a 	bl	80030a2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002e8e:	6a3b      	ldr	r3, [r7, #32]
 8002e90:	f003 0310 	and.w	r3, r3, #16
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d009      	beq.n	8002eac <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	f003 0303 	and.w	r3, r3, #3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d002      	beq.n	8002eac <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f000 f8f2 	bl	8003090 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002eac:	6a3b      	ldr	r3, [r7, #32]
 8002eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d00b      	beq.n	8002ece <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	f003 0310 	and.w	r3, r3, #16
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d006      	beq.n	8002ece <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2210      	movs	r2, #16
 8002ec6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	f000 f8f3 	bl	80030b4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002ece:	6a3b      	ldr	r3, [r7, #32]
 8002ed0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d00b      	beq.n	8002ef0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	f003 0308 	and.w	r3, r3, #8
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d006      	beq.n	8002ef0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2208      	movs	r2, #8
 8002ee8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f000 f8eb 	bl	80030c6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002ef0:	6a3b      	ldr	r3, [r7, #32]
 8002ef2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d07b      	beq.n	8002ff2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	f003 0304 	and.w	r3, r3, #4
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d072      	beq.n	8002fea <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002f04:	6a3b      	ldr	r3, [r7, #32]
 8002f06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d008      	beq.n	8002f20 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d003      	beq.n	8002f20 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f1a:	f043 0301 	orr.w	r3, r3, #1
 8002f1e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002f20:	6a3b      	ldr	r3, [r7, #32]
 8002f22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d008      	beq.n	8002f3c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d003      	beq.n	8002f3c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f36:	f043 0302 	orr.w	r3, r3, #2
 8002f3a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002f3c:	6a3b      	ldr	r3, [r7, #32]
 8002f3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d008      	beq.n	8002f58 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d003      	beq.n	8002f58 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f52:	f043 0304 	orr.w	r3, r3, #4
 8002f56:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002f58:	6a3b      	ldr	r3, [r7, #32]
 8002f5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d043      	beq.n	8002fea <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d03e      	beq.n	8002fea <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002f72:	2b60      	cmp	r3, #96	; 0x60
 8002f74:	d02b      	beq.n	8002fce <HAL_CAN_IRQHandler+0x32a>
 8002f76:	2b60      	cmp	r3, #96	; 0x60
 8002f78:	d82e      	bhi.n	8002fd8 <HAL_CAN_IRQHandler+0x334>
 8002f7a:	2b50      	cmp	r3, #80	; 0x50
 8002f7c:	d022      	beq.n	8002fc4 <HAL_CAN_IRQHandler+0x320>
 8002f7e:	2b50      	cmp	r3, #80	; 0x50
 8002f80:	d82a      	bhi.n	8002fd8 <HAL_CAN_IRQHandler+0x334>
 8002f82:	2b40      	cmp	r3, #64	; 0x40
 8002f84:	d019      	beq.n	8002fba <HAL_CAN_IRQHandler+0x316>
 8002f86:	2b40      	cmp	r3, #64	; 0x40
 8002f88:	d826      	bhi.n	8002fd8 <HAL_CAN_IRQHandler+0x334>
 8002f8a:	2b30      	cmp	r3, #48	; 0x30
 8002f8c:	d010      	beq.n	8002fb0 <HAL_CAN_IRQHandler+0x30c>
 8002f8e:	2b30      	cmp	r3, #48	; 0x30
 8002f90:	d822      	bhi.n	8002fd8 <HAL_CAN_IRQHandler+0x334>
 8002f92:	2b10      	cmp	r3, #16
 8002f94:	d002      	beq.n	8002f9c <HAL_CAN_IRQHandler+0x2f8>
 8002f96:	2b20      	cmp	r3, #32
 8002f98:	d005      	beq.n	8002fa6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002f9a:	e01d      	b.n	8002fd8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f9e:	f043 0308 	orr.w	r3, r3, #8
 8002fa2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002fa4:	e019      	b.n	8002fda <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa8:	f043 0310 	orr.w	r3, r3, #16
 8002fac:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002fae:	e014      	b.n	8002fda <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fb2:	f043 0320 	orr.w	r3, r3, #32
 8002fb6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002fb8:	e00f      	b.n	8002fda <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002fc0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002fc2:	e00a      	b.n	8002fda <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fca:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002fcc:	e005      	b.n	8002fda <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fd4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002fd6:	e000      	b.n	8002fda <HAL_CAN_IRQHandler+0x336>
            break;
 8002fd8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	699a      	ldr	r2, [r3, #24]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002fe8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2204      	movs	r2, #4
 8002ff0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d008      	beq.n	800300a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ffe:	431a      	orrs	r2, r3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003004:	6878      	ldr	r0, [r7, #4]
 8003006:	f000 f867 	bl	80030d8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800300a:	bf00      	nop
 800300c:	3728      	adds	r7, #40	; 0x28
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}

08003012 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003012:	b480      	push	{r7}
 8003014:	b083      	sub	sp, #12
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800301a:	bf00      	nop
 800301c:	370c      	adds	r7, #12
 800301e:	46bd      	mov	sp, r7
 8003020:	bc80      	pop	{r7}
 8003022:	4770      	bx	lr

08003024 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800302c:	bf00      	nop
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	bc80      	pop	{r7}
 8003034:	4770      	bx	lr

08003036 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003036:	b480      	push	{r7}
 8003038:	b083      	sub	sp, #12
 800303a:	af00      	add	r7, sp, #0
 800303c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800303e:	bf00      	nop
 8003040:	370c      	adds	r7, #12
 8003042:	46bd      	mov	sp, r7
 8003044:	bc80      	pop	{r7}
 8003046:	4770      	bx	lr

08003048 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003050:	bf00      	nop
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	bc80      	pop	{r7}
 8003058:	4770      	bx	lr

0800305a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800305a:	b480      	push	{r7}
 800305c:	b083      	sub	sp, #12
 800305e:	af00      	add	r7, sp, #0
 8003060:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003062:	bf00      	nop
 8003064:	370c      	adds	r7, #12
 8003066:	46bd      	mov	sp, r7
 8003068:	bc80      	pop	{r7}
 800306a:	4770      	bx	lr

0800306c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003074:	bf00      	nop
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	bc80      	pop	{r7}
 800307c:	4770      	bx	lr

0800307e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800307e:	b480      	push	{r7}
 8003080:	b083      	sub	sp, #12
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003086:	bf00      	nop
 8003088:	370c      	adds	r7, #12
 800308a:	46bd      	mov	sp, r7
 800308c:	bc80      	pop	{r7}
 800308e:	4770      	bx	lr

08003090 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003098:	bf00      	nop
 800309a:	370c      	adds	r7, #12
 800309c:	46bd      	mov	sp, r7
 800309e:	bc80      	pop	{r7}
 80030a0:	4770      	bx	lr

080030a2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80030a2:	b480      	push	{r7}
 80030a4:	b083      	sub	sp, #12
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80030aa:	bf00      	nop
 80030ac:	370c      	adds	r7, #12
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bc80      	pop	{r7}
 80030b2:	4770      	bx	lr

080030b4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80030bc:	bf00      	nop
 80030be:	370c      	adds	r7, #12
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bc80      	pop	{r7}
 80030c4:	4770      	bx	lr

080030c6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80030c6:	b480      	push	{r7}
 80030c8:	b083      	sub	sp, #12
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80030ce:	bf00      	nop
 80030d0:	370c      	adds	r7, #12
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bc80      	pop	{r7}
 80030d6:	4770      	bx	lr

080030d8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bc80      	pop	{r7}
 80030e8:	4770      	bx	lr
	...

080030ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b085      	sub	sp, #20
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f003 0307 	and.w	r3, r3, #7
 80030fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030fc:	4b0c      	ldr	r3, [pc, #48]	; (8003130 <__NVIC_SetPriorityGrouping+0x44>)
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003102:	68ba      	ldr	r2, [r7, #8]
 8003104:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003108:	4013      	ands	r3, r2
 800310a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003114:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003118:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800311c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800311e:	4a04      	ldr	r2, [pc, #16]	; (8003130 <__NVIC_SetPriorityGrouping+0x44>)
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	60d3      	str	r3, [r2, #12]
}
 8003124:	bf00      	nop
 8003126:	3714      	adds	r7, #20
 8003128:	46bd      	mov	sp, r7
 800312a:	bc80      	pop	{r7}
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	e000ed00 	.word	0xe000ed00

08003134 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003138:	4b04      	ldr	r3, [pc, #16]	; (800314c <__NVIC_GetPriorityGrouping+0x18>)
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	0a1b      	lsrs	r3, r3, #8
 800313e:	f003 0307 	and.w	r3, r3, #7
}
 8003142:	4618      	mov	r0, r3
 8003144:	46bd      	mov	sp, r7
 8003146:	bc80      	pop	{r7}
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	e000ed00 	.word	0xe000ed00

08003150 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	4603      	mov	r3, r0
 8003158:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800315a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800315e:	2b00      	cmp	r3, #0
 8003160:	db0b      	blt.n	800317a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003162:	79fb      	ldrb	r3, [r7, #7]
 8003164:	f003 021f 	and.w	r2, r3, #31
 8003168:	4906      	ldr	r1, [pc, #24]	; (8003184 <__NVIC_EnableIRQ+0x34>)
 800316a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800316e:	095b      	lsrs	r3, r3, #5
 8003170:	2001      	movs	r0, #1
 8003172:	fa00 f202 	lsl.w	r2, r0, r2
 8003176:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800317a:	bf00      	nop
 800317c:	370c      	adds	r7, #12
 800317e:	46bd      	mov	sp, r7
 8003180:	bc80      	pop	{r7}
 8003182:	4770      	bx	lr
 8003184:	e000e100 	.word	0xe000e100

08003188 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	4603      	mov	r3, r0
 8003190:	6039      	str	r1, [r7, #0]
 8003192:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003198:	2b00      	cmp	r3, #0
 800319a:	db0a      	blt.n	80031b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	b2da      	uxtb	r2, r3
 80031a0:	490c      	ldr	r1, [pc, #48]	; (80031d4 <__NVIC_SetPriority+0x4c>)
 80031a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a6:	0112      	lsls	r2, r2, #4
 80031a8:	b2d2      	uxtb	r2, r2
 80031aa:	440b      	add	r3, r1
 80031ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031b0:	e00a      	b.n	80031c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	b2da      	uxtb	r2, r3
 80031b6:	4908      	ldr	r1, [pc, #32]	; (80031d8 <__NVIC_SetPriority+0x50>)
 80031b8:	79fb      	ldrb	r3, [r7, #7]
 80031ba:	f003 030f 	and.w	r3, r3, #15
 80031be:	3b04      	subs	r3, #4
 80031c0:	0112      	lsls	r2, r2, #4
 80031c2:	b2d2      	uxtb	r2, r2
 80031c4:	440b      	add	r3, r1
 80031c6:	761a      	strb	r2, [r3, #24]
}
 80031c8:	bf00      	nop
 80031ca:	370c      	adds	r7, #12
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bc80      	pop	{r7}
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	e000e100 	.word	0xe000e100
 80031d8:	e000ed00 	.word	0xe000ed00

080031dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031dc:	b480      	push	{r7}
 80031de:	b089      	sub	sp, #36	; 0x24
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	60f8      	str	r0, [r7, #12]
 80031e4:	60b9      	str	r1, [r7, #8]
 80031e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f003 0307 	and.w	r3, r3, #7
 80031ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	f1c3 0307 	rsb	r3, r3, #7
 80031f6:	2b04      	cmp	r3, #4
 80031f8:	bf28      	it	cs
 80031fa:	2304      	movcs	r3, #4
 80031fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031fe:	69fb      	ldr	r3, [r7, #28]
 8003200:	3304      	adds	r3, #4
 8003202:	2b06      	cmp	r3, #6
 8003204:	d902      	bls.n	800320c <NVIC_EncodePriority+0x30>
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	3b03      	subs	r3, #3
 800320a:	e000      	b.n	800320e <NVIC_EncodePriority+0x32>
 800320c:	2300      	movs	r3, #0
 800320e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003210:	f04f 32ff 	mov.w	r2, #4294967295
 8003214:	69bb      	ldr	r3, [r7, #24]
 8003216:	fa02 f303 	lsl.w	r3, r2, r3
 800321a:	43da      	mvns	r2, r3
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	401a      	ands	r2, r3
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003224:	f04f 31ff 	mov.w	r1, #4294967295
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	fa01 f303 	lsl.w	r3, r1, r3
 800322e:	43d9      	mvns	r1, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003234:	4313      	orrs	r3, r2
         );
}
 8003236:	4618      	mov	r0, r3
 8003238:	3724      	adds	r7, #36	; 0x24
 800323a:	46bd      	mov	sp, r7
 800323c:	bc80      	pop	{r7}
 800323e:	4770      	bx	lr

08003240 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003248:	6878      	ldr	r0, [r7, #4]
 800324a:	f7ff ff4f 	bl	80030ec <__NVIC_SetPriorityGrouping>
}
 800324e:	bf00      	nop
 8003250:	3708      	adds	r7, #8
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003256:	b580      	push	{r7, lr}
 8003258:	b086      	sub	sp, #24
 800325a:	af00      	add	r7, sp, #0
 800325c:	4603      	mov	r3, r0
 800325e:	60b9      	str	r1, [r7, #8]
 8003260:	607a      	str	r2, [r7, #4]
 8003262:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003264:	2300      	movs	r3, #0
 8003266:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003268:	f7ff ff64 	bl	8003134 <__NVIC_GetPriorityGrouping>
 800326c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	68b9      	ldr	r1, [r7, #8]
 8003272:	6978      	ldr	r0, [r7, #20]
 8003274:	f7ff ffb2 	bl	80031dc <NVIC_EncodePriority>
 8003278:	4602      	mov	r2, r0
 800327a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800327e:	4611      	mov	r1, r2
 8003280:	4618      	mov	r0, r3
 8003282:	f7ff ff81 	bl	8003188 <__NVIC_SetPriority>
}
 8003286:	bf00      	nop
 8003288:	3718      	adds	r7, #24
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}

0800328e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800328e:	b580      	push	{r7, lr}
 8003290:	b082      	sub	sp, #8
 8003292:	af00      	add	r7, sp, #0
 8003294:	4603      	mov	r3, r0
 8003296:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003298:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800329c:	4618      	mov	r0, r3
 800329e:	f7ff ff57 	bl	8003150 <__NVIC_EnableIRQ>
}
 80032a2:	bf00      	nop
 80032a4:	3708      	adds	r7, #8
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
	...

080032ac <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b085      	sub	sp, #20
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80032b4:	2300      	movs	r3, #0
 80032b6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d101      	bne.n	80032c2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e043      	b.n	800334a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	461a      	mov	r2, r3
 80032c8:	4b22      	ldr	r3, [pc, #136]	; (8003354 <HAL_DMA_Init+0xa8>)
 80032ca:	4413      	add	r3, r2
 80032cc:	4a22      	ldr	r2, [pc, #136]	; (8003358 <HAL_DMA_Init+0xac>)
 80032ce:	fba2 2303 	umull	r2, r3, r2, r3
 80032d2:	091b      	lsrs	r3, r3, #4
 80032d4:	009a      	lsls	r2, r3, #2
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a1f      	ldr	r2, [pc, #124]	; (800335c <HAL_DMA_Init+0xb0>)
 80032de:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2202      	movs	r2, #2
 80032e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80032f6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80032fa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003304:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003310:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	695b      	ldr	r3, [r3, #20]
 8003316:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800331c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	69db      	ldr	r3, [r3, #28]
 8003322:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003324:	68fa      	ldr	r2, [r7, #12]
 8003326:	4313      	orrs	r3, r2
 8003328:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68fa      	ldr	r2, [r7, #12]
 8003330:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003348:	2300      	movs	r3, #0
}
 800334a:	4618      	mov	r0, r3
 800334c:	3714      	adds	r7, #20
 800334e:	46bd      	mov	sp, r7
 8003350:	bc80      	pop	{r7}
 8003352:	4770      	bx	lr
 8003354:	bffdfff8 	.word	0xbffdfff8
 8003358:	cccccccd 	.word	0xcccccccd
 800335c:	40020000 	.word	0x40020000

08003360 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003360:	b480      	push	{r7}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003368:	2300      	movs	r3, #0
 800336a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003372:	2b02      	cmp	r3, #2
 8003374:	d008      	beq.n	8003388 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2204      	movs	r2, #4
 800337a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e020      	b.n	80033ca <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f022 020e 	bic.w	r2, r2, #14
 8003396:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f022 0201 	bic.w	r2, r2, #1
 80033a6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033b0:	2101      	movs	r1, #1
 80033b2:	fa01 f202 	lsl.w	r2, r1, r2
 80033b6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80033c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3714      	adds	r7, #20
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bc80      	pop	{r7}
 80033d2:	4770      	bx	lr

080033d4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033dc:	2300      	movs	r3, #0
 80033de:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d005      	beq.n	80033f6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2204      	movs	r2, #4
 80033ee:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	73fb      	strb	r3, [r7, #15]
 80033f4:	e051      	b.n	800349a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f022 020e 	bic.w	r2, r2, #14
 8003404:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f022 0201 	bic.w	r2, r2, #1
 8003414:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a22      	ldr	r2, [pc, #136]	; (80034a4 <HAL_DMA_Abort_IT+0xd0>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d029      	beq.n	8003474 <HAL_DMA_Abort_IT+0xa0>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a20      	ldr	r2, [pc, #128]	; (80034a8 <HAL_DMA_Abort_IT+0xd4>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d022      	beq.n	8003470 <HAL_DMA_Abort_IT+0x9c>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a1f      	ldr	r2, [pc, #124]	; (80034ac <HAL_DMA_Abort_IT+0xd8>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d01a      	beq.n	800346a <HAL_DMA_Abort_IT+0x96>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a1d      	ldr	r2, [pc, #116]	; (80034b0 <HAL_DMA_Abort_IT+0xdc>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d012      	beq.n	8003464 <HAL_DMA_Abort_IT+0x90>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a1c      	ldr	r2, [pc, #112]	; (80034b4 <HAL_DMA_Abort_IT+0xe0>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d00a      	beq.n	800345e <HAL_DMA_Abort_IT+0x8a>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a1a      	ldr	r2, [pc, #104]	; (80034b8 <HAL_DMA_Abort_IT+0xe4>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d102      	bne.n	8003458 <HAL_DMA_Abort_IT+0x84>
 8003452:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003456:	e00e      	b.n	8003476 <HAL_DMA_Abort_IT+0xa2>
 8003458:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800345c:	e00b      	b.n	8003476 <HAL_DMA_Abort_IT+0xa2>
 800345e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003462:	e008      	b.n	8003476 <HAL_DMA_Abort_IT+0xa2>
 8003464:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003468:	e005      	b.n	8003476 <HAL_DMA_Abort_IT+0xa2>
 800346a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800346e:	e002      	b.n	8003476 <HAL_DMA_Abort_IT+0xa2>
 8003470:	2310      	movs	r3, #16
 8003472:	e000      	b.n	8003476 <HAL_DMA_Abort_IT+0xa2>
 8003474:	2301      	movs	r3, #1
 8003476:	4a11      	ldr	r2, [pc, #68]	; (80034bc <HAL_DMA_Abort_IT+0xe8>)
 8003478:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2201      	movs	r2, #1
 800347e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2200      	movs	r2, #0
 8003486:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800348e:	2b00      	cmp	r3, #0
 8003490:	d003      	beq.n	800349a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	4798      	blx	r3
    } 
  }
  return status;
 800349a:	7bfb      	ldrb	r3, [r7, #15]
}
 800349c:	4618      	mov	r0, r3
 800349e:	3710      	adds	r7, #16
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	40020008 	.word	0x40020008
 80034a8:	4002001c 	.word	0x4002001c
 80034ac:	40020030 	.word	0x40020030
 80034b0:	40020044 	.word	0x40020044
 80034b4:	40020058 	.word	0x40020058
 80034b8:	4002006c 	.word	0x4002006c
 80034bc:	40020000 	.word	0x40020000

080034c0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b084      	sub	sp, #16
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034dc:	2204      	movs	r2, #4
 80034de:	409a      	lsls	r2, r3
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	4013      	ands	r3, r2
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d04f      	beq.n	8003588 <HAL_DMA_IRQHandler+0xc8>
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	f003 0304 	and.w	r3, r3, #4
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d04a      	beq.n	8003588 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0320 	and.w	r3, r3, #32
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d107      	bne.n	8003510 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f022 0204 	bic.w	r2, r2, #4
 800350e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a66      	ldr	r2, [pc, #408]	; (80036b0 <HAL_DMA_IRQHandler+0x1f0>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d029      	beq.n	800356e <HAL_DMA_IRQHandler+0xae>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a65      	ldr	r2, [pc, #404]	; (80036b4 <HAL_DMA_IRQHandler+0x1f4>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d022      	beq.n	800356a <HAL_DMA_IRQHandler+0xaa>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a63      	ldr	r2, [pc, #396]	; (80036b8 <HAL_DMA_IRQHandler+0x1f8>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d01a      	beq.n	8003564 <HAL_DMA_IRQHandler+0xa4>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a62      	ldr	r2, [pc, #392]	; (80036bc <HAL_DMA_IRQHandler+0x1fc>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d012      	beq.n	800355e <HAL_DMA_IRQHandler+0x9e>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a60      	ldr	r2, [pc, #384]	; (80036c0 <HAL_DMA_IRQHandler+0x200>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d00a      	beq.n	8003558 <HAL_DMA_IRQHandler+0x98>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a5f      	ldr	r2, [pc, #380]	; (80036c4 <HAL_DMA_IRQHandler+0x204>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d102      	bne.n	8003552 <HAL_DMA_IRQHandler+0x92>
 800354c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003550:	e00e      	b.n	8003570 <HAL_DMA_IRQHandler+0xb0>
 8003552:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003556:	e00b      	b.n	8003570 <HAL_DMA_IRQHandler+0xb0>
 8003558:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800355c:	e008      	b.n	8003570 <HAL_DMA_IRQHandler+0xb0>
 800355e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003562:	e005      	b.n	8003570 <HAL_DMA_IRQHandler+0xb0>
 8003564:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003568:	e002      	b.n	8003570 <HAL_DMA_IRQHandler+0xb0>
 800356a:	2340      	movs	r3, #64	; 0x40
 800356c:	e000      	b.n	8003570 <HAL_DMA_IRQHandler+0xb0>
 800356e:	2304      	movs	r3, #4
 8003570:	4a55      	ldr	r2, [pc, #340]	; (80036c8 <HAL_DMA_IRQHandler+0x208>)
 8003572:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003578:	2b00      	cmp	r3, #0
 800357a:	f000 8094 	beq.w	80036a6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003586:	e08e      	b.n	80036a6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358c:	2202      	movs	r2, #2
 800358e:	409a      	lsls	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	4013      	ands	r3, r2
 8003594:	2b00      	cmp	r3, #0
 8003596:	d056      	beq.n	8003646 <HAL_DMA_IRQHandler+0x186>
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	f003 0302 	and.w	r3, r3, #2
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d051      	beq.n	8003646 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0320 	and.w	r3, r3, #32
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d10b      	bne.n	80035c8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f022 020a 	bic.w	r2, r2, #10
 80035be:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a38      	ldr	r2, [pc, #224]	; (80036b0 <HAL_DMA_IRQHandler+0x1f0>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d029      	beq.n	8003626 <HAL_DMA_IRQHandler+0x166>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a37      	ldr	r2, [pc, #220]	; (80036b4 <HAL_DMA_IRQHandler+0x1f4>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d022      	beq.n	8003622 <HAL_DMA_IRQHandler+0x162>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a35      	ldr	r2, [pc, #212]	; (80036b8 <HAL_DMA_IRQHandler+0x1f8>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d01a      	beq.n	800361c <HAL_DMA_IRQHandler+0x15c>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a34      	ldr	r2, [pc, #208]	; (80036bc <HAL_DMA_IRQHandler+0x1fc>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d012      	beq.n	8003616 <HAL_DMA_IRQHandler+0x156>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a32      	ldr	r2, [pc, #200]	; (80036c0 <HAL_DMA_IRQHandler+0x200>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d00a      	beq.n	8003610 <HAL_DMA_IRQHandler+0x150>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a31      	ldr	r2, [pc, #196]	; (80036c4 <HAL_DMA_IRQHandler+0x204>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d102      	bne.n	800360a <HAL_DMA_IRQHandler+0x14a>
 8003604:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003608:	e00e      	b.n	8003628 <HAL_DMA_IRQHandler+0x168>
 800360a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800360e:	e00b      	b.n	8003628 <HAL_DMA_IRQHandler+0x168>
 8003610:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003614:	e008      	b.n	8003628 <HAL_DMA_IRQHandler+0x168>
 8003616:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800361a:	e005      	b.n	8003628 <HAL_DMA_IRQHandler+0x168>
 800361c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003620:	e002      	b.n	8003628 <HAL_DMA_IRQHandler+0x168>
 8003622:	2320      	movs	r3, #32
 8003624:	e000      	b.n	8003628 <HAL_DMA_IRQHandler+0x168>
 8003626:	2302      	movs	r3, #2
 8003628:	4a27      	ldr	r2, [pc, #156]	; (80036c8 <HAL_DMA_IRQHandler+0x208>)
 800362a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003638:	2b00      	cmp	r3, #0
 800363a:	d034      	beq.n	80036a6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003644:	e02f      	b.n	80036a6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364a:	2208      	movs	r2, #8
 800364c:	409a      	lsls	r2, r3
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	4013      	ands	r3, r2
 8003652:	2b00      	cmp	r3, #0
 8003654:	d028      	beq.n	80036a8 <HAL_DMA_IRQHandler+0x1e8>
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	f003 0308 	and.w	r3, r3, #8
 800365c:	2b00      	cmp	r3, #0
 800365e:	d023      	beq.n	80036a8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f022 020e 	bic.w	r2, r2, #14
 800366e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003678:	2101      	movs	r1, #1
 800367a:	fa01 f202 	lsl.w	r2, r1, r2
 800367e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2201      	movs	r2, #1
 8003684:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2201      	movs	r2, #1
 800368a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800369a:	2b00      	cmp	r3, #0
 800369c:	d004      	beq.n	80036a8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	4798      	blx	r3
    }
  }
  return;
 80036a6:	bf00      	nop
 80036a8:	bf00      	nop
}
 80036aa:	3710      	adds	r7, #16
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	40020008 	.word	0x40020008
 80036b4:	4002001c 	.word	0x4002001c
 80036b8:	40020030 	.word	0x40020030
 80036bc:	40020044 	.word	0x40020044
 80036c0:	40020058 	.word	0x40020058
 80036c4:	4002006c 	.word	0x4002006c
 80036c8:	40020000 	.word	0x40020000

080036cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b08b      	sub	sp, #44	; 0x2c
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80036d6:	2300      	movs	r3, #0
 80036d8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80036da:	2300      	movs	r3, #0
 80036dc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036de:	e169      	b.n	80039b4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80036e0:	2201      	movs	r2, #1
 80036e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e4:	fa02 f303 	lsl.w	r3, r2, r3
 80036e8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	69fa      	ldr	r2, [r7, #28]
 80036f0:	4013      	ands	r3, r2
 80036f2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80036f4:	69ba      	ldr	r2, [r7, #24]
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	429a      	cmp	r2, r3
 80036fa:	f040 8158 	bne.w	80039ae <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	4a9a      	ldr	r2, [pc, #616]	; (800396c <HAL_GPIO_Init+0x2a0>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d05e      	beq.n	80037c6 <HAL_GPIO_Init+0xfa>
 8003708:	4a98      	ldr	r2, [pc, #608]	; (800396c <HAL_GPIO_Init+0x2a0>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d875      	bhi.n	80037fa <HAL_GPIO_Init+0x12e>
 800370e:	4a98      	ldr	r2, [pc, #608]	; (8003970 <HAL_GPIO_Init+0x2a4>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d058      	beq.n	80037c6 <HAL_GPIO_Init+0xfa>
 8003714:	4a96      	ldr	r2, [pc, #600]	; (8003970 <HAL_GPIO_Init+0x2a4>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d86f      	bhi.n	80037fa <HAL_GPIO_Init+0x12e>
 800371a:	4a96      	ldr	r2, [pc, #600]	; (8003974 <HAL_GPIO_Init+0x2a8>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d052      	beq.n	80037c6 <HAL_GPIO_Init+0xfa>
 8003720:	4a94      	ldr	r2, [pc, #592]	; (8003974 <HAL_GPIO_Init+0x2a8>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d869      	bhi.n	80037fa <HAL_GPIO_Init+0x12e>
 8003726:	4a94      	ldr	r2, [pc, #592]	; (8003978 <HAL_GPIO_Init+0x2ac>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d04c      	beq.n	80037c6 <HAL_GPIO_Init+0xfa>
 800372c:	4a92      	ldr	r2, [pc, #584]	; (8003978 <HAL_GPIO_Init+0x2ac>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d863      	bhi.n	80037fa <HAL_GPIO_Init+0x12e>
 8003732:	4a92      	ldr	r2, [pc, #584]	; (800397c <HAL_GPIO_Init+0x2b0>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d046      	beq.n	80037c6 <HAL_GPIO_Init+0xfa>
 8003738:	4a90      	ldr	r2, [pc, #576]	; (800397c <HAL_GPIO_Init+0x2b0>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d85d      	bhi.n	80037fa <HAL_GPIO_Init+0x12e>
 800373e:	2b12      	cmp	r3, #18
 8003740:	d82a      	bhi.n	8003798 <HAL_GPIO_Init+0xcc>
 8003742:	2b12      	cmp	r3, #18
 8003744:	d859      	bhi.n	80037fa <HAL_GPIO_Init+0x12e>
 8003746:	a201      	add	r2, pc, #4	; (adr r2, 800374c <HAL_GPIO_Init+0x80>)
 8003748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800374c:	080037c7 	.word	0x080037c7
 8003750:	080037a1 	.word	0x080037a1
 8003754:	080037b3 	.word	0x080037b3
 8003758:	080037f5 	.word	0x080037f5
 800375c:	080037fb 	.word	0x080037fb
 8003760:	080037fb 	.word	0x080037fb
 8003764:	080037fb 	.word	0x080037fb
 8003768:	080037fb 	.word	0x080037fb
 800376c:	080037fb 	.word	0x080037fb
 8003770:	080037fb 	.word	0x080037fb
 8003774:	080037fb 	.word	0x080037fb
 8003778:	080037fb 	.word	0x080037fb
 800377c:	080037fb 	.word	0x080037fb
 8003780:	080037fb 	.word	0x080037fb
 8003784:	080037fb 	.word	0x080037fb
 8003788:	080037fb 	.word	0x080037fb
 800378c:	080037fb 	.word	0x080037fb
 8003790:	080037a9 	.word	0x080037a9
 8003794:	080037bd 	.word	0x080037bd
 8003798:	4a79      	ldr	r2, [pc, #484]	; (8003980 <HAL_GPIO_Init+0x2b4>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d013      	beq.n	80037c6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800379e:	e02c      	b.n	80037fa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	623b      	str	r3, [r7, #32]
          break;
 80037a6:	e029      	b.n	80037fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	3304      	adds	r3, #4
 80037ae:	623b      	str	r3, [r7, #32]
          break;
 80037b0:	e024      	b.n	80037fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	3308      	adds	r3, #8
 80037b8:	623b      	str	r3, [r7, #32]
          break;
 80037ba:	e01f      	b.n	80037fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	68db      	ldr	r3, [r3, #12]
 80037c0:	330c      	adds	r3, #12
 80037c2:	623b      	str	r3, [r7, #32]
          break;
 80037c4:	e01a      	b.n	80037fc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d102      	bne.n	80037d4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80037ce:	2304      	movs	r3, #4
 80037d0:	623b      	str	r3, [r7, #32]
          break;
 80037d2:	e013      	b.n	80037fc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d105      	bne.n	80037e8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80037dc:	2308      	movs	r3, #8
 80037de:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	69fa      	ldr	r2, [r7, #28]
 80037e4:	611a      	str	r2, [r3, #16]
          break;
 80037e6:	e009      	b.n	80037fc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80037e8:	2308      	movs	r3, #8
 80037ea:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	69fa      	ldr	r2, [r7, #28]
 80037f0:	615a      	str	r2, [r3, #20]
          break;
 80037f2:	e003      	b.n	80037fc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80037f4:	2300      	movs	r3, #0
 80037f6:	623b      	str	r3, [r7, #32]
          break;
 80037f8:	e000      	b.n	80037fc <HAL_GPIO_Init+0x130>
          break;
 80037fa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	2bff      	cmp	r3, #255	; 0xff
 8003800:	d801      	bhi.n	8003806 <HAL_GPIO_Init+0x13a>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	e001      	b.n	800380a <HAL_GPIO_Init+0x13e>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	3304      	adds	r3, #4
 800380a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800380c:	69bb      	ldr	r3, [r7, #24]
 800380e:	2bff      	cmp	r3, #255	; 0xff
 8003810:	d802      	bhi.n	8003818 <HAL_GPIO_Init+0x14c>
 8003812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	e002      	b.n	800381e <HAL_GPIO_Init+0x152>
 8003818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800381a:	3b08      	subs	r3, #8
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	210f      	movs	r1, #15
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	fa01 f303 	lsl.w	r3, r1, r3
 800382c:	43db      	mvns	r3, r3
 800382e:	401a      	ands	r2, r3
 8003830:	6a39      	ldr	r1, [r7, #32]
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	fa01 f303 	lsl.w	r3, r1, r3
 8003838:	431a      	orrs	r2, r3
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003846:	2b00      	cmp	r3, #0
 8003848:	f000 80b1 	beq.w	80039ae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800384c:	4b4d      	ldr	r3, [pc, #308]	; (8003984 <HAL_GPIO_Init+0x2b8>)
 800384e:	699b      	ldr	r3, [r3, #24]
 8003850:	4a4c      	ldr	r2, [pc, #304]	; (8003984 <HAL_GPIO_Init+0x2b8>)
 8003852:	f043 0301 	orr.w	r3, r3, #1
 8003856:	6193      	str	r3, [r2, #24]
 8003858:	4b4a      	ldr	r3, [pc, #296]	; (8003984 <HAL_GPIO_Init+0x2b8>)
 800385a:	699b      	ldr	r3, [r3, #24]
 800385c:	f003 0301 	and.w	r3, r3, #1
 8003860:	60bb      	str	r3, [r7, #8]
 8003862:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003864:	4a48      	ldr	r2, [pc, #288]	; (8003988 <HAL_GPIO_Init+0x2bc>)
 8003866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003868:	089b      	lsrs	r3, r3, #2
 800386a:	3302      	adds	r3, #2
 800386c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003870:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003874:	f003 0303 	and.w	r3, r3, #3
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	220f      	movs	r2, #15
 800387c:	fa02 f303 	lsl.w	r3, r2, r3
 8003880:	43db      	mvns	r3, r3
 8003882:	68fa      	ldr	r2, [r7, #12]
 8003884:	4013      	ands	r3, r2
 8003886:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	4a40      	ldr	r2, [pc, #256]	; (800398c <HAL_GPIO_Init+0x2c0>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d013      	beq.n	80038b8 <HAL_GPIO_Init+0x1ec>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	4a3f      	ldr	r2, [pc, #252]	; (8003990 <HAL_GPIO_Init+0x2c4>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d00d      	beq.n	80038b4 <HAL_GPIO_Init+0x1e8>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	4a3e      	ldr	r2, [pc, #248]	; (8003994 <HAL_GPIO_Init+0x2c8>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d007      	beq.n	80038b0 <HAL_GPIO_Init+0x1e4>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	4a3d      	ldr	r2, [pc, #244]	; (8003998 <HAL_GPIO_Init+0x2cc>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d101      	bne.n	80038ac <HAL_GPIO_Init+0x1e0>
 80038a8:	2303      	movs	r3, #3
 80038aa:	e006      	b.n	80038ba <HAL_GPIO_Init+0x1ee>
 80038ac:	2304      	movs	r3, #4
 80038ae:	e004      	b.n	80038ba <HAL_GPIO_Init+0x1ee>
 80038b0:	2302      	movs	r3, #2
 80038b2:	e002      	b.n	80038ba <HAL_GPIO_Init+0x1ee>
 80038b4:	2301      	movs	r3, #1
 80038b6:	e000      	b.n	80038ba <HAL_GPIO_Init+0x1ee>
 80038b8:	2300      	movs	r3, #0
 80038ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038bc:	f002 0203 	and.w	r2, r2, #3
 80038c0:	0092      	lsls	r2, r2, #2
 80038c2:	4093      	lsls	r3, r2
 80038c4:	68fa      	ldr	r2, [r7, #12]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80038ca:	492f      	ldr	r1, [pc, #188]	; (8003988 <HAL_GPIO_Init+0x2bc>)
 80038cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ce:	089b      	lsrs	r3, r3, #2
 80038d0:	3302      	adds	r3, #2
 80038d2:	68fa      	ldr	r2, [r7, #12]
 80038d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d006      	beq.n	80038f2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80038e4:	4b2d      	ldr	r3, [pc, #180]	; (800399c <HAL_GPIO_Init+0x2d0>)
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	492c      	ldr	r1, [pc, #176]	; (800399c <HAL_GPIO_Init+0x2d0>)
 80038ea:	69bb      	ldr	r3, [r7, #24]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	600b      	str	r3, [r1, #0]
 80038f0:	e006      	b.n	8003900 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80038f2:	4b2a      	ldr	r3, [pc, #168]	; (800399c <HAL_GPIO_Init+0x2d0>)
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	69bb      	ldr	r3, [r7, #24]
 80038f8:	43db      	mvns	r3, r3
 80038fa:	4928      	ldr	r1, [pc, #160]	; (800399c <HAL_GPIO_Init+0x2d0>)
 80038fc:	4013      	ands	r3, r2
 80038fe:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d006      	beq.n	800391a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800390c:	4b23      	ldr	r3, [pc, #140]	; (800399c <HAL_GPIO_Init+0x2d0>)
 800390e:	685a      	ldr	r2, [r3, #4]
 8003910:	4922      	ldr	r1, [pc, #136]	; (800399c <HAL_GPIO_Init+0x2d0>)
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	4313      	orrs	r3, r2
 8003916:	604b      	str	r3, [r1, #4]
 8003918:	e006      	b.n	8003928 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800391a:	4b20      	ldr	r3, [pc, #128]	; (800399c <HAL_GPIO_Init+0x2d0>)
 800391c:	685a      	ldr	r2, [r3, #4]
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	43db      	mvns	r3, r3
 8003922:	491e      	ldr	r1, [pc, #120]	; (800399c <HAL_GPIO_Init+0x2d0>)
 8003924:	4013      	ands	r3, r2
 8003926:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003930:	2b00      	cmp	r3, #0
 8003932:	d006      	beq.n	8003942 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003934:	4b19      	ldr	r3, [pc, #100]	; (800399c <HAL_GPIO_Init+0x2d0>)
 8003936:	689a      	ldr	r2, [r3, #8]
 8003938:	4918      	ldr	r1, [pc, #96]	; (800399c <HAL_GPIO_Init+0x2d0>)
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	4313      	orrs	r3, r2
 800393e:	608b      	str	r3, [r1, #8]
 8003940:	e006      	b.n	8003950 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003942:	4b16      	ldr	r3, [pc, #88]	; (800399c <HAL_GPIO_Init+0x2d0>)
 8003944:	689a      	ldr	r2, [r3, #8]
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	43db      	mvns	r3, r3
 800394a:	4914      	ldr	r1, [pc, #80]	; (800399c <HAL_GPIO_Init+0x2d0>)
 800394c:	4013      	ands	r3, r2
 800394e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003958:	2b00      	cmp	r3, #0
 800395a:	d021      	beq.n	80039a0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800395c:	4b0f      	ldr	r3, [pc, #60]	; (800399c <HAL_GPIO_Init+0x2d0>)
 800395e:	68da      	ldr	r2, [r3, #12]
 8003960:	490e      	ldr	r1, [pc, #56]	; (800399c <HAL_GPIO_Init+0x2d0>)
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	4313      	orrs	r3, r2
 8003966:	60cb      	str	r3, [r1, #12]
 8003968:	e021      	b.n	80039ae <HAL_GPIO_Init+0x2e2>
 800396a:	bf00      	nop
 800396c:	10320000 	.word	0x10320000
 8003970:	10310000 	.word	0x10310000
 8003974:	10220000 	.word	0x10220000
 8003978:	10210000 	.word	0x10210000
 800397c:	10120000 	.word	0x10120000
 8003980:	10110000 	.word	0x10110000
 8003984:	40021000 	.word	0x40021000
 8003988:	40010000 	.word	0x40010000
 800398c:	40010800 	.word	0x40010800
 8003990:	40010c00 	.word	0x40010c00
 8003994:	40011000 	.word	0x40011000
 8003998:	40011400 	.word	0x40011400
 800399c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80039a0:	4b0b      	ldr	r3, [pc, #44]	; (80039d0 <HAL_GPIO_Init+0x304>)
 80039a2:	68da      	ldr	r2, [r3, #12]
 80039a4:	69bb      	ldr	r3, [r7, #24]
 80039a6:	43db      	mvns	r3, r3
 80039a8:	4909      	ldr	r1, [pc, #36]	; (80039d0 <HAL_GPIO_Init+0x304>)
 80039aa:	4013      	ands	r3, r2
 80039ac:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80039ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b0:	3301      	adds	r3, #1
 80039b2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ba:	fa22 f303 	lsr.w	r3, r2, r3
 80039be:	2b00      	cmp	r3, #0
 80039c0:	f47f ae8e 	bne.w	80036e0 <HAL_GPIO_Init+0x14>
  }
}
 80039c4:	bf00      	nop
 80039c6:	bf00      	nop
 80039c8:	372c      	adds	r7, #44	; 0x2c
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bc80      	pop	{r7}
 80039ce:	4770      	bx	lr
 80039d0:	40010400 	.word	0x40010400

080039d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b083      	sub	sp, #12
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	460b      	mov	r3, r1
 80039de:	807b      	strh	r3, [r7, #2]
 80039e0:	4613      	mov	r3, r2
 80039e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80039e4:	787b      	ldrb	r3, [r7, #1]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d003      	beq.n	80039f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039ea:	887a      	ldrh	r2, [r7, #2]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80039f0:	e003      	b.n	80039fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80039f2:	887b      	ldrh	r3, [r7, #2]
 80039f4:	041a      	lsls	r2, r3, #16
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	611a      	str	r2, [r3, #16]
}
 80039fa:	bf00      	nop
 80039fc:	370c      	adds	r7, #12
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bc80      	pop	{r7}
 8003a02:	4770      	bx	lr

08003a04 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b085      	sub	sp, #20
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003a16:	887a      	ldrh	r2, [r7, #2]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	041a      	lsls	r2, r3, #16
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	43d9      	mvns	r1, r3
 8003a22:	887b      	ldrh	r3, [r7, #2]
 8003a24:	400b      	ands	r3, r1
 8003a26:	431a      	orrs	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	611a      	str	r2, [r3, #16]
}
 8003a2c:	bf00      	nop
 8003a2e:	3714      	adds	r7, #20
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bc80      	pop	{r7}
 8003a34:	4770      	bx	lr
	...

08003a38 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	4603      	mov	r3, r0
 8003a40:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003a42:	4b08      	ldr	r3, [pc, #32]	; (8003a64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a44:	695a      	ldr	r2, [r3, #20]
 8003a46:	88fb      	ldrh	r3, [r7, #6]
 8003a48:	4013      	ands	r3, r2
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d006      	beq.n	8003a5c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a4e:	4a05      	ldr	r2, [pc, #20]	; (8003a64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a50:	88fb      	ldrh	r3, [r7, #6]
 8003a52:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a54:	88fb      	ldrh	r3, [r7, #6]
 8003a56:	4618      	mov	r0, r3
 8003a58:	f000 f806 	bl	8003a68 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a5c:	bf00      	nop
 8003a5e:	3708      	adds	r7, #8
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	40010400 	.word	0x40010400

08003a68 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	4603      	mov	r3, r0
 8003a70:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003a72:	bf00      	nop
 8003a74:	370c      	adds	r7, #12
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bc80      	pop	{r7}
 8003a7a:	4770      	bx	lr

08003a7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b086      	sub	sp, #24
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d101      	bne.n	8003a8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e272      	b.n	8003f74 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 0301 	and.w	r3, r3, #1
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	f000 8087 	beq.w	8003baa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a9c:	4b92      	ldr	r3, [pc, #584]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f003 030c 	and.w	r3, r3, #12
 8003aa4:	2b04      	cmp	r3, #4
 8003aa6:	d00c      	beq.n	8003ac2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003aa8:	4b8f      	ldr	r3, [pc, #572]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	f003 030c 	and.w	r3, r3, #12
 8003ab0:	2b08      	cmp	r3, #8
 8003ab2:	d112      	bne.n	8003ada <HAL_RCC_OscConfig+0x5e>
 8003ab4:	4b8c      	ldr	r3, [pc, #560]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003abc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ac0:	d10b      	bne.n	8003ada <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ac2:	4b89      	ldr	r3, [pc, #548]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d06c      	beq.n	8003ba8 <HAL_RCC_OscConfig+0x12c>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d168      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e24c      	b.n	8003f74 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ae2:	d106      	bne.n	8003af2 <HAL_RCC_OscConfig+0x76>
 8003ae4:	4b80      	ldr	r3, [pc, #512]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a7f      	ldr	r2, [pc, #508]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003aea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003aee:	6013      	str	r3, [r2, #0]
 8003af0:	e02e      	b.n	8003b50 <HAL_RCC_OscConfig+0xd4>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d10c      	bne.n	8003b14 <HAL_RCC_OscConfig+0x98>
 8003afa:	4b7b      	ldr	r3, [pc, #492]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a7a      	ldr	r2, [pc, #488]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003b00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b04:	6013      	str	r3, [r2, #0]
 8003b06:	4b78      	ldr	r3, [pc, #480]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a77      	ldr	r2, [pc, #476]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003b0c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b10:	6013      	str	r3, [r2, #0]
 8003b12:	e01d      	b.n	8003b50 <HAL_RCC_OscConfig+0xd4>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b1c:	d10c      	bne.n	8003b38 <HAL_RCC_OscConfig+0xbc>
 8003b1e:	4b72      	ldr	r3, [pc, #456]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a71      	ldr	r2, [pc, #452]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003b24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b28:	6013      	str	r3, [r2, #0]
 8003b2a:	4b6f      	ldr	r3, [pc, #444]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a6e      	ldr	r2, [pc, #440]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003b30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b34:	6013      	str	r3, [r2, #0]
 8003b36:	e00b      	b.n	8003b50 <HAL_RCC_OscConfig+0xd4>
 8003b38:	4b6b      	ldr	r3, [pc, #428]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a6a      	ldr	r2, [pc, #424]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003b3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b42:	6013      	str	r3, [r2, #0]
 8003b44:	4b68      	ldr	r3, [pc, #416]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a67      	ldr	r2, [pc, #412]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003b4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b4e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d013      	beq.n	8003b80 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b58:	f7fe fc82 	bl	8002460 <HAL_GetTick>
 8003b5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b5e:	e008      	b.n	8003b72 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b60:	f7fe fc7e 	bl	8002460 <HAL_GetTick>
 8003b64:	4602      	mov	r2, r0
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	1ad3      	subs	r3, r2, r3
 8003b6a:	2b64      	cmp	r3, #100	; 0x64
 8003b6c:	d901      	bls.n	8003b72 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e200      	b.n	8003f74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b72:	4b5d      	ldr	r3, [pc, #372]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d0f0      	beq.n	8003b60 <HAL_RCC_OscConfig+0xe4>
 8003b7e:	e014      	b.n	8003baa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b80:	f7fe fc6e 	bl	8002460 <HAL_GetTick>
 8003b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b86:	e008      	b.n	8003b9a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b88:	f7fe fc6a 	bl	8002460 <HAL_GetTick>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	2b64      	cmp	r3, #100	; 0x64
 8003b94:	d901      	bls.n	8003b9a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003b96:	2303      	movs	r3, #3
 8003b98:	e1ec      	b.n	8003f74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b9a:	4b53      	ldr	r3, [pc, #332]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1f0      	bne.n	8003b88 <HAL_RCC_OscConfig+0x10c>
 8003ba6:	e000      	b.n	8003baa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ba8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 0302 	and.w	r3, r3, #2
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d063      	beq.n	8003c7e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003bb6:	4b4c      	ldr	r3, [pc, #304]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f003 030c 	and.w	r3, r3, #12
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00b      	beq.n	8003bda <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003bc2:	4b49      	ldr	r3, [pc, #292]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	f003 030c 	and.w	r3, r3, #12
 8003bca:	2b08      	cmp	r3, #8
 8003bcc:	d11c      	bne.n	8003c08 <HAL_RCC_OscConfig+0x18c>
 8003bce:	4b46      	ldr	r3, [pc, #280]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d116      	bne.n	8003c08 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bda:	4b43      	ldr	r3, [pc, #268]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d005      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x176>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	691b      	ldr	r3, [r3, #16]
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d001      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e1c0      	b.n	8003f74 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bf2:	4b3d      	ldr	r3, [pc, #244]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	695b      	ldr	r3, [r3, #20]
 8003bfe:	00db      	lsls	r3, r3, #3
 8003c00:	4939      	ldr	r1, [pc, #228]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003c02:	4313      	orrs	r3, r2
 8003c04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c06:	e03a      	b.n	8003c7e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	691b      	ldr	r3, [r3, #16]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d020      	beq.n	8003c52 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c10:	4b36      	ldr	r3, [pc, #216]	; (8003cec <HAL_RCC_OscConfig+0x270>)
 8003c12:	2201      	movs	r2, #1
 8003c14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c16:	f7fe fc23 	bl	8002460 <HAL_GetTick>
 8003c1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c1c:	e008      	b.n	8003c30 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c1e:	f7fe fc1f 	bl	8002460 <HAL_GetTick>
 8003c22:	4602      	mov	r2, r0
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	1ad3      	subs	r3, r2, r3
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	d901      	bls.n	8003c30 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	e1a1      	b.n	8003f74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c30:	4b2d      	ldr	r3, [pc, #180]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 0302 	and.w	r3, r3, #2
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d0f0      	beq.n	8003c1e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c3c:	4b2a      	ldr	r3, [pc, #168]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	695b      	ldr	r3, [r3, #20]
 8003c48:	00db      	lsls	r3, r3, #3
 8003c4a:	4927      	ldr	r1, [pc, #156]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	600b      	str	r3, [r1, #0]
 8003c50:	e015      	b.n	8003c7e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c52:	4b26      	ldr	r3, [pc, #152]	; (8003cec <HAL_RCC_OscConfig+0x270>)
 8003c54:	2200      	movs	r2, #0
 8003c56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c58:	f7fe fc02 	bl	8002460 <HAL_GetTick>
 8003c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c5e:	e008      	b.n	8003c72 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c60:	f7fe fbfe 	bl	8002460 <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	2b02      	cmp	r3, #2
 8003c6c:	d901      	bls.n	8003c72 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e180      	b.n	8003f74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c72:	4b1d      	ldr	r3, [pc, #116]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d1f0      	bne.n	8003c60 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 0308 	and.w	r3, r3, #8
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d03a      	beq.n	8003d00 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	699b      	ldr	r3, [r3, #24]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d019      	beq.n	8003cc6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c92:	4b17      	ldr	r3, [pc, #92]	; (8003cf0 <HAL_RCC_OscConfig+0x274>)
 8003c94:	2201      	movs	r2, #1
 8003c96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c98:	f7fe fbe2 	bl	8002460 <HAL_GetTick>
 8003c9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c9e:	e008      	b.n	8003cb2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ca0:	f7fe fbde 	bl	8002460 <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d901      	bls.n	8003cb2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e160      	b.n	8003f74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cb2:	4b0d      	ldr	r3, [pc, #52]	; (8003ce8 <HAL_RCC_OscConfig+0x26c>)
 8003cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d0f0      	beq.n	8003ca0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003cbe:	2001      	movs	r0, #1
 8003cc0:	f000 fb08 	bl	80042d4 <RCC_Delay>
 8003cc4:	e01c      	b.n	8003d00 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cc6:	4b0a      	ldr	r3, [pc, #40]	; (8003cf0 <HAL_RCC_OscConfig+0x274>)
 8003cc8:	2200      	movs	r2, #0
 8003cca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ccc:	f7fe fbc8 	bl	8002460 <HAL_GetTick>
 8003cd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cd2:	e00f      	b.n	8003cf4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cd4:	f7fe fbc4 	bl	8002460 <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d908      	bls.n	8003cf4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e146      	b.n	8003f74 <HAL_RCC_OscConfig+0x4f8>
 8003ce6:	bf00      	nop
 8003ce8:	40021000 	.word	0x40021000
 8003cec:	42420000 	.word	0x42420000
 8003cf0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cf4:	4b92      	ldr	r3, [pc, #584]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf8:	f003 0302 	and.w	r3, r3, #2
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1e9      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0304 	and.w	r3, r3, #4
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	f000 80a6 	beq.w	8003e5a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d12:	4b8b      	ldr	r3, [pc, #556]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003d14:	69db      	ldr	r3, [r3, #28]
 8003d16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d10d      	bne.n	8003d3a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d1e:	4b88      	ldr	r3, [pc, #544]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003d20:	69db      	ldr	r3, [r3, #28]
 8003d22:	4a87      	ldr	r2, [pc, #540]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003d24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d28:	61d3      	str	r3, [r2, #28]
 8003d2a:	4b85      	ldr	r3, [pc, #532]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003d2c:	69db      	ldr	r3, [r3, #28]
 8003d2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d32:	60bb      	str	r3, [r7, #8]
 8003d34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d36:	2301      	movs	r3, #1
 8003d38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d3a:	4b82      	ldr	r3, [pc, #520]	; (8003f44 <HAL_RCC_OscConfig+0x4c8>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d118      	bne.n	8003d78 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d46:	4b7f      	ldr	r3, [pc, #508]	; (8003f44 <HAL_RCC_OscConfig+0x4c8>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a7e      	ldr	r2, [pc, #504]	; (8003f44 <HAL_RCC_OscConfig+0x4c8>)
 8003d4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d52:	f7fe fb85 	bl	8002460 <HAL_GetTick>
 8003d56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d58:	e008      	b.n	8003d6c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d5a:	f7fe fb81 	bl	8002460 <HAL_GetTick>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	2b64      	cmp	r3, #100	; 0x64
 8003d66:	d901      	bls.n	8003d6c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	e103      	b.n	8003f74 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d6c:	4b75      	ldr	r3, [pc, #468]	; (8003f44 <HAL_RCC_OscConfig+0x4c8>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d0f0      	beq.n	8003d5a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d106      	bne.n	8003d8e <HAL_RCC_OscConfig+0x312>
 8003d80:	4b6f      	ldr	r3, [pc, #444]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003d82:	6a1b      	ldr	r3, [r3, #32]
 8003d84:	4a6e      	ldr	r2, [pc, #440]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003d86:	f043 0301 	orr.w	r3, r3, #1
 8003d8a:	6213      	str	r3, [r2, #32]
 8003d8c:	e02d      	b.n	8003dea <HAL_RCC_OscConfig+0x36e>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	68db      	ldr	r3, [r3, #12]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d10c      	bne.n	8003db0 <HAL_RCC_OscConfig+0x334>
 8003d96:	4b6a      	ldr	r3, [pc, #424]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003d98:	6a1b      	ldr	r3, [r3, #32]
 8003d9a:	4a69      	ldr	r2, [pc, #420]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003d9c:	f023 0301 	bic.w	r3, r3, #1
 8003da0:	6213      	str	r3, [r2, #32]
 8003da2:	4b67      	ldr	r3, [pc, #412]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003da4:	6a1b      	ldr	r3, [r3, #32]
 8003da6:	4a66      	ldr	r2, [pc, #408]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003da8:	f023 0304 	bic.w	r3, r3, #4
 8003dac:	6213      	str	r3, [r2, #32]
 8003dae:	e01c      	b.n	8003dea <HAL_RCC_OscConfig+0x36e>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	2b05      	cmp	r3, #5
 8003db6:	d10c      	bne.n	8003dd2 <HAL_RCC_OscConfig+0x356>
 8003db8:	4b61      	ldr	r3, [pc, #388]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003dba:	6a1b      	ldr	r3, [r3, #32]
 8003dbc:	4a60      	ldr	r2, [pc, #384]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003dbe:	f043 0304 	orr.w	r3, r3, #4
 8003dc2:	6213      	str	r3, [r2, #32]
 8003dc4:	4b5e      	ldr	r3, [pc, #376]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003dc6:	6a1b      	ldr	r3, [r3, #32]
 8003dc8:	4a5d      	ldr	r2, [pc, #372]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003dca:	f043 0301 	orr.w	r3, r3, #1
 8003dce:	6213      	str	r3, [r2, #32]
 8003dd0:	e00b      	b.n	8003dea <HAL_RCC_OscConfig+0x36e>
 8003dd2:	4b5b      	ldr	r3, [pc, #364]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	4a5a      	ldr	r2, [pc, #360]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003dd8:	f023 0301 	bic.w	r3, r3, #1
 8003ddc:	6213      	str	r3, [r2, #32]
 8003dde:	4b58      	ldr	r3, [pc, #352]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003de0:	6a1b      	ldr	r3, [r3, #32]
 8003de2:	4a57      	ldr	r2, [pc, #348]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003de4:	f023 0304 	bic.w	r3, r3, #4
 8003de8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d015      	beq.n	8003e1e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003df2:	f7fe fb35 	bl	8002460 <HAL_GetTick>
 8003df6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003df8:	e00a      	b.n	8003e10 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dfa:	f7fe fb31 	bl	8002460 <HAL_GetTick>
 8003dfe:	4602      	mov	r2, r0
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	1ad3      	subs	r3, r2, r3
 8003e04:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d901      	bls.n	8003e10 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e0b1      	b.n	8003f74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e10:	4b4b      	ldr	r3, [pc, #300]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003e12:	6a1b      	ldr	r3, [r3, #32]
 8003e14:	f003 0302 	and.w	r3, r3, #2
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d0ee      	beq.n	8003dfa <HAL_RCC_OscConfig+0x37e>
 8003e1c:	e014      	b.n	8003e48 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e1e:	f7fe fb1f 	bl	8002460 <HAL_GetTick>
 8003e22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e24:	e00a      	b.n	8003e3c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e26:	f7fe fb1b 	bl	8002460 <HAL_GetTick>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	1ad3      	subs	r3, r2, r3
 8003e30:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d901      	bls.n	8003e3c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003e38:	2303      	movs	r3, #3
 8003e3a:	e09b      	b.n	8003f74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e3c:	4b40      	ldr	r3, [pc, #256]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003e3e:	6a1b      	ldr	r3, [r3, #32]
 8003e40:	f003 0302 	and.w	r3, r3, #2
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d1ee      	bne.n	8003e26 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003e48:	7dfb      	ldrb	r3, [r7, #23]
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d105      	bne.n	8003e5a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e4e:	4b3c      	ldr	r3, [pc, #240]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003e50:	69db      	ldr	r3, [r3, #28]
 8003e52:	4a3b      	ldr	r2, [pc, #236]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003e54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e58:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	69db      	ldr	r3, [r3, #28]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	f000 8087 	beq.w	8003f72 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e64:	4b36      	ldr	r3, [pc, #216]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f003 030c 	and.w	r3, r3, #12
 8003e6c:	2b08      	cmp	r3, #8
 8003e6e:	d061      	beq.n	8003f34 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	69db      	ldr	r3, [r3, #28]
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d146      	bne.n	8003f06 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e78:	4b33      	ldr	r3, [pc, #204]	; (8003f48 <HAL_RCC_OscConfig+0x4cc>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e7e:	f7fe faef 	bl	8002460 <HAL_GetTick>
 8003e82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e84:	e008      	b.n	8003e98 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e86:	f7fe faeb 	bl	8002460 <HAL_GetTick>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	1ad3      	subs	r3, r2, r3
 8003e90:	2b02      	cmp	r3, #2
 8003e92:	d901      	bls.n	8003e98 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003e94:	2303      	movs	r3, #3
 8003e96:	e06d      	b.n	8003f74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e98:	4b29      	ldr	r3, [pc, #164]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d1f0      	bne.n	8003e86 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6a1b      	ldr	r3, [r3, #32]
 8003ea8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003eac:	d108      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003eae:	4b24      	ldr	r3, [pc, #144]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	4921      	ldr	r1, [pc, #132]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ec0:	4b1f      	ldr	r3, [pc, #124]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a19      	ldr	r1, [r3, #32]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed0:	430b      	orrs	r3, r1
 8003ed2:	491b      	ldr	r1, [pc, #108]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ed8:	4b1b      	ldr	r3, [pc, #108]	; (8003f48 <HAL_RCC_OscConfig+0x4cc>)
 8003eda:	2201      	movs	r2, #1
 8003edc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ede:	f7fe fabf 	bl	8002460 <HAL_GetTick>
 8003ee2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ee4:	e008      	b.n	8003ef8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ee6:	f7fe fabb 	bl	8002460 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d901      	bls.n	8003ef8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e03d      	b.n	8003f74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ef8:	4b11      	ldr	r3, [pc, #68]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d0f0      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x46a>
 8003f04:	e035      	b.n	8003f72 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f06:	4b10      	ldr	r3, [pc, #64]	; (8003f48 <HAL_RCC_OscConfig+0x4cc>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f0c:	f7fe faa8 	bl	8002460 <HAL_GetTick>
 8003f10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f12:	e008      	b.n	8003f26 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f14:	f7fe faa4 	bl	8002460 <HAL_GetTick>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d901      	bls.n	8003f26 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	e026      	b.n	8003f74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f26:	4b06      	ldr	r3, [pc, #24]	; (8003f40 <HAL_RCC_OscConfig+0x4c4>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d1f0      	bne.n	8003f14 <HAL_RCC_OscConfig+0x498>
 8003f32:	e01e      	b.n	8003f72 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	69db      	ldr	r3, [r3, #28]
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d107      	bne.n	8003f4c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e019      	b.n	8003f74 <HAL_RCC_OscConfig+0x4f8>
 8003f40:	40021000 	.word	0x40021000
 8003f44:	40007000 	.word	0x40007000
 8003f48:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003f4c:	4b0b      	ldr	r3, [pc, #44]	; (8003f7c <HAL_RCC_OscConfig+0x500>)
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6a1b      	ldr	r3, [r3, #32]
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d106      	bne.n	8003f6e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d001      	beq.n	8003f72 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e000      	b.n	8003f74 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003f72:	2300      	movs	r3, #0
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3718      	adds	r7, #24
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	40021000 	.word	0x40021000

08003f80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d101      	bne.n	8003f94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e0d0      	b.n	8004136 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f94:	4b6a      	ldr	r3, [pc, #424]	; (8004140 <HAL_RCC_ClockConfig+0x1c0>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0307 	and.w	r3, r3, #7
 8003f9c:	683a      	ldr	r2, [r7, #0]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d910      	bls.n	8003fc4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fa2:	4b67      	ldr	r3, [pc, #412]	; (8004140 <HAL_RCC_ClockConfig+0x1c0>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f023 0207 	bic.w	r2, r3, #7
 8003faa:	4965      	ldr	r1, [pc, #404]	; (8004140 <HAL_RCC_ClockConfig+0x1c0>)
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fb2:	4b63      	ldr	r3, [pc, #396]	; (8004140 <HAL_RCC_ClockConfig+0x1c0>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0307 	and.w	r3, r3, #7
 8003fba:	683a      	ldr	r2, [r7, #0]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d001      	beq.n	8003fc4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e0b8      	b.n	8004136 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0302 	and.w	r3, r3, #2
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d020      	beq.n	8004012 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0304 	and.w	r3, r3, #4
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d005      	beq.n	8003fe8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fdc:	4b59      	ldr	r3, [pc, #356]	; (8004144 <HAL_RCC_ClockConfig+0x1c4>)
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	4a58      	ldr	r2, [pc, #352]	; (8004144 <HAL_RCC_ClockConfig+0x1c4>)
 8003fe2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003fe6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0308 	and.w	r3, r3, #8
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d005      	beq.n	8004000 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ff4:	4b53      	ldr	r3, [pc, #332]	; (8004144 <HAL_RCC_ClockConfig+0x1c4>)
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	4a52      	ldr	r2, [pc, #328]	; (8004144 <HAL_RCC_ClockConfig+0x1c4>)
 8003ffa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003ffe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004000:	4b50      	ldr	r3, [pc, #320]	; (8004144 <HAL_RCC_ClockConfig+0x1c4>)
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	494d      	ldr	r1, [pc, #308]	; (8004144 <HAL_RCC_ClockConfig+0x1c4>)
 800400e:	4313      	orrs	r3, r2
 8004010:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 0301 	and.w	r3, r3, #1
 800401a:	2b00      	cmp	r3, #0
 800401c:	d040      	beq.n	80040a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	2b01      	cmp	r3, #1
 8004024:	d107      	bne.n	8004036 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004026:	4b47      	ldr	r3, [pc, #284]	; (8004144 <HAL_RCC_ClockConfig+0x1c4>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800402e:	2b00      	cmp	r3, #0
 8004030:	d115      	bne.n	800405e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e07f      	b.n	8004136 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	2b02      	cmp	r3, #2
 800403c:	d107      	bne.n	800404e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800403e:	4b41      	ldr	r3, [pc, #260]	; (8004144 <HAL_RCC_ClockConfig+0x1c4>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d109      	bne.n	800405e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e073      	b.n	8004136 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800404e:	4b3d      	ldr	r3, [pc, #244]	; (8004144 <HAL_RCC_ClockConfig+0x1c4>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d101      	bne.n	800405e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e06b      	b.n	8004136 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800405e:	4b39      	ldr	r3, [pc, #228]	; (8004144 <HAL_RCC_ClockConfig+0x1c4>)
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f023 0203 	bic.w	r2, r3, #3
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	4936      	ldr	r1, [pc, #216]	; (8004144 <HAL_RCC_ClockConfig+0x1c4>)
 800406c:	4313      	orrs	r3, r2
 800406e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004070:	f7fe f9f6 	bl	8002460 <HAL_GetTick>
 8004074:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004076:	e00a      	b.n	800408e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004078:	f7fe f9f2 	bl	8002460 <HAL_GetTick>
 800407c:	4602      	mov	r2, r0
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	1ad3      	subs	r3, r2, r3
 8004082:	f241 3288 	movw	r2, #5000	; 0x1388
 8004086:	4293      	cmp	r3, r2
 8004088:	d901      	bls.n	800408e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e053      	b.n	8004136 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800408e:	4b2d      	ldr	r3, [pc, #180]	; (8004144 <HAL_RCC_ClockConfig+0x1c4>)
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	f003 020c 	and.w	r2, r3, #12
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	429a      	cmp	r2, r3
 800409e:	d1eb      	bne.n	8004078 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040a0:	4b27      	ldr	r3, [pc, #156]	; (8004140 <HAL_RCC_ClockConfig+0x1c0>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0307 	and.w	r3, r3, #7
 80040a8:	683a      	ldr	r2, [r7, #0]
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d210      	bcs.n	80040d0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040ae:	4b24      	ldr	r3, [pc, #144]	; (8004140 <HAL_RCC_ClockConfig+0x1c0>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f023 0207 	bic.w	r2, r3, #7
 80040b6:	4922      	ldr	r1, [pc, #136]	; (8004140 <HAL_RCC_ClockConfig+0x1c0>)
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040be:	4b20      	ldr	r3, [pc, #128]	; (8004140 <HAL_RCC_ClockConfig+0x1c0>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0307 	and.w	r3, r3, #7
 80040c6:	683a      	ldr	r2, [r7, #0]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d001      	beq.n	80040d0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e032      	b.n	8004136 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0304 	and.w	r3, r3, #4
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d008      	beq.n	80040ee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040dc:	4b19      	ldr	r3, [pc, #100]	; (8004144 <HAL_RCC_ClockConfig+0x1c4>)
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	4916      	ldr	r1, [pc, #88]	; (8004144 <HAL_RCC_ClockConfig+0x1c4>)
 80040ea:	4313      	orrs	r3, r2
 80040ec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0308 	and.w	r3, r3, #8
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d009      	beq.n	800410e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80040fa:	4b12      	ldr	r3, [pc, #72]	; (8004144 <HAL_RCC_ClockConfig+0x1c4>)
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	691b      	ldr	r3, [r3, #16]
 8004106:	00db      	lsls	r3, r3, #3
 8004108:	490e      	ldr	r1, [pc, #56]	; (8004144 <HAL_RCC_ClockConfig+0x1c4>)
 800410a:	4313      	orrs	r3, r2
 800410c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800410e:	f000 f821 	bl	8004154 <HAL_RCC_GetSysClockFreq>
 8004112:	4602      	mov	r2, r0
 8004114:	4b0b      	ldr	r3, [pc, #44]	; (8004144 <HAL_RCC_ClockConfig+0x1c4>)
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	091b      	lsrs	r3, r3, #4
 800411a:	f003 030f 	and.w	r3, r3, #15
 800411e:	490a      	ldr	r1, [pc, #40]	; (8004148 <HAL_RCC_ClockConfig+0x1c8>)
 8004120:	5ccb      	ldrb	r3, [r1, r3]
 8004122:	fa22 f303 	lsr.w	r3, r2, r3
 8004126:	4a09      	ldr	r2, [pc, #36]	; (800414c <HAL_RCC_ClockConfig+0x1cc>)
 8004128:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800412a:	4b09      	ldr	r3, [pc, #36]	; (8004150 <HAL_RCC_ClockConfig+0x1d0>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4618      	mov	r0, r3
 8004130:	f7fd f9b0 	bl	8001494 <HAL_InitTick>

  return HAL_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3710      	adds	r7, #16
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	40022000 	.word	0x40022000
 8004144:	40021000 	.word	0x40021000
 8004148:	0800a3bc 	.word	0x0800a3bc
 800414c:	20000020 	.word	0x20000020
 8004150:	2000004c 	.word	0x2000004c

08004154 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004154:	b490      	push	{r4, r7}
 8004156:	b08a      	sub	sp, #40	; 0x28
 8004158:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800415a:	4b29      	ldr	r3, [pc, #164]	; (8004200 <HAL_RCC_GetSysClockFreq+0xac>)
 800415c:	1d3c      	adds	r4, r7, #4
 800415e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004160:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004164:	f240 2301 	movw	r3, #513	; 0x201
 8004168:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800416a:	2300      	movs	r3, #0
 800416c:	61fb      	str	r3, [r7, #28]
 800416e:	2300      	movs	r3, #0
 8004170:	61bb      	str	r3, [r7, #24]
 8004172:	2300      	movs	r3, #0
 8004174:	627b      	str	r3, [r7, #36]	; 0x24
 8004176:	2300      	movs	r3, #0
 8004178:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800417a:	2300      	movs	r3, #0
 800417c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800417e:	4b21      	ldr	r3, [pc, #132]	; (8004204 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	f003 030c 	and.w	r3, r3, #12
 800418a:	2b04      	cmp	r3, #4
 800418c:	d002      	beq.n	8004194 <HAL_RCC_GetSysClockFreq+0x40>
 800418e:	2b08      	cmp	r3, #8
 8004190:	d003      	beq.n	800419a <HAL_RCC_GetSysClockFreq+0x46>
 8004192:	e02b      	b.n	80041ec <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004194:	4b1c      	ldr	r3, [pc, #112]	; (8004208 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004196:	623b      	str	r3, [r7, #32]
      break;
 8004198:	e02b      	b.n	80041f2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800419a:	69fb      	ldr	r3, [r7, #28]
 800419c:	0c9b      	lsrs	r3, r3, #18
 800419e:	f003 030f 	and.w	r3, r3, #15
 80041a2:	3328      	adds	r3, #40	; 0x28
 80041a4:	443b      	add	r3, r7
 80041a6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80041aa:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80041ac:	69fb      	ldr	r3, [r7, #28]
 80041ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d012      	beq.n	80041dc <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80041b6:	4b13      	ldr	r3, [pc, #76]	; (8004204 <HAL_RCC_GetSysClockFreq+0xb0>)
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	0c5b      	lsrs	r3, r3, #17
 80041bc:	f003 0301 	and.w	r3, r3, #1
 80041c0:	3328      	adds	r3, #40	; 0x28
 80041c2:	443b      	add	r3, r7
 80041c4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80041c8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	4a0e      	ldr	r2, [pc, #56]	; (8004208 <HAL_RCC_GetSysClockFreq+0xb4>)
 80041ce:	fb03 f202 	mul.w	r2, r3, r2
 80041d2:	69bb      	ldr	r3, [r7, #24]
 80041d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d8:	627b      	str	r3, [r7, #36]	; 0x24
 80041da:	e004      	b.n	80041e6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	4a0b      	ldr	r2, [pc, #44]	; (800420c <HAL_RCC_GetSysClockFreq+0xb8>)
 80041e0:	fb02 f303 	mul.w	r3, r2, r3
 80041e4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80041e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e8:	623b      	str	r3, [r7, #32]
      break;
 80041ea:	e002      	b.n	80041f2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80041ec:	4b06      	ldr	r3, [pc, #24]	; (8004208 <HAL_RCC_GetSysClockFreq+0xb4>)
 80041ee:	623b      	str	r3, [r7, #32]
      break;
 80041f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041f2:	6a3b      	ldr	r3, [r7, #32]
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3728      	adds	r7, #40	; 0x28
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bc90      	pop	{r4, r7}
 80041fc:	4770      	bx	lr
 80041fe:	bf00      	nop
 8004200:	0800a364 	.word	0x0800a364
 8004204:	40021000 	.word	0x40021000
 8004208:	007a1200 	.word	0x007a1200
 800420c:	003d0900 	.word	0x003d0900

08004210 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004210:	b480      	push	{r7}
 8004212:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004214:	4b02      	ldr	r3, [pc, #8]	; (8004220 <HAL_RCC_GetHCLKFreq+0x10>)
 8004216:	681b      	ldr	r3, [r3, #0]
}
 8004218:	4618      	mov	r0, r3
 800421a:	46bd      	mov	sp, r7
 800421c:	bc80      	pop	{r7}
 800421e:	4770      	bx	lr
 8004220:	20000020 	.word	0x20000020

08004224 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004228:	f7ff fff2 	bl	8004210 <HAL_RCC_GetHCLKFreq>
 800422c:	4602      	mov	r2, r0
 800422e:	4b05      	ldr	r3, [pc, #20]	; (8004244 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	0a1b      	lsrs	r3, r3, #8
 8004234:	f003 0307 	and.w	r3, r3, #7
 8004238:	4903      	ldr	r1, [pc, #12]	; (8004248 <HAL_RCC_GetPCLK1Freq+0x24>)
 800423a:	5ccb      	ldrb	r3, [r1, r3]
 800423c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004240:	4618      	mov	r0, r3
 8004242:	bd80      	pop	{r7, pc}
 8004244:	40021000 	.word	0x40021000
 8004248:	0800a3cc 	.word	0x0800a3cc

0800424c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004250:	f7ff ffde 	bl	8004210 <HAL_RCC_GetHCLKFreq>
 8004254:	4602      	mov	r2, r0
 8004256:	4b05      	ldr	r3, [pc, #20]	; (800426c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	0adb      	lsrs	r3, r3, #11
 800425c:	f003 0307 	and.w	r3, r3, #7
 8004260:	4903      	ldr	r1, [pc, #12]	; (8004270 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004262:	5ccb      	ldrb	r3, [r1, r3]
 8004264:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004268:	4618      	mov	r0, r3
 800426a:	bd80      	pop	{r7, pc}
 800426c:	40021000 	.word	0x40021000
 8004270:	0800a3cc 	.word	0x0800a3cc

08004274 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004274:	b480      	push	{r7}
 8004276:	b083      	sub	sp, #12
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	220f      	movs	r2, #15
 8004282:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004284:	4b11      	ldr	r3, [pc, #68]	; (80042cc <HAL_RCC_GetClockConfig+0x58>)
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f003 0203 	and.w	r2, r3, #3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004290:	4b0e      	ldr	r3, [pc, #56]	; (80042cc <HAL_RCC_GetClockConfig+0x58>)
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800429c:	4b0b      	ldr	r3, [pc, #44]	; (80042cc <HAL_RCC_GetClockConfig+0x58>)
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80042a8:	4b08      	ldr	r3, [pc, #32]	; (80042cc <HAL_RCC_GetClockConfig+0x58>)
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	08db      	lsrs	r3, r3, #3
 80042ae:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80042b6:	4b06      	ldr	r3, [pc, #24]	; (80042d0 <HAL_RCC_GetClockConfig+0x5c>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 0207 	and.w	r2, r3, #7
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80042c2:	bf00      	nop
 80042c4:	370c      	adds	r7, #12
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bc80      	pop	{r7}
 80042ca:	4770      	bx	lr
 80042cc:	40021000 	.word	0x40021000
 80042d0:	40022000 	.word	0x40022000

080042d4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b085      	sub	sp, #20
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80042dc:	4b0a      	ldr	r3, [pc, #40]	; (8004308 <RCC_Delay+0x34>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a0a      	ldr	r2, [pc, #40]	; (800430c <RCC_Delay+0x38>)
 80042e2:	fba2 2303 	umull	r2, r3, r2, r3
 80042e6:	0a5b      	lsrs	r3, r3, #9
 80042e8:	687a      	ldr	r2, [r7, #4]
 80042ea:	fb02 f303 	mul.w	r3, r2, r3
 80042ee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80042f0:	bf00      	nop
  }
  while (Delay --);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	1e5a      	subs	r2, r3, #1
 80042f6:	60fa      	str	r2, [r7, #12]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d1f9      	bne.n	80042f0 <RCC_Delay+0x1c>
}
 80042fc:	bf00      	nop
 80042fe:	bf00      	nop
 8004300:	3714      	adds	r7, #20
 8004302:	46bd      	mov	sp, r7
 8004304:	bc80      	pop	{r7}
 8004306:	4770      	bx	lr
 8004308:	20000020 	.word	0x20000020
 800430c:	10624dd3 	.word	0x10624dd3

08004310 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b082      	sub	sp, #8
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d101      	bne.n	8004322 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e076      	b.n	8004410 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004326:	2b00      	cmp	r3, #0
 8004328:	d108      	bne.n	800433c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004332:	d009      	beq.n	8004348 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2200      	movs	r2, #0
 8004338:	61da      	str	r2, [r3, #28]
 800433a:	e005      	b.n	8004348 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2200      	movs	r2, #0
 8004340:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004354:	b2db      	uxtb	r3, r3
 8004356:	2b00      	cmp	r3, #0
 8004358:	d106      	bne.n	8004368 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f7fd f814 	bl	8001390 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2202      	movs	r2, #2
 800436c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800437e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004390:	431a      	orrs	r2, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800439a:	431a      	orrs	r2, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	691b      	ldr	r3, [r3, #16]
 80043a0:	f003 0302 	and.w	r3, r3, #2
 80043a4:	431a      	orrs	r2, r3
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	695b      	ldr	r3, [r3, #20]
 80043aa:	f003 0301 	and.w	r3, r3, #1
 80043ae:	431a      	orrs	r2, r3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043b8:	431a      	orrs	r2, r3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	69db      	ldr	r3, [r3, #28]
 80043be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80043c2:	431a      	orrs	r2, r3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6a1b      	ldr	r3, [r3, #32]
 80043c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043cc:	ea42 0103 	orr.w	r1, r2, r3
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	430a      	orrs	r2, r1
 80043de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	699b      	ldr	r3, [r3, #24]
 80043e4:	0c1a      	lsrs	r2, r3, #16
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f002 0204 	and.w	r2, r2, #4
 80043ee:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	69da      	ldr	r2, [r3, #28]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043fe:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2201      	movs	r2, #1
 800440a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800440e:	2300      	movs	r3, #0
}
 8004410:	4618      	mov	r0, r3
 8004412:	3708      	adds	r7, #8
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}

08004418 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b088      	sub	sp, #32
 800441c:	af00      	add	r7, sp, #0
 800441e:	60f8      	str	r0, [r7, #12]
 8004420:	60b9      	str	r1, [r7, #8]
 8004422:	603b      	str	r3, [r7, #0]
 8004424:	4613      	mov	r3, r2
 8004426:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004428:	2300      	movs	r3, #0
 800442a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004432:	2b01      	cmp	r3, #1
 8004434:	d101      	bne.n	800443a <HAL_SPI_Transmit+0x22>
 8004436:	2302      	movs	r3, #2
 8004438:	e126      	b.n	8004688 <HAL_SPI_Transmit+0x270>
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2201      	movs	r2, #1
 800443e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004442:	f7fe f80d 	bl	8002460 <HAL_GetTick>
 8004446:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004448:	88fb      	ldrh	r3, [r7, #6]
 800444a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004452:	b2db      	uxtb	r3, r3
 8004454:	2b01      	cmp	r3, #1
 8004456:	d002      	beq.n	800445e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004458:	2302      	movs	r3, #2
 800445a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800445c:	e10b      	b.n	8004676 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d002      	beq.n	800446a <HAL_SPI_Transmit+0x52>
 8004464:	88fb      	ldrh	r3, [r7, #6]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d102      	bne.n	8004470 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800446e:	e102      	b.n	8004676 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2203      	movs	r2, #3
 8004474:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2200      	movs	r2, #0
 800447c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	68ba      	ldr	r2, [r7, #8]
 8004482:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	88fa      	ldrh	r2, [r7, #6]
 8004488:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	88fa      	ldrh	r2, [r7, #6]
 800448e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2200      	movs	r2, #0
 8004494:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2200      	movs	r2, #0
 800449a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2200      	movs	r2, #0
 80044a0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2200      	movs	r2, #0
 80044a6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2200      	movs	r2, #0
 80044ac:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044b6:	d10f      	bne.n	80044d8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044c6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80044d6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044e2:	2b40      	cmp	r3, #64	; 0x40
 80044e4:	d007      	beq.n	80044f6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044f4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044fe:	d14b      	bne.n	8004598 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d002      	beq.n	800450e <HAL_SPI_Transmit+0xf6>
 8004508:	8afb      	ldrh	r3, [r7, #22]
 800450a:	2b01      	cmp	r3, #1
 800450c:	d13e      	bne.n	800458c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004512:	881a      	ldrh	r2, [r3, #0]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800451e:	1c9a      	adds	r2, r3, #2
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004528:	b29b      	uxth	r3, r3
 800452a:	3b01      	subs	r3, #1
 800452c:	b29a      	uxth	r2, r3
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004532:	e02b      	b.n	800458c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	f003 0302 	and.w	r3, r3, #2
 800453e:	2b02      	cmp	r3, #2
 8004540:	d112      	bne.n	8004568 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004546:	881a      	ldrh	r2, [r3, #0]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004552:	1c9a      	adds	r2, r3, #2
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800455c:	b29b      	uxth	r3, r3
 800455e:	3b01      	subs	r3, #1
 8004560:	b29a      	uxth	r2, r3
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	86da      	strh	r2, [r3, #54]	; 0x36
 8004566:	e011      	b.n	800458c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004568:	f7fd ff7a 	bl	8002460 <HAL_GetTick>
 800456c:	4602      	mov	r2, r0
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	683a      	ldr	r2, [r7, #0]
 8004574:	429a      	cmp	r2, r3
 8004576:	d803      	bhi.n	8004580 <HAL_SPI_Transmit+0x168>
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800457e:	d102      	bne.n	8004586 <HAL_SPI_Transmit+0x16e>
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d102      	bne.n	800458c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	77fb      	strb	r3, [r7, #31]
          goto error;
 800458a:	e074      	b.n	8004676 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004590:	b29b      	uxth	r3, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d1ce      	bne.n	8004534 <HAL_SPI_Transmit+0x11c>
 8004596:	e04c      	b.n	8004632 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d002      	beq.n	80045a6 <HAL_SPI_Transmit+0x18e>
 80045a0:	8afb      	ldrh	r3, [r7, #22]
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d140      	bne.n	8004628 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	330c      	adds	r3, #12
 80045b0:	7812      	ldrb	r2, [r2, #0]
 80045b2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b8:	1c5a      	adds	r2, r3, #1
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	3b01      	subs	r3, #1
 80045c6:	b29a      	uxth	r2, r3
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80045cc:	e02c      	b.n	8004628 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	f003 0302 	and.w	r3, r3, #2
 80045d8:	2b02      	cmp	r3, #2
 80045da:	d113      	bne.n	8004604 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	330c      	adds	r3, #12
 80045e6:	7812      	ldrb	r2, [r2, #0]
 80045e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ee:	1c5a      	adds	r2, r3, #1
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045f8:	b29b      	uxth	r3, r3
 80045fa:	3b01      	subs	r3, #1
 80045fc:	b29a      	uxth	r2, r3
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	86da      	strh	r2, [r3, #54]	; 0x36
 8004602:	e011      	b.n	8004628 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004604:	f7fd ff2c 	bl	8002460 <HAL_GetTick>
 8004608:	4602      	mov	r2, r0
 800460a:	69bb      	ldr	r3, [r7, #24]
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	683a      	ldr	r2, [r7, #0]
 8004610:	429a      	cmp	r2, r3
 8004612:	d803      	bhi.n	800461c <HAL_SPI_Transmit+0x204>
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800461a:	d102      	bne.n	8004622 <HAL_SPI_Transmit+0x20a>
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d102      	bne.n	8004628 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004626:	e026      	b.n	8004676 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800462c:	b29b      	uxth	r3, r3
 800462e:	2b00      	cmp	r3, #0
 8004630:	d1cd      	bne.n	80045ce <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004632:	69ba      	ldr	r2, [r7, #24]
 8004634:	6839      	ldr	r1, [r7, #0]
 8004636:	68f8      	ldr	r0, [r7, #12]
 8004638:	f000 fbb8 	bl	8004dac <SPI_EndRxTxTransaction>
 800463c:	4603      	mov	r3, r0
 800463e:	2b00      	cmp	r3, #0
 8004640:	d002      	beq.n	8004648 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2220      	movs	r2, #32
 8004646:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d10a      	bne.n	8004666 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004650:	2300      	movs	r3, #0
 8004652:	613b      	str	r3, [r7, #16]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	613b      	str	r3, [r7, #16]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	613b      	str	r3, [r7, #16]
 8004664:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800466a:	2b00      	cmp	r3, #0
 800466c:	d002      	beq.n	8004674 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	77fb      	strb	r3, [r7, #31]
 8004672:	e000      	b.n	8004676 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004674:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2201      	movs	r2, #1
 800467a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004686:	7ffb      	ldrb	r3, [r7, #31]
}
 8004688:	4618      	mov	r0, r3
 800468a:	3720      	adds	r7, #32
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b088      	sub	sp, #32
 8004694:	af02      	add	r7, sp, #8
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	60b9      	str	r1, [r7, #8]
 800469a:	603b      	str	r3, [r7, #0]
 800469c:	4613      	mov	r3, r2
 800469e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80046a0:	2300      	movs	r3, #0
 80046a2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046ac:	d112      	bne.n	80046d4 <HAL_SPI_Receive+0x44>
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d10e      	bne.n	80046d4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2204      	movs	r2, #4
 80046ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80046be:	88fa      	ldrh	r2, [r7, #6]
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	9300      	str	r3, [sp, #0]
 80046c4:	4613      	mov	r3, r2
 80046c6:	68ba      	ldr	r2, [r7, #8]
 80046c8:	68b9      	ldr	r1, [r7, #8]
 80046ca:	68f8      	ldr	r0, [r7, #12]
 80046cc:	f000 f8f1 	bl	80048b2 <HAL_SPI_TransmitReceive>
 80046d0:	4603      	mov	r3, r0
 80046d2:	e0ea      	b.n	80048aa <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d101      	bne.n	80046e2 <HAL_SPI_Receive+0x52>
 80046de:	2302      	movs	r3, #2
 80046e0:	e0e3      	b.n	80048aa <HAL_SPI_Receive+0x21a>
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2201      	movs	r2, #1
 80046e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046ea:	f7fd feb9 	bl	8002460 <HAL_GetTick>
 80046ee:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	d002      	beq.n	8004702 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80046fc:	2302      	movs	r3, #2
 80046fe:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004700:	e0ca      	b.n	8004898 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d002      	beq.n	800470e <HAL_SPI_Receive+0x7e>
 8004708:	88fb      	ldrh	r3, [r7, #6]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d102      	bne.n	8004714 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004712:	e0c1      	b.n	8004898 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2204      	movs	r2, #4
 8004718:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2200      	movs	r2, #0
 8004720:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	68ba      	ldr	r2, [r7, #8]
 8004726:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	88fa      	ldrh	r2, [r7, #6]
 800472c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	88fa      	ldrh	r2, [r7, #6]
 8004732:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2200      	movs	r2, #0
 800473e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2200      	movs	r2, #0
 8004744:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2200      	movs	r2, #0
 800474a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2200      	movs	r2, #0
 8004750:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800475a:	d10f      	bne.n	800477c <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800476a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800477a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004786:	2b40      	cmp	r3, #64	; 0x40
 8004788:	d007      	beq.n	800479a <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004798:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d162      	bne.n	8004868 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80047a2:	e02e      	b.n	8004802 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f003 0301 	and.w	r3, r3, #1
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d115      	bne.n	80047de <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f103 020c 	add.w	r2, r3, #12
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047be:	7812      	ldrb	r2, [r2, #0]
 80047c0:	b2d2      	uxtb	r2, r2
 80047c2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c8:	1c5a      	adds	r2, r3, #1
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	3b01      	subs	r3, #1
 80047d6:	b29a      	uxth	r2, r3
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	87da      	strh	r2, [r3, #62]	; 0x3e
 80047dc:	e011      	b.n	8004802 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047de:	f7fd fe3f 	bl	8002460 <HAL_GetTick>
 80047e2:	4602      	mov	r2, r0
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	683a      	ldr	r2, [r7, #0]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d803      	bhi.n	80047f6 <HAL_SPI_Receive+0x166>
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047f4:	d102      	bne.n	80047fc <HAL_SPI_Receive+0x16c>
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d102      	bne.n	8004802 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004800:	e04a      	b.n	8004898 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004806:	b29b      	uxth	r3, r3
 8004808:	2b00      	cmp	r3, #0
 800480a:	d1cb      	bne.n	80047a4 <HAL_SPI_Receive+0x114>
 800480c:	e031      	b.n	8004872 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	f003 0301 	and.w	r3, r3, #1
 8004818:	2b01      	cmp	r3, #1
 800481a:	d113      	bne.n	8004844 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68da      	ldr	r2, [r3, #12]
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004826:	b292      	uxth	r2, r2
 8004828:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800482e:	1c9a      	adds	r2, r3, #2
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004838:	b29b      	uxth	r3, r3
 800483a:	3b01      	subs	r3, #1
 800483c:	b29a      	uxth	r2, r3
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004842:	e011      	b.n	8004868 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004844:	f7fd fe0c 	bl	8002460 <HAL_GetTick>
 8004848:	4602      	mov	r2, r0
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	683a      	ldr	r2, [r7, #0]
 8004850:	429a      	cmp	r2, r3
 8004852:	d803      	bhi.n	800485c <HAL_SPI_Receive+0x1cc>
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	f1b3 3fff 	cmp.w	r3, #4294967295
 800485a:	d102      	bne.n	8004862 <HAL_SPI_Receive+0x1d2>
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d102      	bne.n	8004868 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004866:	e017      	b.n	8004898 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800486c:	b29b      	uxth	r3, r3
 800486e:	2b00      	cmp	r3, #0
 8004870:	d1cd      	bne.n	800480e <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004872:	693a      	ldr	r2, [r7, #16]
 8004874:	6839      	ldr	r1, [r7, #0]
 8004876:	68f8      	ldr	r0, [r7, #12]
 8004878:	f000 fa46 	bl	8004d08 <SPI_EndRxTransaction>
 800487c:	4603      	mov	r3, r0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d002      	beq.n	8004888 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2220      	movs	r2, #32
 8004886:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800488c:	2b00      	cmp	r3, #0
 800488e:	d002      	beq.n	8004896 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	75fb      	strb	r3, [r7, #23]
 8004894:	e000      	b.n	8004898 <HAL_SPI_Receive+0x208>
  }

error :
 8004896:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2201      	movs	r2, #1
 800489c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80048a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3718      	adds	r7, #24
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}

080048b2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80048b2:	b580      	push	{r7, lr}
 80048b4:	b08c      	sub	sp, #48	; 0x30
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	60f8      	str	r0, [r7, #12]
 80048ba:	60b9      	str	r1, [r7, #8]
 80048bc:	607a      	str	r2, [r7, #4]
 80048be:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80048c0:	2301      	movs	r3, #1
 80048c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80048c4:	2300      	movs	r3, #0
 80048c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d101      	bne.n	80048d8 <HAL_SPI_TransmitReceive+0x26>
 80048d4:	2302      	movs	r3, #2
 80048d6:	e18a      	b.n	8004bee <HAL_SPI_TransmitReceive+0x33c>
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80048e0:	f7fd fdbe 	bl	8002460 <HAL_GetTick>
 80048e4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80048f6:	887b      	ldrh	r3, [r7, #2]
 80048f8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80048fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d00f      	beq.n	8004922 <HAL_SPI_TransmitReceive+0x70>
 8004902:	69fb      	ldr	r3, [r7, #28]
 8004904:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004908:	d107      	bne.n	800491a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d103      	bne.n	800491a <HAL_SPI_TransmitReceive+0x68>
 8004912:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004916:	2b04      	cmp	r3, #4
 8004918:	d003      	beq.n	8004922 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800491a:	2302      	movs	r3, #2
 800491c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004920:	e15b      	b.n	8004bda <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d005      	beq.n	8004934 <HAL_SPI_TransmitReceive+0x82>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d002      	beq.n	8004934 <HAL_SPI_TransmitReceive+0x82>
 800492e:	887b      	ldrh	r3, [r7, #2]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d103      	bne.n	800493c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800493a:	e14e      	b.n	8004bda <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004942:	b2db      	uxtb	r3, r3
 8004944:	2b04      	cmp	r3, #4
 8004946:	d003      	beq.n	8004950 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2205      	movs	r2, #5
 800494c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2200      	movs	r2, #0
 8004954:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	687a      	ldr	r2, [r7, #4]
 800495a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	887a      	ldrh	r2, [r7, #2]
 8004960:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	887a      	ldrh	r2, [r7, #2]
 8004966:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	68ba      	ldr	r2, [r7, #8]
 800496c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	887a      	ldrh	r2, [r7, #2]
 8004972:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	887a      	ldrh	r2, [r7, #2]
 8004978:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2200      	movs	r2, #0
 800497e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2200      	movs	r2, #0
 8004984:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004990:	2b40      	cmp	r3, #64	; 0x40
 8004992:	d007      	beq.n	80049a4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80049a2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049ac:	d178      	bne.n	8004aa0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d002      	beq.n	80049bc <HAL_SPI_TransmitReceive+0x10a>
 80049b6:	8b7b      	ldrh	r3, [r7, #26]
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d166      	bne.n	8004a8a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c0:	881a      	ldrh	r2, [r3, #0]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049cc:	1c9a      	adds	r2, r3, #2
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049d6:	b29b      	uxth	r3, r3
 80049d8:	3b01      	subs	r3, #1
 80049da:	b29a      	uxth	r2, r3
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049e0:	e053      	b.n	8004a8a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	f003 0302 	and.w	r3, r3, #2
 80049ec:	2b02      	cmp	r3, #2
 80049ee:	d11b      	bne.n	8004a28 <HAL_SPI_TransmitReceive+0x176>
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d016      	beq.n	8004a28 <HAL_SPI_TransmitReceive+0x176>
 80049fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d113      	bne.n	8004a28 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a04:	881a      	ldrh	r2, [r3, #0]
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a10:	1c9a      	adds	r2, r3, #2
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	3b01      	subs	r3, #1
 8004a1e:	b29a      	uxth	r2, r3
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a24:	2300      	movs	r3, #0
 8004a26:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	f003 0301 	and.w	r3, r3, #1
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d119      	bne.n	8004a6a <HAL_SPI_TransmitReceive+0x1b8>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d014      	beq.n	8004a6a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	68da      	ldr	r2, [r3, #12]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a4a:	b292      	uxth	r2, r2
 8004a4c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a52:	1c9a      	adds	r2, r3, #2
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a5c:	b29b      	uxth	r3, r3
 8004a5e:	3b01      	subs	r3, #1
 8004a60:	b29a      	uxth	r2, r3
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a66:	2301      	movs	r3, #1
 8004a68:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004a6a:	f7fd fcf9 	bl	8002460 <HAL_GetTick>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a72:	1ad3      	subs	r3, r2, r3
 8004a74:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d807      	bhi.n	8004a8a <HAL_SPI_TransmitReceive+0x1d8>
 8004a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a80:	d003      	beq.n	8004a8a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004a82:	2303      	movs	r3, #3
 8004a84:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004a88:	e0a7      	b.n	8004bda <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d1a6      	bne.n	80049e2 <HAL_SPI_TransmitReceive+0x130>
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d1a1      	bne.n	80049e2 <HAL_SPI_TransmitReceive+0x130>
 8004a9e:	e07c      	b.n	8004b9a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d002      	beq.n	8004aae <HAL_SPI_TransmitReceive+0x1fc>
 8004aa8:	8b7b      	ldrh	r3, [r7, #26]
 8004aaa:	2b01      	cmp	r3, #1
 8004aac:	d16b      	bne.n	8004b86 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	330c      	adds	r3, #12
 8004ab8:	7812      	ldrb	r2, [r2, #0]
 8004aba:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ac0:	1c5a      	adds	r2, r3, #1
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004aca:	b29b      	uxth	r3, r3
 8004acc:	3b01      	subs	r3, #1
 8004ace:	b29a      	uxth	r2, r3
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ad4:	e057      	b.n	8004b86 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f003 0302 	and.w	r3, r3, #2
 8004ae0:	2b02      	cmp	r3, #2
 8004ae2:	d11c      	bne.n	8004b1e <HAL_SPI_TransmitReceive+0x26c>
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d017      	beq.n	8004b1e <HAL_SPI_TransmitReceive+0x26c>
 8004aee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d114      	bne.n	8004b1e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	330c      	adds	r3, #12
 8004afe:	7812      	ldrb	r2, [r2, #0]
 8004b00:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b06:	1c5a      	adds	r2, r3, #1
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b10:	b29b      	uxth	r3, r3
 8004b12:	3b01      	subs	r3, #1
 8004b14:	b29a      	uxth	r2, r3
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	f003 0301 	and.w	r3, r3, #1
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	d119      	bne.n	8004b60 <HAL_SPI_TransmitReceive+0x2ae>
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d014      	beq.n	8004b60 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	68da      	ldr	r2, [r3, #12]
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b40:	b2d2      	uxtb	r2, r2
 8004b42:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b48:	1c5a      	adds	r2, r3, #1
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b52:	b29b      	uxth	r3, r3
 8004b54:	3b01      	subs	r3, #1
 8004b56:	b29a      	uxth	r2, r3
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004b60:	f7fd fc7e 	bl	8002460 <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	d803      	bhi.n	8004b78 <HAL_SPI_TransmitReceive+0x2c6>
 8004b70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b76:	d102      	bne.n	8004b7e <HAL_SPI_TransmitReceive+0x2cc>
 8004b78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d103      	bne.n	8004b86 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004b7e:	2303      	movs	r3, #3
 8004b80:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004b84:	e029      	b.n	8004bda <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b8a:	b29b      	uxth	r3, r3
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d1a2      	bne.n	8004ad6 <HAL_SPI_TransmitReceive+0x224>
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d19d      	bne.n	8004ad6 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b9c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b9e:	68f8      	ldr	r0, [r7, #12]
 8004ba0:	f000 f904 	bl	8004dac <SPI_EndRxTxTransaction>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d006      	beq.n	8004bb8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2220      	movs	r2, #32
 8004bb4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004bb6:	e010      	b.n	8004bda <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d10b      	bne.n	8004bd8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	617b      	str	r3, [r7, #20]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	617b      	str	r3, [r7, #20]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	617b      	str	r3, [r7, #20]
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	e000      	b.n	8004bda <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004bd8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2200      	movs	r2, #0
 8004be6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004bea:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3730      	adds	r7, #48	; 0x30
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}
	...

08004bf8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b088      	sub	sp, #32
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	60f8      	str	r0, [r7, #12]
 8004c00:	60b9      	str	r1, [r7, #8]
 8004c02:	603b      	str	r3, [r7, #0]
 8004c04:	4613      	mov	r3, r2
 8004c06:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c08:	f7fd fc2a 	bl	8002460 <HAL_GetTick>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c10:	1a9b      	subs	r3, r3, r2
 8004c12:	683a      	ldr	r2, [r7, #0]
 8004c14:	4413      	add	r3, r2
 8004c16:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c18:	f7fd fc22 	bl	8002460 <HAL_GetTick>
 8004c1c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004c1e:	4b39      	ldr	r3, [pc, #228]	; (8004d04 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	015b      	lsls	r3, r3, #5
 8004c24:	0d1b      	lsrs	r3, r3, #20
 8004c26:	69fa      	ldr	r2, [r7, #28]
 8004c28:	fb02 f303 	mul.w	r3, r2, r3
 8004c2c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c2e:	e054      	b.n	8004cda <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c36:	d050      	beq.n	8004cda <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c38:	f7fd fc12 	bl	8002460 <HAL_GetTick>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	69bb      	ldr	r3, [r7, #24]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	69fa      	ldr	r2, [r7, #28]
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d902      	bls.n	8004c4e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c48:	69fb      	ldr	r3, [r7, #28]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d13d      	bne.n	8004cca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	685a      	ldr	r2, [r3, #4]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004c5c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c66:	d111      	bne.n	8004c8c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c70:	d004      	beq.n	8004c7c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c7a:	d107      	bne.n	8004c8c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c8a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c94:	d10f      	bne.n	8004cb6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ca4:	601a      	str	r2, [r3, #0]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004cb4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	2201      	movs	r2, #1
 8004cba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	e017      	b.n	8004cfa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d101      	bne.n	8004cd4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	3b01      	subs	r3, #1
 8004cd8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	689a      	ldr	r2, [r3, #8]
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	4013      	ands	r3, r2
 8004ce4:	68ba      	ldr	r2, [r7, #8]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	bf0c      	ite	eq
 8004cea:	2301      	moveq	r3, #1
 8004cec:	2300      	movne	r3, #0
 8004cee:	b2db      	uxtb	r3, r3
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	79fb      	ldrb	r3, [r7, #7]
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d19b      	bne.n	8004c30 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004cf8:	2300      	movs	r3, #0
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3720      	adds	r7, #32
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}
 8004d02:	bf00      	nop
 8004d04:	20000020 	.word	0x20000020

08004d08 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b086      	sub	sp, #24
 8004d0c:	af02      	add	r7, sp, #8
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	60b9      	str	r1, [r7, #8]
 8004d12:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d1c:	d111      	bne.n	8004d42 <SPI_EndRxTransaction+0x3a>
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d26:	d004      	beq.n	8004d32 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d30:	d107      	bne.n	8004d42 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d40:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d4a:	d117      	bne.n	8004d7c <SPI_EndRxTransaction+0x74>
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d54:	d112      	bne.n	8004d7c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	9300      	str	r3, [sp, #0]
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	2101      	movs	r1, #1
 8004d60:	68f8      	ldr	r0, [r7, #12]
 8004d62:	f7ff ff49 	bl	8004bf8 <SPI_WaitFlagStateUntilTimeout>
 8004d66:	4603      	mov	r3, r0
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d01a      	beq.n	8004da2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d70:	f043 0220 	orr.w	r2, r3, #32
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	e013      	b.n	8004da4 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	9300      	str	r3, [sp, #0]
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	2200      	movs	r2, #0
 8004d84:	2180      	movs	r1, #128	; 0x80
 8004d86:	68f8      	ldr	r0, [r7, #12]
 8004d88:	f7ff ff36 	bl	8004bf8 <SPI_WaitFlagStateUntilTimeout>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d007      	beq.n	8004da2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d96:	f043 0220 	orr.w	r2, r3, #32
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004d9e:	2303      	movs	r3, #3
 8004da0:	e000      	b.n	8004da4 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004da2:	2300      	movs	r3, #0
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3710      	adds	r7, #16
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}

08004dac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b086      	sub	sp, #24
 8004db0:	af02      	add	r7, sp, #8
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	60b9      	str	r1, [r7, #8]
 8004db6:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	9300      	str	r3, [sp, #0]
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	2180      	movs	r1, #128	; 0x80
 8004dc2:	68f8      	ldr	r0, [r7, #12]
 8004dc4:	f7ff ff18 	bl	8004bf8 <SPI_WaitFlagStateUntilTimeout>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d007      	beq.n	8004dde <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dd2:	f043 0220 	orr.w	r2, r3, #32
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e000      	b.n	8004de0 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004dde:	2300      	movs	r3, #0
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	3710      	adds	r7, #16
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b082      	sub	sp, #8
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d101      	bne.n	8004dfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	e041      	b.n	8004e7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d106      	bne.n	8004e14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f000 f839 	bl	8004e86 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2202      	movs	r2, #2
 8004e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	3304      	adds	r3, #4
 8004e24:	4619      	mov	r1, r3
 8004e26:	4610      	mov	r0, r2
 8004e28:	f000 f9b4 	bl	8005194 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2201      	movs	r2, #1
 8004e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e7c:	2300      	movs	r3, #0
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3708      	adds	r7, #8
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}

08004e86 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004e86:	b480      	push	{r7}
 8004e88:	b083      	sub	sp, #12
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004e8e:	bf00      	nop
 8004e90:	370c      	adds	r7, #12
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bc80      	pop	{r7}
 8004e96:	4770      	bx	lr

08004e98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b085      	sub	sp, #20
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d001      	beq.n	8004eb0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004eac:	2301      	movs	r3, #1
 8004eae:	e03a      	b.n	8004f26 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2202      	movs	r2, #2
 8004eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	68da      	ldr	r2, [r3, #12]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f042 0201 	orr.w	r2, r2, #1
 8004ec6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a18      	ldr	r2, [pc, #96]	; (8004f30 <HAL_TIM_Base_Start_IT+0x98>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d00e      	beq.n	8004ef0 <HAL_TIM_Base_Start_IT+0x58>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eda:	d009      	beq.n	8004ef0 <HAL_TIM_Base_Start_IT+0x58>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a14      	ldr	r2, [pc, #80]	; (8004f34 <HAL_TIM_Base_Start_IT+0x9c>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d004      	beq.n	8004ef0 <HAL_TIM_Base_Start_IT+0x58>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a13      	ldr	r2, [pc, #76]	; (8004f38 <HAL_TIM_Base_Start_IT+0xa0>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d111      	bne.n	8004f14 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	f003 0307 	and.w	r3, r3, #7
 8004efa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2b06      	cmp	r3, #6
 8004f00:	d010      	beq.n	8004f24 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f042 0201 	orr.w	r2, r2, #1
 8004f10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f12:	e007      	b.n	8004f24 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f042 0201 	orr.w	r2, r2, #1
 8004f22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3714      	adds	r7, #20
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bc80      	pop	{r7}
 8004f2e:	4770      	bx	lr
 8004f30:	40012c00 	.word	0x40012c00
 8004f34:	40000400 	.word	0x40000400
 8004f38:	40000800 	.word	0x40000800

08004f3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	691b      	ldr	r3, [r3, #16]
 8004f4a:	f003 0302 	and.w	r3, r3, #2
 8004f4e:	2b02      	cmp	r3, #2
 8004f50:	d122      	bne.n	8004f98 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	68db      	ldr	r3, [r3, #12]
 8004f58:	f003 0302 	and.w	r3, r3, #2
 8004f5c:	2b02      	cmp	r3, #2
 8004f5e:	d11b      	bne.n	8004f98 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f06f 0202 	mvn.w	r2, #2
 8004f68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	699b      	ldr	r3, [r3, #24]
 8004f76:	f003 0303 	and.w	r3, r3, #3
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d003      	beq.n	8004f86 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f000 f8ed 	bl	800515e <HAL_TIM_IC_CaptureCallback>
 8004f84:	e005      	b.n	8004f92 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f86:	6878      	ldr	r0, [r7, #4]
 8004f88:	f000 f8e0 	bl	800514c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f000 f8ef 	bl	8005170 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	691b      	ldr	r3, [r3, #16]
 8004f9e:	f003 0304 	and.w	r3, r3, #4
 8004fa2:	2b04      	cmp	r3, #4
 8004fa4:	d122      	bne.n	8004fec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	f003 0304 	and.w	r3, r3, #4
 8004fb0:	2b04      	cmp	r3, #4
 8004fb2:	d11b      	bne.n	8004fec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f06f 0204 	mvn.w	r2, #4
 8004fbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2202      	movs	r2, #2
 8004fc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	699b      	ldr	r3, [r3, #24]
 8004fca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d003      	beq.n	8004fda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f000 f8c3 	bl	800515e <HAL_TIM_IC_CaptureCallback>
 8004fd8:	e005      	b.n	8004fe6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 f8b6 	bl	800514c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fe0:	6878      	ldr	r0, [r7, #4]
 8004fe2:	f000 f8c5 	bl	8005170 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	691b      	ldr	r3, [r3, #16]
 8004ff2:	f003 0308 	and.w	r3, r3, #8
 8004ff6:	2b08      	cmp	r3, #8
 8004ff8:	d122      	bne.n	8005040 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	f003 0308 	and.w	r3, r3, #8
 8005004:	2b08      	cmp	r3, #8
 8005006:	d11b      	bne.n	8005040 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f06f 0208 	mvn.w	r2, #8
 8005010:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2204      	movs	r2, #4
 8005016:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	69db      	ldr	r3, [r3, #28]
 800501e:	f003 0303 	and.w	r3, r3, #3
 8005022:	2b00      	cmp	r3, #0
 8005024:	d003      	beq.n	800502e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f000 f899 	bl	800515e <HAL_TIM_IC_CaptureCallback>
 800502c:	e005      	b.n	800503a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f000 f88c 	bl	800514c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f000 f89b 	bl	8005170 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	691b      	ldr	r3, [r3, #16]
 8005046:	f003 0310 	and.w	r3, r3, #16
 800504a:	2b10      	cmp	r3, #16
 800504c:	d122      	bne.n	8005094 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	f003 0310 	and.w	r3, r3, #16
 8005058:	2b10      	cmp	r3, #16
 800505a:	d11b      	bne.n	8005094 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f06f 0210 	mvn.w	r2, #16
 8005064:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2208      	movs	r2, #8
 800506a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	69db      	ldr	r3, [r3, #28]
 8005072:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005076:	2b00      	cmp	r3, #0
 8005078:	d003      	beq.n	8005082 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f000 f86f 	bl	800515e <HAL_TIM_IC_CaptureCallback>
 8005080:	e005      	b.n	800508e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 f862 	bl	800514c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f000 f871 	bl	8005170 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	691b      	ldr	r3, [r3, #16]
 800509a:	f003 0301 	and.w	r3, r3, #1
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d10e      	bne.n	80050c0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	f003 0301 	and.w	r3, r3, #1
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d107      	bne.n	80050c0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f06f 0201 	mvn.w	r2, #1
 80050b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f7fb fc72 	bl	80009a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	691b      	ldr	r3, [r3, #16]
 80050c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050ca:	2b80      	cmp	r3, #128	; 0x80
 80050cc:	d10e      	bne.n	80050ec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050d8:	2b80      	cmp	r3, #128	; 0x80
 80050da:	d107      	bne.n	80050ec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80050e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f000 f8bf 	bl	800526a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	691b      	ldr	r3, [r3, #16]
 80050f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050f6:	2b40      	cmp	r3, #64	; 0x40
 80050f8:	d10e      	bne.n	8005118 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	68db      	ldr	r3, [r3, #12]
 8005100:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005104:	2b40      	cmp	r3, #64	; 0x40
 8005106:	d107      	bne.n	8005118 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005110:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f000 f835 	bl	8005182 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	691b      	ldr	r3, [r3, #16]
 800511e:	f003 0320 	and.w	r3, r3, #32
 8005122:	2b20      	cmp	r3, #32
 8005124:	d10e      	bne.n	8005144 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	f003 0320 	and.w	r3, r3, #32
 8005130:	2b20      	cmp	r3, #32
 8005132:	d107      	bne.n	8005144 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f06f 0220 	mvn.w	r2, #32
 800513c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f000 f88a 	bl	8005258 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005144:	bf00      	nop
 8005146:	3708      	adds	r7, #8
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}

0800514c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800514c:	b480      	push	{r7}
 800514e:	b083      	sub	sp, #12
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005154:	bf00      	nop
 8005156:	370c      	adds	r7, #12
 8005158:	46bd      	mov	sp, r7
 800515a:	bc80      	pop	{r7}
 800515c:	4770      	bx	lr

0800515e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800515e:	b480      	push	{r7}
 8005160:	b083      	sub	sp, #12
 8005162:	af00      	add	r7, sp, #0
 8005164:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005166:	bf00      	nop
 8005168:	370c      	adds	r7, #12
 800516a:	46bd      	mov	sp, r7
 800516c:	bc80      	pop	{r7}
 800516e:	4770      	bx	lr

08005170 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005170:	b480      	push	{r7}
 8005172:	b083      	sub	sp, #12
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005178:	bf00      	nop
 800517a:	370c      	adds	r7, #12
 800517c:	46bd      	mov	sp, r7
 800517e:	bc80      	pop	{r7}
 8005180:	4770      	bx	lr

08005182 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005182:	b480      	push	{r7}
 8005184:	b083      	sub	sp, #12
 8005186:	af00      	add	r7, sp, #0
 8005188:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800518a:	bf00      	nop
 800518c:	370c      	adds	r7, #12
 800518e:	46bd      	mov	sp, r7
 8005190:	bc80      	pop	{r7}
 8005192:	4770      	bx	lr

08005194 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005194:	b480      	push	{r7}
 8005196:	b085      	sub	sp, #20
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	4a29      	ldr	r2, [pc, #164]	; (800524c <TIM_Base_SetConfig+0xb8>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d00b      	beq.n	80051c4 <TIM_Base_SetConfig+0x30>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051b2:	d007      	beq.n	80051c4 <TIM_Base_SetConfig+0x30>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a26      	ldr	r2, [pc, #152]	; (8005250 <TIM_Base_SetConfig+0xbc>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d003      	beq.n	80051c4 <TIM_Base_SetConfig+0x30>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4a25      	ldr	r2, [pc, #148]	; (8005254 <TIM_Base_SetConfig+0xc0>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d108      	bne.n	80051d6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	68fa      	ldr	r2, [r7, #12]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a1c      	ldr	r2, [pc, #112]	; (800524c <TIM_Base_SetConfig+0xb8>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d00b      	beq.n	80051f6 <TIM_Base_SetConfig+0x62>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051e4:	d007      	beq.n	80051f6 <TIM_Base_SetConfig+0x62>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a19      	ldr	r2, [pc, #100]	; (8005250 <TIM_Base_SetConfig+0xbc>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d003      	beq.n	80051f6 <TIM_Base_SetConfig+0x62>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a18      	ldr	r2, [pc, #96]	; (8005254 <TIM_Base_SetConfig+0xc0>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d108      	bne.n	8005208 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	68fa      	ldr	r2, [r7, #12]
 8005204:	4313      	orrs	r3, r2
 8005206:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	695b      	ldr	r3, [r3, #20]
 8005212:	4313      	orrs	r3, r2
 8005214:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	68fa      	ldr	r2, [r7, #12]
 800521a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	689a      	ldr	r2, [r3, #8]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	4a07      	ldr	r2, [pc, #28]	; (800524c <TIM_Base_SetConfig+0xb8>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d103      	bne.n	800523c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	691a      	ldr	r2, [r3, #16]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2201      	movs	r2, #1
 8005240:	615a      	str	r2, [r3, #20]
}
 8005242:	bf00      	nop
 8005244:	3714      	adds	r7, #20
 8005246:	46bd      	mov	sp, r7
 8005248:	bc80      	pop	{r7}
 800524a:	4770      	bx	lr
 800524c:	40012c00 	.word	0x40012c00
 8005250:	40000400 	.word	0x40000400
 8005254:	40000800 	.word	0x40000800

08005258 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005258:	b480      	push	{r7}
 800525a:	b083      	sub	sp, #12
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005260:	bf00      	nop
 8005262:	370c      	adds	r7, #12
 8005264:	46bd      	mov	sp, r7
 8005266:	bc80      	pop	{r7}
 8005268:	4770      	bx	lr

0800526a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800526a:	b480      	push	{r7}
 800526c:	b083      	sub	sp, #12
 800526e:	af00      	add	r7, sp, #0
 8005270:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005272:	bf00      	nop
 8005274:	370c      	adds	r7, #12
 8005276:	46bd      	mov	sp, r7
 8005278:	bc80      	pop	{r7}
 800527a:	4770      	bx	lr

0800527c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b082      	sub	sp, #8
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d101      	bne.n	800528e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	e03f      	b.n	800530e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005294:	b2db      	uxtb	r3, r3
 8005296:	2b00      	cmp	r3, #0
 8005298:	d106      	bne.n	80052a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f7fc fac6 	bl	8001834 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2224      	movs	r2, #36	; 0x24
 80052ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	68da      	ldr	r2, [r3, #12]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80052be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f000 fb49 	bl	8005958 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	691a      	ldr	r2, [r3, #16]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80052d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	695a      	ldr	r2, [r3, #20]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80052e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	68da      	ldr	r2, [r3, #12]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80052f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2200      	movs	r2, #0
 80052fa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2220      	movs	r2, #32
 8005300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2220      	movs	r2, #32
 8005308:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800530c:	2300      	movs	r3, #0
}
 800530e:	4618      	mov	r0, r3
 8005310:	3708      	adds	r7, #8
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}
	...

08005318 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b08a      	sub	sp, #40	; 0x28
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68db      	ldr	r3, [r3, #12]
 800532e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	695b      	ldr	r3, [r3, #20]
 8005336:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005338:	2300      	movs	r3, #0
 800533a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800533c:	2300      	movs	r3, #0
 800533e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005342:	f003 030f 	and.w	r3, r3, #15
 8005346:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005348:	69bb      	ldr	r3, [r7, #24]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d10d      	bne.n	800536a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800534e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005350:	f003 0320 	and.w	r3, r3, #32
 8005354:	2b00      	cmp	r3, #0
 8005356:	d008      	beq.n	800536a <HAL_UART_IRQHandler+0x52>
 8005358:	6a3b      	ldr	r3, [r7, #32]
 800535a:	f003 0320 	and.w	r3, r3, #32
 800535e:	2b00      	cmp	r3, #0
 8005360:	d003      	beq.n	800536a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f000 fa4f 	bl	8005806 <UART_Receive_IT>
      return;
 8005368:	e17b      	b.n	8005662 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800536a:	69bb      	ldr	r3, [r7, #24]
 800536c:	2b00      	cmp	r3, #0
 800536e:	f000 80b1 	beq.w	80054d4 <HAL_UART_IRQHandler+0x1bc>
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	f003 0301 	and.w	r3, r3, #1
 8005378:	2b00      	cmp	r3, #0
 800537a:	d105      	bne.n	8005388 <HAL_UART_IRQHandler+0x70>
 800537c:	6a3b      	ldr	r3, [r7, #32]
 800537e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005382:	2b00      	cmp	r3, #0
 8005384:	f000 80a6 	beq.w	80054d4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800538a:	f003 0301 	and.w	r3, r3, #1
 800538e:	2b00      	cmp	r3, #0
 8005390:	d00a      	beq.n	80053a8 <HAL_UART_IRQHandler+0x90>
 8005392:	6a3b      	ldr	r3, [r7, #32]
 8005394:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005398:	2b00      	cmp	r3, #0
 800539a:	d005      	beq.n	80053a8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a0:	f043 0201 	orr.w	r2, r3, #1
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053aa:	f003 0304 	and.w	r3, r3, #4
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d00a      	beq.n	80053c8 <HAL_UART_IRQHandler+0xb0>
 80053b2:	69fb      	ldr	r3, [r7, #28]
 80053b4:	f003 0301 	and.w	r3, r3, #1
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d005      	beq.n	80053c8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c0:	f043 0202 	orr.w	r2, r3, #2
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ca:	f003 0302 	and.w	r3, r3, #2
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d00a      	beq.n	80053e8 <HAL_UART_IRQHandler+0xd0>
 80053d2:	69fb      	ldr	r3, [r7, #28]
 80053d4:	f003 0301 	and.w	r3, r3, #1
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d005      	beq.n	80053e8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e0:	f043 0204 	orr.w	r2, r3, #4
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80053e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ea:	f003 0308 	and.w	r3, r3, #8
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d00f      	beq.n	8005412 <HAL_UART_IRQHandler+0xfa>
 80053f2:	6a3b      	ldr	r3, [r7, #32]
 80053f4:	f003 0320 	and.w	r3, r3, #32
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d104      	bne.n	8005406 <HAL_UART_IRQHandler+0xee>
 80053fc:	69fb      	ldr	r3, [r7, #28]
 80053fe:	f003 0301 	and.w	r3, r3, #1
 8005402:	2b00      	cmp	r3, #0
 8005404:	d005      	beq.n	8005412 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800540a:	f043 0208 	orr.w	r2, r3, #8
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005416:	2b00      	cmp	r3, #0
 8005418:	f000 811e 	beq.w	8005658 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800541c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800541e:	f003 0320 	and.w	r3, r3, #32
 8005422:	2b00      	cmp	r3, #0
 8005424:	d007      	beq.n	8005436 <HAL_UART_IRQHandler+0x11e>
 8005426:	6a3b      	ldr	r3, [r7, #32]
 8005428:	f003 0320 	and.w	r3, r3, #32
 800542c:	2b00      	cmp	r3, #0
 800542e:	d002      	beq.n	8005436 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f000 f9e8 	bl	8005806 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	695b      	ldr	r3, [r3, #20]
 800543c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005440:	2b00      	cmp	r3, #0
 8005442:	bf14      	ite	ne
 8005444:	2301      	movne	r3, #1
 8005446:	2300      	moveq	r3, #0
 8005448:	b2db      	uxtb	r3, r3
 800544a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005450:	f003 0308 	and.w	r3, r3, #8
 8005454:	2b00      	cmp	r3, #0
 8005456:	d102      	bne.n	800545e <HAL_UART_IRQHandler+0x146>
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d031      	beq.n	80054c2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f000 f92a 	bl	80056b8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	695b      	ldr	r3, [r3, #20]
 800546a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800546e:	2b00      	cmp	r3, #0
 8005470:	d023      	beq.n	80054ba <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	695a      	ldr	r2, [r3, #20]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005480:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005486:	2b00      	cmp	r3, #0
 8005488:	d013      	beq.n	80054b2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800548e:	4a76      	ldr	r2, [pc, #472]	; (8005668 <HAL_UART_IRQHandler+0x350>)
 8005490:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005496:	4618      	mov	r0, r3
 8005498:	f7fd ff9c 	bl	80033d4 <HAL_DMA_Abort_IT>
 800549c:	4603      	mov	r3, r0
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d016      	beq.n	80054d0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054a8:	687a      	ldr	r2, [r7, #4]
 80054aa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80054ac:	4610      	mov	r0, r2
 80054ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054b0:	e00e      	b.n	80054d0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 f8ec 	bl	8005690 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054b8:	e00a      	b.n	80054d0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f000 f8e8 	bl	8005690 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054c0:	e006      	b.n	80054d0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f000 f8e4 	bl	8005690 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80054ce:	e0c3      	b.n	8005658 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054d0:	bf00      	nop
    return;
 80054d2:	e0c1      	b.n	8005658 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054d8:	2b01      	cmp	r3, #1
 80054da:	f040 80a1 	bne.w	8005620 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80054de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e0:	f003 0310 	and.w	r3, r3, #16
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	f000 809b 	beq.w	8005620 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80054ea:	6a3b      	ldr	r3, [r7, #32]
 80054ec:	f003 0310 	and.w	r3, r3, #16
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	f000 8095 	beq.w	8005620 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054f6:	2300      	movs	r3, #0
 80054f8:	60fb      	str	r3, [r7, #12]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	60fb      	str	r3, [r7, #12]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	60fb      	str	r3, [r7, #12]
 800550a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	695b      	ldr	r3, [r3, #20]
 8005512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005516:	2b00      	cmp	r3, #0
 8005518:	d04e      	beq.n	80055b8 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005524:	8a3b      	ldrh	r3, [r7, #16]
 8005526:	2b00      	cmp	r3, #0
 8005528:	f000 8098 	beq.w	800565c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005530:	8a3a      	ldrh	r2, [r7, #16]
 8005532:	429a      	cmp	r2, r3
 8005534:	f080 8092 	bcs.w	800565c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	8a3a      	ldrh	r2, [r7, #16]
 800553c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005542:	699b      	ldr	r3, [r3, #24]
 8005544:	2b20      	cmp	r3, #32
 8005546:	d02b      	beq.n	80055a0 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	68da      	ldr	r2, [r3, #12]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005556:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	695a      	ldr	r2, [r3, #20]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f022 0201 	bic.w	r2, r2, #1
 8005566:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	695a      	ldr	r2, [r3, #20]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005576:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2220      	movs	r2, #32
 800557c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2200      	movs	r2, #0
 8005584:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	68da      	ldr	r2, [r3, #12]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f022 0210 	bic.w	r2, r2, #16
 8005594:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800559a:	4618      	mov	r0, r3
 800559c:	f7fd fee0 	bl	8003360 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	1ad3      	subs	r3, r2, r3
 80055ac:	b29b      	uxth	r3, r3
 80055ae:	4619      	mov	r1, r3
 80055b0:	6878      	ldr	r0, [r7, #4]
 80055b2:	f000 f876 	bl	80056a2 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80055b6:	e051      	b.n	800565c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	1ad3      	subs	r3, r2, r3
 80055c4:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d047      	beq.n	8005660 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80055d0:	8a7b      	ldrh	r3, [r7, #18]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d044      	beq.n	8005660 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	68da      	ldr	r2, [r3, #12]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80055e4:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	695a      	ldr	r2, [r3, #20]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f022 0201 	bic.w	r2, r2, #1
 80055f4:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2220      	movs	r2, #32
 80055fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2200      	movs	r2, #0
 8005602:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	68da      	ldr	r2, [r3, #12]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f022 0210 	bic.w	r2, r2, #16
 8005612:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005614:	8a7b      	ldrh	r3, [r7, #18]
 8005616:	4619      	mov	r1, r3
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f000 f842 	bl	80056a2 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800561e:	e01f      	b.n	8005660 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005622:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005626:	2b00      	cmp	r3, #0
 8005628:	d008      	beq.n	800563c <HAL_UART_IRQHandler+0x324>
 800562a:	6a3b      	ldr	r3, [r7, #32]
 800562c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005630:	2b00      	cmp	r3, #0
 8005632:	d003      	beq.n	800563c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	f000 f87f 	bl	8005738 <UART_Transmit_IT>
    return;
 800563a:	e012      	b.n	8005662 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800563c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800563e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005642:	2b00      	cmp	r3, #0
 8005644:	d00d      	beq.n	8005662 <HAL_UART_IRQHandler+0x34a>
 8005646:	6a3b      	ldr	r3, [r7, #32]
 8005648:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800564c:	2b00      	cmp	r3, #0
 800564e:	d008      	beq.n	8005662 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f000 f8c0 	bl	80057d6 <UART_EndTransmit_IT>
    return;
 8005656:	e004      	b.n	8005662 <HAL_UART_IRQHandler+0x34a>
    return;
 8005658:	bf00      	nop
 800565a:	e002      	b.n	8005662 <HAL_UART_IRQHandler+0x34a>
      return;
 800565c:	bf00      	nop
 800565e:	e000      	b.n	8005662 <HAL_UART_IRQHandler+0x34a>
      return;
 8005660:	bf00      	nop
  }
}
 8005662:	3728      	adds	r7, #40	; 0x28
 8005664:	46bd      	mov	sp, r7
 8005666:	bd80      	pop	{r7, pc}
 8005668:	08005711 	.word	0x08005711

0800566c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800566c:	b480      	push	{r7}
 800566e:	b083      	sub	sp, #12
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005674:	bf00      	nop
 8005676:	370c      	adds	r7, #12
 8005678:	46bd      	mov	sp, r7
 800567a:	bc80      	pop	{r7}
 800567c:	4770      	bx	lr

0800567e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800567e:	b480      	push	{r7}
 8005680:	b083      	sub	sp, #12
 8005682:	af00      	add	r7, sp, #0
 8005684:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005686:	bf00      	nop
 8005688:	370c      	adds	r7, #12
 800568a:	46bd      	mov	sp, r7
 800568c:	bc80      	pop	{r7}
 800568e:	4770      	bx	lr

08005690 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005690:	b480      	push	{r7}
 8005692:	b083      	sub	sp, #12
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005698:	bf00      	nop
 800569a:	370c      	adds	r7, #12
 800569c:	46bd      	mov	sp, r7
 800569e:	bc80      	pop	{r7}
 80056a0:	4770      	bx	lr

080056a2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80056a2:	b480      	push	{r7}
 80056a4:	b083      	sub	sp, #12
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
 80056aa:	460b      	mov	r3, r1
 80056ac:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80056ae:	bf00      	nop
 80056b0:	370c      	adds	r7, #12
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bc80      	pop	{r7}
 80056b6:	4770      	bx	lr

080056b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b083      	sub	sp, #12
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68da      	ldr	r2, [r3, #12]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80056ce:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	695a      	ldr	r2, [r3, #20]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f022 0201 	bic.w	r2, r2, #1
 80056de:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d107      	bne.n	80056f8 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68da      	ldr	r2, [r3, #12]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f022 0210 	bic.w	r2, r2, #16
 80056f6:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2220      	movs	r2, #32
 80056fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2200      	movs	r2, #0
 8005704:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005706:	bf00      	nop
 8005708:	370c      	adds	r7, #12
 800570a:	46bd      	mov	sp, r7
 800570c:	bc80      	pop	{r7}
 800570e:	4770      	bx	lr

08005710 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b084      	sub	sp, #16
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800571c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2200      	movs	r2, #0
 8005722:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2200      	movs	r2, #0
 8005728:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800572a:	68f8      	ldr	r0, [r7, #12]
 800572c:	f7ff ffb0 	bl	8005690 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005730:	bf00      	nop
 8005732:	3710      	adds	r7, #16
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}

08005738 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005738:	b480      	push	{r7}
 800573a:	b085      	sub	sp, #20
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005746:	b2db      	uxtb	r3, r3
 8005748:	2b21      	cmp	r3, #33	; 0x21
 800574a:	d13e      	bne.n	80057ca <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005754:	d114      	bne.n	8005780 <UART_Transmit_IT+0x48>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	691b      	ldr	r3, [r3, #16]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d110      	bne.n	8005780 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a1b      	ldr	r3, [r3, #32]
 8005762:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	881b      	ldrh	r3, [r3, #0]
 8005768:	461a      	mov	r2, r3
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005772:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6a1b      	ldr	r3, [r3, #32]
 8005778:	1c9a      	adds	r2, r3, #2
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	621a      	str	r2, [r3, #32]
 800577e:	e008      	b.n	8005792 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6a1b      	ldr	r3, [r3, #32]
 8005784:	1c59      	adds	r1, r3, #1
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	6211      	str	r1, [r2, #32]
 800578a:	781a      	ldrb	r2, [r3, #0]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005796:	b29b      	uxth	r3, r3
 8005798:	3b01      	subs	r3, #1
 800579a:	b29b      	uxth	r3, r3
 800579c:	687a      	ldr	r2, [r7, #4]
 800579e:	4619      	mov	r1, r3
 80057a0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d10f      	bne.n	80057c6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	68da      	ldr	r2, [r3, #12]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80057b4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	68da      	ldr	r2, [r3, #12]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057c4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80057c6:	2300      	movs	r3, #0
 80057c8:	e000      	b.n	80057cc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80057ca:	2302      	movs	r3, #2
  }
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3714      	adds	r7, #20
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bc80      	pop	{r7}
 80057d4:	4770      	bx	lr

080057d6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80057d6:	b580      	push	{r7, lr}
 80057d8:	b082      	sub	sp, #8
 80057da:	af00      	add	r7, sp, #0
 80057dc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	68da      	ldr	r2, [r3, #12]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057ec:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2220      	movs	r2, #32
 80057f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f7ff ff38 	bl	800566c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80057fc:	2300      	movs	r3, #0
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3708      	adds	r7, #8
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}

08005806 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005806:	b580      	push	{r7, lr}
 8005808:	b086      	sub	sp, #24
 800580a:	af00      	add	r7, sp, #0
 800580c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005814:	b2db      	uxtb	r3, r3
 8005816:	2b22      	cmp	r3, #34	; 0x22
 8005818:	f040 8099 	bne.w	800594e <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005824:	d117      	bne.n	8005856 <UART_Receive_IT+0x50>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	691b      	ldr	r3, [r3, #16]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d113      	bne.n	8005856 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800582e:	2300      	movs	r3, #0
 8005830:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005836:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	b29b      	uxth	r3, r3
 8005840:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005844:	b29a      	uxth	r2, r3
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800584e:	1c9a      	adds	r2, r3, #2
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	629a      	str	r2, [r3, #40]	; 0x28
 8005854:	e026      	b.n	80058a4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800585a:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800585c:	2300      	movs	r3, #0
 800585e:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005868:	d007      	beq.n	800587a <UART_Receive_IT+0x74>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d10a      	bne.n	8005888 <UART_Receive_IT+0x82>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	691b      	ldr	r3, [r3, #16]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d106      	bne.n	8005888 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	b2da      	uxtb	r2, r3
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	701a      	strb	r2, [r3, #0]
 8005886:	e008      	b.n	800589a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	b2db      	uxtb	r3, r3
 8005890:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005894:	b2da      	uxtb	r2, r3
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800589e:	1c5a      	adds	r2, r3, #1
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058a8:	b29b      	uxth	r3, r3
 80058aa:	3b01      	subs	r3, #1
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	687a      	ldr	r2, [r7, #4]
 80058b0:	4619      	mov	r1, r3
 80058b2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d148      	bne.n	800594a <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	68da      	ldr	r2, [r3, #12]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f022 0220 	bic.w	r2, r2, #32
 80058c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	68da      	ldr	r2, [r3, #12]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80058d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	695a      	ldr	r2, [r3, #20]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f022 0201 	bic.w	r2, r2, #1
 80058e6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2220      	movs	r2, #32
 80058ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d123      	bne.n	8005940 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2200      	movs	r2, #0
 80058fc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	68da      	ldr	r2, [r3, #12]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f022 0210 	bic.w	r2, r2, #16
 800590c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f003 0310 	and.w	r3, r3, #16
 8005918:	2b10      	cmp	r3, #16
 800591a:	d10a      	bne.n	8005932 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800591c:	2300      	movs	r3, #0
 800591e:	60fb      	str	r3, [r7, #12]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	60fb      	str	r3, [r7, #12]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	60fb      	str	r3, [r7, #12]
 8005930:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005936:	4619      	mov	r1, r3
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f7ff feb2 	bl	80056a2 <HAL_UARTEx_RxEventCallback>
 800593e:	e002      	b.n	8005946 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005940:	6878      	ldr	r0, [r7, #4]
 8005942:	f7ff fe9c 	bl	800567e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005946:	2300      	movs	r3, #0
 8005948:	e002      	b.n	8005950 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800594a:	2300      	movs	r3, #0
 800594c:	e000      	b.n	8005950 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800594e:	2302      	movs	r3, #2
  }
}
 8005950:	4618      	mov	r0, r3
 8005952:	3718      	adds	r7, #24
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}

08005958 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b084      	sub	sp, #16
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	691b      	ldr	r3, [r3, #16]
 8005966:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	68da      	ldr	r2, [r3, #12]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	430a      	orrs	r2, r1
 8005974:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	689a      	ldr	r2, [r3, #8]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	431a      	orrs	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	695b      	ldr	r3, [r3, #20]
 8005984:	4313      	orrs	r3, r2
 8005986:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005992:	f023 030c 	bic.w	r3, r3, #12
 8005996:	687a      	ldr	r2, [r7, #4]
 8005998:	6812      	ldr	r2, [r2, #0]
 800599a:	68b9      	ldr	r1, [r7, #8]
 800599c:	430b      	orrs	r3, r1
 800599e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	695b      	ldr	r3, [r3, #20]
 80059a6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	699a      	ldr	r2, [r3, #24]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	430a      	orrs	r2, r1
 80059b4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a2c      	ldr	r2, [pc, #176]	; (8005a6c <UART_SetConfig+0x114>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d103      	bne.n	80059c8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80059c0:	f7fe fc44 	bl	800424c <HAL_RCC_GetPCLK2Freq>
 80059c4:	60f8      	str	r0, [r7, #12]
 80059c6:	e002      	b.n	80059ce <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80059c8:	f7fe fc2c 	bl	8004224 <HAL_RCC_GetPCLK1Freq>
 80059cc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80059ce:	68fa      	ldr	r2, [r7, #12]
 80059d0:	4613      	mov	r3, r2
 80059d2:	009b      	lsls	r3, r3, #2
 80059d4:	4413      	add	r3, r2
 80059d6:	009a      	lsls	r2, r3, #2
 80059d8:	441a      	add	r2, r3
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	009b      	lsls	r3, r3, #2
 80059e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80059e4:	4a22      	ldr	r2, [pc, #136]	; (8005a70 <UART_SetConfig+0x118>)
 80059e6:	fba2 2303 	umull	r2, r3, r2, r3
 80059ea:	095b      	lsrs	r3, r3, #5
 80059ec:	0119      	lsls	r1, r3, #4
 80059ee:	68fa      	ldr	r2, [r7, #12]
 80059f0:	4613      	mov	r3, r2
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	4413      	add	r3, r2
 80059f6:	009a      	lsls	r2, r3, #2
 80059f8:	441a      	add	r2, r3
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a04:	4b1a      	ldr	r3, [pc, #104]	; (8005a70 <UART_SetConfig+0x118>)
 8005a06:	fba3 0302 	umull	r0, r3, r3, r2
 8005a0a:	095b      	lsrs	r3, r3, #5
 8005a0c:	2064      	movs	r0, #100	; 0x64
 8005a0e:	fb00 f303 	mul.w	r3, r0, r3
 8005a12:	1ad3      	subs	r3, r2, r3
 8005a14:	011b      	lsls	r3, r3, #4
 8005a16:	3332      	adds	r3, #50	; 0x32
 8005a18:	4a15      	ldr	r2, [pc, #84]	; (8005a70 <UART_SetConfig+0x118>)
 8005a1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a1e:	095b      	lsrs	r3, r3, #5
 8005a20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005a24:	4419      	add	r1, r3
 8005a26:	68fa      	ldr	r2, [r7, #12]
 8005a28:	4613      	mov	r3, r2
 8005a2a:	009b      	lsls	r3, r3, #2
 8005a2c:	4413      	add	r3, r2
 8005a2e:	009a      	lsls	r2, r3, #2
 8005a30:	441a      	add	r2, r3
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a3c:	4b0c      	ldr	r3, [pc, #48]	; (8005a70 <UART_SetConfig+0x118>)
 8005a3e:	fba3 0302 	umull	r0, r3, r3, r2
 8005a42:	095b      	lsrs	r3, r3, #5
 8005a44:	2064      	movs	r0, #100	; 0x64
 8005a46:	fb00 f303 	mul.w	r3, r0, r3
 8005a4a:	1ad3      	subs	r3, r2, r3
 8005a4c:	011b      	lsls	r3, r3, #4
 8005a4e:	3332      	adds	r3, #50	; 0x32
 8005a50:	4a07      	ldr	r2, [pc, #28]	; (8005a70 <UART_SetConfig+0x118>)
 8005a52:	fba2 2303 	umull	r2, r3, r2, r3
 8005a56:	095b      	lsrs	r3, r3, #5
 8005a58:	f003 020f 	and.w	r2, r3, #15
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	440a      	add	r2, r1
 8005a62:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005a64:	bf00      	nop
 8005a66:	3710      	adds	r7, #16
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}
 8005a6c:	40013800 	.word	0x40013800
 8005a70:	51eb851f 	.word	0x51eb851f

08005a74 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005a74:	b480      	push	{r7}
 8005a76:	b085      	sub	sp, #20
 8005a78:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a7a:	f3ef 8305 	mrs	r3, IPSR
 8005a7e:	60bb      	str	r3, [r7, #8]
  return(result);
 8005a80:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d10f      	bne.n	8005aa6 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a86:	f3ef 8310 	mrs	r3, PRIMASK
 8005a8a:	607b      	str	r3, [r7, #4]
  return(result);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d109      	bne.n	8005aa6 <osKernelInitialize+0x32>
 8005a92:	4b10      	ldr	r3, [pc, #64]	; (8005ad4 <osKernelInitialize+0x60>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	2b02      	cmp	r3, #2
 8005a98:	d109      	bne.n	8005aae <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005a9a:	f3ef 8311 	mrs	r3, BASEPRI
 8005a9e:	603b      	str	r3, [r7, #0]
  return(result);
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d003      	beq.n	8005aae <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8005aa6:	f06f 0305 	mvn.w	r3, #5
 8005aaa:	60fb      	str	r3, [r7, #12]
 8005aac:	e00c      	b.n	8005ac8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005aae:	4b09      	ldr	r3, [pc, #36]	; (8005ad4 <osKernelInitialize+0x60>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d105      	bne.n	8005ac2 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8005ab6:	4b07      	ldr	r3, [pc, #28]	; (8005ad4 <osKernelInitialize+0x60>)
 8005ab8:	2201      	movs	r2, #1
 8005aba:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005abc:	2300      	movs	r3, #0
 8005abe:	60fb      	str	r3, [r7, #12]
 8005ac0:	e002      	b.n	8005ac8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8005ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8005ac6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3714      	adds	r7, #20
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bc80      	pop	{r7}
 8005ad2:	4770      	bx	lr
 8005ad4:	20000cb0 	.word	0x20000cb0

08005ad8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ade:	f3ef 8305 	mrs	r3, IPSR
 8005ae2:	60bb      	str	r3, [r7, #8]
  return(result);
 8005ae4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d10f      	bne.n	8005b0a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005aea:	f3ef 8310 	mrs	r3, PRIMASK
 8005aee:	607b      	str	r3, [r7, #4]
  return(result);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d109      	bne.n	8005b0a <osKernelStart+0x32>
 8005af6:	4b11      	ldr	r3, [pc, #68]	; (8005b3c <osKernelStart+0x64>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	2b02      	cmp	r3, #2
 8005afc:	d109      	bne.n	8005b12 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005afe:	f3ef 8311 	mrs	r3, BASEPRI
 8005b02:	603b      	str	r3, [r7, #0]
  return(result);
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d003      	beq.n	8005b12 <osKernelStart+0x3a>
    stat = osErrorISR;
 8005b0a:	f06f 0305 	mvn.w	r3, #5
 8005b0e:	60fb      	str	r3, [r7, #12]
 8005b10:	e00e      	b.n	8005b30 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8005b12:	4b0a      	ldr	r3, [pc, #40]	; (8005b3c <osKernelStart+0x64>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d107      	bne.n	8005b2a <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8005b1a:	4b08      	ldr	r3, [pc, #32]	; (8005b3c <osKernelStart+0x64>)
 8005b1c:	2202      	movs	r2, #2
 8005b1e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8005b20:	f001 f84e 	bl	8006bc0 <vTaskStartScheduler>
      stat = osOK;
 8005b24:	2300      	movs	r3, #0
 8005b26:	60fb      	str	r3, [r7, #12]
 8005b28:	e002      	b.n	8005b30 <osKernelStart+0x58>
    } else {
      stat = osError;
 8005b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8005b2e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005b30:	68fb      	ldr	r3, [r7, #12]
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	3710      	adds	r7, #16
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}
 8005b3a:	bf00      	nop
 8005b3c:	20000cb0 	.word	0x20000cb0

08005b40 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b092      	sub	sp, #72	; 0x48
 8005b44:	af04      	add	r7, sp, #16
 8005b46:	60f8      	str	r0, [r7, #12]
 8005b48:	60b9      	str	r1, [r7, #8]
 8005b4a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b50:	f3ef 8305 	mrs	r3, IPSR
 8005b54:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	f040 8094 	bne.w	8005c86 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b5e:	f3ef 8310 	mrs	r3, PRIMASK
 8005b62:	623b      	str	r3, [r7, #32]
  return(result);
 8005b64:	6a3b      	ldr	r3, [r7, #32]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	f040 808d 	bne.w	8005c86 <osThreadNew+0x146>
 8005b6c:	4b48      	ldr	r3, [pc, #288]	; (8005c90 <osThreadNew+0x150>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	2b02      	cmp	r3, #2
 8005b72:	d106      	bne.n	8005b82 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005b74:	f3ef 8311 	mrs	r3, BASEPRI
 8005b78:	61fb      	str	r3, [r7, #28]
  return(result);
 8005b7a:	69fb      	ldr	r3, [r7, #28]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	f040 8082 	bne.w	8005c86 <osThreadNew+0x146>
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d07e      	beq.n	8005c86 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8005b88:	2380      	movs	r3, #128	; 0x80
 8005b8a:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8005b8c:	2318      	movs	r3, #24
 8005b8e:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8005b90:	2300      	movs	r3, #0
 8005b92:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8005b94:	f107 031b 	add.w	r3, r7, #27
 8005b98:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8005b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8005b9e:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d045      	beq.n	8005c32 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d002      	beq.n	8005bb4 <osThreadNew+0x74>
        name = attr->name;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	699b      	ldr	r3, [r3, #24]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d002      	beq.n	8005bc2 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	699b      	ldr	r3, [r3, #24]
 8005bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d008      	beq.n	8005bda <osThreadNew+0x9a>
 8005bc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bca:	2b38      	cmp	r3, #56	; 0x38
 8005bcc:	d805      	bhi.n	8005bda <osThreadNew+0x9a>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	f003 0301 	and.w	r3, r3, #1
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d001      	beq.n	8005bde <osThreadNew+0x9e>
        return (NULL);
 8005bda:	2300      	movs	r3, #0
 8005bdc:	e054      	b.n	8005c88 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	695b      	ldr	r3, [r3, #20]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d003      	beq.n	8005bee <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	695b      	ldr	r3, [r3, #20]
 8005bea:	089b      	lsrs	r3, r3, #2
 8005bec:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d00e      	beq.n	8005c14 <osThreadNew+0xd4>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	68db      	ldr	r3, [r3, #12]
 8005bfa:	2bbb      	cmp	r3, #187	; 0xbb
 8005bfc:	d90a      	bls.n	8005c14 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d006      	beq.n	8005c14 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	695b      	ldr	r3, [r3, #20]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d002      	beq.n	8005c14 <osThreadNew+0xd4>
        mem = 1;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c12:	e010      	b.n	8005c36 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d10c      	bne.n	8005c36 <osThreadNew+0xf6>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	68db      	ldr	r3, [r3, #12]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d108      	bne.n	8005c36 <osThreadNew+0xf6>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	691b      	ldr	r3, [r3, #16]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d104      	bne.n	8005c36 <osThreadNew+0xf6>
          mem = 0;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c30:	e001      	b.n	8005c36 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8005c32:	2300      	movs	r3, #0
 8005c34:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8005c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d110      	bne.n	8005c5e <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8005c40:	687a      	ldr	r2, [r7, #4]
 8005c42:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005c44:	9202      	str	r2, [sp, #8]
 8005c46:	9301      	str	r3, [sp, #4]
 8005c48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c4a:	9300      	str	r3, [sp, #0]
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c50:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005c52:	68f8      	ldr	r0, [r7, #12]
 8005c54:	f000 fde0 	bl	8006818 <xTaskCreateStatic>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	617b      	str	r3, [r7, #20]
 8005c5c:	e013      	b.n	8005c86 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8005c5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d110      	bne.n	8005c86 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c66:	b29a      	uxth	r2, r3
 8005c68:	f107 0314 	add.w	r3, r7, #20
 8005c6c:	9301      	str	r3, [sp, #4]
 8005c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c70:	9300      	str	r3, [sp, #0]
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005c76:	68f8      	ldr	r0, [r7, #12]
 8005c78:	f000 fe2a 	bl	80068d0 <xTaskCreate>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d001      	beq.n	8005c86 <osThreadNew+0x146>
          hTask = NULL;
 8005c82:	2300      	movs	r3, #0
 8005c84:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005c86:	697b      	ldr	r3, [r7, #20]
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	3738      	adds	r7, #56	; 0x38
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}
 8005c90:	20000cb0 	.word	0x20000cb0

08005c94 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b086      	sub	sp, #24
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c9c:	f3ef 8305 	mrs	r3, IPSR
 8005ca0:	613b      	str	r3, [r7, #16]
  return(result);
 8005ca2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d10f      	bne.n	8005cc8 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ca8:	f3ef 8310 	mrs	r3, PRIMASK
 8005cac:	60fb      	str	r3, [r7, #12]
  return(result);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d109      	bne.n	8005cc8 <osDelay+0x34>
 8005cb4:	4b0d      	ldr	r3, [pc, #52]	; (8005cec <osDelay+0x58>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	2b02      	cmp	r3, #2
 8005cba:	d109      	bne.n	8005cd0 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005cbc:	f3ef 8311 	mrs	r3, BASEPRI
 8005cc0:	60bb      	str	r3, [r7, #8]
  return(result);
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d003      	beq.n	8005cd0 <osDelay+0x3c>
    stat = osErrorISR;
 8005cc8:	f06f 0305 	mvn.w	r3, #5
 8005ccc:	617b      	str	r3, [r7, #20]
 8005cce:	e007      	b.n	8005ce0 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d002      	beq.n	8005ce0 <osDelay+0x4c>
      vTaskDelay(ticks);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f000 ff3c 	bl	8006b58 <vTaskDelay>
    }
  }

  return (stat);
 8005ce0:	697b      	ldr	r3, [r7, #20]
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3718      	adds	r7, #24
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	20000cb0 	.word	0x20000cb0

08005cf0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005cf0:	b480      	push	{r7}
 8005cf2:	b085      	sub	sp, #20
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	60f8      	str	r0, [r7, #12]
 8005cf8:	60b9      	str	r1, [r7, #8]
 8005cfa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	4a06      	ldr	r2, [pc, #24]	; (8005d18 <vApplicationGetIdleTaskMemory+0x28>)
 8005d00:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	4a05      	ldr	r2, [pc, #20]	; (8005d1c <vApplicationGetIdleTaskMemory+0x2c>)
 8005d06:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2280      	movs	r2, #128	; 0x80
 8005d0c:	601a      	str	r2, [r3, #0]
}
 8005d0e:	bf00      	nop
 8005d10:	3714      	adds	r7, #20
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bc80      	pop	{r7}
 8005d16:	4770      	bx	lr
 8005d18:	20000cb4 	.word	0x20000cb4
 8005d1c:	20000d70 	.word	0x20000d70

08005d20 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005d20:	b480      	push	{r7}
 8005d22:	b085      	sub	sp, #20
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	60f8      	str	r0, [r7, #12]
 8005d28:	60b9      	str	r1, [r7, #8]
 8005d2a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	4a07      	ldr	r2, [pc, #28]	; (8005d4c <vApplicationGetTimerTaskMemory+0x2c>)
 8005d30:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	4a06      	ldr	r2, [pc, #24]	; (8005d50 <vApplicationGetTimerTaskMemory+0x30>)
 8005d36:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005d3e:	601a      	str	r2, [r3, #0]
}
 8005d40:	bf00      	nop
 8005d42:	3714      	adds	r7, #20
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bc80      	pop	{r7}
 8005d48:	4770      	bx	lr
 8005d4a:	bf00      	nop
 8005d4c:	20000f70 	.word	0x20000f70
 8005d50:	2000102c 	.word	0x2000102c

08005d54 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005d54:	b480      	push	{r7}
 8005d56:	b083      	sub	sp, #12
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	f103 0208 	add.w	r2, r3, #8
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	f04f 32ff 	mov.w	r2, #4294967295
 8005d6c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f103 0208 	add.w	r2, r3, #8
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f103 0208 	add.w	r2, r3, #8
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2200      	movs	r2, #0
 8005d86:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005d88:	bf00      	nop
 8005d8a:	370c      	adds	r7, #12
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bc80      	pop	{r7}
 8005d90:	4770      	bx	lr

08005d92 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005d92:	b480      	push	{r7}
 8005d94:	b083      	sub	sp, #12
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005da0:	bf00      	nop
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bc80      	pop	{r7}
 8005da8:	4770      	bx	lr

08005daa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005daa:	b480      	push	{r7}
 8005dac:	b085      	sub	sp, #20
 8005dae:	af00      	add	r7, sp, #0
 8005db0:	6078      	str	r0, [r7, #4]
 8005db2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	68fa      	ldr	r2, [r7, #12]
 8005dbe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	689a      	ldr	r2, [r3, #8]
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	683a      	ldr	r2, [r7, #0]
 8005dce:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	683a      	ldr	r2, [r7, #0]
 8005dd4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	687a      	ldr	r2, [r7, #4]
 8005dda:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	1c5a      	adds	r2, r3, #1
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	601a      	str	r2, [r3, #0]
}
 8005de6:	bf00      	nop
 8005de8:	3714      	adds	r7, #20
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bc80      	pop	{r7}
 8005dee:	4770      	bx	lr

08005df0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005df0:	b480      	push	{r7}
 8005df2:	b085      	sub	sp, #20
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
 8005df8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e06:	d103      	bne.n	8005e10 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	691b      	ldr	r3, [r3, #16]
 8005e0c:	60fb      	str	r3, [r7, #12]
 8005e0e:	e00c      	b.n	8005e2a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	3308      	adds	r3, #8
 8005e14:	60fb      	str	r3, [r7, #12]
 8005e16:	e002      	b.n	8005e1e <vListInsert+0x2e>
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	60fb      	str	r3, [r7, #12]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68ba      	ldr	r2, [r7, #8]
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d2f6      	bcs.n	8005e18 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	685a      	ldr	r2, [r3, #4]
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	683a      	ldr	r2, [r7, #0]
 8005e38:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	68fa      	ldr	r2, [r7, #12]
 8005e3e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	683a      	ldr	r2, [r7, #0]
 8005e44:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	687a      	ldr	r2, [r7, #4]
 8005e4a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	1c5a      	adds	r2, r3, #1
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	601a      	str	r2, [r3, #0]
}
 8005e56:	bf00      	nop
 8005e58:	3714      	adds	r7, #20
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bc80      	pop	{r7}
 8005e5e:	4770      	bx	lr

08005e60 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005e60:	b480      	push	{r7}
 8005e62:	b085      	sub	sp, #20
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	691b      	ldr	r3, [r3, #16]
 8005e6c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	687a      	ldr	r2, [r7, #4]
 8005e74:	6892      	ldr	r2, [r2, #8]
 8005e76:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	687a      	ldr	r2, [r7, #4]
 8005e7e:	6852      	ldr	r2, [r2, #4]
 8005e80:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	687a      	ldr	r2, [r7, #4]
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d103      	bne.n	8005e94 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	689a      	ldr	r2, [r3, #8]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	1e5a      	subs	r2, r3, #1
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	3714      	adds	r7, #20
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bc80      	pop	{r7}
 8005eb0:	4770      	bx	lr

08005eb2 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005eb2:	b580      	push	{r7, lr}
 8005eb4:	b084      	sub	sp, #16
 8005eb6:	af00      	add	r7, sp, #0
 8005eb8:	6078      	str	r0, [r7, #4]
 8005eba:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d10a      	bne.n	8005edc <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005ec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eca:	f383 8811 	msr	BASEPRI, r3
 8005ece:	f3bf 8f6f 	isb	sy
 8005ed2:	f3bf 8f4f 	dsb	sy
 8005ed6:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005ed8:	bf00      	nop
 8005eda:	e7fe      	b.n	8005eda <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005edc:	f001 ff7e 	bl	8007ddc <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ee8:	68f9      	ldr	r1, [r7, #12]
 8005eea:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005eec:	fb01 f303 	mul.w	r3, r1, r3
 8005ef0:	441a      	add	r2, r3
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681a      	ldr	r2, [r3, #0]
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f0c:	3b01      	subs	r3, #1
 8005f0e:	68f9      	ldr	r1, [r7, #12]
 8005f10:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005f12:	fb01 f303 	mul.w	r3, r1, r3
 8005f16:	441a      	add	r2, r3
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	22ff      	movs	r2, #255	; 0xff
 8005f20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	22ff      	movs	r2, #255	; 0xff
 8005f28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d109      	bne.n	8005f46 <xQueueGenericReset+0x94>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	691b      	ldr	r3, [r3, #16]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d00f      	beq.n	8005f5a <xQueueGenericReset+0xa8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	3310      	adds	r3, #16
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f001 f8aa 	bl	8007098 <xTaskRemoveFromEventList>
 8005f44:	e009      	b.n	8005f5a <xQueueGenericReset+0xa8>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	3310      	adds	r3, #16
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f7ff ff02 	bl	8005d54 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	3324      	adds	r3, #36	; 0x24
 8005f54:	4618      	mov	r0, r3
 8005f56:	f7ff fefd 	bl	8005d54 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005f5a:	f001 ff6f 	bl	8007e3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005f5e:	2301      	movs	r3, #1
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	3710      	adds	r7, #16
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}

08005f68 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b08e      	sub	sp, #56	; 0x38
 8005f6c:	af02      	add	r7, sp, #8
 8005f6e:	60f8      	str	r0, [r7, #12]
 8005f70:	60b9      	str	r1, [r7, #8]
 8005f72:	607a      	str	r2, [r7, #4]
 8005f74:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d10a      	bne.n	8005f92 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f80:	f383 8811 	msr	BASEPRI, r3
 8005f84:	f3bf 8f6f 	isb	sy
 8005f88:	f3bf 8f4f 	dsb	sy
 8005f8c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005f8e:	bf00      	nop
 8005f90:	e7fe      	b.n	8005f90 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d10a      	bne.n	8005fae <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005f98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f9c:	f383 8811 	msr	BASEPRI, r3
 8005fa0:	f3bf 8f6f 	isb	sy
 8005fa4:	f3bf 8f4f 	dsb	sy
 8005fa8:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005faa:	bf00      	nop
 8005fac:	e7fe      	b.n	8005fac <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d002      	beq.n	8005fba <xQueueGenericCreateStatic+0x52>
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d001      	beq.n	8005fbe <xQueueGenericCreateStatic+0x56>
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e000      	b.n	8005fc0 <xQueueGenericCreateStatic+0x58>
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d10a      	bne.n	8005fda <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fc8:	f383 8811 	msr	BASEPRI, r3
 8005fcc:	f3bf 8f6f 	isb	sy
 8005fd0:	f3bf 8f4f 	dsb	sy
 8005fd4:	623b      	str	r3, [r7, #32]
}
 8005fd6:	bf00      	nop
 8005fd8:	e7fe      	b.n	8005fd8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d102      	bne.n	8005fe6 <xQueueGenericCreateStatic+0x7e>
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d101      	bne.n	8005fea <xQueueGenericCreateStatic+0x82>
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e000      	b.n	8005fec <xQueueGenericCreateStatic+0x84>
 8005fea:	2300      	movs	r3, #0
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d10a      	bne.n	8006006 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ff4:	f383 8811 	msr	BASEPRI, r3
 8005ff8:	f3bf 8f6f 	isb	sy
 8005ffc:	f3bf 8f4f 	dsb	sy
 8006000:	61fb      	str	r3, [r7, #28]
}
 8006002:	bf00      	nop
 8006004:	e7fe      	b.n	8006004 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006006:	2350      	movs	r3, #80	; 0x50
 8006008:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	2b50      	cmp	r3, #80	; 0x50
 800600e:	d00a      	beq.n	8006026 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006014:	f383 8811 	msr	BASEPRI, r3
 8006018:	f3bf 8f6f 	isb	sy
 800601c:	f3bf 8f4f 	dsb	sy
 8006020:	61bb      	str	r3, [r7, #24]
}
 8006022:	bf00      	nop
 8006024:	e7fe      	b.n	8006024 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800602a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800602c:	2b00      	cmp	r3, #0
 800602e:	d00d      	beq.n	800604c <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006032:	2201      	movs	r2, #1
 8006034:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006038:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800603c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800603e:	9300      	str	r3, [sp, #0]
 8006040:	4613      	mov	r3, r2
 8006042:	687a      	ldr	r2, [r7, #4]
 8006044:	68b9      	ldr	r1, [r7, #8]
 8006046:	68f8      	ldr	r0, [r7, #12]
 8006048:	f000 f805 	bl	8006056 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800604c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800604e:	4618      	mov	r0, r3
 8006050:	3730      	adds	r7, #48	; 0x30
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}

08006056 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006056:	b580      	push	{r7, lr}
 8006058:	b084      	sub	sp, #16
 800605a:	af00      	add	r7, sp, #0
 800605c:	60f8      	str	r0, [r7, #12]
 800605e:	60b9      	str	r1, [r7, #8]
 8006060:	607a      	str	r2, [r7, #4]
 8006062:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d103      	bne.n	8006072 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800606a:	69bb      	ldr	r3, [r7, #24]
 800606c:	69ba      	ldr	r2, [r7, #24]
 800606e:	601a      	str	r2, [r3, #0]
 8006070:	e002      	b.n	8006078 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006072:	69bb      	ldr	r3, [r7, #24]
 8006074:	687a      	ldr	r2, [r7, #4]
 8006076:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006078:	69bb      	ldr	r3, [r7, #24]
 800607a:	68fa      	ldr	r2, [r7, #12]
 800607c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800607e:	69bb      	ldr	r3, [r7, #24]
 8006080:	68ba      	ldr	r2, [r7, #8]
 8006082:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006084:	2101      	movs	r1, #1
 8006086:	69b8      	ldr	r0, [r7, #24]
 8006088:	f7ff ff13 	bl	8005eb2 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800608c:	69bb      	ldr	r3, [r7, #24]
 800608e:	78fa      	ldrb	r2, [r7, #3]
 8006090:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006094:	bf00      	nop
 8006096:	3710      	adds	r7, #16
 8006098:	46bd      	mov	sp, r7
 800609a:	bd80      	pop	{r7, pc}

0800609c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b08e      	sub	sp, #56	; 0x38
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	60f8      	str	r0, [r7, #12]
 80060a4:	60b9      	str	r1, [r7, #8]
 80060a6:	607a      	str	r2, [r7, #4]
 80060a8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80060aa:	2300      	movs	r3, #0
 80060ac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80060b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d10a      	bne.n	80060ce <xQueueGenericSend+0x32>
	__asm volatile
 80060b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060bc:	f383 8811 	msr	BASEPRI, r3
 80060c0:	f3bf 8f6f 	isb	sy
 80060c4:	f3bf 8f4f 	dsb	sy
 80060c8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80060ca:	bf00      	nop
 80060cc:	e7fe      	b.n	80060cc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d103      	bne.n	80060dc <xQueueGenericSend+0x40>
 80060d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d101      	bne.n	80060e0 <xQueueGenericSend+0x44>
 80060dc:	2301      	movs	r3, #1
 80060de:	e000      	b.n	80060e2 <xQueueGenericSend+0x46>
 80060e0:	2300      	movs	r3, #0
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d10a      	bne.n	80060fc <xQueueGenericSend+0x60>
	__asm volatile
 80060e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060ea:	f383 8811 	msr	BASEPRI, r3
 80060ee:	f3bf 8f6f 	isb	sy
 80060f2:	f3bf 8f4f 	dsb	sy
 80060f6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80060f8:	bf00      	nop
 80060fa:	e7fe      	b.n	80060fa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	2b02      	cmp	r3, #2
 8006100:	d103      	bne.n	800610a <xQueueGenericSend+0x6e>
 8006102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006106:	2b01      	cmp	r3, #1
 8006108:	d101      	bne.n	800610e <xQueueGenericSend+0x72>
 800610a:	2301      	movs	r3, #1
 800610c:	e000      	b.n	8006110 <xQueueGenericSend+0x74>
 800610e:	2300      	movs	r3, #0
 8006110:	2b00      	cmp	r3, #0
 8006112:	d10a      	bne.n	800612a <xQueueGenericSend+0x8e>
	__asm volatile
 8006114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006118:	f383 8811 	msr	BASEPRI, r3
 800611c:	f3bf 8f6f 	isb	sy
 8006120:	f3bf 8f4f 	dsb	sy
 8006124:	623b      	str	r3, [r7, #32]
}
 8006126:	bf00      	nop
 8006128:	e7fe      	b.n	8006128 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800612a:	f001 f975 	bl	8007418 <xTaskGetSchedulerState>
 800612e:	4603      	mov	r3, r0
 8006130:	2b00      	cmp	r3, #0
 8006132:	d102      	bne.n	800613a <xQueueGenericSend+0x9e>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d101      	bne.n	800613e <xQueueGenericSend+0xa2>
 800613a:	2301      	movs	r3, #1
 800613c:	e000      	b.n	8006140 <xQueueGenericSend+0xa4>
 800613e:	2300      	movs	r3, #0
 8006140:	2b00      	cmp	r3, #0
 8006142:	d10a      	bne.n	800615a <xQueueGenericSend+0xbe>
	__asm volatile
 8006144:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006148:	f383 8811 	msr	BASEPRI, r3
 800614c:	f3bf 8f6f 	isb	sy
 8006150:	f3bf 8f4f 	dsb	sy
 8006154:	61fb      	str	r3, [r7, #28]
}
 8006156:	bf00      	nop
 8006158:	e7fe      	b.n	8006158 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800615a:	f001 fe3f 	bl	8007ddc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800615e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006160:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006166:	429a      	cmp	r2, r3
 8006168:	d302      	bcc.n	8006170 <xQueueGenericSend+0xd4>
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	2b02      	cmp	r3, #2
 800616e:	d112      	bne.n	8006196 <xQueueGenericSend+0xfa>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006170:	683a      	ldr	r2, [r7, #0]
 8006172:	68b9      	ldr	r1, [r7, #8]
 8006174:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006176:	f000 f9e3 	bl	8006540 <prvCopyDataToQueue>
 800617a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800617c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800617e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006180:	2b00      	cmp	r3, #0
 8006182:	d004      	beq.n	800618e <xQueueGenericSend+0xf2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006186:	3324      	adds	r3, #36	; 0x24
 8006188:	4618      	mov	r0, r3
 800618a:	f000 ff85 	bl	8007098 <xTaskRemoveFromEventList>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800618e:	f001 fe55 	bl	8007e3c <vPortExitCritical>
				return pdPASS;
 8006192:	2301      	movs	r3, #1
 8006194:	e062      	b.n	800625c <xQueueGenericSend+0x1c0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d103      	bne.n	80061a4 <xQueueGenericSend+0x108>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800619c:	f001 fe4e 	bl	8007e3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80061a0:	2300      	movs	r3, #0
 80061a2:	e05b      	b.n	800625c <xQueueGenericSend+0x1c0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80061a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d106      	bne.n	80061b8 <xQueueGenericSend+0x11c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80061aa:	f107 0314 	add.w	r3, r7, #20
 80061ae:	4618      	mov	r0, r3
 80061b0:	f000 ffd6 	bl	8007160 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80061b4:	2301      	movs	r3, #1
 80061b6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80061b8:	f001 fe40 	bl	8007e3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80061bc:	f000 fd70 	bl	8006ca0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80061c0:	f001 fe0c 	bl	8007ddc <vPortEnterCritical>
 80061c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80061ca:	b25b      	sxtb	r3, r3
 80061cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061d0:	d103      	bne.n	80061da <xQueueGenericSend+0x13e>
 80061d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061d4:	2200      	movs	r2, #0
 80061d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80061da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80061e0:	b25b      	sxtb	r3, r3
 80061e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e6:	d103      	bne.n	80061f0 <xQueueGenericSend+0x154>
 80061e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ea:	2200      	movs	r2, #0
 80061ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80061f0:	f001 fe24 	bl	8007e3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80061f4:	1d3a      	adds	r2, r7, #4
 80061f6:	f107 0314 	add.w	r3, r7, #20
 80061fa:	4611      	mov	r1, r2
 80061fc:	4618      	mov	r0, r3
 80061fe:	f000 ffc5 	bl	800718c <xTaskCheckForTimeOut>
 8006202:	4603      	mov	r3, r0
 8006204:	2b00      	cmp	r3, #0
 8006206:	d123      	bne.n	8006250 <xQueueGenericSend+0x1b4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006208:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800620a:	f000 fa91 	bl	8006730 <prvIsQueueFull>
 800620e:	4603      	mov	r3, r0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d017      	beq.n	8006244 <xQueueGenericSend+0x1a8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006216:	3310      	adds	r3, #16
 8006218:	687a      	ldr	r2, [r7, #4]
 800621a:	4611      	mov	r1, r2
 800621c:	4618      	mov	r0, r3
 800621e:	f000 feeb 	bl	8006ff8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006222:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006224:	f000 fa1c 	bl	8006660 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006228:	f000 fd48 	bl	8006cbc <xTaskResumeAll>
 800622c:	4603      	mov	r3, r0
 800622e:	2b00      	cmp	r3, #0
 8006230:	d193      	bne.n	800615a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006232:	4b0c      	ldr	r3, [pc, #48]	; (8006264 <xQueueGenericSend+0x1c8>)
 8006234:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006238:	601a      	str	r2, [r3, #0]
 800623a:	f3bf 8f4f 	dsb	sy
 800623e:	f3bf 8f6f 	isb	sy
 8006242:	e78a      	b.n	800615a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006244:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006246:	f000 fa0b 	bl	8006660 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800624a:	f000 fd37 	bl	8006cbc <xTaskResumeAll>
 800624e:	e784      	b.n	800615a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006250:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006252:	f000 fa05 	bl	8006660 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006256:	f000 fd31 	bl	8006cbc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800625a:	2300      	movs	r3, #0
		}
	}
}
 800625c:	4618      	mov	r0, r3
 800625e:	3738      	adds	r7, #56	; 0x38
 8006260:	46bd      	mov	sp, r7
 8006262:	bd80      	pop	{r7, pc}
 8006264:	e000ed04 	.word	0xe000ed04

08006268 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b08e      	sub	sp, #56	; 0x38
 800626c:	af00      	add	r7, sp, #0
 800626e:	60f8      	str	r0, [r7, #12]
 8006270:	60b9      	str	r1, [r7, #8]
 8006272:	607a      	str	r2, [r7, #4]
 8006274:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800627a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800627c:	2b00      	cmp	r3, #0
 800627e:	d10a      	bne.n	8006296 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006284:	f383 8811 	msr	BASEPRI, r3
 8006288:	f3bf 8f6f 	isb	sy
 800628c:	f3bf 8f4f 	dsb	sy
 8006290:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006292:	bf00      	nop
 8006294:	e7fe      	b.n	8006294 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d103      	bne.n	80062a4 <xQueueGenericSendFromISR+0x3c>
 800629c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800629e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d101      	bne.n	80062a8 <xQueueGenericSendFromISR+0x40>
 80062a4:	2301      	movs	r3, #1
 80062a6:	e000      	b.n	80062aa <xQueueGenericSendFromISR+0x42>
 80062a8:	2300      	movs	r3, #0
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d10a      	bne.n	80062c4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80062ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062b2:	f383 8811 	msr	BASEPRI, r3
 80062b6:	f3bf 8f6f 	isb	sy
 80062ba:	f3bf 8f4f 	dsb	sy
 80062be:	623b      	str	r3, [r7, #32]
}
 80062c0:	bf00      	nop
 80062c2:	e7fe      	b.n	80062c2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	2b02      	cmp	r3, #2
 80062c8:	d103      	bne.n	80062d2 <xQueueGenericSendFromISR+0x6a>
 80062ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062ce:	2b01      	cmp	r3, #1
 80062d0:	d101      	bne.n	80062d6 <xQueueGenericSendFromISR+0x6e>
 80062d2:	2301      	movs	r3, #1
 80062d4:	e000      	b.n	80062d8 <xQueueGenericSendFromISR+0x70>
 80062d6:	2300      	movs	r3, #0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d10a      	bne.n	80062f2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80062dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062e0:	f383 8811 	msr	BASEPRI, r3
 80062e4:	f3bf 8f6f 	isb	sy
 80062e8:	f3bf 8f4f 	dsb	sy
 80062ec:	61fb      	str	r3, [r7, #28]
}
 80062ee:	bf00      	nop
 80062f0:	e7fe      	b.n	80062f0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80062f2:	f001 fe35 	bl	8007f60 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80062f6:	f3ef 8211 	mrs	r2, BASEPRI
 80062fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062fe:	f383 8811 	msr	BASEPRI, r3
 8006302:	f3bf 8f6f 	isb	sy
 8006306:	f3bf 8f4f 	dsb	sy
 800630a:	61ba      	str	r2, [r7, #24]
 800630c:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800630e:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006310:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006314:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006318:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800631a:	429a      	cmp	r2, r3
 800631c:	d302      	bcc.n	8006324 <xQueueGenericSendFromISR+0xbc>
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	2b02      	cmp	r3, #2
 8006322:	d12c      	bne.n	800637e <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006326:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800632a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800632e:	683a      	ldr	r2, [r7, #0]
 8006330:	68b9      	ldr	r1, [r7, #8]
 8006332:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006334:	f000 f904 	bl	8006540 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006338:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800633c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006340:	d112      	bne.n	8006368 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006346:	2b00      	cmp	r3, #0
 8006348:	d016      	beq.n	8006378 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800634a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800634c:	3324      	adds	r3, #36	; 0x24
 800634e:	4618      	mov	r0, r3
 8006350:	f000 fea2 	bl	8007098 <xTaskRemoveFromEventList>
 8006354:	4603      	mov	r3, r0
 8006356:	2b00      	cmp	r3, #0
 8006358:	d00e      	beq.n	8006378 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d00b      	beq.n	8006378 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2201      	movs	r2, #1
 8006364:	601a      	str	r2, [r3, #0]
 8006366:	e007      	b.n	8006378 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006368:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800636c:	3301      	adds	r3, #1
 800636e:	b2db      	uxtb	r3, r3
 8006370:	b25a      	sxtb	r2, r3
 8006372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006374:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006378:	2301      	movs	r3, #1
 800637a:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800637c:	e001      	b.n	8006382 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800637e:	2300      	movs	r3, #0
 8006380:	637b      	str	r3, [r7, #52]	; 0x34
 8006382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006384:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800638c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800638e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006390:	4618      	mov	r0, r3
 8006392:	3738      	adds	r7, #56	; 0x38
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}

08006398 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b08c      	sub	sp, #48	; 0x30
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80063a4:	2300      	movs	r3, #0
 80063a6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80063ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d10a      	bne.n	80063c8 <xQueueReceive+0x30>
	__asm volatile
 80063b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063b6:	f383 8811 	msr	BASEPRI, r3
 80063ba:	f3bf 8f6f 	isb	sy
 80063be:	f3bf 8f4f 	dsb	sy
 80063c2:	623b      	str	r3, [r7, #32]
}
 80063c4:	bf00      	nop
 80063c6:	e7fe      	b.n	80063c6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d103      	bne.n	80063d6 <xQueueReceive+0x3e>
 80063ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d101      	bne.n	80063da <xQueueReceive+0x42>
 80063d6:	2301      	movs	r3, #1
 80063d8:	e000      	b.n	80063dc <xQueueReceive+0x44>
 80063da:	2300      	movs	r3, #0
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d10a      	bne.n	80063f6 <xQueueReceive+0x5e>
	__asm volatile
 80063e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063e4:	f383 8811 	msr	BASEPRI, r3
 80063e8:	f3bf 8f6f 	isb	sy
 80063ec:	f3bf 8f4f 	dsb	sy
 80063f0:	61fb      	str	r3, [r7, #28]
}
 80063f2:	bf00      	nop
 80063f4:	e7fe      	b.n	80063f4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80063f6:	f001 f80f 	bl	8007418 <xTaskGetSchedulerState>
 80063fa:	4603      	mov	r3, r0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d102      	bne.n	8006406 <xQueueReceive+0x6e>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d101      	bne.n	800640a <xQueueReceive+0x72>
 8006406:	2301      	movs	r3, #1
 8006408:	e000      	b.n	800640c <xQueueReceive+0x74>
 800640a:	2300      	movs	r3, #0
 800640c:	2b00      	cmp	r3, #0
 800640e:	d10a      	bne.n	8006426 <xQueueReceive+0x8e>
	__asm volatile
 8006410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006414:	f383 8811 	msr	BASEPRI, r3
 8006418:	f3bf 8f6f 	isb	sy
 800641c:	f3bf 8f4f 	dsb	sy
 8006420:	61bb      	str	r3, [r7, #24]
}
 8006422:	bf00      	nop
 8006424:	e7fe      	b.n	8006424 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8006426:	f001 fcd9 	bl	8007ddc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800642a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800642c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800642e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006432:	2b00      	cmp	r3, #0
 8006434:	d014      	beq.n	8006460 <xQueueReceive+0xc8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006436:	68b9      	ldr	r1, [r7, #8]
 8006438:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800643a:	f000 f8eb 	bl	8006614 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800643e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006440:	1e5a      	subs	r2, r3, #1
 8006442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006444:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006448:	691b      	ldr	r3, [r3, #16]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d004      	beq.n	8006458 <xQueueReceive+0xc0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800644e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006450:	3310      	adds	r3, #16
 8006452:	4618      	mov	r0, r3
 8006454:	f000 fe20 	bl	8007098 <xTaskRemoveFromEventList>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006458:	f001 fcf0 	bl	8007e3c <vPortExitCritical>
				return pdPASS;
 800645c:	2301      	movs	r3, #1
 800645e:	e069      	b.n	8006534 <xQueueReceive+0x19c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d103      	bne.n	800646e <xQueueReceive+0xd6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006466:	f001 fce9 	bl	8007e3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800646a:	2300      	movs	r3, #0
 800646c:	e062      	b.n	8006534 <xQueueReceive+0x19c>
				}
				else if( xEntryTimeSet == pdFALSE )
 800646e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006470:	2b00      	cmp	r3, #0
 8006472:	d106      	bne.n	8006482 <xQueueReceive+0xea>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006474:	f107 0310 	add.w	r3, r7, #16
 8006478:	4618      	mov	r0, r3
 800647a:	f000 fe71 	bl	8007160 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800647e:	2301      	movs	r3, #1
 8006480:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006482:	f001 fcdb 	bl	8007e3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006486:	f000 fc0b 	bl	8006ca0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800648a:	f001 fca7 	bl	8007ddc <vPortEnterCritical>
 800648e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006490:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006494:	b25b      	sxtb	r3, r3
 8006496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800649a:	d103      	bne.n	80064a4 <xQueueReceive+0x10c>
 800649c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800649e:	2200      	movs	r2, #0
 80064a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80064aa:	b25b      	sxtb	r3, r3
 80064ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064b0:	d103      	bne.n	80064ba <xQueueReceive+0x122>
 80064b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064b4:	2200      	movs	r2, #0
 80064b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80064ba:	f001 fcbf 	bl	8007e3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80064be:	1d3a      	adds	r2, r7, #4
 80064c0:	f107 0310 	add.w	r3, r7, #16
 80064c4:	4611      	mov	r1, r2
 80064c6:	4618      	mov	r0, r3
 80064c8:	f000 fe60 	bl	800718c <xTaskCheckForTimeOut>
 80064cc:	4603      	mov	r3, r0
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d123      	bne.n	800651a <xQueueReceive+0x182>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80064d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80064d4:	f000 f916 	bl	8006704 <prvIsQueueEmpty>
 80064d8:	4603      	mov	r3, r0
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d017      	beq.n	800650e <xQueueReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80064de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064e0:	3324      	adds	r3, #36	; 0x24
 80064e2:	687a      	ldr	r2, [r7, #4]
 80064e4:	4611      	mov	r1, r2
 80064e6:	4618      	mov	r0, r3
 80064e8:	f000 fd86 	bl	8006ff8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80064ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80064ee:	f000 f8b7 	bl	8006660 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80064f2:	f000 fbe3 	bl	8006cbc <xTaskResumeAll>
 80064f6:	4603      	mov	r3, r0
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d194      	bne.n	8006426 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80064fc:	4b0f      	ldr	r3, [pc, #60]	; (800653c <xQueueReceive+0x1a4>)
 80064fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006502:	601a      	str	r2, [r3, #0]
 8006504:	f3bf 8f4f 	dsb	sy
 8006508:	f3bf 8f6f 	isb	sy
 800650c:	e78b      	b.n	8006426 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800650e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006510:	f000 f8a6 	bl	8006660 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006514:	f000 fbd2 	bl	8006cbc <xTaskResumeAll>
 8006518:	e785      	b.n	8006426 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800651a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800651c:	f000 f8a0 	bl	8006660 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006520:	f000 fbcc 	bl	8006cbc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006524:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006526:	f000 f8ed 	bl	8006704 <prvIsQueueEmpty>
 800652a:	4603      	mov	r3, r0
 800652c:	2b00      	cmp	r3, #0
 800652e:	f43f af7a 	beq.w	8006426 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006532:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8006534:	4618      	mov	r0, r3
 8006536:	3730      	adds	r7, #48	; 0x30
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}
 800653c:	e000ed04 	.word	0xe000ed04

08006540 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b086      	sub	sp, #24
 8006544:	af00      	add	r7, sp, #0
 8006546:	60f8      	str	r0, [r7, #12]
 8006548:	60b9      	str	r1, [r7, #8]
 800654a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800654c:	2300      	movs	r3, #0
 800654e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006554:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800655a:	2b00      	cmp	r3, #0
 800655c:	d10d      	bne.n	800657a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d14d      	bne.n	8006602 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	4618      	mov	r0, r3
 800656c:	f000 ff72 	bl	8007454 <xTaskPriorityDisinherit>
 8006570:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2200      	movs	r2, #0
 8006576:	605a      	str	r2, [r3, #4]
 8006578:	e043      	b.n	8006602 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d119      	bne.n	80065b4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6898      	ldr	r0, [r3, #8]
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006588:	461a      	mov	r2, r3
 800658a:	68b9      	ldr	r1, [r7, #8]
 800658c:	f002 f825 	bl	80085da <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	689a      	ldr	r2, [r3, #8]
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006598:	441a      	add	r2, r3
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	689a      	ldr	r2, [r3, #8]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	429a      	cmp	r2, r3
 80065a8:	d32b      	bcc.n	8006602 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	609a      	str	r2, [r3, #8]
 80065b2:	e026      	b.n	8006602 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	68d8      	ldr	r0, [r3, #12]
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065bc:	461a      	mov	r2, r3
 80065be:	68b9      	ldr	r1, [r7, #8]
 80065c0:	f002 f80b 	bl	80085da <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	68da      	ldr	r2, [r3, #12]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065cc:	425b      	negs	r3, r3
 80065ce:	441a      	add	r2, r3
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	68da      	ldr	r2, [r3, #12]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	429a      	cmp	r2, r3
 80065de:	d207      	bcs.n	80065f0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	685a      	ldr	r2, [r3, #4]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065e8:	425b      	negs	r3, r3
 80065ea:	441a      	add	r2, r3
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2b02      	cmp	r3, #2
 80065f4:	d105      	bne.n	8006602 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d002      	beq.n	8006602 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	3b01      	subs	r3, #1
 8006600:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006602:	693b      	ldr	r3, [r7, #16]
 8006604:	1c5a      	adds	r2, r3, #1
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800660a:	697b      	ldr	r3, [r7, #20]
}
 800660c:	4618      	mov	r0, r3
 800660e:	3718      	adds	r7, #24
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}

08006614 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b082      	sub	sp, #8
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
 800661c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006622:	2b00      	cmp	r3, #0
 8006624:	d018      	beq.n	8006658 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	68da      	ldr	r2, [r3, #12]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662e:	441a      	add	r2, r3
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	68da      	ldr	r2, [r3, #12]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	429a      	cmp	r2, r3
 800663e:	d303      	bcc.n	8006648 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681a      	ldr	r2, [r3, #0]
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	68d9      	ldr	r1, [r3, #12]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006650:	461a      	mov	r2, r3
 8006652:	6838      	ldr	r0, [r7, #0]
 8006654:	f001 ffc1 	bl	80085da <memcpy>
	}
}
 8006658:	bf00      	nop
 800665a:	3708      	adds	r7, #8
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}

08006660 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b084      	sub	sp, #16
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006668:	f001 fbb8 	bl	8007ddc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006672:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006674:	e011      	b.n	800669a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800667a:	2b00      	cmp	r3, #0
 800667c:	d012      	beq.n	80066a4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	3324      	adds	r3, #36	; 0x24
 8006682:	4618      	mov	r0, r3
 8006684:	f000 fd08 	bl	8007098 <xTaskRemoveFromEventList>
 8006688:	4603      	mov	r3, r0
 800668a:	2b00      	cmp	r3, #0
 800668c:	d001      	beq.n	8006692 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800668e:	f000 fddf 	bl	8007250 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006692:	7bfb      	ldrb	r3, [r7, #15]
 8006694:	3b01      	subs	r3, #1
 8006696:	b2db      	uxtb	r3, r3
 8006698:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800669a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	dce9      	bgt.n	8006676 <prvUnlockQueue+0x16>
 80066a2:	e000      	b.n	80066a6 <prvUnlockQueue+0x46>
					break;
 80066a4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	22ff      	movs	r2, #255	; 0xff
 80066aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80066ae:	f001 fbc5 	bl	8007e3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80066b2:	f001 fb93 	bl	8007ddc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80066bc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80066be:	e011      	b.n	80066e4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	691b      	ldr	r3, [r3, #16]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d012      	beq.n	80066ee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	3310      	adds	r3, #16
 80066cc:	4618      	mov	r0, r3
 80066ce:	f000 fce3 	bl	8007098 <xTaskRemoveFromEventList>
 80066d2:	4603      	mov	r3, r0
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d001      	beq.n	80066dc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80066d8:	f000 fdba 	bl	8007250 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80066dc:	7bbb      	ldrb	r3, [r7, #14]
 80066de:	3b01      	subs	r3, #1
 80066e0:	b2db      	uxtb	r3, r3
 80066e2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80066e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	dce9      	bgt.n	80066c0 <prvUnlockQueue+0x60>
 80066ec:	e000      	b.n	80066f0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80066ee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	22ff      	movs	r2, #255	; 0xff
 80066f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80066f8:	f001 fba0 	bl	8007e3c <vPortExitCritical>
}
 80066fc:	bf00      	nop
 80066fe:	3710      	adds	r7, #16
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}

08006704 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b084      	sub	sp, #16
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800670c:	f001 fb66 	bl	8007ddc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006714:	2b00      	cmp	r3, #0
 8006716:	d102      	bne.n	800671e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006718:	2301      	movs	r3, #1
 800671a:	60fb      	str	r3, [r7, #12]
 800671c:	e001      	b.n	8006722 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800671e:	2300      	movs	r3, #0
 8006720:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006722:	f001 fb8b 	bl	8007e3c <vPortExitCritical>

	return xReturn;
 8006726:	68fb      	ldr	r3, [r7, #12]
}
 8006728:	4618      	mov	r0, r3
 800672a:	3710      	adds	r7, #16
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}

08006730 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b084      	sub	sp, #16
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006738:	f001 fb50 	bl	8007ddc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006744:	429a      	cmp	r2, r3
 8006746:	d102      	bne.n	800674e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006748:	2301      	movs	r3, #1
 800674a:	60fb      	str	r3, [r7, #12]
 800674c:	e001      	b.n	8006752 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800674e:	2300      	movs	r3, #0
 8006750:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006752:	f001 fb73 	bl	8007e3c <vPortExitCritical>

	return xReturn;
 8006756:	68fb      	ldr	r3, [r7, #12]
}
 8006758:	4618      	mov	r0, r3
 800675a:	3710      	adds	r7, #16
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}

08006760 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006760:	b480      	push	{r7}
 8006762:	b085      	sub	sp, #20
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
 8006768:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800676a:	2300      	movs	r3, #0
 800676c:	60fb      	str	r3, [r7, #12]
 800676e:	e014      	b.n	800679a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006770:	4a0e      	ldr	r2, [pc, #56]	; (80067ac <vQueueAddToRegistry+0x4c>)
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d10b      	bne.n	8006794 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800677c:	490b      	ldr	r1, [pc, #44]	; (80067ac <vQueueAddToRegistry+0x4c>)
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	683a      	ldr	r2, [r7, #0]
 8006782:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006786:	4a09      	ldr	r2, [pc, #36]	; (80067ac <vQueueAddToRegistry+0x4c>)
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	00db      	lsls	r3, r3, #3
 800678c:	4413      	add	r3, r2
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006792:	e006      	b.n	80067a2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	3301      	adds	r3, #1
 8006798:	60fb      	str	r3, [r7, #12]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2b07      	cmp	r3, #7
 800679e:	d9e7      	bls.n	8006770 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80067a0:	bf00      	nop
 80067a2:	bf00      	nop
 80067a4:	3714      	adds	r7, #20
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bc80      	pop	{r7}
 80067aa:	4770      	bx	lr
 80067ac:	2000142c 	.word	0x2000142c

080067b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b086      	sub	sp, #24
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	60f8      	str	r0, [r7, #12]
 80067b8:	60b9      	str	r1, [r7, #8]
 80067ba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80067c0:	f001 fb0c 	bl	8007ddc <vPortEnterCritical>
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80067ca:	b25b      	sxtb	r3, r3
 80067cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067d0:	d103      	bne.n	80067da <vQueueWaitForMessageRestricted+0x2a>
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	2200      	movs	r2, #0
 80067d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80067e0:	b25b      	sxtb	r3, r3
 80067e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067e6:	d103      	bne.n	80067f0 <vQueueWaitForMessageRestricted+0x40>
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	2200      	movs	r2, #0
 80067ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80067f0:	f001 fb24 	bl	8007e3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d106      	bne.n	800680a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	3324      	adds	r3, #36	; 0x24
 8006800:	687a      	ldr	r2, [r7, #4]
 8006802:	68b9      	ldr	r1, [r7, #8]
 8006804:	4618      	mov	r0, r3
 8006806:	f000 fc1b 	bl	8007040 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800680a:	6978      	ldr	r0, [r7, #20]
 800680c:	f7ff ff28 	bl	8006660 <prvUnlockQueue>
	}
 8006810:	bf00      	nop
 8006812:	3718      	adds	r7, #24
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}

08006818 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006818:	b580      	push	{r7, lr}
 800681a:	b08e      	sub	sp, #56	; 0x38
 800681c:	af04      	add	r7, sp, #16
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	60b9      	str	r1, [r7, #8]
 8006822:	607a      	str	r2, [r7, #4]
 8006824:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006826:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006828:	2b00      	cmp	r3, #0
 800682a:	d10a      	bne.n	8006842 <xTaskCreateStatic+0x2a>
	__asm volatile
 800682c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006830:	f383 8811 	msr	BASEPRI, r3
 8006834:	f3bf 8f6f 	isb	sy
 8006838:	f3bf 8f4f 	dsb	sy
 800683c:	623b      	str	r3, [r7, #32]
}
 800683e:	bf00      	nop
 8006840:	e7fe      	b.n	8006840 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006844:	2b00      	cmp	r3, #0
 8006846:	d10a      	bne.n	800685e <xTaskCreateStatic+0x46>
	__asm volatile
 8006848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800684c:	f383 8811 	msr	BASEPRI, r3
 8006850:	f3bf 8f6f 	isb	sy
 8006854:	f3bf 8f4f 	dsb	sy
 8006858:	61fb      	str	r3, [r7, #28]
}
 800685a:	bf00      	nop
 800685c:	e7fe      	b.n	800685c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800685e:	23bc      	movs	r3, #188	; 0xbc
 8006860:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	2bbc      	cmp	r3, #188	; 0xbc
 8006866:	d00a      	beq.n	800687e <xTaskCreateStatic+0x66>
	__asm volatile
 8006868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800686c:	f383 8811 	msr	BASEPRI, r3
 8006870:	f3bf 8f6f 	isb	sy
 8006874:	f3bf 8f4f 	dsb	sy
 8006878:	61bb      	str	r3, [r7, #24]
}
 800687a:	bf00      	nop
 800687c:	e7fe      	b.n	800687c <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800687e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006880:	2b00      	cmp	r3, #0
 8006882:	d01e      	beq.n	80068c2 <xTaskCreateStatic+0xaa>
 8006884:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006886:	2b00      	cmp	r3, #0
 8006888:	d01b      	beq.n	80068c2 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800688a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800688c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800688e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006890:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006892:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006896:	2202      	movs	r2, #2
 8006898:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800689c:	2300      	movs	r3, #0
 800689e:	9303      	str	r3, [sp, #12]
 80068a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068a2:	9302      	str	r3, [sp, #8]
 80068a4:	f107 0314 	add.w	r3, r7, #20
 80068a8:	9301      	str	r3, [sp, #4]
 80068aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ac:	9300      	str	r3, [sp, #0]
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	687a      	ldr	r2, [r7, #4]
 80068b2:	68b9      	ldr	r1, [r7, #8]
 80068b4:	68f8      	ldr	r0, [r7, #12]
 80068b6:	f000 f851 	bl	800695c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80068ba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80068bc:	f000 f8ec 	bl	8006a98 <prvAddNewTaskToReadyList>
 80068c0:	e001      	b.n	80068c6 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 80068c2:	2300      	movs	r3, #0
 80068c4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80068c6:	697b      	ldr	r3, [r7, #20]
	}
 80068c8:	4618      	mov	r0, r3
 80068ca:	3728      	adds	r7, #40	; 0x28
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bd80      	pop	{r7, pc}

080068d0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b08c      	sub	sp, #48	; 0x30
 80068d4:	af04      	add	r7, sp, #16
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	60b9      	str	r1, [r7, #8]
 80068da:	603b      	str	r3, [r7, #0]
 80068dc:	4613      	mov	r3, r2
 80068de:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068e0:	88fb      	ldrh	r3, [r7, #6]
 80068e2:	009b      	lsls	r3, r3, #2
 80068e4:	4618      	mov	r0, r3
 80068e6:	f001 fb79 	bl	8007fdc <pvPortMalloc>
 80068ea:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d00e      	beq.n	8006910 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80068f2:	20bc      	movs	r0, #188	; 0xbc
 80068f4:	f001 fb72 	bl	8007fdc <pvPortMalloc>
 80068f8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80068fa:	69fb      	ldr	r3, [r7, #28]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d003      	beq.n	8006908 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006900:	69fb      	ldr	r3, [r7, #28]
 8006902:	697a      	ldr	r2, [r7, #20]
 8006904:	631a      	str	r2, [r3, #48]	; 0x30
 8006906:	e005      	b.n	8006914 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006908:	6978      	ldr	r0, [r7, #20]
 800690a:	f001 fc2b 	bl	8008164 <vPortFree>
 800690e:	e001      	b.n	8006914 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006910:	2300      	movs	r3, #0
 8006912:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006914:	69fb      	ldr	r3, [r7, #28]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d017      	beq.n	800694a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800691a:	69fb      	ldr	r3, [r7, #28]
 800691c:	2200      	movs	r2, #0
 800691e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006922:	88fa      	ldrh	r2, [r7, #6]
 8006924:	2300      	movs	r3, #0
 8006926:	9303      	str	r3, [sp, #12]
 8006928:	69fb      	ldr	r3, [r7, #28]
 800692a:	9302      	str	r3, [sp, #8]
 800692c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800692e:	9301      	str	r3, [sp, #4]
 8006930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006932:	9300      	str	r3, [sp, #0]
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	68b9      	ldr	r1, [r7, #8]
 8006938:	68f8      	ldr	r0, [r7, #12]
 800693a:	f000 f80f 	bl	800695c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800693e:	69f8      	ldr	r0, [r7, #28]
 8006940:	f000 f8aa 	bl	8006a98 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006944:	2301      	movs	r3, #1
 8006946:	61bb      	str	r3, [r7, #24]
 8006948:	e002      	b.n	8006950 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800694a:	f04f 33ff 	mov.w	r3, #4294967295
 800694e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006950:	69bb      	ldr	r3, [r7, #24]
	}
 8006952:	4618      	mov	r0, r3
 8006954:	3720      	adds	r7, #32
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}
	...

0800695c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b088      	sub	sp, #32
 8006960:	af00      	add	r7, sp, #0
 8006962:	60f8      	str	r0, [r7, #12]
 8006964:	60b9      	str	r1, [r7, #8]
 8006966:	607a      	str	r2, [r7, #4]
 8006968:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800696a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800696c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	009b      	lsls	r3, r3, #2
 8006972:	461a      	mov	r2, r3
 8006974:	21a5      	movs	r1, #165	; 0xa5
 8006976:	f001 fe3e 	bl	80085f6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800697a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800697c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006984:	3b01      	subs	r3, #1
 8006986:	009b      	lsls	r3, r3, #2
 8006988:	4413      	add	r3, r2
 800698a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800698c:	69bb      	ldr	r3, [r7, #24]
 800698e:	f023 0307 	bic.w	r3, r3, #7
 8006992:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006994:	69bb      	ldr	r3, [r7, #24]
 8006996:	f003 0307 	and.w	r3, r3, #7
 800699a:	2b00      	cmp	r3, #0
 800699c:	d00a      	beq.n	80069b4 <prvInitialiseNewTask+0x58>
	__asm volatile
 800699e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069a2:	f383 8811 	msr	BASEPRI, r3
 80069a6:	f3bf 8f6f 	isb	sy
 80069aa:	f3bf 8f4f 	dsb	sy
 80069ae:	617b      	str	r3, [r7, #20]
}
 80069b0:	bf00      	nop
 80069b2:	e7fe      	b.n	80069b2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80069b4:	2300      	movs	r3, #0
 80069b6:	61fb      	str	r3, [r7, #28]
 80069b8:	e012      	b.n	80069e0 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80069ba:	68ba      	ldr	r2, [r7, #8]
 80069bc:	69fb      	ldr	r3, [r7, #28]
 80069be:	4413      	add	r3, r2
 80069c0:	7819      	ldrb	r1, [r3, #0]
 80069c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069c4:	69fb      	ldr	r3, [r7, #28]
 80069c6:	4413      	add	r3, r2
 80069c8:	3334      	adds	r3, #52	; 0x34
 80069ca:	460a      	mov	r2, r1
 80069cc:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80069ce:	68ba      	ldr	r2, [r7, #8]
 80069d0:	69fb      	ldr	r3, [r7, #28]
 80069d2:	4413      	add	r3, r2
 80069d4:	781b      	ldrb	r3, [r3, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d006      	beq.n	80069e8 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80069da:	69fb      	ldr	r3, [r7, #28]
 80069dc:	3301      	adds	r3, #1
 80069de:	61fb      	str	r3, [r7, #28]
 80069e0:	69fb      	ldr	r3, [r7, #28]
 80069e2:	2b0f      	cmp	r3, #15
 80069e4:	d9e9      	bls.n	80069ba <prvInitialiseNewTask+0x5e>
 80069e6:	e000      	b.n	80069ea <prvInitialiseNewTask+0x8e>
		{
			break;
 80069e8:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80069ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ec:	2200      	movs	r2, #0
 80069ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80069f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069f4:	2b37      	cmp	r3, #55	; 0x37
 80069f6:	d901      	bls.n	80069fc <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80069f8:	2337      	movs	r3, #55	; 0x37
 80069fa:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80069fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a00:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a06:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a10:	3304      	adds	r3, #4
 8006a12:	4618      	mov	r0, r3
 8006a14:	f7ff f9bd 	bl	8005d92 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006a18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a1a:	3318      	adds	r3, #24
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	f7ff f9b8 	bl	8005d92 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a26:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a2a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a30:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a36:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a42:	2200      	movs	r2, #0
 8006a44:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a4a:	3354      	adds	r3, #84	; 0x54
 8006a4c:	2260      	movs	r2, #96	; 0x60
 8006a4e:	2100      	movs	r1, #0
 8006a50:	4618      	mov	r0, r3
 8006a52:	f001 fdd0 	bl	80085f6 <memset>
 8006a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a58:	4a0c      	ldr	r2, [pc, #48]	; (8006a8c <prvInitialiseNewTask+0x130>)
 8006a5a:	659a      	str	r2, [r3, #88]	; 0x58
 8006a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a5e:	4a0c      	ldr	r2, [pc, #48]	; (8006a90 <prvInitialiseNewTask+0x134>)
 8006a60:	65da      	str	r2, [r3, #92]	; 0x5c
 8006a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a64:	4a0b      	ldr	r2, [pc, #44]	; (8006a94 <prvInitialiseNewTask+0x138>)
 8006a66:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006a68:	683a      	ldr	r2, [r7, #0]
 8006a6a:	68f9      	ldr	r1, [r7, #12]
 8006a6c:	69b8      	ldr	r0, [r7, #24]
 8006a6e:	f001 f8c5 	bl	8007bfc <pxPortInitialiseStack>
 8006a72:	4602      	mov	r2, r0
 8006a74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a76:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8006a78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d002      	beq.n	8006a84 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a82:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a84:	bf00      	nop
 8006a86:	3720      	adds	r7, #32
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	bd80      	pop	{r7, pc}
 8006a8c:	0800a3f4 	.word	0x0800a3f4
 8006a90:	0800a414 	.word	0x0800a414
 8006a94:	0800a3d4 	.word	0x0800a3d4

08006a98 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b082      	sub	sp, #8
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006aa0:	f001 f99c 	bl	8007ddc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006aa4:	4b26      	ldr	r3, [pc, #152]	; (8006b40 <prvAddNewTaskToReadyList+0xa8>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	3301      	adds	r3, #1
 8006aaa:	4a25      	ldr	r2, [pc, #148]	; (8006b40 <prvAddNewTaskToReadyList+0xa8>)
 8006aac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006aae:	4b25      	ldr	r3, [pc, #148]	; (8006b44 <prvAddNewTaskToReadyList+0xac>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d109      	bne.n	8006aca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006ab6:	4a23      	ldr	r2, [pc, #140]	; (8006b44 <prvAddNewTaskToReadyList+0xac>)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006abc:	4b20      	ldr	r3, [pc, #128]	; (8006b40 <prvAddNewTaskToReadyList+0xa8>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	2b01      	cmp	r3, #1
 8006ac2:	d110      	bne.n	8006ae6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006ac4:	f000 fbe2 	bl	800728c <prvInitialiseTaskLists>
 8006ac8:	e00d      	b.n	8006ae6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006aca:	4b1f      	ldr	r3, [pc, #124]	; (8006b48 <prvAddNewTaskToReadyList+0xb0>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d109      	bne.n	8006ae6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006ad2:	4b1c      	ldr	r3, [pc, #112]	; (8006b44 <prvAddNewTaskToReadyList+0xac>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006adc:	429a      	cmp	r2, r3
 8006ade:	d802      	bhi.n	8006ae6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006ae0:	4a18      	ldr	r2, [pc, #96]	; (8006b44 <prvAddNewTaskToReadyList+0xac>)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006ae6:	4b19      	ldr	r3, [pc, #100]	; (8006b4c <prvAddNewTaskToReadyList+0xb4>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	3301      	adds	r3, #1
 8006aec:	4a17      	ldr	r2, [pc, #92]	; (8006b4c <prvAddNewTaskToReadyList+0xb4>)
 8006aee:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006af0:	4b16      	ldr	r3, [pc, #88]	; (8006b4c <prvAddNewTaskToReadyList+0xb4>)
 8006af2:	681a      	ldr	r2, [r3, #0]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006afc:	4b14      	ldr	r3, [pc, #80]	; (8006b50 <prvAddNewTaskToReadyList+0xb8>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	429a      	cmp	r2, r3
 8006b02:	d903      	bls.n	8006b0c <prvAddNewTaskToReadyList+0x74>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b08:	4a11      	ldr	r2, [pc, #68]	; (8006b50 <prvAddNewTaskToReadyList+0xb8>)
 8006b0a:	6013      	str	r3, [r2, #0]
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b10:	4613      	mov	r3, r2
 8006b12:	009b      	lsls	r3, r3, #2
 8006b14:	4413      	add	r3, r2
 8006b16:	009b      	lsls	r3, r3, #2
 8006b18:	4a0e      	ldr	r2, [pc, #56]	; (8006b54 <prvAddNewTaskToReadyList+0xbc>)
 8006b1a:	441a      	add	r2, r3
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	3304      	adds	r3, #4
 8006b20:	4619      	mov	r1, r3
 8006b22:	4610      	mov	r0, r2
 8006b24:	f7ff f941 	bl	8005daa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006b28:	f001 f988 	bl	8007e3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006b2c:	4b06      	ldr	r3, [pc, #24]	; (8006b48 <prvAddNewTaskToReadyList+0xb0>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d001      	beq.n	8006b38 <prvAddNewTaskToReadyList+0xa0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006b34:	4b03      	ldr	r3, [pc, #12]	; (8006b44 <prvAddNewTaskToReadyList+0xac>)
 8006b36:	681b      	ldr	r3, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b38:	bf00      	nop
 8006b3a:	3708      	adds	r7, #8
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}
 8006b40:	20001940 	.word	0x20001940
 8006b44:	2000146c 	.word	0x2000146c
 8006b48:	2000194c 	.word	0x2000194c
 8006b4c:	2000195c 	.word	0x2000195c
 8006b50:	20001948 	.word	0x20001948
 8006b54:	20001470 	.word	0x20001470

08006b58 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006b60:	2300      	movs	r3, #0
 8006b62:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d017      	beq.n	8006b9a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006b6a:	4b13      	ldr	r3, [pc, #76]	; (8006bb8 <vTaskDelay+0x60>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d00a      	beq.n	8006b88 <vTaskDelay+0x30>
	__asm volatile
 8006b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b76:	f383 8811 	msr	BASEPRI, r3
 8006b7a:	f3bf 8f6f 	isb	sy
 8006b7e:	f3bf 8f4f 	dsb	sy
 8006b82:	60bb      	str	r3, [r7, #8]
}
 8006b84:	bf00      	nop
 8006b86:	e7fe      	b.n	8006b86 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006b88:	f000 f88a 	bl	8006ca0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006b8c:	2100      	movs	r1, #0
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f000 fcce 	bl	8007530 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006b94:	f000 f892 	bl	8006cbc <xTaskResumeAll>
 8006b98:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d107      	bne.n	8006bb0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006ba0:	4b06      	ldr	r3, [pc, #24]	; (8006bbc <vTaskDelay+0x64>)
 8006ba2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ba6:	601a      	str	r2, [r3, #0]
 8006ba8:	f3bf 8f4f 	dsb	sy
 8006bac:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006bb0:	bf00      	nop
 8006bb2:	3710      	adds	r7, #16
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	bd80      	pop	{r7, pc}
 8006bb8:	20001968 	.word	0x20001968
 8006bbc:	e000ed04 	.word	0xe000ed04

08006bc0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b08a      	sub	sp, #40	; 0x28
 8006bc4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006bce:	463a      	mov	r2, r7
 8006bd0:	1d39      	adds	r1, r7, #4
 8006bd2:	f107 0308 	add.w	r3, r7, #8
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f7ff f88a 	bl	8005cf0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006bdc:	6839      	ldr	r1, [r7, #0]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	68ba      	ldr	r2, [r7, #8]
 8006be2:	9202      	str	r2, [sp, #8]
 8006be4:	9301      	str	r3, [sp, #4]
 8006be6:	2300      	movs	r3, #0
 8006be8:	9300      	str	r3, [sp, #0]
 8006bea:	2300      	movs	r3, #0
 8006bec:	460a      	mov	r2, r1
 8006bee:	4924      	ldr	r1, [pc, #144]	; (8006c80 <vTaskStartScheduler+0xc0>)
 8006bf0:	4824      	ldr	r0, [pc, #144]	; (8006c84 <vTaskStartScheduler+0xc4>)
 8006bf2:	f7ff fe11 	bl	8006818 <xTaskCreateStatic>
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	4a23      	ldr	r2, [pc, #140]	; (8006c88 <vTaskStartScheduler+0xc8>)
 8006bfa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006bfc:	4b22      	ldr	r3, [pc, #136]	; (8006c88 <vTaskStartScheduler+0xc8>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d002      	beq.n	8006c0a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006c04:	2301      	movs	r3, #1
 8006c06:	617b      	str	r3, [r7, #20]
 8006c08:	e001      	b.n	8006c0e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d102      	bne.n	8006c1a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006c14:	f000 fce0 	bl	80075d8 <xTimerCreateTimerTask>
 8006c18:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	2b01      	cmp	r3, #1
 8006c1e:	d11b      	bne.n	8006c58 <vTaskStartScheduler+0x98>
	__asm volatile
 8006c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c24:	f383 8811 	msr	BASEPRI, r3
 8006c28:	f3bf 8f6f 	isb	sy
 8006c2c:	f3bf 8f4f 	dsb	sy
 8006c30:	613b      	str	r3, [r7, #16]
}
 8006c32:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006c34:	4b15      	ldr	r3, [pc, #84]	; (8006c8c <vTaskStartScheduler+0xcc>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	3354      	adds	r3, #84	; 0x54
 8006c3a:	4a15      	ldr	r2, [pc, #84]	; (8006c90 <vTaskStartScheduler+0xd0>)
 8006c3c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006c3e:	4b15      	ldr	r3, [pc, #84]	; (8006c94 <vTaskStartScheduler+0xd4>)
 8006c40:	f04f 32ff 	mov.w	r2, #4294967295
 8006c44:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006c46:	4b14      	ldr	r3, [pc, #80]	; (8006c98 <vTaskStartScheduler+0xd8>)
 8006c48:	2201      	movs	r2, #1
 8006c4a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8006c4c:	4b13      	ldr	r3, [pc, #76]	; (8006c9c <vTaskStartScheduler+0xdc>)
 8006c4e:	2200      	movs	r2, #0
 8006c50:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006c52:	f001 f851 	bl	8007cf8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006c56:	e00e      	b.n	8006c76 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c5e:	d10a      	bne.n	8006c76 <vTaskStartScheduler+0xb6>
	__asm volatile
 8006c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c64:	f383 8811 	msr	BASEPRI, r3
 8006c68:	f3bf 8f6f 	isb	sy
 8006c6c:	f3bf 8f4f 	dsb	sy
 8006c70:	60fb      	str	r3, [r7, #12]
}
 8006c72:	bf00      	nop
 8006c74:	e7fe      	b.n	8006c74 <vTaskStartScheduler+0xb4>
}
 8006c76:	bf00      	nop
 8006c78:	3718      	adds	r7, #24
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}
 8006c7e:	bf00      	nop
 8006c80:	0800a374 	.word	0x0800a374
 8006c84:	08007269 	.word	0x08007269
 8006c88:	20001964 	.word	0x20001964
 8006c8c:	2000146c 	.word	0x2000146c
 8006c90:	20000058 	.word	0x20000058
 8006c94:	20001960 	.word	0x20001960
 8006c98:	2000194c 	.word	0x2000194c
 8006c9c:	20001944 	.word	0x20001944

08006ca0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006ca4:	4b04      	ldr	r3, [pc, #16]	; (8006cb8 <vTaskSuspendAll+0x18>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	3301      	adds	r3, #1
 8006caa:	4a03      	ldr	r2, [pc, #12]	; (8006cb8 <vTaskSuspendAll+0x18>)
 8006cac:	6013      	str	r3, [r2, #0]
}
 8006cae:	bf00      	nop
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bc80      	pop	{r7}
 8006cb4:	4770      	bx	lr
 8006cb6:	bf00      	nop
 8006cb8:	20001968 	.word	0x20001968

08006cbc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b084      	sub	sp, #16
 8006cc0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006cca:	4b3c      	ldr	r3, [pc, #240]	; (8006dbc <xTaskResumeAll+0x100>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d10a      	bne.n	8006ce8 <xTaskResumeAll+0x2c>
	__asm volatile
 8006cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cd6:	f383 8811 	msr	BASEPRI, r3
 8006cda:	f3bf 8f6f 	isb	sy
 8006cde:	f3bf 8f4f 	dsb	sy
 8006ce2:	603b      	str	r3, [r7, #0]
}
 8006ce4:	bf00      	nop
 8006ce6:	e7fe      	b.n	8006ce6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006ce8:	f001 f878 	bl	8007ddc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006cec:	4b33      	ldr	r3, [pc, #204]	; (8006dbc <xTaskResumeAll+0x100>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	3b01      	subs	r3, #1
 8006cf2:	4a32      	ldr	r2, [pc, #200]	; (8006dbc <xTaskResumeAll+0x100>)
 8006cf4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006cf6:	4b31      	ldr	r3, [pc, #196]	; (8006dbc <xTaskResumeAll+0x100>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d156      	bne.n	8006dac <xTaskResumeAll+0xf0>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006cfe:	4b30      	ldr	r3, [pc, #192]	; (8006dc0 <xTaskResumeAll+0x104>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d052      	beq.n	8006dac <xTaskResumeAll+0xf0>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d06:	e02f      	b.n	8006d68 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8006d08:	4b2e      	ldr	r3, [pc, #184]	; (8006dc4 <xTaskResumeAll+0x108>)
 8006d0a:	68db      	ldr	r3, [r3, #12]
 8006d0c:	68db      	ldr	r3, [r3, #12]
 8006d0e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	3318      	adds	r3, #24
 8006d14:	4618      	mov	r0, r3
 8006d16:	f7ff f8a3 	bl	8005e60 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	3304      	adds	r3, #4
 8006d1e:	4618      	mov	r0, r3
 8006d20:	f7ff f89e 	bl	8005e60 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d28:	4b27      	ldr	r3, [pc, #156]	; (8006dc8 <xTaskResumeAll+0x10c>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d903      	bls.n	8006d38 <xTaskResumeAll+0x7c>
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d34:	4a24      	ldr	r2, [pc, #144]	; (8006dc8 <xTaskResumeAll+0x10c>)
 8006d36:	6013      	str	r3, [r2, #0]
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d3c:	4613      	mov	r3, r2
 8006d3e:	009b      	lsls	r3, r3, #2
 8006d40:	4413      	add	r3, r2
 8006d42:	009b      	lsls	r3, r3, #2
 8006d44:	4a21      	ldr	r2, [pc, #132]	; (8006dcc <xTaskResumeAll+0x110>)
 8006d46:	441a      	add	r2, r3
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	3304      	adds	r3, #4
 8006d4c:	4619      	mov	r1, r3
 8006d4e:	4610      	mov	r0, r2
 8006d50:	f7ff f82b 	bl	8005daa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d58:	4b1d      	ldr	r3, [pc, #116]	; (8006dd0 <xTaskResumeAll+0x114>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	d302      	bcc.n	8006d68 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006d62:	4b1c      	ldr	r3, [pc, #112]	; (8006dd4 <xTaskResumeAll+0x118>)
 8006d64:	2201      	movs	r2, #1
 8006d66:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d68:	4b16      	ldr	r3, [pc, #88]	; (8006dc4 <xTaskResumeAll+0x108>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d1cb      	bne.n	8006d08 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d001      	beq.n	8006d7a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006d76:	f000 fb2b 	bl	80073d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006d7a:	4b17      	ldr	r3, [pc, #92]	; (8006dd8 <xTaskResumeAll+0x11c>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	60bb      	str	r3, [r7, #8]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d010      	beq.n	8006da8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006d86:	f000 f837 	bl	8006df8 <xTaskIncrementTick>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d002      	beq.n	8006d96 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006d90:	4b10      	ldr	r3, [pc, #64]	; (8006dd4 <xTaskResumeAll+0x118>)
 8006d92:	2201      	movs	r2, #1
 8006d94:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	3b01      	subs	r3, #1
 8006d9a:	60bb      	str	r3, [r7, #8]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d1f1      	bne.n	8006d86 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8006da2:	4b0d      	ldr	r3, [pc, #52]	; (8006dd8 <xTaskResumeAll+0x11c>)
 8006da4:	2200      	movs	r2, #0
 8006da6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006da8:	4b0a      	ldr	r3, [pc, #40]	; (8006dd4 <xTaskResumeAll+0x118>)
 8006daa:	681b      	ldr	r3, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006dac:	f001 f846 	bl	8007e3c <vPortExitCritical>

	return xAlreadyYielded;
 8006db0:	687b      	ldr	r3, [r7, #4]
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	3710      	adds	r7, #16
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}
 8006dba:	bf00      	nop
 8006dbc:	20001968 	.word	0x20001968
 8006dc0:	20001940 	.word	0x20001940
 8006dc4:	20001900 	.word	0x20001900
 8006dc8:	20001948 	.word	0x20001948
 8006dcc:	20001470 	.word	0x20001470
 8006dd0:	2000146c 	.word	0x2000146c
 8006dd4:	20001954 	.word	0x20001954
 8006dd8:	20001950 	.word	0x20001950

08006ddc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b083      	sub	sp, #12
 8006de0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006de2:	4b04      	ldr	r3, [pc, #16]	; (8006df4 <xTaskGetTickCount+0x18>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006de8:	687b      	ldr	r3, [r7, #4]
}
 8006dea:	4618      	mov	r0, r3
 8006dec:	370c      	adds	r7, #12
 8006dee:	46bd      	mov	sp, r7
 8006df0:	bc80      	pop	{r7}
 8006df2:	4770      	bx	lr
 8006df4:	20001944 	.word	0x20001944

08006df8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b086      	sub	sp, #24
 8006dfc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006dfe:	2300      	movs	r3, #0
 8006e00:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e02:	4b42      	ldr	r3, [pc, #264]	; (8006f0c <xTaskIncrementTick+0x114>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d175      	bne.n	8006ef6 <xTaskIncrementTick+0xfe>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006e0a:	4b41      	ldr	r3, [pc, #260]	; (8006f10 <xTaskIncrementTick+0x118>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	3301      	adds	r3, #1
 8006e10:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006e12:	4a3f      	ldr	r2, [pc, #252]	; (8006f10 <xTaskIncrementTick+0x118>)
 8006e14:	693b      	ldr	r3, [r7, #16]
 8006e16:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d120      	bne.n	8006e60 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8006e1e:	4b3d      	ldr	r3, [pc, #244]	; (8006f14 <xTaskIncrementTick+0x11c>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d00a      	beq.n	8006e3e <xTaskIncrementTick+0x46>
	__asm volatile
 8006e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e2c:	f383 8811 	msr	BASEPRI, r3
 8006e30:	f3bf 8f6f 	isb	sy
 8006e34:	f3bf 8f4f 	dsb	sy
 8006e38:	603b      	str	r3, [r7, #0]
}
 8006e3a:	bf00      	nop
 8006e3c:	e7fe      	b.n	8006e3c <xTaskIncrementTick+0x44>
 8006e3e:	4b35      	ldr	r3, [pc, #212]	; (8006f14 <xTaskIncrementTick+0x11c>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	60fb      	str	r3, [r7, #12]
 8006e44:	4b34      	ldr	r3, [pc, #208]	; (8006f18 <xTaskIncrementTick+0x120>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a32      	ldr	r2, [pc, #200]	; (8006f14 <xTaskIncrementTick+0x11c>)
 8006e4a:	6013      	str	r3, [r2, #0]
 8006e4c:	4a32      	ldr	r2, [pc, #200]	; (8006f18 <xTaskIncrementTick+0x120>)
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	6013      	str	r3, [r2, #0]
 8006e52:	4b32      	ldr	r3, [pc, #200]	; (8006f1c <xTaskIncrementTick+0x124>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	3301      	adds	r3, #1
 8006e58:	4a30      	ldr	r2, [pc, #192]	; (8006f1c <xTaskIncrementTick+0x124>)
 8006e5a:	6013      	str	r3, [r2, #0]
 8006e5c:	f000 fab8 	bl	80073d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006e60:	4b2f      	ldr	r3, [pc, #188]	; (8006f20 <xTaskIncrementTick+0x128>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	693a      	ldr	r2, [r7, #16]
 8006e66:	429a      	cmp	r2, r3
 8006e68:	d34a      	bcc.n	8006f00 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e6a:	4b2a      	ldr	r3, [pc, #168]	; (8006f14 <xTaskIncrementTick+0x11c>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d101      	bne.n	8006e78 <xTaskIncrementTick+0x80>
 8006e74:	2301      	movs	r3, #1
 8006e76:	e000      	b.n	8006e7a <xTaskIncrementTick+0x82>
 8006e78:	2300      	movs	r3, #0
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d004      	beq.n	8006e88 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e7e:	4b28      	ldr	r3, [pc, #160]	; (8006f20 <xTaskIncrementTick+0x128>)
 8006e80:	f04f 32ff 	mov.w	r2, #4294967295
 8006e84:	601a      	str	r2, [r3, #0]
					break;
 8006e86:	e03b      	b.n	8006f00 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006e88:	4b22      	ldr	r3, [pc, #136]	; (8006f14 <xTaskIncrementTick+0x11c>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	68db      	ldr	r3, [r3, #12]
 8006e90:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	685b      	ldr	r3, [r3, #4]
 8006e96:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006e98:	693a      	ldr	r2, [r7, #16]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	429a      	cmp	r2, r3
 8006e9e:	d203      	bcs.n	8006ea8 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006ea0:	4a1f      	ldr	r2, [pc, #124]	; (8006f20 <xTaskIncrementTick+0x128>)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6013      	str	r3, [r2, #0]
						break;
 8006ea6:	e02b      	b.n	8006f00 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	3304      	adds	r3, #4
 8006eac:	4618      	mov	r0, r3
 8006eae:	f7fe ffd7 	bl	8005e60 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d004      	beq.n	8006ec4 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	3318      	adds	r3, #24
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f7fe ffce 	bl	8005e60 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ec8:	4b16      	ldr	r3, [pc, #88]	; (8006f24 <xTaskIncrementTick+0x12c>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	d903      	bls.n	8006ed8 <xTaskIncrementTick+0xe0>
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ed4:	4a13      	ldr	r2, [pc, #76]	; (8006f24 <xTaskIncrementTick+0x12c>)
 8006ed6:	6013      	str	r3, [r2, #0]
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006edc:	4613      	mov	r3, r2
 8006ede:	009b      	lsls	r3, r3, #2
 8006ee0:	4413      	add	r3, r2
 8006ee2:	009b      	lsls	r3, r3, #2
 8006ee4:	4a10      	ldr	r2, [pc, #64]	; (8006f28 <xTaskIncrementTick+0x130>)
 8006ee6:	441a      	add	r2, r3
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	3304      	adds	r3, #4
 8006eec:	4619      	mov	r1, r3
 8006eee:	4610      	mov	r0, r2
 8006ef0:	f7fe ff5b 	bl	8005daa <vListInsertEnd>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ef4:	e7b9      	b.n	8006e6a <xTaskIncrementTick+0x72>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006ef6:	4b0d      	ldr	r3, [pc, #52]	; (8006f2c <xTaskIncrementTick+0x134>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	3301      	adds	r3, #1
 8006efc:	4a0b      	ldr	r2, [pc, #44]	; (8006f2c <xTaskIncrementTick+0x134>)
 8006efe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006f00:	697b      	ldr	r3, [r7, #20]
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	3718      	adds	r7, #24
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}
 8006f0a:	bf00      	nop
 8006f0c:	20001968 	.word	0x20001968
 8006f10:	20001944 	.word	0x20001944
 8006f14:	200018f8 	.word	0x200018f8
 8006f18:	200018fc 	.word	0x200018fc
 8006f1c:	20001958 	.word	0x20001958
 8006f20:	20001960 	.word	0x20001960
 8006f24:	20001948 	.word	0x20001948
 8006f28:	20001470 	.word	0x20001470
 8006f2c:	20001950 	.word	0x20001950

08006f30 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006f30:	b480      	push	{r7}
 8006f32:	b085      	sub	sp, #20
 8006f34:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006f36:	4b2a      	ldr	r3, [pc, #168]	; (8006fe0 <vTaskSwitchContext+0xb0>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d003      	beq.n	8006f46 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006f3e:	4b29      	ldr	r3, [pc, #164]	; (8006fe4 <vTaskSwitchContext+0xb4>)
 8006f40:	2201      	movs	r2, #1
 8006f42:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006f44:	e046      	b.n	8006fd4 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8006f46:	4b27      	ldr	r3, [pc, #156]	; (8006fe4 <vTaskSwitchContext+0xb4>)
 8006f48:	2200      	movs	r2, #0
 8006f4a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006f4c:	4b26      	ldr	r3, [pc, #152]	; (8006fe8 <vTaskSwitchContext+0xb8>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	60fb      	str	r3, [r7, #12]
 8006f52:	e010      	b.n	8006f76 <vTaskSwitchContext+0x46>
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d10a      	bne.n	8006f70 <vTaskSwitchContext+0x40>
	__asm volatile
 8006f5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f5e:	f383 8811 	msr	BASEPRI, r3
 8006f62:	f3bf 8f6f 	isb	sy
 8006f66:	f3bf 8f4f 	dsb	sy
 8006f6a:	607b      	str	r3, [r7, #4]
}
 8006f6c:	bf00      	nop
 8006f6e:	e7fe      	b.n	8006f6e <vTaskSwitchContext+0x3e>
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	3b01      	subs	r3, #1
 8006f74:	60fb      	str	r3, [r7, #12]
 8006f76:	491d      	ldr	r1, [pc, #116]	; (8006fec <vTaskSwitchContext+0xbc>)
 8006f78:	68fa      	ldr	r2, [r7, #12]
 8006f7a:	4613      	mov	r3, r2
 8006f7c:	009b      	lsls	r3, r3, #2
 8006f7e:	4413      	add	r3, r2
 8006f80:	009b      	lsls	r3, r3, #2
 8006f82:	440b      	add	r3, r1
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d0e4      	beq.n	8006f54 <vTaskSwitchContext+0x24>
 8006f8a:	68fa      	ldr	r2, [r7, #12]
 8006f8c:	4613      	mov	r3, r2
 8006f8e:	009b      	lsls	r3, r3, #2
 8006f90:	4413      	add	r3, r2
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	4a15      	ldr	r2, [pc, #84]	; (8006fec <vTaskSwitchContext+0xbc>)
 8006f96:	4413      	add	r3, r2
 8006f98:	60bb      	str	r3, [r7, #8]
 8006f9a:	68bb      	ldr	r3, [r7, #8]
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	685a      	ldr	r2, [r3, #4]
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	605a      	str	r2, [r3, #4]
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	685a      	ldr	r2, [r3, #4]
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	3308      	adds	r3, #8
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d104      	bne.n	8006fba <vTaskSwitchContext+0x8a>
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	685a      	ldr	r2, [r3, #4]
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	605a      	str	r2, [r3, #4]
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	68db      	ldr	r3, [r3, #12]
 8006fc0:	4a0b      	ldr	r2, [pc, #44]	; (8006ff0 <vTaskSwitchContext+0xc0>)
 8006fc2:	6013      	str	r3, [r2, #0]
 8006fc4:	4a08      	ldr	r2, [pc, #32]	; (8006fe8 <vTaskSwitchContext+0xb8>)
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006fca:	4b09      	ldr	r3, [pc, #36]	; (8006ff0 <vTaskSwitchContext+0xc0>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	3354      	adds	r3, #84	; 0x54
 8006fd0:	4a08      	ldr	r2, [pc, #32]	; (8006ff4 <vTaskSwitchContext+0xc4>)
 8006fd2:	6013      	str	r3, [r2, #0]
}
 8006fd4:	bf00      	nop
 8006fd6:	3714      	adds	r7, #20
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bc80      	pop	{r7}
 8006fdc:	4770      	bx	lr
 8006fde:	bf00      	nop
 8006fe0:	20001968 	.word	0x20001968
 8006fe4:	20001954 	.word	0x20001954
 8006fe8:	20001948 	.word	0x20001948
 8006fec:	20001470 	.word	0x20001470
 8006ff0:	2000146c 	.word	0x2000146c
 8006ff4:	20000058 	.word	0x20000058

08006ff8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b084      	sub	sp, #16
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d10a      	bne.n	800701e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800700c:	f383 8811 	msr	BASEPRI, r3
 8007010:	f3bf 8f6f 	isb	sy
 8007014:	f3bf 8f4f 	dsb	sy
 8007018:	60fb      	str	r3, [r7, #12]
}
 800701a:	bf00      	nop
 800701c:	e7fe      	b.n	800701c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800701e:	4b07      	ldr	r3, [pc, #28]	; (800703c <vTaskPlaceOnEventList+0x44>)
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	3318      	adds	r3, #24
 8007024:	4619      	mov	r1, r3
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f7fe fee2 	bl	8005df0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800702c:	2101      	movs	r1, #1
 800702e:	6838      	ldr	r0, [r7, #0]
 8007030:	f000 fa7e 	bl	8007530 <prvAddCurrentTaskToDelayedList>
}
 8007034:	bf00      	nop
 8007036:	3710      	adds	r7, #16
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}
 800703c:	2000146c 	.word	0x2000146c

08007040 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007040:	b580      	push	{r7, lr}
 8007042:	b086      	sub	sp, #24
 8007044:	af00      	add	r7, sp, #0
 8007046:	60f8      	str	r0, [r7, #12]
 8007048:	60b9      	str	r1, [r7, #8]
 800704a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d10a      	bne.n	8007068 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007052:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007056:	f383 8811 	msr	BASEPRI, r3
 800705a:	f3bf 8f6f 	isb	sy
 800705e:	f3bf 8f4f 	dsb	sy
 8007062:	617b      	str	r3, [r7, #20]
}
 8007064:	bf00      	nop
 8007066:	e7fe      	b.n	8007066 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007068:	4b0a      	ldr	r3, [pc, #40]	; (8007094 <vTaskPlaceOnEventListRestricted+0x54>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	3318      	adds	r3, #24
 800706e:	4619      	mov	r1, r3
 8007070:	68f8      	ldr	r0, [r7, #12]
 8007072:	f7fe fe9a 	bl	8005daa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d002      	beq.n	8007082 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800707c:	f04f 33ff 	mov.w	r3, #4294967295
 8007080:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007082:	6879      	ldr	r1, [r7, #4]
 8007084:	68b8      	ldr	r0, [r7, #8]
 8007086:	f000 fa53 	bl	8007530 <prvAddCurrentTaskToDelayedList>
	}
 800708a:	bf00      	nop
 800708c:	3718      	adds	r7, #24
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}
 8007092:	bf00      	nop
 8007094:	2000146c 	.word	0x2000146c

08007098 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b086      	sub	sp, #24
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	68db      	ldr	r3, [r3, #12]
 80070a4:	68db      	ldr	r3, [r3, #12]
 80070a6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80070a8:	693b      	ldr	r3, [r7, #16]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d10a      	bne.n	80070c4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80070ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070b2:	f383 8811 	msr	BASEPRI, r3
 80070b6:	f3bf 8f6f 	isb	sy
 80070ba:	f3bf 8f4f 	dsb	sy
 80070be:	60fb      	str	r3, [r7, #12]
}
 80070c0:	bf00      	nop
 80070c2:	e7fe      	b.n	80070c2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	3318      	adds	r3, #24
 80070c8:	4618      	mov	r0, r3
 80070ca:	f7fe fec9 	bl	8005e60 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80070ce:	4b1e      	ldr	r3, [pc, #120]	; (8007148 <xTaskRemoveFromEventList+0xb0>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d11d      	bne.n	8007112 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80070d6:	693b      	ldr	r3, [r7, #16]
 80070d8:	3304      	adds	r3, #4
 80070da:	4618      	mov	r0, r3
 80070dc:	f7fe fec0 	bl	8005e60 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070e4:	4b19      	ldr	r3, [pc, #100]	; (800714c <xTaskRemoveFromEventList+0xb4>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	429a      	cmp	r2, r3
 80070ea:	d903      	bls.n	80070f4 <xTaskRemoveFromEventList+0x5c>
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070f0:	4a16      	ldr	r2, [pc, #88]	; (800714c <xTaskRemoveFromEventList+0xb4>)
 80070f2:	6013      	str	r3, [r2, #0]
 80070f4:	693b      	ldr	r3, [r7, #16]
 80070f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070f8:	4613      	mov	r3, r2
 80070fa:	009b      	lsls	r3, r3, #2
 80070fc:	4413      	add	r3, r2
 80070fe:	009b      	lsls	r3, r3, #2
 8007100:	4a13      	ldr	r2, [pc, #76]	; (8007150 <xTaskRemoveFromEventList+0xb8>)
 8007102:	441a      	add	r2, r3
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	3304      	adds	r3, #4
 8007108:	4619      	mov	r1, r3
 800710a:	4610      	mov	r0, r2
 800710c:	f7fe fe4d 	bl	8005daa <vListInsertEnd>
 8007110:	e005      	b.n	800711e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	3318      	adds	r3, #24
 8007116:	4619      	mov	r1, r3
 8007118:	480e      	ldr	r0, [pc, #56]	; (8007154 <xTaskRemoveFromEventList+0xbc>)
 800711a:	f7fe fe46 	bl	8005daa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007122:	4b0d      	ldr	r3, [pc, #52]	; (8007158 <xTaskRemoveFromEventList+0xc0>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007128:	429a      	cmp	r2, r3
 800712a:	d905      	bls.n	8007138 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800712c:	2301      	movs	r3, #1
 800712e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007130:	4b0a      	ldr	r3, [pc, #40]	; (800715c <xTaskRemoveFromEventList+0xc4>)
 8007132:	2201      	movs	r2, #1
 8007134:	601a      	str	r2, [r3, #0]
 8007136:	e001      	b.n	800713c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007138:	2300      	movs	r3, #0
 800713a:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800713c:	697b      	ldr	r3, [r7, #20]
}
 800713e:	4618      	mov	r0, r3
 8007140:	3718      	adds	r7, #24
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}
 8007146:	bf00      	nop
 8007148:	20001968 	.word	0x20001968
 800714c:	20001948 	.word	0x20001948
 8007150:	20001470 	.word	0x20001470
 8007154:	20001900 	.word	0x20001900
 8007158:	2000146c 	.word	0x2000146c
 800715c:	20001954 	.word	0x20001954

08007160 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007160:	b480      	push	{r7}
 8007162:	b083      	sub	sp, #12
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007168:	4b06      	ldr	r3, [pc, #24]	; (8007184 <vTaskInternalSetTimeOutState+0x24>)
 800716a:	681a      	ldr	r2, [r3, #0]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007170:	4b05      	ldr	r3, [pc, #20]	; (8007188 <vTaskInternalSetTimeOutState+0x28>)
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	605a      	str	r2, [r3, #4]
}
 8007178:	bf00      	nop
 800717a:	370c      	adds	r7, #12
 800717c:	46bd      	mov	sp, r7
 800717e:	bc80      	pop	{r7}
 8007180:	4770      	bx	lr
 8007182:	bf00      	nop
 8007184:	20001958 	.word	0x20001958
 8007188:	20001944 	.word	0x20001944

0800718c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b088      	sub	sp, #32
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
 8007194:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d10a      	bne.n	80071b2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800719c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071a0:	f383 8811 	msr	BASEPRI, r3
 80071a4:	f3bf 8f6f 	isb	sy
 80071a8:	f3bf 8f4f 	dsb	sy
 80071ac:	613b      	str	r3, [r7, #16]
}
 80071ae:	bf00      	nop
 80071b0:	e7fe      	b.n	80071b0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d10a      	bne.n	80071ce <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80071b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071bc:	f383 8811 	msr	BASEPRI, r3
 80071c0:	f3bf 8f6f 	isb	sy
 80071c4:	f3bf 8f4f 	dsb	sy
 80071c8:	60fb      	str	r3, [r7, #12]
}
 80071ca:	bf00      	nop
 80071cc:	e7fe      	b.n	80071cc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80071ce:	f000 fe05 	bl	8007ddc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80071d2:	4b1d      	ldr	r3, [pc, #116]	; (8007248 <xTaskCheckForTimeOut+0xbc>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	69ba      	ldr	r2, [r7, #24]
 80071de:	1ad3      	subs	r3, r2, r3
 80071e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071ea:	d102      	bne.n	80071f2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80071ec:	2300      	movs	r3, #0
 80071ee:	61fb      	str	r3, [r7, #28]
 80071f0:	e023      	b.n	800723a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681a      	ldr	r2, [r3, #0]
 80071f6:	4b15      	ldr	r3, [pc, #84]	; (800724c <xTaskCheckForTimeOut+0xc0>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	429a      	cmp	r2, r3
 80071fc:	d007      	beq.n	800720e <xTaskCheckForTimeOut+0x82>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	69ba      	ldr	r2, [r7, #24]
 8007204:	429a      	cmp	r2, r3
 8007206:	d302      	bcc.n	800720e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007208:	2301      	movs	r3, #1
 800720a:	61fb      	str	r3, [r7, #28]
 800720c:	e015      	b.n	800723a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	697a      	ldr	r2, [r7, #20]
 8007214:	429a      	cmp	r2, r3
 8007216:	d20b      	bcs.n	8007230 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	681a      	ldr	r2, [r3, #0]
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	1ad2      	subs	r2, r2, r3
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007224:	6878      	ldr	r0, [r7, #4]
 8007226:	f7ff ff9b 	bl	8007160 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800722a:	2300      	movs	r3, #0
 800722c:	61fb      	str	r3, [r7, #28]
 800722e:	e004      	b.n	800723a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	2200      	movs	r2, #0
 8007234:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007236:	2301      	movs	r3, #1
 8007238:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800723a:	f000 fdff 	bl	8007e3c <vPortExitCritical>

	return xReturn;
 800723e:	69fb      	ldr	r3, [r7, #28]
}
 8007240:	4618      	mov	r0, r3
 8007242:	3720      	adds	r7, #32
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}
 8007248:	20001944 	.word	0x20001944
 800724c:	20001958 	.word	0x20001958

08007250 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007250:	b480      	push	{r7}
 8007252:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007254:	4b03      	ldr	r3, [pc, #12]	; (8007264 <vTaskMissedYield+0x14>)
 8007256:	2201      	movs	r2, #1
 8007258:	601a      	str	r2, [r3, #0]
}
 800725a:	bf00      	nop
 800725c:	46bd      	mov	sp, r7
 800725e:	bc80      	pop	{r7}
 8007260:	4770      	bx	lr
 8007262:	bf00      	nop
 8007264:	20001954 	.word	0x20001954

08007268 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b082      	sub	sp, #8
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007270:	f000 f84c 	bl	800730c <prvCheckTasksWaitingTermination>
		{
			/* If we are not using preemption we keep forcing a task switch to
			see if any other task has become available.  If we are using
			preemption we don't need to do this as any task becoming available
			will automatically get the processor anyway. */
			taskYIELD();
 8007274:	4b04      	ldr	r3, [pc, #16]	; (8007288 <prvIdleTask+0x20>)
 8007276:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800727a:	601a      	str	r2, [r3, #0]
 800727c:	f3bf 8f4f 	dsb	sy
 8007280:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007284:	e7f4      	b.n	8007270 <prvIdleTask+0x8>
 8007286:	bf00      	nop
 8007288:	e000ed04 	.word	0xe000ed04

0800728c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b082      	sub	sp, #8
 8007290:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007292:	2300      	movs	r3, #0
 8007294:	607b      	str	r3, [r7, #4]
 8007296:	e00c      	b.n	80072b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007298:	687a      	ldr	r2, [r7, #4]
 800729a:	4613      	mov	r3, r2
 800729c:	009b      	lsls	r3, r3, #2
 800729e:	4413      	add	r3, r2
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	4a12      	ldr	r2, [pc, #72]	; (80072ec <prvInitialiseTaskLists+0x60>)
 80072a4:	4413      	add	r3, r2
 80072a6:	4618      	mov	r0, r3
 80072a8:	f7fe fd54 	bl	8005d54 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	3301      	adds	r3, #1
 80072b0:	607b      	str	r3, [r7, #4]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2b37      	cmp	r3, #55	; 0x37
 80072b6:	d9ef      	bls.n	8007298 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80072b8:	480d      	ldr	r0, [pc, #52]	; (80072f0 <prvInitialiseTaskLists+0x64>)
 80072ba:	f7fe fd4b 	bl	8005d54 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80072be:	480d      	ldr	r0, [pc, #52]	; (80072f4 <prvInitialiseTaskLists+0x68>)
 80072c0:	f7fe fd48 	bl	8005d54 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80072c4:	480c      	ldr	r0, [pc, #48]	; (80072f8 <prvInitialiseTaskLists+0x6c>)
 80072c6:	f7fe fd45 	bl	8005d54 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80072ca:	480c      	ldr	r0, [pc, #48]	; (80072fc <prvInitialiseTaskLists+0x70>)
 80072cc:	f7fe fd42 	bl	8005d54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80072d0:	480b      	ldr	r0, [pc, #44]	; (8007300 <prvInitialiseTaskLists+0x74>)
 80072d2:	f7fe fd3f 	bl	8005d54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80072d6:	4b0b      	ldr	r3, [pc, #44]	; (8007304 <prvInitialiseTaskLists+0x78>)
 80072d8:	4a05      	ldr	r2, [pc, #20]	; (80072f0 <prvInitialiseTaskLists+0x64>)
 80072da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80072dc:	4b0a      	ldr	r3, [pc, #40]	; (8007308 <prvInitialiseTaskLists+0x7c>)
 80072de:	4a05      	ldr	r2, [pc, #20]	; (80072f4 <prvInitialiseTaskLists+0x68>)
 80072e0:	601a      	str	r2, [r3, #0]
}
 80072e2:	bf00      	nop
 80072e4:	3708      	adds	r7, #8
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bd80      	pop	{r7, pc}
 80072ea:	bf00      	nop
 80072ec:	20001470 	.word	0x20001470
 80072f0:	200018d0 	.word	0x200018d0
 80072f4:	200018e4 	.word	0x200018e4
 80072f8:	20001900 	.word	0x20001900
 80072fc:	20001914 	.word	0x20001914
 8007300:	2000192c 	.word	0x2000192c
 8007304:	200018f8 	.word	0x200018f8
 8007308:	200018fc 	.word	0x200018fc

0800730c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b082      	sub	sp, #8
 8007310:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007312:	e019      	b.n	8007348 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007314:	f000 fd62 	bl	8007ddc <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007318:	4b10      	ldr	r3, [pc, #64]	; (800735c <prvCheckTasksWaitingTermination+0x50>)
 800731a:	68db      	ldr	r3, [r3, #12]
 800731c:	68db      	ldr	r3, [r3, #12]
 800731e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	3304      	adds	r3, #4
 8007324:	4618      	mov	r0, r3
 8007326:	f7fe fd9b 	bl	8005e60 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800732a:	4b0d      	ldr	r3, [pc, #52]	; (8007360 <prvCheckTasksWaitingTermination+0x54>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	3b01      	subs	r3, #1
 8007330:	4a0b      	ldr	r2, [pc, #44]	; (8007360 <prvCheckTasksWaitingTermination+0x54>)
 8007332:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007334:	4b0b      	ldr	r3, [pc, #44]	; (8007364 <prvCheckTasksWaitingTermination+0x58>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	3b01      	subs	r3, #1
 800733a:	4a0a      	ldr	r2, [pc, #40]	; (8007364 <prvCheckTasksWaitingTermination+0x58>)
 800733c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800733e:	f000 fd7d 	bl	8007e3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f000 f810 	bl	8007368 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007348:	4b06      	ldr	r3, [pc, #24]	; (8007364 <prvCheckTasksWaitingTermination+0x58>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d1e1      	bne.n	8007314 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007350:	bf00      	nop
 8007352:	bf00      	nop
 8007354:	3708      	adds	r7, #8
 8007356:	46bd      	mov	sp, r7
 8007358:	bd80      	pop	{r7, pc}
 800735a:	bf00      	nop
 800735c:	20001914 	.word	0x20001914
 8007360:	20001940 	.word	0x20001940
 8007364:	20001928 	.word	0x20001928

08007368 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007368:	b580      	push	{r7, lr}
 800736a:	b084      	sub	sp, #16
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	3354      	adds	r3, #84	; 0x54
 8007374:	4618      	mov	r0, r3
 8007376:	f001 f9e9 	bl	800874c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007380:	2b00      	cmp	r3, #0
 8007382:	d108      	bne.n	8007396 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007388:	4618      	mov	r0, r3
 800738a:	f000 feeb 	bl	8008164 <vPortFree>
				vPortFree( pxTCB );
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f000 fee8 	bl	8008164 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007394:	e018      	b.n	80073c8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800739c:	2b01      	cmp	r3, #1
 800739e:	d103      	bne.n	80073a8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f000 fedf 	bl	8008164 <vPortFree>
	}
 80073a6:	e00f      	b.n	80073c8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80073ae:	2b02      	cmp	r3, #2
 80073b0:	d00a      	beq.n	80073c8 <prvDeleteTCB+0x60>
	__asm volatile
 80073b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073b6:	f383 8811 	msr	BASEPRI, r3
 80073ba:	f3bf 8f6f 	isb	sy
 80073be:	f3bf 8f4f 	dsb	sy
 80073c2:	60fb      	str	r3, [r7, #12]
}
 80073c4:	bf00      	nop
 80073c6:	e7fe      	b.n	80073c6 <prvDeleteTCB+0x5e>
	}
 80073c8:	bf00      	nop
 80073ca:	3710      	adds	r7, #16
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bd80      	pop	{r7, pc}

080073d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80073d0:	b480      	push	{r7}
 80073d2:	b083      	sub	sp, #12
 80073d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80073d6:	4b0e      	ldr	r3, [pc, #56]	; (8007410 <prvResetNextTaskUnblockTime+0x40>)
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d101      	bne.n	80073e4 <prvResetNextTaskUnblockTime+0x14>
 80073e0:	2301      	movs	r3, #1
 80073e2:	e000      	b.n	80073e6 <prvResetNextTaskUnblockTime+0x16>
 80073e4:	2300      	movs	r3, #0
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d004      	beq.n	80073f4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80073ea:	4b0a      	ldr	r3, [pc, #40]	; (8007414 <prvResetNextTaskUnblockTime+0x44>)
 80073ec:	f04f 32ff 	mov.w	r2, #4294967295
 80073f0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80073f2:	e008      	b.n	8007406 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80073f4:	4b06      	ldr	r3, [pc, #24]	; (8007410 <prvResetNextTaskUnblockTime+0x40>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	68db      	ldr	r3, [r3, #12]
 80073fa:	68db      	ldr	r3, [r3, #12]
 80073fc:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	4a04      	ldr	r2, [pc, #16]	; (8007414 <prvResetNextTaskUnblockTime+0x44>)
 8007404:	6013      	str	r3, [r2, #0]
}
 8007406:	bf00      	nop
 8007408:	370c      	adds	r7, #12
 800740a:	46bd      	mov	sp, r7
 800740c:	bc80      	pop	{r7}
 800740e:	4770      	bx	lr
 8007410:	200018f8 	.word	0x200018f8
 8007414:	20001960 	.word	0x20001960

08007418 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007418:	b480      	push	{r7}
 800741a:	b083      	sub	sp, #12
 800741c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800741e:	4b0b      	ldr	r3, [pc, #44]	; (800744c <xTaskGetSchedulerState+0x34>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d102      	bne.n	800742c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007426:	2301      	movs	r3, #1
 8007428:	607b      	str	r3, [r7, #4]
 800742a:	e008      	b.n	800743e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800742c:	4b08      	ldr	r3, [pc, #32]	; (8007450 <xTaskGetSchedulerState+0x38>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d102      	bne.n	800743a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007434:	2302      	movs	r3, #2
 8007436:	607b      	str	r3, [r7, #4]
 8007438:	e001      	b.n	800743e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800743a:	2300      	movs	r3, #0
 800743c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800743e:	687b      	ldr	r3, [r7, #4]
	}
 8007440:	4618      	mov	r0, r3
 8007442:	370c      	adds	r7, #12
 8007444:	46bd      	mov	sp, r7
 8007446:	bc80      	pop	{r7}
 8007448:	4770      	bx	lr
 800744a:	bf00      	nop
 800744c:	2000194c 	.word	0x2000194c
 8007450:	20001968 	.word	0x20001968

08007454 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007454:	b580      	push	{r7, lr}
 8007456:	b086      	sub	sp, #24
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007460:	2300      	movs	r3, #0
 8007462:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d056      	beq.n	8007518 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800746a:	4b2e      	ldr	r3, [pc, #184]	; (8007524 <xTaskPriorityDisinherit+0xd0>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	693a      	ldr	r2, [r7, #16]
 8007470:	429a      	cmp	r2, r3
 8007472:	d00a      	beq.n	800748a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007474:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007478:	f383 8811 	msr	BASEPRI, r3
 800747c:	f3bf 8f6f 	isb	sy
 8007480:	f3bf 8f4f 	dsb	sy
 8007484:	60fb      	str	r3, [r7, #12]
}
 8007486:	bf00      	nop
 8007488:	e7fe      	b.n	8007488 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800748a:	693b      	ldr	r3, [r7, #16]
 800748c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800748e:	2b00      	cmp	r3, #0
 8007490:	d10a      	bne.n	80074a8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007496:	f383 8811 	msr	BASEPRI, r3
 800749a:	f3bf 8f6f 	isb	sy
 800749e:	f3bf 8f4f 	dsb	sy
 80074a2:	60bb      	str	r3, [r7, #8]
}
 80074a4:	bf00      	nop
 80074a6:	e7fe      	b.n	80074a6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80074a8:	693b      	ldr	r3, [r7, #16]
 80074aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074ac:	1e5a      	subs	r2, r3, #1
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074b6:	693b      	ldr	r3, [r7, #16]
 80074b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074ba:	429a      	cmp	r2, r3
 80074bc:	d02c      	beq.n	8007518 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80074be:	693b      	ldr	r3, [r7, #16]
 80074c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d128      	bne.n	8007518 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	3304      	adds	r3, #4
 80074ca:	4618      	mov	r0, r3
 80074cc:	f7fe fcc8 	bl	8005e60 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80074d4:	693b      	ldr	r3, [r7, #16]
 80074d6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074dc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074e8:	4b0f      	ldr	r3, [pc, #60]	; (8007528 <xTaskPriorityDisinherit+0xd4>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d903      	bls.n	80074f8 <xTaskPriorityDisinherit+0xa4>
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074f4:	4a0c      	ldr	r2, [pc, #48]	; (8007528 <xTaskPriorityDisinherit+0xd4>)
 80074f6:	6013      	str	r3, [r2, #0]
 80074f8:	693b      	ldr	r3, [r7, #16]
 80074fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074fc:	4613      	mov	r3, r2
 80074fe:	009b      	lsls	r3, r3, #2
 8007500:	4413      	add	r3, r2
 8007502:	009b      	lsls	r3, r3, #2
 8007504:	4a09      	ldr	r2, [pc, #36]	; (800752c <xTaskPriorityDisinherit+0xd8>)
 8007506:	441a      	add	r2, r3
 8007508:	693b      	ldr	r3, [r7, #16]
 800750a:	3304      	adds	r3, #4
 800750c:	4619      	mov	r1, r3
 800750e:	4610      	mov	r0, r2
 8007510:	f7fe fc4b 	bl	8005daa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007514:	2301      	movs	r3, #1
 8007516:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007518:	697b      	ldr	r3, [r7, #20]
	}
 800751a:	4618      	mov	r0, r3
 800751c:	3718      	adds	r7, #24
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}
 8007522:	bf00      	nop
 8007524:	2000146c 	.word	0x2000146c
 8007528:	20001948 	.word	0x20001948
 800752c:	20001470 	.word	0x20001470

08007530 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b084      	sub	sp, #16
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
 8007538:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800753a:	4b21      	ldr	r3, [pc, #132]	; (80075c0 <prvAddCurrentTaskToDelayedList+0x90>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007540:	4b20      	ldr	r3, [pc, #128]	; (80075c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	3304      	adds	r3, #4
 8007546:	4618      	mov	r0, r3
 8007548:	f7fe fc8a 	bl	8005e60 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007552:	d10a      	bne.n	800756a <prvAddCurrentTaskToDelayedList+0x3a>
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d007      	beq.n	800756a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800755a:	4b1a      	ldr	r3, [pc, #104]	; (80075c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	3304      	adds	r3, #4
 8007560:	4619      	mov	r1, r3
 8007562:	4819      	ldr	r0, [pc, #100]	; (80075c8 <prvAddCurrentTaskToDelayedList+0x98>)
 8007564:	f7fe fc21 	bl	8005daa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007568:	e026      	b.n	80075b8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800756a:	68fa      	ldr	r2, [r7, #12]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	4413      	add	r3, r2
 8007570:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007572:	4b14      	ldr	r3, [pc, #80]	; (80075c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	68ba      	ldr	r2, [r7, #8]
 8007578:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800757a:	68ba      	ldr	r2, [r7, #8]
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	429a      	cmp	r2, r3
 8007580:	d209      	bcs.n	8007596 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007582:	4b12      	ldr	r3, [pc, #72]	; (80075cc <prvAddCurrentTaskToDelayedList+0x9c>)
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	4b0f      	ldr	r3, [pc, #60]	; (80075c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	3304      	adds	r3, #4
 800758c:	4619      	mov	r1, r3
 800758e:	4610      	mov	r0, r2
 8007590:	f7fe fc2e 	bl	8005df0 <vListInsert>
}
 8007594:	e010      	b.n	80075b8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007596:	4b0e      	ldr	r3, [pc, #56]	; (80075d0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007598:	681a      	ldr	r2, [r3, #0]
 800759a:	4b0a      	ldr	r3, [pc, #40]	; (80075c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	3304      	adds	r3, #4
 80075a0:	4619      	mov	r1, r3
 80075a2:	4610      	mov	r0, r2
 80075a4:	f7fe fc24 	bl	8005df0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80075a8:	4b0a      	ldr	r3, [pc, #40]	; (80075d4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	68ba      	ldr	r2, [r7, #8]
 80075ae:	429a      	cmp	r2, r3
 80075b0:	d202      	bcs.n	80075b8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80075b2:	4a08      	ldr	r2, [pc, #32]	; (80075d4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	6013      	str	r3, [r2, #0]
}
 80075b8:	bf00      	nop
 80075ba:	3710      	adds	r7, #16
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}
 80075c0:	20001944 	.word	0x20001944
 80075c4:	2000146c 	.word	0x2000146c
 80075c8:	2000192c 	.word	0x2000192c
 80075cc:	200018fc 	.word	0x200018fc
 80075d0:	200018f8 	.word	0x200018f8
 80075d4:	20001960 	.word	0x20001960

080075d8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b08a      	sub	sp, #40	; 0x28
 80075dc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80075de:	2300      	movs	r3, #0
 80075e0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80075e2:	f000 facb 	bl	8007b7c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80075e6:	4b1c      	ldr	r3, [pc, #112]	; (8007658 <xTimerCreateTimerTask+0x80>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d021      	beq.n	8007632 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80075ee:	2300      	movs	r3, #0
 80075f0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80075f2:	2300      	movs	r3, #0
 80075f4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80075f6:	1d3a      	adds	r2, r7, #4
 80075f8:	f107 0108 	add.w	r1, r7, #8
 80075fc:	f107 030c 	add.w	r3, r7, #12
 8007600:	4618      	mov	r0, r3
 8007602:	f7fe fb8d 	bl	8005d20 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007606:	6879      	ldr	r1, [r7, #4]
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	68fa      	ldr	r2, [r7, #12]
 800760c:	9202      	str	r2, [sp, #8]
 800760e:	9301      	str	r3, [sp, #4]
 8007610:	2302      	movs	r3, #2
 8007612:	9300      	str	r3, [sp, #0]
 8007614:	2300      	movs	r3, #0
 8007616:	460a      	mov	r2, r1
 8007618:	4910      	ldr	r1, [pc, #64]	; (800765c <xTimerCreateTimerTask+0x84>)
 800761a:	4811      	ldr	r0, [pc, #68]	; (8007660 <xTimerCreateTimerTask+0x88>)
 800761c:	f7ff f8fc 	bl	8006818 <xTaskCreateStatic>
 8007620:	4603      	mov	r3, r0
 8007622:	4a10      	ldr	r2, [pc, #64]	; (8007664 <xTimerCreateTimerTask+0x8c>)
 8007624:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007626:	4b0f      	ldr	r3, [pc, #60]	; (8007664 <xTimerCreateTimerTask+0x8c>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d001      	beq.n	8007632 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800762e:	2301      	movs	r3, #1
 8007630:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007632:	697b      	ldr	r3, [r7, #20]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d10a      	bne.n	800764e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800763c:	f383 8811 	msr	BASEPRI, r3
 8007640:	f3bf 8f6f 	isb	sy
 8007644:	f3bf 8f4f 	dsb	sy
 8007648:	613b      	str	r3, [r7, #16]
}
 800764a:	bf00      	nop
 800764c:	e7fe      	b.n	800764c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800764e:	697b      	ldr	r3, [r7, #20]
}
 8007650:	4618      	mov	r0, r3
 8007652:	3718      	adds	r7, #24
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}
 8007658:	2000199c 	.word	0x2000199c
 800765c:	0800a37c 	.word	0x0800a37c
 8007660:	08007785 	.word	0x08007785
 8007664:	200019a0 	.word	0x200019a0

08007668 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b08a      	sub	sp, #40	; 0x28
 800766c:	af00      	add	r7, sp, #0
 800766e:	60f8      	str	r0, [r7, #12]
 8007670:	60b9      	str	r1, [r7, #8]
 8007672:	607a      	str	r2, [r7, #4]
 8007674:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007676:	2300      	movs	r3, #0
 8007678:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d10a      	bne.n	8007696 <xTimerGenericCommand+0x2e>
	__asm volatile
 8007680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007684:	f383 8811 	msr	BASEPRI, r3
 8007688:	f3bf 8f6f 	isb	sy
 800768c:	f3bf 8f4f 	dsb	sy
 8007690:	623b      	str	r3, [r7, #32]
}
 8007692:	bf00      	nop
 8007694:	e7fe      	b.n	8007694 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007696:	4b1a      	ldr	r3, [pc, #104]	; (8007700 <xTimerGenericCommand+0x98>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d02a      	beq.n	80076f4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	2b05      	cmp	r3, #5
 80076ae:	dc18      	bgt.n	80076e2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80076b0:	f7ff feb2 	bl	8007418 <xTaskGetSchedulerState>
 80076b4:	4603      	mov	r3, r0
 80076b6:	2b02      	cmp	r3, #2
 80076b8:	d109      	bne.n	80076ce <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80076ba:	4b11      	ldr	r3, [pc, #68]	; (8007700 <xTimerGenericCommand+0x98>)
 80076bc:	6818      	ldr	r0, [r3, #0]
 80076be:	f107 0110 	add.w	r1, r7, #16
 80076c2:	2300      	movs	r3, #0
 80076c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076c6:	f7fe fce9 	bl	800609c <xQueueGenericSend>
 80076ca:	6278      	str	r0, [r7, #36]	; 0x24
 80076cc:	e012      	b.n	80076f4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80076ce:	4b0c      	ldr	r3, [pc, #48]	; (8007700 <xTimerGenericCommand+0x98>)
 80076d0:	6818      	ldr	r0, [r3, #0]
 80076d2:	f107 0110 	add.w	r1, r7, #16
 80076d6:	2300      	movs	r3, #0
 80076d8:	2200      	movs	r2, #0
 80076da:	f7fe fcdf 	bl	800609c <xQueueGenericSend>
 80076de:	6278      	str	r0, [r7, #36]	; 0x24
 80076e0:	e008      	b.n	80076f4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80076e2:	4b07      	ldr	r3, [pc, #28]	; (8007700 <xTimerGenericCommand+0x98>)
 80076e4:	6818      	ldr	r0, [r3, #0]
 80076e6:	f107 0110 	add.w	r1, r7, #16
 80076ea:	2300      	movs	r3, #0
 80076ec:	683a      	ldr	r2, [r7, #0]
 80076ee:	f7fe fdbb 	bl	8006268 <xQueueGenericSendFromISR>
 80076f2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80076f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80076f6:	4618      	mov	r0, r3
 80076f8:	3728      	adds	r7, #40	; 0x28
 80076fa:	46bd      	mov	sp, r7
 80076fc:	bd80      	pop	{r7, pc}
 80076fe:	bf00      	nop
 8007700:	2000199c 	.word	0x2000199c

08007704 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b088      	sub	sp, #32
 8007708:	af02      	add	r7, sp, #8
 800770a:	6078      	str	r0, [r7, #4]
 800770c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800770e:	4b1c      	ldr	r3, [pc, #112]	; (8007780 <prvProcessExpiredTimer+0x7c>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	68db      	ldr	r3, [r3, #12]
 8007714:	68db      	ldr	r3, [r3, #12]
 8007716:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	3304      	adds	r3, #4
 800771c:	4618      	mov	r0, r3
 800771e:	f7fe fb9f 	bl	8005e60 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007722:	697b      	ldr	r3, [r7, #20]
 8007724:	69db      	ldr	r3, [r3, #28]
 8007726:	2b01      	cmp	r3, #1
 8007728:	d122      	bne.n	8007770 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	699a      	ldr	r2, [r3, #24]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	18d1      	adds	r1, r2, r3
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	683a      	ldr	r2, [r7, #0]
 8007736:	6978      	ldr	r0, [r7, #20]
 8007738:	f000 f8c8 	bl	80078cc <prvInsertTimerInActiveList>
 800773c:	4603      	mov	r3, r0
 800773e:	2b00      	cmp	r3, #0
 8007740:	d016      	beq.n	8007770 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007742:	2300      	movs	r3, #0
 8007744:	9300      	str	r3, [sp, #0]
 8007746:	2300      	movs	r3, #0
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	2100      	movs	r1, #0
 800774c:	6978      	ldr	r0, [r7, #20]
 800774e:	f7ff ff8b 	bl	8007668 <xTimerGenericCommand>
 8007752:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d10a      	bne.n	8007770 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 800775a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800775e:	f383 8811 	msr	BASEPRI, r3
 8007762:	f3bf 8f6f 	isb	sy
 8007766:	f3bf 8f4f 	dsb	sy
 800776a:	60fb      	str	r3, [r7, #12]
}
 800776c:	bf00      	nop
 800776e:	e7fe      	b.n	800776e <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007770:	697b      	ldr	r3, [r7, #20]
 8007772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007774:	6978      	ldr	r0, [r7, #20]
 8007776:	4798      	blx	r3
}
 8007778:	bf00      	nop
 800777a:	3718      	adds	r7, #24
 800777c:	46bd      	mov	sp, r7
 800777e:	bd80      	pop	{r7, pc}
 8007780:	20001994 	.word	0x20001994

08007784 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b084      	sub	sp, #16
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800778c:	f107 0308 	add.w	r3, r7, #8
 8007790:	4618      	mov	r0, r3
 8007792:	f000 f857 	bl	8007844 <prvGetNextExpireTime>
 8007796:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	4619      	mov	r1, r3
 800779c:	68f8      	ldr	r0, [r7, #12]
 800779e:	f000 f803 	bl	80077a8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80077a2:	f000 f8d5 	bl	8007950 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80077a6:	e7f1      	b.n	800778c <prvTimerTask+0x8>

080077a8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b084      	sub	sp, #16
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
 80077b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80077b2:	f7ff fa75 	bl	8006ca0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80077b6:	f107 0308 	add.w	r3, r7, #8
 80077ba:	4618      	mov	r0, r3
 80077bc:	f000 f866 	bl	800788c <prvSampleTimeNow>
 80077c0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d130      	bne.n	800782a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d10a      	bne.n	80077e4 <prvProcessTimerOrBlockTask+0x3c>
 80077ce:	687a      	ldr	r2, [r7, #4]
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	429a      	cmp	r2, r3
 80077d4:	d806      	bhi.n	80077e4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80077d6:	f7ff fa71 	bl	8006cbc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80077da:	68f9      	ldr	r1, [r7, #12]
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	f7ff ff91 	bl	8007704 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80077e2:	e024      	b.n	800782e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d008      	beq.n	80077fc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80077ea:	4b13      	ldr	r3, [pc, #76]	; (8007838 <prvProcessTimerOrBlockTask+0x90>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	bf0c      	ite	eq
 80077f4:	2301      	moveq	r3, #1
 80077f6:	2300      	movne	r3, #0
 80077f8:	b2db      	uxtb	r3, r3
 80077fa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80077fc:	4b0f      	ldr	r3, [pc, #60]	; (800783c <prvProcessTimerOrBlockTask+0x94>)
 80077fe:	6818      	ldr	r0, [r3, #0]
 8007800:	687a      	ldr	r2, [r7, #4]
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	1ad3      	subs	r3, r2, r3
 8007806:	683a      	ldr	r2, [r7, #0]
 8007808:	4619      	mov	r1, r3
 800780a:	f7fe ffd1 	bl	80067b0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800780e:	f7ff fa55 	bl	8006cbc <xTaskResumeAll>
 8007812:	4603      	mov	r3, r0
 8007814:	2b00      	cmp	r3, #0
 8007816:	d10a      	bne.n	800782e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007818:	4b09      	ldr	r3, [pc, #36]	; (8007840 <prvProcessTimerOrBlockTask+0x98>)
 800781a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800781e:	601a      	str	r2, [r3, #0]
 8007820:	f3bf 8f4f 	dsb	sy
 8007824:	f3bf 8f6f 	isb	sy
}
 8007828:	e001      	b.n	800782e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800782a:	f7ff fa47 	bl	8006cbc <xTaskResumeAll>
}
 800782e:	bf00      	nop
 8007830:	3710      	adds	r7, #16
 8007832:	46bd      	mov	sp, r7
 8007834:	bd80      	pop	{r7, pc}
 8007836:	bf00      	nop
 8007838:	20001998 	.word	0x20001998
 800783c:	2000199c 	.word	0x2000199c
 8007840:	e000ed04 	.word	0xe000ed04

08007844 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007844:	b480      	push	{r7}
 8007846:	b085      	sub	sp, #20
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800784c:	4b0e      	ldr	r3, [pc, #56]	; (8007888 <prvGetNextExpireTime+0x44>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	2b00      	cmp	r3, #0
 8007854:	bf0c      	ite	eq
 8007856:	2301      	moveq	r3, #1
 8007858:	2300      	movne	r3, #0
 800785a:	b2db      	uxtb	r3, r3
 800785c:	461a      	mov	r2, r3
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d105      	bne.n	8007876 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800786a:	4b07      	ldr	r3, [pc, #28]	; (8007888 <prvGetNextExpireTime+0x44>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	68db      	ldr	r3, [r3, #12]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	60fb      	str	r3, [r7, #12]
 8007874:	e001      	b.n	800787a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007876:	2300      	movs	r3, #0
 8007878:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800787a:	68fb      	ldr	r3, [r7, #12]
}
 800787c:	4618      	mov	r0, r3
 800787e:	3714      	adds	r7, #20
 8007880:	46bd      	mov	sp, r7
 8007882:	bc80      	pop	{r7}
 8007884:	4770      	bx	lr
 8007886:	bf00      	nop
 8007888:	20001994 	.word	0x20001994

0800788c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b084      	sub	sp, #16
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007894:	f7ff faa2 	bl	8006ddc <xTaskGetTickCount>
 8007898:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800789a:	4b0b      	ldr	r3, [pc, #44]	; (80078c8 <prvSampleTimeNow+0x3c>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	68fa      	ldr	r2, [r7, #12]
 80078a0:	429a      	cmp	r2, r3
 80078a2:	d205      	bcs.n	80078b0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80078a4:	f000 f908 	bl	8007ab8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2201      	movs	r2, #1
 80078ac:	601a      	str	r2, [r3, #0]
 80078ae:	e002      	b.n	80078b6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2200      	movs	r2, #0
 80078b4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80078b6:	4a04      	ldr	r2, [pc, #16]	; (80078c8 <prvSampleTimeNow+0x3c>)
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80078bc:	68fb      	ldr	r3, [r7, #12]
}
 80078be:	4618      	mov	r0, r3
 80078c0:	3710      	adds	r7, #16
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd80      	pop	{r7, pc}
 80078c6:	bf00      	nop
 80078c8:	200019a4 	.word	0x200019a4

080078cc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b086      	sub	sp, #24
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	60f8      	str	r0, [r7, #12]
 80078d4:	60b9      	str	r1, [r7, #8]
 80078d6:	607a      	str	r2, [r7, #4]
 80078d8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80078da:	2300      	movs	r3, #0
 80078dc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	68ba      	ldr	r2, [r7, #8]
 80078e2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	68fa      	ldr	r2, [r7, #12]
 80078e8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80078ea:	68ba      	ldr	r2, [r7, #8]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	429a      	cmp	r2, r3
 80078f0:	d812      	bhi.n	8007918 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	1ad2      	subs	r2, r2, r3
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	699b      	ldr	r3, [r3, #24]
 80078fc:	429a      	cmp	r2, r3
 80078fe:	d302      	bcc.n	8007906 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007900:	2301      	movs	r3, #1
 8007902:	617b      	str	r3, [r7, #20]
 8007904:	e01b      	b.n	800793e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007906:	4b10      	ldr	r3, [pc, #64]	; (8007948 <prvInsertTimerInActiveList+0x7c>)
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	3304      	adds	r3, #4
 800790e:	4619      	mov	r1, r3
 8007910:	4610      	mov	r0, r2
 8007912:	f7fe fa6d 	bl	8005df0 <vListInsert>
 8007916:	e012      	b.n	800793e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007918:	687a      	ldr	r2, [r7, #4]
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	429a      	cmp	r2, r3
 800791e:	d206      	bcs.n	800792e <prvInsertTimerInActiveList+0x62>
 8007920:	68ba      	ldr	r2, [r7, #8]
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	429a      	cmp	r2, r3
 8007926:	d302      	bcc.n	800792e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007928:	2301      	movs	r3, #1
 800792a:	617b      	str	r3, [r7, #20]
 800792c:	e007      	b.n	800793e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800792e:	4b07      	ldr	r3, [pc, #28]	; (800794c <prvInsertTimerInActiveList+0x80>)
 8007930:	681a      	ldr	r2, [r3, #0]
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	3304      	adds	r3, #4
 8007936:	4619      	mov	r1, r3
 8007938:	4610      	mov	r0, r2
 800793a:	f7fe fa59 	bl	8005df0 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800793e:	697b      	ldr	r3, [r7, #20]
}
 8007940:	4618      	mov	r0, r3
 8007942:	3718      	adds	r7, #24
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}
 8007948:	20001998 	.word	0x20001998
 800794c:	20001994 	.word	0x20001994

08007950 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b08e      	sub	sp, #56	; 0x38
 8007954:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007956:	e09d      	b.n	8007a94 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2b00      	cmp	r3, #0
 800795c:	da18      	bge.n	8007990 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800795e:	1d3b      	adds	r3, r7, #4
 8007960:	3304      	adds	r3, #4
 8007962:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007966:	2b00      	cmp	r3, #0
 8007968:	d10a      	bne.n	8007980 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800796a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800796e:	f383 8811 	msr	BASEPRI, r3
 8007972:	f3bf 8f6f 	isb	sy
 8007976:	f3bf 8f4f 	dsb	sy
 800797a:	61fb      	str	r3, [r7, #28]
}
 800797c:	bf00      	nop
 800797e:	e7fe      	b.n	800797e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007986:	6850      	ldr	r0, [r2, #4]
 8007988:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800798a:	6892      	ldr	r2, [r2, #8]
 800798c:	4611      	mov	r1, r2
 800798e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2b00      	cmp	r3, #0
 8007994:	db7d      	blt.n	8007a92 <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800799a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800799c:	695b      	ldr	r3, [r3, #20]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d004      	beq.n	80079ac <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80079a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079a4:	3304      	adds	r3, #4
 80079a6:	4618      	mov	r0, r3
 80079a8:	f7fe fa5a 	bl	8005e60 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80079ac:	463b      	mov	r3, r7
 80079ae:	4618      	mov	r0, r3
 80079b0:	f7ff ff6c 	bl	800788c <prvSampleTimeNow>
 80079b4:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2b09      	cmp	r3, #9
 80079ba:	d86b      	bhi.n	8007a94 <prvProcessReceivedCommands+0x144>
 80079bc:	a201      	add	r2, pc, #4	; (adr r2, 80079c4 <prvProcessReceivedCommands+0x74>)
 80079be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079c2:	bf00      	nop
 80079c4:	080079ed 	.word	0x080079ed
 80079c8:	080079ed 	.word	0x080079ed
 80079cc:	080079ed 	.word	0x080079ed
 80079d0:	08007a95 	.word	0x08007a95
 80079d4:	08007a49 	.word	0x08007a49
 80079d8:	08007a81 	.word	0x08007a81
 80079dc:	080079ed 	.word	0x080079ed
 80079e0:	080079ed 	.word	0x080079ed
 80079e4:	08007a95 	.word	0x08007a95
 80079e8:	08007a49 	.word	0x08007a49
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80079ec:	68ba      	ldr	r2, [r7, #8]
 80079ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079f0:	699b      	ldr	r3, [r3, #24]
 80079f2:	18d1      	adds	r1, r2, r3
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80079fa:	f7ff ff67 	bl	80078cc <prvInsertTimerInActiveList>
 80079fe:	4603      	mov	r3, r0
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d047      	beq.n	8007a94 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007a0a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a0e:	69db      	ldr	r3, [r3, #28]
 8007a10:	2b01      	cmp	r3, #1
 8007a12:	d13f      	bne.n	8007a94 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007a14:	68ba      	ldr	r2, [r7, #8]
 8007a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a18:	699b      	ldr	r3, [r3, #24]
 8007a1a:	441a      	add	r2, r3
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	9300      	str	r3, [sp, #0]
 8007a20:	2300      	movs	r3, #0
 8007a22:	2100      	movs	r1, #0
 8007a24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007a26:	f7ff fe1f 	bl	8007668 <xTimerGenericCommand>
 8007a2a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007a2c:	6a3b      	ldr	r3, [r7, #32]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d130      	bne.n	8007a94 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8007a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a36:	f383 8811 	msr	BASEPRI, r3
 8007a3a:	f3bf 8f6f 	isb	sy
 8007a3e:	f3bf 8f4f 	dsb	sy
 8007a42:	61bb      	str	r3, [r7, #24]
}
 8007a44:	bf00      	nop
 8007a46:	e7fe      	b.n	8007a46 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007a48:	68ba      	ldr	r2, [r7, #8]
 8007a4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a4c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a50:	699b      	ldr	r3, [r3, #24]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d10a      	bne.n	8007a6c <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8007a56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a5a:	f383 8811 	msr	BASEPRI, r3
 8007a5e:	f3bf 8f6f 	isb	sy
 8007a62:	f3bf 8f4f 	dsb	sy
 8007a66:	617b      	str	r3, [r7, #20]
}
 8007a68:	bf00      	nop
 8007a6a:	e7fe      	b.n	8007a6a <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a6e:	699a      	ldr	r2, [r3, #24]
 8007a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a72:	18d1      	adds	r1, r2, r3
 8007a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007a7a:	f7ff ff27 	bl	80078cc <prvInsertTimerInActiveList>
					break;
 8007a7e:	e009      	b.n	8007a94 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007a80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a82:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d104      	bne.n	8007a94 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8007a8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007a8c:	f000 fb6a 	bl	8008164 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007a90:	e000      	b.n	8007a94 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007a92:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007a94:	4b07      	ldr	r3, [pc, #28]	; (8007ab4 <prvProcessReceivedCommands+0x164>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	1d39      	adds	r1, r7, #4
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	f7fe fc7b 	bl	8006398 <xQueueReceive>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	f47f af57 	bne.w	8007958 <prvProcessReceivedCommands+0x8>
	}
}
 8007aaa:	bf00      	nop
 8007aac:	bf00      	nop
 8007aae:	3730      	adds	r7, #48	; 0x30
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}
 8007ab4:	2000199c 	.word	0x2000199c

08007ab8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b088      	sub	sp, #32
 8007abc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007abe:	e045      	b.n	8007b4c <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007ac0:	4b2c      	ldr	r3, [pc, #176]	; (8007b74 <prvSwitchTimerLists+0xbc>)
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	68db      	ldr	r3, [r3, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007aca:	4b2a      	ldr	r3, [pc, #168]	; (8007b74 <prvSwitchTimerLists+0xbc>)
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	68db      	ldr	r3, [r3, #12]
 8007ad0:	68db      	ldr	r3, [r3, #12]
 8007ad2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	3304      	adds	r3, #4
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f7fe f9c1 	bl	8005e60 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ae2:	68f8      	ldr	r0, [r7, #12]
 8007ae4:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	69db      	ldr	r3, [r3, #28]
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d12e      	bne.n	8007b4c <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	699b      	ldr	r3, [r3, #24]
 8007af2:	693a      	ldr	r2, [r7, #16]
 8007af4:	4413      	add	r3, r2
 8007af6:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007af8:	68ba      	ldr	r2, [r7, #8]
 8007afa:	693b      	ldr	r3, [r7, #16]
 8007afc:	429a      	cmp	r2, r3
 8007afe:	d90e      	bls.n	8007b1e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	68ba      	ldr	r2, [r7, #8]
 8007b04:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	68fa      	ldr	r2, [r7, #12]
 8007b0a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007b0c:	4b19      	ldr	r3, [pc, #100]	; (8007b74 <prvSwitchTimerLists+0xbc>)
 8007b0e:	681a      	ldr	r2, [r3, #0]
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	3304      	adds	r3, #4
 8007b14:	4619      	mov	r1, r3
 8007b16:	4610      	mov	r0, r2
 8007b18:	f7fe f96a 	bl	8005df0 <vListInsert>
 8007b1c:	e016      	b.n	8007b4c <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007b1e:	2300      	movs	r3, #0
 8007b20:	9300      	str	r3, [sp, #0]
 8007b22:	2300      	movs	r3, #0
 8007b24:	693a      	ldr	r2, [r7, #16]
 8007b26:	2100      	movs	r1, #0
 8007b28:	68f8      	ldr	r0, [r7, #12]
 8007b2a:	f7ff fd9d 	bl	8007668 <xTimerGenericCommand>
 8007b2e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d10a      	bne.n	8007b4c <prvSwitchTimerLists+0x94>
	__asm volatile
 8007b36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b3a:	f383 8811 	msr	BASEPRI, r3
 8007b3e:	f3bf 8f6f 	isb	sy
 8007b42:	f3bf 8f4f 	dsb	sy
 8007b46:	603b      	str	r3, [r7, #0]
}
 8007b48:	bf00      	nop
 8007b4a:	e7fe      	b.n	8007b4a <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007b4c:	4b09      	ldr	r3, [pc, #36]	; (8007b74 <prvSwitchTimerLists+0xbc>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d1b4      	bne.n	8007ac0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007b56:	4b07      	ldr	r3, [pc, #28]	; (8007b74 <prvSwitchTimerLists+0xbc>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007b5c:	4b06      	ldr	r3, [pc, #24]	; (8007b78 <prvSwitchTimerLists+0xc0>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a04      	ldr	r2, [pc, #16]	; (8007b74 <prvSwitchTimerLists+0xbc>)
 8007b62:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007b64:	4a04      	ldr	r2, [pc, #16]	; (8007b78 <prvSwitchTimerLists+0xc0>)
 8007b66:	697b      	ldr	r3, [r7, #20]
 8007b68:	6013      	str	r3, [r2, #0]
}
 8007b6a:	bf00      	nop
 8007b6c:	3718      	adds	r7, #24
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd80      	pop	{r7, pc}
 8007b72:	bf00      	nop
 8007b74:	20001994 	.word	0x20001994
 8007b78:	20001998 	.word	0x20001998

08007b7c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b082      	sub	sp, #8
 8007b80:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007b82:	f000 f92b 	bl	8007ddc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007b86:	4b15      	ldr	r3, [pc, #84]	; (8007bdc <prvCheckForValidListAndQueue+0x60>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d120      	bne.n	8007bd0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007b8e:	4814      	ldr	r0, [pc, #80]	; (8007be0 <prvCheckForValidListAndQueue+0x64>)
 8007b90:	f7fe f8e0 	bl	8005d54 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007b94:	4813      	ldr	r0, [pc, #76]	; (8007be4 <prvCheckForValidListAndQueue+0x68>)
 8007b96:	f7fe f8dd 	bl	8005d54 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007b9a:	4b13      	ldr	r3, [pc, #76]	; (8007be8 <prvCheckForValidListAndQueue+0x6c>)
 8007b9c:	4a10      	ldr	r2, [pc, #64]	; (8007be0 <prvCheckForValidListAndQueue+0x64>)
 8007b9e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007ba0:	4b12      	ldr	r3, [pc, #72]	; (8007bec <prvCheckForValidListAndQueue+0x70>)
 8007ba2:	4a10      	ldr	r2, [pc, #64]	; (8007be4 <prvCheckForValidListAndQueue+0x68>)
 8007ba4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	9300      	str	r3, [sp, #0]
 8007baa:	4b11      	ldr	r3, [pc, #68]	; (8007bf0 <prvCheckForValidListAndQueue+0x74>)
 8007bac:	4a11      	ldr	r2, [pc, #68]	; (8007bf4 <prvCheckForValidListAndQueue+0x78>)
 8007bae:	2110      	movs	r1, #16
 8007bb0:	200a      	movs	r0, #10
 8007bb2:	f7fe f9d9 	bl	8005f68 <xQueueGenericCreateStatic>
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	4a08      	ldr	r2, [pc, #32]	; (8007bdc <prvCheckForValidListAndQueue+0x60>)
 8007bba:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007bbc:	4b07      	ldr	r3, [pc, #28]	; (8007bdc <prvCheckForValidListAndQueue+0x60>)
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d005      	beq.n	8007bd0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007bc4:	4b05      	ldr	r3, [pc, #20]	; (8007bdc <prvCheckForValidListAndQueue+0x60>)
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	490b      	ldr	r1, [pc, #44]	; (8007bf8 <prvCheckForValidListAndQueue+0x7c>)
 8007bca:	4618      	mov	r0, r3
 8007bcc:	f7fe fdc8 	bl	8006760 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007bd0:	f000 f934 	bl	8007e3c <vPortExitCritical>
}
 8007bd4:	bf00      	nop
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bd80      	pop	{r7, pc}
 8007bda:	bf00      	nop
 8007bdc:	2000199c 	.word	0x2000199c
 8007be0:	2000196c 	.word	0x2000196c
 8007be4:	20001980 	.word	0x20001980
 8007be8:	20001994 	.word	0x20001994
 8007bec:	20001998 	.word	0x20001998
 8007bf0:	20001a48 	.word	0x20001a48
 8007bf4:	200019a8 	.word	0x200019a8
 8007bf8:	0800a384 	.word	0x0800a384

08007bfc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b085      	sub	sp, #20
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	60f8      	str	r0, [r7, #12]
 8007c04:	60b9      	str	r1, [r7, #8]
 8007c06:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	3b04      	subs	r3, #4
 8007c0c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007c14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	3b04      	subs	r3, #4
 8007c1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	f023 0201 	bic.w	r2, r3, #1
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	3b04      	subs	r3, #4
 8007c2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007c2c:	4a08      	ldr	r2, [pc, #32]	; (8007c50 <pxPortInitialiseStack+0x54>)
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	3b14      	subs	r3, #20
 8007c36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007c38:	687a      	ldr	r2, [r7, #4]
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	3b20      	subs	r3, #32
 8007c42:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007c44:	68fb      	ldr	r3, [r7, #12]
}
 8007c46:	4618      	mov	r0, r3
 8007c48:	3714      	adds	r7, #20
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bc80      	pop	{r7}
 8007c4e:	4770      	bx	lr
 8007c50:	08007c55 	.word	0x08007c55

08007c54 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007c54:	b480      	push	{r7}
 8007c56:	b085      	sub	sp, #20
 8007c58:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007c5e:	4b12      	ldr	r3, [pc, #72]	; (8007ca8 <prvTaskExitError+0x54>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c66:	d00a      	beq.n	8007c7e <prvTaskExitError+0x2a>
	__asm volatile
 8007c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c6c:	f383 8811 	msr	BASEPRI, r3
 8007c70:	f3bf 8f6f 	isb	sy
 8007c74:	f3bf 8f4f 	dsb	sy
 8007c78:	60fb      	str	r3, [r7, #12]
}
 8007c7a:	bf00      	nop
 8007c7c:	e7fe      	b.n	8007c7c <prvTaskExitError+0x28>
	__asm volatile
 8007c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c82:	f383 8811 	msr	BASEPRI, r3
 8007c86:	f3bf 8f6f 	isb	sy
 8007c8a:	f3bf 8f4f 	dsb	sy
 8007c8e:	60bb      	str	r3, [r7, #8]
}
 8007c90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007c92:	bf00      	nop
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d0fc      	beq.n	8007c94 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007c9a:	bf00      	nop
 8007c9c:	bf00      	nop
 8007c9e:	3714      	adds	r7, #20
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bc80      	pop	{r7}
 8007ca4:	4770      	bx	lr
 8007ca6:	bf00      	nop
 8007ca8:	20000054 	.word	0x20000054
 8007cac:	00000000 	.word	0x00000000

08007cb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007cb0:	4b07      	ldr	r3, [pc, #28]	; (8007cd0 <pxCurrentTCBConst2>)
 8007cb2:	6819      	ldr	r1, [r3, #0]
 8007cb4:	6808      	ldr	r0, [r1, #0]
 8007cb6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007cba:	f380 8809 	msr	PSP, r0
 8007cbe:	f3bf 8f6f 	isb	sy
 8007cc2:	f04f 0000 	mov.w	r0, #0
 8007cc6:	f380 8811 	msr	BASEPRI, r0
 8007cca:	f04e 0e0d 	orr.w	lr, lr, #13
 8007cce:	4770      	bx	lr

08007cd0 <pxCurrentTCBConst2>:
 8007cd0:	2000146c 	.word	0x2000146c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007cd4:	bf00      	nop
 8007cd6:	bf00      	nop

08007cd8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007cd8:	4806      	ldr	r0, [pc, #24]	; (8007cf4 <prvPortStartFirstTask+0x1c>)
 8007cda:	6800      	ldr	r0, [r0, #0]
 8007cdc:	6800      	ldr	r0, [r0, #0]
 8007cde:	f380 8808 	msr	MSP, r0
 8007ce2:	b662      	cpsie	i
 8007ce4:	b661      	cpsie	f
 8007ce6:	f3bf 8f4f 	dsb	sy
 8007cea:	f3bf 8f6f 	isb	sy
 8007cee:	df00      	svc	0
 8007cf0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007cf2:	bf00      	nop
 8007cf4:	e000ed08 	.word	0xe000ed08

08007cf8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b084      	sub	sp, #16
 8007cfc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007cfe:	4b32      	ldr	r3, [pc, #200]	; (8007dc8 <xPortStartScheduler+0xd0>)
 8007d00:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	781b      	ldrb	r3, [r3, #0]
 8007d06:	b2db      	uxtb	r3, r3
 8007d08:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	22ff      	movs	r2, #255	; 0xff
 8007d0e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	781b      	ldrb	r3, [r3, #0]
 8007d14:	b2db      	uxtb	r3, r3
 8007d16:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007d18:	78fb      	ldrb	r3, [r7, #3]
 8007d1a:	b2db      	uxtb	r3, r3
 8007d1c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007d20:	b2da      	uxtb	r2, r3
 8007d22:	4b2a      	ldr	r3, [pc, #168]	; (8007dcc <xPortStartScheduler+0xd4>)
 8007d24:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007d26:	4b2a      	ldr	r3, [pc, #168]	; (8007dd0 <xPortStartScheduler+0xd8>)
 8007d28:	2207      	movs	r2, #7
 8007d2a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d2c:	e009      	b.n	8007d42 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007d2e:	4b28      	ldr	r3, [pc, #160]	; (8007dd0 <xPortStartScheduler+0xd8>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	3b01      	subs	r3, #1
 8007d34:	4a26      	ldr	r2, [pc, #152]	; (8007dd0 <xPortStartScheduler+0xd8>)
 8007d36:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007d38:	78fb      	ldrb	r3, [r7, #3]
 8007d3a:	b2db      	uxtb	r3, r3
 8007d3c:	005b      	lsls	r3, r3, #1
 8007d3e:	b2db      	uxtb	r3, r3
 8007d40:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d42:	78fb      	ldrb	r3, [r7, #3]
 8007d44:	b2db      	uxtb	r3, r3
 8007d46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d4a:	2b80      	cmp	r3, #128	; 0x80
 8007d4c:	d0ef      	beq.n	8007d2e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007d4e:	4b20      	ldr	r3, [pc, #128]	; (8007dd0 <xPortStartScheduler+0xd8>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f1c3 0307 	rsb	r3, r3, #7
 8007d56:	2b04      	cmp	r3, #4
 8007d58:	d00a      	beq.n	8007d70 <xPortStartScheduler+0x78>
	__asm volatile
 8007d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d5e:	f383 8811 	msr	BASEPRI, r3
 8007d62:	f3bf 8f6f 	isb	sy
 8007d66:	f3bf 8f4f 	dsb	sy
 8007d6a:	60bb      	str	r3, [r7, #8]
}
 8007d6c:	bf00      	nop
 8007d6e:	e7fe      	b.n	8007d6e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007d70:	4b17      	ldr	r3, [pc, #92]	; (8007dd0 <xPortStartScheduler+0xd8>)
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	021b      	lsls	r3, r3, #8
 8007d76:	4a16      	ldr	r2, [pc, #88]	; (8007dd0 <xPortStartScheduler+0xd8>)
 8007d78:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007d7a:	4b15      	ldr	r3, [pc, #84]	; (8007dd0 <xPortStartScheduler+0xd8>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007d82:	4a13      	ldr	r2, [pc, #76]	; (8007dd0 <xPortStartScheduler+0xd8>)
 8007d84:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	b2da      	uxtb	r2, r3
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007d8e:	4b11      	ldr	r3, [pc, #68]	; (8007dd4 <xPortStartScheduler+0xdc>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4a10      	ldr	r2, [pc, #64]	; (8007dd4 <xPortStartScheduler+0xdc>)
 8007d94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007d98:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007d9a:	4b0e      	ldr	r3, [pc, #56]	; (8007dd4 <xPortStartScheduler+0xdc>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4a0d      	ldr	r2, [pc, #52]	; (8007dd4 <xPortStartScheduler+0xdc>)
 8007da0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007da4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007da6:	f000 f8b9 	bl	8007f1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007daa:	4b0b      	ldr	r3, [pc, #44]	; (8007dd8 <xPortStartScheduler+0xe0>)
 8007dac:	2200      	movs	r2, #0
 8007dae:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007db0:	f7ff ff92 	bl	8007cd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007db4:	f7ff f8bc 	bl	8006f30 <vTaskSwitchContext>
	prvTaskExitError();
 8007db8:	f7ff ff4c 	bl	8007c54 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007dbc:	2300      	movs	r3, #0
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3710      	adds	r7, #16
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}
 8007dc6:	bf00      	nop
 8007dc8:	e000e400 	.word	0xe000e400
 8007dcc:	20001a98 	.word	0x20001a98
 8007dd0:	20001a9c 	.word	0x20001a9c
 8007dd4:	e000ed20 	.word	0xe000ed20
 8007dd8:	20000054 	.word	0x20000054

08007ddc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b083      	sub	sp, #12
 8007de0:	af00      	add	r7, sp, #0
	__asm volatile
 8007de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007de6:	f383 8811 	msr	BASEPRI, r3
 8007dea:	f3bf 8f6f 	isb	sy
 8007dee:	f3bf 8f4f 	dsb	sy
 8007df2:	607b      	str	r3, [r7, #4]
}
 8007df4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007df6:	4b0f      	ldr	r3, [pc, #60]	; (8007e34 <vPortEnterCritical+0x58>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	3301      	adds	r3, #1
 8007dfc:	4a0d      	ldr	r2, [pc, #52]	; (8007e34 <vPortEnterCritical+0x58>)
 8007dfe:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007e00:	4b0c      	ldr	r3, [pc, #48]	; (8007e34 <vPortEnterCritical+0x58>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d10f      	bne.n	8007e28 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007e08:	4b0b      	ldr	r3, [pc, #44]	; (8007e38 <vPortEnterCritical+0x5c>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	b2db      	uxtb	r3, r3
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d00a      	beq.n	8007e28 <vPortEnterCritical+0x4c>
	__asm volatile
 8007e12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e16:	f383 8811 	msr	BASEPRI, r3
 8007e1a:	f3bf 8f6f 	isb	sy
 8007e1e:	f3bf 8f4f 	dsb	sy
 8007e22:	603b      	str	r3, [r7, #0]
}
 8007e24:	bf00      	nop
 8007e26:	e7fe      	b.n	8007e26 <vPortEnterCritical+0x4a>
	}
}
 8007e28:	bf00      	nop
 8007e2a:	370c      	adds	r7, #12
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	bc80      	pop	{r7}
 8007e30:	4770      	bx	lr
 8007e32:	bf00      	nop
 8007e34:	20000054 	.word	0x20000054
 8007e38:	e000ed04 	.word	0xe000ed04

08007e3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007e3c:	b480      	push	{r7}
 8007e3e:	b083      	sub	sp, #12
 8007e40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007e42:	4b11      	ldr	r3, [pc, #68]	; (8007e88 <vPortExitCritical+0x4c>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d10a      	bne.n	8007e60 <vPortExitCritical+0x24>
	__asm volatile
 8007e4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e4e:	f383 8811 	msr	BASEPRI, r3
 8007e52:	f3bf 8f6f 	isb	sy
 8007e56:	f3bf 8f4f 	dsb	sy
 8007e5a:	607b      	str	r3, [r7, #4]
}
 8007e5c:	bf00      	nop
 8007e5e:	e7fe      	b.n	8007e5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007e60:	4b09      	ldr	r3, [pc, #36]	; (8007e88 <vPortExitCritical+0x4c>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	3b01      	subs	r3, #1
 8007e66:	4a08      	ldr	r2, [pc, #32]	; (8007e88 <vPortExitCritical+0x4c>)
 8007e68:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007e6a:	4b07      	ldr	r3, [pc, #28]	; (8007e88 <vPortExitCritical+0x4c>)
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d105      	bne.n	8007e7e <vPortExitCritical+0x42>
 8007e72:	2300      	movs	r3, #0
 8007e74:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	f383 8811 	msr	BASEPRI, r3
}
 8007e7c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007e7e:	bf00      	nop
 8007e80:	370c      	adds	r7, #12
 8007e82:	46bd      	mov	sp, r7
 8007e84:	bc80      	pop	{r7}
 8007e86:	4770      	bx	lr
 8007e88:	20000054 	.word	0x20000054
 8007e8c:	00000000 	.word	0x00000000

08007e90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007e90:	f3ef 8009 	mrs	r0, PSP
 8007e94:	f3bf 8f6f 	isb	sy
 8007e98:	4b0d      	ldr	r3, [pc, #52]	; (8007ed0 <pxCurrentTCBConst>)
 8007e9a:	681a      	ldr	r2, [r3, #0]
 8007e9c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007ea0:	6010      	str	r0, [r2, #0]
 8007ea2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007ea6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007eaa:	f380 8811 	msr	BASEPRI, r0
 8007eae:	f7ff f83f 	bl	8006f30 <vTaskSwitchContext>
 8007eb2:	f04f 0000 	mov.w	r0, #0
 8007eb6:	f380 8811 	msr	BASEPRI, r0
 8007eba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007ebe:	6819      	ldr	r1, [r3, #0]
 8007ec0:	6808      	ldr	r0, [r1, #0]
 8007ec2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007ec6:	f380 8809 	msr	PSP, r0
 8007eca:	f3bf 8f6f 	isb	sy
 8007ece:	4770      	bx	lr

08007ed0 <pxCurrentTCBConst>:
 8007ed0:	2000146c 	.word	0x2000146c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007ed4:	bf00      	nop
 8007ed6:	bf00      	nop

08007ed8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b082      	sub	sp, #8
 8007edc:	af00      	add	r7, sp, #0
	__asm volatile
 8007ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ee2:	f383 8811 	msr	BASEPRI, r3
 8007ee6:	f3bf 8f6f 	isb	sy
 8007eea:	f3bf 8f4f 	dsb	sy
 8007eee:	607b      	str	r3, [r7, #4]
}
 8007ef0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007ef2:	f7fe ff81 	bl	8006df8 <xTaskIncrementTick>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d003      	beq.n	8007f04 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007efc:	4b06      	ldr	r3, [pc, #24]	; (8007f18 <SysTick_Handler+0x40>)
 8007efe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f02:	601a      	str	r2, [r3, #0]
 8007f04:	2300      	movs	r3, #0
 8007f06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	f383 8811 	msr	BASEPRI, r3
}
 8007f0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007f10:	bf00      	nop
 8007f12:	3708      	adds	r7, #8
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}
 8007f18:	e000ed04 	.word	0xe000ed04

08007f1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007f20:	4b0a      	ldr	r3, [pc, #40]	; (8007f4c <vPortSetupTimerInterrupt+0x30>)
 8007f22:	2200      	movs	r2, #0
 8007f24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007f26:	4b0a      	ldr	r3, [pc, #40]	; (8007f50 <vPortSetupTimerInterrupt+0x34>)
 8007f28:	2200      	movs	r2, #0
 8007f2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007f2c:	4b09      	ldr	r3, [pc, #36]	; (8007f54 <vPortSetupTimerInterrupt+0x38>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a09      	ldr	r2, [pc, #36]	; (8007f58 <vPortSetupTimerInterrupt+0x3c>)
 8007f32:	fba2 2303 	umull	r2, r3, r2, r3
 8007f36:	099b      	lsrs	r3, r3, #6
 8007f38:	4a08      	ldr	r2, [pc, #32]	; (8007f5c <vPortSetupTimerInterrupt+0x40>)
 8007f3a:	3b01      	subs	r3, #1
 8007f3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007f3e:	4b03      	ldr	r3, [pc, #12]	; (8007f4c <vPortSetupTimerInterrupt+0x30>)
 8007f40:	2207      	movs	r2, #7
 8007f42:	601a      	str	r2, [r3, #0]
}
 8007f44:	bf00      	nop
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bc80      	pop	{r7}
 8007f4a:	4770      	bx	lr
 8007f4c:	e000e010 	.word	0xe000e010
 8007f50:	e000e018 	.word	0xe000e018
 8007f54:	20000020 	.word	0x20000020
 8007f58:	10624dd3 	.word	0x10624dd3
 8007f5c:	e000e014 	.word	0xe000e014

08007f60 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007f60:	b480      	push	{r7}
 8007f62:	b085      	sub	sp, #20
 8007f64:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007f66:	f3ef 8305 	mrs	r3, IPSR
 8007f6a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	2b0f      	cmp	r3, #15
 8007f70:	d914      	bls.n	8007f9c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007f72:	4a16      	ldr	r2, [pc, #88]	; (8007fcc <vPortValidateInterruptPriority+0x6c>)
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	4413      	add	r3, r2
 8007f78:	781b      	ldrb	r3, [r3, #0]
 8007f7a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007f7c:	4b14      	ldr	r3, [pc, #80]	; (8007fd0 <vPortValidateInterruptPriority+0x70>)
 8007f7e:	781b      	ldrb	r3, [r3, #0]
 8007f80:	7afa      	ldrb	r2, [r7, #11]
 8007f82:	429a      	cmp	r2, r3
 8007f84:	d20a      	bcs.n	8007f9c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007f86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f8a:	f383 8811 	msr	BASEPRI, r3
 8007f8e:	f3bf 8f6f 	isb	sy
 8007f92:	f3bf 8f4f 	dsb	sy
 8007f96:	607b      	str	r3, [r7, #4]
}
 8007f98:	bf00      	nop
 8007f9a:	e7fe      	b.n	8007f9a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007f9c:	4b0d      	ldr	r3, [pc, #52]	; (8007fd4 <vPortValidateInterruptPriority+0x74>)
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007fa4:	4b0c      	ldr	r3, [pc, #48]	; (8007fd8 <vPortValidateInterruptPriority+0x78>)
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	429a      	cmp	r2, r3
 8007faa:	d90a      	bls.n	8007fc2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fb0:	f383 8811 	msr	BASEPRI, r3
 8007fb4:	f3bf 8f6f 	isb	sy
 8007fb8:	f3bf 8f4f 	dsb	sy
 8007fbc:	603b      	str	r3, [r7, #0]
}
 8007fbe:	bf00      	nop
 8007fc0:	e7fe      	b.n	8007fc0 <vPortValidateInterruptPriority+0x60>
	}
 8007fc2:	bf00      	nop
 8007fc4:	3714      	adds	r7, #20
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bc80      	pop	{r7}
 8007fca:	4770      	bx	lr
 8007fcc:	e000e3f0 	.word	0xe000e3f0
 8007fd0:	20001a98 	.word	0x20001a98
 8007fd4:	e000ed0c 	.word	0xe000ed0c
 8007fd8:	20001a9c 	.word	0x20001a9c

08007fdc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b08a      	sub	sp, #40	; 0x28
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007fe8:	f7fe fe5a 	bl	8006ca0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007fec:	4b58      	ldr	r3, [pc, #352]	; (8008150 <pvPortMalloc+0x174>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d101      	bne.n	8007ff8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007ff4:	f000 f910 	bl	8008218 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007ff8:	4b56      	ldr	r3, [pc, #344]	; (8008154 <pvPortMalloc+0x178>)
 8007ffa:	681a      	ldr	r2, [r3, #0]
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	4013      	ands	r3, r2
 8008000:	2b00      	cmp	r3, #0
 8008002:	f040 808e 	bne.w	8008122 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d01d      	beq.n	8008048 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800800c:	2208      	movs	r2, #8
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	4413      	add	r3, r2
 8008012:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f003 0307 	and.w	r3, r3, #7
 800801a:	2b00      	cmp	r3, #0
 800801c:	d014      	beq.n	8008048 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	f023 0307 	bic.w	r3, r3, #7
 8008024:	3308      	adds	r3, #8
 8008026:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	f003 0307 	and.w	r3, r3, #7
 800802e:	2b00      	cmp	r3, #0
 8008030:	d00a      	beq.n	8008048 <pvPortMalloc+0x6c>
	__asm volatile
 8008032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008036:	f383 8811 	msr	BASEPRI, r3
 800803a:	f3bf 8f6f 	isb	sy
 800803e:	f3bf 8f4f 	dsb	sy
 8008042:	617b      	str	r3, [r7, #20]
}
 8008044:	bf00      	nop
 8008046:	e7fe      	b.n	8008046 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d069      	beq.n	8008122 <pvPortMalloc+0x146>
 800804e:	4b42      	ldr	r3, [pc, #264]	; (8008158 <pvPortMalloc+0x17c>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	687a      	ldr	r2, [r7, #4]
 8008054:	429a      	cmp	r2, r3
 8008056:	d864      	bhi.n	8008122 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008058:	4b40      	ldr	r3, [pc, #256]	; (800815c <pvPortMalloc+0x180>)
 800805a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800805c:	4b3f      	ldr	r3, [pc, #252]	; (800815c <pvPortMalloc+0x180>)
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008062:	e004      	b.n	800806e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008066:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800806e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008070:	685b      	ldr	r3, [r3, #4]
 8008072:	687a      	ldr	r2, [r7, #4]
 8008074:	429a      	cmp	r2, r3
 8008076:	d903      	bls.n	8008080 <pvPortMalloc+0xa4>
 8008078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d1f1      	bne.n	8008064 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008080:	4b33      	ldr	r3, [pc, #204]	; (8008150 <pvPortMalloc+0x174>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008086:	429a      	cmp	r2, r3
 8008088:	d04b      	beq.n	8008122 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800808a:	6a3b      	ldr	r3, [r7, #32]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	2208      	movs	r2, #8
 8008090:	4413      	add	r3, r2
 8008092:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008096:	681a      	ldr	r2, [r3, #0]
 8008098:	6a3b      	ldr	r3, [r7, #32]
 800809a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800809c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800809e:	685a      	ldr	r2, [r3, #4]
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	1ad2      	subs	r2, r2, r3
 80080a4:	2308      	movs	r3, #8
 80080a6:	005b      	lsls	r3, r3, #1
 80080a8:	429a      	cmp	r2, r3
 80080aa:	d91f      	bls.n	80080ec <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80080ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	4413      	add	r3, r2
 80080b2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80080b4:	69bb      	ldr	r3, [r7, #24]
 80080b6:	f003 0307 	and.w	r3, r3, #7
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d00a      	beq.n	80080d4 <pvPortMalloc+0xf8>
	__asm volatile
 80080be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080c2:	f383 8811 	msr	BASEPRI, r3
 80080c6:	f3bf 8f6f 	isb	sy
 80080ca:	f3bf 8f4f 	dsb	sy
 80080ce:	613b      	str	r3, [r7, #16]
}
 80080d0:	bf00      	nop
 80080d2:	e7fe      	b.n	80080d2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80080d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d6:	685a      	ldr	r2, [r3, #4]
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	1ad2      	subs	r2, r2, r3
 80080dc:	69bb      	ldr	r3, [r7, #24]
 80080de:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80080e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080e2:	687a      	ldr	r2, [r7, #4]
 80080e4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80080e6:	69b8      	ldr	r0, [r7, #24]
 80080e8:	f000 f8f8 	bl	80082dc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80080ec:	4b1a      	ldr	r3, [pc, #104]	; (8008158 <pvPortMalloc+0x17c>)
 80080ee:	681a      	ldr	r2, [r3, #0]
 80080f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080f2:	685b      	ldr	r3, [r3, #4]
 80080f4:	1ad3      	subs	r3, r2, r3
 80080f6:	4a18      	ldr	r2, [pc, #96]	; (8008158 <pvPortMalloc+0x17c>)
 80080f8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80080fa:	4b17      	ldr	r3, [pc, #92]	; (8008158 <pvPortMalloc+0x17c>)
 80080fc:	681a      	ldr	r2, [r3, #0]
 80080fe:	4b18      	ldr	r3, [pc, #96]	; (8008160 <pvPortMalloc+0x184>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	429a      	cmp	r2, r3
 8008104:	d203      	bcs.n	800810e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008106:	4b14      	ldr	r3, [pc, #80]	; (8008158 <pvPortMalloc+0x17c>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4a15      	ldr	r2, [pc, #84]	; (8008160 <pvPortMalloc+0x184>)
 800810c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800810e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008110:	685a      	ldr	r2, [r3, #4]
 8008112:	4b10      	ldr	r3, [pc, #64]	; (8008154 <pvPortMalloc+0x178>)
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	431a      	orrs	r2, r3
 8008118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800811a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800811c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800811e:	2200      	movs	r2, #0
 8008120:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008122:	f7fe fdcb 	bl	8006cbc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008126:	69fb      	ldr	r3, [r7, #28]
 8008128:	f003 0307 	and.w	r3, r3, #7
 800812c:	2b00      	cmp	r3, #0
 800812e:	d00a      	beq.n	8008146 <pvPortMalloc+0x16a>
	__asm volatile
 8008130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008134:	f383 8811 	msr	BASEPRI, r3
 8008138:	f3bf 8f6f 	isb	sy
 800813c:	f3bf 8f4f 	dsb	sy
 8008140:	60fb      	str	r3, [r7, #12]
}
 8008142:	bf00      	nop
 8008144:	e7fe      	b.n	8008144 <pvPortMalloc+0x168>
	return pvReturn;
 8008146:	69fb      	ldr	r3, [r7, #28]
}
 8008148:	4618      	mov	r0, r3
 800814a:	3728      	adds	r7, #40	; 0x28
 800814c:	46bd      	mov	sp, r7
 800814e:	bd80      	pop	{r7, pc}
 8008150:	200026a8 	.word	0x200026a8
 8008154:	200026b4 	.word	0x200026b4
 8008158:	200026ac 	.word	0x200026ac
 800815c:	200026a0 	.word	0x200026a0
 8008160:	200026b0 	.word	0x200026b0

08008164 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b086      	sub	sp, #24
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d048      	beq.n	8008208 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008176:	2308      	movs	r3, #8
 8008178:	425b      	negs	r3, r3
 800817a:	697a      	ldr	r2, [r7, #20]
 800817c:	4413      	add	r3, r2
 800817e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008180:	697b      	ldr	r3, [r7, #20]
 8008182:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008184:	693b      	ldr	r3, [r7, #16]
 8008186:	685a      	ldr	r2, [r3, #4]
 8008188:	4b21      	ldr	r3, [pc, #132]	; (8008210 <vPortFree+0xac>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	4013      	ands	r3, r2
 800818e:	2b00      	cmp	r3, #0
 8008190:	d10a      	bne.n	80081a8 <vPortFree+0x44>
	__asm volatile
 8008192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008196:	f383 8811 	msr	BASEPRI, r3
 800819a:	f3bf 8f6f 	isb	sy
 800819e:	f3bf 8f4f 	dsb	sy
 80081a2:	60fb      	str	r3, [r7, #12]
}
 80081a4:	bf00      	nop
 80081a6:	e7fe      	b.n	80081a6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80081a8:	693b      	ldr	r3, [r7, #16]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d00a      	beq.n	80081c6 <vPortFree+0x62>
	__asm volatile
 80081b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081b4:	f383 8811 	msr	BASEPRI, r3
 80081b8:	f3bf 8f6f 	isb	sy
 80081bc:	f3bf 8f4f 	dsb	sy
 80081c0:	60bb      	str	r3, [r7, #8]
}
 80081c2:	bf00      	nop
 80081c4:	e7fe      	b.n	80081c4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80081c6:	693b      	ldr	r3, [r7, #16]
 80081c8:	685a      	ldr	r2, [r3, #4]
 80081ca:	4b11      	ldr	r3, [pc, #68]	; (8008210 <vPortFree+0xac>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	4013      	ands	r3, r2
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d019      	beq.n	8008208 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d115      	bne.n	8008208 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80081dc:	693b      	ldr	r3, [r7, #16]
 80081de:	685a      	ldr	r2, [r3, #4]
 80081e0:	4b0b      	ldr	r3, [pc, #44]	; (8008210 <vPortFree+0xac>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	43db      	mvns	r3, r3
 80081e6:	401a      	ands	r2, r3
 80081e8:	693b      	ldr	r3, [r7, #16]
 80081ea:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80081ec:	f7fe fd58 	bl	8006ca0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80081f0:	693b      	ldr	r3, [r7, #16]
 80081f2:	685a      	ldr	r2, [r3, #4]
 80081f4:	4b07      	ldr	r3, [pc, #28]	; (8008214 <vPortFree+0xb0>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	4413      	add	r3, r2
 80081fa:	4a06      	ldr	r2, [pc, #24]	; (8008214 <vPortFree+0xb0>)
 80081fc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80081fe:	6938      	ldr	r0, [r7, #16]
 8008200:	f000 f86c 	bl	80082dc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008204:	f7fe fd5a 	bl	8006cbc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008208:	bf00      	nop
 800820a:	3718      	adds	r7, #24
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}
 8008210:	200026b4 	.word	0x200026b4
 8008214:	200026ac 	.word	0x200026ac

08008218 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008218:	b480      	push	{r7}
 800821a:	b085      	sub	sp, #20
 800821c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800821e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8008222:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008224:	4b27      	ldr	r3, [pc, #156]	; (80082c4 <prvHeapInit+0xac>)
 8008226:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	f003 0307 	and.w	r3, r3, #7
 800822e:	2b00      	cmp	r3, #0
 8008230:	d00c      	beq.n	800824c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	3307      	adds	r3, #7
 8008236:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	f023 0307 	bic.w	r3, r3, #7
 800823e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008240:	68ba      	ldr	r2, [r7, #8]
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	1ad3      	subs	r3, r2, r3
 8008246:	4a1f      	ldr	r2, [pc, #124]	; (80082c4 <prvHeapInit+0xac>)
 8008248:	4413      	add	r3, r2
 800824a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008250:	4a1d      	ldr	r2, [pc, #116]	; (80082c8 <prvHeapInit+0xb0>)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008256:	4b1c      	ldr	r3, [pc, #112]	; (80082c8 <prvHeapInit+0xb0>)
 8008258:	2200      	movs	r2, #0
 800825a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	68ba      	ldr	r2, [r7, #8]
 8008260:	4413      	add	r3, r2
 8008262:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008264:	2208      	movs	r2, #8
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	1a9b      	subs	r3, r3, r2
 800826a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	f023 0307 	bic.w	r3, r3, #7
 8008272:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	4a15      	ldr	r2, [pc, #84]	; (80082cc <prvHeapInit+0xb4>)
 8008278:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800827a:	4b14      	ldr	r3, [pc, #80]	; (80082cc <prvHeapInit+0xb4>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	2200      	movs	r2, #0
 8008280:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008282:	4b12      	ldr	r3, [pc, #72]	; (80082cc <prvHeapInit+0xb4>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	2200      	movs	r2, #0
 8008288:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	68fa      	ldr	r2, [r7, #12]
 8008292:	1ad2      	subs	r2, r2, r3
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008298:	4b0c      	ldr	r3, [pc, #48]	; (80082cc <prvHeapInit+0xb4>)
 800829a:	681a      	ldr	r2, [r3, #0]
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	4a0a      	ldr	r2, [pc, #40]	; (80082d0 <prvHeapInit+0xb8>)
 80082a6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	685b      	ldr	r3, [r3, #4]
 80082ac:	4a09      	ldr	r2, [pc, #36]	; (80082d4 <prvHeapInit+0xbc>)
 80082ae:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80082b0:	4b09      	ldr	r3, [pc, #36]	; (80082d8 <prvHeapInit+0xc0>)
 80082b2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80082b6:	601a      	str	r2, [r3, #0]
}
 80082b8:	bf00      	nop
 80082ba:	3714      	adds	r7, #20
 80082bc:	46bd      	mov	sp, r7
 80082be:	bc80      	pop	{r7}
 80082c0:	4770      	bx	lr
 80082c2:	bf00      	nop
 80082c4:	20001aa0 	.word	0x20001aa0
 80082c8:	200026a0 	.word	0x200026a0
 80082cc:	200026a8 	.word	0x200026a8
 80082d0:	200026b0 	.word	0x200026b0
 80082d4:	200026ac 	.word	0x200026ac
 80082d8:	200026b4 	.word	0x200026b4

080082dc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80082dc:	b480      	push	{r7}
 80082de:	b085      	sub	sp, #20
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80082e4:	4b27      	ldr	r3, [pc, #156]	; (8008384 <prvInsertBlockIntoFreeList+0xa8>)
 80082e6:	60fb      	str	r3, [r7, #12]
 80082e8:	e002      	b.n	80082f0 <prvInsertBlockIntoFreeList+0x14>
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	60fb      	str	r3, [r7, #12]
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	687a      	ldr	r2, [r7, #4]
 80082f6:	429a      	cmp	r2, r3
 80082f8:	d8f7      	bhi.n	80082ea <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	685b      	ldr	r3, [r3, #4]
 8008302:	68ba      	ldr	r2, [r7, #8]
 8008304:	4413      	add	r3, r2
 8008306:	687a      	ldr	r2, [r7, #4]
 8008308:	429a      	cmp	r2, r3
 800830a:	d108      	bne.n	800831e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	685a      	ldr	r2, [r3, #4]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	685b      	ldr	r3, [r3, #4]
 8008314:	441a      	add	r2, r3
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	685b      	ldr	r3, [r3, #4]
 8008326:	68ba      	ldr	r2, [r7, #8]
 8008328:	441a      	add	r2, r3
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	429a      	cmp	r2, r3
 8008330:	d118      	bne.n	8008364 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681a      	ldr	r2, [r3, #0]
 8008336:	4b14      	ldr	r3, [pc, #80]	; (8008388 <prvInsertBlockIntoFreeList+0xac>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	429a      	cmp	r2, r3
 800833c:	d00d      	beq.n	800835a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	685a      	ldr	r2, [r3, #4]
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	441a      	add	r2, r3
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	681a      	ldr	r2, [r3, #0]
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	601a      	str	r2, [r3, #0]
 8008358:	e008      	b.n	800836c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800835a:	4b0b      	ldr	r3, [pc, #44]	; (8008388 <prvInsertBlockIntoFreeList+0xac>)
 800835c:	681a      	ldr	r2, [r3, #0]
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	601a      	str	r2, [r3, #0]
 8008362:	e003      	b.n	800836c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681a      	ldr	r2, [r3, #0]
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800836c:	68fa      	ldr	r2, [r7, #12]
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	429a      	cmp	r2, r3
 8008372:	d002      	beq.n	800837a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	687a      	ldr	r2, [r7, #4]
 8008378:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800837a:	bf00      	nop
 800837c:	3714      	adds	r7, #20
 800837e:	46bd      	mov	sp, r7
 8008380:	bc80      	pop	{r7}
 8008382:	4770      	bx	lr
 8008384:	200026a0 	.word	0x200026a0
 8008388:	200026a8 	.word	0x200026a8

0800838c <atoi>:
 800838c:	220a      	movs	r2, #10
 800838e:	2100      	movs	r1, #0
 8008390:	f000 bbc2 	b.w	8008b18 <strtol>

08008394 <__errno>:
 8008394:	4b01      	ldr	r3, [pc, #4]	; (800839c <__errno+0x8>)
 8008396:	6818      	ldr	r0, [r3, #0]
 8008398:	4770      	bx	lr
 800839a:	bf00      	nop
 800839c:	20000058 	.word	0x20000058

080083a0 <std>:
 80083a0:	2300      	movs	r3, #0
 80083a2:	b510      	push	{r4, lr}
 80083a4:	4604      	mov	r4, r0
 80083a6:	e9c0 3300 	strd	r3, r3, [r0]
 80083aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80083ae:	6083      	str	r3, [r0, #8]
 80083b0:	8181      	strh	r1, [r0, #12]
 80083b2:	6643      	str	r3, [r0, #100]	; 0x64
 80083b4:	81c2      	strh	r2, [r0, #14]
 80083b6:	6183      	str	r3, [r0, #24]
 80083b8:	4619      	mov	r1, r3
 80083ba:	2208      	movs	r2, #8
 80083bc:	305c      	adds	r0, #92	; 0x5c
 80083be:	f000 f91a 	bl	80085f6 <memset>
 80083c2:	4b05      	ldr	r3, [pc, #20]	; (80083d8 <std+0x38>)
 80083c4:	6224      	str	r4, [r4, #32]
 80083c6:	6263      	str	r3, [r4, #36]	; 0x24
 80083c8:	4b04      	ldr	r3, [pc, #16]	; (80083dc <std+0x3c>)
 80083ca:	62a3      	str	r3, [r4, #40]	; 0x28
 80083cc:	4b04      	ldr	r3, [pc, #16]	; (80083e0 <std+0x40>)
 80083ce:	62e3      	str	r3, [r4, #44]	; 0x2c
 80083d0:	4b04      	ldr	r3, [pc, #16]	; (80083e4 <std+0x44>)
 80083d2:	6323      	str	r3, [r4, #48]	; 0x30
 80083d4:	bd10      	pop	{r4, pc}
 80083d6:	bf00      	nop
 80083d8:	080088b9 	.word	0x080088b9
 80083dc:	080088df 	.word	0x080088df
 80083e0:	08008917 	.word	0x08008917
 80083e4:	0800893b 	.word	0x0800893b

080083e8 <_cleanup_r>:
 80083e8:	4901      	ldr	r1, [pc, #4]	; (80083f0 <_cleanup_r+0x8>)
 80083ea:	f000 b8af 	b.w	800854c <_fwalk_reent>
 80083ee:	bf00      	nop
 80083f0:	08008cb1 	.word	0x08008cb1

080083f4 <__sfmoreglue>:
 80083f4:	2268      	movs	r2, #104	; 0x68
 80083f6:	b570      	push	{r4, r5, r6, lr}
 80083f8:	1e4d      	subs	r5, r1, #1
 80083fa:	4355      	muls	r5, r2
 80083fc:	460e      	mov	r6, r1
 80083fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008402:	f000 f921 	bl	8008648 <_malloc_r>
 8008406:	4604      	mov	r4, r0
 8008408:	b140      	cbz	r0, 800841c <__sfmoreglue+0x28>
 800840a:	2100      	movs	r1, #0
 800840c:	e9c0 1600 	strd	r1, r6, [r0]
 8008410:	300c      	adds	r0, #12
 8008412:	60a0      	str	r0, [r4, #8]
 8008414:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008418:	f000 f8ed 	bl	80085f6 <memset>
 800841c:	4620      	mov	r0, r4
 800841e:	bd70      	pop	{r4, r5, r6, pc}

08008420 <__sfp_lock_acquire>:
 8008420:	4801      	ldr	r0, [pc, #4]	; (8008428 <__sfp_lock_acquire+0x8>)
 8008422:	f000 b8d8 	b.w	80085d6 <__retarget_lock_acquire_recursive>
 8008426:	bf00      	nop
 8008428:	200026b9 	.word	0x200026b9

0800842c <__sfp_lock_release>:
 800842c:	4801      	ldr	r0, [pc, #4]	; (8008434 <__sfp_lock_release+0x8>)
 800842e:	f000 b8d3 	b.w	80085d8 <__retarget_lock_release_recursive>
 8008432:	bf00      	nop
 8008434:	200026b9 	.word	0x200026b9

08008438 <__sinit_lock_acquire>:
 8008438:	4801      	ldr	r0, [pc, #4]	; (8008440 <__sinit_lock_acquire+0x8>)
 800843a:	f000 b8cc 	b.w	80085d6 <__retarget_lock_acquire_recursive>
 800843e:	bf00      	nop
 8008440:	200026ba 	.word	0x200026ba

08008444 <__sinit_lock_release>:
 8008444:	4801      	ldr	r0, [pc, #4]	; (800844c <__sinit_lock_release+0x8>)
 8008446:	f000 b8c7 	b.w	80085d8 <__retarget_lock_release_recursive>
 800844a:	bf00      	nop
 800844c:	200026ba 	.word	0x200026ba

08008450 <__sinit>:
 8008450:	b510      	push	{r4, lr}
 8008452:	4604      	mov	r4, r0
 8008454:	f7ff fff0 	bl	8008438 <__sinit_lock_acquire>
 8008458:	69a3      	ldr	r3, [r4, #24]
 800845a:	b11b      	cbz	r3, 8008464 <__sinit+0x14>
 800845c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008460:	f7ff bff0 	b.w	8008444 <__sinit_lock_release>
 8008464:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008468:	6523      	str	r3, [r4, #80]	; 0x50
 800846a:	4b13      	ldr	r3, [pc, #76]	; (80084b8 <__sinit+0x68>)
 800846c:	4a13      	ldr	r2, [pc, #76]	; (80084bc <__sinit+0x6c>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	62a2      	str	r2, [r4, #40]	; 0x28
 8008472:	42a3      	cmp	r3, r4
 8008474:	bf08      	it	eq
 8008476:	2301      	moveq	r3, #1
 8008478:	4620      	mov	r0, r4
 800847a:	bf08      	it	eq
 800847c:	61a3      	streq	r3, [r4, #24]
 800847e:	f000 f81f 	bl	80084c0 <__sfp>
 8008482:	6060      	str	r0, [r4, #4]
 8008484:	4620      	mov	r0, r4
 8008486:	f000 f81b 	bl	80084c0 <__sfp>
 800848a:	60a0      	str	r0, [r4, #8]
 800848c:	4620      	mov	r0, r4
 800848e:	f000 f817 	bl	80084c0 <__sfp>
 8008492:	2200      	movs	r2, #0
 8008494:	2104      	movs	r1, #4
 8008496:	60e0      	str	r0, [r4, #12]
 8008498:	6860      	ldr	r0, [r4, #4]
 800849a:	f7ff ff81 	bl	80083a0 <std>
 800849e:	2201      	movs	r2, #1
 80084a0:	2109      	movs	r1, #9
 80084a2:	68a0      	ldr	r0, [r4, #8]
 80084a4:	f7ff ff7c 	bl	80083a0 <std>
 80084a8:	2202      	movs	r2, #2
 80084aa:	2112      	movs	r1, #18
 80084ac:	68e0      	ldr	r0, [r4, #12]
 80084ae:	f7ff ff77 	bl	80083a0 <std>
 80084b2:	2301      	movs	r3, #1
 80084b4:	61a3      	str	r3, [r4, #24]
 80084b6:	e7d1      	b.n	800845c <__sinit+0xc>
 80084b8:	0800a434 	.word	0x0800a434
 80084bc:	080083e9 	.word	0x080083e9

080084c0 <__sfp>:
 80084c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084c2:	4607      	mov	r7, r0
 80084c4:	f7ff ffac 	bl	8008420 <__sfp_lock_acquire>
 80084c8:	4b1e      	ldr	r3, [pc, #120]	; (8008544 <__sfp+0x84>)
 80084ca:	681e      	ldr	r6, [r3, #0]
 80084cc:	69b3      	ldr	r3, [r6, #24]
 80084ce:	b913      	cbnz	r3, 80084d6 <__sfp+0x16>
 80084d0:	4630      	mov	r0, r6
 80084d2:	f7ff ffbd 	bl	8008450 <__sinit>
 80084d6:	3648      	adds	r6, #72	; 0x48
 80084d8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80084dc:	3b01      	subs	r3, #1
 80084de:	d503      	bpl.n	80084e8 <__sfp+0x28>
 80084e0:	6833      	ldr	r3, [r6, #0]
 80084e2:	b30b      	cbz	r3, 8008528 <__sfp+0x68>
 80084e4:	6836      	ldr	r6, [r6, #0]
 80084e6:	e7f7      	b.n	80084d8 <__sfp+0x18>
 80084e8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80084ec:	b9d5      	cbnz	r5, 8008524 <__sfp+0x64>
 80084ee:	4b16      	ldr	r3, [pc, #88]	; (8008548 <__sfp+0x88>)
 80084f0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80084f4:	60e3      	str	r3, [r4, #12]
 80084f6:	6665      	str	r5, [r4, #100]	; 0x64
 80084f8:	f000 f86c 	bl	80085d4 <__retarget_lock_init_recursive>
 80084fc:	f7ff ff96 	bl	800842c <__sfp_lock_release>
 8008500:	2208      	movs	r2, #8
 8008502:	4629      	mov	r1, r5
 8008504:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008508:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800850c:	6025      	str	r5, [r4, #0]
 800850e:	61a5      	str	r5, [r4, #24]
 8008510:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008514:	f000 f86f 	bl	80085f6 <memset>
 8008518:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800851c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008520:	4620      	mov	r0, r4
 8008522:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008524:	3468      	adds	r4, #104	; 0x68
 8008526:	e7d9      	b.n	80084dc <__sfp+0x1c>
 8008528:	2104      	movs	r1, #4
 800852a:	4638      	mov	r0, r7
 800852c:	f7ff ff62 	bl	80083f4 <__sfmoreglue>
 8008530:	4604      	mov	r4, r0
 8008532:	6030      	str	r0, [r6, #0]
 8008534:	2800      	cmp	r0, #0
 8008536:	d1d5      	bne.n	80084e4 <__sfp+0x24>
 8008538:	f7ff ff78 	bl	800842c <__sfp_lock_release>
 800853c:	230c      	movs	r3, #12
 800853e:	603b      	str	r3, [r7, #0]
 8008540:	e7ee      	b.n	8008520 <__sfp+0x60>
 8008542:	bf00      	nop
 8008544:	0800a434 	.word	0x0800a434
 8008548:	ffff0001 	.word	0xffff0001

0800854c <_fwalk_reent>:
 800854c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008550:	4606      	mov	r6, r0
 8008552:	4688      	mov	r8, r1
 8008554:	2700      	movs	r7, #0
 8008556:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800855a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800855e:	f1b9 0901 	subs.w	r9, r9, #1
 8008562:	d505      	bpl.n	8008570 <_fwalk_reent+0x24>
 8008564:	6824      	ldr	r4, [r4, #0]
 8008566:	2c00      	cmp	r4, #0
 8008568:	d1f7      	bne.n	800855a <_fwalk_reent+0xe>
 800856a:	4638      	mov	r0, r7
 800856c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008570:	89ab      	ldrh	r3, [r5, #12]
 8008572:	2b01      	cmp	r3, #1
 8008574:	d907      	bls.n	8008586 <_fwalk_reent+0x3a>
 8008576:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800857a:	3301      	adds	r3, #1
 800857c:	d003      	beq.n	8008586 <_fwalk_reent+0x3a>
 800857e:	4629      	mov	r1, r5
 8008580:	4630      	mov	r0, r6
 8008582:	47c0      	blx	r8
 8008584:	4307      	orrs	r7, r0
 8008586:	3568      	adds	r5, #104	; 0x68
 8008588:	e7e9      	b.n	800855e <_fwalk_reent+0x12>
	...

0800858c <__libc_init_array>:
 800858c:	b570      	push	{r4, r5, r6, lr}
 800858e:	2600      	movs	r6, #0
 8008590:	4d0c      	ldr	r5, [pc, #48]	; (80085c4 <__libc_init_array+0x38>)
 8008592:	4c0d      	ldr	r4, [pc, #52]	; (80085c8 <__libc_init_array+0x3c>)
 8008594:	1b64      	subs	r4, r4, r5
 8008596:	10a4      	asrs	r4, r4, #2
 8008598:	42a6      	cmp	r6, r4
 800859a:	d109      	bne.n	80085b0 <__libc_init_array+0x24>
 800859c:	f001 fe9c 	bl	800a2d8 <_init>
 80085a0:	2600      	movs	r6, #0
 80085a2:	4d0a      	ldr	r5, [pc, #40]	; (80085cc <__libc_init_array+0x40>)
 80085a4:	4c0a      	ldr	r4, [pc, #40]	; (80085d0 <__libc_init_array+0x44>)
 80085a6:	1b64      	subs	r4, r4, r5
 80085a8:	10a4      	asrs	r4, r4, #2
 80085aa:	42a6      	cmp	r6, r4
 80085ac:	d105      	bne.n	80085ba <__libc_init_array+0x2e>
 80085ae:	bd70      	pop	{r4, r5, r6, pc}
 80085b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80085b4:	4798      	blx	r3
 80085b6:	3601      	adds	r6, #1
 80085b8:	e7ee      	b.n	8008598 <__libc_init_array+0xc>
 80085ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80085be:	4798      	blx	r3
 80085c0:	3601      	adds	r6, #1
 80085c2:	e7f2      	b.n	80085aa <__libc_init_array+0x1e>
 80085c4:	0800a638 	.word	0x0800a638
 80085c8:	0800a638 	.word	0x0800a638
 80085cc:	0800a638 	.word	0x0800a638
 80085d0:	0800a63c 	.word	0x0800a63c

080085d4 <__retarget_lock_init_recursive>:
 80085d4:	4770      	bx	lr

080085d6 <__retarget_lock_acquire_recursive>:
 80085d6:	4770      	bx	lr

080085d8 <__retarget_lock_release_recursive>:
 80085d8:	4770      	bx	lr

080085da <memcpy>:
 80085da:	440a      	add	r2, r1
 80085dc:	4291      	cmp	r1, r2
 80085de:	f100 33ff 	add.w	r3, r0, #4294967295
 80085e2:	d100      	bne.n	80085e6 <memcpy+0xc>
 80085e4:	4770      	bx	lr
 80085e6:	b510      	push	{r4, lr}
 80085e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085ec:	4291      	cmp	r1, r2
 80085ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80085f2:	d1f9      	bne.n	80085e8 <memcpy+0xe>
 80085f4:	bd10      	pop	{r4, pc}

080085f6 <memset>:
 80085f6:	4603      	mov	r3, r0
 80085f8:	4402      	add	r2, r0
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d100      	bne.n	8008600 <memset+0xa>
 80085fe:	4770      	bx	lr
 8008600:	f803 1b01 	strb.w	r1, [r3], #1
 8008604:	e7f9      	b.n	80085fa <memset+0x4>
	...

08008608 <sbrk_aligned>:
 8008608:	b570      	push	{r4, r5, r6, lr}
 800860a:	4e0e      	ldr	r6, [pc, #56]	; (8008644 <sbrk_aligned+0x3c>)
 800860c:	460c      	mov	r4, r1
 800860e:	6831      	ldr	r1, [r6, #0]
 8008610:	4605      	mov	r5, r0
 8008612:	b911      	cbnz	r1, 800861a <sbrk_aligned+0x12>
 8008614:	f000 f8f6 	bl	8008804 <_sbrk_r>
 8008618:	6030      	str	r0, [r6, #0]
 800861a:	4621      	mov	r1, r4
 800861c:	4628      	mov	r0, r5
 800861e:	f000 f8f1 	bl	8008804 <_sbrk_r>
 8008622:	1c43      	adds	r3, r0, #1
 8008624:	d00a      	beq.n	800863c <sbrk_aligned+0x34>
 8008626:	1cc4      	adds	r4, r0, #3
 8008628:	f024 0403 	bic.w	r4, r4, #3
 800862c:	42a0      	cmp	r0, r4
 800862e:	d007      	beq.n	8008640 <sbrk_aligned+0x38>
 8008630:	1a21      	subs	r1, r4, r0
 8008632:	4628      	mov	r0, r5
 8008634:	f000 f8e6 	bl	8008804 <_sbrk_r>
 8008638:	3001      	adds	r0, #1
 800863a:	d101      	bne.n	8008640 <sbrk_aligned+0x38>
 800863c:	f04f 34ff 	mov.w	r4, #4294967295
 8008640:	4620      	mov	r0, r4
 8008642:	bd70      	pop	{r4, r5, r6, pc}
 8008644:	200026c0 	.word	0x200026c0

08008648 <_malloc_r>:
 8008648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800864c:	1ccd      	adds	r5, r1, #3
 800864e:	f025 0503 	bic.w	r5, r5, #3
 8008652:	3508      	adds	r5, #8
 8008654:	2d0c      	cmp	r5, #12
 8008656:	bf38      	it	cc
 8008658:	250c      	movcc	r5, #12
 800865a:	2d00      	cmp	r5, #0
 800865c:	4607      	mov	r7, r0
 800865e:	db01      	blt.n	8008664 <_malloc_r+0x1c>
 8008660:	42a9      	cmp	r1, r5
 8008662:	d905      	bls.n	8008670 <_malloc_r+0x28>
 8008664:	230c      	movs	r3, #12
 8008666:	2600      	movs	r6, #0
 8008668:	603b      	str	r3, [r7, #0]
 800866a:	4630      	mov	r0, r6
 800866c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008670:	4e2e      	ldr	r6, [pc, #184]	; (800872c <_malloc_r+0xe4>)
 8008672:	f000 fb85 	bl	8008d80 <__malloc_lock>
 8008676:	6833      	ldr	r3, [r6, #0]
 8008678:	461c      	mov	r4, r3
 800867a:	bb34      	cbnz	r4, 80086ca <_malloc_r+0x82>
 800867c:	4629      	mov	r1, r5
 800867e:	4638      	mov	r0, r7
 8008680:	f7ff ffc2 	bl	8008608 <sbrk_aligned>
 8008684:	1c43      	adds	r3, r0, #1
 8008686:	4604      	mov	r4, r0
 8008688:	d14d      	bne.n	8008726 <_malloc_r+0xde>
 800868a:	6834      	ldr	r4, [r6, #0]
 800868c:	4626      	mov	r6, r4
 800868e:	2e00      	cmp	r6, #0
 8008690:	d140      	bne.n	8008714 <_malloc_r+0xcc>
 8008692:	6823      	ldr	r3, [r4, #0]
 8008694:	4631      	mov	r1, r6
 8008696:	4638      	mov	r0, r7
 8008698:	eb04 0803 	add.w	r8, r4, r3
 800869c:	f000 f8b2 	bl	8008804 <_sbrk_r>
 80086a0:	4580      	cmp	r8, r0
 80086a2:	d13a      	bne.n	800871a <_malloc_r+0xd2>
 80086a4:	6821      	ldr	r1, [r4, #0]
 80086a6:	3503      	adds	r5, #3
 80086a8:	1a6d      	subs	r5, r5, r1
 80086aa:	f025 0503 	bic.w	r5, r5, #3
 80086ae:	3508      	adds	r5, #8
 80086b0:	2d0c      	cmp	r5, #12
 80086b2:	bf38      	it	cc
 80086b4:	250c      	movcc	r5, #12
 80086b6:	4638      	mov	r0, r7
 80086b8:	4629      	mov	r1, r5
 80086ba:	f7ff ffa5 	bl	8008608 <sbrk_aligned>
 80086be:	3001      	adds	r0, #1
 80086c0:	d02b      	beq.n	800871a <_malloc_r+0xd2>
 80086c2:	6823      	ldr	r3, [r4, #0]
 80086c4:	442b      	add	r3, r5
 80086c6:	6023      	str	r3, [r4, #0]
 80086c8:	e00e      	b.n	80086e8 <_malloc_r+0xa0>
 80086ca:	6822      	ldr	r2, [r4, #0]
 80086cc:	1b52      	subs	r2, r2, r5
 80086ce:	d41e      	bmi.n	800870e <_malloc_r+0xc6>
 80086d0:	2a0b      	cmp	r2, #11
 80086d2:	d916      	bls.n	8008702 <_malloc_r+0xba>
 80086d4:	1961      	adds	r1, r4, r5
 80086d6:	42a3      	cmp	r3, r4
 80086d8:	6025      	str	r5, [r4, #0]
 80086da:	bf18      	it	ne
 80086dc:	6059      	strne	r1, [r3, #4]
 80086de:	6863      	ldr	r3, [r4, #4]
 80086e0:	bf08      	it	eq
 80086e2:	6031      	streq	r1, [r6, #0]
 80086e4:	5162      	str	r2, [r4, r5]
 80086e6:	604b      	str	r3, [r1, #4]
 80086e8:	4638      	mov	r0, r7
 80086ea:	f104 060b 	add.w	r6, r4, #11
 80086ee:	f000 fb4d 	bl	8008d8c <__malloc_unlock>
 80086f2:	f026 0607 	bic.w	r6, r6, #7
 80086f6:	1d23      	adds	r3, r4, #4
 80086f8:	1af2      	subs	r2, r6, r3
 80086fa:	d0b6      	beq.n	800866a <_malloc_r+0x22>
 80086fc:	1b9b      	subs	r3, r3, r6
 80086fe:	50a3      	str	r3, [r4, r2]
 8008700:	e7b3      	b.n	800866a <_malloc_r+0x22>
 8008702:	6862      	ldr	r2, [r4, #4]
 8008704:	42a3      	cmp	r3, r4
 8008706:	bf0c      	ite	eq
 8008708:	6032      	streq	r2, [r6, #0]
 800870a:	605a      	strne	r2, [r3, #4]
 800870c:	e7ec      	b.n	80086e8 <_malloc_r+0xa0>
 800870e:	4623      	mov	r3, r4
 8008710:	6864      	ldr	r4, [r4, #4]
 8008712:	e7b2      	b.n	800867a <_malloc_r+0x32>
 8008714:	4634      	mov	r4, r6
 8008716:	6876      	ldr	r6, [r6, #4]
 8008718:	e7b9      	b.n	800868e <_malloc_r+0x46>
 800871a:	230c      	movs	r3, #12
 800871c:	4638      	mov	r0, r7
 800871e:	603b      	str	r3, [r7, #0]
 8008720:	f000 fb34 	bl	8008d8c <__malloc_unlock>
 8008724:	e7a1      	b.n	800866a <_malloc_r+0x22>
 8008726:	6025      	str	r5, [r4, #0]
 8008728:	e7de      	b.n	80086e8 <_malloc_r+0xa0>
 800872a:	bf00      	nop
 800872c:	200026bc 	.word	0x200026bc

08008730 <cleanup_glue>:
 8008730:	b538      	push	{r3, r4, r5, lr}
 8008732:	460c      	mov	r4, r1
 8008734:	6809      	ldr	r1, [r1, #0]
 8008736:	4605      	mov	r5, r0
 8008738:	b109      	cbz	r1, 800873e <cleanup_glue+0xe>
 800873a:	f7ff fff9 	bl	8008730 <cleanup_glue>
 800873e:	4621      	mov	r1, r4
 8008740:	4628      	mov	r0, r5
 8008742:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008746:	f000 bb27 	b.w	8008d98 <_free_r>
	...

0800874c <_reclaim_reent>:
 800874c:	4b2c      	ldr	r3, [pc, #176]	; (8008800 <_reclaim_reent+0xb4>)
 800874e:	b570      	push	{r4, r5, r6, lr}
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4604      	mov	r4, r0
 8008754:	4283      	cmp	r3, r0
 8008756:	d051      	beq.n	80087fc <_reclaim_reent+0xb0>
 8008758:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800875a:	b143      	cbz	r3, 800876e <_reclaim_reent+0x22>
 800875c:	68db      	ldr	r3, [r3, #12]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d14a      	bne.n	80087f8 <_reclaim_reent+0xac>
 8008762:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008764:	6819      	ldr	r1, [r3, #0]
 8008766:	b111      	cbz	r1, 800876e <_reclaim_reent+0x22>
 8008768:	4620      	mov	r0, r4
 800876a:	f000 fb15 	bl	8008d98 <_free_r>
 800876e:	6961      	ldr	r1, [r4, #20]
 8008770:	b111      	cbz	r1, 8008778 <_reclaim_reent+0x2c>
 8008772:	4620      	mov	r0, r4
 8008774:	f000 fb10 	bl	8008d98 <_free_r>
 8008778:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800877a:	b111      	cbz	r1, 8008782 <_reclaim_reent+0x36>
 800877c:	4620      	mov	r0, r4
 800877e:	f000 fb0b 	bl	8008d98 <_free_r>
 8008782:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008784:	b111      	cbz	r1, 800878c <_reclaim_reent+0x40>
 8008786:	4620      	mov	r0, r4
 8008788:	f000 fb06 	bl	8008d98 <_free_r>
 800878c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800878e:	b111      	cbz	r1, 8008796 <_reclaim_reent+0x4a>
 8008790:	4620      	mov	r0, r4
 8008792:	f000 fb01 	bl	8008d98 <_free_r>
 8008796:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008798:	b111      	cbz	r1, 80087a0 <_reclaim_reent+0x54>
 800879a:	4620      	mov	r0, r4
 800879c:	f000 fafc 	bl	8008d98 <_free_r>
 80087a0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80087a2:	b111      	cbz	r1, 80087aa <_reclaim_reent+0x5e>
 80087a4:	4620      	mov	r0, r4
 80087a6:	f000 faf7 	bl	8008d98 <_free_r>
 80087aa:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80087ac:	b111      	cbz	r1, 80087b4 <_reclaim_reent+0x68>
 80087ae:	4620      	mov	r0, r4
 80087b0:	f000 faf2 	bl	8008d98 <_free_r>
 80087b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80087b6:	b111      	cbz	r1, 80087be <_reclaim_reent+0x72>
 80087b8:	4620      	mov	r0, r4
 80087ba:	f000 faed 	bl	8008d98 <_free_r>
 80087be:	69a3      	ldr	r3, [r4, #24]
 80087c0:	b1e3      	cbz	r3, 80087fc <_reclaim_reent+0xb0>
 80087c2:	4620      	mov	r0, r4
 80087c4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80087c6:	4798      	blx	r3
 80087c8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80087ca:	b1b9      	cbz	r1, 80087fc <_reclaim_reent+0xb0>
 80087cc:	4620      	mov	r0, r4
 80087ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80087d2:	f7ff bfad 	b.w	8008730 <cleanup_glue>
 80087d6:	5949      	ldr	r1, [r1, r5]
 80087d8:	b941      	cbnz	r1, 80087ec <_reclaim_reent+0xa0>
 80087da:	3504      	adds	r5, #4
 80087dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80087de:	2d80      	cmp	r5, #128	; 0x80
 80087e0:	68d9      	ldr	r1, [r3, #12]
 80087e2:	d1f8      	bne.n	80087d6 <_reclaim_reent+0x8a>
 80087e4:	4620      	mov	r0, r4
 80087e6:	f000 fad7 	bl	8008d98 <_free_r>
 80087ea:	e7ba      	b.n	8008762 <_reclaim_reent+0x16>
 80087ec:	680e      	ldr	r6, [r1, #0]
 80087ee:	4620      	mov	r0, r4
 80087f0:	f000 fad2 	bl	8008d98 <_free_r>
 80087f4:	4631      	mov	r1, r6
 80087f6:	e7ef      	b.n	80087d8 <_reclaim_reent+0x8c>
 80087f8:	2500      	movs	r5, #0
 80087fa:	e7ef      	b.n	80087dc <_reclaim_reent+0x90>
 80087fc:	bd70      	pop	{r4, r5, r6, pc}
 80087fe:	bf00      	nop
 8008800:	20000058 	.word	0x20000058

08008804 <_sbrk_r>:
 8008804:	b538      	push	{r3, r4, r5, lr}
 8008806:	2300      	movs	r3, #0
 8008808:	4d05      	ldr	r5, [pc, #20]	; (8008820 <_sbrk_r+0x1c>)
 800880a:	4604      	mov	r4, r0
 800880c:	4608      	mov	r0, r1
 800880e:	602b      	str	r3, [r5, #0]
 8008810:	f7f8 ffaa 	bl	8001768 <_sbrk>
 8008814:	1c43      	adds	r3, r0, #1
 8008816:	d102      	bne.n	800881e <_sbrk_r+0x1a>
 8008818:	682b      	ldr	r3, [r5, #0]
 800881a:	b103      	cbz	r3, 800881e <_sbrk_r+0x1a>
 800881c:	6023      	str	r3, [r4, #0]
 800881e:	bd38      	pop	{r3, r4, r5, pc}
 8008820:	200026c4 	.word	0x200026c4

08008824 <siprintf>:
 8008824:	b40e      	push	{r1, r2, r3}
 8008826:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800882a:	b500      	push	{lr}
 800882c:	b09c      	sub	sp, #112	; 0x70
 800882e:	ab1d      	add	r3, sp, #116	; 0x74
 8008830:	9002      	str	r0, [sp, #8]
 8008832:	9006      	str	r0, [sp, #24]
 8008834:	9107      	str	r1, [sp, #28]
 8008836:	9104      	str	r1, [sp, #16]
 8008838:	4808      	ldr	r0, [pc, #32]	; (800885c <siprintf+0x38>)
 800883a:	4909      	ldr	r1, [pc, #36]	; (8008860 <siprintf+0x3c>)
 800883c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008840:	9105      	str	r1, [sp, #20]
 8008842:	6800      	ldr	r0, [r0, #0]
 8008844:	a902      	add	r1, sp, #8
 8008846:	9301      	str	r3, [sp, #4]
 8008848:	f000 fb4a 	bl	8008ee0 <_svfiprintf_r>
 800884c:	2200      	movs	r2, #0
 800884e:	9b02      	ldr	r3, [sp, #8]
 8008850:	701a      	strb	r2, [r3, #0]
 8008852:	b01c      	add	sp, #112	; 0x70
 8008854:	f85d eb04 	ldr.w	lr, [sp], #4
 8008858:	b003      	add	sp, #12
 800885a:	4770      	bx	lr
 800885c:	20000058 	.word	0x20000058
 8008860:	ffff0208 	.word	0xffff0208

08008864 <siscanf>:
 8008864:	b40e      	push	{r1, r2, r3}
 8008866:	f44f 7201 	mov.w	r2, #516	; 0x204
 800886a:	b530      	push	{r4, r5, lr}
 800886c:	b09c      	sub	sp, #112	; 0x70
 800886e:	ac1f      	add	r4, sp, #124	; 0x7c
 8008870:	f854 5b04 	ldr.w	r5, [r4], #4
 8008874:	f8ad 2014 	strh.w	r2, [sp, #20]
 8008878:	9002      	str	r0, [sp, #8]
 800887a:	9006      	str	r0, [sp, #24]
 800887c:	f7f7 fc72 	bl	8000164 <strlen>
 8008880:	4b0b      	ldr	r3, [pc, #44]	; (80088b0 <siscanf+0x4c>)
 8008882:	9003      	str	r0, [sp, #12]
 8008884:	930b      	str	r3, [sp, #44]	; 0x2c
 8008886:	2300      	movs	r3, #0
 8008888:	930f      	str	r3, [sp, #60]	; 0x3c
 800888a:	9314      	str	r3, [sp, #80]	; 0x50
 800888c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008890:	9007      	str	r0, [sp, #28]
 8008892:	4808      	ldr	r0, [pc, #32]	; (80088b4 <siscanf+0x50>)
 8008894:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008898:	462a      	mov	r2, r5
 800889a:	4623      	mov	r3, r4
 800889c:	a902      	add	r1, sp, #8
 800889e:	6800      	ldr	r0, [r0, #0]
 80088a0:	9401      	str	r4, [sp, #4]
 80088a2:	f000 fc77 	bl	8009194 <__ssvfiscanf_r>
 80088a6:	b01c      	add	sp, #112	; 0x70
 80088a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80088ac:	b003      	add	sp, #12
 80088ae:	4770      	bx	lr
 80088b0:	080088db 	.word	0x080088db
 80088b4:	20000058 	.word	0x20000058

080088b8 <__sread>:
 80088b8:	b510      	push	{r4, lr}
 80088ba:	460c      	mov	r4, r1
 80088bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088c0:	f001 fa22 	bl	8009d08 <_read_r>
 80088c4:	2800      	cmp	r0, #0
 80088c6:	bfab      	itete	ge
 80088c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80088ca:	89a3      	ldrhlt	r3, [r4, #12]
 80088cc:	181b      	addge	r3, r3, r0
 80088ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80088d2:	bfac      	ite	ge
 80088d4:	6563      	strge	r3, [r4, #84]	; 0x54
 80088d6:	81a3      	strhlt	r3, [r4, #12]
 80088d8:	bd10      	pop	{r4, pc}

080088da <__seofread>:
 80088da:	2000      	movs	r0, #0
 80088dc:	4770      	bx	lr

080088de <__swrite>:
 80088de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088e2:	461f      	mov	r7, r3
 80088e4:	898b      	ldrh	r3, [r1, #12]
 80088e6:	4605      	mov	r5, r0
 80088e8:	05db      	lsls	r3, r3, #23
 80088ea:	460c      	mov	r4, r1
 80088ec:	4616      	mov	r6, r2
 80088ee:	d505      	bpl.n	80088fc <__swrite+0x1e>
 80088f0:	2302      	movs	r3, #2
 80088f2:	2200      	movs	r2, #0
 80088f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088f8:	f000 fa28 	bl	8008d4c <_lseek_r>
 80088fc:	89a3      	ldrh	r3, [r4, #12]
 80088fe:	4632      	mov	r2, r6
 8008900:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008904:	81a3      	strh	r3, [r4, #12]
 8008906:	4628      	mov	r0, r5
 8008908:	463b      	mov	r3, r7
 800890a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800890e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008912:	f000 b90b 	b.w	8008b2c <_write_r>

08008916 <__sseek>:
 8008916:	b510      	push	{r4, lr}
 8008918:	460c      	mov	r4, r1
 800891a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800891e:	f000 fa15 	bl	8008d4c <_lseek_r>
 8008922:	1c43      	adds	r3, r0, #1
 8008924:	89a3      	ldrh	r3, [r4, #12]
 8008926:	bf15      	itete	ne
 8008928:	6560      	strne	r0, [r4, #84]	; 0x54
 800892a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800892e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008932:	81a3      	strheq	r3, [r4, #12]
 8008934:	bf18      	it	ne
 8008936:	81a3      	strhne	r3, [r4, #12]
 8008938:	bd10      	pop	{r4, pc}

0800893a <__sclose>:
 800893a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800893e:	f000 b925 	b.w	8008b8c <_close_r>

08008942 <strcspn>:
 8008942:	4603      	mov	r3, r0
 8008944:	b570      	push	{r4, r5, r6, lr}
 8008946:	461e      	mov	r6, r3
 8008948:	f813 4b01 	ldrb.w	r4, [r3], #1
 800894c:	b144      	cbz	r4, 8008960 <strcspn+0x1e>
 800894e:	1e4a      	subs	r2, r1, #1
 8008950:	e001      	b.n	8008956 <strcspn+0x14>
 8008952:	42a5      	cmp	r5, r4
 8008954:	d004      	beq.n	8008960 <strcspn+0x1e>
 8008956:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800895a:	2d00      	cmp	r5, #0
 800895c:	d1f9      	bne.n	8008952 <strcspn+0x10>
 800895e:	e7f2      	b.n	8008946 <strcspn+0x4>
 8008960:	1a30      	subs	r0, r6, r0
 8008962:	bd70      	pop	{r4, r5, r6, pc}

08008964 <strtok>:
 8008964:	4b16      	ldr	r3, [pc, #88]	; (80089c0 <strtok+0x5c>)
 8008966:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800896a:	681f      	ldr	r7, [r3, #0]
 800896c:	4605      	mov	r5, r0
 800896e:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8008970:	460e      	mov	r6, r1
 8008972:	b9ec      	cbnz	r4, 80089b0 <strtok+0x4c>
 8008974:	2050      	movs	r0, #80	; 0x50
 8008976:	f000 f9fb 	bl	8008d70 <malloc>
 800897a:	4602      	mov	r2, r0
 800897c:	65b8      	str	r0, [r7, #88]	; 0x58
 800897e:	b920      	cbnz	r0, 800898a <strtok+0x26>
 8008980:	2157      	movs	r1, #87	; 0x57
 8008982:	4b10      	ldr	r3, [pc, #64]	; (80089c4 <strtok+0x60>)
 8008984:	4810      	ldr	r0, [pc, #64]	; (80089c8 <strtok+0x64>)
 8008986:	f000 f8e3 	bl	8008b50 <__assert_func>
 800898a:	e9c0 4400 	strd	r4, r4, [r0]
 800898e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8008992:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8008996:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800899a:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800899e:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80089a2:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80089a6:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80089aa:	6184      	str	r4, [r0, #24]
 80089ac:	7704      	strb	r4, [r0, #28]
 80089ae:	6244      	str	r4, [r0, #36]	; 0x24
 80089b0:	4631      	mov	r1, r6
 80089b2:	4628      	mov	r0, r5
 80089b4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80089b6:	2301      	movs	r3, #1
 80089b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089bc:	f000 b806 	b.w	80089cc <__strtok_r>
 80089c0:	20000058 	.word	0x20000058
 80089c4:	0800a438 	.word	0x0800a438
 80089c8:	0800a44f 	.word	0x0800a44f

080089cc <__strtok_r>:
 80089cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80089ce:	b908      	cbnz	r0, 80089d4 <__strtok_r+0x8>
 80089d0:	6810      	ldr	r0, [r2, #0]
 80089d2:	b188      	cbz	r0, 80089f8 <__strtok_r+0x2c>
 80089d4:	4604      	mov	r4, r0
 80089d6:	460f      	mov	r7, r1
 80089d8:	4620      	mov	r0, r4
 80089da:	f814 5b01 	ldrb.w	r5, [r4], #1
 80089de:	f817 6b01 	ldrb.w	r6, [r7], #1
 80089e2:	b91e      	cbnz	r6, 80089ec <__strtok_r+0x20>
 80089e4:	b965      	cbnz	r5, 8008a00 <__strtok_r+0x34>
 80089e6:	4628      	mov	r0, r5
 80089e8:	6015      	str	r5, [r2, #0]
 80089ea:	e005      	b.n	80089f8 <__strtok_r+0x2c>
 80089ec:	42b5      	cmp	r5, r6
 80089ee:	d1f6      	bne.n	80089de <__strtok_r+0x12>
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d1f0      	bne.n	80089d6 <__strtok_r+0xa>
 80089f4:	6014      	str	r4, [r2, #0]
 80089f6:	7003      	strb	r3, [r0, #0]
 80089f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089fa:	461c      	mov	r4, r3
 80089fc:	e00c      	b.n	8008a18 <__strtok_r+0x4c>
 80089fe:	b915      	cbnz	r5, 8008a06 <__strtok_r+0x3a>
 8008a00:	460e      	mov	r6, r1
 8008a02:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008a06:	f816 5b01 	ldrb.w	r5, [r6], #1
 8008a0a:	42ab      	cmp	r3, r5
 8008a0c:	d1f7      	bne.n	80089fe <__strtok_r+0x32>
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d0f3      	beq.n	80089fa <__strtok_r+0x2e>
 8008a12:	2300      	movs	r3, #0
 8008a14:	f804 3c01 	strb.w	r3, [r4, #-1]
 8008a18:	6014      	str	r4, [r2, #0]
 8008a1a:	e7ed      	b.n	80089f8 <__strtok_r+0x2c>

08008a1c <_strtol_l.constprop.0>:
 8008a1c:	2b01      	cmp	r3, #1
 8008a1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a22:	4680      	mov	r8, r0
 8008a24:	d001      	beq.n	8008a2a <_strtol_l.constprop.0+0xe>
 8008a26:	2b24      	cmp	r3, #36	; 0x24
 8008a28:	d906      	bls.n	8008a38 <_strtol_l.constprop.0+0x1c>
 8008a2a:	f7ff fcb3 	bl	8008394 <__errno>
 8008a2e:	2316      	movs	r3, #22
 8008a30:	6003      	str	r3, [r0, #0]
 8008a32:	2000      	movs	r0, #0
 8008a34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a38:	460d      	mov	r5, r1
 8008a3a:	4f35      	ldr	r7, [pc, #212]	; (8008b10 <_strtol_l.constprop.0+0xf4>)
 8008a3c:	4628      	mov	r0, r5
 8008a3e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008a42:	5de6      	ldrb	r6, [r4, r7]
 8008a44:	f016 0608 	ands.w	r6, r6, #8
 8008a48:	d1f8      	bne.n	8008a3c <_strtol_l.constprop.0+0x20>
 8008a4a:	2c2d      	cmp	r4, #45	; 0x2d
 8008a4c:	d12f      	bne.n	8008aae <_strtol_l.constprop.0+0x92>
 8008a4e:	2601      	movs	r6, #1
 8008a50:	782c      	ldrb	r4, [r5, #0]
 8008a52:	1c85      	adds	r5, r0, #2
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d057      	beq.n	8008b08 <_strtol_l.constprop.0+0xec>
 8008a58:	2b10      	cmp	r3, #16
 8008a5a:	d109      	bne.n	8008a70 <_strtol_l.constprop.0+0x54>
 8008a5c:	2c30      	cmp	r4, #48	; 0x30
 8008a5e:	d107      	bne.n	8008a70 <_strtol_l.constprop.0+0x54>
 8008a60:	7828      	ldrb	r0, [r5, #0]
 8008a62:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8008a66:	2858      	cmp	r0, #88	; 0x58
 8008a68:	d149      	bne.n	8008afe <_strtol_l.constprop.0+0xe2>
 8008a6a:	2310      	movs	r3, #16
 8008a6c:	786c      	ldrb	r4, [r5, #1]
 8008a6e:	3502      	adds	r5, #2
 8008a70:	2700      	movs	r7, #0
 8008a72:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8008a76:	f10e 3eff 	add.w	lr, lr, #4294967295
 8008a7a:	fbbe f9f3 	udiv	r9, lr, r3
 8008a7e:	4638      	mov	r0, r7
 8008a80:	fb03 ea19 	mls	sl, r3, r9, lr
 8008a84:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008a88:	f1bc 0f09 	cmp.w	ip, #9
 8008a8c:	d814      	bhi.n	8008ab8 <_strtol_l.constprop.0+0x9c>
 8008a8e:	4664      	mov	r4, ip
 8008a90:	42a3      	cmp	r3, r4
 8008a92:	dd22      	ble.n	8008ada <_strtol_l.constprop.0+0xbe>
 8008a94:	2f00      	cmp	r7, #0
 8008a96:	db1d      	blt.n	8008ad4 <_strtol_l.constprop.0+0xb8>
 8008a98:	4581      	cmp	r9, r0
 8008a9a:	d31b      	bcc.n	8008ad4 <_strtol_l.constprop.0+0xb8>
 8008a9c:	d101      	bne.n	8008aa2 <_strtol_l.constprop.0+0x86>
 8008a9e:	45a2      	cmp	sl, r4
 8008aa0:	db18      	blt.n	8008ad4 <_strtol_l.constprop.0+0xb8>
 8008aa2:	2701      	movs	r7, #1
 8008aa4:	fb00 4003 	mla	r0, r0, r3, r4
 8008aa8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008aac:	e7ea      	b.n	8008a84 <_strtol_l.constprop.0+0x68>
 8008aae:	2c2b      	cmp	r4, #43	; 0x2b
 8008ab0:	bf04      	itt	eq
 8008ab2:	782c      	ldrbeq	r4, [r5, #0]
 8008ab4:	1c85      	addeq	r5, r0, #2
 8008ab6:	e7cd      	b.n	8008a54 <_strtol_l.constprop.0+0x38>
 8008ab8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8008abc:	f1bc 0f19 	cmp.w	ip, #25
 8008ac0:	d801      	bhi.n	8008ac6 <_strtol_l.constprop.0+0xaa>
 8008ac2:	3c37      	subs	r4, #55	; 0x37
 8008ac4:	e7e4      	b.n	8008a90 <_strtol_l.constprop.0+0x74>
 8008ac6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8008aca:	f1bc 0f19 	cmp.w	ip, #25
 8008ace:	d804      	bhi.n	8008ada <_strtol_l.constprop.0+0xbe>
 8008ad0:	3c57      	subs	r4, #87	; 0x57
 8008ad2:	e7dd      	b.n	8008a90 <_strtol_l.constprop.0+0x74>
 8008ad4:	f04f 37ff 	mov.w	r7, #4294967295
 8008ad8:	e7e6      	b.n	8008aa8 <_strtol_l.constprop.0+0x8c>
 8008ada:	2f00      	cmp	r7, #0
 8008adc:	da07      	bge.n	8008aee <_strtol_l.constprop.0+0xd2>
 8008ade:	2322      	movs	r3, #34	; 0x22
 8008ae0:	4670      	mov	r0, lr
 8008ae2:	f8c8 3000 	str.w	r3, [r8]
 8008ae6:	2a00      	cmp	r2, #0
 8008ae8:	d0a4      	beq.n	8008a34 <_strtol_l.constprop.0+0x18>
 8008aea:	1e69      	subs	r1, r5, #1
 8008aec:	e005      	b.n	8008afa <_strtol_l.constprop.0+0xde>
 8008aee:	b106      	cbz	r6, 8008af2 <_strtol_l.constprop.0+0xd6>
 8008af0:	4240      	negs	r0, r0
 8008af2:	2a00      	cmp	r2, #0
 8008af4:	d09e      	beq.n	8008a34 <_strtol_l.constprop.0+0x18>
 8008af6:	2f00      	cmp	r7, #0
 8008af8:	d1f7      	bne.n	8008aea <_strtol_l.constprop.0+0xce>
 8008afa:	6011      	str	r1, [r2, #0]
 8008afc:	e79a      	b.n	8008a34 <_strtol_l.constprop.0+0x18>
 8008afe:	2430      	movs	r4, #48	; 0x30
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d1b5      	bne.n	8008a70 <_strtol_l.constprop.0+0x54>
 8008b04:	2308      	movs	r3, #8
 8008b06:	e7b3      	b.n	8008a70 <_strtol_l.constprop.0+0x54>
 8008b08:	2c30      	cmp	r4, #48	; 0x30
 8008b0a:	d0a9      	beq.n	8008a60 <_strtol_l.constprop.0+0x44>
 8008b0c:	230a      	movs	r3, #10
 8008b0e:	e7af      	b.n	8008a70 <_strtol_l.constprop.0+0x54>
 8008b10:	0800a4e9 	.word	0x0800a4e9

08008b14 <_strtol_r>:
 8008b14:	f7ff bf82 	b.w	8008a1c <_strtol_l.constprop.0>

08008b18 <strtol>:
 8008b18:	4613      	mov	r3, r2
 8008b1a:	460a      	mov	r2, r1
 8008b1c:	4601      	mov	r1, r0
 8008b1e:	4802      	ldr	r0, [pc, #8]	; (8008b28 <strtol+0x10>)
 8008b20:	6800      	ldr	r0, [r0, #0]
 8008b22:	f7ff bf7b 	b.w	8008a1c <_strtol_l.constprop.0>
 8008b26:	bf00      	nop
 8008b28:	20000058 	.word	0x20000058

08008b2c <_write_r>:
 8008b2c:	b538      	push	{r3, r4, r5, lr}
 8008b2e:	4604      	mov	r4, r0
 8008b30:	4608      	mov	r0, r1
 8008b32:	4611      	mov	r1, r2
 8008b34:	2200      	movs	r2, #0
 8008b36:	4d05      	ldr	r5, [pc, #20]	; (8008b4c <_write_r+0x20>)
 8008b38:	602a      	str	r2, [r5, #0]
 8008b3a:	461a      	mov	r2, r3
 8008b3c:	f7f8 fdc8 	bl	80016d0 <_write>
 8008b40:	1c43      	adds	r3, r0, #1
 8008b42:	d102      	bne.n	8008b4a <_write_r+0x1e>
 8008b44:	682b      	ldr	r3, [r5, #0]
 8008b46:	b103      	cbz	r3, 8008b4a <_write_r+0x1e>
 8008b48:	6023      	str	r3, [r4, #0]
 8008b4a:	bd38      	pop	{r3, r4, r5, pc}
 8008b4c:	200026c4 	.word	0x200026c4

08008b50 <__assert_func>:
 8008b50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008b52:	4614      	mov	r4, r2
 8008b54:	461a      	mov	r2, r3
 8008b56:	4b09      	ldr	r3, [pc, #36]	; (8008b7c <__assert_func+0x2c>)
 8008b58:	4605      	mov	r5, r0
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	68d8      	ldr	r0, [r3, #12]
 8008b5e:	b14c      	cbz	r4, 8008b74 <__assert_func+0x24>
 8008b60:	4b07      	ldr	r3, [pc, #28]	; (8008b80 <__assert_func+0x30>)
 8008b62:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008b66:	9100      	str	r1, [sp, #0]
 8008b68:	462b      	mov	r3, r5
 8008b6a:	4906      	ldr	r1, [pc, #24]	; (8008b84 <__assert_func+0x34>)
 8008b6c:	f000 f8dc 	bl	8008d28 <fiprintf>
 8008b70:	f001 fa80 	bl	800a074 <abort>
 8008b74:	4b04      	ldr	r3, [pc, #16]	; (8008b88 <__assert_func+0x38>)
 8008b76:	461c      	mov	r4, r3
 8008b78:	e7f3      	b.n	8008b62 <__assert_func+0x12>
 8008b7a:	bf00      	nop
 8008b7c:	20000058 	.word	0x20000058
 8008b80:	0800a4ac 	.word	0x0800a4ac
 8008b84:	0800a4b9 	.word	0x0800a4b9
 8008b88:	0800a4e7 	.word	0x0800a4e7

08008b8c <_close_r>:
 8008b8c:	b538      	push	{r3, r4, r5, lr}
 8008b8e:	2300      	movs	r3, #0
 8008b90:	4d05      	ldr	r5, [pc, #20]	; (8008ba8 <_close_r+0x1c>)
 8008b92:	4604      	mov	r4, r0
 8008b94:	4608      	mov	r0, r1
 8008b96:	602b      	str	r3, [r5, #0]
 8008b98:	f7f8 fdb6 	bl	8001708 <_close>
 8008b9c:	1c43      	adds	r3, r0, #1
 8008b9e:	d102      	bne.n	8008ba6 <_close_r+0x1a>
 8008ba0:	682b      	ldr	r3, [r5, #0]
 8008ba2:	b103      	cbz	r3, 8008ba6 <_close_r+0x1a>
 8008ba4:	6023      	str	r3, [r4, #0]
 8008ba6:	bd38      	pop	{r3, r4, r5, pc}
 8008ba8:	200026c4 	.word	0x200026c4

08008bac <__sflush_r>:
 8008bac:	898a      	ldrh	r2, [r1, #12]
 8008bae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bb0:	4605      	mov	r5, r0
 8008bb2:	0710      	lsls	r0, r2, #28
 8008bb4:	460c      	mov	r4, r1
 8008bb6:	d457      	bmi.n	8008c68 <__sflush_r+0xbc>
 8008bb8:	684b      	ldr	r3, [r1, #4]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	dc04      	bgt.n	8008bc8 <__sflush_r+0x1c>
 8008bbe:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	dc01      	bgt.n	8008bc8 <__sflush_r+0x1c>
 8008bc4:	2000      	movs	r0, #0
 8008bc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bc8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008bca:	2e00      	cmp	r6, #0
 8008bcc:	d0fa      	beq.n	8008bc4 <__sflush_r+0x18>
 8008bce:	2300      	movs	r3, #0
 8008bd0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008bd4:	682f      	ldr	r7, [r5, #0]
 8008bd6:	602b      	str	r3, [r5, #0]
 8008bd8:	d032      	beq.n	8008c40 <__sflush_r+0x94>
 8008bda:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008bdc:	89a3      	ldrh	r3, [r4, #12]
 8008bde:	075a      	lsls	r2, r3, #29
 8008be0:	d505      	bpl.n	8008bee <__sflush_r+0x42>
 8008be2:	6863      	ldr	r3, [r4, #4]
 8008be4:	1ac0      	subs	r0, r0, r3
 8008be6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008be8:	b10b      	cbz	r3, 8008bee <__sflush_r+0x42>
 8008bea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008bec:	1ac0      	subs	r0, r0, r3
 8008bee:	2300      	movs	r3, #0
 8008bf0:	4602      	mov	r2, r0
 8008bf2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008bf4:	4628      	mov	r0, r5
 8008bf6:	6a21      	ldr	r1, [r4, #32]
 8008bf8:	47b0      	blx	r6
 8008bfa:	1c43      	adds	r3, r0, #1
 8008bfc:	89a3      	ldrh	r3, [r4, #12]
 8008bfe:	d106      	bne.n	8008c0e <__sflush_r+0x62>
 8008c00:	6829      	ldr	r1, [r5, #0]
 8008c02:	291d      	cmp	r1, #29
 8008c04:	d82c      	bhi.n	8008c60 <__sflush_r+0xb4>
 8008c06:	4a29      	ldr	r2, [pc, #164]	; (8008cac <__sflush_r+0x100>)
 8008c08:	40ca      	lsrs	r2, r1
 8008c0a:	07d6      	lsls	r6, r2, #31
 8008c0c:	d528      	bpl.n	8008c60 <__sflush_r+0xb4>
 8008c0e:	2200      	movs	r2, #0
 8008c10:	6062      	str	r2, [r4, #4]
 8008c12:	6922      	ldr	r2, [r4, #16]
 8008c14:	04d9      	lsls	r1, r3, #19
 8008c16:	6022      	str	r2, [r4, #0]
 8008c18:	d504      	bpl.n	8008c24 <__sflush_r+0x78>
 8008c1a:	1c42      	adds	r2, r0, #1
 8008c1c:	d101      	bne.n	8008c22 <__sflush_r+0x76>
 8008c1e:	682b      	ldr	r3, [r5, #0]
 8008c20:	b903      	cbnz	r3, 8008c24 <__sflush_r+0x78>
 8008c22:	6560      	str	r0, [r4, #84]	; 0x54
 8008c24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c26:	602f      	str	r7, [r5, #0]
 8008c28:	2900      	cmp	r1, #0
 8008c2a:	d0cb      	beq.n	8008bc4 <__sflush_r+0x18>
 8008c2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008c30:	4299      	cmp	r1, r3
 8008c32:	d002      	beq.n	8008c3a <__sflush_r+0x8e>
 8008c34:	4628      	mov	r0, r5
 8008c36:	f000 f8af 	bl	8008d98 <_free_r>
 8008c3a:	2000      	movs	r0, #0
 8008c3c:	6360      	str	r0, [r4, #52]	; 0x34
 8008c3e:	e7c2      	b.n	8008bc6 <__sflush_r+0x1a>
 8008c40:	6a21      	ldr	r1, [r4, #32]
 8008c42:	2301      	movs	r3, #1
 8008c44:	4628      	mov	r0, r5
 8008c46:	47b0      	blx	r6
 8008c48:	1c41      	adds	r1, r0, #1
 8008c4a:	d1c7      	bne.n	8008bdc <__sflush_r+0x30>
 8008c4c:	682b      	ldr	r3, [r5, #0]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d0c4      	beq.n	8008bdc <__sflush_r+0x30>
 8008c52:	2b1d      	cmp	r3, #29
 8008c54:	d001      	beq.n	8008c5a <__sflush_r+0xae>
 8008c56:	2b16      	cmp	r3, #22
 8008c58:	d101      	bne.n	8008c5e <__sflush_r+0xb2>
 8008c5a:	602f      	str	r7, [r5, #0]
 8008c5c:	e7b2      	b.n	8008bc4 <__sflush_r+0x18>
 8008c5e:	89a3      	ldrh	r3, [r4, #12]
 8008c60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c64:	81a3      	strh	r3, [r4, #12]
 8008c66:	e7ae      	b.n	8008bc6 <__sflush_r+0x1a>
 8008c68:	690f      	ldr	r7, [r1, #16]
 8008c6a:	2f00      	cmp	r7, #0
 8008c6c:	d0aa      	beq.n	8008bc4 <__sflush_r+0x18>
 8008c6e:	0793      	lsls	r3, r2, #30
 8008c70:	bf18      	it	ne
 8008c72:	2300      	movne	r3, #0
 8008c74:	680e      	ldr	r6, [r1, #0]
 8008c76:	bf08      	it	eq
 8008c78:	694b      	ldreq	r3, [r1, #20]
 8008c7a:	1bf6      	subs	r6, r6, r7
 8008c7c:	600f      	str	r7, [r1, #0]
 8008c7e:	608b      	str	r3, [r1, #8]
 8008c80:	2e00      	cmp	r6, #0
 8008c82:	dd9f      	ble.n	8008bc4 <__sflush_r+0x18>
 8008c84:	4633      	mov	r3, r6
 8008c86:	463a      	mov	r2, r7
 8008c88:	4628      	mov	r0, r5
 8008c8a:	6a21      	ldr	r1, [r4, #32]
 8008c8c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008c90:	47e0      	blx	ip
 8008c92:	2800      	cmp	r0, #0
 8008c94:	dc06      	bgt.n	8008ca4 <__sflush_r+0xf8>
 8008c96:	89a3      	ldrh	r3, [r4, #12]
 8008c98:	f04f 30ff 	mov.w	r0, #4294967295
 8008c9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ca0:	81a3      	strh	r3, [r4, #12]
 8008ca2:	e790      	b.n	8008bc6 <__sflush_r+0x1a>
 8008ca4:	4407      	add	r7, r0
 8008ca6:	1a36      	subs	r6, r6, r0
 8008ca8:	e7ea      	b.n	8008c80 <__sflush_r+0xd4>
 8008caa:	bf00      	nop
 8008cac:	20400001 	.word	0x20400001

08008cb0 <_fflush_r>:
 8008cb0:	b538      	push	{r3, r4, r5, lr}
 8008cb2:	690b      	ldr	r3, [r1, #16]
 8008cb4:	4605      	mov	r5, r0
 8008cb6:	460c      	mov	r4, r1
 8008cb8:	b913      	cbnz	r3, 8008cc0 <_fflush_r+0x10>
 8008cba:	2500      	movs	r5, #0
 8008cbc:	4628      	mov	r0, r5
 8008cbe:	bd38      	pop	{r3, r4, r5, pc}
 8008cc0:	b118      	cbz	r0, 8008cca <_fflush_r+0x1a>
 8008cc2:	6983      	ldr	r3, [r0, #24]
 8008cc4:	b90b      	cbnz	r3, 8008cca <_fflush_r+0x1a>
 8008cc6:	f7ff fbc3 	bl	8008450 <__sinit>
 8008cca:	4b14      	ldr	r3, [pc, #80]	; (8008d1c <_fflush_r+0x6c>)
 8008ccc:	429c      	cmp	r4, r3
 8008cce:	d11b      	bne.n	8008d08 <_fflush_r+0x58>
 8008cd0:	686c      	ldr	r4, [r5, #4]
 8008cd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d0ef      	beq.n	8008cba <_fflush_r+0xa>
 8008cda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008cdc:	07d0      	lsls	r0, r2, #31
 8008cde:	d404      	bmi.n	8008cea <_fflush_r+0x3a>
 8008ce0:	0599      	lsls	r1, r3, #22
 8008ce2:	d402      	bmi.n	8008cea <_fflush_r+0x3a>
 8008ce4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ce6:	f7ff fc76 	bl	80085d6 <__retarget_lock_acquire_recursive>
 8008cea:	4628      	mov	r0, r5
 8008cec:	4621      	mov	r1, r4
 8008cee:	f7ff ff5d 	bl	8008bac <__sflush_r>
 8008cf2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008cf4:	4605      	mov	r5, r0
 8008cf6:	07da      	lsls	r2, r3, #31
 8008cf8:	d4e0      	bmi.n	8008cbc <_fflush_r+0xc>
 8008cfa:	89a3      	ldrh	r3, [r4, #12]
 8008cfc:	059b      	lsls	r3, r3, #22
 8008cfe:	d4dd      	bmi.n	8008cbc <_fflush_r+0xc>
 8008d00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d02:	f7ff fc69 	bl	80085d8 <__retarget_lock_release_recursive>
 8008d06:	e7d9      	b.n	8008cbc <_fflush_r+0xc>
 8008d08:	4b05      	ldr	r3, [pc, #20]	; (8008d20 <_fflush_r+0x70>)
 8008d0a:	429c      	cmp	r4, r3
 8008d0c:	d101      	bne.n	8008d12 <_fflush_r+0x62>
 8008d0e:	68ac      	ldr	r4, [r5, #8]
 8008d10:	e7df      	b.n	8008cd2 <_fflush_r+0x22>
 8008d12:	4b04      	ldr	r3, [pc, #16]	; (8008d24 <_fflush_r+0x74>)
 8008d14:	429c      	cmp	r4, r3
 8008d16:	bf08      	it	eq
 8008d18:	68ec      	ldreq	r4, [r5, #12]
 8008d1a:	e7da      	b.n	8008cd2 <_fflush_r+0x22>
 8008d1c:	0800a3f4 	.word	0x0800a3f4
 8008d20:	0800a414 	.word	0x0800a414
 8008d24:	0800a3d4 	.word	0x0800a3d4

08008d28 <fiprintf>:
 8008d28:	b40e      	push	{r1, r2, r3}
 8008d2a:	b503      	push	{r0, r1, lr}
 8008d2c:	4601      	mov	r1, r0
 8008d2e:	ab03      	add	r3, sp, #12
 8008d30:	4805      	ldr	r0, [pc, #20]	; (8008d48 <fiprintf+0x20>)
 8008d32:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d36:	6800      	ldr	r0, [r0, #0]
 8008d38:	9301      	str	r3, [sp, #4]
 8008d3a:	f000 fbcd 	bl	80094d8 <_vfiprintf_r>
 8008d3e:	b002      	add	sp, #8
 8008d40:	f85d eb04 	ldr.w	lr, [sp], #4
 8008d44:	b003      	add	sp, #12
 8008d46:	4770      	bx	lr
 8008d48:	20000058 	.word	0x20000058

08008d4c <_lseek_r>:
 8008d4c:	b538      	push	{r3, r4, r5, lr}
 8008d4e:	4604      	mov	r4, r0
 8008d50:	4608      	mov	r0, r1
 8008d52:	4611      	mov	r1, r2
 8008d54:	2200      	movs	r2, #0
 8008d56:	4d05      	ldr	r5, [pc, #20]	; (8008d6c <_lseek_r+0x20>)
 8008d58:	602a      	str	r2, [r5, #0]
 8008d5a:	461a      	mov	r2, r3
 8008d5c:	f7f8 fcf8 	bl	8001750 <_lseek>
 8008d60:	1c43      	adds	r3, r0, #1
 8008d62:	d102      	bne.n	8008d6a <_lseek_r+0x1e>
 8008d64:	682b      	ldr	r3, [r5, #0]
 8008d66:	b103      	cbz	r3, 8008d6a <_lseek_r+0x1e>
 8008d68:	6023      	str	r3, [r4, #0]
 8008d6a:	bd38      	pop	{r3, r4, r5, pc}
 8008d6c:	200026c4 	.word	0x200026c4

08008d70 <malloc>:
 8008d70:	4b02      	ldr	r3, [pc, #8]	; (8008d7c <malloc+0xc>)
 8008d72:	4601      	mov	r1, r0
 8008d74:	6818      	ldr	r0, [r3, #0]
 8008d76:	f7ff bc67 	b.w	8008648 <_malloc_r>
 8008d7a:	bf00      	nop
 8008d7c:	20000058 	.word	0x20000058

08008d80 <__malloc_lock>:
 8008d80:	4801      	ldr	r0, [pc, #4]	; (8008d88 <__malloc_lock+0x8>)
 8008d82:	f7ff bc28 	b.w	80085d6 <__retarget_lock_acquire_recursive>
 8008d86:	bf00      	nop
 8008d88:	200026b8 	.word	0x200026b8

08008d8c <__malloc_unlock>:
 8008d8c:	4801      	ldr	r0, [pc, #4]	; (8008d94 <__malloc_unlock+0x8>)
 8008d8e:	f7ff bc23 	b.w	80085d8 <__retarget_lock_release_recursive>
 8008d92:	bf00      	nop
 8008d94:	200026b8 	.word	0x200026b8

08008d98 <_free_r>:
 8008d98:	b538      	push	{r3, r4, r5, lr}
 8008d9a:	4605      	mov	r5, r0
 8008d9c:	2900      	cmp	r1, #0
 8008d9e:	d040      	beq.n	8008e22 <_free_r+0x8a>
 8008da0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008da4:	1f0c      	subs	r4, r1, #4
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	bfb8      	it	lt
 8008daa:	18e4      	addlt	r4, r4, r3
 8008dac:	f7ff ffe8 	bl	8008d80 <__malloc_lock>
 8008db0:	4a1c      	ldr	r2, [pc, #112]	; (8008e24 <_free_r+0x8c>)
 8008db2:	6813      	ldr	r3, [r2, #0]
 8008db4:	b933      	cbnz	r3, 8008dc4 <_free_r+0x2c>
 8008db6:	6063      	str	r3, [r4, #4]
 8008db8:	6014      	str	r4, [r2, #0]
 8008dba:	4628      	mov	r0, r5
 8008dbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008dc0:	f7ff bfe4 	b.w	8008d8c <__malloc_unlock>
 8008dc4:	42a3      	cmp	r3, r4
 8008dc6:	d908      	bls.n	8008dda <_free_r+0x42>
 8008dc8:	6820      	ldr	r0, [r4, #0]
 8008dca:	1821      	adds	r1, r4, r0
 8008dcc:	428b      	cmp	r3, r1
 8008dce:	bf01      	itttt	eq
 8008dd0:	6819      	ldreq	r1, [r3, #0]
 8008dd2:	685b      	ldreq	r3, [r3, #4]
 8008dd4:	1809      	addeq	r1, r1, r0
 8008dd6:	6021      	streq	r1, [r4, #0]
 8008dd8:	e7ed      	b.n	8008db6 <_free_r+0x1e>
 8008dda:	461a      	mov	r2, r3
 8008ddc:	685b      	ldr	r3, [r3, #4]
 8008dde:	b10b      	cbz	r3, 8008de4 <_free_r+0x4c>
 8008de0:	42a3      	cmp	r3, r4
 8008de2:	d9fa      	bls.n	8008dda <_free_r+0x42>
 8008de4:	6811      	ldr	r1, [r2, #0]
 8008de6:	1850      	adds	r0, r2, r1
 8008de8:	42a0      	cmp	r0, r4
 8008dea:	d10b      	bne.n	8008e04 <_free_r+0x6c>
 8008dec:	6820      	ldr	r0, [r4, #0]
 8008dee:	4401      	add	r1, r0
 8008df0:	1850      	adds	r0, r2, r1
 8008df2:	4283      	cmp	r3, r0
 8008df4:	6011      	str	r1, [r2, #0]
 8008df6:	d1e0      	bne.n	8008dba <_free_r+0x22>
 8008df8:	6818      	ldr	r0, [r3, #0]
 8008dfa:	685b      	ldr	r3, [r3, #4]
 8008dfc:	4401      	add	r1, r0
 8008dfe:	6011      	str	r1, [r2, #0]
 8008e00:	6053      	str	r3, [r2, #4]
 8008e02:	e7da      	b.n	8008dba <_free_r+0x22>
 8008e04:	d902      	bls.n	8008e0c <_free_r+0x74>
 8008e06:	230c      	movs	r3, #12
 8008e08:	602b      	str	r3, [r5, #0]
 8008e0a:	e7d6      	b.n	8008dba <_free_r+0x22>
 8008e0c:	6820      	ldr	r0, [r4, #0]
 8008e0e:	1821      	adds	r1, r4, r0
 8008e10:	428b      	cmp	r3, r1
 8008e12:	bf01      	itttt	eq
 8008e14:	6819      	ldreq	r1, [r3, #0]
 8008e16:	685b      	ldreq	r3, [r3, #4]
 8008e18:	1809      	addeq	r1, r1, r0
 8008e1a:	6021      	streq	r1, [r4, #0]
 8008e1c:	6063      	str	r3, [r4, #4]
 8008e1e:	6054      	str	r4, [r2, #4]
 8008e20:	e7cb      	b.n	8008dba <_free_r+0x22>
 8008e22:	bd38      	pop	{r3, r4, r5, pc}
 8008e24:	200026bc 	.word	0x200026bc

08008e28 <__ssputs_r>:
 8008e28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e2c:	688e      	ldr	r6, [r1, #8]
 8008e2e:	4682      	mov	sl, r0
 8008e30:	429e      	cmp	r6, r3
 8008e32:	460c      	mov	r4, r1
 8008e34:	4690      	mov	r8, r2
 8008e36:	461f      	mov	r7, r3
 8008e38:	d838      	bhi.n	8008eac <__ssputs_r+0x84>
 8008e3a:	898a      	ldrh	r2, [r1, #12]
 8008e3c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008e40:	d032      	beq.n	8008ea8 <__ssputs_r+0x80>
 8008e42:	6825      	ldr	r5, [r4, #0]
 8008e44:	6909      	ldr	r1, [r1, #16]
 8008e46:	3301      	adds	r3, #1
 8008e48:	eba5 0901 	sub.w	r9, r5, r1
 8008e4c:	6965      	ldr	r5, [r4, #20]
 8008e4e:	444b      	add	r3, r9
 8008e50:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008e54:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008e58:	106d      	asrs	r5, r5, #1
 8008e5a:	429d      	cmp	r5, r3
 8008e5c:	bf38      	it	cc
 8008e5e:	461d      	movcc	r5, r3
 8008e60:	0553      	lsls	r3, r2, #21
 8008e62:	d531      	bpl.n	8008ec8 <__ssputs_r+0xa0>
 8008e64:	4629      	mov	r1, r5
 8008e66:	f7ff fbef 	bl	8008648 <_malloc_r>
 8008e6a:	4606      	mov	r6, r0
 8008e6c:	b950      	cbnz	r0, 8008e84 <__ssputs_r+0x5c>
 8008e6e:	230c      	movs	r3, #12
 8008e70:	f04f 30ff 	mov.w	r0, #4294967295
 8008e74:	f8ca 3000 	str.w	r3, [sl]
 8008e78:	89a3      	ldrh	r3, [r4, #12]
 8008e7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e7e:	81a3      	strh	r3, [r4, #12]
 8008e80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e84:	464a      	mov	r2, r9
 8008e86:	6921      	ldr	r1, [r4, #16]
 8008e88:	f7ff fba7 	bl	80085da <memcpy>
 8008e8c:	89a3      	ldrh	r3, [r4, #12]
 8008e8e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008e92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e96:	81a3      	strh	r3, [r4, #12]
 8008e98:	6126      	str	r6, [r4, #16]
 8008e9a:	444e      	add	r6, r9
 8008e9c:	6026      	str	r6, [r4, #0]
 8008e9e:	463e      	mov	r6, r7
 8008ea0:	6165      	str	r5, [r4, #20]
 8008ea2:	eba5 0509 	sub.w	r5, r5, r9
 8008ea6:	60a5      	str	r5, [r4, #8]
 8008ea8:	42be      	cmp	r6, r7
 8008eaa:	d900      	bls.n	8008eae <__ssputs_r+0x86>
 8008eac:	463e      	mov	r6, r7
 8008eae:	4632      	mov	r2, r6
 8008eb0:	4641      	mov	r1, r8
 8008eb2:	6820      	ldr	r0, [r4, #0]
 8008eb4:	f001 f958 	bl	800a168 <memmove>
 8008eb8:	68a3      	ldr	r3, [r4, #8]
 8008eba:	2000      	movs	r0, #0
 8008ebc:	1b9b      	subs	r3, r3, r6
 8008ebe:	60a3      	str	r3, [r4, #8]
 8008ec0:	6823      	ldr	r3, [r4, #0]
 8008ec2:	4433      	add	r3, r6
 8008ec4:	6023      	str	r3, [r4, #0]
 8008ec6:	e7db      	b.n	8008e80 <__ssputs_r+0x58>
 8008ec8:	462a      	mov	r2, r5
 8008eca:	f001 f967 	bl	800a19c <_realloc_r>
 8008ece:	4606      	mov	r6, r0
 8008ed0:	2800      	cmp	r0, #0
 8008ed2:	d1e1      	bne.n	8008e98 <__ssputs_r+0x70>
 8008ed4:	4650      	mov	r0, sl
 8008ed6:	6921      	ldr	r1, [r4, #16]
 8008ed8:	f7ff ff5e 	bl	8008d98 <_free_r>
 8008edc:	e7c7      	b.n	8008e6e <__ssputs_r+0x46>
	...

08008ee0 <_svfiprintf_r>:
 8008ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ee4:	4698      	mov	r8, r3
 8008ee6:	898b      	ldrh	r3, [r1, #12]
 8008ee8:	4607      	mov	r7, r0
 8008eea:	061b      	lsls	r3, r3, #24
 8008eec:	460d      	mov	r5, r1
 8008eee:	4614      	mov	r4, r2
 8008ef0:	b09d      	sub	sp, #116	; 0x74
 8008ef2:	d50e      	bpl.n	8008f12 <_svfiprintf_r+0x32>
 8008ef4:	690b      	ldr	r3, [r1, #16]
 8008ef6:	b963      	cbnz	r3, 8008f12 <_svfiprintf_r+0x32>
 8008ef8:	2140      	movs	r1, #64	; 0x40
 8008efa:	f7ff fba5 	bl	8008648 <_malloc_r>
 8008efe:	6028      	str	r0, [r5, #0]
 8008f00:	6128      	str	r0, [r5, #16]
 8008f02:	b920      	cbnz	r0, 8008f0e <_svfiprintf_r+0x2e>
 8008f04:	230c      	movs	r3, #12
 8008f06:	603b      	str	r3, [r7, #0]
 8008f08:	f04f 30ff 	mov.w	r0, #4294967295
 8008f0c:	e0d1      	b.n	80090b2 <_svfiprintf_r+0x1d2>
 8008f0e:	2340      	movs	r3, #64	; 0x40
 8008f10:	616b      	str	r3, [r5, #20]
 8008f12:	2300      	movs	r3, #0
 8008f14:	9309      	str	r3, [sp, #36]	; 0x24
 8008f16:	2320      	movs	r3, #32
 8008f18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008f1c:	2330      	movs	r3, #48	; 0x30
 8008f1e:	f04f 0901 	mov.w	r9, #1
 8008f22:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f26:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80090cc <_svfiprintf_r+0x1ec>
 8008f2a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008f2e:	4623      	mov	r3, r4
 8008f30:	469a      	mov	sl, r3
 8008f32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f36:	b10a      	cbz	r2, 8008f3c <_svfiprintf_r+0x5c>
 8008f38:	2a25      	cmp	r2, #37	; 0x25
 8008f3a:	d1f9      	bne.n	8008f30 <_svfiprintf_r+0x50>
 8008f3c:	ebba 0b04 	subs.w	fp, sl, r4
 8008f40:	d00b      	beq.n	8008f5a <_svfiprintf_r+0x7a>
 8008f42:	465b      	mov	r3, fp
 8008f44:	4622      	mov	r2, r4
 8008f46:	4629      	mov	r1, r5
 8008f48:	4638      	mov	r0, r7
 8008f4a:	f7ff ff6d 	bl	8008e28 <__ssputs_r>
 8008f4e:	3001      	adds	r0, #1
 8008f50:	f000 80aa 	beq.w	80090a8 <_svfiprintf_r+0x1c8>
 8008f54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f56:	445a      	add	r2, fp
 8008f58:	9209      	str	r2, [sp, #36]	; 0x24
 8008f5a:	f89a 3000 	ldrb.w	r3, [sl]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	f000 80a2 	beq.w	80090a8 <_svfiprintf_r+0x1c8>
 8008f64:	2300      	movs	r3, #0
 8008f66:	f04f 32ff 	mov.w	r2, #4294967295
 8008f6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f6e:	f10a 0a01 	add.w	sl, sl, #1
 8008f72:	9304      	str	r3, [sp, #16]
 8008f74:	9307      	str	r3, [sp, #28]
 8008f76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008f7a:	931a      	str	r3, [sp, #104]	; 0x68
 8008f7c:	4654      	mov	r4, sl
 8008f7e:	2205      	movs	r2, #5
 8008f80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f84:	4851      	ldr	r0, [pc, #324]	; (80090cc <_svfiprintf_r+0x1ec>)
 8008f86:	f001 f8e1 	bl	800a14c <memchr>
 8008f8a:	9a04      	ldr	r2, [sp, #16]
 8008f8c:	b9d8      	cbnz	r0, 8008fc6 <_svfiprintf_r+0xe6>
 8008f8e:	06d0      	lsls	r0, r2, #27
 8008f90:	bf44      	itt	mi
 8008f92:	2320      	movmi	r3, #32
 8008f94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f98:	0711      	lsls	r1, r2, #28
 8008f9a:	bf44      	itt	mi
 8008f9c:	232b      	movmi	r3, #43	; 0x2b
 8008f9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008fa2:	f89a 3000 	ldrb.w	r3, [sl]
 8008fa6:	2b2a      	cmp	r3, #42	; 0x2a
 8008fa8:	d015      	beq.n	8008fd6 <_svfiprintf_r+0xf6>
 8008faa:	4654      	mov	r4, sl
 8008fac:	2000      	movs	r0, #0
 8008fae:	f04f 0c0a 	mov.w	ip, #10
 8008fb2:	9a07      	ldr	r2, [sp, #28]
 8008fb4:	4621      	mov	r1, r4
 8008fb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fba:	3b30      	subs	r3, #48	; 0x30
 8008fbc:	2b09      	cmp	r3, #9
 8008fbe:	d94e      	bls.n	800905e <_svfiprintf_r+0x17e>
 8008fc0:	b1b0      	cbz	r0, 8008ff0 <_svfiprintf_r+0x110>
 8008fc2:	9207      	str	r2, [sp, #28]
 8008fc4:	e014      	b.n	8008ff0 <_svfiprintf_r+0x110>
 8008fc6:	eba0 0308 	sub.w	r3, r0, r8
 8008fca:	fa09 f303 	lsl.w	r3, r9, r3
 8008fce:	4313      	orrs	r3, r2
 8008fd0:	46a2      	mov	sl, r4
 8008fd2:	9304      	str	r3, [sp, #16]
 8008fd4:	e7d2      	b.n	8008f7c <_svfiprintf_r+0x9c>
 8008fd6:	9b03      	ldr	r3, [sp, #12]
 8008fd8:	1d19      	adds	r1, r3, #4
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	9103      	str	r1, [sp, #12]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	bfbb      	ittet	lt
 8008fe2:	425b      	neglt	r3, r3
 8008fe4:	f042 0202 	orrlt.w	r2, r2, #2
 8008fe8:	9307      	strge	r3, [sp, #28]
 8008fea:	9307      	strlt	r3, [sp, #28]
 8008fec:	bfb8      	it	lt
 8008fee:	9204      	strlt	r2, [sp, #16]
 8008ff0:	7823      	ldrb	r3, [r4, #0]
 8008ff2:	2b2e      	cmp	r3, #46	; 0x2e
 8008ff4:	d10c      	bne.n	8009010 <_svfiprintf_r+0x130>
 8008ff6:	7863      	ldrb	r3, [r4, #1]
 8008ff8:	2b2a      	cmp	r3, #42	; 0x2a
 8008ffa:	d135      	bne.n	8009068 <_svfiprintf_r+0x188>
 8008ffc:	9b03      	ldr	r3, [sp, #12]
 8008ffe:	3402      	adds	r4, #2
 8009000:	1d1a      	adds	r2, r3, #4
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	9203      	str	r2, [sp, #12]
 8009006:	2b00      	cmp	r3, #0
 8009008:	bfb8      	it	lt
 800900a:	f04f 33ff 	movlt.w	r3, #4294967295
 800900e:	9305      	str	r3, [sp, #20]
 8009010:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80090d0 <_svfiprintf_r+0x1f0>
 8009014:	2203      	movs	r2, #3
 8009016:	4650      	mov	r0, sl
 8009018:	7821      	ldrb	r1, [r4, #0]
 800901a:	f001 f897 	bl	800a14c <memchr>
 800901e:	b140      	cbz	r0, 8009032 <_svfiprintf_r+0x152>
 8009020:	2340      	movs	r3, #64	; 0x40
 8009022:	eba0 000a 	sub.w	r0, r0, sl
 8009026:	fa03 f000 	lsl.w	r0, r3, r0
 800902a:	9b04      	ldr	r3, [sp, #16]
 800902c:	3401      	adds	r4, #1
 800902e:	4303      	orrs	r3, r0
 8009030:	9304      	str	r3, [sp, #16]
 8009032:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009036:	2206      	movs	r2, #6
 8009038:	4826      	ldr	r0, [pc, #152]	; (80090d4 <_svfiprintf_r+0x1f4>)
 800903a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800903e:	f001 f885 	bl	800a14c <memchr>
 8009042:	2800      	cmp	r0, #0
 8009044:	d038      	beq.n	80090b8 <_svfiprintf_r+0x1d8>
 8009046:	4b24      	ldr	r3, [pc, #144]	; (80090d8 <_svfiprintf_r+0x1f8>)
 8009048:	bb1b      	cbnz	r3, 8009092 <_svfiprintf_r+0x1b2>
 800904a:	9b03      	ldr	r3, [sp, #12]
 800904c:	3307      	adds	r3, #7
 800904e:	f023 0307 	bic.w	r3, r3, #7
 8009052:	3308      	adds	r3, #8
 8009054:	9303      	str	r3, [sp, #12]
 8009056:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009058:	4433      	add	r3, r6
 800905a:	9309      	str	r3, [sp, #36]	; 0x24
 800905c:	e767      	b.n	8008f2e <_svfiprintf_r+0x4e>
 800905e:	460c      	mov	r4, r1
 8009060:	2001      	movs	r0, #1
 8009062:	fb0c 3202 	mla	r2, ip, r2, r3
 8009066:	e7a5      	b.n	8008fb4 <_svfiprintf_r+0xd4>
 8009068:	2300      	movs	r3, #0
 800906a:	f04f 0c0a 	mov.w	ip, #10
 800906e:	4619      	mov	r1, r3
 8009070:	3401      	adds	r4, #1
 8009072:	9305      	str	r3, [sp, #20]
 8009074:	4620      	mov	r0, r4
 8009076:	f810 2b01 	ldrb.w	r2, [r0], #1
 800907a:	3a30      	subs	r2, #48	; 0x30
 800907c:	2a09      	cmp	r2, #9
 800907e:	d903      	bls.n	8009088 <_svfiprintf_r+0x1a8>
 8009080:	2b00      	cmp	r3, #0
 8009082:	d0c5      	beq.n	8009010 <_svfiprintf_r+0x130>
 8009084:	9105      	str	r1, [sp, #20]
 8009086:	e7c3      	b.n	8009010 <_svfiprintf_r+0x130>
 8009088:	4604      	mov	r4, r0
 800908a:	2301      	movs	r3, #1
 800908c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009090:	e7f0      	b.n	8009074 <_svfiprintf_r+0x194>
 8009092:	ab03      	add	r3, sp, #12
 8009094:	9300      	str	r3, [sp, #0]
 8009096:	462a      	mov	r2, r5
 8009098:	4638      	mov	r0, r7
 800909a:	4b10      	ldr	r3, [pc, #64]	; (80090dc <_svfiprintf_r+0x1fc>)
 800909c:	a904      	add	r1, sp, #16
 800909e:	f3af 8000 	nop.w
 80090a2:	1c42      	adds	r2, r0, #1
 80090a4:	4606      	mov	r6, r0
 80090a6:	d1d6      	bne.n	8009056 <_svfiprintf_r+0x176>
 80090a8:	89ab      	ldrh	r3, [r5, #12]
 80090aa:	065b      	lsls	r3, r3, #25
 80090ac:	f53f af2c 	bmi.w	8008f08 <_svfiprintf_r+0x28>
 80090b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80090b2:	b01d      	add	sp, #116	; 0x74
 80090b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090b8:	ab03      	add	r3, sp, #12
 80090ba:	9300      	str	r3, [sp, #0]
 80090bc:	462a      	mov	r2, r5
 80090be:	4638      	mov	r0, r7
 80090c0:	4b06      	ldr	r3, [pc, #24]	; (80090dc <_svfiprintf_r+0x1fc>)
 80090c2:	a904      	add	r1, sp, #16
 80090c4:	f000 fba8 	bl	8009818 <_printf_i>
 80090c8:	e7eb      	b.n	80090a2 <_svfiprintf_r+0x1c2>
 80090ca:	bf00      	nop
 80090cc:	0800a5e9 	.word	0x0800a5e9
 80090d0:	0800a5ef 	.word	0x0800a5ef
 80090d4:	0800a5f3 	.word	0x0800a5f3
 80090d8:	00000000 	.word	0x00000000
 80090dc:	08008e29 	.word	0x08008e29

080090e0 <_sungetc_r>:
 80090e0:	b538      	push	{r3, r4, r5, lr}
 80090e2:	1c4b      	adds	r3, r1, #1
 80090e4:	4614      	mov	r4, r2
 80090e6:	d103      	bne.n	80090f0 <_sungetc_r+0x10>
 80090e8:	f04f 35ff 	mov.w	r5, #4294967295
 80090ec:	4628      	mov	r0, r5
 80090ee:	bd38      	pop	{r3, r4, r5, pc}
 80090f0:	8993      	ldrh	r3, [r2, #12]
 80090f2:	b2cd      	uxtb	r5, r1
 80090f4:	f023 0320 	bic.w	r3, r3, #32
 80090f8:	8193      	strh	r3, [r2, #12]
 80090fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80090fc:	6852      	ldr	r2, [r2, #4]
 80090fe:	b18b      	cbz	r3, 8009124 <_sungetc_r+0x44>
 8009100:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009102:	4293      	cmp	r3, r2
 8009104:	dd08      	ble.n	8009118 <_sungetc_r+0x38>
 8009106:	6823      	ldr	r3, [r4, #0]
 8009108:	1e5a      	subs	r2, r3, #1
 800910a:	6022      	str	r2, [r4, #0]
 800910c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009110:	6863      	ldr	r3, [r4, #4]
 8009112:	3301      	adds	r3, #1
 8009114:	6063      	str	r3, [r4, #4]
 8009116:	e7e9      	b.n	80090ec <_sungetc_r+0xc>
 8009118:	4621      	mov	r1, r4
 800911a:	f000 feb3 	bl	8009e84 <__submore>
 800911e:	2800      	cmp	r0, #0
 8009120:	d0f1      	beq.n	8009106 <_sungetc_r+0x26>
 8009122:	e7e1      	b.n	80090e8 <_sungetc_r+0x8>
 8009124:	6921      	ldr	r1, [r4, #16]
 8009126:	6823      	ldr	r3, [r4, #0]
 8009128:	b151      	cbz	r1, 8009140 <_sungetc_r+0x60>
 800912a:	4299      	cmp	r1, r3
 800912c:	d208      	bcs.n	8009140 <_sungetc_r+0x60>
 800912e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8009132:	42a9      	cmp	r1, r5
 8009134:	d104      	bne.n	8009140 <_sungetc_r+0x60>
 8009136:	3b01      	subs	r3, #1
 8009138:	3201      	adds	r2, #1
 800913a:	6023      	str	r3, [r4, #0]
 800913c:	6062      	str	r2, [r4, #4]
 800913e:	e7d5      	b.n	80090ec <_sungetc_r+0xc>
 8009140:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8009144:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009148:	6363      	str	r3, [r4, #52]	; 0x34
 800914a:	2303      	movs	r3, #3
 800914c:	63a3      	str	r3, [r4, #56]	; 0x38
 800914e:	4623      	mov	r3, r4
 8009150:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009154:	6023      	str	r3, [r4, #0]
 8009156:	2301      	movs	r3, #1
 8009158:	e7dc      	b.n	8009114 <_sungetc_r+0x34>

0800915a <__ssrefill_r>:
 800915a:	b510      	push	{r4, lr}
 800915c:	460c      	mov	r4, r1
 800915e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009160:	b169      	cbz	r1, 800917e <__ssrefill_r+0x24>
 8009162:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009166:	4299      	cmp	r1, r3
 8009168:	d001      	beq.n	800916e <__ssrefill_r+0x14>
 800916a:	f7ff fe15 	bl	8008d98 <_free_r>
 800916e:	2000      	movs	r0, #0
 8009170:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009172:	6360      	str	r0, [r4, #52]	; 0x34
 8009174:	6063      	str	r3, [r4, #4]
 8009176:	b113      	cbz	r3, 800917e <__ssrefill_r+0x24>
 8009178:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800917a:	6023      	str	r3, [r4, #0]
 800917c:	bd10      	pop	{r4, pc}
 800917e:	6923      	ldr	r3, [r4, #16]
 8009180:	f04f 30ff 	mov.w	r0, #4294967295
 8009184:	6023      	str	r3, [r4, #0]
 8009186:	2300      	movs	r3, #0
 8009188:	6063      	str	r3, [r4, #4]
 800918a:	89a3      	ldrh	r3, [r4, #12]
 800918c:	f043 0320 	orr.w	r3, r3, #32
 8009190:	81a3      	strh	r3, [r4, #12]
 8009192:	e7f3      	b.n	800917c <__ssrefill_r+0x22>

08009194 <__ssvfiscanf_r>:
 8009194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009198:	460c      	mov	r4, r1
 800919a:	2100      	movs	r1, #0
 800919c:	4606      	mov	r6, r0
 800919e:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 80091a2:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80091a6:	49a7      	ldr	r1, [pc, #668]	; (8009444 <__ssvfiscanf_r+0x2b0>)
 80091a8:	f10d 0804 	add.w	r8, sp, #4
 80091ac:	91a0      	str	r1, [sp, #640]	; 0x280
 80091ae:	49a6      	ldr	r1, [pc, #664]	; (8009448 <__ssvfiscanf_r+0x2b4>)
 80091b0:	4fa6      	ldr	r7, [pc, #664]	; (800944c <__ssvfiscanf_r+0x2b8>)
 80091b2:	f8df 929c 	ldr.w	r9, [pc, #668]	; 8009450 <__ssvfiscanf_r+0x2bc>
 80091b6:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80091ba:	91a1      	str	r1, [sp, #644]	; 0x284
 80091bc:	9300      	str	r3, [sp, #0]
 80091be:	7813      	ldrb	r3, [r2, #0]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	f000 815c 	beq.w	800947e <__ssvfiscanf_r+0x2ea>
 80091c6:	5dd9      	ldrb	r1, [r3, r7]
 80091c8:	1c55      	adds	r5, r2, #1
 80091ca:	f011 0108 	ands.w	r1, r1, #8
 80091ce:	d019      	beq.n	8009204 <__ssvfiscanf_r+0x70>
 80091d0:	6863      	ldr	r3, [r4, #4]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	dd0f      	ble.n	80091f6 <__ssvfiscanf_r+0x62>
 80091d6:	6823      	ldr	r3, [r4, #0]
 80091d8:	781a      	ldrb	r2, [r3, #0]
 80091da:	5cba      	ldrb	r2, [r7, r2]
 80091dc:	0712      	lsls	r2, r2, #28
 80091de:	d401      	bmi.n	80091e4 <__ssvfiscanf_r+0x50>
 80091e0:	462a      	mov	r2, r5
 80091e2:	e7ec      	b.n	80091be <__ssvfiscanf_r+0x2a>
 80091e4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80091e6:	3301      	adds	r3, #1
 80091e8:	3201      	adds	r2, #1
 80091ea:	9245      	str	r2, [sp, #276]	; 0x114
 80091ec:	6862      	ldr	r2, [r4, #4]
 80091ee:	6023      	str	r3, [r4, #0]
 80091f0:	3a01      	subs	r2, #1
 80091f2:	6062      	str	r2, [r4, #4]
 80091f4:	e7ec      	b.n	80091d0 <__ssvfiscanf_r+0x3c>
 80091f6:	4621      	mov	r1, r4
 80091f8:	4630      	mov	r0, r6
 80091fa:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80091fc:	4798      	blx	r3
 80091fe:	2800      	cmp	r0, #0
 8009200:	d0e9      	beq.n	80091d6 <__ssvfiscanf_r+0x42>
 8009202:	e7ed      	b.n	80091e0 <__ssvfiscanf_r+0x4c>
 8009204:	2b25      	cmp	r3, #37	; 0x25
 8009206:	d012      	beq.n	800922e <__ssvfiscanf_r+0x9a>
 8009208:	469a      	mov	sl, r3
 800920a:	6863      	ldr	r3, [r4, #4]
 800920c:	2b00      	cmp	r3, #0
 800920e:	f340 8094 	ble.w	800933a <__ssvfiscanf_r+0x1a6>
 8009212:	6822      	ldr	r2, [r4, #0]
 8009214:	7813      	ldrb	r3, [r2, #0]
 8009216:	4553      	cmp	r3, sl
 8009218:	f040 8131 	bne.w	800947e <__ssvfiscanf_r+0x2ea>
 800921c:	6863      	ldr	r3, [r4, #4]
 800921e:	3201      	adds	r2, #1
 8009220:	3b01      	subs	r3, #1
 8009222:	6063      	str	r3, [r4, #4]
 8009224:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8009226:	6022      	str	r2, [r4, #0]
 8009228:	3301      	adds	r3, #1
 800922a:	9345      	str	r3, [sp, #276]	; 0x114
 800922c:	e7d8      	b.n	80091e0 <__ssvfiscanf_r+0x4c>
 800922e:	9141      	str	r1, [sp, #260]	; 0x104
 8009230:	9143      	str	r1, [sp, #268]	; 0x10c
 8009232:	7853      	ldrb	r3, [r2, #1]
 8009234:	2b2a      	cmp	r3, #42	; 0x2a
 8009236:	bf04      	itt	eq
 8009238:	2310      	moveq	r3, #16
 800923a:	1c95      	addeq	r5, r2, #2
 800923c:	f04f 020a 	mov.w	r2, #10
 8009240:	bf08      	it	eq
 8009242:	9341      	streq	r3, [sp, #260]	; 0x104
 8009244:	46aa      	mov	sl, r5
 8009246:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800924a:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800924e:	2b09      	cmp	r3, #9
 8009250:	d91d      	bls.n	800928e <__ssvfiscanf_r+0xfa>
 8009252:	2203      	movs	r2, #3
 8009254:	487e      	ldr	r0, [pc, #504]	; (8009450 <__ssvfiscanf_r+0x2bc>)
 8009256:	f000 ff79 	bl	800a14c <memchr>
 800925a:	b140      	cbz	r0, 800926e <__ssvfiscanf_r+0xda>
 800925c:	2301      	movs	r3, #1
 800925e:	4655      	mov	r5, sl
 8009260:	eba0 0009 	sub.w	r0, r0, r9
 8009264:	fa03 f000 	lsl.w	r0, r3, r0
 8009268:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800926a:	4318      	orrs	r0, r3
 800926c:	9041      	str	r0, [sp, #260]	; 0x104
 800926e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009272:	2b78      	cmp	r3, #120	; 0x78
 8009274:	d806      	bhi.n	8009284 <__ssvfiscanf_r+0xf0>
 8009276:	2b57      	cmp	r3, #87	; 0x57
 8009278:	d810      	bhi.n	800929c <__ssvfiscanf_r+0x108>
 800927a:	2b25      	cmp	r3, #37	; 0x25
 800927c:	d0c4      	beq.n	8009208 <__ssvfiscanf_r+0x74>
 800927e:	d857      	bhi.n	8009330 <__ssvfiscanf_r+0x19c>
 8009280:	2b00      	cmp	r3, #0
 8009282:	d065      	beq.n	8009350 <__ssvfiscanf_r+0x1bc>
 8009284:	2303      	movs	r3, #3
 8009286:	9347      	str	r3, [sp, #284]	; 0x11c
 8009288:	230a      	movs	r3, #10
 800928a:	9342      	str	r3, [sp, #264]	; 0x108
 800928c:	e072      	b.n	8009374 <__ssvfiscanf_r+0x1e0>
 800928e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8009290:	4655      	mov	r5, sl
 8009292:	fb02 1103 	mla	r1, r2, r3, r1
 8009296:	3930      	subs	r1, #48	; 0x30
 8009298:	9143      	str	r1, [sp, #268]	; 0x10c
 800929a:	e7d3      	b.n	8009244 <__ssvfiscanf_r+0xb0>
 800929c:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80092a0:	2a20      	cmp	r2, #32
 80092a2:	d8ef      	bhi.n	8009284 <__ssvfiscanf_r+0xf0>
 80092a4:	a101      	add	r1, pc, #4	; (adr r1, 80092ac <__ssvfiscanf_r+0x118>)
 80092a6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80092aa:	bf00      	nop
 80092ac:	0800935f 	.word	0x0800935f
 80092b0:	08009285 	.word	0x08009285
 80092b4:	08009285 	.word	0x08009285
 80092b8:	080093bd 	.word	0x080093bd
 80092bc:	08009285 	.word	0x08009285
 80092c0:	08009285 	.word	0x08009285
 80092c4:	08009285 	.word	0x08009285
 80092c8:	08009285 	.word	0x08009285
 80092cc:	08009285 	.word	0x08009285
 80092d0:	08009285 	.word	0x08009285
 80092d4:	08009285 	.word	0x08009285
 80092d8:	080093d3 	.word	0x080093d3
 80092dc:	080093a9 	.word	0x080093a9
 80092e0:	08009337 	.word	0x08009337
 80092e4:	08009337 	.word	0x08009337
 80092e8:	08009337 	.word	0x08009337
 80092ec:	08009285 	.word	0x08009285
 80092f0:	080093ad 	.word	0x080093ad
 80092f4:	08009285 	.word	0x08009285
 80092f8:	08009285 	.word	0x08009285
 80092fc:	08009285 	.word	0x08009285
 8009300:	08009285 	.word	0x08009285
 8009304:	080093e3 	.word	0x080093e3
 8009308:	080093b5 	.word	0x080093b5
 800930c:	08009357 	.word	0x08009357
 8009310:	08009285 	.word	0x08009285
 8009314:	08009285 	.word	0x08009285
 8009318:	080093df 	.word	0x080093df
 800931c:	08009285 	.word	0x08009285
 8009320:	080093a9 	.word	0x080093a9
 8009324:	08009285 	.word	0x08009285
 8009328:	08009285 	.word	0x08009285
 800932c:	0800935f 	.word	0x0800935f
 8009330:	3b45      	subs	r3, #69	; 0x45
 8009332:	2b02      	cmp	r3, #2
 8009334:	d8a6      	bhi.n	8009284 <__ssvfiscanf_r+0xf0>
 8009336:	2305      	movs	r3, #5
 8009338:	e01b      	b.n	8009372 <__ssvfiscanf_r+0x1de>
 800933a:	4621      	mov	r1, r4
 800933c:	4630      	mov	r0, r6
 800933e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009340:	4798      	blx	r3
 8009342:	2800      	cmp	r0, #0
 8009344:	f43f af65 	beq.w	8009212 <__ssvfiscanf_r+0x7e>
 8009348:	9844      	ldr	r0, [sp, #272]	; 0x110
 800934a:	2800      	cmp	r0, #0
 800934c:	f040 808d 	bne.w	800946a <__ssvfiscanf_r+0x2d6>
 8009350:	f04f 30ff 	mov.w	r0, #4294967295
 8009354:	e08f      	b.n	8009476 <__ssvfiscanf_r+0x2e2>
 8009356:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009358:	f042 0220 	orr.w	r2, r2, #32
 800935c:	9241      	str	r2, [sp, #260]	; 0x104
 800935e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009360:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009364:	9241      	str	r2, [sp, #260]	; 0x104
 8009366:	2210      	movs	r2, #16
 8009368:	2b6f      	cmp	r3, #111	; 0x6f
 800936a:	bf34      	ite	cc
 800936c:	2303      	movcc	r3, #3
 800936e:	2304      	movcs	r3, #4
 8009370:	9242      	str	r2, [sp, #264]	; 0x108
 8009372:	9347      	str	r3, [sp, #284]	; 0x11c
 8009374:	6863      	ldr	r3, [r4, #4]
 8009376:	2b00      	cmp	r3, #0
 8009378:	dd42      	ble.n	8009400 <__ssvfiscanf_r+0x26c>
 800937a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800937c:	0659      	lsls	r1, r3, #25
 800937e:	d404      	bmi.n	800938a <__ssvfiscanf_r+0x1f6>
 8009380:	6823      	ldr	r3, [r4, #0]
 8009382:	781a      	ldrb	r2, [r3, #0]
 8009384:	5cba      	ldrb	r2, [r7, r2]
 8009386:	0712      	lsls	r2, r2, #28
 8009388:	d441      	bmi.n	800940e <__ssvfiscanf_r+0x27a>
 800938a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800938c:	2b02      	cmp	r3, #2
 800938e:	dc50      	bgt.n	8009432 <__ssvfiscanf_r+0x29e>
 8009390:	466b      	mov	r3, sp
 8009392:	4622      	mov	r2, r4
 8009394:	4630      	mov	r0, r6
 8009396:	a941      	add	r1, sp, #260	; 0x104
 8009398:	f000 fb64 	bl	8009a64 <_scanf_chars>
 800939c:	2801      	cmp	r0, #1
 800939e:	d06e      	beq.n	800947e <__ssvfiscanf_r+0x2ea>
 80093a0:	2802      	cmp	r0, #2
 80093a2:	f47f af1d 	bne.w	80091e0 <__ssvfiscanf_r+0x4c>
 80093a6:	e7cf      	b.n	8009348 <__ssvfiscanf_r+0x1b4>
 80093a8:	220a      	movs	r2, #10
 80093aa:	e7dd      	b.n	8009368 <__ssvfiscanf_r+0x1d4>
 80093ac:	2300      	movs	r3, #0
 80093ae:	9342      	str	r3, [sp, #264]	; 0x108
 80093b0:	2303      	movs	r3, #3
 80093b2:	e7de      	b.n	8009372 <__ssvfiscanf_r+0x1de>
 80093b4:	2308      	movs	r3, #8
 80093b6:	9342      	str	r3, [sp, #264]	; 0x108
 80093b8:	2304      	movs	r3, #4
 80093ba:	e7da      	b.n	8009372 <__ssvfiscanf_r+0x1de>
 80093bc:	4629      	mov	r1, r5
 80093be:	4640      	mov	r0, r8
 80093c0:	f000 fcb4 	bl	8009d2c <__sccl>
 80093c4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80093c6:	4605      	mov	r5, r0
 80093c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80093cc:	9341      	str	r3, [sp, #260]	; 0x104
 80093ce:	2301      	movs	r3, #1
 80093d0:	e7cf      	b.n	8009372 <__ssvfiscanf_r+0x1de>
 80093d2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80093d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80093d8:	9341      	str	r3, [sp, #260]	; 0x104
 80093da:	2300      	movs	r3, #0
 80093dc:	e7c9      	b.n	8009372 <__ssvfiscanf_r+0x1de>
 80093de:	2302      	movs	r3, #2
 80093e0:	e7c7      	b.n	8009372 <__ssvfiscanf_r+0x1de>
 80093e2:	9841      	ldr	r0, [sp, #260]	; 0x104
 80093e4:	06c3      	lsls	r3, r0, #27
 80093e6:	f53f aefb 	bmi.w	80091e0 <__ssvfiscanf_r+0x4c>
 80093ea:	9b00      	ldr	r3, [sp, #0]
 80093ec:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80093ee:	1d19      	adds	r1, r3, #4
 80093f0:	9100      	str	r1, [sp, #0]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f010 0f01 	tst.w	r0, #1
 80093f8:	bf14      	ite	ne
 80093fa:	801a      	strhne	r2, [r3, #0]
 80093fc:	601a      	streq	r2, [r3, #0]
 80093fe:	e6ef      	b.n	80091e0 <__ssvfiscanf_r+0x4c>
 8009400:	4621      	mov	r1, r4
 8009402:	4630      	mov	r0, r6
 8009404:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009406:	4798      	blx	r3
 8009408:	2800      	cmp	r0, #0
 800940a:	d0b6      	beq.n	800937a <__ssvfiscanf_r+0x1e6>
 800940c:	e79c      	b.n	8009348 <__ssvfiscanf_r+0x1b4>
 800940e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009410:	3201      	adds	r2, #1
 8009412:	9245      	str	r2, [sp, #276]	; 0x114
 8009414:	6862      	ldr	r2, [r4, #4]
 8009416:	3a01      	subs	r2, #1
 8009418:	2a00      	cmp	r2, #0
 800941a:	6062      	str	r2, [r4, #4]
 800941c:	dd02      	ble.n	8009424 <__ssvfiscanf_r+0x290>
 800941e:	3301      	adds	r3, #1
 8009420:	6023      	str	r3, [r4, #0]
 8009422:	e7ad      	b.n	8009380 <__ssvfiscanf_r+0x1ec>
 8009424:	4621      	mov	r1, r4
 8009426:	4630      	mov	r0, r6
 8009428:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800942a:	4798      	blx	r3
 800942c:	2800      	cmp	r0, #0
 800942e:	d0a7      	beq.n	8009380 <__ssvfiscanf_r+0x1ec>
 8009430:	e78a      	b.n	8009348 <__ssvfiscanf_r+0x1b4>
 8009432:	2b04      	cmp	r3, #4
 8009434:	dc0e      	bgt.n	8009454 <__ssvfiscanf_r+0x2c0>
 8009436:	466b      	mov	r3, sp
 8009438:	4622      	mov	r2, r4
 800943a:	4630      	mov	r0, r6
 800943c:	a941      	add	r1, sp, #260	; 0x104
 800943e:	f000 fb6b 	bl	8009b18 <_scanf_i>
 8009442:	e7ab      	b.n	800939c <__ssvfiscanf_r+0x208>
 8009444:	080090e1 	.word	0x080090e1
 8009448:	0800915b 	.word	0x0800915b
 800944c:	0800a4e9 	.word	0x0800a4e9
 8009450:	0800a5ef 	.word	0x0800a5ef
 8009454:	4b0b      	ldr	r3, [pc, #44]	; (8009484 <__ssvfiscanf_r+0x2f0>)
 8009456:	2b00      	cmp	r3, #0
 8009458:	f43f aec2 	beq.w	80091e0 <__ssvfiscanf_r+0x4c>
 800945c:	466b      	mov	r3, sp
 800945e:	4622      	mov	r2, r4
 8009460:	4630      	mov	r0, r6
 8009462:	a941      	add	r1, sp, #260	; 0x104
 8009464:	f3af 8000 	nop.w
 8009468:	e798      	b.n	800939c <__ssvfiscanf_r+0x208>
 800946a:	89a3      	ldrh	r3, [r4, #12]
 800946c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009470:	bf18      	it	ne
 8009472:	f04f 30ff 	movne.w	r0, #4294967295
 8009476:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800947a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800947e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009480:	e7f9      	b.n	8009476 <__ssvfiscanf_r+0x2e2>
 8009482:	bf00      	nop
 8009484:	00000000 	.word	0x00000000

08009488 <__sfputc_r>:
 8009488:	6893      	ldr	r3, [r2, #8]
 800948a:	b410      	push	{r4}
 800948c:	3b01      	subs	r3, #1
 800948e:	2b00      	cmp	r3, #0
 8009490:	6093      	str	r3, [r2, #8]
 8009492:	da07      	bge.n	80094a4 <__sfputc_r+0x1c>
 8009494:	6994      	ldr	r4, [r2, #24]
 8009496:	42a3      	cmp	r3, r4
 8009498:	db01      	blt.n	800949e <__sfputc_r+0x16>
 800949a:	290a      	cmp	r1, #10
 800949c:	d102      	bne.n	80094a4 <__sfputc_r+0x1c>
 800949e:	bc10      	pop	{r4}
 80094a0:	f000 bd28 	b.w	8009ef4 <__swbuf_r>
 80094a4:	6813      	ldr	r3, [r2, #0]
 80094a6:	1c58      	adds	r0, r3, #1
 80094a8:	6010      	str	r0, [r2, #0]
 80094aa:	7019      	strb	r1, [r3, #0]
 80094ac:	4608      	mov	r0, r1
 80094ae:	bc10      	pop	{r4}
 80094b0:	4770      	bx	lr

080094b2 <__sfputs_r>:
 80094b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094b4:	4606      	mov	r6, r0
 80094b6:	460f      	mov	r7, r1
 80094b8:	4614      	mov	r4, r2
 80094ba:	18d5      	adds	r5, r2, r3
 80094bc:	42ac      	cmp	r4, r5
 80094be:	d101      	bne.n	80094c4 <__sfputs_r+0x12>
 80094c0:	2000      	movs	r0, #0
 80094c2:	e007      	b.n	80094d4 <__sfputs_r+0x22>
 80094c4:	463a      	mov	r2, r7
 80094c6:	4630      	mov	r0, r6
 80094c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094cc:	f7ff ffdc 	bl	8009488 <__sfputc_r>
 80094d0:	1c43      	adds	r3, r0, #1
 80094d2:	d1f3      	bne.n	80094bc <__sfputs_r+0xa>
 80094d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080094d8 <_vfiprintf_r>:
 80094d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094dc:	460d      	mov	r5, r1
 80094de:	4614      	mov	r4, r2
 80094e0:	4698      	mov	r8, r3
 80094e2:	4606      	mov	r6, r0
 80094e4:	b09d      	sub	sp, #116	; 0x74
 80094e6:	b118      	cbz	r0, 80094f0 <_vfiprintf_r+0x18>
 80094e8:	6983      	ldr	r3, [r0, #24]
 80094ea:	b90b      	cbnz	r3, 80094f0 <_vfiprintf_r+0x18>
 80094ec:	f7fe ffb0 	bl	8008450 <__sinit>
 80094f0:	4b89      	ldr	r3, [pc, #548]	; (8009718 <_vfiprintf_r+0x240>)
 80094f2:	429d      	cmp	r5, r3
 80094f4:	d11b      	bne.n	800952e <_vfiprintf_r+0x56>
 80094f6:	6875      	ldr	r5, [r6, #4]
 80094f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80094fa:	07d9      	lsls	r1, r3, #31
 80094fc:	d405      	bmi.n	800950a <_vfiprintf_r+0x32>
 80094fe:	89ab      	ldrh	r3, [r5, #12]
 8009500:	059a      	lsls	r2, r3, #22
 8009502:	d402      	bmi.n	800950a <_vfiprintf_r+0x32>
 8009504:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009506:	f7ff f866 	bl	80085d6 <__retarget_lock_acquire_recursive>
 800950a:	89ab      	ldrh	r3, [r5, #12]
 800950c:	071b      	lsls	r3, r3, #28
 800950e:	d501      	bpl.n	8009514 <_vfiprintf_r+0x3c>
 8009510:	692b      	ldr	r3, [r5, #16]
 8009512:	b9eb      	cbnz	r3, 8009550 <_vfiprintf_r+0x78>
 8009514:	4629      	mov	r1, r5
 8009516:	4630      	mov	r0, r6
 8009518:	f000 fd3e 	bl	8009f98 <__swsetup_r>
 800951c:	b1c0      	cbz	r0, 8009550 <_vfiprintf_r+0x78>
 800951e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009520:	07dc      	lsls	r4, r3, #31
 8009522:	d50e      	bpl.n	8009542 <_vfiprintf_r+0x6a>
 8009524:	f04f 30ff 	mov.w	r0, #4294967295
 8009528:	b01d      	add	sp, #116	; 0x74
 800952a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800952e:	4b7b      	ldr	r3, [pc, #492]	; (800971c <_vfiprintf_r+0x244>)
 8009530:	429d      	cmp	r5, r3
 8009532:	d101      	bne.n	8009538 <_vfiprintf_r+0x60>
 8009534:	68b5      	ldr	r5, [r6, #8]
 8009536:	e7df      	b.n	80094f8 <_vfiprintf_r+0x20>
 8009538:	4b79      	ldr	r3, [pc, #484]	; (8009720 <_vfiprintf_r+0x248>)
 800953a:	429d      	cmp	r5, r3
 800953c:	bf08      	it	eq
 800953e:	68f5      	ldreq	r5, [r6, #12]
 8009540:	e7da      	b.n	80094f8 <_vfiprintf_r+0x20>
 8009542:	89ab      	ldrh	r3, [r5, #12]
 8009544:	0598      	lsls	r0, r3, #22
 8009546:	d4ed      	bmi.n	8009524 <_vfiprintf_r+0x4c>
 8009548:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800954a:	f7ff f845 	bl	80085d8 <__retarget_lock_release_recursive>
 800954e:	e7e9      	b.n	8009524 <_vfiprintf_r+0x4c>
 8009550:	2300      	movs	r3, #0
 8009552:	9309      	str	r3, [sp, #36]	; 0x24
 8009554:	2320      	movs	r3, #32
 8009556:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800955a:	2330      	movs	r3, #48	; 0x30
 800955c:	f04f 0901 	mov.w	r9, #1
 8009560:	f8cd 800c 	str.w	r8, [sp, #12]
 8009564:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009724 <_vfiprintf_r+0x24c>
 8009568:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800956c:	4623      	mov	r3, r4
 800956e:	469a      	mov	sl, r3
 8009570:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009574:	b10a      	cbz	r2, 800957a <_vfiprintf_r+0xa2>
 8009576:	2a25      	cmp	r2, #37	; 0x25
 8009578:	d1f9      	bne.n	800956e <_vfiprintf_r+0x96>
 800957a:	ebba 0b04 	subs.w	fp, sl, r4
 800957e:	d00b      	beq.n	8009598 <_vfiprintf_r+0xc0>
 8009580:	465b      	mov	r3, fp
 8009582:	4622      	mov	r2, r4
 8009584:	4629      	mov	r1, r5
 8009586:	4630      	mov	r0, r6
 8009588:	f7ff ff93 	bl	80094b2 <__sfputs_r>
 800958c:	3001      	adds	r0, #1
 800958e:	f000 80aa 	beq.w	80096e6 <_vfiprintf_r+0x20e>
 8009592:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009594:	445a      	add	r2, fp
 8009596:	9209      	str	r2, [sp, #36]	; 0x24
 8009598:	f89a 3000 	ldrb.w	r3, [sl]
 800959c:	2b00      	cmp	r3, #0
 800959e:	f000 80a2 	beq.w	80096e6 <_vfiprintf_r+0x20e>
 80095a2:	2300      	movs	r3, #0
 80095a4:	f04f 32ff 	mov.w	r2, #4294967295
 80095a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095ac:	f10a 0a01 	add.w	sl, sl, #1
 80095b0:	9304      	str	r3, [sp, #16]
 80095b2:	9307      	str	r3, [sp, #28]
 80095b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80095b8:	931a      	str	r3, [sp, #104]	; 0x68
 80095ba:	4654      	mov	r4, sl
 80095bc:	2205      	movs	r2, #5
 80095be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095c2:	4858      	ldr	r0, [pc, #352]	; (8009724 <_vfiprintf_r+0x24c>)
 80095c4:	f000 fdc2 	bl	800a14c <memchr>
 80095c8:	9a04      	ldr	r2, [sp, #16]
 80095ca:	b9d8      	cbnz	r0, 8009604 <_vfiprintf_r+0x12c>
 80095cc:	06d1      	lsls	r1, r2, #27
 80095ce:	bf44      	itt	mi
 80095d0:	2320      	movmi	r3, #32
 80095d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80095d6:	0713      	lsls	r3, r2, #28
 80095d8:	bf44      	itt	mi
 80095da:	232b      	movmi	r3, #43	; 0x2b
 80095dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80095e0:	f89a 3000 	ldrb.w	r3, [sl]
 80095e4:	2b2a      	cmp	r3, #42	; 0x2a
 80095e6:	d015      	beq.n	8009614 <_vfiprintf_r+0x13c>
 80095e8:	4654      	mov	r4, sl
 80095ea:	2000      	movs	r0, #0
 80095ec:	f04f 0c0a 	mov.w	ip, #10
 80095f0:	9a07      	ldr	r2, [sp, #28]
 80095f2:	4621      	mov	r1, r4
 80095f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80095f8:	3b30      	subs	r3, #48	; 0x30
 80095fa:	2b09      	cmp	r3, #9
 80095fc:	d94e      	bls.n	800969c <_vfiprintf_r+0x1c4>
 80095fe:	b1b0      	cbz	r0, 800962e <_vfiprintf_r+0x156>
 8009600:	9207      	str	r2, [sp, #28]
 8009602:	e014      	b.n	800962e <_vfiprintf_r+0x156>
 8009604:	eba0 0308 	sub.w	r3, r0, r8
 8009608:	fa09 f303 	lsl.w	r3, r9, r3
 800960c:	4313      	orrs	r3, r2
 800960e:	46a2      	mov	sl, r4
 8009610:	9304      	str	r3, [sp, #16]
 8009612:	e7d2      	b.n	80095ba <_vfiprintf_r+0xe2>
 8009614:	9b03      	ldr	r3, [sp, #12]
 8009616:	1d19      	adds	r1, r3, #4
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	9103      	str	r1, [sp, #12]
 800961c:	2b00      	cmp	r3, #0
 800961e:	bfbb      	ittet	lt
 8009620:	425b      	neglt	r3, r3
 8009622:	f042 0202 	orrlt.w	r2, r2, #2
 8009626:	9307      	strge	r3, [sp, #28]
 8009628:	9307      	strlt	r3, [sp, #28]
 800962a:	bfb8      	it	lt
 800962c:	9204      	strlt	r2, [sp, #16]
 800962e:	7823      	ldrb	r3, [r4, #0]
 8009630:	2b2e      	cmp	r3, #46	; 0x2e
 8009632:	d10c      	bne.n	800964e <_vfiprintf_r+0x176>
 8009634:	7863      	ldrb	r3, [r4, #1]
 8009636:	2b2a      	cmp	r3, #42	; 0x2a
 8009638:	d135      	bne.n	80096a6 <_vfiprintf_r+0x1ce>
 800963a:	9b03      	ldr	r3, [sp, #12]
 800963c:	3402      	adds	r4, #2
 800963e:	1d1a      	adds	r2, r3, #4
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	9203      	str	r2, [sp, #12]
 8009644:	2b00      	cmp	r3, #0
 8009646:	bfb8      	it	lt
 8009648:	f04f 33ff 	movlt.w	r3, #4294967295
 800964c:	9305      	str	r3, [sp, #20]
 800964e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8009728 <_vfiprintf_r+0x250>
 8009652:	2203      	movs	r2, #3
 8009654:	4650      	mov	r0, sl
 8009656:	7821      	ldrb	r1, [r4, #0]
 8009658:	f000 fd78 	bl	800a14c <memchr>
 800965c:	b140      	cbz	r0, 8009670 <_vfiprintf_r+0x198>
 800965e:	2340      	movs	r3, #64	; 0x40
 8009660:	eba0 000a 	sub.w	r0, r0, sl
 8009664:	fa03 f000 	lsl.w	r0, r3, r0
 8009668:	9b04      	ldr	r3, [sp, #16]
 800966a:	3401      	adds	r4, #1
 800966c:	4303      	orrs	r3, r0
 800966e:	9304      	str	r3, [sp, #16]
 8009670:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009674:	2206      	movs	r2, #6
 8009676:	482d      	ldr	r0, [pc, #180]	; (800972c <_vfiprintf_r+0x254>)
 8009678:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800967c:	f000 fd66 	bl	800a14c <memchr>
 8009680:	2800      	cmp	r0, #0
 8009682:	d03f      	beq.n	8009704 <_vfiprintf_r+0x22c>
 8009684:	4b2a      	ldr	r3, [pc, #168]	; (8009730 <_vfiprintf_r+0x258>)
 8009686:	bb1b      	cbnz	r3, 80096d0 <_vfiprintf_r+0x1f8>
 8009688:	9b03      	ldr	r3, [sp, #12]
 800968a:	3307      	adds	r3, #7
 800968c:	f023 0307 	bic.w	r3, r3, #7
 8009690:	3308      	adds	r3, #8
 8009692:	9303      	str	r3, [sp, #12]
 8009694:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009696:	443b      	add	r3, r7
 8009698:	9309      	str	r3, [sp, #36]	; 0x24
 800969a:	e767      	b.n	800956c <_vfiprintf_r+0x94>
 800969c:	460c      	mov	r4, r1
 800969e:	2001      	movs	r0, #1
 80096a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80096a4:	e7a5      	b.n	80095f2 <_vfiprintf_r+0x11a>
 80096a6:	2300      	movs	r3, #0
 80096a8:	f04f 0c0a 	mov.w	ip, #10
 80096ac:	4619      	mov	r1, r3
 80096ae:	3401      	adds	r4, #1
 80096b0:	9305      	str	r3, [sp, #20]
 80096b2:	4620      	mov	r0, r4
 80096b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096b8:	3a30      	subs	r2, #48	; 0x30
 80096ba:	2a09      	cmp	r2, #9
 80096bc:	d903      	bls.n	80096c6 <_vfiprintf_r+0x1ee>
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d0c5      	beq.n	800964e <_vfiprintf_r+0x176>
 80096c2:	9105      	str	r1, [sp, #20]
 80096c4:	e7c3      	b.n	800964e <_vfiprintf_r+0x176>
 80096c6:	4604      	mov	r4, r0
 80096c8:	2301      	movs	r3, #1
 80096ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80096ce:	e7f0      	b.n	80096b2 <_vfiprintf_r+0x1da>
 80096d0:	ab03      	add	r3, sp, #12
 80096d2:	9300      	str	r3, [sp, #0]
 80096d4:	462a      	mov	r2, r5
 80096d6:	4630      	mov	r0, r6
 80096d8:	4b16      	ldr	r3, [pc, #88]	; (8009734 <_vfiprintf_r+0x25c>)
 80096da:	a904      	add	r1, sp, #16
 80096dc:	f3af 8000 	nop.w
 80096e0:	4607      	mov	r7, r0
 80096e2:	1c78      	adds	r0, r7, #1
 80096e4:	d1d6      	bne.n	8009694 <_vfiprintf_r+0x1bc>
 80096e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80096e8:	07d9      	lsls	r1, r3, #31
 80096ea:	d405      	bmi.n	80096f8 <_vfiprintf_r+0x220>
 80096ec:	89ab      	ldrh	r3, [r5, #12]
 80096ee:	059a      	lsls	r2, r3, #22
 80096f0:	d402      	bmi.n	80096f8 <_vfiprintf_r+0x220>
 80096f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80096f4:	f7fe ff70 	bl	80085d8 <__retarget_lock_release_recursive>
 80096f8:	89ab      	ldrh	r3, [r5, #12]
 80096fa:	065b      	lsls	r3, r3, #25
 80096fc:	f53f af12 	bmi.w	8009524 <_vfiprintf_r+0x4c>
 8009700:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009702:	e711      	b.n	8009528 <_vfiprintf_r+0x50>
 8009704:	ab03      	add	r3, sp, #12
 8009706:	9300      	str	r3, [sp, #0]
 8009708:	462a      	mov	r2, r5
 800970a:	4630      	mov	r0, r6
 800970c:	4b09      	ldr	r3, [pc, #36]	; (8009734 <_vfiprintf_r+0x25c>)
 800970e:	a904      	add	r1, sp, #16
 8009710:	f000 f882 	bl	8009818 <_printf_i>
 8009714:	e7e4      	b.n	80096e0 <_vfiprintf_r+0x208>
 8009716:	bf00      	nop
 8009718:	0800a3f4 	.word	0x0800a3f4
 800971c:	0800a414 	.word	0x0800a414
 8009720:	0800a3d4 	.word	0x0800a3d4
 8009724:	0800a5e9 	.word	0x0800a5e9
 8009728:	0800a5ef 	.word	0x0800a5ef
 800972c:	0800a5f3 	.word	0x0800a5f3
 8009730:	00000000 	.word	0x00000000
 8009734:	080094b3 	.word	0x080094b3

08009738 <_printf_common>:
 8009738:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800973c:	4616      	mov	r6, r2
 800973e:	4699      	mov	r9, r3
 8009740:	688a      	ldr	r2, [r1, #8]
 8009742:	690b      	ldr	r3, [r1, #16]
 8009744:	4607      	mov	r7, r0
 8009746:	4293      	cmp	r3, r2
 8009748:	bfb8      	it	lt
 800974a:	4613      	movlt	r3, r2
 800974c:	6033      	str	r3, [r6, #0]
 800974e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009752:	460c      	mov	r4, r1
 8009754:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009758:	b10a      	cbz	r2, 800975e <_printf_common+0x26>
 800975a:	3301      	adds	r3, #1
 800975c:	6033      	str	r3, [r6, #0]
 800975e:	6823      	ldr	r3, [r4, #0]
 8009760:	0699      	lsls	r1, r3, #26
 8009762:	bf42      	ittt	mi
 8009764:	6833      	ldrmi	r3, [r6, #0]
 8009766:	3302      	addmi	r3, #2
 8009768:	6033      	strmi	r3, [r6, #0]
 800976a:	6825      	ldr	r5, [r4, #0]
 800976c:	f015 0506 	ands.w	r5, r5, #6
 8009770:	d106      	bne.n	8009780 <_printf_common+0x48>
 8009772:	f104 0a19 	add.w	sl, r4, #25
 8009776:	68e3      	ldr	r3, [r4, #12]
 8009778:	6832      	ldr	r2, [r6, #0]
 800977a:	1a9b      	subs	r3, r3, r2
 800977c:	42ab      	cmp	r3, r5
 800977e:	dc28      	bgt.n	80097d2 <_printf_common+0x9a>
 8009780:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009784:	1e13      	subs	r3, r2, #0
 8009786:	6822      	ldr	r2, [r4, #0]
 8009788:	bf18      	it	ne
 800978a:	2301      	movne	r3, #1
 800978c:	0692      	lsls	r2, r2, #26
 800978e:	d42d      	bmi.n	80097ec <_printf_common+0xb4>
 8009790:	4649      	mov	r1, r9
 8009792:	4638      	mov	r0, r7
 8009794:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009798:	47c0      	blx	r8
 800979a:	3001      	adds	r0, #1
 800979c:	d020      	beq.n	80097e0 <_printf_common+0xa8>
 800979e:	6823      	ldr	r3, [r4, #0]
 80097a0:	68e5      	ldr	r5, [r4, #12]
 80097a2:	f003 0306 	and.w	r3, r3, #6
 80097a6:	2b04      	cmp	r3, #4
 80097a8:	bf18      	it	ne
 80097aa:	2500      	movne	r5, #0
 80097ac:	6832      	ldr	r2, [r6, #0]
 80097ae:	f04f 0600 	mov.w	r6, #0
 80097b2:	68a3      	ldr	r3, [r4, #8]
 80097b4:	bf08      	it	eq
 80097b6:	1aad      	subeq	r5, r5, r2
 80097b8:	6922      	ldr	r2, [r4, #16]
 80097ba:	bf08      	it	eq
 80097bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80097c0:	4293      	cmp	r3, r2
 80097c2:	bfc4      	itt	gt
 80097c4:	1a9b      	subgt	r3, r3, r2
 80097c6:	18ed      	addgt	r5, r5, r3
 80097c8:	341a      	adds	r4, #26
 80097ca:	42b5      	cmp	r5, r6
 80097cc:	d11a      	bne.n	8009804 <_printf_common+0xcc>
 80097ce:	2000      	movs	r0, #0
 80097d0:	e008      	b.n	80097e4 <_printf_common+0xac>
 80097d2:	2301      	movs	r3, #1
 80097d4:	4652      	mov	r2, sl
 80097d6:	4649      	mov	r1, r9
 80097d8:	4638      	mov	r0, r7
 80097da:	47c0      	blx	r8
 80097dc:	3001      	adds	r0, #1
 80097de:	d103      	bne.n	80097e8 <_printf_common+0xb0>
 80097e0:	f04f 30ff 	mov.w	r0, #4294967295
 80097e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097e8:	3501      	adds	r5, #1
 80097ea:	e7c4      	b.n	8009776 <_printf_common+0x3e>
 80097ec:	2030      	movs	r0, #48	; 0x30
 80097ee:	18e1      	adds	r1, r4, r3
 80097f0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80097f4:	1c5a      	adds	r2, r3, #1
 80097f6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80097fa:	4422      	add	r2, r4
 80097fc:	3302      	adds	r3, #2
 80097fe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009802:	e7c5      	b.n	8009790 <_printf_common+0x58>
 8009804:	2301      	movs	r3, #1
 8009806:	4622      	mov	r2, r4
 8009808:	4649      	mov	r1, r9
 800980a:	4638      	mov	r0, r7
 800980c:	47c0      	blx	r8
 800980e:	3001      	adds	r0, #1
 8009810:	d0e6      	beq.n	80097e0 <_printf_common+0xa8>
 8009812:	3601      	adds	r6, #1
 8009814:	e7d9      	b.n	80097ca <_printf_common+0x92>
	...

08009818 <_printf_i>:
 8009818:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800981c:	7e0f      	ldrb	r7, [r1, #24]
 800981e:	4691      	mov	r9, r2
 8009820:	2f78      	cmp	r7, #120	; 0x78
 8009822:	4680      	mov	r8, r0
 8009824:	460c      	mov	r4, r1
 8009826:	469a      	mov	sl, r3
 8009828:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800982a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800982e:	d807      	bhi.n	8009840 <_printf_i+0x28>
 8009830:	2f62      	cmp	r7, #98	; 0x62
 8009832:	d80a      	bhi.n	800984a <_printf_i+0x32>
 8009834:	2f00      	cmp	r7, #0
 8009836:	f000 80d9 	beq.w	80099ec <_printf_i+0x1d4>
 800983a:	2f58      	cmp	r7, #88	; 0x58
 800983c:	f000 80a4 	beq.w	8009988 <_printf_i+0x170>
 8009840:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009844:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009848:	e03a      	b.n	80098c0 <_printf_i+0xa8>
 800984a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800984e:	2b15      	cmp	r3, #21
 8009850:	d8f6      	bhi.n	8009840 <_printf_i+0x28>
 8009852:	a101      	add	r1, pc, #4	; (adr r1, 8009858 <_printf_i+0x40>)
 8009854:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009858:	080098b1 	.word	0x080098b1
 800985c:	080098c5 	.word	0x080098c5
 8009860:	08009841 	.word	0x08009841
 8009864:	08009841 	.word	0x08009841
 8009868:	08009841 	.word	0x08009841
 800986c:	08009841 	.word	0x08009841
 8009870:	080098c5 	.word	0x080098c5
 8009874:	08009841 	.word	0x08009841
 8009878:	08009841 	.word	0x08009841
 800987c:	08009841 	.word	0x08009841
 8009880:	08009841 	.word	0x08009841
 8009884:	080099d3 	.word	0x080099d3
 8009888:	080098f5 	.word	0x080098f5
 800988c:	080099b5 	.word	0x080099b5
 8009890:	08009841 	.word	0x08009841
 8009894:	08009841 	.word	0x08009841
 8009898:	080099f5 	.word	0x080099f5
 800989c:	08009841 	.word	0x08009841
 80098a0:	080098f5 	.word	0x080098f5
 80098a4:	08009841 	.word	0x08009841
 80098a8:	08009841 	.word	0x08009841
 80098ac:	080099bd 	.word	0x080099bd
 80098b0:	682b      	ldr	r3, [r5, #0]
 80098b2:	1d1a      	adds	r2, r3, #4
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	602a      	str	r2, [r5, #0]
 80098b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80098bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80098c0:	2301      	movs	r3, #1
 80098c2:	e0a4      	b.n	8009a0e <_printf_i+0x1f6>
 80098c4:	6820      	ldr	r0, [r4, #0]
 80098c6:	6829      	ldr	r1, [r5, #0]
 80098c8:	0606      	lsls	r6, r0, #24
 80098ca:	f101 0304 	add.w	r3, r1, #4
 80098ce:	d50a      	bpl.n	80098e6 <_printf_i+0xce>
 80098d0:	680e      	ldr	r6, [r1, #0]
 80098d2:	602b      	str	r3, [r5, #0]
 80098d4:	2e00      	cmp	r6, #0
 80098d6:	da03      	bge.n	80098e0 <_printf_i+0xc8>
 80098d8:	232d      	movs	r3, #45	; 0x2d
 80098da:	4276      	negs	r6, r6
 80098dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80098e0:	230a      	movs	r3, #10
 80098e2:	485e      	ldr	r0, [pc, #376]	; (8009a5c <_printf_i+0x244>)
 80098e4:	e019      	b.n	800991a <_printf_i+0x102>
 80098e6:	680e      	ldr	r6, [r1, #0]
 80098e8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80098ec:	602b      	str	r3, [r5, #0]
 80098ee:	bf18      	it	ne
 80098f0:	b236      	sxthne	r6, r6
 80098f2:	e7ef      	b.n	80098d4 <_printf_i+0xbc>
 80098f4:	682b      	ldr	r3, [r5, #0]
 80098f6:	6820      	ldr	r0, [r4, #0]
 80098f8:	1d19      	adds	r1, r3, #4
 80098fa:	6029      	str	r1, [r5, #0]
 80098fc:	0601      	lsls	r1, r0, #24
 80098fe:	d501      	bpl.n	8009904 <_printf_i+0xec>
 8009900:	681e      	ldr	r6, [r3, #0]
 8009902:	e002      	b.n	800990a <_printf_i+0xf2>
 8009904:	0646      	lsls	r6, r0, #25
 8009906:	d5fb      	bpl.n	8009900 <_printf_i+0xe8>
 8009908:	881e      	ldrh	r6, [r3, #0]
 800990a:	2f6f      	cmp	r7, #111	; 0x6f
 800990c:	bf0c      	ite	eq
 800990e:	2308      	moveq	r3, #8
 8009910:	230a      	movne	r3, #10
 8009912:	4852      	ldr	r0, [pc, #328]	; (8009a5c <_printf_i+0x244>)
 8009914:	2100      	movs	r1, #0
 8009916:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800991a:	6865      	ldr	r5, [r4, #4]
 800991c:	2d00      	cmp	r5, #0
 800991e:	bfa8      	it	ge
 8009920:	6821      	ldrge	r1, [r4, #0]
 8009922:	60a5      	str	r5, [r4, #8]
 8009924:	bfa4      	itt	ge
 8009926:	f021 0104 	bicge.w	r1, r1, #4
 800992a:	6021      	strge	r1, [r4, #0]
 800992c:	b90e      	cbnz	r6, 8009932 <_printf_i+0x11a>
 800992e:	2d00      	cmp	r5, #0
 8009930:	d04d      	beq.n	80099ce <_printf_i+0x1b6>
 8009932:	4615      	mov	r5, r2
 8009934:	fbb6 f1f3 	udiv	r1, r6, r3
 8009938:	fb03 6711 	mls	r7, r3, r1, r6
 800993c:	5dc7      	ldrb	r7, [r0, r7]
 800993e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009942:	4637      	mov	r7, r6
 8009944:	42bb      	cmp	r3, r7
 8009946:	460e      	mov	r6, r1
 8009948:	d9f4      	bls.n	8009934 <_printf_i+0x11c>
 800994a:	2b08      	cmp	r3, #8
 800994c:	d10b      	bne.n	8009966 <_printf_i+0x14e>
 800994e:	6823      	ldr	r3, [r4, #0]
 8009950:	07de      	lsls	r6, r3, #31
 8009952:	d508      	bpl.n	8009966 <_printf_i+0x14e>
 8009954:	6923      	ldr	r3, [r4, #16]
 8009956:	6861      	ldr	r1, [r4, #4]
 8009958:	4299      	cmp	r1, r3
 800995a:	bfde      	ittt	le
 800995c:	2330      	movle	r3, #48	; 0x30
 800995e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009962:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009966:	1b52      	subs	r2, r2, r5
 8009968:	6122      	str	r2, [r4, #16]
 800996a:	464b      	mov	r3, r9
 800996c:	4621      	mov	r1, r4
 800996e:	4640      	mov	r0, r8
 8009970:	f8cd a000 	str.w	sl, [sp]
 8009974:	aa03      	add	r2, sp, #12
 8009976:	f7ff fedf 	bl	8009738 <_printf_common>
 800997a:	3001      	adds	r0, #1
 800997c:	d14c      	bne.n	8009a18 <_printf_i+0x200>
 800997e:	f04f 30ff 	mov.w	r0, #4294967295
 8009982:	b004      	add	sp, #16
 8009984:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009988:	4834      	ldr	r0, [pc, #208]	; (8009a5c <_printf_i+0x244>)
 800998a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800998e:	6829      	ldr	r1, [r5, #0]
 8009990:	6823      	ldr	r3, [r4, #0]
 8009992:	f851 6b04 	ldr.w	r6, [r1], #4
 8009996:	6029      	str	r1, [r5, #0]
 8009998:	061d      	lsls	r5, r3, #24
 800999a:	d514      	bpl.n	80099c6 <_printf_i+0x1ae>
 800999c:	07df      	lsls	r7, r3, #31
 800999e:	bf44      	itt	mi
 80099a0:	f043 0320 	orrmi.w	r3, r3, #32
 80099a4:	6023      	strmi	r3, [r4, #0]
 80099a6:	b91e      	cbnz	r6, 80099b0 <_printf_i+0x198>
 80099a8:	6823      	ldr	r3, [r4, #0]
 80099aa:	f023 0320 	bic.w	r3, r3, #32
 80099ae:	6023      	str	r3, [r4, #0]
 80099b0:	2310      	movs	r3, #16
 80099b2:	e7af      	b.n	8009914 <_printf_i+0xfc>
 80099b4:	6823      	ldr	r3, [r4, #0]
 80099b6:	f043 0320 	orr.w	r3, r3, #32
 80099ba:	6023      	str	r3, [r4, #0]
 80099bc:	2378      	movs	r3, #120	; 0x78
 80099be:	4828      	ldr	r0, [pc, #160]	; (8009a60 <_printf_i+0x248>)
 80099c0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80099c4:	e7e3      	b.n	800998e <_printf_i+0x176>
 80099c6:	0659      	lsls	r1, r3, #25
 80099c8:	bf48      	it	mi
 80099ca:	b2b6      	uxthmi	r6, r6
 80099cc:	e7e6      	b.n	800999c <_printf_i+0x184>
 80099ce:	4615      	mov	r5, r2
 80099d0:	e7bb      	b.n	800994a <_printf_i+0x132>
 80099d2:	682b      	ldr	r3, [r5, #0]
 80099d4:	6826      	ldr	r6, [r4, #0]
 80099d6:	1d18      	adds	r0, r3, #4
 80099d8:	6961      	ldr	r1, [r4, #20]
 80099da:	6028      	str	r0, [r5, #0]
 80099dc:	0635      	lsls	r5, r6, #24
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	d501      	bpl.n	80099e6 <_printf_i+0x1ce>
 80099e2:	6019      	str	r1, [r3, #0]
 80099e4:	e002      	b.n	80099ec <_printf_i+0x1d4>
 80099e6:	0670      	lsls	r0, r6, #25
 80099e8:	d5fb      	bpl.n	80099e2 <_printf_i+0x1ca>
 80099ea:	8019      	strh	r1, [r3, #0]
 80099ec:	2300      	movs	r3, #0
 80099ee:	4615      	mov	r5, r2
 80099f0:	6123      	str	r3, [r4, #16]
 80099f2:	e7ba      	b.n	800996a <_printf_i+0x152>
 80099f4:	682b      	ldr	r3, [r5, #0]
 80099f6:	2100      	movs	r1, #0
 80099f8:	1d1a      	adds	r2, r3, #4
 80099fa:	602a      	str	r2, [r5, #0]
 80099fc:	681d      	ldr	r5, [r3, #0]
 80099fe:	6862      	ldr	r2, [r4, #4]
 8009a00:	4628      	mov	r0, r5
 8009a02:	f000 fba3 	bl	800a14c <memchr>
 8009a06:	b108      	cbz	r0, 8009a0c <_printf_i+0x1f4>
 8009a08:	1b40      	subs	r0, r0, r5
 8009a0a:	6060      	str	r0, [r4, #4]
 8009a0c:	6863      	ldr	r3, [r4, #4]
 8009a0e:	6123      	str	r3, [r4, #16]
 8009a10:	2300      	movs	r3, #0
 8009a12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a16:	e7a8      	b.n	800996a <_printf_i+0x152>
 8009a18:	462a      	mov	r2, r5
 8009a1a:	4649      	mov	r1, r9
 8009a1c:	4640      	mov	r0, r8
 8009a1e:	6923      	ldr	r3, [r4, #16]
 8009a20:	47d0      	blx	sl
 8009a22:	3001      	adds	r0, #1
 8009a24:	d0ab      	beq.n	800997e <_printf_i+0x166>
 8009a26:	6823      	ldr	r3, [r4, #0]
 8009a28:	079b      	lsls	r3, r3, #30
 8009a2a:	d413      	bmi.n	8009a54 <_printf_i+0x23c>
 8009a2c:	68e0      	ldr	r0, [r4, #12]
 8009a2e:	9b03      	ldr	r3, [sp, #12]
 8009a30:	4298      	cmp	r0, r3
 8009a32:	bfb8      	it	lt
 8009a34:	4618      	movlt	r0, r3
 8009a36:	e7a4      	b.n	8009982 <_printf_i+0x16a>
 8009a38:	2301      	movs	r3, #1
 8009a3a:	4632      	mov	r2, r6
 8009a3c:	4649      	mov	r1, r9
 8009a3e:	4640      	mov	r0, r8
 8009a40:	47d0      	blx	sl
 8009a42:	3001      	adds	r0, #1
 8009a44:	d09b      	beq.n	800997e <_printf_i+0x166>
 8009a46:	3501      	adds	r5, #1
 8009a48:	68e3      	ldr	r3, [r4, #12]
 8009a4a:	9903      	ldr	r1, [sp, #12]
 8009a4c:	1a5b      	subs	r3, r3, r1
 8009a4e:	42ab      	cmp	r3, r5
 8009a50:	dcf2      	bgt.n	8009a38 <_printf_i+0x220>
 8009a52:	e7eb      	b.n	8009a2c <_printf_i+0x214>
 8009a54:	2500      	movs	r5, #0
 8009a56:	f104 0619 	add.w	r6, r4, #25
 8009a5a:	e7f5      	b.n	8009a48 <_printf_i+0x230>
 8009a5c:	0800a5fa 	.word	0x0800a5fa
 8009a60:	0800a60b 	.word	0x0800a60b

08009a64 <_scanf_chars>:
 8009a64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a68:	4615      	mov	r5, r2
 8009a6a:	688a      	ldr	r2, [r1, #8]
 8009a6c:	4680      	mov	r8, r0
 8009a6e:	460c      	mov	r4, r1
 8009a70:	b932      	cbnz	r2, 8009a80 <_scanf_chars+0x1c>
 8009a72:	698a      	ldr	r2, [r1, #24]
 8009a74:	2a00      	cmp	r2, #0
 8009a76:	bf0c      	ite	eq
 8009a78:	2201      	moveq	r2, #1
 8009a7a:	f04f 32ff 	movne.w	r2, #4294967295
 8009a7e:	608a      	str	r2, [r1, #8]
 8009a80:	2700      	movs	r7, #0
 8009a82:	6822      	ldr	r2, [r4, #0]
 8009a84:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8009b14 <_scanf_chars+0xb0>
 8009a88:	06d1      	lsls	r1, r2, #27
 8009a8a:	bf5f      	itttt	pl
 8009a8c:	681a      	ldrpl	r2, [r3, #0]
 8009a8e:	1d11      	addpl	r1, r2, #4
 8009a90:	6019      	strpl	r1, [r3, #0]
 8009a92:	6816      	ldrpl	r6, [r2, #0]
 8009a94:	69a0      	ldr	r0, [r4, #24]
 8009a96:	b188      	cbz	r0, 8009abc <_scanf_chars+0x58>
 8009a98:	2801      	cmp	r0, #1
 8009a9a:	d107      	bne.n	8009aac <_scanf_chars+0x48>
 8009a9c:	682b      	ldr	r3, [r5, #0]
 8009a9e:	781a      	ldrb	r2, [r3, #0]
 8009aa0:	6963      	ldr	r3, [r4, #20]
 8009aa2:	5c9b      	ldrb	r3, [r3, r2]
 8009aa4:	b953      	cbnz	r3, 8009abc <_scanf_chars+0x58>
 8009aa6:	2f00      	cmp	r7, #0
 8009aa8:	d031      	beq.n	8009b0e <_scanf_chars+0xaa>
 8009aaa:	e022      	b.n	8009af2 <_scanf_chars+0x8e>
 8009aac:	2802      	cmp	r0, #2
 8009aae:	d120      	bne.n	8009af2 <_scanf_chars+0x8e>
 8009ab0:	682b      	ldr	r3, [r5, #0]
 8009ab2:	781b      	ldrb	r3, [r3, #0]
 8009ab4:	f813 3009 	ldrb.w	r3, [r3, r9]
 8009ab8:	071b      	lsls	r3, r3, #28
 8009aba:	d41a      	bmi.n	8009af2 <_scanf_chars+0x8e>
 8009abc:	6823      	ldr	r3, [r4, #0]
 8009abe:	3701      	adds	r7, #1
 8009ac0:	06da      	lsls	r2, r3, #27
 8009ac2:	bf5e      	ittt	pl
 8009ac4:	682b      	ldrpl	r3, [r5, #0]
 8009ac6:	781b      	ldrbpl	r3, [r3, #0]
 8009ac8:	f806 3b01 	strbpl.w	r3, [r6], #1
 8009acc:	682a      	ldr	r2, [r5, #0]
 8009ace:	686b      	ldr	r3, [r5, #4]
 8009ad0:	3201      	adds	r2, #1
 8009ad2:	602a      	str	r2, [r5, #0]
 8009ad4:	68a2      	ldr	r2, [r4, #8]
 8009ad6:	3b01      	subs	r3, #1
 8009ad8:	3a01      	subs	r2, #1
 8009ada:	606b      	str	r3, [r5, #4]
 8009adc:	60a2      	str	r2, [r4, #8]
 8009ade:	b142      	cbz	r2, 8009af2 <_scanf_chars+0x8e>
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	dcd7      	bgt.n	8009a94 <_scanf_chars+0x30>
 8009ae4:	4629      	mov	r1, r5
 8009ae6:	4640      	mov	r0, r8
 8009ae8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009aec:	4798      	blx	r3
 8009aee:	2800      	cmp	r0, #0
 8009af0:	d0d0      	beq.n	8009a94 <_scanf_chars+0x30>
 8009af2:	6823      	ldr	r3, [r4, #0]
 8009af4:	f013 0310 	ands.w	r3, r3, #16
 8009af8:	d105      	bne.n	8009b06 <_scanf_chars+0xa2>
 8009afa:	68e2      	ldr	r2, [r4, #12]
 8009afc:	3201      	adds	r2, #1
 8009afe:	60e2      	str	r2, [r4, #12]
 8009b00:	69a2      	ldr	r2, [r4, #24]
 8009b02:	b102      	cbz	r2, 8009b06 <_scanf_chars+0xa2>
 8009b04:	7033      	strb	r3, [r6, #0]
 8009b06:	2000      	movs	r0, #0
 8009b08:	6923      	ldr	r3, [r4, #16]
 8009b0a:	443b      	add	r3, r7
 8009b0c:	6123      	str	r3, [r4, #16]
 8009b0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b12:	bf00      	nop
 8009b14:	0800a4e9 	.word	0x0800a4e9

08009b18 <_scanf_i>:
 8009b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b1c:	460c      	mov	r4, r1
 8009b1e:	4698      	mov	r8, r3
 8009b20:	4b75      	ldr	r3, [pc, #468]	; (8009cf8 <_scanf_i+0x1e0>)
 8009b22:	b087      	sub	sp, #28
 8009b24:	4682      	mov	sl, r0
 8009b26:	4616      	mov	r6, r2
 8009b28:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009b2c:	ab03      	add	r3, sp, #12
 8009b2e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009b32:	4b72      	ldr	r3, [pc, #456]	; (8009cfc <_scanf_i+0x1e4>)
 8009b34:	69a1      	ldr	r1, [r4, #24]
 8009b36:	4a72      	ldr	r2, [pc, #456]	; (8009d00 <_scanf_i+0x1e8>)
 8009b38:	4627      	mov	r7, r4
 8009b3a:	2903      	cmp	r1, #3
 8009b3c:	bf18      	it	ne
 8009b3e:	461a      	movne	r2, r3
 8009b40:	68a3      	ldr	r3, [r4, #8]
 8009b42:	9201      	str	r2, [sp, #4]
 8009b44:	1e5a      	subs	r2, r3, #1
 8009b46:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009b4a:	bf81      	itttt	hi
 8009b4c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009b50:	eb03 0905 	addhi.w	r9, r3, r5
 8009b54:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009b58:	60a3      	strhi	r3, [r4, #8]
 8009b5a:	f857 3b1c 	ldr.w	r3, [r7], #28
 8009b5e:	bf98      	it	ls
 8009b60:	f04f 0900 	movls.w	r9, #0
 8009b64:	463d      	mov	r5, r7
 8009b66:	f04f 0b00 	mov.w	fp, #0
 8009b6a:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8009b6e:	6023      	str	r3, [r4, #0]
 8009b70:	6831      	ldr	r1, [r6, #0]
 8009b72:	ab03      	add	r3, sp, #12
 8009b74:	2202      	movs	r2, #2
 8009b76:	7809      	ldrb	r1, [r1, #0]
 8009b78:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8009b7c:	f000 fae6 	bl	800a14c <memchr>
 8009b80:	b328      	cbz	r0, 8009bce <_scanf_i+0xb6>
 8009b82:	f1bb 0f01 	cmp.w	fp, #1
 8009b86:	d159      	bne.n	8009c3c <_scanf_i+0x124>
 8009b88:	6862      	ldr	r2, [r4, #4]
 8009b8a:	b92a      	cbnz	r2, 8009b98 <_scanf_i+0x80>
 8009b8c:	2308      	movs	r3, #8
 8009b8e:	6822      	ldr	r2, [r4, #0]
 8009b90:	6063      	str	r3, [r4, #4]
 8009b92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009b96:	6022      	str	r2, [r4, #0]
 8009b98:	6822      	ldr	r2, [r4, #0]
 8009b9a:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8009b9e:	6022      	str	r2, [r4, #0]
 8009ba0:	68a2      	ldr	r2, [r4, #8]
 8009ba2:	1e51      	subs	r1, r2, #1
 8009ba4:	60a1      	str	r1, [r4, #8]
 8009ba6:	b192      	cbz	r2, 8009bce <_scanf_i+0xb6>
 8009ba8:	6832      	ldr	r2, [r6, #0]
 8009baa:	1c51      	adds	r1, r2, #1
 8009bac:	6031      	str	r1, [r6, #0]
 8009bae:	7812      	ldrb	r2, [r2, #0]
 8009bb0:	f805 2b01 	strb.w	r2, [r5], #1
 8009bb4:	6872      	ldr	r2, [r6, #4]
 8009bb6:	3a01      	subs	r2, #1
 8009bb8:	2a00      	cmp	r2, #0
 8009bba:	6072      	str	r2, [r6, #4]
 8009bbc:	dc07      	bgt.n	8009bce <_scanf_i+0xb6>
 8009bbe:	4631      	mov	r1, r6
 8009bc0:	4650      	mov	r0, sl
 8009bc2:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8009bc6:	4790      	blx	r2
 8009bc8:	2800      	cmp	r0, #0
 8009bca:	f040 8085 	bne.w	8009cd8 <_scanf_i+0x1c0>
 8009bce:	f10b 0b01 	add.w	fp, fp, #1
 8009bd2:	f1bb 0f03 	cmp.w	fp, #3
 8009bd6:	d1cb      	bne.n	8009b70 <_scanf_i+0x58>
 8009bd8:	6863      	ldr	r3, [r4, #4]
 8009bda:	b90b      	cbnz	r3, 8009be0 <_scanf_i+0xc8>
 8009bdc:	230a      	movs	r3, #10
 8009bde:	6063      	str	r3, [r4, #4]
 8009be0:	6863      	ldr	r3, [r4, #4]
 8009be2:	4948      	ldr	r1, [pc, #288]	; (8009d04 <_scanf_i+0x1ec>)
 8009be4:	6960      	ldr	r0, [r4, #20]
 8009be6:	1ac9      	subs	r1, r1, r3
 8009be8:	f000 f8a0 	bl	8009d2c <__sccl>
 8009bec:	f04f 0b00 	mov.w	fp, #0
 8009bf0:	68a3      	ldr	r3, [r4, #8]
 8009bf2:	6822      	ldr	r2, [r4, #0]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d03d      	beq.n	8009c74 <_scanf_i+0x15c>
 8009bf8:	6831      	ldr	r1, [r6, #0]
 8009bfa:	6960      	ldr	r0, [r4, #20]
 8009bfc:	f891 c000 	ldrb.w	ip, [r1]
 8009c00:	f810 000c 	ldrb.w	r0, [r0, ip]
 8009c04:	2800      	cmp	r0, #0
 8009c06:	d035      	beq.n	8009c74 <_scanf_i+0x15c>
 8009c08:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8009c0c:	d124      	bne.n	8009c58 <_scanf_i+0x140>
 8009c0e:	0510      	lsls	r0, r2, #20
 8009c10:	d522      	bpl.n	8009c58 <_scanf_i+0x140>
 8009c12:	f10b 0b01 	add.w	fp, fp, #1
 8009c16:	f1b9 0f00 	cmp.w	r9, #0
 8009c1a:	d003      	beq.n	8009c24 <_scanf_i+0x10c>
 8009c1c:	3301      	adds	r3, #1
 8009c1e:	f109 39ff 	add.w	r9, r9, #4294967295
 8009c22:	60a3      	str	r3, [r4, #8]
 8009c24:	6873      	ldr	r3, [r6, #4]
 8009c26:	3b01      	subs	r3, #1
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	6073      	str	r3, [r6, #4]
 8009c2c:	dd1b      	ble.n	8009c66 <_scanf_i+0x14e>
 8009c2e:	6833      	ldr	r3, [r6, #0]
 8009c30:	3301      	adds	r3, #1
 8009c32:	6033      	str	r3, [r6, #0]
 8009c34:	68a3      	ldr	r3, [r4, #8]
 8009c36:	3b01      	subs	r3, #1
 8009c38:	60a3      	str	r3, [r4, #8]
 8009c3a:	e7d9      	b.n	8009bf0 <_scanf_i+0xd8>
 8009c3c:	f1bb 0f02 	cmp.w	fp, #2
 8009c40:	d1ae      	bne.n	8009ba0 <_scanf_i+0x88>
 8009c42:	6822      	ldr	r2, [r4, #0]
 8009c44:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8009c48:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009c4c:	d1bf      	bne.n	8009bce <_scanf_i+0xb6>
 8009c4e:	2310      	movs	r3, #16
 8009c50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009c54:	6063      	str	r3, [r4, #4]
 8009c56:	e7a2      	b.n	8009b9e <_scanf_i+0x86>
 8009c58:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8009c5c:	6022      	str	r2, [r4, #0]
 8009c5e:	780b      	ldrb	r3, [r1, #0]
 8009c60:	f805 3b01 	strb.w	r3, [r5], #1
 8009c64:	e7de      	b.n	8009c24 <_scanf_i+0x10c>
 8009c66:	4631      	mov	r1, r6
 8009c68:	4650      	mov	r0, sl
 8009c6a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009c6e:	4798      	blx	r3
 8009c70:	2800      	cmp	r0, #0
 8009c72:	d0df      	beq.n	8009c34 <_scanf_i+0x11c>
 8009c74:	6823      	ldr	r3, [r4, #0]
 8009c76:	05db      	lsls	r3, r3, #23
 8009c78:	d50d      	bpl.n	8009c96 <_scanf_i+0x17e>
 8009c7a:	42bd      	cmp	r5, r7
 8009c7c:	d909      	bls.n	8009c92 <_scanf_i+0x17a>
 8009c7e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8009c82:	4632      	mov	r2, r6
 8009c84:	4650      	mov	r0, sl
 8009c86:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009c8a:	f105 39ff 	add.w	r9, r5, #4294967295
 8009c8e:	4798      	blx	r3
 8009c90:	464d      	mov	r5, r9
 8009c92:	42bd      	cmp	r5, r7
 8009c94:	d02d      	beq.n	8009cf2 <_scanf_i+0x1da>
 8009c96:	6822      	ldr	r2, [r4, #0]
 8009c98:	f012 0210 	ands.w	r2, r2, #16
 8009c9c:	d113      	bne.n	8009cc6 <_scanf_i+0x1ae>
 8009c9e:	702a      	strb	r2, [r5, #0]
 8009ca0:	4639      	mov	r1, r7
 8009ca2:	6863      	ldr	r3, [r4, #4]
 8009ca4:	4650      	mov	r0, sl
 8009ca6:	9e01      	ldr	r6, [sp, #4]
 8009ca8:	47b0      	blx	r6
 8009caa:	6821      	ldr	r1, [r4, #0]
 8009cac:	f8d8 3000 	ldr.w	r3, [r8]
 8009cb0:	f011 0f20 	tst.w	r1, #32
 8009cb4:	d013      	beq.n	8009cde <_scanf_i+0x1c6>
 8009cb6:	1d1a      	adds	r2, r3, #4
 8009cb8:	f8c8 2000 	str.w	r2, [r8]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	6018      	str	r0, [r3, #0]
 8009cc0:	68e3      	ldr	r3, [r4, #12]
 8009cc2:	3301      	adds	r3, #1
 8009cc4:	60e3      	str	r3, [r4, #12]
 8009cc6:	2000      	movs	r0, #0
 8009cc8:	1bed      	subs	r5, r5, r7
 8009cca:	44ab      	add	fp, r5
 8009ccc:	6925      	ldr	r5, [r4, #16]
 8009cce:	445d      	add	r5, fp
 8009cd0:	6125      	str	r5, [r4, #16]
 8009cd2:	b007      	add	sp, #28
 8009cd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cd8:	f04f 0b00 	mov.w	fp, #0
 8009cdc:	e7ca      	b.n	8009c74 <_scanf_i+0x15c>
 8009cde:	1d1a      	adds	r2, r3, #4
 8009ce0:	f8c8 2000 	str.w	r2, [r8]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	f011 0f01 	tst.w	r1, #1
 8009cea:	bf14      	ite	ne
 8009cec:	8018      	strhne	r0, [r3, #0]
 8009cee:	6018      	streq	r0, [r3, #0]
 8009cf0:	e7e6      	b.n	8009cc0 <_scanf_i+0x1a8>
 8009cf2:	2001      	movs	r0, #1
 8009cf4:	e7ed      	b.n	8009cd2 <_scanf_i+0x1ba>
 8009cf6:	bf00      	nop
 8009cf8:	0800a38c 	.word	0x0800a38c
 8009cfc:	08009e81 	.word	0x08009e81
 8009d00:	08008b15 	.word	0x08008b15
 8009d04:	0800a635 	.word	0x0800a635

08009d08 <_read_r>:
 8009d08:	b538      	push	{r3, r4, r5, lr}
 8009d0a:	4604      	mov	r4, r0
 8009d0c:	4608      	mov	r0, r1
 8009d0e:	4611      	mov	r1, r2
 8009d10:	2200      	movs	r2, #0
 8009d12:	4d05      	ldr	r5, [pc, #20]	; (8009d28 <_read_r+0x20>)
 8009d14:	602a      	str	r2, [r5, #0]
 8009d16:	461a      	mov	r2, r3
 8009d18:	f7f7 fcbd 	bl	8001696 <_read>
 8009d1c:	1c43      	adds	r3, r0, #1
 8009d1e:	d102      	bne.n	8009d26 <_read_r+0x1e>
 8009d20:	682b      	ldr	r3, [r5, #0]
 8009d22:	b103      	cbz	r3, 8009d26 <_read_r+0x1e>
 8009d24:	6023      	str	r3, [r4, #0]
 8009d26:	bd38      	pop	{r3, r4, r5, pc}
 8009d28:	200026c4 	.word	0x200026c4

08009d2c <__sccl>:
 8009d2c:	b570      	push	{r4, r5, r6, lr}
 8009d2e:	780b      	ldrb	r3, [r1, #0]
 8009d30:	4604      	mov	r4, r0
 8009d32:	2b5e      	cmp	r3, #94	; 0x5e
 8009d34:	bf13      	iteet	ne
 8009d36:	2200      	movne	r2, #0
 8009d38:	2201      	moveq	r2, #1
 8009d3a:	784b      	ldrbeq	r3, [r1, #1]
 8009d3c:	1c48      	addne	r0, r1, #1
 8009d3e:	bf08      	it	eq
 8009d40:	1c88      	addeq	r0, r1, #2
 8009d42:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8009d46:	1e61      	subs	r1, r4, #1
 8009d48:	f801 2f01 	strb.w	r2, [r1, #1]!
 8009d4c:	42a9      	cmp	r1, r5
 8009d4e:	d1fb      	bne.n	8009d48 <__sccl+0x1c>
 8009d50:	b90b      	cbnz	r3, 8009d56 <__sccl+0x2a>
 8009d52:	3801      	subs	r0, #1
 8009d54:	bd70      	pop	{r4, r5, r6, pc}
 8009d56:	f082 0201 	eor.w	r2, r2, #1
 8009d5a:	4605      	mov	r5, r0
 8009d5c:	54e2      	strb	r2, [r4, r3]
 8009d5e:	4628      	mov	r0, r5
 8009d60:	f810 1b01 	ldrb.w	r1, [r0], #1
 8009d64:	292d      	cmp	r1, #45	; 0x2d
 8009d66:	d006      	beq.n	8009d76 <__sccl+0x4a>
 8009d68:	295d      	cmp	r1, #93	; 0x5d
 8009d6a:	d0f3      	beq.n	8009d54 <__sccl+0x28>
 8009d6c:	b909      	cbnz	r1, 8009d72 <__sccl+0x46>
 8009d6e:	4628      	mov	r0, r5
 8009d70:	e7f0      	b.n	8009d54 <__sccl+0x28>
 8009d72:	460b      	mov	r3, r1
 8009d74:	e7f1      	b.n	8009d5a <__sccl+0x2e>
 8009d76:	786e      	ldrb	r6, [r5, #1]
 8009d78:	2e5d      	cmp	r6, #93	; 0x5d
 8009d7a:	d0fa      	beq.n	8009d72 <__sccl+0x46>
 8009d7c:	42b3      	cmp	r3, r6
 8009d7e:	dcf8      	bgt.n	8009d72 <__sccl+0x46>
 8009d80:	4619      	mov	r1, r3
 8009d82:	3502      	adds	r5, #2
 8009d84:	3101      	adds	r1, #1
 8009d86:	428e      	cmp	r6, r1
 8009d88:	5462      	strb	r2, [r4, r1]
 8009d8a:	dcfb      	bgt.n	8009d84 <__sccl+0x58>
 8009d8c:	1af1      	subs	r1, r6, r3
 8009d8e:	3901      	subs	r1, #1
 8009d90:	42b3      	cmp	r3, r6
 8009d92:	bfa8      	it	ge
 8009d94:	2100      	movge	r1, #0
 8009d96:	1c58      	adds	r0, r3, #1
 8009d98:	1843      	adds	r3, r0, r1
 8009d9a:	e7e0      	b.n	8009d5e <__sccl+0x32>

08009d9c <_strtoul_l.constprop.0>:
 8009d9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009da0:	4686      	mov	lr, r0
 8009da2:	460d      	mov	r5, r1
 8009da4:	4f35      	ldr	r7, [pc, #212]	; (8009e7c <_strtoul_l.constprop.0+0xe0>)
 8009da6:	4628      	mov	r0, r5
 8009da8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009dac:	5de6      	ldrb	r6, [r4, r7]
 8009dae:	f016 0608 	ands.w	r6, r6, #8
 8009db2:	d1f8      	bne.n	8009da6 <_strtoul_l.constprop.0+0xa>
 8009db4:	2c2d      	cmp	r4, #45	; 0x2d
 8009db6:	d12f      	bne.n	8009e18 <_strtoul_l.constprop.0+0x7c>
 8009db8:	2601      	movs	r6, #1
 8009dba:	782c      	ldrb	r4, [r5, #0]
 8009dbc:	1c85      	adds	r5, r0, #2
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d057      	beq.n	8009e72 <_strtoul_l.constprop.0+0xd6>
 8009dc2:	2b10      	cmp	r3, #16
 8009dc4:	d109      	bne.n	8009dda <_strtoul_l.constprop.0+0x3e>
 8009dc6:	2c30      	cmp	r4, #48	; 0x30
 8009dc8:	d107      	bne.n	8009dda <_strtoul_l.constprop.0+0x3e>
 8009dca:	7828      	ldrb	r0, [r5, #0]
 8009dcc:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8009dd0:	2858      	cmp	r0, #88	; 0x58
 8009dd2:	d149      	bne.n	8009e68 <_strtoul_l.constprop.0+0xcc>
 8009dd4:	2310      	movs	r3, #16
 8009dd6:	786c      	ldrb	r4, [r5, #1]
 8009dd8:	3502      	adds	r5, #2
 8009dda:	f04f 38ff 	mov.w	r8, #4294967295
 8009dde:	fbb8 f8f3 	udiv	r8, r8, r3
 8009de2:	2700      	movs	r7, #0
 8009de4:	fb03 f908 	mul.w	r9, r3, r8
 8009de8:	4638      	mov	r0, r7
 8009dea:	ea6f 0909 	mvn.w	r9, r9
 8009dee:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8009df2:	f1bc 0f09 	cmp.w	ip, #9
 8009df6:	d814      	bhi.n	8009e22 <_strtoul_l.constprop.0+0x86>
 8009df8:	4664      	mov	r4, ip
 8009dfa:	42a3      	cmp	r3, r4
 8009dfc:	dd22      	ble.n	8009e44 <_strtoul_l.constprop.0+0xa8>
 8009dfe:	2f00      	cmp	r7, #0
 8009e00:	db1d      	blt.n	8009e3e <_strtoul_l.constprop.0+0xa2>
 8009e02:	4580      	cmp	r8, r0
 8009e04:	d31b      	bcc.n	8009e3e <_strtoul_l.constprop.0+0xa2>
 8009e06:	d101      	bne.n	8009e0c <_strtoul_l.constprop.0+0x70>
 8009e08:	45a1      	cmp	r9, r4
 8009e0a:	db18      	blt.n	8009e3e <_strtoul_l.constprop.0+0xa2>
 8009e0c:	2701      	movs	r7, #1
 8009e0e:	fb00 4003 	mla	r0, r0, r3, r4
 8009e12:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009e16:	e7ea      	b.n	8009dee <_strtoul_l.constprop.0+0x52>
 8009e18:	2c2b      	cmp	r4, #43	; 0x2b
 8009e1a:	bf04      	itt	eq
 8009e1c:	782c      	ldrbeq	r4, [r5, #0]
 8009e1e:	1c85      	addeq	r5, r0, #2
 8009e20:	e7cd      	b.n	8009dbe <_strtoul_l.constprop.0+0x22>
 8009e22:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8009e26:	f1bc 0f19 	cmp.w	ip, #25
 8009e2a:	d801      	bhi.n	8009e30 <_strtoul_l.constprop.0+0x94>
 8009e2c:	3c37      	subs	r4, #55	; 0x37
 8009e2e:	e7e4      	b.n	8009dfa <_strtoul_l.constprop.0+0x5e>
 8009e30:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8009e34:	f1bc 0f19 	cmp.w	ip, #25
 8009e38:	d804      	bhi.n	8009e44 <_strtoul_l.constprop.0+0xa8>
 8009e3a:	3c57      	subs	r4, #87	; 0x57
 8009e3c:	e7dd      	b.n	8009dfa <_strtoul_l.constprop.0+0x5e>
 8009e3e:	f04f 37ff 	mov.w	r7, #4294967295
 8009e42:	e7e6      	b.n	8009e12 <_strtoul_l.constprop.0+0x76>
 8009e44:	2f00      	cmp	r7, #0
 8009e46:	da07      	bge.n	8009e58 <_strtoul_l.constprop.0+0xbc>
 8009e48:	2322      	movs	r3, #34	; 0x22
 8009e4a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e4e:	f8ce 3000 	str.w	r3, [lr]
 8009e52:	b932      	cbnz	r2, 8009e62 <_strtoul_l.constprop.0+0xc6>
 8009e54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009e58:	b106      	cbz	r6, 8009e5c <_strtoul_l.constprop.0+0xc0>
 8009e5a:	4240      	negs	r0, r0
 8009e5c:	2a00      	cmp	r2, #0
 8009e5e:	d0f9      	beq.n	8009e54 <_strtoul_l.constprop.0+0xb8>
 8009e60:	b107      	cbz	r7, 8009e64 <_strtoul_l.constprop.0+0xc8>
 8009e62:	1e69      	subs	r1, r5, #1
 8009e64:	6011      	str	r1, [r2, #0]
 8009e66:	e7f5      	b.n	8009e54 <_strtoul_l.constprop.0+0xb8>
 8009e68:	2430      	movs	r4, #48	; 0x30
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d1b5      	bne.n	8009dda <_strtoul_l.constprop.0+0x3e>
 8009e6e:	2308      	movs	r3, #8
 8009e70:	e7b3      	b.n	8009dda <_strtoul_l.constprop.0+0x3e>
 8009e72:	2c30      	cmp	r4, #48	; 0x30
 8009e74:	d0a9      	beq.n	8009dca <_strtoul_l.constprop.0+0x2e>
 8009e76:	230a      	movs	r3, #10
 8009e78:	e7af      	b.n	8009dda <_strtoul_l.constprop.0+0x3e>
 8009e7a:	bf00      	nop
 8009e7c:	0800a4e9 	.word	0x0800a4e9

08009e80 <_strtoul_r>:
 8009e80:	f7ff bf8c 	b.w	8009d9c <_strtoul_l.constprop.0>

08009e84 <__submore>:
 8009e84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e88:	460c      	mov	r4, r1
 8009e8a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009e8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e90:	4299      	cmp	r1, r3
 8009e92:	d11b      	bne.n	8009ecc <__submore+0x48>
 8009e94:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009e98:	f7fe fbd6 	bl	8008648 <_malloc_r>
 8009e9c:	b918      	cbnz	r0, 8009ea6 <__submore+0x22>
 8009e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8009ea2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ea6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009eaa:	63a3      	str	r3, [r4, #56]	; 0x38
 8009eac:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8009eb0:	6360      	str	r0, [r4, #52]	; 0x34
 8009eb2:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8009eb6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8009eba:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8009ebe:	7043      	strb	r3, [r0, #1]
 8009ec0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009ec4:	7003      	strb	r3, [r0, #0]
 8009ec6:	6020      	str	r0, [r4, #0]
 8009ec8:	2000      	movs	r0, #0
 8009eca:	e7ea      	b.n	8009ea2 <__submore+0x1e>
 8009ecc:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8009ece:	0077      	lsls	r7, r6, #1
 8009ed0:	463a      	mov	r2, r7
 8009ed2:	f000 f963 	bl	800a19c <_realloc_r>
 8009ed6:	4605      	mov	r5, r0
 8009ed8:	2800      	cmp	r0, #0
 8009eda:	d0e0      	beq.n	8009e9e <__submore+0x1a>
 8009edc:	eb00 0806 	add.w	r8, r0, r6
 8009ee0:	4601      	mov	r1, r0
 8009ee2:	4632      	mov	r2, r6
 8009ee4:	4640      	mov	r0, r8
 8009ee6:	f7fe fb78 	bl	80085da <memcpy>
 8009eea:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8009eee:	f8c4 8000 	str.w	r8, [r4]
 8009ef2:	e7e9      	b.n	8009ec8 <__submore+0x44>

08009ef4 <__swbuf_r>:
 8009ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ef6:	460e      	mov	r6, r1
 8009ef8:	4614      	mov	r4, r2
 8009efa:	4605      	mov	r5, r0
 8009efc:	b118      	cbz	r0, 8009f06 <__swbuf_r+0x12>
 8009efe:	6983      	ldr	r3, [r0, #24]
 8009f00:	b90b      	cbnz	r3, 8009f06 <__swbuf_r+0x12>
 8009f02:	f7fe faa5 	bl	8008450 <__sinit>
 8009f06:	4b21      	ldr	r3, [pc, #132]	; (8009f8c <__swbuf_r+0x98>)
 8009f08:	429c      	cmp	r4, r3
 8009f0a:	d12b      	bne.n	8009f64 <__swbuf_r+0x70>
 8009f0c:	686c      	ldr	r4, [r5, #4]
 8009f0e:	69a3      	ldr	r3, [r4, #24]
 8009f10:	60a3      	str	r3, [r4, #8]
 8009f12:	89a3      	ldrh	r3, [r4, #12]
 8009f14:	071a      	lsls	r2, r3, #28
 8009f16:	d52f      	bpl.n	8009f78 <__swbuf_r+0x84>
 8009f18:	6923      	ldr	r3, [r4, #16]
 8009f1a:	b36b      	cbz	r3, 8009f78 <__swbuf_r+0x84>
 8009f1c:	6923      	ldr	r3, [r4, #16]
 8009f1e:	6820      	ldr	r0, [r4, #0]
 8009f20:	b2f6      	uxtb	r6, r6
 8009f22:	1ac0      	subs	r0, r0, r3
 8009f24:	6963      	ldr	r3, [r4, #20]
 8009f26:	4637      	mov	r7, r6
 8009f28:	4283      	cmp	r3, r0
 8009f2a:	dc04      	bgt.n	8009f36 <__swbuf_r+0x42>
 8009f2c:	4621      	mov	r1, r4
 8009f2e:	4628      	mov	r0, r5
 8009f30:	f7fe febe 	bl	8008cb0 <_fflush_r>
 8009f34:	bb30      	cbnz	r0, 8009f84 <__swbuf_r+0x90>
 8009f36:	68a3      	ldr	r3, [r4, #8]
 8009f38:	3001      	adds	r0, #1
 8009f3a:	3b01      	subs	r3, #1
 8009f3c:	60a3      	str	r3, [r4, #8]
 8009f3e:	6823      	ldr	r3, [r4, #0]
 8009f40:	1c5a      	adds	r2, r3, #1
 8009f42:	6022      	str	r2, [r4, #0]
 8009f44:	701e      	strb	r6, [r3, #0]
 8009f46:	6963      	ldr	r3, [r4, #20]
 8009f48:	4283      	cmp	r3, r0
 8009f4a:	d004      	beq.n	8009f56 <__swbuf_r+0x62>
 8009f4c:	89a3      	ldrh	r3, [r4, #12]
 8009f4e:	07db      	lsls	r3, r3, #31
 8009f50:	d506      	bpl.n	8009f60 <__swbuf_r+0x6c>
 8009f52:	2e0a      	cmp	r6, #10
 8009f54:	d104      	bne.n	8009f60 <__swbuf_r+0x6c>
 8009f56:	4621      	mov	r1, r4
 8009f58:	4628      	mov	r0, r5
 8009f5a:	f7fe fea9 	bl	8008cb0 <_fflush_r>
 8009f5e:	b988      	cbnz	r0, 8009f84 <__swbuf_r+0x90>
 8009f60:	4638      	mov	r0, r7
 8009f62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f64:	4b0a      	ldr	r3, [pc, #40]	; (8009f90 <__swbuf_r+0x9c>)
 8009f66:	429c      	cmp	r4, r3
 8009f68:	d101      	bne.n	8009f6e <__swbuf_r+0x7a>
 8009f6a:	68ac      	ldr	r4, [r5, #8]
 8009f6c:	e7cf      	b.n	8009f0e <__swbuf_r+0x1a>
 8009f6e:	4b09      	ldr	r3, [pc, #36]	; (8009f94 <__swbuf_r+0xa0>)
 8009f70:	429c      	cmp	r4, r3
 8009f72:	bf08      	it	eq
 8009f74:	68ec      	ldreq	r4, [r5, #12]
 8009f76:	e7ca      	b.n	8009f0e <__swbuf_r+0x1a>
 8009f78:	4621      	mov	r1, r4
 8009f7a:	4628      	mov	r0, r5
 8009f7c:	f000 f80c 	bl	8009f98 <__swsetup_r>
 8009f80:	2800      	cmp	r0, #0
 8009f82:	d0cb      	beq.n	8009f1c <__swbuf_r+0x28>
 8009f84:	f04f 37ff 	mov.w	r7, #4294967295
 8009f88:	e7ea      	b.n	8009f60 <__swbuf_r+0x6c>
 8009f8a:	bf00      	nop
 8009f8c:	0800a3f4 	.word	0x0800a3f4
 8009f90:	0800a414 	.word	0x0800a414
 8009f94:	0800a3d4 	.word	0x0800a3d4

08009f98 <__swsetup_r>:
 8009f98:	4b32      	ldr	r3, [pc, #200]	; (800a064 <__swsetup_r+0xcc>)
 8009f9a:	b570      	push	{r4, r5, r6, lr}
 8009f9c:	681d      	ldr	r5, [r3, #0]
 8009f9e:	4606      	mov	r6, r0
 8009fa0:	460c      	mov	r4, r1
 8009fa2:	b125      	cbz	r5, 8009fae <__swsetup_r+0x16>
 8009fa4:	69ab      	ldr	r3, [r5, #24]
 8009fa6:	b913      	cbnz	r3, 8009fae <__swsetup_r+0x16>
 8009fa8:	4628      	mov	r0, r5
 8009faa:	f7fe fa51 	bl	8008450 <__sinit>
 8009fae:	4b2e      	ldr	r3, [pc, #184]	; (800a068 <__swsetup_r+0xd0>)
 8009fb0:	429c      	cmp	r4, r3
 8009fb2:	d10f      	bne.n	8009fd4 <__swsetup_r+0x3c>
 8009fb4:	686c      	ldr	r4, [r5, #4]
 8009fb6:	89a3      	ldrh	r3, [r4, #12]
 8009fb8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009fbc:	0719      	lsls	r1, r3, #28
 8009fbe:	d42c      	bmi.n	800a01a <__swsetup_r+0x82>
 8009fc0:	06dd      	lsls	r5, r3, #27
 8009fc2:	d411      	bmi.n	8009fe8 <__swsetup_r+0x50>
 8009fc4:	2309      	movs	r3, #9
 8009fc6:	6033      	str	r3, [r6, #0]
 8009fc8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8009fd0:	81a3      	strh	r3, [r4, #12]
 8009fd2:	e03e      	b.n	800a052 <__swsetup_r+0xba>
 8009fd4:	4b25      	ldr	r3, [pc, #148]	; (800a06c <__swsetup_r+0xd4>)
 8009fd6:	429c      	cmp	r4, r3
 8009fd8:	d101      	bne.n	8009fde <__swsetup_r+0x46>
 8009fda:	68ac      	ldr	r4, [r5, #8]
 8009fdc:	e7eb      	b.n	8009fb6 <__swsetup_r+0x1e>
 8009fde:	4b24      	ldr	r3, [pc, #144]	; (800a070 <__swsetup_r+0xd8>)
 8009fe0:	429c      	cmp	r4, r3
 8009fe2:	bf08      	it	eq
 8009fe4:	68ec      	ldreq	r4, [r5, #12]
 8009fe6:	e7e6      	b.n	8009fb6 <__swsetup_r+0x1e>
 8009fe8:	0758      	lsls	r0, r3, #29
 8009fea:	d512      	bpl.n	800a012 <__swsetup_r+0x7a>
 8009fec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009fee:	b141      	cbz	r1, 800a002 <__swsetup_r+0x6a>
 8009ff0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009ff4:	4299      	cmp	r1, r3
 8009ff6:	d002      	beq.n	8009ffe <__swsetup_r+0x66>
 8009ff8:	4630      	mov	r0, r6
 8009ffa:	f7fe fecd 	bl	8008d98 <_free_r>
 8009ffe:	2300      	movs	r3, #0
 800a000:	6363      	str	r3, [r4, #52]	; 0x34
 800a002:	89a3      	ldrh	r3, [r4, #12]
 800a004:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a008:	81a3      	strh	r3, [r4, #12]
 800a00a:	2300      	movs	r3, #0
 800a00c:	6063      	str	r3, [r4, #4]
 800a00e:	6923      	ldr	r3, [r4, #16]
 800a010:	6023      	str	r3, [r4, #0]
 800a012:	89a3      	ldrh	r3, [r4, #12]
 800a014:	f043 0308 	orr.w	r3, r3, #8
 800a018:	81a3      	strh	r3, [r4, #12]
 800a01a:	6923      	ldr	r3, [r4, #16]
 800a01c:	b94b      	cbnz	r3, 800a032 <__swsetup_r+0x9a>
 800a01e:	89a3      	ldrh	r3, [r4, #12]
 800a020:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a024:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a028:	d003      	beq.n	800a032 <__swsetup_r+0x9a>
 800a02a:	4621      	mov	r1, r4
 800a02c:	4630      	mov	r0, r6
 800a02e:	f000 f84d 	bl	800a0cc <__smakebuf_r>
 800a032:	89a0      	ldrh	r0, [r4, #12]
 800a034:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a038:	f010 0301 	ands.w	r3, r0, #1
 800a03c:	d00a      	beq.n	800a054 <__swsetup_r+0xbc>
 800a03e:	2300      	movs	r3, #0
 800a040:	60a3      	str	r3, [r4, #8]
 800a042:	6963      	ldr	r3, [r4, #20]
 800a044:	425b      	negs	r3, r3
 800a046:	61a3      	str	r3, [r4, #24]
 800a048:	6923      	ldr	r3, [r4, #16]
 800a04a:	b943      	cbnz	r3, 800a05e <__swsetup_r+0xc6>
 800a04c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a050:	d1ba      	bne.n	8009fc8 <__swsetup_r+0x30>
 800a052:	bd70      	pop	{r4, r5, r6, pc}
 800a054:	0781      	lsls	r1, r0, #30
 800a056:	bf58      	it	pl
 800a058:	6963      	ldrpl	r3, [r4, #20]
 800a05a:	60a3      	str	r3, [r4, #8]
 800a05c:	e7f4      	b.n	800a048 <__swsetup_r+0xb0>
 800a05e:	2000      	movs	r0, #0
 800a060:	e7f7      	b.n	800a052 <__swsetup_r+0xba>
 800a062:	bf00      	nop
 800a064:	20000058 	.word	0x20000058
 800a068:	0800a3f4 	.word	0x0800a3f4
 800a06c:	0800a414 	.word	0x0800a414
 800a070:	0800a3d4 	.word	0x0800a3d4

0800a074 <abort>:
 800a074:	2006      	movs	r0, #6
 800a076:	b508      	push	{r3, lr}
 800a078:	f000 f8e8 	bl	800a24c <raise>
 800a07c:	2001      	movs	r0, #1
 800a07e:	f7f7 fb00 	bl	8001682 <_exit>

0800a082 <__swhatbuf_r>:
 800a082:	b570      	push	{r4, r5, r6, lr}
 800a084:	460e      	mov	r6, r1
 800a086:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a08a:	4614      	mov	r4, r2
 800a08c:	2900      	cmp	r1, #0
 800a08e:	461d      	mov	r5, r3
 800a090:	b096      	sub	sp, #88	; 0x58
 800a092:	da08      	bge.n	800a0a6 <__swhatbuf_r+0x24>
 800a094:	2200      	movs	r2, #0
 800a096:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a09a:	602a      	str	r2, [r5, #0]
 800a09c:	061a      	lsls	r2, r3, #24
 800a09e:	d410      	bmi.n	800a0c2 <__swhatbuf_r+0x40>
 800a0a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a0a4:	e00e      	b.n	800a0c4 <__swhatbuf_r+0x42>
 800a0a6:	466a      	mov	r2, sp
 800a0a8:	f000 f8ec 	bl	800a284 <_fstat_r>
 800a0ac:	2800      	cmp	r0, #0
 800a0ae:	dbf1      	blt.n	800a094 <__swhatbuf_r+0x12>
 800a0b0:	9a01      	ldr	r2, [sp, #4]
 800a0b2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a0b6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a0ba:	425a      	negs	r2, r3
 800a0bc:	415a      	adcs	r2, r3
 800a0be:	602a      	str	r2, [r5, #0]
 800a0c0:	e7ee      	b.n	800a0a0 <__swhatbuf_r+0x1e>
 800a0c2:	2340      	movs	r3, #64	; 0x40
 800a0c4:	2000      	movs	r0, #0
 800a0c6:	6023      	str	r3, [r4, #0]
 800a0c8:	b016      	add	sp, #88	; 0x58
 800a0ca:	bd70      	pop	{r4, r5, r6, pc}

0800a0cc <__smakebuf_r>:
 800a0cc:	898b      	ldrh	r3, [r1, #12]
 800a0ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a0d0:	079d      	lsls	r5, r3, #30
 800a0d2:	4606      	mov	r6, r0
 800a0d4:	460c      	mov	r4, r1
 800a0d6:	d507      	bpl.n	800a0e8 <__smakebuf_r+0x1c>
 800a0d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a0dc:	6023      	str	r3, [r4, #0]
 800a0de:	6123      	str	r3, [r4, #16]
 800a0e0:	2301      	movs	r3, #1
 800a0e2:	6163      	str	r3, [r4, #20]
 800a0e4:	b002      	add	sp, #8
 800a0e6:	bd70      	pop	{r4, r5, r6, pc}
 800a0e8:	466a      	mov	r2, sp
 800a0ea:	ab01      	add	r3, sp, #4
 800a0ec:	f7ff ffc9 	bl	800a082 <__swhatbuf_r>
 800a0f0:	9900      	ldr	r1, [sp, #0]
 800a0f2:	4605      	mov	r5, r0
 800a0f4:	4630      	mov	r0, r6
 800a0f6:	f7fe faa7 	bl	8008648 <_malloc_r>
 800a0fa:	b948      	cbnz	r0, 800a110 <__smakebuf_r+0x44>
 800a0fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a100:	059a      	lsls	r2, r3, #22
 800a102:	d4ef      	bmi.n	800a0e4 <__smakebuf_r+0x18>
 800a104:	f023 0303 	bic.w	r3, r3, #3
 800a108:	f043 0302 	orr.w	r3, r3, #2
 800a10c:	81a3      	strh	r3, [r4, #12]
 800a10e:	e7e3      	b.n	800a0d8 <__smakebuf_r+0xc>
 800a110:	4b0d      	ldr	r3, [pc, #52]	; (800a148 <__smakebuf_r+0x7c>)
 800a112:	62b3      	str	r3, [r6, #40]	; 0x28
 800a114:	89a3      	ldrh	r3, [r4, #12]
 800a116:	6020      	str	r0, [r4, #0]
 800a118:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a11c:	81a3      	strh	r3, [r4, #12]
 800a11e:	9b00      	ldr	r3, [sp, #0]
 800a120:	6120      	str	r0, [r4, #16]
 800a122:	6163      	str	r3, [r4, #20]
 800a124:	9b01      	ldr	r3, [sp, #4]
 800a126:	b15b      	cbz	r3, 800a140 <__smakebuf_r+0x74>
 800a128:	4630      	mov	r0, r6
 800a12a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a12e:	f000 f8bb 	bl	800a2a8 <_isatty_r>
 800a132:	b128      	cbz	r0, 800a140 <__smakebuf_r+0x74>
 800a134:	89a3      	ldrh	r3, [r4, #12]
 800a136:	f023 0303 	bic.w	r3, r3, #3
 800a13a:	f043 0301 	orr.w	r3, r3, #1
 800a13e:	81a3      	strh	r3, [r4, #12]
 800a140:	89a0      	ldrh	r0, [r4, #12]
 800a142:	4305      	orrs	r5, r0
 800a144:	81a5      	strh	r5, [r4, #12]
 800a146:	e7cd      	b.n	800a0e4 <__smakebuf_r+0x18>
 800a148:	080083e9 	.word	0x080083e9

0800a14c <memchr>:
 800a14c:	4603      	mov	r3, r0
 800a14e:	b510      	push	{r4, lr}
 800a150:	b2c9      	uxtb	r1, r1
 800a152:	4402      	add	r2, r0
 800a154:	4293      	cmp	r3, r2
 800a156:	4618      	mov	r0, r3
 800a158:	d101      	bne.n	800a15e <memchr+0x12>
 800a15a:	2000      	movs	r0, #0
 800a15c:	e003      	b.n	800a166 <memchr+0x1a>
 800a15e:	7804      	ldrb	r4, [r0, #0]
 800a160:	3301      	adds	r3, #1
 800a162:	428c      	cmp	r4, r1
 800a164:	d1f6      	bne.n	800a154 <memchr+0x8>
 800a166:	bd10      	pop	{r4, pc}

0800a168 <memmove>:
 800a168:	4288      	cmp	r0, r1
 800a16a:	b510      	push	{r4, lr}
 800a16c:	eb01 0402 	add.w	r4, r1, r2
 800a170:	d902      	bls.n	800a178 <memmove+0x10>
 800a172:	4284      	cmp	r4, r0
 800a174:	4623      	mov	r3, r4
 800a176:	d807      	bhi.n	800a188 <memmove+0x20>
 800a178:	1e43      	subs	r3, r0, #1
 800a17a:	42a1      	cmp	r1, r4
 800a17c:	d008      	beq.n	800a190 <memmove+0x28>
 800a17e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a182:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a186:	e7f8      	b.n	800a17a <memmove+0x12>
 800a188:	4601      	mov	r1, r0
 800a18a:	4402      	add	r2, r0
 800a18c:	428a      	cmp	r2, r1
 800a18e:	d100      	bne.n	800a192 <memmove+0x2a>
 800a190:	bd10      	pop	{r4, pc}
 800a192:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a196:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a19a:	e7f7      	b.n	800a18c <memmove+0x24>

0800a19c <_realloc_r>:
 800a19c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1a0:	4680      	mov	r8, r0
 800a1a2:	4614      	mov	r4, r2
 800a1a4:	460e      	mov	r6, r1
 800a1a6:	b921      	cbnz	r1, 800a1b2 <_realloc_r+0x16>
 800a1a8:	4611      	mov	r1, r2
 800a1aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1ae:	f7fe ba4b 	b.w	8008648 <_malloc_r>
 800a1b2:	b92a      	cbnz	r2, 800a1c0 <_realloc_r+0x24>
 800a1b4:	f7fe fdf0 	bl	8008d98 <_free_r>
 800a1b8:	4625      	mov	r5, r4
 800a1ba:	4628      	mov	r0, r5
 800a1bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1c0:	f000 f882 	bl	800a2c8 <_malloc_usable_size_r>
 800a1c4:	4284      	cmp	r4, r0
 800a1c6:	4607      	mov	r7, r0
 800a1c8:	d802      	bhi.n	800a1d0 <_realloc_r+0x34>
 800a1ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a1ce:	d812      	bhi.n	800a1f6 <_realloc_r+0x5a>
 800a1d0:	4621      	mov	r1, r4
 800a1d2:	4640      	mov	r0, r8
 800a1d4:	f7fe fa38 	bl	8008648 <_malloc_r>
 800a1d8:	4605      	mov	r5, r0
 800a1da:	2800      	cmp	r0, #0
 800a1dc:	d0ed      	beq.n	800a1ba <_realloc_r+0x1e>
 800a1de:	42bc      	cmp	r4, r7
 800a1e0:	4622      	mov	r2, r4
 800a1e2:	4631      	mov	r1, r6
 800a1e4:	bf28      	it	cs
 800a1e6:	463a      	movcs	r2, r7
 800a1e8:	f7fe f9f7 	bl	80085da <memcpy>
 800a1ec:	4631      	mov	r1, r6
 800a1ee:	4640      	mov	r0, r8
 800a1f0:	f7fe fdd2 	bl	8008d98 <_free_r>
 800a1f4:	e7e1      	b.n	800a1ba <_realloc_r+0x1e>
 800a1f6:	4635      	mov	r5, r6
 800a1f8:	e7df      	b.n	800a1ba <_realloc_r+0x1e>

0800a1fa <_raise_r>:
 800a1fa:	291f      	cmp	r1, #31
 800a1fc:	b538      	push	{r3, r4, r5, lr}
 800a1fe:	4604      	mov	r4, r0
 800a200:	460d      	mov	r5, r1
 800a202:	d904      	bls.n	800a20e <_raise_r+0x14>
 800a204:	2316      	movs	r3, #22
 800a206:	6003      	str	r3, [r0, #0]
 800a208:	f04f 30ff 	mov.w	r0, #4294967295
 800a20c:	bd38      	pop	{r3, r4, r5, pc}
 800a20e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a210:	b112      	cbz	r2, 800a218 <_raise_r+0x1e>
 800a212:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a216:	b94b      	cbnz	r3, 800a22c <_raise_r+0x32>
 800a218:	4620      	mov	r0, r4
 800a21a:	f000 f831 	bl	800a280 <_getpid_r>
 800a21e:	462a      	mov	r2, r5
 800a220:	4601      	mov	r1, r0
 800a222:	4620      	mov	r0, r4
 800a224:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a228:	f000 b818 	b.w	800a25c <_kill_r>
 800a22c:	2b01      	cmp	r3, #1
 800a22e:	d00a      	beq.n	800a246 <_raise_r+0x4c>
 800a230:	1c59      	adds	r1, r3, #1
 800a232:	d103      	bne.n	800a23c <_raise_r+0x42>
 800a234:	2316      	movs	r3, #22
 800a236:	6003      	str	r3, [r0, #0]
 800a238:	2001      	movs	r0, #1
 800a23a:	e7e7      	b.n	800a20c <_raise_r+0x12>
 800a23c:	2400      	movs	r4, #0
 800a23e:	4628      	mov	r0, r5
 800a240:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a244:	4798      	blx	r3
 800a246:	2000      	movs	r0, #0
 800a248:	e7e0      	b.n	800a20c <_raise_r+0x12>
	...

0800a24c <raise>:
 800a24c:	4b02      	ldr	r3, [pc, #8]	; (800a258 <raise+0xc>)
 800a24e:	4601      	mov	r1, r0
 800a250:	6818      	ldr	r0, [r3, #0]
 800a252:	f7ff bfd2 	b.w	800a1fa <_raise_r>
 800a256:	bf00      	nop
 800a258:	20000058 	.word	0x20000058

0800a25c <_kill_r>:
 800a25c:	b538      	push	{r3, r4, r5, lr}
 800a25e:	2300      	movs	r3, #0
 800a260:	4d06      	ldr	r5, [pc, #24]	; (800a27c <_kill_r+0x20>)
 800a262:	4604      	mov	r4, r0
 800a264:	4608      	mov	r0, r1
 800a266:	4611      	mov	r1, r2
 800a268:	602b      	str	r3, [r5, #0]
 800a26a:	f7f7 f9fa 	bl	8001662 <_kill>
 800a26e:	1c43      	adds	r3, r0, #1
 800a270:	d102      	bne.n	800a278 <_kill_r+0x1c>
 800a272:	682b      	ldr	r3, [r5, #0]
 800a274:	b103      	cbz	r3, 800a278 <_kill_r+0x1c>
 800a276:	6023      	str	r3, [r4, #0]
 800a278:	bd38      	pop	{r3, r4, r5, pc}
 800a27a:	bf00      	nop
 800a27c:	200026c4 	.word	0x200026c4

0800a280 <_getpid_r>:
 800a280:	f7f7 b9e8 	b.w	8001654 <_getpid>

0800a284 <_fstat_r>:
 800a284:	b538      	push	{r3, r4, r5, lr}
 800a286:	2300      	movs	r3, #0
 800a288:	4d06      	ldr	r5, [pc, #24]	; (800a2a4 <_fstat_r+0x20>)
 800a28a:	4604      	mov	r4, r0
 800a28c:	4608      	mov	r0, r1
 800a28e:	4611      	mov	r1, r2
 800a290:	602b      	str	r3, [r5, #0]
 800a292:	f7f7 fa44 	bl	800171e <_fstat>
 800a296:	1c43      	adds	r3, r0, #1
 800a298:	d102      	bne.n	800a2a0 <_fstat_r+0x1c>
 800a29a:	682b      	ldr	r3, [r5, #0]
 800a29c:	b103      	cbz	r3, 800a2a0 <_fstat_r+0x1c>
 800a29e:	6023      	str	r3, [r4, #0]
 800a2a0:	bd38      	pop	{r3, r4, r5, pc}
 800a2a2:	bf00      	nop
 800a2a4:	200026c4 	.word	0x200026c4

0800a2a8 <_isatty_r>:
 800a2a8:	b538      	push	{r3, r4, r5, lr}
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	4d05      	ldr	r5, [pc, #20]	; (800a2c4 <_isatty_r+0x1c>)
 800a2ae:	4604      	mov	r4, r0
 800a2b0:	4608      	mov	r0, r1
 800a2b2:	602b      	str	r3, [r5, #0]
 800a2b4:	f7f7 fa42 	bl	800173c <_isatty>
 800a2b8:	1c43      	adds	r3, r0, #1
 800a2ba:	d102      	bne.n	800a2c2 <_isatty_r+0x1a>
 800a2bc:	682b      	ldr	r3, [r5, #0]
 800a2be:	b103      	cbz	r3, 800a2c2 <_isatty_r+0x1a>
 800a2c0:	6023      	str	r3, [r4, #0]
 800a2c2:	bd38      	pop	{r3, r4, r5, pc}
 800a2c4:	200026c4 	.word	0x200026c4

0800a2c8 <_malloc_usable_size_r>:
 800a2c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2cc:	1f18      	subs	r0, r3, #4
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	bfbc      	itt	lt
 800a2d2:	580b      	ldrlt	r3, [r1, r0]
 800a2d4:	18c0      	addlt	r0, r0, r3
 800a2d6:	4770      	bx	lr

0800a2d8 <_init>:
 800a2d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2da:	bf00      	nop
 800a2dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2de:	bc08      	pop	{r3}
 800a2e0:	469e      	mov	lr, r3
 800a2e2:	4770      	bx	lr

0800a2e4 <_fini>:
 800a2e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2e6:	bf00      	nop
 800a2e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2ea:	bc08      	pop	{r3}
 800a2ec:	469e      	mov	lr, r3
 800a2ee:	4770      	bx	lr
