Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue Mar  3 03:24:18 2020
| Host         : caplab10 running 64-bit major release  (build 9200)
| Command      : report_methodology -file nexys4fpga_max_inputs_methodology_drc_routed.rpt -pb nexys4fpga_max_inputs_methodology_drc_routed.pb -rpx nexys4fpga_max_inputs_methodology_drc_routed.rpx
| Design       : nexys4fpga_max_inputs
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+----------+----------+------------------------------------------------+------------+
| Rule     | Severity | Description                                    | Violations |
+----------+----------+------------------------------------------------+------------+
| TIMING-6 | Warning  | No common primary clock between related clocks | 2          |
+----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_110_clk_wiz_0 and clk_110_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_110_clk_wiz_0] -to [get_clocks clk_110_clk_wiz_0_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_110_clk_wiz_0_1 and clk_110_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_110_clk_wiz_0_1] -to [get_clocks clk_110_clk_wiz_0]
Related violations: <none>


