{"vcs1":{"timestamp_begin":1696156684.782110293, "rt":1.39, "ut":0.13, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696156683.980854341}
{"VCS_COMP_START_TIME": 1696156683.980854341}
{"VCS_COMP_END_TIME": 1696156686.231334221}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
