# Clock_System
VHDL code for a clock system, The system uses several blocks: 2 Frequency dividers (from 50 MHz to 512 Hz and 1 Hz), a counter , which counts from 15:00 to 00:00, each digit is represented in BCD at the output, a multiplexer to select between al the BCD codes and a BCD to 7 segment display decoder to see the regressive count.
