static int F_1 ( void )\r\n{\r\nT_1 V_1 , V_2 ;\r\nV_1 = F_2 ( V_3 , V_4 ) ;\r\nV_2 = F_2 ( V_3 , V_5 ) ;\r\nreturn ( V_1 | V_2 ) ? 1 : 0 ;\r\n}\r\nstatic int F_3 ( void )\r\n{\r\nT_1 V_6 ;\r\nF_4 ( V_7 ) ;\r\nF_5 ( 0xffffffff , V_3 , V_8 ) ;\r\nF_5 ( 0xffffffff , V_3 , V_9 ) ;\r\nF_5 ( 0xffffffff , V_10 , V_11 ) ;\r\nF_6 ( V_12 , V_13 ) ;\r\nF_6 ( V_14 , V_13 ) ;\r\nV_6 = F_7 ( V_15 ) | V_16 ;\r\nF_8 ( V_6 , V_15 ) ;\r\nF_9 ( 0 ) ;\r\nif ( F_10 () )\r\ngoto V_17;\r\nF_11 ( F_12 ( V_18 ) ,\r\nF_13 ( V_18 ) ,\r\nF_13 ( V_19 ) ) ;\r\nV_17:\r\nF_14 () ;\r\nF_15 ( V_7 ) ;\r\nF_5 ( 0xffffffff , V_3 , V_8 ) ;\r\nF_5 ( 0xffffffff , V_3 , V_9 ) ;\r\nF_16 ( 0x4 | 0x1 , V_10 , V_11 ) ;\r\nV_6 = F_17 ( V_20 , V_21 ) ;\r\nif ( V_6 & 0x01 )\r\nF_5 ( 0x01 , V_20 ,\r\nV_21 ) ;\r\nif ( V_6 & 0x20 )\r\nF_5 ( 0x20 , V_20 ,\r\nV_21 ) ;\r\nF_5 ( 0x0 , V_20 , V_21 ) ;\r\nF_6 ( V_14 , V_22 ) ;\r\nF_6 ( V_12 , V_22 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_18 ( void )\r\n{\r\nT_1 V_6 ;\r\nV_6 = F_2 ( V_3 , V_4 ) ;\r\nif ( V_6 & ( V_23 | V_24 |\r\nV_25 | V_26 |\r\nV_27 | V_28 ) )\r\nreturn 0 ;\r\nV_6 = F_2 ( V_3 , V_5 ) ;\r\nif ( V_6 & V_29 )\r\nreturn 0 ;\r\nif ( V_30 )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nstatic void F_19 ( void )\r\n{\r\nconst int V_31 = 0 ;\r\nif ( F_18 () ) {\r\nF_5 ( 0xffffffff , V_3 , V_8 ) ;\r\nF_5 ( 0xffffffff , V_3 , V_9 ) ;\r\nF_5 ( 0xffffffff , V_10 , V_11 ) ;\r\nF_6 ( V_14 , V_13 ) ;\r\n} else {\r\nF_6 ( V_14 , V_22 ) ;\r\n}\r\nasm("mcr p15, 0, %0, c7, c0, 4" : : "r" (zero) : "memory", "cc");\r\nF_6 ( V_14 , V_22 ) ;\r\n}\r\nstatic int F_20 ( void )\r\n{\r\nif ( F_1 () )\r\nreturn 0 ;\r\nif ( F_21 ( V_7 ) )\r\nreturn 0 ;\r\nif ( F_22 () )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nstatic void F_23 ( void )\r\n{\r\nif ( ! F_20 () ) {\r\nif ( F_10 () )\r\nreturn;\r\nF_19 () ;\r\nreturn;\r\n}\r\nif ( F_10 () )\r\nreturn;\r\nF_3 () ;\r\n}\r\nstatic void T_2 F_24 ( void )\r\n{\r\nint V_32 , V_33 ;\r\nstruct V_34 * V_35 ;\r\nF_5 ( V_36 , V_20 ,\r\nV_37 ) ;\r\nV_33 = F_25 ( V_12 ) ;\r\nfor ( V_32 = 0 ; V_32 < V_33 ; V_32 ++ )\r\nF_26 ( V_12 , V_32 , V_13 ) ;\r\nF_27 ( V_12 , V_13 ) ;\r\nF_27 ( V_14 , V_13 ) ;\r\nV_35 = F_28 ( V_38 ) ;\r\nF_6 ( V_35 , V_39 ) ;\r\nV_35 = F_28 ( V_40 ) ;\r\nF_6 ( V_35 , V_39 ) ;\r\nF_29 ( V_41 , NULL ) ;\r\nF_30 ( V_42 , V_43 ) ;\r\n#ifdef F_31\r\nV_44 = F_3 ;\r\n#endif\r\nF_5 ( 15 << V_45 , V_46 ,\r\nV_47 ) ;\r\nF_5 ( 2 << V_45 , V_46 ,\r\nV_48 ) ;\r\nF_5 ( V_49 |\r\n( 0x1 << V_50 ) |\r\nV_51 |\r\n( 0x1 << V_52 ) |\r\n( 0x0 << V_53 ) ,\r\nV_46 , V_54 ) ;\r\nF_5 ( V_55 | V_56 ,\r\nV_10 , V_57 ) ;\r\n}\r\nint T_2 F_32 ( void )\r\n{\r\nT_1 V_6 ;\r\nF_33 ( V_58 L_1 ) ;\r\nV_6 = F_17 ( V_20 , V_59 ) ;\r\nF_33 ( V_58 L_2 , ( V_6 >> 4 ) & 0x0f , V_6 & 0x0f ) ;\r\nV_14 = F_34 ( L_3 ) ;\r\nif ( ! V_14 )\r\nF_35 ( L_4 ) ;\r\nV_12 = F_34 ( L_5 ) ;\r\nif ( ! V_12 )\r\nF_35 ( L_6 ) ;\r\nV_42 = F_36 ( L_7 ) ;\r\nif ( ! V_42 )\r\nF_35 ( L_8 ) ;\r\nV_43 = F_36 ( L_9 ) ;\r\nif ( ! V_43 )\r\nF_35 ( L_10 ) ;\r\nV_38 = F_36 ( L_11 ) ;\r\nif ( ! V_38 )\r\nF_35 ( L_12 ) ;\r\nV_40 = F_36 ( L_13 ) ;\r\nif ( ! V_40 )\r\nF_35 ( L_14 ) ;\r\nV_7 = F_37 ( NULL , L_15 ) ;\r\nif ( F_38 ( V_7 ) ) {\r\nF_33 ( V_60 L_16 ) ;\r\nreturn - V_61 ;\r\n}\r\nif ( F_39 () ) {\r\nV_62 = F_37 ( NULL , L_17 ) ;\r\nif ( F_38 ( V_62 ) ) {\r\nF_33 ( V_60 L_18 ) ;\r\nF_40 ( V_7 ) ;\r\nreturn - V_61 ;\r\n}\r\n}\r\nF_24 () ;\r\nF_11 = F_41 ( V_63 ,\r\nV_64 ) ;\r\nV_65 = F_23 ;\r\nreturn 0 ;\r\n}
