module delay(
	output	reg 		go,
	input		[11:0] 	cycles,
	input					enable,
	input					clk
);
wire enclk;
assign enclk=clk&enable;
reg [11:0] count;

always @(posedge clk) begin
	if(enable)begin
	if( count==0)
	go=1;
	else
	count=count-1;
	end
	else begin
	count=cycles;
	go=0;
	end
end



endmodule