<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › common › vic.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>vic.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  linux/arch/arm/common/vic.c</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 1999 - 2003 ARM Limited</span>
<span class="cm"> *  Copyright (C) 2000 Deep Blue Solutions Ltd</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/export.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/irqdomain.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_address.h&gt;</span>
<span class="cp">#include &lt;linux/of_irq.h&gt;</span>
<span class="cp">#include &lt;linux/syscore_ops.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/amba/bus.h&gt;</span>

<span class="cp">#include &lt;asm/exception.h&gt;</span>
<span class="cp">#include &lt;asm/mach/irq.h&gt;</span>
<span class="cp">#include &lt;asm/hardware/vic.h&gt;</span>

<span class="cm">/**</span>
<span class="cm"> * struct vic_device - VIC PM device</span>
<span class="cm"> * @irq: The IRQ number for the base of the VIC.</span>
<span class="cm"> * @base: The register base for the VIC.</span>
<span class="cm"> * @valid_sources: A bitmask of valid interrupts</span>
<span class="cm"> * @resume_sources: A bitmask of interrupts for resume.</span>
<span class="cm"> * @resume_irqs: The IRQs enabled for resume.</span>
<span class="cm"> * @int_select: Save for VIC_INT_SELECT.</span>
<span class="cm"> * @int_enable: Save for VIC_INT_ENABLE.</span>
<span class="cm"> * @soft_int: Save for VIC_INT_SOFT.</span>
<span class="cm"> * @protect: Save for VIC_PROTECT.</span>
<span class="cm"> * @domain: The IRQ domain for the VIC.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">vic_device</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">irq</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">valid_sources</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">resume_sources</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">resume_irqs</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">int_select</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">int_enable</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">soft_int</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">protect</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">domain</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* we cannot allocate memory when VICs are initially registered */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">vic_device</span> <span class="n">vic_devices</span><span class="p">[</span><span class="n">CONFIG_ARM_VIC_NR</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">vic_id</span><span class="p">;</span>

<span class="cm">/**</span>
<span class="cm"> * vic_init2 - common initialisation code</span>
<span class="cm"> * @base: Base of the VIC.</span>
<span class="cm"> *</span>
<span class="cm"> * Common initialisation code for registration</span>
<span class="cm"> * and resume.</span>
<span class="cm">*/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">vic_init2</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_VECT_CNTL0</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">VIC_VECT_CNTL_ENABLE</span> <span class="o">|</span> <span class="n">i</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">writel</span><span class="p">(</span><span class="mi">32</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_PL190_DEF_VECT_ADDR</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">resume_one_vic</span><span class="p">(</span><span class="k">struct</span> <span class="n">vic_device</span> <span class="o">*</span><span class="n">vic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">vic</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;%s: resuming vic at %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>

	<span class="cm">/* re-initialise static settings */</span>
	<span class="n">vic_init2</span><span class="p">(</span><span class="n">base</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">vic</span><span class="o">-&gt;</span><span class="n">int_select</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_INT_SELECT</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">vic</span><span class="o">-&gt;</span><span class="n">protect</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_PROTECT</span><span class="p">);</span>

	<span class="cm">/* set the enabled ints and then clear the non-enabled */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">vic</span><span class="o">-&gt;</span><span class="n">int_enable</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_INT_ENABLE</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="o">~</span><span class="n">vic</span><span class="o">-&gt;</span><span class="n">int_enable</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_INT_ENABLE_CLEAR</span><span class="p">);</span>

	<span class="cm">/* and the same for the soft-int register */</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">vic</span><span class="o">-&gt;</span><span class="n">soft_int</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_INT_SOFT</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="o">~</span><span class="n">vic</span><span class="o">-&gt;</span><span class="n">soft_int</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_INT_SOFT_CLEAR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">vic_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">id</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">id</span> <span class="o">=</span> <span class="n">vic_id</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span> <span class="n">id</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">id</span><span class="o">--</span><span class="p">)</span>
		<span class="n">resume_one_vic</span><span class="p">(</span><span class="n">vic_devices</span> <span class="o">+</span> <span class="n">id</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">suspend_one_vic</span><span class="p">(</span><span class="k">struct</span> <span class="n">vic_device</span> <span class="o">*</span><span class="n">vic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">vic</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;%s: suspending vic at %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>

	<span class="n">vic</span><span class="o">-&gt;</span><span class="n">int_select</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">VIC_INT_SELECT</span><span class="p">);</span>
	<span class="n">vic</span><span class="o">-&gt;</span><span class="n">int_enable</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">VIC_INT_ENABLE</span><span class="p">);</span>
	<span class="n">vic</span><span class="o">-&gt;</span><span class="n">soft_int</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">VIC_INT_SOFT</span><span class="p">);</span>
	<span class="n">vic</span><span class="o">-&gt;</span><span class="n">protect</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">VIC_PROTECT</span><span class="p">);</span>

	<span class="cm">/* set the interrupts (if any) that are used for</span>
<span class="cm">	 * resuming the system */</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">vic</span><span class="o">-&gt;</span><span class="n">resume_irqs</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_INT_ENABLE</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="o">~</span><span class="n">vic</span><span class="o">-&gt;</span><span class="n">resume_irqs</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_INT_ENABLE_CLEAR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">vic_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">id</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">id</span> <span class="o">&lt;</span> <span class="n">vic_id</span><span class="p">;</span> <span class="n">id</span><span class="o">++</span><span class="p">)</span>
		<span class="n">suspend_one_vic</span><span class="p">(</span><span class="n">vic_devices</span> <span class="o">+</span> <span class="n">id</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">syscore_ops</span> <span class="n">vic_syscore_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">vic_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">vic_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * vic_pm_init - initicall to register VIC pm</span>
<span class="cm"> *</span>
<span class="cm"> * This is called via late_initcall() to register</span>
<span class="cm"> * the resources for the VICs due to the early</span>
<span class="cm"> * nature of the VIC&#39;s registration.</span>
<span class="cm">*/</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">vic_pm_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vic_id</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">register_syscore_ops</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vic_syscore_ops</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">late_initcall</span><span class="p">(</span><span class="n">vic_pm_init</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PM */</span><span class="cp"></span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">vic_chip</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">vic_irqdomain_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span>
			     <span class="n">irq_hw_number_t</span> <span class="n">hwirq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">vic_device</span> <span class="o">*</span><span class="n">v</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">host_data</span><span class="p">;</span>

	<span class="cm">/* Skip invalid IRQs, only register handlers for the real ones */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">v</span><span class="o">-&gt;</span><span class="n">valid_sources</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">hwirq</span><span class="p">)))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOTSUPP</span><span class="p">;</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vic_chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">v</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">IRQF_VALID</span> <span class="o">|</span> <span class="n">IRQF_PROBE</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_domain_ops</span> <span class="n">vic_irqdomain_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">map</span> <span class="o">=</span> <span class="n">vic_irqdomain_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">xlate</span> <span class="o">=</span> <span class="n">irq_domain_xlate_onetwocell</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * vic_register() - Register a VIC.</span>
<span class="cm"> * @base: The base address of the VIC.</span>
<span class="cm"> * @irq: The base IRQ for the VIC.</span>
<span class="cm"> * @valid_sources: bitmask of valid interrupts</span>
<span class="cm"> * @resume_sources: bitmask of interrupts allowed for resume sources.</span>
<span class="cm"> * @node: The device tree node associated with the VIC.</span>
<span class="cm"> *</span>
<span class="cm"> * Register the VIC with the system device tree so that it can be notified</span>
<span class="cm"> * of suspend and resume requests and ensure that the correct actions are</span>
<span class="cm"> * taken to re-instate the settings on resume.</span>
<span class="cm"> *</span>
<span class="cm"> * This also configures the IRQ domain for the VIC.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">vic_register</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span>
				<span class="n">u32</span> <span class="n">valid_sources</span><span class="p">,</span> <span class="n">u32</span> <span class="n">resume_sources</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">vic_device</span> <span class="o">*</span><span class="n">v</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vic_id</span> <span class="o">&gt;=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vic_devices</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s: too few VICs, increase CONFIG_ARM_VIC_NR</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">v</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">vic_devices</span><span class="p">[</span><span class="n">vic_id</span><span class="p">];</span>
	<span class="n">v</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">v</span><span class="o">-&gt;</span><span class="n">valid_sources</span> <span class="o">=</span> <span class="n">valid_sources</span><span class="p">;</span>
	<span class="n">v</span><span class="o">-&gt;</span><span class="n">resume_sources</span> <span class="o">=</span> <span class="n">resume_sources</span><span class="p">;</span>
	<span class="n">v</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">vic_id</span><span class="o">++</span><span class="p">;</span>
	<span class="n">v</span><span class="o">-&gt;</span><span class="n">domain</span> <span class="o">=</span> <span class="n">irq_domain_add_legacy</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">fls</span><span class="p">(</span><span class="n">valid_sources</span><span class="p">),</span> <span class="n">irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
					  <span class="o">&amp;</span><span class="n">vic_irqdomain_ops</span><span class="p">,</span> <span class="n">v</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">vic_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_INT_ENABLE_CLEAR</span><span class="p">);</span>
	<span class="cm">/* moreover, clear the soft-triggered, in case it was the reason */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_INT_SOFT_CLEAR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">vic_mask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_INT_ENABLE_CLEAR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">vic_unmask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_INT_ENABLE</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#if defined(CONFIG_PM)</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">vic_device</span> <span class="o">*</span><span class="nf">vic_from_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
        <span class="k">struct</span> <span class="n">vic_device</span> <span class="o">*</span><span class="n">v</span> <span class="o">=</span> <span class="n">vic_devices</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">base_irq</span> <span class="o">=</span> <span class="n">irq</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">31</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">id</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">id</span> <span class="o">&lt;</span> <span class="n">vic_id</span><span class="p">;</span> <span class="n">id</span><span class="o">++</span><span class="p">,</span> <span class="n">v</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">v</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">==</span> <span class="n">base_irq</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">v</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">vic_set_wake</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">vic_device</span> <span class="o">*</span><span class="n">v</span> <span class="o">=</span> <span class="n">vic_from_irq</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">off</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bit</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">off</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">v</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">bit</span> <span class="o">&amp;</span> <span class="n">v</span><span class="o">-&gt;</span><span class="n">resume_sources</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">on</span><span class="p">)</span>
		<span class="n">v</span><span class="o">-&gt;</span><span class="n">resume_irqs</span> <span class="o">|=</span> <span class="n">bit</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">v</span><span class="o">-&gt;</span><span class="n">resume_irqs</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">bit</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#define vic_set_wake NULL</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PM */</span><span class="cp"></span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">vic_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;VIC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">vic_ack_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">vic_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">vic_unmask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_wake</span>	<span class="o">=</span> <span class="n">vic_set_wake</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">vic_disable</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_INT_SELECT</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_INT_ENABLE</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_INT_ENABLE_CLEAR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_ITCR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_INT_SOFT_CLEAR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">vic_clear_interrupts</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_PL190_VECT_ADDR</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">19</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">value</span><span class="p">;</span>

		<span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">VIC_PL190_VECT_ADDR</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_PL190_VECT_ADDR</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * The PL190 cell from ARM has been modified by ST to handle 64 interrupts.</span>
<span class="cm"> * The original cell has 32 interrupts, while the modified one has 64,</span>
<span class="cm"> * replocating two blocks 0x00..0x1f in 0x20..0x3f. In that case</span>
<span class="cm"> * the probe function is called twice, with base set to offset 000</span>
<span class="cm"> *  and 020 within the page. We call this &quot;second block&quot;.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">vic_init_st</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_start</span><span class="p">,</span>
			       <span class="n">u32</span> <span class="n">vic_sources</span><span class="p">,</span> <span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">vic_2nd_block</span> <span class="o">=</span> <span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">base</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">PAGE_MASK</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Disable all interrupts initially. */</span>
	<span class="n">vic_disable</span><span class="p">(</span><span class="n">base</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Make sure we clear all existing interrupts. The vector registers</span>
<span class="cm">	 * in this cell are after the second block of general registers,</span>
<span class="cm">	 * so we can address them using standard offsets, but only from</span>
<span class="cm">	 * the second base address, which is 0x20 in the page</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vic_2nd_block</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">vic_clear_interrupts</span><span class="p">(</span><span class="n">base</span><span class="p">);</span>

		<span class="cm">/* ST has 16 vectors as well, but we don&#39;t enable them by now */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_VECT_CNTL0</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
			<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">writel</span><span class="p">(</span><span class="mi">32</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VIC_PL190_DEF_VECT_ADDR</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">vic_register</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">irq_start</span><span class="p">,</span> <span class="n">vic_sources</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">node</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">__vic_init</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_start</span><span class="p">,</span>
			      <span class="n">u32</span> <span class="n">vic_sources</span><span class="p">,</span> <span class="n">u32</span> <span class="n">resume_sources</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cellid</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">amba_vendor</span> <span class="n">vendor</span><span class="p">;</span>

	<span class="cm">/* Identify which VIC cell this one is, by reading the ID */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">;</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)((</span><span class="n">u32</span><span class="p">)</span><span class="n">base</span> <span class="o">&amp;</span> <span class="n">PAGE_MASK</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0xfe0</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">cellid</span> <span class="o">|=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">vendor</span> <span class="o">=</span> <span class="p">(</span><span class="n">cellid</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;VIC @%p: id 0x%08x, vendor 0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">base</span><span class="p">,</span> <span class="n">cellid</span><span class="p">,</span> <span class="n">vendor</span><span class="p">);</span>

	<span class="k">switch</span><span class="p">(</span><span class="n">vendor</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">AMBA_VENDOR_ST</span>:
		<span class="n">vic_init_st</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">irq_start</span><span class="p">,</span> <span class="n">vic_sources</span><span class="p">,</span> <span class="n">node</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;VIC: unknown vendor, continuing anyways</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="cm">/* fall through */</span>
	<span class="k">case</span> <span class="n">AMBA_VENDOR_ARM</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Disable all interrupts initially. */</span>
	<span class="n">vic_disable</span><span class="p">(</span><span class="n">base</span><span class="p">);</span>

	<span class="cm">/* Make sure we clear all existing interrupts */</span>
	<span class="n">vic_clear_interrupts</span><span class="p">(</span><span class="n">base</span><span class="p">);</span>

	<span class="n">vic_init2</span><span class="p">(</span><span class="n">base</span><span class="p">);</span>

	<span class="n">vic_register</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">irq_start</span><span class="p">,</span> <span class="n">vic_sources</span><span class="p">,</span> <span class="n">resume_sources</span><span class="p">,</span> <span class="n">node</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * vic_init() - initialise a vectored interrupt controller</span>
<span class="cm"> * @base: iomem base address</span>
<span class="cm"> * @irq_start: starting interrupt number, must be muliple of 32</span>
<span class="cm"> * @vic_sources: bitmask of interrupt sources to allow</span>
<span class="cm"> * @resume_sources: bitmask of interrupt sources to allow for resume</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">vic_init</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_start</span><span class="p">,</span>
		     <span class="n">u32</span> <span class="n">vic_sources</span><span class="p">,</span> <span class="n">u32</span> <span class="n">resume_sources</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__vic_init</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">irq_start</span><span class="p">,</span> <span class="n">vic_sources</span><span class="p">,</span> <span class="n">resume_sources</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_OF</span>
<span class="kt">int</span> <span class="n">__init</span> <span class="nf">vic_of_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span> <span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq_base</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">WARN</span><span class="p">(</span><span class="n">parent</span><span class="p">,</span> <span class="s">&quot;non-root VICs are not supported&quot;</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">regs</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">regs</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

	<span class="n">irq_base</span> <span class="o">=</span> <span class="n">irq_alloc_descs</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="n">numa_node_id</span><span class="p">());</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="n">irq_base</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">out_unmap</span><span class="p">;</span>

	<span class="n">__vic_init</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">irq_base</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="n">node</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

 <span class="nl">out_unmap:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG OF */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Handle each interrupt in a single VIC.  Returns non-zero if we&#39;ve</span>
<span class="cm"> * handled at least one interrupt.  This reads the status register</span>
<span class="cm"> * before handling each interrupt, which is necessary given that</span>
<span class="cm"> * handle_IRQ may briefly re-enable interrupts for soft IRQ handling.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">handle_one_vic</span><span class="p">(</span><span class="k">struct</span> <span class="n">vic_device</span> <span class="o">*</span><span class="n">vic</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">stat</span><span class="p">,</span> <span class="n">irq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">handled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">((</span><span class="n">stat</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">vic</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">VIC_IRQ_STATUS</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">ffs</span><span class="p">(</span><span class="n">stat</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">handle_IRQ</span><span class="p">(</span><span class="n">irq_find_mapping</span><span class="p">(</span><span class="n">vic</span><span class="o">-&gt;</span><span class="n">domain</span><span class="p">,</span> <span class="n">irq</span><span class="p">),</span> <span class="n">regs</span><span class="p">);</span>
		<span class="n">handled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">handled</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Keep iterating over all registered VIC&#39;s until there are no pending</span>
<span class="cm"> * interrupts.</span>
<span class="cm"> */</span>
<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="n">__exception_irq_entry</span> <span class="nf">vic_handle_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">handled</span><span class="p">;</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">handled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">vic_id</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
			<span class="n">handled</span> <span class="o">|=</span> <span class="n">handle_one_vic</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vic_devices</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">regs</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">handled</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
