// Seed: 3009070820
module module_0 (
    input wire id_0,
    input wire id_1,
    input wor id_2,
    input wand id_3,
    output supply0 id_4#(.id_6(-1'b0))
);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output logic id_2,
    input supply0 id_3,
    input wire id_4,
    input wire id_5,
    output wand id_6
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_0,
      id_6
  );
  always
    if (-1'b0) begin : LABEL_0
      id_2 <= id_1;
    end else id_2 = #id_8 id_1;
endmodule
