# Instruction Set Architecture (WIP :construction:)
The instruction set architecture used for this VM is very similiar to the official RISCV ISA.

| Opcode   | Operand |
| -------- | ------- |

<!-- |   |   |   |   |
|---|---|---|---| -->

| Opcode    | Register | Register | Register |
| -------- | ------- | -------- | ------- |

| Opcode    | Register | Register | Immediate |
| -------- | ------- | -------- | -------- |

| Opcode    | Register | Immediate |
| -------- | ------- | -------- |


# Memory Addressing