[2025-09-17 10:27:00] START suite=qualcomm_srv trace=srv376_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv376_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3305493 heartbeat IPC: 3.025 cumulative IPC: 3.025 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 6155928 cumulative IPC: 3.249 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 6155928 cumulative IPC: 3.249 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 6155930 heartbeat IPC: 3.508 cumulative IPC: 2.5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11875622 heartbeat IPC: 1.748 cumulative IPC: 1.748 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 17707312 heartbeat IPC: 1.715 cumulative IPC: 1.731 (Simulation time: 00 hr 03 min 05 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 23355186 heartbeat IPC: 1.771 cumulative IPC: 1.744 (Simulation time: 00 hr 04 min 05 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 28834419 heartbeat IPC: 1.825 cumulative IPC: 1.764 (Simulation time: 00 hr 05 min 00 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 34503918 heartbeat IPC: 1.764 cumulative IPC: 1.764 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 39921670 heartbeat IPC: 1.846 cumulative IPC: 1.777 (Simulation time: 00 hr 06 min 54 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 45467873 heartbeat IPC: 1.803 cumulative IPC: 1.781 (Simulation time: 00 hr 07 min 51 sec)
Heartbeat CPU 0 instructions: 100000025 cycles: 51019733 heartbeat IPC: 1.801 cumulative IPC: 1.783 (Simulation time: 00 hr 08 min 48 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv376_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000029 cycles: 56517711 heartbeat IPC: 1.819 cumulative IPC: 1.787 (Simulation time: 00 hr 09 min 44 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 55631566 cumulative IPC: 1.798 (Simulation time: 00 hr 10 min 35 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 55631566 cumulative IPC: 1.798 (Simulation time: 00 hr 10 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv376_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.798 instructions: 100000002 cycles: 55631566
CPU 0 Branch Prediction Accuracy: 97.07% MPKI: 5.352 Average ROB Occupancy at Mispredict: 86.37
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00049
BRANCH_INDIRECT: 0.00674
BRANCH_CONDITIONAL: 5.341
BRANCH_DIRECT_CALL: 0.00123
BRANCH_INDIRECT_CALL: 0.00134
BRANCH_RETURN: 0.00094


====Backend Stall Breakdown====
ROB_STALL: 732813
LQ_STALL: 66
SQ_STALL: 1322550


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 128.33855
REPLAY_LOAD: 93.52477
NON_REPLAY_LOAD: 10.721763

== Total ==
ADDR_TRANS: 139504
REPLAY_LOAD: 124575
NON_REPLAY_LOAD: 468734

== Counts ==
ADDR_TRANS: 1087
REPLAY_LOAD: 1332
NON_REPLAY_LOAD: 43718

cpu0->cpu0_STLB TOTAL        ACCESS:     946084 HIT:     903494 MISS:      42590 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     946084 HIT:     903494 MISS:      42590 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 180.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     694016 HIT:     381766 MISS:     312250 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     453298 HIT:     275919 MISS:     177379 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      61051 HIT:       5825 MISS:      55226 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      83583 HIT:      82891 MISS:        692 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      96084 HIT:      17131 MISS:      78953 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 92.84 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15008198 HIT:   14617148 MISS:     391050 MSHR_MERGE:     121770
cpu0->cpu0_L1I LOAD         ACCESS:   15008198 HIT:   14617148 MISS:     391050 MSHR_MERGE:     121770
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27030698 HIT:   26238024 MISS:     792674 MSHR_MERGE:     451518
cpu0->cpu0_L1D LOAD         ACCESS:   14918475 HIT:   14541279 MISS:     377196 MSHR_MERGE:     193177
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12009671 HIT:   11690552 MISS:     319119 MSHR_MERGE:     258066
cpu0->cpu0_L1D TRANSLATION  ACCESS:     102552 HIT:       6193 MISS:      96359 MSHR_MERGE:        275
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 90.82 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12816032 HIT:   12716212 MISS:      99820 MSHR_MERGE:      57479
cpu0->cpu0_ITLB LOAD         ACCESS:   12816032 HIT:   12716212 MISS:      99820 MSHR_MERGE:      57479
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 11.87 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24901380 HIT:   23581097 MISS:    1320283 MSHR_MERGE:     416540
cpu0->cpu0_DTLB LOAD         ACCESS:   24901380 HIT:   23581097 MISS:    1320283 MSHR_MERGE:     416540
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.04 cycles
cpu0->LLC TOTAL        ACCESS:     386002 HIT:     165073 MISS:     220929 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     177379 HIT:      46957 MISS:     130422 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      55226 HIT:      14702 MISS:      40524 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      74444 HIT:      74193 MISS:        251 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      78953 HIT:      29221 MISS:      49732 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5779
  ROW_BUFFER_MISS:     214825
  AVG DBUS CONGESTED CYCLE: 6.476
Channel 0 WQ ROW_BUFFER_HIT:      10394
  ROW_BUFFER_MISS:      44485
  FULL:          0
Channel 0 REFRESHES ISSUED:       4636

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1036266        10494         7307        25850
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          237          379         2821         7633
  STLB miss resolved @ L2C                0          541         2433         5413        22164
  STLB miss resolved @ LLC                0          857         4340         5695        24749
  STLB miss resolved @ MEM                0         1139         7775        16708        45869

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27596         2134        48620         2704         1153
---------------------------------------------------------------
  STLB miss resolved @ L1D               29            5           49          563          330
  STLB miss resolved @ L2C               11           30           31          127           65
  STLB miss resolved @ LLC               37           30          148         1745          481
  STLB miss resolved @ MEM               19            6           65          923          706
[2025-09-17 10:37:35] END   suite=qualcomm_srv trace=srv376_ap (rc=0)
