# image_converter
ì´ë¯¸ì§€ ë³€í™˜ê¸°
#ì†Œê°œ
ì‹¤ìŠµì—ì„œ ë°°ìš´ ì½”ë“œë¡œ .hexë¥¼ .ppmìœ¼ë¡œ ë³€í™˜í•˜ê¸° ì•„ë˜ëŠ” ë¸”ë¡ ë‹¤ì´ì–´ê·¸ë¨
<img width="1360" height="776" alt="Image" src="https://github.com/user-attachments/assets/d6b4cee4-b004-42da-9f65-920ab6e97b40" />

## 1. í”„ë¡œì íŠ¸ ê°œìš”

ë³¸ í”„ë¡œì íŠ¸ëŠ” Verilog HDLì„ ì´ìš©í•˜ì—¬ ì´ë¯¸ì§€ í”„ë¡œì„¸ì‹± íŒŒì´í”„ë¼ì¸ ì¤‘ Sobelì™€ laplacian(8ë°©í–¥í–¥) í•„í„°ë¥¼ ì§ì ‘ êµ¬í˜„í•˜ê³ , í…ŒìŠ¤íŠ¸ë²¤ì¹˜ë¥¼ í†µí•´ `.hex` í˜•ì‹ì˜ ì…ë ¥ íŒŒì¼ì„ ë°›ì•„ `.ppm` ì´ë¯¸ì§€ë¡œ ì¶œë ¥í•˜ëŠ” ì‹œìŠ¤í…œì„ êµ¬ì¶•í•˜ëŠ” ê²ƒì„ ëª©í‘œë¡œ í•˜ì˜€ë‹¤. ì£¼ìš” ì²˜ë¦¬ ê³¼ì •ì€ ë‹¤ìŒê³¼ ê°™ë‹¤:

- `img_buf`ë¥¼ í†µí•´ ì´ë¯¸ì§€ ë°ì´í„°ë¥¼ ì…ë ¥
- RGB â†’ Grayscale ë³€í™˜
- 3x3 ì»¤ë„ ê¸°ë°˜ Sobel, laplacian Gx/Gy ì—°ì‚°
- Magnitude ê³„ì‚° ë° ìŠ¤ì¼€ì¼ë§
- `o_data_r/g/b`ë¡œ ê²°ê³¼ ì¶œë ¥ í›„ `.ppm` ìƒì„±

## 2-1. ì‹œí–‰ì°©ì˜¤ ë° ë¬¸ì œ í•´ê²° ê³¼ì •

### [1] ì¶œë ¥ê°’ì´ `0` ë˜ëŠ” `1`ë¡œë§Œ ë‚˜ì˜¤ëŠ” ë¬¸ì œ

- **ë¬¸ì œ ì›ì¸**: `Gx`, `Gy`ëŠ” signed 11bit (`BW+2`)ì˜€ìœ¼ë‚˜, magnitudeë¥¼ ê³„ì‚° í›„ ë³„ë„ ìŠ¤ì¼€ì¼ë§ ì—†ì´ ê·¸ëŒ€ë¡œ 8bitë¡œ í´ë¨í•‘í•˜ì—¬ ì¶œë ¥í•œ ê²ƒì´ ë¬¸ì œì˜€ë‹¤.
- **í•´ê²° ê³¼ì •**:
  - `abs(Gx) + abs(Gy)` ê°’ì„ ê³„ì‚°í•œ í›„, `if > 255 -> clamp` ì¡°ê±´ìœ¼ë¡œ ì œí•œ
  
### [2] í¬íŠ¸ í¬ê¸° ë¶ˆì¼ì¹˜ ì˜¤ë¥˜ (vsim-3015)

Warning: Port size (8) does not match connection size (1) for port 'o_data_r'.
- **ë¬¸ì œ ì›ì¸**: wrap.sv ìƒë‹¨ í¬íŠ¸ ì„ ì–¸ë¶€ì—ì„œ o_data_r/g/b ì™€ì´ì–´ê°€ ì œëŒ€ë¡œ 8bitë¡œ ì„ ì–¸ë˜ì§€ ì•Šì•˜ìŒ
- **í•´ê²° ê³¼ì •**: write ì„ ì–¸ìœ¼ë¡œ ê³ ì¹¨

## 2-2. ì½”ë“œ ì •ë¦¬ ë° í•´ì„¤

### ISP_sobel ì½”ë“œ
module ISP_sobel #(
    parameter BW = 8,    //ë¹„íŠ¸í­, 2^8 (0~255)
    parameter WIDTH = 640  //line buffer í¬ê¸°, ê°€ë¡œí•´ìƒë„
) (
    input                       clk,
    input                       reset,

    input                       i_frame_start,
    input                       i_valid,
    input                       i_h_first,
    input                       i_h_last,
    input                       i_v_last,
    input       [BW-1:0]        i_data_r,
    input       [BW-1:0]        i_data_g,
    input       [BW-1:0]        i_data_b,

    output                      o_valid,
    output                      o_h_first,
    output                      o_h_last,
    output                      o_v_last,
    output      [BW-1:0]        o_data_r,
    output      [BW-1:0]        o_data_g,
    output      [BW-1:0]        o_data_b
);

    `define macro_control_ff(out, in, clk) \
        always @(posedge clk or negedge reset) \
        begin \
            if (!reset)  out <= 1'b0; \
            else if(enable) out <= in; \         //reset=0ì´ë©´ out0, enable=1ì´ë©´ out=in
        end

    //================ Control Delay =================
    reg valid_1d, valid_2d, valid_3d, valid_4d, valid_5d, valid_6d;
    reg h_first_1d, h_first_2d, h_first_3d, h_first_4d, h_first_5d, h_first_6d;
    reg h_last_1d, h_last_2d, h_last_3d, h_last_4d, h_last_5d, h_last_6d;
    reg v_last_1d, v_last_2d, v_last_3d, v_last_4d, v_last_5d, v_last_6d;      

    wire gclk;
    wire enable = (i_valid | valid_1d | valid_2d | valid_3d | valid_4d | valid_5d | valid_6d) | !reset;   //nand
    clk_gate clk_gate_0 (.gclk(gclk), .enable(enable), .clk(clk));

    `macro_control_ff(valid_1d, i_valid, clk)
    `macro_control_ff(valid_2d, valid_1d, gclk)
    `macro_control_ff(valid_3d, valid_2d, gclk)
    `macro_control_ff(valid_4d, valid_3d, gclk)
    `macro_control_ff(valid_5d, valid_4d, gclk)
    `macro_control_ff(valid_6d, valid_5d, gclk)

    `macro_control_ff(h_first_1d, i_h_first, clk)
    `macro_control_ff(h_first_2d, h_first_1d, gclk)
    `macro_control_ff(h_first_3d, h_first_2d, gclk)
    `macro_control_ff(h_first_4d, h_first_3d, gclk)
    `macro_control_ff(h_first_5d, h_first_4d, gclk)
    `macro_control_ff(h_first_6d, h_first_5d, gclk)

    `macro_control_ff(h_last_1d, i_h_last, clk)
    `macro_control_ff(h_last_2d, h_last_1d, gclk)
    `macro_control_ff(h_last_3d, h_last_2d, gclk)
    `macro_control_ff(h_last_4d, h_last_3d, gclk)
    `macro_control_ff(h_last_5d, h_last_4d, gclk)
    `macro_control_ff(h_last_6d, h_last_5d, gclk)

    `macro_control_ff(v_last_1d, i_v_last, clk)
    `macro_control_ff(v_last_2d, v_last_1d, gclk)
    `macro_control_ff(v_last_3d, v_last_2d, gclk)
    `macro_control_ff(v_last_4d, v_last_3d, gclk)
    `macro_control_ff(v_last_5d, v_last_4d, gclk)
    `macro_control_ff(v_last_6d, v_last_5d, gclk)

    //================ Grayscale Pipeline ================
    wire [BW-1:0] gray_pixel;
    reg  [BW-1:0] gray_pixel_d1, gray_pixel_d2, gray_pixel_d3;   //í•œí´ëŸ­ì‹ ì§€ì—°ì‹œì¼œ ìˆ˜í‰ìœ¼ë¡œ 3ì¤„ ë§Œë“¦

    assign gray_pixel = (i_data_r * 77 + i_data_g * 150 + i_data_b * 29) >> 8;    //ê·¼ì‚¬ê°’ìœ¼ë¡œ í‘ë°±ì²˜

    always @(posedge gclk or negedge reset) begin
        if(!reset) begin
            gray_pixel_d1 <= 0; gray_pixel_d2 <= 0; gray_pixel_d3 <= 0;
        end else begin
            if (i_valid)     gray_pixel_d1 <= gray_pixel;
            if (valid_1d)    gray_pixel_d2 <= gray_pixel_d1;
            if (valid_2d)    gray_pixel_d3 <= gray_pixel_d2;
        end
    end

    //================ Line Buffers ================
    reg [BW-1:0] line_buffer1 [0:WIDTH-1];   //ì´ì „í–‰ ,ê°€ë¡œ ì¸ë±ìŠ¤ (0 ~ WIDTH-1)
    reg [BW-1:0] line_buffer2 [0:WIDTH-1];   //ê·¸ ì´ì „í–‰ , í˜„ì¬í–‰ì€ gray_pixel_d3
    reg [$clog2(WIDTH)-1:0] addr;
    wire [BW-1:0] line1_data, line2_data;

    always @(posedge gclk or negedge reset) begin   //ë¦¬ì…‹ â†’ 0ìœ¼ë¡œ ì´ˆê¸°í™”. valid_3dì¼ ë•Œë§Œ ì£¼ì†Œ ì¦ê°€. 
        if (!reset) addr <= 0;
        else if (valid_3d) begin
            if (h_first_3d) addr <= 1;    //í•œ ì¤„ì˜ ì²« í”½ì…€(h_first_3d)ì´ë©´ addrì„ 1ë¡œ ì´ˆê¸°í™”. ë‚˜ë¨¸ì§€ ê²½ìš°ì—ëŠ” addrì„ +1 í•˜ë©´ì„œ ìˆœì°¨ì ìœ¼ë¡œ ê°€ë¡œì¤„ì„ ìŠ¤ìº”.
            else           addr <= addr + 1;
        end
    end

    always @(posedge gclk) begin 
        if (valid_3d) begin
            line_buffer2[addr] <= line_buffer1[addr];    //ìƒˆë¡œìš´ í”½ì…€ì´ ë“¤ì–´ì˜¬ ë•Œë§ˆë‹¤ line_buffer1ì— ê¸°ë¡. ê¸°ì¡´ line_buffer1 ê°’ì€ line_buffer2ë¡œ ë°€ë ¤ë‚¨.
            line_buffer1[addr] <= gray_pixel_d3;         //3d ì´í›„ë¶€í„° ìœ 
        end
    end

    assign line1_data = line_buffer1[addr];
    assign line2_data = line_buffer2[addr];

    //================ Window =================
    reg [BW-1:0] p11, p12, p13;
    reg [BW-1:0] p21, p22, p23;
    reg [BW-1:0] p31, p32, p33;

    always @(posedge gclk or negedge reset) begin
        if(!reset) begin
            p11<=0; p12<=0; p13<=0;
            p21<=0; p22<=0; p23<=0;
            p31<=0; p32<=0; p33<=0;
        end else if (valid_4d) begin      //ì‰¬í”„íŠ¸í•˜ë©´ì„œ ì˜¤ë¥¸ìª½ìœ¼ë¡œ ìƒˆ í”½ì…€ ì‚½ì…
            p31 <= p32; p32 <= p33; p33 <= gray_pixel_d3;
            p21 <= p22; p22 <= p23; p23 <= line1_data;
            p11 <= p12; p12 <= p13; p13 <= line2_data;
        end
    end

    //================ Sobel =================
    wire signed [BW+2:0] Gx = (p13 + (p23 << 1) + p33) - (p11 + (p21 << 1) + p31);     //ë§ˆìŠ¤í¬ë¥¼ ì½”ë“œë¡œ ë³€í™˜í•¨
    wire signed [BW+2:0] Gy = (p31 + (p32 << 1) + p33) - (p11 + (p12 << 1) + p13);     //ë¶€í˜¸ ìƒê¹€
    reg signed [BW+2:0] Gx_d1, Gy_d1;

    always @(posedge gclk or negedge reset) begin
        if(!reset) begin Gx_d1 <= 0; Gy_d1 <= 0; end
        else if (valid_5d) begin Gx_d1 <= Gx; Gy_d1 <= Gy; end
    end

    //================ Magnitude =================
	wire [BW+2:0] abs_Gx = Gx_d1[BW+2] ? -Gx_d1 : Gx_d1;     //ì ˆëŒ“ê°’
	wire [BW+2:0] abs_Gy = Gy_d1[BW+2] ? -Gy_d1 : Gy_d1;
	wire [BW+3:0] G_temp = abs_Gx + abs_Gy;
	wire [BW+3:0] G_scaled = G_temp >> 2;     //ë…¸ë©€ë¼ì´ì¦ˆ ì¶œë ¥ í¬í™” ë°©ì§€

	reg [BW-1:0] edge_magnitude;

	always @(posedge gclk or negedge reset) begin
		if (!reset) edge_magnitude <= 0;
		else if (valid_6d) edge_magnitude <= G_scaled[BW-1:0];
	end

    assign o_valid   = valid_6d;
    assign o_h_first = h_first_6d;
    assign o_h_last  = h_last_6d;
    assign o_v_last  = v_last_6d;
    assign o_data_r  = edge_magnitude;
    assign o_data_g  = edge_magnitude;
    assign o_data_b  = edge_magnitude;

endmodule

## 2-3. ê²°ê³¼
ê²°ê³¼ ì´ë¯¸ì§€ëŠ” ë‹¤ìŒê³¼ ê°™ë‹¤

![Image](https://github.com/user-attachments/assets/c7e77d53-2de3-441e-83a9-b434fd65e3a2)

## 3-1. ì‹œí–‰ì°©ì˜¤ ë° ë¬¸ì œí•´ê²°

ë¼í”Œë¼ì‹œì•ˆ í•„í„° ì†Œë²¨í•„í„°ëŠ” ëª¨ë‘ ì—£ì§€ì—ì„œ ë³€í™”ëŸ‰ì˜ í¬ê¸°ë¥¼ íŒë‹¨í•˜ëŠ” ê²ƒ.
ì†Œë²¨í•„í„°ëŠ” ë£¨íŠ¸(Gx^2+Gy^2) ~ \Gx\+\Gy\ë¡œ ë‚˜íƒ€ëƒ„
ë¼í”Œë¼ì‹œì•ˆ í•„í„°ëŠ” \Gx\

## 3-2. ì½”ë“œ ì •ë¦¬ ë° í•´ì„¤

### ISP_laplacian ì½”ë“œ
module ISP_laplacian #(
    parameter BW = 8,
    parameter WIDTH = 640
) (
    input                       clk,
    input                       reset,

    input                       i_frame_start,
    input                       i_valid,
    input                       i_h_first,
    input                       i_h_last,
    input                       i_v_last,
    input       [BW-1:0]        i_data_r,
    input       [BW-1:0]        i_data_g,
    input       [BW-1:0]        i_data_b,

    output                      o_valid,
    output                      o_h_first,
    output                      o_h_last,
    output                      o_v_last,
    output      [BW-1:0]        o_data_r,
    output      [BW-1:0]        o_data_g,
    output      [BW-1:0]        o_data_b
);

    `define macro_control_ff(out, in, clk) \
        always @(posedge clk or negedge reset) \
        begin \
            if (!reset)  out <= 1'b0; \
            else if(enable) out <= in; \
        end

    //================ Control Delay =================
    reg valid_1d, valid_2d, valid_3d, valid_4d, valid_5d, valid_6d;
    reg h_first_1d, h_first_2d, h_first_3d, h_first_4d, h_first_5d, h_first_6d;
    reg h_last_1d, h_last_2d, h_last_3d, h_last_4d, h_last_5d, h_last_6d;
    reg v_last_1d, v_last_2d, v_last_3d, v_last_4d, v_last_5d, v_last_6d;

    wire gclk;
    wire enable = (i_valid | valid_1d | valid_2d | valid_3d | valid_4d | valid_5d | valid_6d) | !reset;
    clk_gate clk_gate_0 (.gclk(gclk), .enable(enable), .clk(clk));

    `macro_control_ff(valid_1d, i_valid, clk)
    `macro_control_ff(valid_2d, valid_1d, gclk)
    `macro_control_ff(valid_3d, valid_2d, gclk)
    `macro_control_ff(valid_4d, valid_3d, gclk)
    `macro_control_ff(valid_5d, valid_4d, gclk)
    `macro_control_ff(valid_6d, valid_5d, gclk)

    `macro_control_ff(h_first_1d, i_h_first, clk)
    `macro_control_ff(h_first_2d, h_first_1d, gclk)
    `macro_control_ff(h_first_3d, h_first_2d, gclk)
    `macro_control_ff(h_first_4d, h_first_3d, gclk)
    `macro_control_ff(h_first_5d, h_first_4d, gclk)
    `macro_control_ff(h_first_6d, h_first_5d, gclk)

    `macro_control_ff(h_last_1d, i_h_last, clk)
    `macro_control_ff(h_last_2d, h_last_1d, gclk)
    `macro_control_ff(h_last_3d, h_last_2d, gclk)
    `macro_control_ff(h_last_4d, h_last_3d, gclk)
    `macro_control_ff(h_last_5d, h_last_4d, gclk)
    `macro_control_ff(h_last_6d, h_last_5d, gclk)

    `macro_control_ff(v_last_1d, i_v_last, clk)
    `macro_control_ff(v_last_2d, v_last_1d, gclk)
    `macro_control_ff(v_last_3d, v_last_2d, gclk)
    `macro_control_ff(v_last_4d, v_last_3d, gclk)
    `macro_control_ff(v_last_5d, v_last_4d, gclk)
    `macro_control_ff(v_last_6d, v_last_5d, gclk)

    //================ Grayscale Pipeline ================
    wire [BW-1:0] gray_pixel;
    reg  [BW-1:0] gray_pixel_d1, gray_pixel_d2, gray_pixel_d3;

    assign gray_pixel = (i_data_r * 77 + i_data_g * 150 + i_data_b * 29) >> 8;

    always @(posedge gclk or negedge reset) begin
        if(!reset) begin
            gray_pixel_d1 <= 0; gray_pixel_d2 <= 0; gray_pixel_d3 <= 0;
        end else begin
            if (i_valid)     gray_pixel_d1 <= gray_pixel;
            if (valid_1d)    gray_pixel_d2 <= gray_pixel_d1;
            if (valid_2d)    gray_pixel_d3 <= gray_pixel_d2;
        end
    end

    //================ Line Buffers ================
    reg [BW-1:0] line_buffer1 [0:WIDTH-1];
    reg [BW-1:0] line_buffer2 [0:WIDTH-1];
    reg [$clog2(WIDTH)-1:0] addr;
    wire [BW-1:0] line1_data, line2_data;

    always @(posedge gclk or negedge reset) begin
        if (!reset) addr <= 0;
        else if (valid_3d) begin
            if (h_first_3d) addr <= 1;
            else           addr <= addr + 1;
        end
    end

    always @(posedge gclk) begin
        if (valid_3d) begin
            line_buffer2[addr] <= line_buffer1[addr];
            line_buffer1[addr] <= gray_pixel_d3;
        end
    end

    assign line1_data = line_buffer1[addr];
    assign line2_data = line_buffer2[addr];

    //================ Window =================
    reg [BW-1:0] p11, p12, p13;
    reg [BW-1:0] p21, p22, p23;
    reg [BW-1:0] p31, p32, p33;

    always @(posedge gclk or negedge reset) begin
        if(!reset) begin
            p11<=0; p12<=0; p13<=0;
            p21<=0; p22<=0; p23<=0;
            p31<=0; p32<=0; p33<=0;
        end else if (valid_4d) begin
            p31 <= p32; p32 <= p33; p33 <= gray_pixel_d3;
            p21 <= p22; p22 <= p23; p23 <= line1_data;
            p11 <= p12; p12 <= p13; p13 <= line2_data;
        end
    end

    //================ laplacian =================
    wire signed [BW+3:0] Gx = ($signed({1'b0,p22}) <<< 3)     //p22 <<< 3 ëŠ” unsignì´ê³  p11~p33ì—­ì‹œ unsign í•˜ì§€ë§Œ ì–¸ì‚¬ì¸ë“œë¼ë¦¬ ì—°ì‚°í•´ë„ ë³€ìˆ˜(Gx)ê°€ ì‚¬ì¸ë“œë‹ˆê¹Œ ì–¸ì‚¬ì¸ë“œë¥¼ ì‚¬ì¸ë“œ ì‹œì¼œì¤˜ì•¼í•¨.
   - ($signed({1'b0,p11}) + $signed({1'b0,p12}) + $signed({1'b0,p13})
   +  $signed({1'b0,p21}) + $signed({1'b0,p23})
   +  $signed({1'b0,p31}) + $signed({1'b0,p32}) + $signed({1'b0,p33}));

	reg signed [BW+3:0] Gx_d1;

	
    always @(posedge gclk or negedge reset) begin
        if(!reset) begin Gx_d1 <= 0; end
        else if (valid_5d) begin Gx_d1 <= Gx; end
    end

    //================ Magnitude =================
	wire [BW+3:0] abs_Gx = Gx_d1[BW+2] ? -Gx_d1 : Gx_d1; 
	wire [BW+3:0] G_temp = abs_Gx;
	wire [BW+3:0] G_scaled = G_temp >> 2;  

	reg [BW-1:0] edge_magnitude;

	
	 //================ saturation =================	
	always @(posedge gclk or negedge reset) begin
    if (!reset) edge_magnitude <= 0;
    else if (valid_6d) begin
        if (G_scaled > 8'd255)
            edge_magnitude <= 8'd255;
        else
            edge_magnitude <= G_scaled[BW-1:0];
    end
end

	
	
    assign o_valid   = valid_6d;
    assign o_h_first = h_first_6d;
    assign o_h_last  = h_last_6d;
    assign o_v_last  = v_last_6d;
    assign o_data_r  = edge_magnitude;
    assign o_data_g  = edge_magnitude;
    assign o_data_b  = edge_magnitude;

endmodule

## 3-3. ê²°ê³¼
![lena_out (2)](https://github.com/user-attachments/assets/46dfabf0-c779-49ec-88ee-80359b1fe2a2)


# 4. ê²°ê³¼ ë¹„êµ

## ğŸ”¹ Sobel í•„í„°
- `Gx`, `Gy` ë°©í–¥ ê°ê° gradient ê³„ì‚°
- ì ˆëŒ“ê°’ í›„ í•©ì‚°í•˜ì—¬ magnitude ì¶”ì¶œ  
  (ì˜ˆ: `|Gx| + |Gy|`)
- ê²°ê³¼ë¥¼ RGB ì±„ë„ì— ë™ì¼í•˜ê²Œ ì¶œë ¥í•˜ì—¬ **Grayscale edge map** ìƒì„±

## ğŸ”¹ Laplacian í•„í„°
- 3Ã—3 ì»¤ë„: `8 Ã— p22 âˆ’ ì£¼ë³€ 8í”½ì…€ì˜ í•©`
- ëª¨ë“  ì…ë ¥ í”½ì…€ì„ `$signed({1'b0, pXX})` ë°©ì‹ìœ¼ë¡œ **sign-extend**
- ì—°ì‚° ê²°ê³¼ì— ì ˆëŒ“ê°’ + shift ì ìš© (ìŠ¤ì¼€ì¼ë§)
- `if (value > 255) value = 255;` ë°©ì‹ìœ¼ë¡œ **í¬í™” í´ë¦¬í•‘** ì²˜ë¦¬
- RGB 3ì±„ë„ ë™ì¼ ì¶œë ¥ (grayscale edge image)

---

## ì‹¤í—˜ ê²°ê³¼ ë¹„êµ

| í•­ëª©               | Sobel í•„í„° ê²°ê³¼                              | Laplacian í•„í„° ê²°ê³¼                           |
|--------------------|----------------------------------------------|-----------------------------------------------|
| ìœ¤ê³½ì„  ë‘ê»˜         | êµµê³  ë¶€ë“œëŸ¬ìš´ ì™¸ê³½ì„                           | ì–‡ê³  ë‚ ì¹´ë¡œìš´ ì™¸ê³½ì„                             |
| ë””í…Œì¼ í‘œí˜„         | ì£¼ìš” ìœ¤ê³½ ìœ„ì£¼ë¡œ ê°•ì¡°                         | ì‘ì€ í…ìŠ¤ì²˜ë‚˜ ë¯¸ì„¸í•œ ë³€í™”ê¹Œì§€ ë°˜ì‘               |
| ë…¸ì´ì¦ˆ ë°˜ì‘         | ë…¸ì´ì¦ˆëŠ” ë¬´ì‹œë˜ê±°ë‚˜ íë¦¬ê²Œ ë‚˜íƒ€ë‚¨             | ë…¸ì´ì¦ˆ í¬í•¨ ê³ ì£¼íŒŒ ì„±ë¶„ë„ edgeì²˜ëŸ¼ í‘œí˜„ë¨        |
| í…ìŠ¤íŠ¸/ì„  í‘œí˜„      | ë‘ê»˜ê° ìˆëŠ” ì•ˆì •ëœ edge                      | ë‚ ì¹´ë¡­ê³  ì–‡ì€ ì„  í‘œí˜„ ê°€ëŠ¥                      |

---

## ğŸ–¼ Sobel ê²°ê³¼
- ì•ˆì •ì ì¸ ìœ¤ê³½ì„ 
- ë¶€ë“œëŸ½ê³  ë‘êº¼ìš´ ì™¸ê³½ì„ 
- ë°°ê²½ ë…¸ì´ì¦ˆ ê±°ì˜ ì—†ìŒ

## ğŸ–¼ Laplacian ê²°ê³¼
- ë§¤ìš° ë‚ ì¹´ë¡­ê³  ì–‡ì€ ìœ¤ê³½ì„ 
- ë””í…Œì¼, ì¡ìŒê¹Œì§€ ê°ì§€ë¨
- ê³ ì£¼íŒŒ ì„±ë¶„(í…ìŠ¤ì²˜) ê°•ì¡°

---

## 5. ê²°ë¡  ë° ì‹œì‚¬ì 

- **Sobel í•„í„°**ëŠ” ë°©í–¥ì„±ì„ ê³ ë ¤í•œ ì•ˆì •ì ì¸ ìœ¤ê³½ì„  ê²€ì¶œì— ì í•©  
  â†’ ì¼ë°˜ì ì¸ ì—£ì§€ ì²˜ë¦¬ ë° ì‚¬ì „ ì²˜ë¦¬ í•„í„°ë¡œ í™œìš© ê°€ëŠ¥

- **Laplacian í•„í„°**ëŠ” ë””í…Œì¼/ê³ ì£¼íŒŒ ê°•ì¡°ì— ì í•©  
  â†’ ë°°ê²½ ë…¸ì´ì¦ˆë‚˜ í…ìŠ¤ì²˜ ê°ì§€ê°€ í•„ìš”í•  ë•Œ íš¨ê³¼ì 

- Verilogë¡œ ì§ì ‘ êµ¬í˜„í•˜ë©´ì„œ:
  - **ë¶€í˜¸ í™•ì¥, ë¹„íŠ¸í­ ê´€ë¦¬, shift vs ê³±ì…ˆ** ë“±ì˜ í•˜ë“œì›¨ì–´ì  ê³ ë ¤ ì‚¬í•­ ê²½í—˜
  - í›„ì²˜ë¦¬ ìŠ¤ì¼€ì¼ë§, í¬í™” ì²˜ë¦¬ ë“±ì˜ í•„ìš”ì„± ì²´ê°

- ì‹¤ì œ ì‹œìŠ¤í…œì—ì„œëŠ” **Gaussian Blur â†’ Laplacian (LoG)** êµ¬ì¡°ê°€  
  ë””ë…¸ì´ì¦ˆì™€ ë‚ ì¹´ë¡œìš´ edge ê²€ì¶œì„ ë™ì‹œì— ë§Œì¡±ì‹œí‚´

