
i2c-oled.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001c88  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00005228  08001d94  08001d94  00011d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006fbc  08006fbc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08006fbc  08006fbc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006fbc  08006fbc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006fbc  08006fbc  00016fbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006fc0  08006fc0  00016fc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08006fc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000074  2000000c  08006fd0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000080  08006fd0  00020080  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006373  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000015e5  00000000  00000000  000263eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000768  00000000  00000000  000279d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000059f  00000000  00000000  00028138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001631c  00000000  00000000  000286d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000974a  00000000  00000000  0003e9f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007e755  00000000  00000000  0004813d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001cd0  00000000  00000000  000c6894  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  000c8564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001d7c 	.word	0x08001d7c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001d7c 	.word	0x08001d7c

0800014c <OLED_I2C_Init>:
#define OLED_W_SDA(x)		HAL_GPIO_WritePin(OLEDSDA_GPIO_Port, OLEDSDA_Pin, (GPIO_PinState)(x))


/*引脚初始化*/
void OLED_I2C_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b09a      	sub	sp, #104	; 0x68
 8000150:	af00      	add	r7, sp, #0
		I2C_HandleTypeDef I2cHandle;
		I2cHandle.Instance=I2C1;
 8000152:	4b13      	ldr	r3, [pc, #76]	; (80001a0 <OLED_I2C_Init+0x54>)
 8000154:	617b      	str	r3, [r7, #20]
		HAL_I2C_MspInit(&I2cHandle);
 8000156:	f107 0314 	add.w	r3, r7, #20
 800015a:	4618      	mov	r0, r3
 800015c:	f000 fa88 	bl	8000670 <HAL_I2C_MspInit>
	
	  GPIO_InitTypeDef GPIO_InitStruct={0};
 8000160:	1d3b      	adds	r3, r7, #4
 8000162:	2200      	movs	r2, #0
 8000164:	601a      	str	r2, [r3, #0]
 8000166:	605a      	str	r2, [r3, #4]
 8000168:	609a      	str	r2, [r3, #8]
 800016a:	60da      	str	r2, [r3, #12]
	  GPIO_InitStruct.Pin = OLEDSCL_Pin|OLEDSDA_Pin;
 800016c:	23c0      	movs	r3, #192	; 0xc0
 800016e:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000170:	2311      	movs	r3, #17
 8000172:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000174:	2303      	movs	r3, #3
 8000176:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000178:	1d3b      	adds	r3, r7, #4
 800017a:	4619      	mov	r1, r3
 800017c:	4809      	ldr	r0, [pc, #36]	; (80001a4 <OLED_I2C_Init+0x58>)
 800017e:	f000 fef5 	bl	8000f6c <HAL_GPIO_Init>
		
		OLED_W_SCL(1);
 8000182:	2201      	movs	r2, #1
 8000184:	2140      	movs	r1, #64	; 0x40
 8000186:	4807      	ldr	r0, [pc, #28]	; (80001a4 <OLED_I2C_Init+0x58>)
 8000188:	f001 f874 	bl	8001274 <HAL_GPIO_WritePin>
		OLED_W_SDA(1);
 800018c:	2201      	movs	r2, #1
 800018e:	2180      	movs	r1, #128	; 0x80
 8000190:	4804      	ldr	r0, [pc, #16]	; (80001a4 <OLED_I2C_Init+0x58>)
 8000192:	f001 f86f 	bl	8001274 <HAL_GPIO_WritePin>
}
 8000196:	bf00      	nop
 8000198:	3768      	adds	r7, #104	; 0x68
 800019a:	46bd      	mov	sp, r7
 800019c:	bd80      	pop	{r7, pc}
 800019e:	bf00      	nop
 80001a0:	40005400 	.word	0x40005400
 80001a4:	40010c00 	.word	0x40010c00

080001a8 <OLED_I2C_Start>:
  * @brief  I2C开始
  * @param  无
  * @retval 无
  */
void OLED_I2C_Start(void)
{
 80001a8:	b580      	push	{r7, lr}
 80001aa:	af00      	add	r7, sp, #0
	OLED_W_SDA(1);
 80001ac:	2201      	movs	r2, #1
 80001ae:	2180      	movs	r1, #128	; 0x80
 80001b0:	4809      	ldr	r0, [pc, #36]	; (80001d8 <OLED_I2C_Start+0x30>)
 80001b2:	f001 f85f 	bl	8001274 <HAL_GPIO_WritePin>
	OLED_W_SCL(1);
 80001b6:	2201      	movs	r2, #1
 80001b8:	2140      	movs	r1, #64	; 0x40
 80001ba:	4807      	ldr	r0, [pc, #28]	; (80001d8 <OLED_I2C_Start+0x30>)
 80001bc:	f001 f85a 	bl	8001274 <HAL_GPIO_WritePin>
	OLED_W_SDA(0);
 80001c0:	2200      	movs	r2, #0
 80001c2:	2180      	movs	r1, #128	; 0x80
 80001c4:	4804      	ldr	r0, [pc, #16]	; (80001d8 <OLED_I2C_Start+0x30>)
 80001c6:	f001 f855 	bl	8001274 <HAL_GPIO_WritePin>
	OLED_W_SCL(0);
 80001ca:	2200      	movs	r2, #0
 80001cc:	2140      	movs	r1, #64	; 0x40
 80001ce:	4802      	ldr	r0, [pc, #8]	; (80001d8 <OLED_I2C_Start+0x30>)
 80001d0:	f001 f850 	bl	8001274 <HAL_GPIO_WritePin>
}
 80001d4:	bf00      	nop
 80001d6:	bd80      	pop	{r7, pc}
 80001d8:	40010c00 	.word	0x40010c00

080001dc <OLED_I2C_Stop>:
  * @brief  I2C停止
  * @param  无
  * @retval 无
  */
void OLED_I2C_Stop(void)
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	af00      	add	r7, sp, #0
	OLED_W_SDA(0);
 80001e0:	2200      	movs	r2, #0
 80001e2:	2180      	movs	r1, #128	; 0x80
 80001e4:	4807      	ldr	r0, [pc, #28]	; (8000204 <OLED_I2C_Stop+0x28>)
 80001e6:	f001 f845 	bl	8001274 <HAL_GPIO_WritePin>
	OLED_W_SCL(1);
 80001ea:	2201      	movs	r2, #1
 80001ec:	2140      	movs	r1, #64	; 0x40
 80001ee:	4805      	ldr	r0, [pc, #20]	; (8000204 <OLED_I2C_Stop+0x28>)
 80001f0:	f001 f840 	bl	8001274 <HAL_GPIO_WritePin>
	OLED_W_SDA(1);
 80001f4:	2201      	movs	r2, #1
 80001f6:	2180      	movs	r1, #128	; 0x80
 80001f8:	4802      	ldr	r0, [pc, #8]	; (8000204 <OLED_I2C_Stop+0x28>)
 80001fa:	f001 f83b 	bl	8001274 <HAL_GPIO_WritePin>
}
 80001fe:	bf00      	nop
 8000200:	bd80      	pop	{r7, pc}
 8000202:	bf00      	nop
 8000204:	40010c00 	.word	0x40010c00

08000208 <OLED_I2C_SendByte>:
  * @brief  I2C发送一个字节
  * @param  Byte 要发送的一个字节
  * @retval 无
  */
void OLED_I2C_SendByte(uint8_t Byte)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b084      	sub	sp, #16
 800020c:	af00      	add	r7, sp, #0
 800020e:	4603      	mov	r3, r0
 8000210:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for (i = 0; i < 8; i++)
 8000212:	2300      	movs	r3, #0
 8000214:	73fb      	strb	r3, [r7, #15]
 8000216:	e01b      	b.n	8000250 <OLED_I2C_SendByte+0x48>
	{
		OLED_W_SDA(Byte & (0x80 >> i));
 8000218:	7bfb      	ldrb	r3, [r7, #15]
 800021a:	2280      	movs	r2, #128	; 0x80
 800021c:	fa42 f303 	asr.w	r3, r2, r3
 8000220:	b25a      	sxtb	r2, r3
 8000222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000226:	4013      	ands	r3, r2
 8000228:	b25b      	sxtb	r3, r3
 800022a:	b2db      	uxtb	r3, r3
 800022c:	461a      	mov	r2, r3
 800022e:	2180      	movs	r1, #128	; 0x80
 8000230:	4810      	ldr	r0, [pc, #64]	; (8000274 <OLED_I2C_SendByte+0x6c>)
 8000232:	f001 f81f 	bl	8001274 <HAL_GPIO_WritePin>
		OLED_W_SCL(1);
 8000236:	2201      	movs	r2, #1
 8000238:	2140      	movs	r1, #64	; 0x40
 800023a:	480e      	ldr	r0, [pc, #56]	; (8000274 <OLED_I2C_SendByte+0x6c>)
 800023c:	f001 f81a 	bl	8001274 <HAL_GPIO_WritePin>
		OLED_W_SCL(0);
 8000240:	2200      	movs	r2, #0
 8000242:	2140      	movs	r1, #64	; 0x40
 8000244:	480b      	ldr	r0, [pc, #44]	; (8000274 <OLED_I2C_SendByte+0x6c>)
 8000246:	f001 f815 	bl	8001274 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)
 800024a:	7bfb      	ldrb	r3, [r7, #15]
 800024c:	3301      	adds	r3, #1
 800024e:	73fb      	strb	r3, [r7, #15]
 8000250:	7bfb      	ldrb	r3, [r7, #15]
 8000252:	2b07      	cmp	r3, #7
 8000254:	d9e0      	bls.n	8000218 <OLED_I2C_SendByte+0x10>
	}
	OLED_W_SCL(1);	//额外的一个时钟，不处理应答信号
 8000256:	2201      	movs	r2, #1
 8000258:	2140      	movs	r1, #64	; 0x40
 800025a:	4806      	ldr	r0, [pc, #24]	; (8000274 <OLED_I2C_SendByte+0x6c>)
 800025c:	f001 f80a 	bl	8001274 <HAL_GPIO_WritePin>
	OLED_W_SCL(0);
 8000260:	2200      	movs	r2, #0
 8000262:	2140      	movs	r1, #64	; 0x40
 8000264:	4803      	ldr	r0, [pc, #12]	; (8000274 <OLED_I2C_SendByte+0x6c>)
 8000266:	f001 f805 	bl	8001274 <HAL_GPIO_WritePin>
}
 800026a:	bf00      	nop
 800026c:	3710      	adds	r7, #16
 800026e:	46bd      	mov	sp, r7
 8000270:	bd80      	pop	{r7, pc}
 8000272:	bf00      	nop
 8000274:	40010c00 	.word	0x40010c00

08000278 <OLED_WriteCommand>:
  * @brief  OLED写命令
  * @param  Command 要写入的命令
  * @retval 无
  */
void OLED_WriteCommand(uint8_t Command)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b082      	sub	sp, #8
 800027c:	af00      	add	r7, sp, #0
 800027e:	4603      	mov	r3, r0
 8000280:	71fb      	strb	r3, [r7, #7]
	OLED_I2C_Start();
 8000282:	f7ff ff91 	bl	80001a8 <OLED_I2C_Start>
	OLED_I2C_SendByte(0x78);		//从机地址
 8000286:	2078      	movs	r0, #120	; 0x78
 8000288:	f7ff ffbe 	bl	8000208 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(0x00);		//写命令
 800028c:	2000      	movs	r0, #0
 800028e:	f7ff ffbb 	bl	8000208 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(Command); 
 8000292:	79fb      	ldrb	r3, [r7, #7]
 8000294:	4618      	mov	r0, r3
 8000296:	f7ff ffb7 	bl	8000208 <OLED_I2C_SendByte>
	OLED_I2C_Stop();
 800029a:	f7ff ff9f 	bl	80001dc <OLED_I2C_Stop>
}
 800029e:	bf00      	nop
 80002a0:	3708      	adds	r7, #8
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}

080002a6 <OLED_WriteData>:
  * @brief  OLED写数据
  * @param  Data 要写入的数据
  * @retval 无
  */
void OLED_WriteData(uint8_t Data)
{
 80002a6:	b580      	push	{r7, lr}
 80002a8:	b082      	sub	sp, #8
 80002aa:	af00      	add	r7, sp, #0
 80002ac:	4603      	mov	r3, r0
 80002ae:	71fb      	strb	r3, [r7, #7]
	OLED_I2C_Start();
 80002b0:	f7ff ff7a 	bl	80001a8 <OLED_I2C_Start>
	OLED_I2C_SendByte(0x78);		//从机地址
 80002b4:	2078      	movs	r0, #120	; 0x78
 80002b6:	f7ff ffa7 	bl	8000208 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(0x40);		//写数据
 80002ba:	2040      	movs	r0, #64	; 0x40
 80002bc:	f7ff ffa4 	bl	8000208 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(Data);
 80002c0:	79fb      	ldrb	r3, [r7, #7]
 80002c2:	4618      	mov	r0, r3
 80002c4:	f7ff ffa0 	bl	8000208 <OLED_I2C_SendByte>
	OLED_I2C_Stop();
 80002c8:	f7ff ff88 	bl	80001dc <OLED_I2C_Stop>
}
 80002cc:	bf00      	nop
 80002ce:	3708      	adds	r7, #8
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}

080002d4 <OLED_SetCursor>:
  * @param  Y 以左上角为原点，向下方向的坐标，范围：0~7
  * @param  X 以左上角为原点，向右方向的坐标，范围：0~127
  * @retval 无
  */
void OLED_SetCursor(uint8_t X, uint8_t Y)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b082      	sub	sp, #8
 80002d8:	af00      	add	r7, sp, #0
 80002da:	4603      	mov	r3, r0
 80002dc:	460a      	mov	r2, r1
 80002de:	71fb      	strb	r3, [r7, #7]
 80002e0:	4613      	mov	r3, r2
 80002e2:	71bb      	strb	r3, [r7, #6]
	OLED_WriteCommand(0xB0 | Y);					//设置Y位置
 80002e4:	79bb      	ldrb	r3, [r7, #6]
 80002e6:	f063 034f 	orn	r3, r3, #79	; 0x4f
 80002ea:	b2db      	uxtb	r3, r3
 80002ec:	4618      	mov	r0, r3
 80002ee:	f7ff ffc3 	bl	8000278 <OLED_WriteCommand>
	OLED_WriteCommand(0x10 | ((X & 0xF0) >> 4));	//设置X位置高4位
 80002f2:	79fb      	ldrb	r3, [r7, #7]
 80002f4:	091b      	lsrs	r3, r3, #4
 80002f6:	b2db      	uxtb	r3, r3
 80002f8:	f043 0310 	orr.w	r3, r3, #16
 80002fc:	b2db      	uxtb	r3, r3
 80002fe:	4618      	mov	r0, r3
 8000300:	f7ff ffba 	bl	8000278 <OLED_WriteCommand>
	OLED_WriteCommand(0x00 | (X & 0x0F));			//设置X位置低4位
 8000304:	79fb      	ldrb	r3, [r7, #7]
 8000306:	f003 030f 	and.w	r3, r3, #15
 800030a:	b2db      	uxtb	r3, r3
 800030c:	4618      	mov	r0, r3
 800030e:	f7ff ffb3 	bl	8000278 <OLED_WriteCommand>
}
 8000312:	bf00      	nop
 8000314:	3708      	adds	r7, #8
 8000316:	46bd      	mov	sp, r7
 8000318:	bd80      	pop	{r7, pc}

0800031a <OLED_Clear>:
  * @brief  OLED清屏
  * @param  无
  * @retval 无
  */
void OLED_Clear(void)
{
 800031a:	b580      	push	{r7, lr}
 800031c:	af00      	add	r7, sp, #0
	OLED_Fill(0x00);
 800031e:	2000      	movs	r0, #0
 8000320:	f000 f802 	bl	8000328 <OLED_Fill>
}
 8000324:	bf00      	nop
 8000326:	bd80      	pop	{r7, pc}

08000328 <OLED_Fill>:
/**
 * @brief OLED_Fill 填充屏幕
 * @param Data 填充的数据
 */
void OLED_Fill(uint8_t Data)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b084      	sub	sp, #16
 800032c:	af00      	add	r7, sp, #0
 800032e:	4603      	mov	r3, r0
 8000330:	71fb      	strb	r3, [r7, #7]
	uint8_t i, j;
		for (j = 0; j < 8; j++)
 8000332:	2300      	movs	r3, #0
 8000334:	73bb      	strb	r3, [r7, #14]
 8000336:	e014      	b.n	8000362 <OLED_Fill+0x3a>
		{
			OLED_SetCursor(0, j);
 8000338:	7bbb      	ldrb	r3, [r7, #14]
 800033a:	4619      	mov	r1, r3
 800033c:	2000      	movs	r0, #0
 800033e:	f7ff ffc9 	bl	80002d4 <OLED_SetCursor>
			for(i = 0; i < 130; i++)
 8000342:	2300      	movs	r3, #0
 8000344:	73fb      	strb	r3, [r7, #15]
 8000346:	e006      	b.n	8000356 <OLED_Fill+0x2e>
			{
				OLED_WriteData(Data);
 8000348:	79fb      	ldrb	r3, [r7, #7]
 800034a:	4618      	mov	r0, r3
 800034c:	f7ff ffab 	bl	80002a6 <OLED_WriteData>
			for(i = 0; i < 130; i++)
 8000350:	7bfb      	ldrb	r3, [r7, #15]
 8000352:	3301      	adds	r3, #1
 8000354:	73fb      	strb	r3, [r7, #15]
 8000356:	7bfb      	ldrb	r3, [r7, #15]
 8000358:	2b81      	cmp	r3, #129	; 0x81
 800035a:	d9f5      	bls.n	8000348 <OLED_Fill+0x20>
		for (j = 0; j < 8; j++)
 800035c:	7bbb      	ldrb	r3, [r7, #14]
 800035e:	3301      	adds	r3, #1
 8000360:	73bb      	strb	r3, [r7, #14]
 8000362:	7bbb      	ldrb	r3, [r7, #14]
 8000364:	2b07      	cmp	r3, #7
 8000366:	d9e7      	bls.n	8000338 <OLED_Fill+0x10>
				//HAL_Delay(50);
			}
		}
}
 8000368:	bf00      	nop
 800036a:	bf00      	nop
 800036c:	3710      	adds	r7, #16
 800036e:	46bd      	mov	sp, r7
 8000370:	bd80      	pop	{r7, pc}
	...

08000374 <OLED_ShowChar>:
  * @param  Column 列位置，范围：1~16
  * @param  Char 要显示的一个字符，范围：ASCII可见字符
  * @retval 无
  */
void OLED_ShowChar(uint8_t Line, uint8_t Column, char Char)
{      	
 8000374:	b580      	push	{r7, lr}
 8000376:	b084      	sub	sp, #16
 8000378:	af00      	add	r7, sp, #0
 800037a:	4603      	mov	r3, r0
 800037c:	71fb      	strb	r3, [r7, #7]
 800037e:	460b      	mov	r3, r1
 8000380:	71bb      	strb	r3, [r7, #6]
 8000382:	4613      	mov	r3, r2
 8000384:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	OLED_SetCursor((Column - 1) * 8, (Line - 1) * 2);		//设置光标位置在上半部分
 8000386:	79bb      	ldrb	r3, [r7, #6]
 8000388:	3b01      	subs	r3, #1
 800038a:	b2db      	uxtb	r3, r3
 800038c:	00db      	lsls	r3, r3, #3
 800038e:	b2da      	uxtb	r2, r3
 8000390:	79fb      	ldrb	r3, [r7, #7]
 8000392:	3b01      	subs	r3, #1
 8000394:	b2db      	uxtb	r3, r3
 8000396:	005b      	lsls	r3, r3, #1
 8000398:	b2db      	uxtb	r3, r3
 800039a:	4619      	mov	r1, r3
 800039c:	4610      	mov	r0, r2
 800039e:	f7ff ff99 	bl	80002d4 <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 80003a2:	2300      	movs	r3, #0
 80003a4:	73fb      	strb	r3, [r7, #15]
 80003a6:	e00e      	b.n	80003c6 <OLED_ShowChar+0x52>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i]);			//显示上半部分内容
 80003a8:	797b      	ldrb	r3, [r7, #5]
 80003aa:	f1a3 0220 	sub.w	r2, r3, #32
 80003ae:	7bfb      	ldrb	r3, [r7, #15]
 80003b0:	491c      	ldr	r1, [pc, #112]	; (8000424 <OLED_ShowChar+0xb0>)
 80003b2:	0112      	lsls	r2, r2, #4
 80003b4:	440a      	add	r2, r1
 80003b6:	4413      	add	r3, r2
 80003b8:	781b      	ldrb	r3, [r3, #0]
 80003ba:	4618      	mov	r0, r3
 80003bc:	f7ff ff73 	bl	80002a6 <OLED_WriteData>
	for (i = 0; i < 8; i++)
 80003c0:	7bfb      	ldrb	r3, [r7, #15]
 80003c2:	3301      	adds	r3, #1
 80003c4:	73fb      	strb	r3, [r7, #15]
 80003c6:	7bfb      	ldrb	r3, [r7, #15]
 80003c8:	2b07      	cmp	r3, #7
 80003ca:	d9ed      	bls.n	80003a8 <OLED_ShowChar+0x34>
	}
	OLED_SetCursor((Column - 1) * 8, (Line - 1) * 2 + 1);	//设置光标位置在下半部分
 80003cc:	79bb      	ldrb	r3, [r7, #6]
 80003ce:	3b01      	subs	r3, #1
 80003d0:	b2db      	uxtb	r3, r3
 80003d2:	00db      	lsls	r3, r3, #3
 80003d4:	b2da      	uxtb	r2, r3
 80003d6:	79fb      	ldrb	r3, [r7, #7]
 80003d8:	3b01      	subs	r3, #1
 80003da:	b2db      	uxtb	r3, r3
 80003dc:	005b      	lsls	r3, r3, #1
 80003de:	b2db      	uxtb	r3, r3
 80003e0:	3301      	adds	r3, #1
 80003e2:	b2db      	uxtb	r3, r3
 80003e4:	4619      	mov	r1, r3
 80003e6:	4610      	mov	r0, r2
 80003e8:	f7ff ff74 	bl	80002d4 <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 80003ec:	2300      	movs	r3, #0
 80003ee:	73fb      	strb	r3, [r7, #15]
 80003f0:	e00f      	b.n	8000412 <OLED_ShowChar+0x9e>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i + 8]);		//显示下半部分内容
 80003f2:	797b      	ldrb	r3, [r7, #5]
 80003f4:	f1a3 0220 	sub.w	r2, r3, #32
 80003f8:	7bfb      	ldrb	r3, [r7, #15]
 80003fa:	3308      	adds	r3, #8
 80003fc:	4909      	ldr	r1, [pc, #36]	; (8000424 <OLED_ShowChar+0xb0>)
 80003fe:	0112      	lsls	r2, r2, #4
 8000400:	440a      	add	r2, r1
 8000402:	4413      	add	r3, r2
 8000404:	781b      	ldrb	r3, [r3, #0]
 8000406:	4618      	mov	r0, r3
 8000408:	f7ff ff4d 	bl	80002a6 <OLED_WriteData>
	for (i = 0; i < 8; i++)
 800040c:	7bfb      	ldrb	r3, [r7, #15]
 800040e:	3301      	adds	r3, #1
 8000410:	73fb      	strb	r3, [r7, #15]
 8000412:	7bfb      	ldrb	r3, [r7, #15]
 8000414:	2b07      	cmp	r3, #7
 8000416:	d9ec      	bls.n	80003f2 <OLED_ShowChar+0x7e>
	}
}
 8000418:	bf00      	nop
 800041a:	bf00      	nop
 800041c:	3710      	adds	r7, #16
 800041e:	46bd      	mov	sp, r7
 8000420:	bd80      	pop	{r7, pc}
 8000422:	bf00      	nop
 8000424:	08001da0 	.word	0x08001da0

08000428 <OLED_ShowString>:
  * @param  Column 起始列位置，范围：1~16
  * @param  String 要显示的字符串，范围：ASCII可见字符
  * @retval 无
  */
void OLED_ShowString(uint8_t Line, uint8_t Column, char *String)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b084      	sub	sp, #16
 800042c:	af00      	add	r7, sp, #0
 800042e:	4603      	mov	r3, r0
 8000430:	603a      	str	r2, [r7, #0]
 8000432:	71fb      	strb	r3, [r7, #7]
 8000434:	460b      	mov	r3, r1
 8000436:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	for (i = 0; String[i] != '\0'; i++)
 8000438:	2300      	movs	r3, #0
 800043a:	73fb      	strb	r3, [r7, #15]
 800043c:	e00e      	b.n	800045c <OLED_ShowString+0x34>
	{
		OLED_ShowChar(Line, Column + i, String[i]);
 800043e:	79ba      	ldrb	r2, [r7, #6]
 8000440:	7bfb      	ldrb	r3, [r7, #15]
 8000442:	4413      	add	r3, r2
 8000444:	b2d9      	uxtb	r1, r3
 8000446:	7bfb      	ldrb	r3, [r7, #15]
 8000448:	683a      	ldr	r2, [r7, #0]
 800044a:	4413      	add	r3, r2
 800044c:	781a      	ldrb	r2, [r3, #0]
 800044e:	79fb      	ldrb	r3, [r7, #7]
 8000450:	4618      	mov	r0, r3
 8000452:	f7ff ff8f 	bl	8000374 <OLED_ShowChar>
	for (i = 0; String[i] != '\0'; i++)
 8000456:	7bfb      	ldrb	r3, [r7, #15]
 8000458:	3301      	adds	r3, #1
 800045a:	73fb      	strb	r3, [r7, #15]
 800045c:	7bfb      	ldrb	r3, [r7, #15]
 800045e:	683a      	ldr	r2, [r7, #0]
 8000460:	4413      	add	r3, r2
 8000462:	781b      	ldrb	r3, [r3, #0]
 8000464:	2b00      	cmp	r3, #0
 8000466:	d1ea      	bne.n	800043e <OLED_ShowString+0x16>
	}
}
 8000468:	bf00      	nop
 800046a:	bf00      	nop
 800046c:	3710      	adds	r7, #16
 800046e:	46bd      	mov	sp, r7
 8000470:	bd80      	pop	{r7, pc}

08000472 <Show_Bmp>:
/**
 * @brief Show_Bmp 显示bmp图片
 * @param x0,y0 起始点坐标(x0:0~127, y0:0~7) x1,y1 起点对角线(结束点)的坐标(x1:1~128,y1:1~8)
 */
void Show_Bmp(unsigned char x0,unsigned char y0,unsigned char x1,unsigned char y1,unsigned char BMP[])
		{
 8000472:	b590      	push	{r4, r7, lr}
 8000474:	b087      	sub	sp, #28
 8000476:	af00      	add	r7, sp, #0
 8000478:	4604      	mov	r4, r0
 800047a:	4608      	mov	r0, r1
 800047c:	4611      	mov	r1, r2
 800047e:	461a      	mov	r2, r3
 8000480:	4623      	mov	r3, r4
 8000482:	71fb      	strb	r3, [r7, #7]
 8000484:	4603      	mov	r3, r0
 8000486:	71bb      	strb	r3, [r7, #6]
 8000488:	460b      	mov	r3, r1
 800048a:	717b      	strb	r3, [r7, #5]
 800048c:	4613      	mov	r3, r2
 800048e:	713b      	strb	r3, [r7, #4]
	unsigned int j=0;
 8000490:	2300      	movs	r3, #0
 8000492:	617b      	str	r3, [r7, #20]
	    unsigned char x,yy;

	  if(y1 % 8 == 0){
 8000494:	793b      	ldrb	r3, [r7, #4]
 8000496:	f003 0307 	and.w	r3, r3, #7
 800049a:	b2db      	uxtb	r3, r3
 800049c:	2b00      	cmp	r3, #0
 800049e:	d103      	bne.n	80004a8 <Show_Bmp+0x36>
	        yy = y1/8;
 80004a0:	793b      	ldrb	r3, [r7, #4]
 80004a2:	08db      	lsrs	r3, r3, #3
 80004a4:	74bb      	strb	r3, [r7, #18]
 80004a6:	e004      	b.n	80004b2 <Show_Bmp+0x40>
	  }else{
	        yy = y1/8 + 1;
 80004a8:	793b      	ldrb	r3, [r7, #4]
 80004aa:	08db      	lsrs	r3, r3, #3
 80004ac:	b2db      	uxtb	r3, r3
 80004ae:	3301      	adds	r3, #1
 80004b0:	74bb      	strb	r3, [r7, #18]
	  }
	    for(int y = y0; y < yy; y++)
 80004b2:	79bb      	ldrb	r3, [r7, #6]
 80004b4:	60fb      	str	r3, [r7, #12]
 80004b6:	e01e      	b.n	80004f6 <Show_Bmp+0x84>
	    {
	    for(x = x0; x < x1; x++)
 80004b8:	79fb      	ldrb	r3, [r7, #7]
 80004ba:	74fb      	strb	r3, [r7, #19]
 80004bc:	e014      	b.n	80004e8 <Show_Bmp+0x76>
	        {
	    	OLED_SetCursor(x + 2, y);
 80004be:	7cfb      	ldrb	r3, [r7, #19]
 80004c0:	3302      	adds	r3, #2
 80004c2:	b2db      	uxtb	r3, r3
 80004c4:	68fa      	ldr	r2, [r7, #12]
 80004c6:	b2d2      	uxtb	r2, r2
 80004c8:	4611      	mov	r1, r2
 80004ca:	4618      	mov	r0, r3
 80004cc:	f7ff ff02 	bl	80002d4 <OLED_SetCursor>
	    	OLED_WriteData(BMP[j++]);
 80004d0:	697b      	ldr	r3, [r7, #20]
 80004d2:	1c5a      	adds	r2, r3, #1
 80004d4:	617a      	str	r2, [r7, #20]
 80004d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80004d8:	4413      	add	r3, r2
 80004da:	781b      	ldrb	r3, [r3, #0]
 80004dc:	4618      	mov	r0, r3
 80004de:	f7ff fee2 	bl	80002a6 <OLED_WriteData>
	    for(x = x0; x < x1; x++)
 80004e2:	7cfb      	ldrb	r3, [r7, #19]
 80004e4:	3301      	adds	r3, #1
 80004e6:	74fb      	strb	r3, [r7, #19]
 80004e8:	7cfa      	ldrb	r2, [r7, #19]
 80004ea:	797b      	ldrb	r3, [r7, #5]
 80004ec:	429a      	cmp	r2, r3
 80004ee:	d3e6      	bcc.n	80004be <Show_Bmp+0x4c>
	    for(int y = y0; y < yy; y++)
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	3301      	adds	r3, #1
 80004f4:	60fb      	str	r3, [r7, #12]
 80004f6:	7cbb      	ldrb	r3, [r7, #18]
 80004f8:	68fa      	ldr	r2, [r7, #12]
 80004fa:	429a      	cmp	r2, r3
 80004fc:	dbdc      	blt.n	80004b8 <Show_Bmp+0x46>
	        }
	    }
		}
 80004fe:	bf00      	nop
 8000500:	bf00      	nop
 8000502:	371c      	adds	r7, #28
 8000504:	46bd      	mov	sp, r7
 8000506:	bd90      	pop	{r4, r7, pc}

08000508 <OLED_Init>:
  * @brief  OLED初始化
  * @param  无
  * @retval 无
  */
void OLED_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
	uint32_t i, j;
	
	for (i = 0; i < 1000; i++)			//上电延时
 800050e:	2300      	movs	r3, #0
 8000510:	607b      	str	r3, [r7, #4]
 8000512:	e00c      	b.n	800052e <OLED_Init+0x26>
	{
		for (j = 0; j < 1000; j++);
 8000514:	2300      	movs	r3, #0
 8000516:	603b      	str	r3, [r7, #0]
 8000518:	e002      	b.n	8000520 <OLED_Init+0x18>
 800051a:	683b      	ldr	r3, [r7, #0]
 800051c:	3301      	adds	r3, #1
 800051e:	603b      	str	r3, [r7, #0]
 8000520:	683b      	ldr	r3, [r7, #0]
 8000522:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000526:	d3f8      	bcc.n	800051a <OLED_Init+0x12>
	for (i = 0; i < 1000; i++)			//上电延时
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	3301      	adds	r3, #1
 800052c:	607b      	str	r3, [r7, #4]
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000534:	d3ee      	bcc.n	8000514 <OLED_Init+0xc>
	}
	
	OLED_I2C_Init();			//端口初始化
 8000536:	f7ff fe09 	bl	800014c <OLED_I2C_Init>
	
	OLED_WriteCommand(0xAE);	//关闭显示
 800053a:	20ae      	movs	r0, #174	; 0xae
 800053c:	f7ff fe9c 	bl	8000278 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xD5);	//设置显示时钟分频比/振荡器频率
 8000540:	20d5      	movs	r0, #213	; 0xd5
 8000542:	f7ff fe99 	bl	8000278 <OLED_WriteCommand>
	OLED_WriteCommand(0x80);
 8000546:	2080      	movs	r0, #128	; 0x80
 8000548:	f7ff fe96 	bl	8000278 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xA8);	//设置多路复用率
 800054c:	20a8      	movs	r0, #168	; 0xa8
 800054e:	f7ff fe93 	bl	8000278 <OLED_WriteCommand>
	OLED_WriteCommand(0x3F);
 8000552:	203f      	movs	r0, #63	; 0x3f
 8000554:	f7ff fe90 	bl	8000278 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xD3);	//设置显示偏移
 8000558:	20d3      	movs	r0, #211	; 0xd3
 800055a:	f7ff fe8d 	bl	8000278 <OLED_WriteCommand>
	OLED_WriteCommand(0x00);
 800055e:	2000      	movs	r0, #0
 8000560:	f7ff fe8a 	bl	8000278 <OLED_WriteCommand>
	
	OLED_WriteCommand(0x40);	//设置显示开始行
 8000564:	2040      	movs	r0, #64	; 0x40
 8000566:	f7ff fe87 	bl	8000278 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xA1);	//设置左右方向，0xA1正常 0xA0左右反置
 800056a:	20a1      	movs	r0, #161	; 0xa1
 800056c:	f7ff fe84 	bl	8000278 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xC8);	//设置上下方向，0xC8正常 0xC0上下反置
 8000570:	20c8      	movs	r0, #200	; 0xc8
 8000572:	f7ff fe81 	bl	8000278 <OLED_WriteCommand>

	OLED_WriteCommand(0xDA);	//设置COM引脚硬件配置
 8000576:	20da      	movs	r0, #218	; 0xda
 8000578:	f7ff fe7e 	bl	8000278 <OLED_WriteCommand>
	OLED_WriteCommand(0x12);
 800057c:	2012      	movs	r0, #18
 800057e:	f7ff fe7b 	bl	8000278 <OLED_WriteCommand>
	
	OLED_WriteCommand(0x81);	//设置对比度控制
 8000582:	2081      	movs	r0, #129	; 0x81
 8000584:	f7ff fe78 	bl	8000278 <OLED_WriteCommand>
	OLED_WriteCommand(0xCF);
 8000588:	20cf      	movs	r0, #207	; 0xcf
 800058a:	f7ff fe75 	bl	8000278 <OLED_WriteCommand>

	OLED_WriteCommand(0xD9);	//设置预充电周期
 800058e:	20d9      	movs	r0, #217	; 0xd9
 8000590:	f7ff fe72 	bl	8000278 <OLED_WriteCommand>
	OLED_WriteCommand(0xF1);
 8000594:	20f1      	movs	r0, #241	; 0xf1
 8000596:	f7ff fe6f 	bl	8000278 <OLED_WriteCommand>

	OLED_WriteCommand(0xDB);	//设置VCOMH取消选择级别
 800059a:	20db      	movs	r0, #219	; 0xdb
 800059c:	f7ff fe6c 	bl	8000278 <OLED_WriteCommand>
	OLED_WriteCommand(0x30);
 80005a0:	2030      	movs	r0, #48	; 0x30
 80005a2:	f7ff fe69 	bl	8000278 <OLED_WriteCommand>

	OLED_WriteCommand(0xA4);	//设置整个显示打开/关闭
 80005a6:	20a4      	movs	r0, #164	; 0xa4
 80005a8:	f7ff fe66 	bl	8000278 <OLED_WriteCommand>

	OLED_WriteCommand(0xA6);	//设置正常/倒转显示
 80005ac:	20a6      	movs	r0, #166	; 0xa6
 80005ae:	f7ff fe63 	bl	8000278 <OLED_WriteCommand>

	OLED_WriteCommand(0x8D);	//设置充电泵
 80005b2:	208d      	movs	r0, #141	; 0x8d
 80005b4:	f7ff fe60 	bl	8000278 <OLED_WriteCommand>
	OLED_WriteCommand(0x14);
 80005b8:	2014      	movs	r0, #20
 80005ba:	f7ff fe5d 	bl	8000278 <OLED_WriteCommand>

	OLED_WriteCommand(0xAF);	//开启显示
 80005be:	20af      	movs	r0, #175	; 0xaf
 80005c0:	f7ff fe5a 	bl	8000278 <OLED_WriteCommand>
		
	OLED_Clear();				//OLED清屏
 80005c4:	f7ff fea9 	bl	800031a <OLED_Clear>
}
 80005c8:	bf00      	nop
 80005ca:	3708      	adds	r7, #8
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}

080005d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005d6:	4b0e      	ldr	r3, [pc, #56]	; (8000610 <MX_GPIO_Init+0x40>)
 80005d8:	699b      	ldr	r3, [r3, #24]
 80005da:	4a0d      	ldr	r2, [pc, #52]	; (8000610 <MX_GPIO_Init+0x40>)
 80005dc:	f043 0320 	orr.w	r3, r3, #32
 80005e0:	6193      	str	r3, [r2, #24]
 80005e2:	4b0b      	ldr	r3, [pc, #44]	; (8000610 <MX_GPIO_Init+0x40>)
 80005e4:	699b      	ldr	r3, [r3, #24]
 80005e6:	f003 0320 	and.w	r3, r3, #32
 80005ea:	607b      	str	r3, [r7, #4]
 80005ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ee:	4b08      	ldr	r3, [pc, #32]	; (8000610 <MX_GPIO_Init+0x40>)
 80005f0:	699b      	ldr	r3, [r3, #24]
 80005f2:	4a07      	ldr	r2, [pc, #28]	; (8000610 <MX_GPIO_Init+0x40>)
 80005f4:	f043 0308 	orr.w	r3, r3, #8
 80005f8:	6193      	str	r3, [r2, #24]
 80005fa:	4b05      	ldr	r3, [pc, #20]	; (8000610 <MX_GPIO_Init+0x40>)
 80005fc:	699b      	ldr	r3, [r3, #24]
 80005fe:	f003 0308 	and.w	r3, r3, #8
 8000602:	603b      	str	r3, [r7, #0]
 8000604:	683b      	ldr	r3, [r7, #0]

}
 8000606:	bf00      	nop
 8000608:	370c      	adds	r7, #12
 800060a:	46bd      	mov	sp, r7
 800060c:	bc80      	pop	{r7}
 800060e:	4770      	bx	lr
 8000610:	40021000 	.word	0x40021000

08000614 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000618:	4b12      	ldr	r3, [pc, #72]	; (8000664 <MX_I2C1_Init+0x50>)
 800061a:	4a13      	ldr	r2, [pc, #76]	; (8000668 <MX_I2C1_Init+0x54>)
 800061c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800061e:	4b11      	ldr	r3, [pc, #68]	; (8000664 <MX_I2C1_Init+0x50>)
 8000620:	4a12      	ldr	r2, [pc, #72]	; (800066c <MX_I2C1_Init+0x58>)
 8000622:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000624:	4b0f      	ldr	r3, [pc, #60]	; (8000664 <MX_I2C1_Init+0x50>)
 8000626:	2200      	movs	r2, #0
 8000628:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800062a:	4b0e      	ldr	r3, [pc, #56]	; (8000664 <MX_I2C1_Init+0x50>)
 800062c:	2200      	movs	r2, #0
 800062e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000630:	4b0c      	ldr	r3, [pc, #48]	; (8000664 <MX_I2C1_Init+0x50>)
 8000632:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000636:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000638:	4b0a      	ldr	r3, [pc, #40]	; (8000664 <MX_I2C1_Init+0x50>)
 800063a:	2200      	movs	r2, #0
 800063c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800063e:	4b09      	ldr	r3, [pc, #36]	; (8000664 <MX_I2C1_Init+0x50>)
 8000640:	2200      	movs	r2, #0
 8000642:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000644:	4b07      	ldr	r3, [pc, #28]	; (8000664 <MX_I2C1_Init+0x50>)
 8000646:	2200      	movs	r2, #0
 8000648:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800064a:	4b06      	ldr	r3, [pc, #24]	; (8000664 <MX_I2C1_Init+0x50>)
 800064c:	2200      	movs	r2, #0
 800064e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000650:	4804      	ldr	r0, [pc, #16]	; (8000664 <MX_I2C1_Init+0x50>)
 8000652:	f000 fe27 	bl	80012a4 <HAL_I2C_Init>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800065c:	f000 faa1 	bl	8000ba2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000660:	bf00      	nop
 8000662:	bd80      	pop	{r7, pc}
 8000664:	20000028 	.word	0x20000028
 8000668:	40005400 	.word	0x40005400
 800066c:	000186a0 	.word	0x000186a0

08000670 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b088      	sub	sp, #32
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000678:	f107 0310 	add.w	r3, r7, #16
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
 8000680:	605a      	str	r2, [r3, #4]
 8000682:	609a      	str	r2, [r3, #8]
 8000684:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	4a15      	ldr	r2, [pc, #84]	; (80006e0 <HAL_I2C_MspInit+0x70>)
 800068c:	4293      	cmp	r3, r2
 800068e:	d123      	bne.n	80006d8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000690:	4b14      	ldr	r3, [pc, #80]	; (80006e4 <HAL_I2C_MspInit+0x74>)
 8000692:	699b      	ldr	r3, [r3, #24]
 8000694:	4a13      	ldr	r2, [pc, #76]	; (80006e4 <HAL_I2C_MspInit+0x74>)
 8000696:	f043 0308 	orr.w	r3, r3, #8
 800069a:	6193      	str	r3, [r2, #24]
 800069c:	4b11      	ldr	r3, [pc, #68]	; (80006e4 <HAL_I2C_MspInit+0x74>)
 800069e:	699b      	ldr	r3, [r3, #24]
 80006a0:	f003 0308 	and.w	r3, r3, #8
 80006a4:	60fb      	str	r3, [r7, #12]
 80006a6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLEDSCL_Pin|OLEDSDA_Pin;
 80006a8:	23c0      	movs	r3, #192	; 0xc0
 80006aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006ac:	2312      	movs	r3, #18
 80006ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006b0:	2303      	movs	r3, #3
 80006b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006b4:	f107 0310 	add.w	r3, r7, #16
 80006b8:	4619      	mov	r1, r3
 80006ba:	480b      	ldr	r0, [pc, #44]	; (80006e8 <HAL_I2C_MspInit+0x78>)
 80006bc:	f000 fc56 	bl	8000f6c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80006c0:	4b08      	ldr	r3, [pc, #32]	; (80006e4 <HAL_I2C_MspInit+0x74>)
 80006c2:	69db      	ldr	r3, [r3, #28]
 80006c4:	4a07      	ldr	r2, [pc, #28]	; (80006e4 <HAL_I2C_MspInit+0x74>)
 80006c6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80006ca:	61d3      	str	r3, [r2, #28]
 80006cc:	4b05      	ldr	r3, [pc, #20]	; (80006e4 <HAL_I2C_MspInit+0x74>)
 80006ce:	69db      	ldr	r3, [r3, #28]
 80006d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006d4:	60bb      	str	r3, [r7, #8]
 80006d6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80006d8:	bf00      	nop
 80006da:	3720      	adds	r7, #32
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	40005400 	.word	0x40005400
 80006e4:	40021000 	.word	0x40021000
 80006e8:	40010c00 	.word	0x40010c00

080006ec <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f2:	f000 fad1 	bl	8000c98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006f6:	f000 fa0f 	bl	8000b18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006fa:	f7ff ff69 	bl	80005d0 <MX_GPIO_Init>
  MX_I2C1_Init();
 80006fe:	f7ff ff89 	bl	8000614 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 8000702:	f7ff ff01 	bl	8000508 <OLED_Init>
  OLED_Fill(0xff);
 8000706:	20ff      	movs	r0, #255	; 0xff
 8000708:	f7ff fe0e 	bl	8000328 <OLED_Fill>
  HAL_Delay(500);
 800070c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000710:	f000 fb24 	bl	8000d5c <HAL_Delay>
  OLED_Fill(0x00);
 8000714:	2000      	movs	r0, #0
 8000716:	f7ff fe07 	bl	8000328 <OLED_Fill>
  OLED_ShowString(2, 4, "OLED START");
 800071a:	4ad7      	ldr	r2, [pc, #860]	; (8000a78 <main+0x38c>)
 800071c:	2104      	movs	r1, #4
 800071e:	2002      	movs	r0, #2
 8000720:	f7ff fe82 	bl	8000428 <OLED_ShowString>
  HAL_Delay(1000);
 8000724:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000728:	f000 fb18 	bl	8000d5c <HAL_Delay>
  OLED_Fill(0x00);
 800072c:	2000      	movs	r0, #0
 800072e:	f7ff fdfb 	bl	8000328 <OLED_Fill>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  Show_Bmp(0,0,64,64,(unsigned char*)BMP1); HAL_Delay(50);
 8000732:	4bd2      	ldr	r3, [pc, #840]	; (8000a7c <main+0x390>)
 8000734:	9300      	str	r3, [sp, #0]
 8000736:	2340      	movs	r3, #64	; 0x40
 8000738:	2240      	movs	r2, #64	; 0x40
 800073a:	2100      	movs	r1, #0
 800073c:	2000      	movs	r0, #0
 800073e:	f7ff fe98 	bl	8000472 <Show_Bmp>
 8000742:	2032      	movs	r0, #50	; 0x32
 8000744:	f000 fb0a 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP2); HAL_Delay(50);
 8000748:	4bcd      	ldr	r3, [pc, #820]	; (8000a80 <main+0x394>)
 800074a:	9300      	str	r3, [sp, #0]
 800074c:	2340      	movs	r3, #64	; 0x40
 800074e:	2240      	movs	r2, #64	; 0x40
 8000750:	2100      	movs	r1, #0
 8000752:	2000      	movs	r0, #0
 8000754:	f7ff fe8d 	bl	8000472 <Show_Bmp>
 8000758:	2032      	movs	r0, #50	; 0x32
 800075a:	f000 faff 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP3); HAL_Delay(50);
 800075e:	4bc9      	ldr	r3, [pc, #804]	; (8000a84 <main+0x398>)
 8000760:	9300      	str	r3, [sp, #0]
 8000762:	2340      	movs	r3, #64	; 0x40
 8000764:	2240      	movs	r2, #64	; 0x40
 8000766:	2100      	movs	r1, #0
 8000768:	2000      	movs	r0, #0
 800076a:	f7ff fe82 	bl	8000472 <Show_Bmp>
 800076e:	2032      	movs	r0, #50	; 0x32
 8000770:	f000 faf4 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP4); HAL_Delay(50);
 8000774:	4bc4      	ldr	r3, [pc, #784]	; (8000a88 <main+0x39c>)
 8000776:	9300      	str	r3, [sp, #0]
 8000778:	2340      	movs	r3, #64	; 0x40
 800077a:	2240      	movs	r2, #64	; 0x40
 800077c:	2100      	movs	r1, #0
 800077e:	2000      	movs	r0, #0
 8000780:	f7ff fe77 	bl	8000472 <Show_Bmp>
 8000784:	2032      	movs	r0, #50	; 0x32
 8000786:	f000 fae9 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP5); HAL_Delay(50);
 800078a:	4bc0      	ldr	r3, [pc, #768]	; (8000a8c <main+0x3a0>)
 800078c:	9300      	str	r3, [sp, #0]
 800078e:	2340      	movs	r3, #64	; 0x40
 8000790:	2240      	movs	r2, #64	; 0x40
 8000792:	2100      	movs	r1, #0
 8000794:	2000      	movs	r0, #0
 8000796:	f7ff fe6c 	bl	8000472 <Show_Bmp>
 800079a:	2032      	movs	r0, #50	; 0x32
 800079c:	f000 fade 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP6); HAL_Delay(50);
 80007a0:	4bbb      	ldr	r3, [pc, #748]	; (8000a90 <main+0x3a4>)
 80007a2:	9300      	str	r3, [sp, #0]
 80007a4:	2340      	movs	r3, #64	; 0x40
 80007a6:	2240      	movs	r2, #64	; 0x40
 80007a8:	2100      	movs	r1, #0
 80007aa:	2000      	movs	r0, #0
 80007ac:	f7ff fe61 	bl	8000472 <Show_Bmp>
 80007b0:	2032      	movs	r0, #50	; 0x32
 80007b2:	f000 fad3 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP7); HAL_Delay(50);
 80007b6:	4bb7      	ldr	r3, [pc, #732]	; (8000a94 <main+0x3a8>)
 80007b8:	9300      	str	r3, [sp, #0]
 80007ba:	2340      	movs	r3, #64	; 0x40
 80007bc:	2240      	movs	r2, #64	; 0x40
 80007be:	2100      	movs	r1, #0
 80007c0:	2000      	movs	r0, #0
 80007c2:	f7ff fe56 	bl	8000472 <Show_Bmp>
 80007c6:	2032      	movs	r0, #50	; 0x32
 80007c8:	f000 fac8 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP8); HAL_Delay(50);
 80007cc:	4bb2      	ldr	r3, [pc, #712]	; (8000a98 <main+0x3ac>)
 80007ce:	9300      	str	r3, [sp, #0]
 80007d0:	2340      	movs	r3, #64	; 0x40
 80007d2:	2240      	movs	r2, #64	; 0x40
 80007d4:	2100      	movs	r1, #0
 80007d6:	2000      	movs	r0, #0
 80007d8:	f7ff fe4b 	bl	8000472 <Show_Bmp>
 80007dc:	2032      	movs	r0, #50	; 0x32
 80007de:	f000 fabd 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP9); HAL_Delay(50);
 80007e2:	4bae      	ldr	r3, [pc, #696]	; (8000a9c <main+0x3b0>)
 80007e4:	9300      	str	r3, [sp, #0]
 80007e6:	2340      	movs	r3, #64	; 0x40
 80007e8:	2240      	movs	r2, #64	; 0x40
 80007ea:	2100      	movs	r1, #0
 80007ec:	2000      	movs	r0, #0
 80007ee:	f7ff fe40 	bl	8000472 <Show_Bmp>
 80007f2:	2032      	movs	r0, #50	; 0x32
 80007f4:	f000 fab2 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP10); HAL_Delay(50);
 80007f8:	4ba9      	ldr	r3, [pc, #676]	; (8000aa0 <main+0x3b4>)
 80007fa:	9300      	str	r3, [sp, #0]
 80007fc:	2340      	movs	r3, #64	; 0x40
 80007fe:	2240      	movs	r2, #64	; 0x40
 8000800:	2100      	movs	r1, #0
 8000802:	2000      	movs	r0, #0
 8000804:	f7ff fe35 	bl	8000472 <Show_Bmp>
 8000808:	2032      	movs	r0, #50	; 0x32
 800080a:	f000 faa7 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP11); HAL_Delay(50);
 800080e:	4ba5      	ldr	r3, [pc, #660]	; (8000aa4 <main+0x3b8>)
 8000810:	9300      	str	r3, [sp, #0]
 8000812:	2340      	movs	r3, #64	; 0x40
 8000814:	2240      	movs	r2, #64	; 0x40
 8000816:	2100      	movs	r1, #0
 8000818:	2000      	movs	r0, #0
 800081a:	f7ff fe2a 	bl	8000472 <Show_Bmp>
 800081e:	2032      	movs	r0, #50	; 0x32
 8000820:	f000 fa9c 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP12); HAL_Delay(50);
 8000824:	4ba0      	ldr	r3, [pc, #640]	; (8000aa8 <main+0x3bc>)
 8000826:	9300      	str	r3, [sp, #0]
 8000828:	2340      	movs	r3, #64	; 0x40
 800082a:	2240      	movs	r2, #64	; 0x40
 800082c:	2100      	movs	r1, #0
 800082e:	2000      	movs	r0, #0
 8000830:	f7ff fe1f 	bl	8000472 <Show_Bmp>
 8000834:	2032      	movs	r0, #50	; 0x32
 8000836:	f000 fa91 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP13); HAL_Delay(50);
 800083a:	4b9c      	ldr	r3, [pc, #624]	; (8000aac <main+0x3c0>)
 800083c:	9300      	str	r3, [sp, #0]
 800083e:	2340      	movs	r3, #64	; 0x40
 8000840:	2240      	movs	r2, #64	; 0x40
 8000842:	2100      	movs	r1, #0
 8000844:	2000      	movs	r0, #0
 8000846:	f7ff fe14 	bl	8000472 <Show_Bmp>
 800084a:	2032      	movs	r0, #50	; 0x32
 800084c:	f000 fa86 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP14); HAL_Delay(50);
 8000850:	4b97      	ldr	r3, [pc, #604]	; (8000ab0 <main+0x3c4>)
 8000852:	9300      	str	r3, [sp, #0]
 8000854:	2340      	movs	r3, #64	; 0x40
 8000856:	2240      	movs	r2, #64	; 0x40
 8000858:	2100      	movs	r1, #0
 800085a:	2000      	movs	r0, #0
 800085c:	f7ff fe09 	bl	8000472 <Show_Bmp>
 8000860:	2032      	movs	r0, #50	; 0x32
 8000862:	f000 fa7b 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP15); HAL_Delay(50);
 8000866:	4b93      	ldr	r3, [pc, #588]	; (8000ab4 <main+0x3c8>)
 8000868:	9300      	str	r3, [sp, #0]
 800086a:	2340      	movs	r3, #64	; 0x40
 800086c:	2240      	movs	r2, #64	; 0x40
 800086e:	2100      	movs	r1, #0
 8000870:	2000      	movs	r0, #0
 8000872:	f7ff fdfe 	bl	8000472 <Show_Bmp>
 8000876:	2032      	movs	r0, #50	; 0x32
 8000878:	f000 fa70 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP16); HAL_Delay(50);
 800087c:	4b8e      	ldr	r3, [pc, #568]	; (8000ab8 <main+0x3cc>)
 800087e:	9300      	str	r3, [sp, #0]
 8000880:	2340      	movs	r3, #64	; 0x40
 8000882:	2240      	movs	r2, #64	; 0x40
 8000884:	2100      	movs	r1, #0
 8000886:	2000      	movs	r0, #0
 8000888:	f7ff fdf3 	bl	8000472 <Show_Bmp>
 800088c:	2032      	movs	r0, #50	; 0x32
 800088e:	f000 fa65 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP17); HAL_Delay(50);
 8000892:	4b8a      	ldr	r3, [pc, #552]	; (8000abc <main+0x3d0>)
 8000894:	9300      	str	r3, [sp, #0]
 8000896:	2340      	movs	r3, #64	; 0x40
 8000898:	2240      	movs	r2, #64	; 0x40
 800089a:	2100      	movs	r1, #0
 800089c:	2000      	movs	r0, #0
 800089e:	f7ff fde8 	bl	8000472 <Show_Bmp>
 80008a2:	2032      	movs	r0, #50	; 0x32
 80008a4:	f000 fa5a 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP18); HAL_Delay(50);
 80008a8:	4b85      	ldr	r3, [pc, #532]	; (8000ac0 <main+0x3d4>)
 80008aa:	9300      	str	r3, [sp, #0]
 80008ac:	2340      	movs	r3, #64	; 0x40
 80008ae:	2240      	movs	r2, #64	; 0x40
 80008b0:	2100      	movs	r1, #0
 80008b2:	2000      	movs	r0, #0
 80008b4:	f7ff fddd 	bl	8000472 <Show_Bmp>
 80008b8:	2032      	movs	r0, #50	; 0x32
 80008ba:	f000 fa4f 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP19); HAL_Delay(50);
 80008be:	4b81      	ldr	r3, [pc, #516]	; (8000ac4 <main+0x3d8>)
 80008c0:	9300      	str	r3, [sp, #0]
 80008c2:	2340      	movs	r3, #64	; 0x40
 80008c4:	2240      	movs	r2, #64	; 0x40
 80008c6:	2100      	movs	r1, #0
 80008c8:	2000      	movs	r0, #0
 80008ca:	f7ff fdd2 	bl	8000472 <Show_Bmp>
 80008ce:	2032      	movs	r0, #50	; 0x32
 80008d0:	f000 fa44 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP20); HAL_Delay(50);
 80008d4:	4b7c      	ldr	r3, [pc, #496]	; (8000ac8 <main+0x3dc>)
 80008d6:	9300      	str	r3, [sp, #0]
 80008d8:	2340      	movs	r3, #64	; 0x40
 80008da:	2240      	movs	r2, #64	; 0x40
 80008dc:	2100      	movs	r1, #0
 80008de:	2000      	movs	r0, #0
 80008e0:	f7ff fdc7 	bl	8000472 <Show_Bmp>
 80008e4:	2032      	movs	r0, #50	; 0x32
 80008e6:	f000 fa39 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP21); HAL_Delay(50);
 80008ea:	4b78      	ldr	r3, [pc, #480]	; (8000acc <main+0x3e0>)
 80008ec:	9300      	str	r3, [sp, #0]
 80008ee:	2340      	movs	r3, #64	; 0x40
 80008f0:	2240      	movs	r2, #64	; 0x40
 80008f2:	2100      	movs	r1, #0
 80008f4:	2000      	movs	r0, #0
 80008f6:	f7ff fdbc 	bl	8000472 <Show_Bmp>
 80008fa:	2032      	movs	r0, #50	; 0x32
 80008fc:	f000 fa2e 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP22); HAL_Delay(50);
 8000900:	4b73      	ldr	r3, [pc, #460]	; (8000ad0 <main+0x3e4>)
 8000902:	9300      	str	r3, [sp, #0]
 8000904:	2340      	movs	r3, #64	; 0x40
 8000906:	2240      	movs	r2, #64	; 0x40
 8000908:	2100      	movs	r1, #0
 800090a:	2000      	movs	r0, #0
 800090c:	f7ff fdb1 	bl	8000472 <Show_Bmp>
 8000910:	2032      	movs	r0, #50	; 0x32
 8000912:	f000 fa23 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP23); HAL_Delay(50);
 8000916:	4b6f      	ldr	r3, [pc, #444]	; (8000ad4 <main+0x3e8>)
 8000918:	9300      	str	r3, [sp, #0]
 800091a:	2340      	movs	r3, #64	; 0x40
 800091c:	2240      	movs	r2, #64	; 0x40
 800091e:	2100      	movs	r1, #0
 8000920:	2000      	movs	r0, #0
 8000922:	f7ff fda6 	bl	8000472 <Show_Bmp>
 8000926:	2032      	movs	r0, #50	; 0x32
 8000928:	f000 fa18 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP24); HAL_Delay(50);
 800092c:	4b6a      	ldr	r3, [pc, #424]	; (8000ad8 <main+0x3ec>)
 800092e:	9300      	str	r3, [sp, #0]
 8000930:	2340      	movs	r3, #64	; 0x40
 8000932:	2240      	movs	r2, #64	; 0x40
 8000934:	2100      	movs	r1, #0
 8000936:	2000      	movs	r0, #0
 8000938:	f7ff fd9b 	bl	8000472 <Show_Bmp>
 800093c:	2032      	movs	r0, #50	; 0x32
 800093e:	f000 fa0d 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP25); HAL_Delay(50);
 8000942:	4b66      	ldr	r3, [pc, #408]	; (8000adc <main+0x3f0>)
 8000944:	9300      	str	r3, [sp, #0]
 8000946:	2340      	movs	r3, #64	; 0x40
 8000948:	2240      	movs	r2, #64	; 0x40
 800094a:	2100      	movs	r1, #0
 800094c:	2000      	movs	r0, #0
 800094e:	f7ff fd90 	bl	8000472 <Show_Bmp>
 8000952:	2032      	movs	r0, #50	; 0x32
 8000954:	f000 fa02 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP26); HAL_Delay(50);
 8000958:	4b61      	ldr	r3, [pc, #388]	; (8000ae0 <main+0x3f4>)
 800095a:	9300      	str	r3, [sp, #0]
 800095c:	2340      	movs	r3, #64	; 0x40
 800095e:	2240      	movs	r2, #64	; 0x40
 8000960:	2100      	movs	r1, #0
 8000962:	2000      	movs	r0, #0
 8000964:	f7ff fd85 	bl	8000472 <Show_Bmp>
 8000968:	2032      	movs	r0, #50	; 0x32
 800096a:	f000 f9f7 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP27); HAL_Delay(50);
 800096e:	4b5d      	ldr	r3, [pc, #372]	; (8000ae4 <main+0x3f8>)
 8000970:	9300      	str	r3, [sp, #0]
 8000972:	2340      	movs	r3, #64	; 0x40
 8000974:	2240      	movs	r2, #64	; 0x40
 8000976:	2100      	movs	r1, #0
 8000978:	2000      	movs	r0, #0
 800097a:	f7ff fd7a 	bl	8000472 <Show_Bmp>
 800097e:	2032      	movs	r0, #50	; 0x32
 8000980:	f000 f9ec 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP28); HAL_Delay(50);
 8000984:	4b58      	ldr	r3, [pc, #352]	; (8000ae8 <main+0x3fc>)
 8000986:	9300      	str	r3, [sp, #0]
 8000988:	2340      	movs	r3, #64	; 0x40
 800098a:	2240      	movs	r2, #64	; 0x40
 800098c:	2100      	movs	r1, #0
 800098e:	2000      	movs	r0, #0
 8000990:	f7ff fd6f 	bl	8000472 <Show_Bmp>
 8000994:	2032      	movs	r0, #50	; 0x32
 8000996:	f000 f9e1 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP29); HAL_Delay(50);
 800099a:	4b54      	ldr	r3, [pc, #336]	; (8000aec <main+0x400>)
 800099c:	9300      	str	r3, [sp, #0]
 800099e:	2340      	movs	r3, #64	; 0x40
 80009a0:	2240      	movs	r2, #64	; 0x40
 80009a2:	2100      	movs	r1, #0
 80009a4:	2000      	movs	r0, #0
 80009a6:	f7ff fd64 	bl	8000472 <Show_Bmp>
 80009aa:	2032      	movs	r0, #50	; 0x32
 80009ac:	f000 f9d6 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP30); HAL_Delay(50);
 80009b0:	4b4f      	ldr	r3, [pc, #316]	; (8000af0 <main+0x404>)
 80009b2:	9300      	str	r3, [sp, #0]
 80009b4:	2340      	movs	r3, #64	; 0x40
 80009b6:	2240      	movs	r2, #64	; 0x40
 80009b8:	2100      	movs	r1, #0
 80009ba:	2000      	movs	r0, #0
 80009bc:	f7ff fd59 	bl	8000472 <Show_Bmp>
 80009c0:	2032      	movs	r0, #50	; 0x32
 80009c2:	f000 f9cb 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP31); HAL_Delay(50);
 80009c6:	4b4b      	ldr	r3, [pc, #300]	; (8000af4 <main+0x408>)
 80009c8:	9300      	str	r3, [sp, #0]
 80009ca:	2340      	movs	r3, #64	; 0x40
 80009cc:	2240      	movs	r2, #64	; 0x40
 80009ce:	2100      	movs	r1, #0
 80009d0:	2000      	movs	r0, #0
 80009d2:	f7ff fd4e 	bl	8000472 <Show_Bmp>
 80009d6:	2032      	movs	r0, #50	; 0x32
 80009d8:	f000 f9c0 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP32); HAL_Delay(50);
 80009dc:	4b46      	ldr	r3, [pc, #280]	; (8000af8 <main+0x40c>)
 80009de:	9300      	str	r3, [sp, #0]
 80009e0:	2340      	movs	r3, #64	; 0x40
 80009e2:	2240      	movs	r2, #64	; 0x40
 80009e4:	2100      	movs	r1, #0
 80009e6:	2000      	movs	r0, #0
 80009e8:	f7ff fd43 	bl	8000472 <Show_Bmp>
 80009ec:	2032      	movs	r0, #50	; 0x32
 80009ee:	f000 f9b5 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP33); HAL_Delay(50);
 80009f2:	4b42      	ldr	r3, [pc, #264]	; (8000afc <main+0x410>)
 80009f4:	9300      	str	r3, [sp, #0]
 80009f6:	2340      	movs	r3, #64	; 0x40
 80009f8:	2240      	movs	r2, #64	; 0x40
 80009fa:	2100      	movs	r1, #0
 80009fc:	2000      	movs	r0, #0
 80009fe:	f7ff fd38 	bl	8000472 <Show_Bmp>
 8000a02:	2032      	movs	r0, #50	; 0x32
 8000a04:	f000 f9aa 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP34); HAL_Delay(50);
 8000a08:	4b3d      	ldr	r3, [pc, #244]	; (8000b00 <main+0x414>)
 8000a0a:	9300      	str	r3, [sp, #0]
 8000a0c:	2340      	movs	r3, #64	; 0x40
 8000a0e:	2240      	movs	r2, #64	; 0x40
 8000a10:	2100      	movs	r1, #0
 8000a12:	2000      	movs	r0, #0
 8000a14:	f7ff fd2d 	bl	8000472 <Show_Bmp>
 8000a18:	2032      	movs	r0, #50	; 0x32
 8000a1a:	f000 f99f 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP35); HAL_Delay(50);
 8000a1e:	4b39      	ldr	r3, [pc, #228]	; (8000b04 <main+0x418>)
 8000a20:	9300      	str	r3, [sp, #0]
 8000a22:	2340      	movs	r3, #64	; 0x40
 8000a24:	2240      	movs	r2, #64	; 0x40
 8000a26:	2100      	movs	r1, #0
 8000a28:	2000      	movs	r0, #0
 8000a2a:	f7ff fd22 	bl	8000472 <Show_Bmp>
 8000a2e:	2032      	movs	r0, #50	; 0x32
 8000a30:	f000 f994 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP36); HAL_Delay(50);
 8000a34:	4b34      	ldr	r3, [pc, #208]	; (8000b08 <main+0x41c>)
 8000a36:	9300      	str	r3, [sp, #0]
 8000a38:	2340      	movs	r3, #64	; 0x40
 8000a3a:	2240      	movs	r2, #64	; 0x40
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	2000      	movs	r0, #0
 8000a40:	f7ff fd17 	bl	8000472 <Show_Bmp>
 8000a44:	2032      	movs	r0, #50	; 0x32
 8000a46:	f000 f989 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP37); HAL_Delay(50);
 8000a4a:	4b30      	ldr	r3, [pc, #192]	; (8000b0c <main+0x420>)
 8000a4c:	9300      	str	r3, [sp, #0]
 8000a4e:	2340      	movs	r3, #64	; 0x40
 8000a50:	2240      	movs	r2, #64	; 0x40
 8000a52:	2100      	movs	r1, #0
 8000a54:	2000      	movs	r0, #0
 8000a56:	f7ff fd0c 	bl	8000472 <Show_Bmp>
 8000a5a:	2032      	movs	r0, #50	; 0x32
 8000a5c:	f000 f97e 	bl	8000d5c <HAL_Delay>
	  			Show_Bmp(0,0,64,64,(unsigned char*)BMP38); HAL_Delay(50);
 8000a60:	4b2b      	ldr	r3, [pc, #172]	; (8000b10 <main+0x424>)
 8000a62:	9300      	str	r3, [sp, #0]
 8000a64:	2340      	movs	r3, #64	; 0x40
 8000a66:	2240      	movs	r2, #64	; 0x40
 8000a68:	2100      	movs	r1, #0
 8000a6a:	2000      	movs	r0, #0
 8000a6c:	f7ff fd01 	bl	8000472 <Show_Bmp>
 8000a70:	2032      	movs	r0, #50	; 0x32
 8000a72:	f000 f973 	bl	8000d5c <HAL_Delay>
 8000a76:	e04d      	b.n	8000b14 <main+0x428>
 8000a78:	08001d94 	.word	0x08001d94
 8000a7c:	08002390 	.word	0x08002390
 8000a80:	08002590 	.word	0x08002590
 8000a84:	08002790 	.word	0x08002790
 8000a88:	08002990 	.word	0x08002990
 8000a8c:	08002b90 	.word	0x08002b90
 8000a90:	08002d90 	.word	0x08002d90
 8000a94:	08002f90 	.word	0x08002f90
 8000a98:	08003190 	.word	0x08003190
 8000a9c:	08003390 	.word	0x08003390
 8000aa0:	08003590 	.word	0x08003590
 8000aa4:	08003790 	.word	0x08003790
 8000aa8:	08003990 	.word	0x08003990
 8000aac:	08003b90 	.word	0x08003b90
 8000ab0:	08003d90 	.word	0x08003d90
 8000ab4:	08003f90 	.word	0x08003f90
 8000ab8:	08004190 	.word	0x08004190
 8000abc:	08004390 	.word	0x08004390
 8000ac0:	08004590 	.word	0x08004590
 8000ac4:	08004790 	.word	0x08004790
 8000ac8:	08004990 	.word	0x08004990
 8000acc:	08004b90 	.word	0x08004b90
 8000ad0:	08004d90 	.word	0x08004d90
 8000ad4:	08004f90 	.word	0x08004f90
 8000ad8:	08005190 	.word	0x08005190
 8000adc:	08005390 	.word	0x08005390
 8000ae0:	08005590 	.word	0x08005590
 8000ae4:	08005790 	.word	0x08005790
 8000ae8:	08005990 	.word	0x08005990
 8000aec:	08005b90 	.word	0x08005b90
 8000af0:	08005d90 	.word	0x08005d90
 8000af4:	08005f90 	.word	0x08005f90
 8000af8:	08006190 	.word	0x08006190
 8000afc:	08006390 	.word	0x08006390
 8000b00:	08006590 	.word	0x08006590
 8000b04:	08006790 	.word	0x08006790
 8000b08:	08006990 	.word	0x08006990
 8000b0c:	08006b90 	.word	0x08006b90
 8000b10:	08006d90 	.word	0x08006d90
	  Show_Bmp(0,0,64,64,(unsigned char*)BMP1); HAL_Delay(50);
 8000b14:	e60d      	b.n	8000732 <main+0x46>
 8000b16:	bf00      	nop

08000b18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b090      	sub	sp, #64	; 0x40
 8000b1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b1e:	f107 0318 	add.w	r3, r7, #24
 8000b22:	2228      	movs	r2, #40	; 0x28
 8000b24:	2100      	movs	r1, #0
 8000b26:	4618      	mov	r0, r3
 8000b28:	f001 f8fc 	bl	8001d24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b2c:	1d3b      	adds	r3, r7, #4
 8000b2e:	2200      	movs	r2, #0
 8000b30:	601a      	str	r2, [r3, #0]
 8000b32:	605a      	str	r2, [r3, #4]
 8000b34:	609a      	str	r2, [r3, #8]
 8000b36:	60da      	str	r2, [r3, #12]
 8000b38:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b3e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b42:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000b44:	2300      	movs	r3, #0
 8000b46:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b4c:	2302      	movs	r3, #2
 8000b4e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b50:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b54:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000b56:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000b5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b5c:	f107 0318 	add.w	r3, r7, #24
 8000b60:	4618      	mov	r0, r3
 8000b62:	f000 fce3 	bl	800152c <HAL_RCC_OscConfig>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000b6c:	f000 f819 	bl	8000ba2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b70:	230f      	movs	r3, #15
 8000b72:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b74:	2302      	movs	r3, #2
 8000b76:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b80:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b82:	2300      	movs	r3, #0
 8000b84:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b86:	1d3b      	adds	r3, r7, #4
 8000b88:	2102      	movs	r1, #2
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f000 ff50 	bl	8001a30 <HAL_RCC_ClockConfig>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000b96:	f000 f804 	bl	8000ba2 <Error_Handler>
  }
}
 8000b9a:	bf00      	nop
 8000b9c:	3740      	adds	r7, #64	; 0x40
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}

08000ba2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ba6:	b672      	cpsid	i
}
 8000ba8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000baa:	e7fe      	b.n	8000baa <Error_Handler+0x8>

08000bac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b083      	sub	sp, #12
 8000bb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000bb2:	4b0e      	ldr	r3, [pc, #56]	; (8000bec <HAL_MspInit+0x40>)
 8000bb4:	699b      	ldr	r3, [r3, #24]
 8000bb6:	4a0d      	ldr	r2, [pc, #52]	; (8000bec <HAL_MspInit+0x40>)
 8000bb8:	f043 0301 	orr.w	r3, r3, #1
 8000bbc:	6193      	str	r3, [r2, #24]
 8000bbe:	4b0b      	ldr	r3, [pc, #44]	; (8000bec <HAL_MspInit+0x40>)
 8000bc0:	699b      	ldr	r3, [r3, #24]
 8000bc2:	f003 0301 	and.w	r3, r3, #1
 8000bc6:	607b      	str	r3, [r7, #4]
 8000bc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bca:	4b08      	ldr	r3, [pc, #32]	; (8000bec <HAL_MspInit+0x40>)
 8000bcc:	69db      	ldr	r3, [r3, #28]
 8000bce:	4a07      	ldr	r2, [pc, #28]	; (8000bec <HAL_MspInit+0x40>)
 8000bd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bd4:	61d3      	str	r3, [r2, #28]
 8000bd6:	4b05      	ldr	r3, [pc, #20]	; (8000bec <HAL_MspInit+0x40>)
 8000bd8:	69db      	ldr	r3, [r3, #28]
 8000bda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bde:	603b      	str	r3, [r7, #0]
 8000be0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000be2:	bf00      	nop
 8000be4:	370c      	adds	r7, #12
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bc80      	pop	{r7}
 8000bea:	4770      	bx	lr
 8000bec:	40021000 	.word	0x40021000

08000bf0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bf4:	e7fe      	b.n	8000bf4 <NMI_Handler+0x4>

08000bf6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bf6:	b480      	push	{r7}
 8000bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bfa:	e7fe      	b.n	8000bfa <HardFault_Handler+0x4>

08000bfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c00:	e7fe      	b.n	8000c00 <MemManage_Handler+0x4>

08000c02 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c02:	b480      	push	{r7}
 8000c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c06:	e7fe      	b.n	8000c06 <BusFault_Handler+0x4>

08000c08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c0c:	e7fe      	b.n	8000c0c <UsageFault_Handler+0x4>

08000c0e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c0e:	b480      	push	{r7}
 8000c10:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c12:	bf00      	nop
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bc80      	pop	{r7}
 8000c18:	4770      	bx	lr

08000c1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c1a:	b480      	push	{r7}
 8000c1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c1e:	bf00      	nop
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bc80      	pop	{r7}
 8000c24:	4770      	bx	lr

08000c26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c26:	b480      	push	{r7}
 8000c28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c2a:	bf00      	nop
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bc80      	pop	{r7}
 8000c30:	4770      	bx	lr

08000c32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c32:	b580      	push	{r7, lr}
 8000c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c36:	f000 f875 	bl	8000d24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c3a:	bf00      	nop
 8000c3c:	bd80      	pop	{r7, pc}

08000c3e <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c3e:	b480      	push	{r7}
 8000c40:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c42:	bf00      	nop
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bc80      	pop	{r7}
 8000c48:	4770      	bx	lr
	...

08000c4c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c4c:	f7ff fff7 	bl	8000c3e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c50:	480b      	ldr	r0, [pc, #44]	; (8000c80 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000c52:	490c      	ldr	r1, [pc, #48]	; (8000c84 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000c54:	4a0c      	ldr	r2, [pc, #48]	; (8000c88 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000c56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c58:	e002      	b.n	8000c60 <LoopCopyDataInit>

08000c5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c5e:	3304      	adds	r3, #4

08000c60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c64:	d3f9      	bcc.n	8000c5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c66:	4a09      	ldr	r2, [pc, #36]	; (8000c8c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000c68:	4c09      	ldr	r4, [pc, #36]	; (8000c90 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c6c:	e001      	b.n	8000c72 <LoopFillZerobss>

08000c6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c70:	3204      	adds	r2, #4

08000c72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c74:	d3fb      	bcc.n	8000c6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c76:	f001 f85d 	bl	8001d34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c7a:	f7ff fd37 	bl	80006ec <main>
  bx lr
 8000c7e:	4770      	bx	lr
  ldr r0, =_sdata
 8000c80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c84:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000c88:	08006fc4 	.word	0x08006fc4
  ldr r2, =_sbss
 8000c8c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000c90:	20000080 	.word	0x20000080

08000c94 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c94:	e7fe      	b.n	8000c94 <ADC1_2_IRQHandler>
	...

08000c98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c9c:	4b08      	ldr	r3, [pc, #32]	; (8000cc0 <HAL_Init+0x28>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a07      	ldr	r2, [pc, #28]	; (8000cc0 <HAL_Init+0x28>)
 8000ca2:	f043 0310 	orr.w	r3, r3, #16
 8000ca6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ca8:	2003      	movs	r0, #3
 8000caa:	f000 f92b 	bl	8000f04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cae:	200f      	movs	r0, #15
 8000cb0:	f000 f808 	bl	8000cc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cb4:	f7ff ff7a 	bl	8000bac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cb8:	2300      	movs	r3, #0
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	40022000 	.word	0x40022000

08000cc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ccc:	4b12      	ldr	r3, [pc, #72]	; (8000d18 <HAL_InitTick+0x54>)
 8000cce:	681a      	ldr	r2, [r3, #0]
 8000cd0:	4b12      	ldr	r3, [pc, #72]	; (8000d1c <HAL_InitTick+0x58>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cda:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cde:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f000 f935 	bl	8000f52 <HAL_SYSTICK_Config>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	e00e      	b.n	8000d10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2b0f      	cmp	r3, #15
 8000cf6:	d80a      	bhi.n	8000d0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	6879      	ldr	r1, [r7, #4]
 8000cfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d00:	f000 f90b 	bl	8000f1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d04:	4a06      	ldr	r2, [pc, #24]	; (8000d20 <HAL_InitTick+0x5c>)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	e000      	b.n	8000d10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d0e:	2301      	movs	r3, #1
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3708      	adds	r7, #8
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	20000000 	.word	0x20000000
 8000d1c:	20000008 	.word	0x20000008
 8000d20:	20000004 	.word	0x20000004

08000d24 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d28:	4b05      	ldr	r3, [pc, #20]	; (8000d40 <HAL_IncTick+0x1c>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	461a      	mov	r2, r3
 8000d2e:	4b05      	ldr	r3, [pc, #20]	; (8000d44 <HAL_IncTick+0x20>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4413      	add	r3, r2
 8000d34:	4a03      	ldr	r2, [pc, #12]	; (8000d44 <HAL_IncTick+0x20>)
 8000d36:	6013      	str	r3, [r2, #0]
}
 8000d38:	bf00      	nop
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bc80      	pop	{r7}
 8000d3e:	4770      	bx	lr
 8000d40:	20000008 	.word	0x20000008
 8000d44:	2000007c 	.word	0x2000007c

08000d48 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d4c:	4b02      	ldr	r3, [pc, #8]	; (8000d58 <HAL_GetTick+0x10>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bc80      	pop	{r7}
 8000d56:	4770      	bx	lr
 8000d58:	2000007c 	.word	0x2000007c

08000d5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d64:	f7ff fff0 	bl	8000d48 <HAL_GetTick>
 8000d68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000d74:	d005      	beq.n	8000d82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d76:	4b0a      	ldr	r3, [pc, #40]	; (8000da0 <HAL_Delay+0x44>)
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	4413      	add	r3, r2
 8000d80:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d82:	bf00      	nop
 8000d84:	f7ff ffe0 	bl	8000d48 <HAL_GetTick>
 8000d88:	4602      	mov	r2, r0
 8000d8a:	68bb      	ldr	r3, [r7, #8]
 8000d8c:	1ad3      	subs	r3, r2, r3
 8000d8e:	68fa      	ldr	r2, [r7, #12]
 8000d90:	429a      	cmp	r2, r3
 8000d92:	d8f7      	bhi.n	8000d84 <HAL_Delay+0x28>
  {
  }
}
 8000d94:	bf00      	nop
 8000d96:	bf00      	nop
 8000d98:	3710      	adds	r7, #16
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	20000008 	.word	0x20000008

08000da4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b085      	sub	sp, #20
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	f003 0307 	and.w	r3, r3, #7
 8000db2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000db4:	4b0c      	ldr	r3, [pc, #48]	; (8000de8 <__NVIC_SetPriorityGrouping+0x44>)
 8000db6:	68db      	ldr	r3, [r3, #12]
 8000db8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dba:	68ba      	ldr	r2, [r7, #8]
 8000dbc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dc8:	68bb      	ldr	r3, [r7, #8]
 8000dca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dcc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000dd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dd6:	4a04      	ldr	r2, [pc, #16]	; (8000de8 <__NVIC_SetPriorityGrouping+0x44>)
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	60d3      	str	r3, [r2, #12]
}
 8000ddc:	bf00      	nop
 8000dde:	3714      	adds	r7, #20
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bc80      	pop	{r7}
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	e000ed00 	.word	0xe000ed00

08000dec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000df0:	4b04      	ldr	r3, [pc, #16]	; (8000e04 <__NVIC_GetPriorityGrouping+0x18>)
 8000df2:	68db      	ldr	r3, [r3, #12]
 8000df4:	0a1b      	lsrs	r3, r3, #8
 8000df6:	f003 0307 	and.w	r3, r3, #7
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bc80      	pop	{r7}
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	e000ed00 	.word	0xe000ed00

08000e08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b083      	sub	sp, #12
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	4603      	mov	r3, r0
 8000e10:	6039      	str	r1, [r7, #0]
 8000e12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	db0a      	blt.n	8000e32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	b2da      	uxtb	r2, r3
 8000e20:	490c      	ldr	r1, [pc, #48]	; (8000e54 <__NVIC_SetPriority+0x4c>)
 8000e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e26:	0112      	lsls	r2, r2, #4
 8000e28:	b2d2      	uxtb	r2, r2
 8000e2a:	440b      	add	r3, r1
 8000e2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e30:	e00a      	b.n	8000e48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	b2da      	uxtb	r2, r3
 8000e36:	4908      	ldr	r1, [pc, #32]	; (8000e58 <__NVIC_SetPriority+0x50>)
 8000e38:	79fb      	ldrb	r3, [r7, #7]
 8000e3a:	f003 030f 	and.w	r3, r3, #15
 8000e3e:	3b04      	subs	r3, #4
 8000e40:	0112      	lsls	r2, r2, #4
 8000e42:	b2d2      	uxtb	r2, r2
 8000e44:	440b      	add	r3, r1
 8000e46:	761a      	strb	r2, [r3, #24]
}
 8000e48:	bf00      	nop
 8000e4a:	370c      	adds	r7, #12
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bc80      	pop	{r7}
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	e000e100 	.word	0xe000e100
 8000e58:	e000ed00 	.word	0xe000ed00

08000e5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b089      	sub	sp, #36	; 0x24
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	60f8      	str	r0, [r7, #12]
 8000e64:	60b9      	str	r1, [r7, #8]
 8000e66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	f003 0307 	and.w	r3, r3, #7
 8000e6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e70:	69fb      	ldr	r3, [r7, #28]
 8000e72:	f1c3 0307 	rsb	r3, r3, #7
 8000e76:	2b04      	cmp	r3, #4
 8000e78:	bf28      	it	cs
 8000e7a:	2304      	movcs	r3, #4
 8000e7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	3304      	adds	r3, #4
 8000e82:	2b06      	cmp	r3, #6
 8000e84:	d902      	bls.n	8000e8c <NVIC_EncodePriority+0x30>
 8000e86:	69fb      	ldr	r3, [r7, #28]
 8000e88:	3b03      	subs	r3, #3
 8000e8a:	e000      	b.n	8000e8e <NVIC_EncodePriority+0x32>
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e90:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e94:	69bb      	ldr	r3, [r7, #24]
 8000e96:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9a:	43da      	mvns	r2, r3
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	401a      	ands	r2, r3
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ea4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	fa01 f303 	lsl.w	r3, r1, r3
 8000eae:	43d9      	mvns	r1, r3
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eb4:	4313      	orrs	r3, r2
         );
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3724      	adds	r7, #36	; 0x24
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bc80      	pop	{r7}
 8000ebe:	4770      	bx	lr

08000ec0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	3b01      	subs	r3, #1
 8000ecc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ed0:	d301      	bcc.n	8000ed6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	e00f      	b.n	8000ef6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ed6:	4a0a      	ldr	r2, [pc, #40]	; (8000f00 <SysTick_Config+0x40>)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	3b01      	subs	r3, #1
 8000edc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ede:	210f      	movs	r1, #15
 8000ee0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ee4:	f7ff ff90 	bl	8000e08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ee8:	4b05      	ldr	r3, [pc, #20]	; (8000f00 <SysTick_Config+0x40>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eee:	4b04      	ldr	r3, [pc, #16]	; (8000f00 <SysTick_Config+0x40>)
 8000ef0:	2207      	movs	r2, #7
 8000ef2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ef4:	2300      	movs	r3, #0
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	e000e010 	.word	0xe000e010

08000f04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f0c:	6878      	ldr	r0, [r7, #4]
 8000f0e:	f7ff ff49 	bl	8000da4 <__NVIC_SetPriorityGrouping>
}
 8000f12:	bf00      	nop
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}

08000f1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f1a:	b580      	push	{r7, lr}
 8000f1c:	b086      	sub	sp, #24
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	4603      	mov	r3, r0
 8000f22:	60b9      	str	r1, [r7, #8]
 8000f24:	607a      	str	r2, [r7, #4]
 8000f26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f2c:	f7ff ff5e 	bl	8000dec <__NVIC_GetPriorityGrouping>
 8000f30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f32:	687a      	ldr	r2, [r7, #4]
 8000f34:	68b9      	ldr	r1, [r7, #8]
 8000f36:	6978      	ldr	r0, [r7, #20]
 8000f38:	f7ff ff90 	bl	8000e5c <NVIC_EncodePriority>
 8000f3c:	4602      	mov	r2, r0
 8000f3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f42:	4611      	mov	r1, r2
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff ff5f 	bl	8000e08 <__NVIC_SetPriority>
}
 8000f4a:	bf00      	nop
 8000f4c:	3718      	adds	r7, #24
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b082      	sub	sp, #8
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f5a:	6878      	ldr	r0, [r7, #4]
 8000f5c:	f7ff ffb0 	bl	8000ec0 <SysTick_Config>
 8000f60:	4603      	mov	r3, r0
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3708      	adds	r7, #8
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
	...

08000f6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b08b      	sub	sp, #44	; 0x2c
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f76:	2300      	movs	r3, #0
 8000f78:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f7e:	e169      	b.n	8001254 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000f80:	2201      	movs	r2, #1
 8000f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f84:	fa02 f303 	lsl.w	r3, r2, r3
 8000f88:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	69fa      	ldr	r2, [r7, #28]
 8000f90:	4013      	ands	r3, r2
 8000f92:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000f94:	69ba      	ldr	r2, [r7, #24]
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	f040 8158 	bne.w	800124e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	4a9a      	ldr	r2, [pc, #616]	; (800120c <HAL_GPIO_Init+0x2a0>)
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d05e      	beq.n	8001066 <HAL_GPIO_Init+0xfa>
 8000fa8:	4a98      	ldr	r2, [pc, #608]	; (800120c <HAL_GPIO_Init+0x2a0>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d875      	bhi.n	800109a <HAL_GPIO_Init+0x12e>
 8000fae:	4a98      	ldr	r2, [pc, #608]	; (8001210 <HAL_GPIO_Init+0x2a4>)
 8000fb0:	4293      	cmp	r3, r2
 8000fb2:	d058      	beq.n	8001066 <HAL_GPIO_Init+0xfa>
 8000fb4:	4a96      	ldr	r2, [pc, #600]	; (8001210 <HAL_GPIO_Init+0x2a4>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d86f      	bhi.n	800109a <HAL_GPIO_Init+0x12e>
 8000fba:	4a96      	ldr	r2, [pc, #600]	; (8001214 <HAL_GPIO_Init+0x2a8>)
 8000fbc:	4293      	cmp	r3, r2
 8000fbe:	d052      	beq.n	8001066 <HAL_GPIO_Init+0xfa>
 8000fc0:	4a94      	ldr	r2, [pc, #592]	; (8001214 <HAL_GPIO_Init+0x2a8>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d869      	bhi.n	800109a <HAL_GPIO_Init+0x12e>
 8000fc6:	4a94      	ldr	r2, [pc, #592]	; (8001218 <HAL_GPIO_Init+0x2ac>)
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d04c      	beq.n	8001066 <HAL_GPIO_Init+0xfa>
 8000fcc:	4a92      	ldr	r2, [pc, #584]	; (8001218 <HAL_GPIO_Init+0x2ac>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d863      	bhi.n	800109a <HAL_GPIO_Init+0x12e>
 8000fd2:	4a92      	ldr	r2, [pc, #584]	; (800121c <HAL_GPIO_Init+0x2b0>)
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	d046      	beq.n	8001066 <HAL_GPIO_Init+0xfa>
 8000fd8:	4a90      	ldr	r2, [pc, #576]	; (800121c <HAL_GPIO_Init+0x2b0>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d85d      	bhi.n	800109a <HAL_GPIO_Init+0x12e>
 8000fde:	2b12      	cmp	r3, #18
 8000fe0:	d82a      	bhi.n	8001038 <HAL_GPIO_Init+0xcc>
 8000fe2:	2b12      	cmp	r3, #18
 8000fe4:	d859      	bhi.n	800109a <HAL_GPIO_Init+0x12e>
 8000fe6:	a201      	add	r2, pc, #4	; (adr r2, 8000fec <HAL_GPIO_Init+0x80>)
 8000fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fec:	08001067 	.word	0x08001067
 8000ff0:	08001041 	.word	0x08001041
 8000ff4:	08001053 	.word	0x08001053
 8000ff8:	08001095 	.word	0x08001095
 8000ffc:	0800109b 	.word	0x0800109b
 8001000:	0800109b 	.word	0x0800109b
 8001004:	0800109b 	.word	0x0800109b
 8001008:	0800109b 	.word	0x0800109b
 800100c:	0800109b 	.word	0x0800109b
 8001010:	0800109b 	.word	0x0800109b
 8001014:	0800109b 	.word	0x0800109b
 8001018:	0800109b 	.word	0x0800109b
 800101c:	0800109b 	.word	0x0800109b
 8001020:	0800109b 	.word	0x0800109b
 8001024:	0800109b 	.word	0x0800109b
 8001028:	0800109b 	.word	0x0800109b
 800102c:	0800109b 	.word	0x0800109b
 8001030:	08001049 	.word	0x08001049
 8001034:	0800105d 	.word	0x0800105d
 8001038:	4a79      	ldr	r2, [pc, #484]	; (8001220 <HAL_GPIO_Init+0x2b4>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d013      	beq.n	8001066 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800103e:	e02c      	b.n	800109a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	623b      	str	r3, [r7, #32]
          break;
 8001046:	e029      	b.n	800109c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	68db      	ldr	r3, [r3, #12]
 800104c:	3304      	adds	r3, #4
 800104e:	623b      	str	r3, [r7, #32]
          break;
 8001050:	e024      	b.n	800109c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	3308      	adds	r3, #8
 8001058:	623b      	str	r3, [r7, #32]
          break;
 800105a:	e01f      	b.n	800109c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	68db      	ldr	r3, [r3, #12]
 8001060:	330c      	adds	r3, #12
 8001062:	623b      	str	r3, [r7, #32]
          break;
 8001064:	e01a      	b.n	800109c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	689b      	ldr	r3, [r3, #8]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d102      	bne.n	8001074 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800106e:	2304      	movs	r3, #4
 8001070:	623b      	str	r3, [r7, #32]
          break;
 8001072:	e013      	b.n	800109c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	689b      	ldr	r3, [r3, #8]
 8001078:	2b01      	cmp	r3, #1
 800107a:	d105      	bne.n	8001088 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800107c:	2308      	movs	r3, #8
 800107e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	69fa      	ldr	r2, [r7, #28]
 8001084:	611a      	str	r2, [r3, #16]
          break;
 8001086:	e009      	b.n	800109c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001088:	2308      	movs	r3, #8
 800108a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	69fa      	ldr	r2, [r7, #28]
 8001090:	615a      	str	r2, [r3, #20]
          break;
 8001092:	e003      	b.n	800109c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001094:	2300      	movs	r3, #0
 8001096:	623b      	str	r3, [r7, #32]
          break;
 8001098:	e000      	b.n	800109c <HAL_GPIO_Init+0x130>
          break;
 800109a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800109c:	69bb      	ldr	r3, [r7, #24]
 800109e:	2bff      	cmp	r3, #255	; 0xff
 80010a0:	d801      	bhi.n	80010a6 <HAL_GPIO_Init+0x13a>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	e001      	b.n	80010aa <HAL_GPIO_Init+0x13e>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	3304      	adds	r3, #4
 80010aa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80010ac:	69bb      	ldr	r3, [r7, #24]
 80010ae:	2bff      	cmp	r3, #255	; 0xff
 80010b0:	d802      	bhi.n	80010b8 <HAL_GPIO_Init+0x14c>
 80010b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	e002      	b.n	80010be <HAL_GPIO_Init+0x152>
 80010b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ba:	3b08      	subs	r3, #8
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	210f      	movs	r1, #15
 80010c6:	693b      	ldr	r3, [r7, #16]
 80010c8:	fa01 f303 	lsl.w	r3, r1, r3
 80010cc:	43db      	mvns	r3, r3
 80010ce:	401a      	ands	r2, r3
 80010d0:	6a39      	ldr	r1, [r7, #32]
 80010d2:	693b      	ldr	r3, [r7, #16]
 80010d4:	fa01 f303 	lsl.w	r3, r1, r3
 80010d8:	431a      	orrs	r2, r3
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	f000 80b1 	beq.w	800124e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80010ec:	4b4d      	ldr	r3, [pc, #308]	; (8001224 <HAL_GPIO_Init+0x2b8>)
 80010ee:	699b      	ldr	r3, [r3, #24]
 80010f0:	4a4c      	ldr	r2, [pc, #304]	; (8001224 <HAL_GPIO_Init+0x2b8>)
 80010f2:	f043 0301 	orr.w	r3, r3, #1
 80010f6:	6193      	str	r3, [r2, #24]
 80010f8:	4b4a      	ldr	r3, [pc, #296]	; (8001224 <HAL_GPIO_Init+0x2b8>)
 80010fa:	699b      	ldr	r3, [r3, #24]
 80010fc:	f003 0301 	and.w	r3, r3, #1
 8001100:	60bb      	str	r3, [r7, #8]
 8001102:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001104:	4a48      	ldr	r2, [pc, #288]	; (8001228 <HAL_GPIO_Init+0x2bc>)
 8001106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001108:	089b      	lsrs	r3, r3, #2
 800110a:	3302      	adds	r3, #2
 800110c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001110:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001114:	f003 0303 	and.w	r3, r3, #3
 8001118:	009b      	lsls	r3, r3, #2
 800111a:	220f      	movs	r2, #15
 800111c:	fa02 f303 	lsl.w	r3, r2, r3
 8001120:	43db      	mvns	r3, r3
 8001122:	68fa      	ldr	r2, [r7, #12]
 8001124:	4013      	ands	r3, r2
 8001126:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	4a40      	ldr	r2, [pc, #256]	; (800122c <HAL_GPIO_Init+0x2c0>)
 800112c:	4293      	cmp	r3, r2
 800112e:	d013      	beq.n	8001158 <HAL_GPIO_Init+0x1ec>
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	4a3f      	ldr	r2, [pc, #252]	; (8001230 <HAL_GPIO_Init+0x2c4>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d00d      	beq.n	8001154 <HAL_GPIO_Init+0x1e8>
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	4a3e      	ldr	r2, [pc, #248]	; (8001234 <HAL_GPIO_Init+0x2c8>)
 800113c:	4293      	cmp	r3, r2
 800113e:	d007      	beq.n	8001150 <HAL_GPIO_Init+0x1e4>
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	4a3d      	ldr	r2, [pc, #244]	; (8001238 <HAL_GPIO_Init+0x2cc>)
 8001144:	4293      	cmp	r3, r2
 8001146:	d101      	bne.n	800114c <HAL_GPIO_Init+0x1e0>
 8001148:	2303      	movs	r3, #3
 800114a:	e006      	b.n	800115a <HAL_GPIO_Init+0x1ee>
 800114c:	2304      	movs	r3, #4
 800114e:	e004      	b.n	800115a <HAL_GPIO_Init+0x1ee>
 8001150:	2302      	movs	r3, #2
 8001152:	e002      	b.n	800115a <HAL_GPIO_Init+0x1ee>
 8001154:	2301      	movs	r3, #1
 8001156:	e000      	b.n	800115a <HAL_GPIO_Init+0x1ee>
 8001158:	2300      	movs	r3, #0
 800115a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800115c:	f002 0203 	and.w	r2, r2, #3
 8001160:	0092      	lsls	r2, r2, #2
 8001162:	4093      	lsls	r3, r2
 8001164:	68fa      	ldr	r2, [r7, #12]
 8001166:	4313      	orrs	r3, r2
 8001168:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800116a:	492f      	ldr	r1, [pc, #188]	; (8001228 <HAL_GPIO_Init+0x2bc>)
 800116c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800116e:	089b      	lsrs	r3, r3, #2
 8001170:	3302      	adds	r3, #2
 8001172:	68fa      	ldr	r2, [r7, #12]
 8001174:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001180:	2b00      	cmp	r3, #0
 8001182:	d006      	beq.n	8001192 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001184:	4b2d      	ldr	r3, [pc, #180]	; (800123c <HAL_GPIO_Init+0x2d0>)
 8001186:	689a      	ldr	r2, [r3, #8]
 8001188:	492c      	ldr	r1, [pc, #176]	; (800123c <HAL_GPIO_Init+0x2d0>)
 800118a:	69bb      	ldr	r3, [r7, #24]
 800118c:	4313      	orrs	r3, r2
 800118e:	608b      	str	r3, [r1, #8]
 8001190:	e006      	b.n	80011a0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001192:	4b2a      	ldr	r3, [pc, #168]	; (800123c <HAL_GPIO_Init+0x2d0>)
 8001194:	689a      	ldr	r2, [r3, #8]
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	43db      	mvns	r3, r3
 800119a:	4928      	ldr	r1, [pc, #160]	; (800123c <HAL_GPIO_Init+0x2d0>)
 800119c:	4013      	ands	r3, r2
 800119e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d006      	beq.n	80011ba <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80011ac:	4b23      	ldr	r3, [pc, #140]	; (800123c <HAL_GPIO_Init+0x2d0>)
 80011ae:	68da      	ldr	r2, [r3, #12]
 80011b0:	4922      	ldr	r1, [pc, #136]	; (800123c <HAL_GPIO_Init+0x2d0>)
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	60cb      	str	r3, [r1, #12]
 80011b8:	e006      	b.n	80011c8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80011ba:	4b20      	ldr	r3, [pc, #128]	; (800123c <HAL_GPIO_Init+0x2d0>)
 80011bc:	68da      	ldr	r2, [r3, #12]
 80011be:	69bb      	ldr	r3, [r7, #24]
 80011c0:	43db      	mvns	r3, r3
 80011c2:	491e      	ldr	r1, [pc, #120]	; (800123c <HAL_GPIO_Init+0x2d0>)
 80011c4:	4013      	ands	r3, r2
 80011c6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d006      	beq.n	80011e2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80011d4:	4b19      	ldr	r3, [pc, #100]	; (800123c <HAL_GPIO_Init+0x2d0>)
 80011d6:	685a      	ldr	r2, [r3, #4]
 80011d8:	4918      	ldr	r1, [pc, #96]	; (800123c <HAL_GPIO_Init+0x2d0>)
 80011da:	69bb      	ldr	r3, [r7, #24]
 80011dc:	4313      	orrs	r3, r2
 80011de:	604b      	str	r3, [r1, #4]
 80011e0:	e006      	b.n	80011f0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80011e2:	4b16      	ldr	r3, [pc, #88]	; (800123c <HAL_GPIO_Init+0x2d0>)
 80011e4:	685a      	ldr	r2, [r3, #4]
 80011e6:	69bb      	ldr	r3, [r7, #24]
 80011e8:	43db      	mvns	r3, r3
 80011ea:	4914      	ldr	r1, [pc, #80]	; (800123c <HAL_GPIO_Init+0x2d0>)
 80011ec:	4013      	ands	r3, r2
 80011ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d021      	beq.n	8001240 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80011fc:	4b0f      	ldr	r3, [pc, #60]	; (800123c <HAL_GPIO_Init+0x2d0>)
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	490e      	ldr	r1, [pc, #56]	; (800123c <HAL_GPIO_Init+0x2d0>)
 8001202:	69bb      	ldr	r3, [r7, #24]
 8001204:	4313      	orrs	r3, r2
 8001206:	600b      	str	r3, [r1, #0]
 8001208:	e021      	b.n	800124e <HAL_GPIO_Init+0x2e2>
 800120a:	bf00      	nop
 800120c:	10320000 	.word	0x10320000
 8001210:	10310000 	.word	0x10310000
 8001214:	10220000 	.word	0x10220000
 8001218:	10210000 	.word	0x10210000
 800121c:	10120000 	.word	0x10120000
 8001220:	10110000 	.word	0x10110000
 8001224:	40021000 	.word	0x40021000
 8001228:	40010000 	.word	0x40010000
 800122c:	40010800 	.word	0x40010800
 8001230:	40010c00 	.word	0x40010c00
 8001234:	40011000 	.word	0x40011000
 8001238:	40011400 	.word	0x40011400
 800123c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001240:	4b0b      	ldr	r3, [pc, #44]	; (8001270 <HAL_GPIO_Init+0x304>)
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	69bb      	ldr	r3, [r7, #24]
 8001246:	43db      	mvns	r3, r3
 8001248:	4909      	ldr	r1, [pc, #36]	; (8001270 <HAL_GPIO_Init+0x304>)
 800124a:	4013      	ands	r3, r2
 800124c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800124e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001250:	3301      	adds	r3, #1
 8001252:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800125a:	fa22 f303 	lsr.w	r3, r2, r3
 800125e:	2b00      	cmp	r3, #0
 8001260:	f47f ae8e 	bne.w	8000f80 <HAL_GPIO_Init+0x14>
  }
}
 8001264:	bf00      	nop
 8001266:	bf00      	nop
 8001268:	372c      	adds	r7, #44	; 0x2c
 800126a:	46bd      	mov	sp, r7
 800126c:	bc80      	pop	{r7}
 800126e:	4770      	bx	lr
 8001270:	40010400 	.word	0x40010400

08001274 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	460b      	mov	r3, r1
 800127e:	807b      	strh	r3, [r7, #2]
 8001280:	4613      	mov	r3, r2
 8001282:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001284:	787b      	ldrb	r3, [r7, #1]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d003      	beq.n	8001292 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800128a:	887a      	ldrh	r2, [r7, #2]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001290:	e003      	b.n	800129a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001292:	887b      	ldrh	r3, [r7, #2]
 8001294:	041a      	lsls	r2, r3, #16
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	611a      	str	r2, [r3, #16]
}
 800129a:	bf00      	nop
 800129c:	370c      	adds	r7, #12
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr

080012a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d101      	bne.n	80012b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e12b      	b.n	800150e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d106      	bne.n	80012d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2200      	movs	r2, #0
 80012c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f7ff f9d0 	bl	8000670 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2224      	movs	r2, #36	; 0x24
 80012d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f022 0201 	bic.w	r2, r2, #1
 80012e6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80012f6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001306:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001308:	f000 fcda 	bl	8001cc0 <HAL_RCC_GetPCLK1Freq>
 800130c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	4a81      	ldr	r2, [pc, #516]	; (8001518 <HAL_I2C_Init+0x274>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d807      	bhi.n	8001328 <HAL_I2C_Init+0x84>
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	4a80      	ldr	r2, [pc, #512]	; (800151c <HAL_I2C_Init+0x278>)
 800131c:	4293      	cmp	r3, r2
 800131e:	bf94      	ite	ls
 8001320:	2301      	movls	r3, #1
 8001322:	2300      	movhi	r3, #0
 8001324:	b2db      	uxtb	r3, r3
 8001326:	e006      	b.n	8001336 <HAL_I2C_Init+0x92>
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	4a7d      	ldr	r2, [pc, #500]	; (8001520 <HAL_I2C_Init+0x27c>)
 800132c:	4293      	cmp	r3, r2
 800132e:	bf94      	ite	ls
 8001330:	2301      	movls	r3, #1
 8001332:	2300      	movhi	r3, #0
 8001334:	b2db      	uxtb	r3, r3
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	e0e7      	b.n	800150e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	4a78      	ldr	r2, [pc, #480]	; (8001524 <HAL_I2C_Init+0x280>)
 8001342:	fba2 2303 	umull	r2, r3, r2, r3
 8001346:	0c9b      	lsrs	r3, r3, #18
 8001348:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	68ba      	ldr	r2, [r7, #8]
 800135a:	430a      	orrs	r2, r1
 800135c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	6a1b      	ldr	r3, [r3, #32]
 8001364:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	4a6a      	ldr	r2, [pc, #424]	; (8001518 <HAL_I2C_Init+0x274>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d802      	bhi.n	8001378 <HAL_I2C_Init+0xd4>
 8001372:	68bb      	ldr	r3, [r7, #8]
 8001374:	3301      	adds	r3, #1
 8001376:	e009      	b.n	800138c <HAL_I2C_Init+0xe8>
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800137e:	fb02 f303 	mul.w	r3, r2, r3
 8001382:	4a69      	ldr	r2, [pc, #420]	; (8001528 <HAL_I2C_Init+0x284>)
 8001384:	fba2 2303 	umull	r2, r3, r2, r3
 8001388:	099b      	lsrs	r3, r3, #6
 800138a:	3301      	adds	r3, #1
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	6812      	ldr	r2, [r2, #0]
 8001390:	430b      	orrs	r3, r1
 8001392:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	69db      	ldr	r3, [r3, #28]
 800139a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800139e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	495c      	ldr	r1, [pc, #368]	; (8001518 <HAL_I2C_Init+0x274>)
 80013a8:	428b      	cmp	r3, r1
 80013aa:	d819      	bhi.n	80013e0 <HAL_I2C_Init+0x13c>
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	1e59      	subs	r1, r3, #1
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	005b      	lsls	r3, r3, #1
 80013b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80013ba:	1c59      	adds	r1, r3, #1
 80013bc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80013c0:	400b      	ands	r3, r1
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d00a      	beq.n	80013dc <HAL_I2C_Init+0x138>
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	1e59      	subs	r1, r3, #1
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	005b      	lsls	r3, r3, #1
 80013d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80013d4:	3301      	adds	r3, #1
 80013d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013da:	e051      	b.n	8001480 <HAL_I2C_Init+0x1dc>
 80013dc:	2304      	movs	r3, #4
 80013de:	e04f      	b.n	8001480 <HAL_I2C_Init+0x1dc>
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	689b      	ldr	r3, [r3, #8]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d111      	bne.n	800140c <HAL_I2C_Init+0x168>
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	1e58      	subs	r0, r3, #1
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6859      	ldr	r1, [r3, #4]
 80013f0:	460b      	mov	r3, r1
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	440b      	add	r3, r1
 80013f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80013fa:	3301      	adds	r3, #1
 80013fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001400:	2b00      	cmp	r3, #0
 8001402:	bf0c      	ite	eq
 8001404:	2301      	moveq	r3, #1
 8001406:	2300      	movne	r3, #0
 8001408:	b2db      	uxtb	r3, r3
 800140a:	e012      	b.n	8001432 <HAL_I2C_Init+0x18e>
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	1e58      	subs	r0, r3, #1
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6859      	ldr	r1, [r3, #4]
 8001414:	460b      	mov	r3, r1
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	440b      	add	r3, r1
 800141a:	0099      	lsls	r1, r3, #2
 800141c:	440b      	add	r3, r1
 800141e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001422:	3301      	adds	r3, #1
 8001424:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001428:	2b00      	cmp	r3, #0
 800142a:	bf0c      	ite	eq
 800142c:	2301      	moveq	r3, #1
 800142e:	2300      	movne	r3, #0
 8001430:	b2db      	uxtb	r3, r3
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <HAL_I2C_Init+0x196>
 8001436:	2301      	movs	r3, #1
 8001438:	e022      	b.n	8001480 <HAL_I2C_Init+0x1dc>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d10e      	bne.n	8001460 <HAL_I2C_Init+0x1bc>
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	1e58      	subs	r0, r3, #1
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6859      	ldr	r1, [r3, #4]
 800144a:	460b      	mov	r3, r1
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	440b      	add	r3, r1
 8001450:	fbb0 f3f3 	udiv	r3, r0, r3
 8001454:	3301      	adds	r3, #1
 8001456:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800145a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800145e:	e00f      	b.n	8001480 <HAL_I2C_Init+0x1dc>
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	1e58      	subs	r0, r3, #1
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6859      	ldr	r1, [r3, #4]
 8001468:	460b      	mov	r3, r1
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	440b      	add	r3, r1
 800146e:	0099      	lsls	r1, r3, #2
 8001470:	440b      	add	r3, r1
 8001472:	fbb0 f3f3 	udiv	r3, r0, r3
 8001476:	3301      	adds	r3, #1
 8001478:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800147c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001480:	6879      	ldr	r1, [r7, #4]
 8001482:	6809      	ldr	r1, [r1, #0]
 8001484:	4313      	orrs	r3, r2
 8001486:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	69da      	ldr	r2, [r3, #28]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6a1b      	ldr	r3, [r3, #32]
 800149a:	431a      	orrs	r2, r3
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	430a      	orrs	r2, r1
 80014a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80014ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80014b2:	687a      	ldr	r2, [r7, #4]
 80014b4:	6911      	ldr	r1, [r2, #16]
 80014b6:	687a      	ldr	r2, [r7, #4]
 80014b8:	68d2      	ldr	r2, [r2, #12]
 80014ba:	4311      	orrs	r1, r2
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	6812      	ldr	r2, [r2, #0]
 80014c0:	430b      	orrs	r3, r1
 80014c2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	68db      	ldr	r3, [r3, #12]
 80014ca:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	695a      	ldr	r2, [r3, #20]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	699b      	ldr	r3, [r3, #24]
 80014d6:	431a      	orrs	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	430a      	orrs	r2, r1
 80014de:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f042 0201 	orr.w	r2, r2, #1
 80014ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2200      	movs	r2, #0
 80014f4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2220      	movs	r2, #32
 80014fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2200      	movs	r2, #0
 8001502:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2200      	movs	r2, #0
 8001508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800150c:	2300      	movs	r3, #0
}
 800150e:	4618      	mov	r0, r3
 8001510:	3710      	adds	r7, #16
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	000186a0 	.word	0x000186a0
 800151c:	001e847f 	.word	0x001e847f
 8001520:	003d08ff 	.word	0x003d08ff
 8001524:	431bde83 	.word	0x431bde83
 8001528:	10624dd3 	.word	0x10624dd3

0800152c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b086      	sub	sp, #24
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d101      	bne.n	800153e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e272      	b.n	8001a24 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 0301 	and.w	r3, r3, #1
 8001546:	2b00      	cmp	r3, #0
 8001548:	f000 8087 	beq.w	800165a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800154c:	4b92      	ldr	r3, [pc, #584]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	f003 030c 	and.w	r3, r3, #12
 8001554:	2b04      	cmp	r3, #4
 8001556:	d00c      	beq.n	8001572 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001558:	4b8f      	ldr	r3, [pc, #572]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f003 030c 	and.w	r3, r3, #12
 8001560:	2b08      	cmp	r3, #8
 8001562:	d112      	bne.n	800158a <HAL_RCC_OscConfig+0x5e>
 8001564:	4b8c      	ldr	r3, [pc, #560]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800156c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001570:	d10b      	bne.n	800158a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001572:	4b89      	ldr	r3, [pc, #548]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d06c      	beq.n	8001658 <HAL_RCC_OscConfig+0x12c>
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d168      	bne.n	8001658 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001586:	2301      	movs	r3, #1
 8001588:	e24c      	b.n	8001a24 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001592:	d106      	bne.n	80015a2 <HAL_RCC_OscConfig+0x76>
 8001594:	4b80      	ldr	r3, [pc, #512]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a7f      	ldr	r2, [pc, #508]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 800159a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800159e:	6013      	str	r3, [r2, #0]
 80015a0:	e02e      	b.n	8001600 <HAL_RCC_OscConfig+0xd4>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d10c      	bne.n	80015c4 <HAL_RCC_OscConfig+0x98>
 80015aa:	4b7b      	ldr	r3, [pc, #492]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a7a      	ldr	r2, [pc, #488]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015b4:	6013      	str	r3, [r2, #0]
 80015b6:	4b78      	ldr	r3, [pc, #480]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4a77      	ldr	r2, [pc, #476]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015c0:	6013      	str	r3, [r2, #0]
 80015c2:	e01d      	b.n	8001600 <HAL_RCC_OscConfig+0xd4>
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80015cc:	d10c      	bne.n	80015e8 <HAL_RCC_OscConfig+0xbc>
 80015ce:	4b72      	ldr	r3, [pc, #456]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a71      	ldr	r2, [pc, #452]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015d8:	6013      	str	r3, [r2, #0]
 80015da:	4b6f      	ldr	r3, [pc, #444]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a6e      	ldr	r2, [pc, #440]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015e4:	6013      	str	r3, [r2, #0]
 80015e6:	e00b      	b.n	8001600 <HAL_RCC_OscConfig+0xd4>
 80015e8:	4b6b      	ldr	r3, [pc, #428]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a6a      	ldr	r2, [pc, #424]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015f2:	6013      	str	r3, [r2, #0]
 80015f4:	4b68      	ldr	r3, [pc, #416]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a67      	ldr	r2, [pc, #412]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d013      	beq.n	8001630 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001608:	f7ff fb9e 	bl	8000d48 <HAL_GetTick>
 800160c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800160e:	e008      	b.n	8001622 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001610:	f7ff fb9a 	bl	8000d48 <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	2b64      	cmp	r3, #100	; 0x64
 800161c:	d901      	bls.n	8001622 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800161e:	2303      	movs	r3, #3
 8001620:	e200      	b.n	8001a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001622:	4b5d      	ldr	r3, [pc, #372]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800162a:	2b00      	cmp	r3, #0
 800162c:	d0f0      	beq.n	8001610 <HAL_RCC_OscConfig+0xe4>
 800162e:	e014      	b.n	800165a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001630:	f7ff fb8a 	bl	8000d48 <HAL_GetTick>
 8001634:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001636:	e008      	b.n	800164a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001638:	f7ff fb86 	bl	8000d48 <HAL_GetTick>
 800163c:	4602      	mov	r2, r0
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	2b64      	cmp	r3, #100	; 0x64
 8001644:	d901      	bls.n	800164a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001646:	2303      	movs	r3, #3
 8001648:	e1ec      	b.n	8001a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800164a:	4b53      	ldr	r3, [pc, #332]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001652:	2b00      	cmp	r3, #0
 8001654:	d1f0      	bne.n	8001638 <HAL_RCC_OscConfig+0x10c>
 8001656:	e000      	b.n	800165a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001658:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 0302 	and.w	r3, r3, #2
 8001662:	2b00      	cmp	r3, #0
 8001664:	d063      	beq.n	800172e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001666:	4b4c      	ldr	r3, [pc, #304]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	f003 030c 	and.w	r3, r3, #12
 800166e:	2b00      	cmp	r3, #0
 8001670:	d00b      	beq.n	800168a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001672:	4b49      	ldr	r3, [pc, #292]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	f003 030c 	and.w	r3, r3, #12
 800167a:	2b08      	cmp	r3, #8
 800167c:	d11c      	bne.n	80016b8 <HAL_RCC_OscConfig+0x18c>
 800167e:	4b46      	ldr	r3, [pc, #280]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d116      	bne.n	80016b8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800168a:	4b43      	ldr	r3, [pc, #268]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 0302 	and.w	r3, r3, #2
 8001692:	2b00      	cmp	r3, #0
 8001694:	d005      	beq.n	80016a2 <HAL_RCC_OscConfig+0x176>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	691b      	ldr	r3, [r3, #16]
 800169a:	2b01      	cmp	r3, #1
 800169c:	d001      	beq.n	80016a2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e1c0      	b.n	8001a24 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016a2:	4b3d      	ldr	r3, [pc, #244]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	695b      	ldr	r3, [r3, #20]
 80016ae:	00db      	lsls	r3, r3, #3
 80016b0:	4939      	ldr	r1, [pc, #228]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80016b2:	4313      	orrs	r3, r2
 80016b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016b6:	e03a      	b.n	800172e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	691b      	ldr	r3, [r3, #16]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d020      	beq.n	8001702 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016c0:	4b36      	ldr	r3, [pc, #216]	; (800179c <HAL_RCC_OscConfig+0x270>)
 80016c2:	2201      	movs	r2, #1
 80016c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c6:	f7ff fb3f 	bl	8000d48 <HAL_GetTick>
 80016ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016cc:	e008      	b.n	80016e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016ce:	f7ff fb3b 	bl	8000d48 <HAL_GetTick>
 80016d2:	4602      	mov	r2, r0
 80016d4:	693b      	ldr	r3, [r7, #16]
 80016d6:	1ad3      	subs	r3, r2, r3
 80016d8:	2b02      	cmp	r3, #2
 80016da:	d901      	bls.n	80016e0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80016dc:	2303      	movs	r3, #3
 80016de:	e1a1      	b.n	8001a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016e0:	4b2d      	ldr	r3, [pc, #180]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f003 0302 	and.w	r3, r3, #2
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d0f0      	beq.n	80016ce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016ec:	4b2a      	ldr	r3, [pc, #168]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	695b      	ldr	r3, [r3, #20]
 80016f8:	00db      	lsls	r3, r3, #3
 80016fa:	4927      	ldr	r1, [pc, #156]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80016fc:	4313      	orrs	r3, r2
 80016fe:	600b      	str	r3, [r1, #0]
 8001700:	e015      	b.n	800172e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001702:	4b26      	ldr	r3, [pc, #152]	; (800179c <HAL_RCC_OscConfig+0x270>)
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001708:	f7ff fb1e 	bl	8000d48 <HAL_GetTick>
 800170c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800170e:	e008      	b.n	8001722 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001710:	f7ff fb1a 	bl	8000d48 <HAL_GetTick>
 8001714:	4602      	mov	r2, r0
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	2b02      	cmp	r3, #2
 800171c:	d901      	bls.n	8001722 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800171e:	2303      	movs	r3, #3
 8001720:	e180      	b.n	8001a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001722:	4b1d      	ldr	r3, [pc, #116]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	2b00      	cmp	r3, #0
 800172c:	d1f0      	bne.n	8001710 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f003 0308 	and.w	r3, r3, #8
 8001736:	2b00      	cmp	r3, #0
 8001738:	d03a      	beq.n	80017b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	699b      	ldr	r3, [r3, #24]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d019      	beq.n	8001776 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001742:	4b17      	ldr	r3, [pc, #92]	; (80017a0 <HAL_RCC_OscConfig+0x274>)
 8001744:	2201      	movs	r2, #1
 8001746:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001748:	f7ff fafe 	bl	8000d48 <HAL_GetTick>
 800174c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800174e:	e008      	b.n	8001762 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001750:	f7ff fafa 	bl	8000d48 <HAL_GetTick>
 8001754:	4602      	mov	r2, r0
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	2b02      	cmp	r3, #2
 800175c:	d901      	bls.n	8001762 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800175e:	2303      	movs	r3, #3
 8001760:	e160      	b.n	8001a24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001762:	4b0d      	ldr	r3, [pc, #52]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 8001764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001766:	f003 0302 	and.w	r3, r3, #2
 800176a:	2b00      	cmp	r3, #0
 800176c:	d0f0      	beq.n	8001750 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800176e:	2001      	movs	r0, #1
 8001770:	f000 faba 	bl	8001ce8 <RCC_Delay>
 8001774:	e01c      	b.n	80017b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001776:	4b0a      	ldr	r3, [pc, #40]	; (80017a0 <HAL_RCC_OscConfig+0x274>)
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800177c:	f7ff fae4 	bl	8000d48 <HAL_GetTick>
 8001780:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001782:	e00f      	b.n	80017a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001784:	f7ff fae0 	bl	8000d48 <HAL_GetTick>
 8001788:	4602      	mov	r2, r0
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	2b02      	cmp	r3, #2
 8001790:	d908      	bls.n	80017a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e146      	b.n	8001a24 <HAL_RCC_OscConfig+0x4f8>
 8001796:	bf00      	nop
 8001798:	40021000 	.word	0x40021000
 800179c:	42420000 	.word	0x42420000
 80017a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017a4:	4b92      	ldr	r3, [pc, #584]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 80017a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017a8:	f003 0302 	and.w	r3, r3, #2
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d1e9      	bne.n	8001784 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0304 	and.w	r3, r3, #4
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	f000 80a6 	beq.w	800190a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017be:	2300      	movs	r3, #0
 80017c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017c2:	4b8b      	ldr	r3, [pc, #556]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 80017c4:	69db      	ldr	r3, [r3, #28]
 80017c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d10d      	bne.n	80017ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017ce:	4b88      	ldr	r3, [pc, #544]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 80017d0:	69db      	ldr	r3, [r3, #28]
 80017d2:	4a87      	ldr	r2, [pc, #540]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 80017d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017d8:	61d3      	str	r3, [r2, #28]
 80017da:	4b85      	ldr	r3, [pc, #532]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 80017dc:	69db      	ldr	r3, [r3, #28]
 80017de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017e2:	60bb      	str	r3, [r7, #8]
 80017e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017e6:	2301      	movs	r3, #1
 80017e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017ea:	4b82      	ldr	r3, [pc, #520]	; (80019f4 <HAL_RCC_OscConfig+0x4c8>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d118      	bne.n	8001828 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017f6:	4b7f      	ldr	r3, [pc, #508]	; (80019f4 <HAL_RCC_OscConfig+0x4c8>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a7e      	ldr	r2, [pc, #504]	; (80019f4 <HAL_RCC_OscConfig+0x4c8>)
 80017fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001800:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001802:	f7ff faa1 	bl	8000d48 <HAL_GetTick>
 8001806:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001808:	e008      	b.n	800181c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800180a:	f7ff fa9d 	bl	8000d48 <HAL_GetTick>
 800180e:	4602      	mov	r2, r0
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	1ad3      	subs	r3, r2, r3
 8001814:	2b64      	cmp	r3, #100	; 0x64
 8001816:	d901      	bls.n	800181c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001818:	2303      	movs	r3, #3
 800181a:	e103      	b.n	8001a24 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800181c:	4b75      	ldr	r3, [pc, #468]	; (80019f4 <HAL_RCC_OscConfig+0x4c8>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001824:	2b00      	cmp	r3, #0
 8001826:	d0f0      	beq.n	800180a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	2b01      	cmp	r3, #1
 800182e:	d106      	bne.n	800183e <HAL_RCC_OscConfig+0x312>
 8001830:	4b6f      	ldr	r3, [pc, #444]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 8001832:	6a1b      	ldr	r3, [r3, #32]
 8001834:	4a6e      	ldr	r2, [pc, #440]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 8001836:	f043 0301 	orr.w	r3, r3, #1
 800183a:	6213      	str	r3, [r2, #32]
 800183c:	e02d      	b.n	800189a <HAL_RCC_OscConfig+0x36e>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	68db      	ldr	r3, [r3, #12]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d10c      	bne.n	8001860 <HAL_RCC_OscConfig+0x334>
 8001846:	4b6a      	ldr	r3, [pc, #424]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 8001848:	6a1b      	ldr	r3, [r3, #32]
 800184a:	4a69      	ldr	r2, [pc, #420]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 800184c:	f023 0301 	bic.w	r3, r3, #1
 8001850:	6213      	str	r3, [r2, #32]
 8001852:	4b67      	ldr	r3, [pc, #412]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 8001854:	6a1b      	ldr	r3, [r3, #32]
 8001856:	4a66      	ldr	r2, [pc, #408]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 8001858:	f023 0304 	bic.w	r3, r3, #4
 800185c:	6213      	str	r3, [r2, #32]
 800185e:	e01c      	b.n	800189a <HAL_RCC_OscConfig+0x36e>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	2b05      	cmp	r3, #5
 8001866:	d10c      	bne.n	8001882 <HAL_RCC_OscConfig+0x356>
 8001868:	4b61      	ldr	r3, [pc, #388]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 800186a:	6a1b      	ldr	r3, [r3, #32]
 800186c:	4a60      	ldr	r2, [pc, #384]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 800186e:	f043 0304 	orr.w	r3, r3, #4
 8001872:	6213      	str	r3, [r2, #32]
 8001874:	4b5e      	ldr	r3, [pc, #376]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 8001876:	6a1b      	ldr	r3, [r3, #32]
 8001878:	4a5d      	ldr	r2, [pc, #372]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 800187a:	f043 0301 	orr.w	r3, r3, #1
 800187e:	6213      	str	r3, [r2, #32]
 8001880:	e00b      	b.n	800189a <HAL_RCC_OscConfig+0x36e>
 8001882:	4b5b      	ldr	r3, [pc, #364]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 8001884:	6a1b      	ldr	r3, [r3, #32]
 8001886:	4a5a      	ldr	r2, [pc, #360]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 8001888:	f023 0301 	bic.w	r3, r3, #1
 800188c:	6213      	str	r3, [r2, #32]
 800188e:	4b58      	ldr	r3, [pc, #352]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 8001890:	6a1b      	ldr	r3, [r3, #32]
 8001892:	4a57      	ldr	r2, [pc, #348]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 8001894:	f023 0304 	bic.w	r3, r3, #4
 8001898:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	68db      	ldr	r3, [r3, #12]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d015      	beq.n	80018ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018a2:	f7ff fa51 	bl	8000d48 <HAL_GetTick>
 80018a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018a8:	e00a      	b.n	80018c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018aa:	f7ff fa4d 	bl	8000d48 <HAL_GetTick>
 80018ae:	4602      	mov	r2, r0
 80018b0:	693b      	ldr	r3, [r7, #16]
 80018b2:	1ad3      	subs	r3, r2, r3
 80018b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d901      	bls.n	80018c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80018bc:	2303      	movs	r3, #3
 80018be:	e0b1      	b.n	8001a24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018c0:	4b4b      	ldr	r3, [pc, #300]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 80018c2:	6a1b      	ldr	r3, [r3, #32]
 80018c4:	f003 0302 	and.w	r3, r3, #2
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d0ee      	beq.n	80018aa <HAL_RCC_OscConfig+0x37e>
 80018cc:	e014      	b.n	80018f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018ce:	f7ff fa3b 	bl	8000d48 <HAL_GetTick>
 80018d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018d4:	e00a      	b.n	80018ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018d6:	f7ff fa37 	bl	8000d48 <HAL_GetTick>
 80018da:	4602      	mov	r2, r0
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	1ad3      	subs	r3, r2, r3
 80018e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d901      	bls.n	80018ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80018e8:	2303      	movs	r3, #3
 80018ea:	e09b      	b.n	8001a24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018ec:	4b40      	ldr	r3, [pc, #256]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 80018ee:	6a1b      	ldr	r3, [r3, #32]
 80018f0:	f003 0302 	and.w	r3, r3, #2
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d1ee      	bne.n	80018d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80018f8:	7dfb      	ldrb	r3, [r7, #23]
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d105      	bne.n	800190a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018fe:	4b3c      	ldr	r3, [pc, #240]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 8001900:	69db      	ldr	r3, [r3, #28]
 8001902:	4a3b      	ldr	r2, [pc, #236]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 8001904:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001908:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	69db      	ldr	r3, [r3, #28]
 800190e:	2b00      	cmp	r3, #0
 8001910:	f000 8087 	beq.w	8001a22 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001914:	4b36      	ldr	r3, [pc, #216]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f003 030c 	and.w	r3, r3, #12
 800191c:	2b08      	cmp	r3, #8
 800191e:	d061      	beq.n	80019e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	69db      	ldr	r3, [r3, #28]
 8001924:	2b02      	cmp	r3, #2
 8001926:	d146      	bne.n	80019b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001928:	4b33      	ldr	r3, [pc, #204]	; (80019f8 <HAL_RCC_OscConfig+0x4cc>)
 800192a:	2200      	movs	r2, #0
 800192c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800192e:	f7ff fa0b 	bl	8000d48 <HAL_GetTick>
 8001932:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001934:	e008      	b.n	8001948 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001936:	f7ff fa07 	bl	8000d48 <HAL_GetTick>
 800193a:	4602      	mov	r2, r0
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	2b02      	cmp	r3, #2
 8001942:	d901      	bls.n	8001948 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001944:	2303      	movs	r3, #3
 8001946:	e06d      	b.n	8001a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001948:	4b29      	ldr	r3, [pc, #164]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001950:	2b00      	cmp	r3, #0
 8001952:	d1f0      	bne.n	8001936 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6a1b      	ldr	r3, [r3, #32]
 8001958:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800195c:	d108      	bne.n	8001970 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800195e:	4b24      	ldr	r3, [pc, #144]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	4921      	ldr	r1, [pc, #132]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 800196c:	4313      	orrs	r3, r2
 800196e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001970:	4b1f      	ldr	r3, [pc, #124]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6a19      	ldr	r1, [r3, #32]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001980:	430b      	orrs	r3, r1
 8001982:	491b      	ldr	r1, [pc, #108]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 8001984:	4313      	orrs	r3, r2
 8001986:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001988:	4b1b      	ldr	r3, [pc, #108]	; (80019f8 <HAL_RCC_OscConfig+0x4cc>)
 800198a:	2201      	movs	r2, #1
 800198c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800198e:	f7ff f9db 	bl	8000d48 <HAL_GetTick>
 8001992:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001994:	e008      	b.n	80019a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001996:	f7ff f9d7 	bl	8000d48 <HAL_GetTick>
 800199a:	4602      	mov	r2, r0
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d901      	bls.n	80019a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80019a4:	2303      	movs	r3, #3
 80019a6:	e03d      	b.n	8001a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019a8:	4b11      	ldr	r3, [pc, #68]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d0f0      	beq.n	8001996 <HAL_RCC_OscConfig+0x46a>
 80019b4:	e035      	b.n	8001a22 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019b6:	4b10      	ldr	r3, [pc, #64]	; (80019f8 <HAL_RCC_OscConfig+0x4cc>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019bc:	f7ff f9c4 	bl	8000d48 <HAL_GetTick>
 80019c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019c2:	e008      	b.n	80019d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019c4:	f7ff f9c0 	bl	8000d48 <HAL_GetTick>
 80019c8:	4602      	mov	r2, r0
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	2b02      	cmp	r3, #2
 80019d0:	d901      	bls.n	80019d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80019d2:	2303      	movs	r3, #3
 80019d4:	e026      	b.n	8001a24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019d6:	4b06      	ldr	r3, [pc, #24]	; (80019f0 <HAL_RCC_OscConfig+0x4c4>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d1f0      	bne.n	80019c4 <HAL_RCC_OscConfig+0x498>
 80019e2:	e01e      	b.n	8001a22 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	69db      	ldr	r3, [r3, #28]
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d107      	bne.n	80019fc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e019      	b.n	8001a24 <HAL_RCC_OscConfig+0x4f8>
 80019f0:	40021000 	.word	0x40021000
 80019f4:	40007000 	.word	0x40007000
 80019f8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80019fc:	4b0b      	ldr	r3, [pc, #44]	; (8001a2c <HAL_RCC_OscConfig+0x500>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6a1b      	ldr	r3, [r3, #32]
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d106      	bne.n	8001a1e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a1a:	429a      	cmp	r2, r3
 8001a1c:	d001      	beq.n	8001a22 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e000      	b.n	8001a24 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001a22:	2300      	movs	r3, #0
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3718      	adds	r7, #24
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	40021000 	.word	0x40021000

08001a30 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
 8001a38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d101      	bne.n	8001a44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e0d0      	b.n	8001be6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a44:	4b6a      	ldr	r3, [pc, #424]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 0307 	and.w	r3, r3, #7
 8001a4c:	683a      	ldr	r2, [r7, #0]
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d910      	bls.n	8001a74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a52:	4b67      	ldr	r3, [pc, #412]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f023 0207 	bic.w	r2, r3, #7
 8001a5a:	4965      	ldr	r1, [pc, #404]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a62:	4b63      	ldr	r3, [pc, #396]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 0307 	and.w	r3, r3, #7
 8001a6a:	683a      	ldr	r2, [r7, #0]
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d001      	beq.n	8001a74 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	e0b8      	b.n	8001be6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f003 0302 	and.w	r3, r3, #2
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d020      	beq.n	8001ac2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 0304 	and.w	r3, r3, #4
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d005      	beq.n	8001a98 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a8c:	4b59      	ldr	r3, [pc, #356]	; (8001bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	4a58      	ldr	r2, [pc, #352]	; (8001bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001a92:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001a96:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0308 	and.w	r3, r3, #8
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d005      	beq.n	8001ab0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001aa4:	4b53      	ldr	r3, [pc, #332]	; (8001bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	4a52      	ldr	r2, [pc, #328]	; (8001bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001aaa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001aae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ab0:	4b50      	ldr	r3, [pc, #320]	; (8001bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	494d      	ldr	r1, [pc, #308]	; (8001bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0301 	and.w	r3, r3, #1
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d040      	beq.n	8001b50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d107      	bne.n	8001ae6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ad6:	4b47      	ldr	r3, [pc, #284]	; (8001bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d115      	bne.n	8001b0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e07f      	b.n	8001be6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	2b02      	cmp	r3, #2
 8001aec:	d107      	bne.n	8001afe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001aee:	4b41      	ldr	r3, [pc, #260]	; (8001bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d109      	bne.n	8001b0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
 8001afc:	e073      	b.n	8001be6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001afe:	4b3d      	ldr	r3, [pc, #244]	; (8001bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0302 	and.w	r3, r3, #2
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d101      	bne.n	8001b0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e06b      	b.n	8001be6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b0e:	4b39      	ldr	r3, [pc, #228]	; (8001bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f023 0203 	bic.w	r2, r3, #3
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	4936      	ldr	r1, [pc, #216]	; (8001bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b20:	f7ff f912 	bl	8000d48 <HAL_GetTick>
 8001b24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b26:	e00a      	b.n	8001b3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b28:	f7ff f90e 	bl	8000d48 <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d901      	bls.n	8001b3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	e053      	b.n	8001be6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b3e:	4b2d      	ldr	r3, [pc, #180]	; (8001bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	f003 020c 	and.w	r2, r3, #12
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d1eb      	bne.n	8001b28 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b50:	4b27      	ldr	r3, [pc, #156]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0307 	and.w	r3, r3, #7
 8001b58:	683a      	ldr	r2, [r7, #0]
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d210      	bcs.n	8001b80 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b5e:	4b24      	ldr	r3, [pc, #144]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f023 0207 	bic.w	r2, r3, #7
 8001b66:	4922      	ldr	r1, [pc, #136]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b6e:	4b20      	ldr	r3, [pc, #128]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0307 	and.w	r3, r3, #7
 8001b76:	683a      	ldr	r2, [r7, #0]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d001      	beq.n	8001b80 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e032      	b.n	8001be6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f003 0304 	and.w	r3, r3, #4
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d008      	beq.n	8001b9e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b8c:	4b19      	ldr	r3, [pc, #100]	; (8001bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	68db      	ldr	r3, [r3, #12]
 8001b98:	4916      	ldr	r1, [pc, #88]	; (8001bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0308 	and.w	r3, r3, #8
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d009      	beq.n	8001bbe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001baa:	4b12      	ldr	r3, [pc, #72]	; (8001bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	691b      	ldr	r3, [r3, #16]
 8001bb6:	00db      	lsls	r3, r3, #3
 8001bb8:	490e      	ldr	r1, [pc, #56]	; (8001bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001bbe:	f000 f821 	bl	8001c04 <HAL_RCC_GetSysClockFreq>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	4b0b      	ldr	r3, [pc, #44]	; (8001bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	091b      	lsrs	r3, r3, #4
 8001bca:	f003 030f 	and.w	r3, r3, #15
 8001bce:	490a      	ldr	r1, [pc, #40]	; (8001bf8 <HAL_RCC_ClockConfig+0x1c8>)
 8001bd0:	5ccb      	ldrb	r3, [r1, r3]
 8001bd2:	fa22 f303 	lsr.w	r3, r2, r3
 8001bd6:	4a09      	ldr	r2, [pc, #36]	; (8001bfc <HAL_RCC_ClockConfig+0x1cc>)
 8001bd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001bda:	4b09      	ldr	r3, [pc, #36]	; (8001c00 <HAL_RCC_ClockConfig+0x1d0>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4618      	mov	r0, r3
 8001be0:	f7ff f870 	bl	8000cc4 <HAL_InitTick>

  return HAL_OK;
 8001be4:	2300      	movs	r3, #0
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3710      	adds	r7, #16
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	40022000 	.word	0x40022000
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	08006f90 	.word	0x08006f90
 8001bfc:	20000000 	.word	0x20000000
 8001c00:	20000004 	.word	0x20000004

08001c04 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b087      	sub	sp, #28
 8001c08:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60fb      	str	r3, [r7, #12]
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60bb      	str	r3, [r7, #8]
 8001c12:	2300      	movs	r3, #0
 8001c14:	617b      	str	r3, [r7, #20]
 8001c16:	2300      	movs	r3, #0
 8001c18:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001c1e:	4b1e      	ldr	r3, [pc, #120]	; (8001c98 <HAL_RCC_GetSysClockFreq+0x94>)
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	f003 030c 	and.w	r3, r3, #12
 8001c2a:	2b04      	cmp	r3, #4
 8001c2c:	d002      	beq.n	8001c34 <HAL_RCC_GetSysClockFreq+0x30>
 8001c2e:	2b08      	cmp	r3, #8
 8001c30:	d003      	beq.n	8001c3a <HAL_RCC_GetSysClockFreq+0x36>
 8001c32:	e027      	b.n	8001c84 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c34:	4b19      	ldr	r3, [pc, #100]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x98>)
 8001c36:	613b      	str	r3, [r7, #16]
      break;
 8001c38:	e027      	b.n	8001c8a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	0c9b      	lsrs	r3, r3, #18
 8001c3e:	f003 030f 	and.w	r3, r3, #15
 8001c42:	4a17      	ldr	r2, [pc, #92]	; (8001ca0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001c44:	5cd3      	ldrb	r3, [r2, r3]
 8001c46:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d010      	beq.n	8001c74 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001c52:	4b11      	ldr	r3, [pc, #68]	; (8001c98 <HAL_RCC_GetSysClockFreq+0x94>)
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	0c5b      	lsrs	r3, r3, #17
 8001c58:	f003 0301 	and.w	r3, r3, #1
 8001c5c:	4a11      	ldr	r2, [pc, #68]	; (8001ca4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001c5e:	5cd3      	ldrb	r3, [r2, r3]
 8001c60:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	4a0d      	ldr	r2, [pc, #52]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x98>)
 8001c66:	fb03 f202 	mul.w	r2, r3, r2
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c70:	617b      	str	r3, [r7, #20]
 8001c72:	e004      	b.n	8001c7e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	4a0c      	ldr	r2, [pc, #48]	; (8001ca8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001c78:	fb02 f303 	mul.w	r3, r2, r3
 8001c7c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	613b      	str	r3, [r7, #16]
      break;
 8001c82:	e002      	b.n	8001c8a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001c84:	4b05      	ldr	r3, [pc, #20]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x98>)
 8001c86:	613b      	str	r3, [r7, #16]
      break;
 8001c88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c8a:	693b      	ldr	r3, [r7, #16]
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	371c      	adds	r7, #28
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bc80      	pop	{r7}
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	40021000 	.word	0x40021000
 8001c9c:	007a1200 	.word	0x007a1200
 8001ca0:	08006fa8 	.word	0x08006fa8
 8001ca4:	08006fb8 	.word	0x08006fb8
 8001ca8:	003d0900 	.word	0x003d0900

08001cac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cb0:	4b02      	ldr	r3, [pc, #8]	; (8001cbc <HAL_RCC_GetHCLKFreq+0x10>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bc80      	pop	{r7}
 8001cba:	4770      	bx	lr
 8001cbc:	20000000 	.word	0x20000000

08001cc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001cc4:	f7ff fff2 	bl	8001cac <HAL_RCC_GetHCLKFreq>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	4b05      	ldr	r3, [pc, #20]	; (8001ce0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	0a1b      	lsrs	r3, r3, #8
 8001cd0:	f003 0307 	and.w	r3, r3, #7
 8001cd4:	4903      	ldr	r1, [pc, #12]	; (8001ce4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cd6:	5ccb      	ldrb	r3, [r1, r3]
 8001cd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	08006fa0 	.word	0x08006fa0

08001ce8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b085      	sub	sp, #20
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001cf0:	4b0a      	ldr	r3, [pc, #40]	; (8001d1c <RCC_Delay+0x34>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a0a      	ldr	r2, [pc, #40]	; (8001d20 <RCC_Delay+0x38>)
 8001cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cfa:	0a5b      	lsrs	r3, r3, #9
 8001cfc:	687a      	ldr	r2, [r7, #4]
 8001cfe:	fb02 f303 	mul.w	r3, r2, r3
 8001d02:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001d04:	bf00      	nop
  }
  while (Delay --);
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	1e5a      	subs	r2, r3, #1
 8001d0a:	60fa      	str	r2, [r7, #12]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d1f9      	bne.n	8001d04 <RCC_Delay+0x1c>
}
 8001d10:	bf00      	nop
 8001d12:	bf00      	nop
 8001d14:	3714      	adds	r7, #20
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bc80      	pop	{r7}
 8001d1a:	4770      	bx	lr
 8001d1c:	20000000 	.word	0x20000000
 8001d20:	10624dd3 	.word	0x10624dd3

08001d24 <memset>:
 8001d24:	4603      	mov	r3, r0
 8001d26:	4402      	add	r2, r0
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d100      	bne.n	8001d2e <memset+0xa>
 8001d2c:	4770      	bx	lr
 8001d2e:	f803 1b01 	strb.w	r1, [r3], #1
 8001d32:	e7f9      	b.n	8001d28 <memset+0x4>

08001d34 <__libc_init_array>:
 8001d34:	b570      	push	{r4, r5, r6, lr}
 8001d36:	2600      	movs	r6, #0
 8001d38:	4d0c      	ldr	r5, [pc, #48]	; (8001d6c <__libc_init_array+0x38>)
 8001d3a:	4c0d      	ldr	r4, [pc, #52]	; (8001d70 <__libc_init_array+0x3c>)
 8001d3c:	1b64      	subs	r4, r4, r5
 8001d3e:	10a4      	asrs	r4, r4, #2
 8001d40:	42a6      	cmp	r6, r4
 8001d42:	d109      	bne.n	8001d58 <__libc_init_array+0x24>
 8001d44:	f000 f81a 	bl	8001d7c <_init>
 8001d48:	2600      	movs	r6, #0
 8001d4a:	4d0a      	ldr	r5, [pc, #40]	; (8001d74 <__libc_init_array+0x40>)
 8001d4c:	4c0a      	ldr	r4, [pc, #40]	; (8001d78 <__libc_init_array+0x44>)
 8001d4e:	1b64      	subs	r4, r4, r5
 8001d50:	10a4      	asrs	r4, r4, #2
 8001d52:	42a6      	cmp	r6, r4
 8001d54:	d105      	bne.n	8001d62 <__libc_init_array+0x2e>
 8001d56:	bd70      	pop	{r4, r5, r6, pc}
 8001d58:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d5c:	4798      	blx	r3
 8001d5e:	3601      	adds	r6, #1
 8001d60:	e7ee      	b.n	8001d40 <__libc_init_array+0xc>
 8001d62:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d66:	4798      	blx	r3
 8001d68:	3601      	adds	r6, #1
 8001d6a:	e7f2      	b.n	8001d52 <__libc_init_array+0x1e>
 8001d6c:	08006fbc 	.word	0x08006fbc
 8001d70:	08006fbc 	.word	0x08006fbc
 8001d74:	08006fbc 	.word	0x08006fbc
 8001d78:	08006fc0 	.word	0x08006fc0

08001d7c <_init>:
 8001d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d7e:	bf00      	nop
 8001d80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d82:	bc08      	pop	{r3}
 8001d84:	469e      	mov	lr, r3
 8001d86:	4770      	bx	lr

08001d88 <_fini>:
 8001d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d8a:	bf00      	nop
 8001d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d8e:	bc08      	pop	{r3}
 8001d90:	469e      	mov	lr, r3
 8001d92:	4770      	bx	lr
