Implemented Recursive Doubling Adder in Verilog
