

================================================================
== Vitis HLS Report for 'p_rand'
================================================================
* Date:           Mon Aug 12 18:53:47 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        fft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  0.978 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%lfsr_load = load i16 %lfsr" [benchmarks/jianyicheng/fft/src/fft.cpp:19]   --->   Operation 2 'load' 'lfsr_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns) (grouped into LUT with out node xor_ln20_2)   --->   "%trunc_ln20 = trunc i16 %lfsr_load" [benchmarks/jianyicheng/fft/src/fft.cpp:20]   --->   Operation 3 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns) (grouped into LUT with out node xor_ln20_2)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_load, i32 2" [benchmarks/jianyicheng/fft/src/fft.cpp:20]   --->   Operation 4 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node xor_ln20_2)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_load, i32 3" [benchmarks/jianyicheng/fft/src/fft.cpp:20]   --->   Operation 5 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node xor_ln20_2)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_load, i32 5" [benchmarks/jianyicheng/fft/src/fft.cpp:20]   --->   Operation 6 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lshr_ln20_3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %lfsr_load, i32 1, i32 15" [benchmarks/jianyicheng/fft/src/fft.cpp:20]   --->   Operation 7 'partselect' 'lshr_ln20_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node xor_ln20_2)   --->   "%xor_ln20 = xor i1 %tmp, i1 %trunc_ln20" [benchmarks/jianyicheng/fft/src/fft.cpp:20]   --->   Operation 8 'xor' 'xor_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node xor_ln20_2)   --->   "%xor_ln20_1 = xor i1 %tmp_1, i1 %tmp_2" [benchmarks/jianyicheng/fft/src/fft.cpp:20]   --->   Operation 9 'xor' 'xor_ln20_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln20_2 = xor i1 %xor_ln20_1, i1 %xor_ln20" [benchmarks/jianyicheng/fft/src/fft.cpp:20]   --->   Operation 10 'xor' 'xor_ln20_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %xor_ln20_2, i15 %lshr_ln20_3" [benchmarks/jianyicheng/fft/src/fft.cpp:20]   --->   Operation 11 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%store_ln20 = store i16 %or_ln, i16 %lfsr" [benchmarks/jianyicheng/fft/src/fft.cpp:20]   --->   Operation 12 'store' 'store_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln20 = ret i16 %or_ln" [benchmarks/jianyicheng/fft/src/fft.cpp:20]   --->   Operation 13 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lfsr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lfsr_load   (load          ) [ 00]
trunc_ln20  (trunc         ) [ 00]
tmp         (bitselect     ) [ 00]
tmp_1       (bitselect     ) [ 00]
tmp_2       (bitselect     ) [ 00]
lshr_ln20_3 (partselect    ) [ 00]
xor_ln20    (xor           ) [ 00]
xor_ln20_1  (xor           ) [ 00]
xor_ln20_2  (xor           ) [ 00]
or_ln       (bitconcatenate) [ 00]
store_ln20  (store         ) [ 00]
ret_ln20    (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lfsr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lfsr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i15"/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="lfsr_load_load_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="16" slack="0"/>
<pin id="20" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lfsr_load/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="trunc_ln20_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="16" slack="0"/>
<pin id="24" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="tmp_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="0" index="1" bw="16" slack="0"/>
<pin id="29" dir="0" index="2" bw="3" slack="0"/>
<pin id="30" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="tmp_1_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="0" index="1" bw="16" slack="0"/>
<pin id="37" dir="0" index="2" bw="3" slack="0"/>
<pin id="38" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_2_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="0" index="2" bw="4" slack="0"/>
<pin id="46" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="lshr_ln20_3_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="15" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="0" index="2" bw="1" slack="0"/>
<pin id="54" dir="0" index="3" bw="5" slack="0"/>
<pin id="55" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln20_3/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="xor_ln20_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln20/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="xor_ln20_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln20_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="xor_ln20_2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln20_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="or_ln_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="15" slack="0"/>
<pin id="82" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln20_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="21"><net_src comp="0" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="25"><net_src comp="18" pin="1"/><net_sink comp="22" pin=0"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="18" pin="1"/><net_sink comp="26" pin=1"/></net>

<net id="33"><net_src comp="4" pin="0"/><net_sink comp="26" pin=2"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="18" pin="1"/><net_sink comp="34" pin=1"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="18" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="18" pin="1"/><net_sink comp="50" pin=1"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="64"><net_src comp="26" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="22" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="34" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="42" pin="3"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="66" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="60" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="72" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="50" pin="4"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lfsr | {1 }
 - Input state : 
	Port: _rand : lfsr | {1 }
  - Chain level:
	State 1
		trunc_ln20 : 1
		tmp : 1
		tmp_1 : 1
		tmp_2 : 1
		lshr_ln20_3 : 1
		xor_ln20 : 2
		xor_ln20_1 : 2
		xor_ln20_2 : 2
		or_ln : 2
		store_ln20 : 3
		ret_ln20 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          |   xor_ln20_fu_60  |    0    |    2    |
|    xor   |  xor_ln20_1_fu_66 |    0    |    2    |
|          |  xor_ln20_2_fu_72 |    0    |    2    |
|----------|-------------------|---------|---------|
|   trunc  |  trunc_ln20_fu_22 |    0    |    0    |
|----------|-------------------|---------|---------|
|          |     tmp_fu_26     |    0    |    0    |
| bitselect|    tmp_1_fu_34    |    0    |    0    |
|          |    tmp_2_fu_42    |    0    |    0    |
|----------|-------------------|---------|---------|
|partselect| lshr_ln20_3_fu_50 |    0    |    0    |
|----------|-------------------|---------|---------|
|bitconcatenate|    or_ln_fu_78    |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    6    |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |    6   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |    6   |
+-----------+--------+--------+
