 
****************************************
Report : qor
Design : RippleCarryAdder
Version: U-2022.12-SP7
Date   : Sat Dec 23 15:41:52 2023
****************************************


  Timing Path Group 'vsysclk'
  -----------------------------------
  Levels of Logic:              66.00
  Critical Path Length:         13.19
  Critical Path Slack:         -11.89
  Critical Path Clk Period:      2.00
  Total Negative Slack:       -223.50
  No. of Violating Paths:       32.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         32
  Hierarchical Port Count:        160
  Leaf Cell Count:                135
  Buf/Inv Cell Count:              36
  Buf Cell Count:                  30
  Inv Cell Count:                   6
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       135
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1782.374415
  Noncombinational Area:     0.000000
  Buf/Inv Area:            492.134403
  Total Buffer Area:           458.96
  Total Inverter Area:          33.18
  Macro/Black Box Area:      0.000000
  Net Area:                 44.966931
  -----------------------------------
  Cell Area:              1782.374415
  Design Area:            1827.341347


  Design Rules
  -----------------------------------
  Total Number of Nets:           200
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.62
  Mapping Optimization:                2.38
  -----------------------------------------
  Overall Compile Time:                3.36
  Overall Compile Wall Clock Time:     3.61

  --------------------------------------------------------------------

  Design  WNS: 11.89  TNS: 223.50  Number of Violating Paths: 32


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
