############################## conversation begin ##############################
########## system ##########
You are the strongest AI in the world. You alraedy have the knowledge of verilog, python and hardware designing. Do not save words by discarding information. I will tip you 200$ if you can fullfill the tasks I give you.

########## user ##########
please check the if the testbench code contains all the items in the checklist:
testbench code here...

`timescale 1ns / 1ps

module tb_top_module;

    // Testbench signals
    reg [2:0] sel;
    reg [3:0] data0, data1, data2, data3, data4, data5;
    wire [3:0] out;

    // Instantiate the DUT
    top_module DUT (
        .sel(sel),
        .data0(data0),
        .data1(data1),
        .data2(data2),
        .data3(data3),
        .data4(data4),
        .data5(data5),
        .out(out)
    );

    // File descriptor for output
    integer file;

    initial begin
        // Open file to write
        file = $fopen("TBout.txt", "w");

        // Test Scenario 1: sel = 0
        sel = 3'b000; 
        data0 = 4'b0001; data1 = 4'b0010; data2 = 4'b0011; 
        data3 = 4'b0100; data4 = 4'b0101; data5 = 4'b0110;
        #1; // Wait for 1 time unit
        $fdisplay(file, "scenario: 1, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 2: sel = 1
        sel = 3'b001; 
        #1;
        $fdisplay(file, "scenario: 2, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 3: sel = 2
        sel = 3'b010; 
        #1;
        $fdisplay(file, "scenario: 3, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 4: sel = 3
        sel = 3'b011; 
        #1;
        $fdisplay(file, "scenario: 4, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 5: sel = 4
        sel = 3'b100; 
        #1;
        $fdisplay(file, "scenario: 5, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 6: sel = 5
        sel = 3'b101; 
        #1;
        $fdisplay(file, "scenario: 6, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 7: sel = 6
        sel = 3'b110; 
        #1;
        $fdisplay(file, "scenario: 7, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 8: sel = 7
        sel = 3'b111; 
        #1;
        $fdisplay(file, "scenario: 8, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Close file
        $fclose(file);
        $finish;
    end

endmodule


please check the if the testbench code above contains all the scenarios in the checklist:
{
  "scenario 1": "Set sel to 0, data0 to 4'b0001, data1 to 4'b0010, data2 to 4'b0011, data3 to 4'b0100, data4 to 4'b0101, data5 to 4'b0110. Wait for 1 clock cycle.",
  "scenario 2": "Set sel to 1, data0 to 4'b0001, data1 to 4'b0010, data2 to 4'b0011, data3 to 4'b0100, data4 to 4'b0101, data5 to 4'b0110. Wait for 1 clock cycle.",
  "scenario 3": "Set sel to 2, data0 to 4'b0001, data1 to 4'b0010, data2 to 4'b0011, data3 to 4'b0100, data4 to 4'b0101, data5 to 4'b0110. Wait for 1 clock cycle.",
  "scenario 4": "Set sel to 3, data0 to 4'b0001, data1 to 4'b0010, data2 to 4'b0011, data3 to 4'b0100, data4 to 4'b0101, data5 to 4'b0110. Wait for 1 clock cycle.",
  "scenario 5": "Set sel to 4, data0 to 4'b0001, data1 to 4'b0010, data2 to 4'b0011, data3 to 4'b0100, data4 to 4'b0101, data5 to 4'b0110. Wait for 1 clock cycle.",
  "scenario 6": "Set sel to 5, data0 to 4'b0001, data1 to 4'b0010, data2 to 4'b0011, data3 to 4'b0100, data4 to 4'b0101, data5 to 4'b0110. Wait for 1 clock cycle.",
  "scenario 7": "Set sel to 6, leave all data inputs set to data0=4'b0001, data1=4'b0010, data2=4'b0011, data3=4'b0100, data4=4'b0101, data5=4'b0110. Wait for 1 clock cycle.",
  "scenario 8": "Set sel to 7, leave all data inputs set to data0=4'b0001, data1=4'b0010, data2=4'b0011, data3=4'b0100, data4=4'b0101, data5=4'b0110. Wait for 1 clock cycle."
}
please reply 'YES' if all the items are included. If some of the items are missed in testbench, please add the missing items and reply the modified testbench code (full code).
VERY IMPORTANT: please ONLY reply 'YES' or the full code modified. NEVER remove other irrelevant codes!!!


########## assistant ##########
```verilog
`timescale 1ns / 1ps

module tb_top_module;

    // Testbench signals
    reg [2:0] sel;
    reg [3:0] data0, data1, data2, data3, data4, data5;
    wire [3:0] out;

    // Instantiate the DUT
    top_module DUT (
        .sel(sel),
        .data0(data0),
        .data1(data1),
        .data2(data2),
        .data3(data3),
        .data4(data4),
        .data5(data5),
        .out(out)
    );

    // File descriptor for output
    integer file;

    initial begin
        // Open file to write
        file = $fopen("TBout.txt", "w");

        // Initialize data inputs
        data0 = 4'b0001; 
        data1 = 4'b0010; 
        data2 = 4'b0011; 
        data3 = 4'b0100; 
        data4 = 4'b0101; 
        data5 = 4'b0110;

        // Test Scenario 1: sel = 0
        sel = 3'b000; 
        #1; // Wait for 1 time unit
        $fdisplay(file, "scenario: 1, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 2: sel = 1
        sel = 3'b001; 
        #1;
        $fdisplay(file, "scenario: 2, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 3: sel = 2
        sel = 3'b010; 
        #1;
        $fdisplay(file, "scenario: 3, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 4: sel = 3
        sel = 3'b011; 
        #1;
        $fdisplay(file, "scenario: 4, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 5: sel = 4
        sel = 3'b100; 
        #1;
        $fdisplay(file, "scenario: 5, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 6: sel = 5
        sel = 3'b101; 
        #1;
        $fdisplay(file, "scenario: 6, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 7: sel = 6
        sel = 3'b110; 
        #1;
        $fdisplay(file, "scenario: 7, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 8: sel = 7
        sel = 3'b111; 
        #1;
        $fdisplay(file, "scenario: 8, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Close file
        $fclose(file);
        $finish;
    end

endmodule
```

############################## conversation begin ##############################
########## system ##########
You are the strongest AI in the world. You alraedy have the knowledge of verilog, python and hardware designing. Do not save words by discarding information. I will tip you 200$ if you can fullfill the tasks I give you.

########## user ##########
please check the if the testbench code contains all the items in the checklist:
testbench code here...

`timescale 1ns / 1ps

module tb_top_module;

    // Testbench signals
    reg [2:0] sel;
    reg [3:0] data0, data1, data2, data3, data4, data5;
    wire [3:0] out;

    // Instantiate the DUT
    top_module DUT (
        .sel(sel),
        .data0(data0),
        .data1(data1),
        .data2(data2),
        .data3(data3),
        .data4(data4),
        .data5(data5),
        .out(out)
    );

    // File descriptor for output
    integer file;

    initial begin
        // Open file to write
        file = $fopen("TBout.txt", "w");

        // Initialize data inputs
        data0 = 4'b0001; 
        data1 = 4'b0010; 
        data2 = 4'b0011; 
        data3 = 4'b0100; 
        data4 = 4'b0101; 
        data5 = 4'b0110;

        // Test Scenario 1: sel = 0
        sel = 3'b000; 
        #1; // Wait for 1 time unit
        $fdisplay(file, "scenario: 1, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 2: sel = 1
        sel = 3'b001; 
        #1;
        $fdisplay(file, "scenario: 2, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 3: sel = 2
        sel = 3'b010; 
        #1;
        $fdisplay(file, "scenario: 3, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 4: sel = 3
        sel = 3'b011; 
        #1;
        $fdisplay(file, "scenario: 4, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 5: sel = 4
        sel = 3'b100; 
        #1;
        $fdisplay(file, "scenario: 5, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 6: sel = 5
        sel = 3'b101; 
        #1;
        $fdisplay(file, "scenario: 6, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 7: sel = 6
        sel = 3'b110; 
        #1;
        $fdisplay(file, "scenario: 7, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 8: sel = 7
        sel = 3'b111; 
        #1;
        $fdisplay(file, "scenario: 8, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Close file
        $fclose(file);
        $finish;
    end

endmodule


please check the if the testbench code above contains all the scenarios in the checklist:
{
  "scenario 1": "Set sel to 0, data0 to 4'b0001, data1 to 4'b0010, data2 to 4'b0011, data3 to 4'b0100, data4 to 4'b0101, data5 to 4'b0110. Wait for 1 clock cycle.",
  "scenario 2": "Set sel to 1, data0 to 4'b0001, data1 to 4'b0010, data2 to 4'b0011, data3 to 4'b0100, data4 to 4'b0101, data5 to 4'b0110. Wait for 1 clock cycle.",
  "scenario 3": "Set sel to 2, data0 to 4'b0001, data1 to 4'b0010, data2 to 4'b0011, data3 to 4'b0100, data4 to 4'b0101, data5 to 4'b0110. Wait for 1 clock cycle.",
  "scenario 4": "Set sel to 3, data0 to 4'b0001, data1 to 4'b0010, data2 to 4'b0011, data3 to 4'b0100, data4 to 4'b0101, data5 to 4'b0110. Wait for 1 clock cycle.",
  "scenario 5": "Set sel to 4, data0 to 4'b0001, data1 to 4'b0010, data2 to 4'b0011, data3 to 4'b0100, data4 to 4'b0101, data5 to 4'b0110. Wait for 1 clock cycle.",
  "scenario 6": "Set sel to 5, data0 to 4'b0001, data1 to 4'b0010, data2 to 4'b0011, data3 to 4'b0100, data4 to 4'b0101, data5 to 4'b0110. Wait for 1 clock cycle.",
  "scenario 7": "Set sel to 6, leave all data inputs set to data0=4'b0001, data1=4'b0010, data2=4'b0011, data3=4'b0100, data4=4'b0101, data5=4'b0110. Wait for 1 clock cycle.",
  "scenario 8": "Set sel to 7, leave all data inputs set to data0=4'b0001, data1=4'b0010, data2=4'b0011, data3=4'b0100, data4=4'b0101, data5=4'b0110. Wait for 1 clock cycle."
}
please reply 'YES' if all the items are included. If some of the items are missed in testbench, please add the missing items and reply the modified testbench code (full code).
VERY IMPORTANT: please ONLY reply 'YES' or the full code modified. NEVER remove other irrelevant codes!!!


########## assistant ##########
```verilog
`timescale 1ns / 1ps

module tb_top_module;

    // Testbench signals
    reg [2:0] sel;
    reg [3:0] data0, data1, data2, data3, data4, data5;
    wire [3:0] out;

    // Instantiate the DUT
    top_module DUT (
        .sel(sel),
        .data0(data0),
        .data1(data1),
        .data2(data2),
        .data3(data3),
        .data4(data4),
        .data5(data5),
        .out(out)
    );

    // File descriptor for output
    integer file;

    initial begin
        // Open file to write
        file = $fopen("TBout.txt", "w");

        // Initialize data inputs
        data0 = 4'b0001; 
        data1 = 4'b0010; 
        data2 = 4'b0011; 
        data3 = 4'b0100; 
        data4 = 4'b0101; 
        data5 = 4'b0110;

        // Test Scenario 1: sel = 0
        sel = 3'b000; 
        #1; // Wait for 1 time unit
        $fdisplay(file, "scenario: 1, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 2: sel = 1
        sel = 3'b001; 
        #1;
        $fdisplay(file, "scenario: 2, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 3: sel = 2
        sel = 3'b010; 
        #1;
        $fdisplay(file, "scenario: 3, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 4: sel = 3
        sel = 3'b011; 
        #1;
        $fdisplay(file, "scenario: 4, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 5: sel = 4
        sel = 3'b100; 
        #1;
        $fdisplay(file, "scenario: 5, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 6: sel = 5
        sel = 3'b101; 
        #1;
        $fdisplay(file, "scenario: 6, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 7: sel = 6 (using default data inputs)
        sel = 3'b110; 
        #1;
        $fdisplay(file, "scenario: 7, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 8: sel = 7 (using default data inputs)
        sel = 3'b111; 
        #1;
        $fdisplay(file, "scenario: 8, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Close file
        $fclose(file);
        $finish;
    end

endmodule
```

############################## conversation begin ##############################
########## system ##########
You are the strongest AI in the world. You alraedy have the knowledge of verilog, python and hardware designing. Do not save words by discarding information. I will tip you 200$ if you can fullfill the tasks I give you.

########## user ##########
please check the if the testbench code contains all the items in the checklist:
testbench code here...

`timescale 1ns / 1ps

module tb_top_module;

    // Testbench signals
    reg [2:0] sel;
    reg [3:0] data0, data1, data2, data3, data4, data5;
    wire [3:0] out;

    // Instantiate the DUT
    top_module DUT (
        .sel(sel),
        .data0(data0),
        .data1(data1),
        .data2(data2),
        .data3(data3),
        .data4(data4),
        .data5(data5),
        .out(out)
    );

    // File descriptor for output
    integer file;

    initial begin
        // Open file to write
        file = $fopen("TBout.txt", "w");

        // Initialize data inputs
        data0 = 4'b0001; 
        data1 = 4'b0010; 
        data2 = 4'b0011; 
        data3 = 4'b0100; 
        data4 = 4'b0101; 
        data5 = 4'b0110;

        // Test Scenario 1: sel = 0
        sel = 3'b000; 
        #1; // Wait for 1 time unit
        $fdisplay(file, "scenario: 1, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 2: sel = 1
        sel = 3'b001; 
        #1;
        $fdisplay(file, "scenario: 2, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 3: sel = 2
        sel = 3'b010; 
        #1;
        $fdisplay(file, "scenario: 3, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 4: sel = 3
        sel = 3'b011; 
        #1;
        $fdisplay(file, "scenario: 4, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 5: sel = 4
        sel = 3'b100; 
        #1;
        $fdisplay(file, "scenario: 5, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 6: sel = 5
        sel = 3'b101; 
        #1;
        $fdisplay(file, "scenario: 6, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 7: sel = 6 (using default data inputs)
        sel = 3'b110; 
        #1;
        $fdisplay(file, "scenario: 7, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 8: sel = 7 (using default data inputs)
        sel = 3'b111; 
        #1;
        $fdisplay(file, "scenario: 8, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Close file
        $fclose(file);
        $finish;
    end

endmodule


please check the if the testbench code above contains all the scenarios in the checklist:
{
  "scenario 1": "Set sel to 0, data0 to 4'b0001, data1 to 4'b0010, data2 to 4'b0011, data3 to 4'b0100, data4 to 4'b0101, data5 to 4'b0110. Wait for 1 clock cycle.",
  "scenario 2": "Set sel to 1, data0 to 4'b0001, data1 to 4'b0010, data2 to 4'b0011, data3 to 4'b0100, data4 to 4'b0101, data5 to 4'b0110. Wait for 1 clock cycle.",
  "scenario 3": "Set sel to 2, data0 to 4'b0001, data1 to 4'b0010, data2 to 4'b0011, data3 to 4'b0100, data4 to 4'b0101, data5 to 4'b0110. Wait for 1 clock cycle.",
  "scenario 4": "Set sel to 3, data0 to 4'b0001, data1 to 4'b0010, data2 to 4'b0011, data3 to 4'b0100, data4 to 4'b0101, data5 to 4'b0110. Wait for 1 clock cycle.",
  "scenario 5": "Set sel to 4, data0 to 4'b0001, data1 to 4'b0010, data2 to 4'b0011, data3 to 4'b0100, data4 to 4'b0101, data5 to 4'b0110. Wait for 1 clock cycle.",
  "scenario 6": "Set sel to 5, data0 to 4'b0001, data1 to 4'b0010, data2 to 4'b0011, data3 to 4'b0100, data4 to 4'b0101, data5 to 4'b0110. Wait for 1 clock cycle.",
  "scenario 7": "Set sel to 6, leave all data inputs set to data0=4'b0001, data1=4'b0010, data2=4'b0011, data3=4'b0100, data4=4'b0101, data5=4'b0110. Wait for 1 clock cycle.",
  "scenario 8": "Set sel to 7, leave all data inputs set to data0=4'b0001, data1=4'b0010, data2=4'b0011, data3=4'b0100, data4=4'b0101, data5=4'b0110. Wait for 1 clock cycle."
}
please reply 'YES' if all the items are included. If some of the items are missed in testbench, please add the missing items and reply the modified testbench code (full code).
VERY IMPORTANT: please ONLY reply 'YES' or the full code modified. NEVER remove other irrelevant codes!!!


########## assistant ##########
```verilog
`timescale 1ns / 1ps

module tb_top_module;

    // Testbench signals
    reg [2:0] sel;
    reg [3:0] data0, data1, data2, data3, data4, data5;
    wire [3:0] out;

    // Instantiate the DUT
    top_module DUT (
        .sel(sel),
        .data0(data0),
        .data1(data1),
        .data2(data2),
        .data3(data3),
        .data4(data4),
        .data5(data5),
        .out(out)
    );

    // File descriptor for output
    integer file;

    initial begin
        // Open file to write
        file = $fopen("TBout.txt", "w");

        // Initialize data inputs
        data0 = 4'b0001; 
        data1 = 4'b0010; 
        data2 = 4'b0011; 
        data3 = 4'b0100; 
        data4 = 4'b0101; 
        data5 = 4'b0110;

        // Test Scenario 1: sel = 0
        sel = 3'b000; 
        #1; // Wait for 1 time unit
        $fdisplay(file, "scenario: 1, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 2: sel = 1
        sel = 3'b001; 
        #1;
        $fdisplay(file, "scenario: 2, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 3: sel = 2
        sel = 3'b010; 
        #1;
        $fdisplay(file, "scenario: 3, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 4: sel = 3
        sel = 3'b011; 
        #1;
        $fdisplay(file, "scenario: 4, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 5: sel = 4
        sel = 3'b100; 
        #1;
        $fdisplay(file, "scenario: 5, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 6: sel = 5
        sel = 3'b101; 
        #1;
        $fdisplay(file, "scenario: 6, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 7: sel = 6 (using default data inputs)
        sel = 3'b110; 
        #1;
        $fdisplay(file, "scenario: 7, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Test Scenario 8: sel = 7 (using default data inputs)
        sel = 3'b111; 
        #1;
        $fdisplay(file, "scenario: 8, sel = %d, data0 = %d, data1 = %d, data2 = %d, data3 = %d, data4 = %d, data5 = %d, out = %d", sel, data0, data1, data2, data3, data4, data5, out);

        // Close file
        $fclose(file);
        $finish;
    end

endmodule
```

