{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656536490318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656536490318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 29 18:01:30 2022 " "Processing started: Wed Jun 29 18:01:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656536490318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656536490318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tentativa1 -c tentativa1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tentativa1 -c tentativa1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656536490318 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1656536490848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder0a9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder0a9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder0a9 " "Found entity 1: decoder0a9" {  } { { "decoder0a9.bdf" "" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/decoder0a9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656536490939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656536490939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador0a59.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador0a59.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador0a59 " "Found entity 1: contador0a59" {  } { { "contador0a59.bdf" "" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/contador0a59.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656536490953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656536490953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador0a23.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador0a23.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador0a23 " "Found entity 1: contador0a23" {  } { { "contador0a23.bdf" "" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/contador0a23.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656536490966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656536490966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tentativa1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tentativa1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tentativa1 " "Found entity 1: tentativa1" {  } { { "tentativa1.bdf" "" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/tentativa1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656536490969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656536490969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tentativa1 " "Elaborating entity \"tentativa1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1656536491028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador0a23 contador0a23:inst9 " "Elaborating entity \"contador0a23\" for hierarchy \"contador0a23:inst9\"" {  } { { "tentativa1.bdf" "inst9" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/tentativa1.bdf" { { 616 8 144 776 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656536491062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador0a59 contador0a59:inst8 " "Elaborating entity \"contador0a59\" for hierarchy \"contador0a59:inst8\"" {  } { { "tentativa1.bdf" "inst8" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/tentativa1.bdf" { { 616 632 768 808 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656536491075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder0a9 decoder0a9:inst1 " "Elaborating entity \"decoder0a9\" for hierarchy \"decoder0a9:inst1\"" {  } { { "tentativa1.bdf" "inst1" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/tentativa1.bdf" { { 616 1528 1624 776 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656536491090 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst3 " "Primitive \"NOT\" of instance \"inst3\" not used" {  } { { "decoder0a9.bdf" "" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/decoder0a9.bdf" { { 232 120 152 280 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1656536491097 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "contador0a23.bdf" "" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/contador0a23.bdf" { { 496 1720 1784 576 "inst2" "" } } } } { "contador0a23.bdf" "" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/contador0a23.bdf" { { 496 1104 1168 576 "inst" "" } } } } { "contador0a59.bdf" "" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/contador0a59.bdf" { { 280 1024 1088 360 "inst1" "" } } } } { "contador0a59.bdf" "" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/contador0a59.bdf" { { 280 688 752 360 "inst3" "" } } } } { "contador0a59.bdf" "" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/contador0a59.bdf" { { 280 856 920 360 "inst2" "" } } } } { "contador0a59.bdf" "" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/contador0a59.bdf" { { 280 1192 1256 360 "inst6" "" } } } } { "contador0a59.bdf" "" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/contador0a59.bdf" { { 280 240 304 360 "inst" "" } } } } { "contador0a59.bdf" "" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/contador0a59.bdf" { { 280 408 472 360 "inst4" "" } } } } { "contador0a59.bdf" "" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/contador0a59.bdf" { { 280 72 136 360 "inst5" "" } } } } { "contador0a23.bdf" "" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/contador0a23.bdf" { { 496 1888 1952 576 "inst1" "" } } } } { "contador0a23.bdf" "" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/contador0a23.bdf" { { 496 1272 1336 576 "inst4" "" } } } } { "contador0a23.bdf" "" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/contador0a23.bdf" { { 496 2056 2120 576 "inst6" "" } } } } { "contador0a23.bdf" "" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/contador0a23.bdf" { { 496 1552 1616 576 "inst3" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1656536491609 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1656536491609 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hmb GND " "Pin \"hmb\" is stuck at GND" {  } { { "tentativa1.bdf" "" { Schematic "D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/tentativa1/tentativa1.bdf" { { 936 408 584 952 "hmb" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656536491671 "|tentativa1|hmb"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1656536491671 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1656536491826 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1656536492131 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656536492131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1656536492184 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1656536492184 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1656536492184 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1656536492184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656536492208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 29 18:01:32 2022 " "Processing ended: Wed Jun 29 18:01:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656536492208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656536492208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656536492208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656536492208 ""}
