
LCV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000e694  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0000e694  0000e694  0001e694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000188  20000000  0000e69c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000053f4  20000188  0000e824  00020188  2**2
                  ALLOC
  4 .stack        00002004  2000557c  00013c18  00020188  2**0
                  ALLOC
  5 .ARM.attributes 00000028  00000000  00000000  00020188  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000201b0  2**0
                  CONTENTS, READONLY
  7 .debug_info   000775c3  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00007e64  00000000  00000000  000977cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00007821  00000000  00000000  0009f630  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000015b0  00000000  00000000  000a6e51  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00001310  00000000  00000000  000a8401  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000246e6  00000000  00000000  000a9711  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000238e2  00000000  00000000  000cddf7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00094dff  00000000  00000000  000f16d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000050cc  00000000  00000000  001864d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	80 75 00 20 65 a7 00 00 a9 a9 00 00 a3 a9 00 00     .u. e...........
	...
      2c:	89 20 00 00 00 00 00 00 00 00 00 00 c1 21 00 00     . ...........!..
      3c:	09 22 00 00 5d a8 00 00 5d a8 00 00 35 7f 00 00     ."..]...]...5...
      4c:	5d a8 00 00 5d a8 00 00 5d a8 00 00 5d a8 00 00     ]...]...]...]...
      5c:	5d a8 00 00 5d a8 00 00 4d 90 00 00 65 90 00 00     ]...]...M...e...
      6c:	7d 90 00 00 95 90 00 00 ad 90 00 00 c5 90 00 00     }...............
      7c:	5d a8 00 00 5d a8 00 00 5d a8 00 00 5d a8 00 00     ]...]...]...]...
      8c:	5d a8 00 00 5d a8 00 00 00 00 00 00 00 00 00 00     ]...]...........
      9c:	55 0b 00 00 5d a8 00 00 3d 11 00 00 5d a8 00 00     U...]...=...]...
      ac:	5d a8 00 00 00 00 00 00                             ].......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000188 	.word	0x20000188
      d4:	00000000 	.word	0x00000000
      d8:	0000e69c 	.word	0x0000e69c

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	2000018c 	.word	0x2000018c
     108:	0000e69c 	.word	0x0000e69c
     10c:	0000e69c 	.word	0x0000e69c
     110:	00000000 	.word	0x00000000

00000114 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     114:	b580      	push	{r7, lr}
     116:	b082      	sub	sp, #8
     118:	af00      	add	r7, sp, #0
     11a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     11c:	687b      	ldr	r3, [r7, #4]
     11e:	2200      	movs	r2, #0
     120:	701a      	strb	r2, [r3, #0]
}
     122:	46c0      	nop			; (mov r8, r8)
     124:	46bd      	mov	sp, r7
     126:	b002      	add	sp, #8
     128:	bd80      	pop	{r7, pc}
	...

0000012c <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
     12c:	b580      	push	{r7, lr}
     12e:	b082      	sub	sp, #8
     130:	af00      	add	r7, sp, #0
     132:	0002      	movs	r2, r0
     134:	6039      	str	r1, [r7, #0]
     136:	1dfb      	adds	r3, r7, #7
     138:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     13a:	1dfb      	adds	r3, r7, #7
     13c:	781b      	ldrb	r3, [r3, #0]
     13e:	2b01      	cmp	r3, #1
     140:	d00a      	beq.n	158 <system_apb_clock_set_mask+0x2c>
     142:	2b02      	cmp	r3, #2
     144:	d00f      	beq.n	166 <system_apb_clock_set_mask+0x3a>
     146:	2b00      	cmp	r3, #0
     148:	d114      	bne.n	174 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     14a:	4b0e      	ldr	r3, [pc, #56]	; (184 <system_apb_clock_set_mask+0x58>)
     14c:	4a0d      	ldr	r2, [pc, #52]	; (184 <system_apb_clock_set_mask+0x58>)
     14e:	6991      	ldr	r1, [r2, #24]
     150:	683a      	ldr	r2, [r7, #0]
     152:	430a      	orrs	r2, r1
     154:	619a      	str	r2, [r3, #24]
			break;
     156:	e00f      	b.n	178 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     158:	4b0a      	ldr	r3, [pc, #40]	; (184 <system_apb_clock_set_mask+0x58>)
     15a:	4a0a      	ldr	r2, [pc, #40]	; (184 <system_apb_clock_set_mask+0x58>)
     15c:	69d1      	ldr	r1, [r2, #28]
     15e:	683a      	ldr	r2, [r7, #0]
     160:	430a      	orrs	r2, r1
     162:	61da      	str	r2, [r3, #28]
			break;
     164:	e008      	b.n	178 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     166:	4b07      	ldr	r3, [pc, #28]	; (184 <system_apb_clock_set_mask+0x58>)
     168:	4a06      	ldr	r2, [pc, #24]	; (184 <system_apb_clock_set_mask+0x58>)
     16a:	6a11      	ldr	r1, [r2, #32]
     16c:	683a      	ldr	r2, [r7, #0]
     16e:	430a      	orrs	r2, r1
     170:	621a      	str	r2, [r3, #32]
			break;
     172:	e001      	b.n	178 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     174:	2317      	movs	r3, #23
     176:	e000      	b.n	17a <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
     178:	2300      	movs	r3, #0
}
     17a:	0018      	movs	r0, r3
     17c:	46bd      	mov	sp, r7
     17e:	b002      	add	sp, #8
     180:	bd80      	pop	{r7, pc}
     182:	46c0      	nop			; (mov r8, r8)
     184:	40000400 	.word	0x40000400

00000188 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
     188:	b580      	push	{r7, lr}
     18a:	b082      	sub	sp, #8
     18c:	af00      	add	r7, sp, #0
     18e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     190:	687b      	ldr	r3, [r7, #4]
     192:	2280      	movs	r2, #128	; 0x80
     194:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     196:	687b      	ldr	r3, [r7, #4]
     198:	2200      	movs	r2, #0
     19a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     19c:	687b      	ldr	r3, [r7, #4]
     19e:	2201      	movs	r2, #1
     1a0:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     1a2:	687b      	ldr	r3, [r7, #4]
     1a4:	2200      	movs	r2, #0
     1a6:	70da      	strb	r2, [r3, #3]
}
     1a8:	46c0      	nop			; (mov r8, r8)
     1aa:	46bd      	mov	sp, r7
     1ac:	b002      	add	sp, #8
     1ae:	bd80      	pop	{r7, pc}

000001b0 <system_voltage_reference_enable>:
 *
 * \param[in] vref  Voltage reference to enable
 */
static inline void system_voltage_reference_enable(
		const enum system_voltage_reference vref)
{
     1b0:	b580      	push	{r7, lr}
     1b2:	b082      	sub	sp, #8
     1b4:	af00      	add	r7, sp, #0
     1b6:	0002      	movs	r2, r0
     1b8:	1dfb      	adds	r3, r7, #7
     1ba:	701a      	strb	r2, [r3, #0]
	switch (vref) {
     1bc:	1dfb      	adds	r3, r7, #7
     1be:	781b      	ldrb	r3, [r3, #0]
     1c0:	2b00      	cmp	r3, #0
     1c2:	d002      	beq.n	1ca <system_voltage_reference_enable+0x1a>
     1c4:	2b01      	cmp	r3, #1
     1c6:	d007      	beq.n	1d8 <system_voltage_reference_enable+0x28>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
			break;

		default:
			Assert(false);
			return;
     1c8:	e00d      	b.n	1e6 <system_voltage_reference_enable+0x36>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
     1ca:	4b08      	ldr	r3, [pc, #32]	; (1ec <system_voltage_reference_enable+0x3c>)
     1cc:	4a07      	ldr	r2, [pc, #28]	; (1ec <system_voltage_reference_enable+0x3c>)
     1ce:	6c12      	ldr	r2, [r2, #64]	; 0x40
     1d0:	2102      	movs	r1, #2
     1d2:	430a      	orrs	r2, r1
     1d4:	641a      	str	r2, [r3, #64]	; 0x40
			break;
     1d6:	e006      	b.n	1e6 <system_voltage_reference_enable+0x36>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     1d8:	4b04      	ldr	r3, [pc, #16]	; (1ec <system_voltage_reference_enable+0x3c>)
     1da:	4a04      	ldr	r2, [pc, #16]	; (1ec <system_voltage_reference_enable+0x3c>)
     1dc:	6c12      	ldr	r2, [r2, #64]	; 0x40
     1de:	2104      	movs	r1, #4
     1e0:	430a      	orrs	r2, r1
     1e2:	641a      	str	r2, [r3, #64]	; 0x40
			break;
     1e4:	46c0      	nop			; (mov r8, r8)
	}
}
     1e6:	46bd      	mov	sp, r7
     1e8:	b002      	add	sp, #8
     1ea:	bd80      	pop	{r7, pc}
     1ec:	40000800 	.word	0x40000800

000001f0 <adc_is_syncing>:
 * \retval true if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static inline bool adc_is_syncing(
	struct adc_module *const module_inst)
{
     1f0:	b580      	push	{r7, lr}
     1f2:	b084      	sub	sp, #16
     1f4:	af00      	add	r7, sp, #0
     1f6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     1f8:	687b      	ldr	r3, [r7, #4]
     1fa:	681b      	ldr	r3, [r3, #0]
     1fc:	60fb      	str	r3, [r7, #12]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     1fe:	68fb      	ldr	r3, [r7, #12]
     200:	7e5b      	ldrb	r3, [r3, #25]
     202:	b2db      	uxtb	r3, r3
     204:	b25b      	sxtb	r3, r3
     206:	2b00      	cmp	r3, #0
     208:	da01      	bge.n	20e <adc_is_syncing+0x1e>
		return true;
     20a:	2301      	movs	r3, #1
     20c:	e000      	b.n	210 <adc_is_syncing+0x20>
	}

	return false;
     20e:	2300      	movs	r3, #0
}
     210:	0018      	movs	r0, r3
     212:	46bd      	mov	sp, r7
     214:	b004      	add	sp, #16
     216:	bd80      	pop	{r7, pc}

00000218 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     218:	b580      	push	{r7, lr}
     21a:	b082      	sub	sp, #8
     21c:	af00      	add	r7, sp, #0
     21e:	6078      	str	r0, [r7, #4]
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     220:	687b      	ldr	r3, [r7, #4]
     222:	2200      	movs	r2, #0
     224:	701a      	strb	r2, [r3, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     226:	687b      	ldr	r3, [r7, #4]
     228:	2200      	movs	r2, #0
     22a:	705a      	strb	r2, [r3, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     22c:	687b      	ldr	r3, [r7, #4]
     22e:	2200      	movs	r2, #0
     230:	805a      	strh	r2, [r3, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     232:	687b      	ldr	r3, [r7, #4]
     234:	2200      	movs	r2, #0
     236:	711a      	strb	r2, [r3, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     238:	687b      	ldr	r3, [r7, #4]
     23a:	2200      	movs	r2, #0
     23c:	761a      	strb	r2, [r3, #24]
	config->window.window_upper_value     = 0;
     23e:	687b      	ldr	r3, [r7, #4]
     240:	2200      	movs	r2, #0
     242:	621a      	str	r2, [r3, #32]
	config->window.window_lower_value     = 0;
     244:	687b      	ldr	r3, [r7, #4]
     246:	2200      	movs	r2, #0
     248:	61da      	str	r2, [r3, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     24a:	687b      	ldr	r3, [r7, #4]
     24c:	2200      	movs	r2, #0
     24e:	609a      	str	r2, [r3, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
     250:	687b      	ldr	r3, [r7, #4]
     252:	2200      	movs	r2, #0
     254:	731a      	strb	r2, [r3, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     256:	687b      	ldr	r3, [r7, #4]
     258:	22c0      	movs	r2, #192	; 0xc0
     25a:	0152      	lsls	r2, r2, #5
     25c:	81da      	strh	r2, [r3, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     25e:	687b      	ldr	r3, [r7, #4]
     260:	2200      	movs	r2, #0
     262:	741a      	strb	r2, [r3, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     264:	687b      	ldr	r3, [r7, #4]
     266:	2200      	movs	r2, #0
     268:	745a      	strb	r2, [r3, #17]
	config->left_adjust                   = false;
     26a:	687b      	ldr	r3, [r7, #4]
     26c:	2200      	movs	r2, #0
     26e:	749a      	strb	r2, [r3, #18]
	config->differential_mode             = false;
     270:	687b      	ldr	r3, [r7, #4]
     272:	2200      	movs	r2, #0
     274:	74da      	strb	r2, [r3, #19]
	config->freerunning                   = false;
     276:	687b      	ldr	r3, [r7, #4]
     278:	2200      	movs	r2, #0
     27a:	751a      	strb	r2, [r3, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     27c:	687b      	ldr	r3, [r7, #4]
     27e:	222a      	movs	r2, #42	; 0x2a
     280:	2100      	movs	r1, #0
     282:	5499      	strb	r1, [r3, r2]
	config->run_in_standby                = false;
     284:	687b      	ldr	r3, [r7, #4]
     286:	2200      	movs	r2, #0
     288:	755a      	strb	r2, [r3, #21]
	config->reference_compensation_enable = false;
     28a:	687b      	ldr	r3, [r7, #4]
     28c:	2200      	movs	r2, #0
     28e:	759a      	strb	r2, [r3, #22]
	config->correction.correction_enable  = false;
     290:	687b      	ldr	r3, [r7, #4]
     292:	2224      	movs	r2, #36	; 0x24
     294:	2100      	movs	r1, #0
     296:	5499      	strb	r1, [r3, r2]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     298:	687b      	ldr	r3, [r7, #4]
     29a:	2200      	movs	r2, #0
     29c:	84da      	strh	r2, [r3, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     29e:	687b      	ldr	r3, [r7, #4]
     2a0:	2200      	movs	r2, #0
     2a2:	851a      	strh	r2, [r3, #40]	; 0x28
	config->sample_length                 = 0;
     2a4:	687b      	ldr	r3, [r7, #4]
     2a6:	2200      	movs	r2, #0
     2a8:	75da      	strb	r2, [r3, #23]
	config->pin_scan.offset_start_scan    = 0;
     2aa:	687b      	ldr	r3, [r7, #4]
     2ac:	222b      	movs	r2, #43	; 0x2b
     2ae:	2100      	movs	r1, #0
     2b0:	5499      	strb	r1, [r3, r2]
	config->pin_scan.inputs_to_scan       = 0;
     2b2:	687b      	ldr	r3, [r7, #4]
     2b4:	222c      	movs	r2, #44	; 0x2c
     2b6:	2100      	movs	r1, #0
     2b8:	5499      	strb	r1, [r3, r2]
}
     2ba:	46c0      	nop			; (mov r8, r8)
     2bc:	46bd      	mov	sp, r7
     2be:	b002      	add	sp, #8
     2c0:	bd80      	pop	{r7, pc}
	...

000002c4 <_adc_configure_ain_pin>:
* the ADC access to the analog signal
*
* \param [in] pin AINxx pin to configure
*/
static inline void _adc_configure_ain_pin(uint32_t pin)
{
     2c4:	b580      	push	{r7, lr}
     2c6:	b098      	sub	sp, #96	; 0x60
     2c8:	af00      	add	r7, sp, #0
     2ca:	6078      	str	r0, [r7, #4]
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     2cc:	230c      	movs	r3, #12
     2ce:	18fa      	adds	r2, r7, r3
     2d0:	4b15      	ldr	r3, [pc, #84]	; (328 <_adc_configure_ain_pin+0x64>)
     2d2:	0010      	movs	r0, r2
     2d4:	0019      	movs	r1, r3
     2d6:	2350      	movs	r3, #80	; 0x50
     2d8:	001a      	movs	r2, r3
     2da:	4b14      	ldr	r3, [pc, #80]	; (32c <_adc_configure_ain_pin+0x68>)
     2dc:	4798      	blx	r3
#else
#  error ADC pin mappings are not defined for this device.
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;
     2de:	4b14      	ldr	r3, [pc, #80]	; (330 <_adc_configure_ain_pin+0x6c>)
     2e0:	65fb      	str	r3, [r7, #92]	; 0x5c

	if (pin <= ADC_EXTCHANNEL_MSB) {
     2e2:	687b      	ldr	r3, [r7, #4]
     2e4:	2b13      	cmp	r3, #19
     2e6:	d81a      	bhi.n	31e <_adc_configure_ain_pin+0x5a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     2e8:	230c      	movs	r3, #12
     2ea:	18fb      	adds	r3, r7, r3
     2ec:	687a      	ldr	r2, [r7, #4]
     2ee:	0092      	lsls	r2, r2, #2
     2f0:	58d3      	ldr	r3, [r2, r3]
     2f2:	65fb      	str	r3, [r7, #92]	; 0x5c

		Assert(pin_map_result != PIN_INVALID_ADC_AIN);

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);
     2f4:	2308      	movs	r3, #8
     2f6:	18fb      	adds	r3, r7, r3
     2f8:	0018      	movs	r0, r3
     2fa:	4b0e      	ldr	r3, [pc, #56]	; (334 <_adc_configure_ain_pin+0x70>)
     2fc:	4798      	blx	r3

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     2fe:	2308      	movs	r3, #8
     300:	18fb      	adds	r3, r7, r3
     302:	2200      	movs	r2, #0
     304:	709a      	strb	r2, [r3, #2]
		config.mux_position = 1;
     306:	2308      	movs	r3, #8
     308:	18fb      	adds	r3, r7, r3
     30a:	2201      	movs	r2, #1
     30c:	701a      	strb	r2, [r3, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     30e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
     310:	b2db      	uxtb	r3, r3
     312:	2208      	movs	r2, #8
     314:	18ba      	adds	r2, r7, r2
     316:	0011      	movs	r1, r2
     318:	0018      	movs	r0, r3
     31a:	4b07      	ldr	r3, [pc, #28]	; (338 <_adc_configure_ain_pin+0x74>)
     31c:	4798      	blx	r3
	}
}
     31e:	46c0      	nop			; (mov r8, r8)
     320:	46bd      	mov	sp, r7
     322:	b018      	add	sp, #96	; 0x60
     324:	bd80      	pop	{r7, pc}
     326:	46c0      	nop			; (mov r8, r8)
     328:	0000e184 	.word	0x0000e184
     32c:	0000d8bd 	.word	0x0000d8bd
     330:	0000ffff 	.word	0x0000ffff
     334:	00000189 	.word	0x00000189
     338:	0000a6dd 	.word	0x0000a6dd

0000033c <_adc_set_config>:
 * \retval STATUS_ERR_INVALID_ARG  Invalid argument(s) were provided
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
     33c:	b5f0      	push	{r4, r5, r6, r7, lr}
     33e:	b089      	sub	sp, #36	; 0x24
     340:	af00      	add	r7, sp, #0
     342:	6078      	str	r0, [r7, #4]
     344:	6039      	str	r1, [r7, #0]
	uint8_t adjres = 0;
     346:	231f      	movs	r3, #31
     348:	18fb      	adds	r3, r7, r3
     34a:	2200      	movs	r2, #0
     34c:	701a      	strb	r2, [r3, #0]
	uint32_t resolution = ADC_RESOLUTION_16BIT;
     34e:	2310      	movs	r3, #16
     350:	61bb      	str	r3, [r7, #24]
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     352:	2317      	movs	r3, #23
     354:	18fb      	adds	r3, r7, r3
     356:	2200      	movs	r2, #0
     358:	701a      	strb	r2, [r3, #0]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_REVISION_Msk) >> DSU_DID_REVISION_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
     35a:	687b      	ldr	r3, [r7, #4]
     35c:	681b      	ldr	r3, [r3, #0]
     35e:	613b      	str	r3, [r7, #16]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     360:	230c      	movs	r3, #12
     362:	18fb      	adds	r3, r7, r3
     364:	0018      	movs	r0, r3
     366:	4bce      	ldr	r3, [pc, #824]	; (6a0 <_adc_set_config+0x364>)
     368:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->clock_source;
     36a:	683b      	ldr	r3, [r7, #0]
     36c:	781a      	ldrb	r2, [r3, #0]
     36e:	230c      	movs	r3, #12
     370:	18fb      	adds	r3, r7, r3
     372:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     374:	230c      	movs	r3, #12
     376:	18fb      	adds	r3, r7, r3
     378:	0019      	movs	r1, r3
     37a:	201e      	movs	r0, #30
     37c:	4bc9      	ldr	r3, [pc, #804]	; (6a4 <_adc_set_config+0x368>)
     37e:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     380:	201e      	movs	r0, #30
     382:	4bc9      	ldr	r3, [pc, #804]	; (6a8 <_adc_set_config+0x36c>)
     384:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
     386:	683b      	ldr	r3, [r7, #0]
     388:	222c      	movs	r2, #44	; 0x2c
     38a:	5c9b      	ldrb	r3, [r3, r2]
     38c:	2b00      	cmp	r3, #0
     38e:	d040      	beq.n	412 <_adc_set_config+0xd6>
		uint8_t offset = config->pin_scan.offset_start_scan;
     390:	2316      	movs	r3, #22
     392:	18fb      	adds	r3, r7, r3
     394:	683a      	ldr	r2, [r7, #0]
     396:	212b      	movs	r1, #43	; 0x2b
     398:	5c52      	ldrb	r2, [r2, r1]
     39a:	701a      	strb	r2, [r3, #0]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
     39c:	683b      	ldr	r3, [r7, #0]
     39e:	7b19      	ldrb	r1, [r3, #12]
		uint8_t start_pin =
     3a0:	2315      	movs	r3, #21
     3a2:	18fb      	adds	r3, r7, r3
     3a4:	2216      	movs	r2, #22
     3a6:	18ba      	adds	r2, r7, r2
     3a8:	7812      	ldrb	r2, [r2, #0]
     3aa:	188a      	adds	r2, r1, r2
     3ac:	701a      	strb	r2, [r3, #0]
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;
     3ae:	683b      	ldr	r3, [r7, #0]
     3b0:	222c      	movs	r2, #44	; 0x2c
     3b2:	5c99      	ldrb	r1, [r3, r2]
		uint8_t end_pin =
     3b4:	230f      	movs	r3, #15
     3b6:	18fb      	adds	r3, r7, r3
     3b8:	2215      	movs	r2, #21
     3ba:	18ba      	adds	r2, r7, r2
     3bc:	7812      	ldrb	r2, [r2, #0]
     3be:	188a      	adds	r2, r1, r2
     3c0:	701a      	strb	r2, [r3, #0]

		while (start_pin < end_pin) {
     3c2:	e018      	b.n	3f6 <_adc_set_config+0xba>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     3c4:	2316      	movs	r3, #22
     3c6:	18fb      	adds	r3, r7, r3
     3c8:	781b      	ldrb	r3, [r3, #0]
     3ca:	220f      	movs	r2, #15
     3cc:	4013      	ands	r3, r2
     3ce:	683a      	ldr	r2, [r7, #0]
     3d0:	7b12      	ldrb	r2, [r2, #12]
     3d2:	189b      	adds	r3, r3, r2
     3d4:	0018      	movs	r0, r3
     3d6:	4bb5      	ldr	r3, [pc, #724]	; (6ac <_adc_set_config+0x370>)
     3d8:	4798      	blx	r3
			start_pin++;
     3da:	2315      	movs	r3, #21
     3dc:	18fb      	adds	r3, r7, r3
     3de:	781a      	ldrb	r2, [r3, #0]
     3e0:	2315      	movs	r3, #21
     3e2:	18fb      	adds	r3, r7, r3
     3e4:	3201      	adds	r2, #1
     3e6:	701a      	strb	r2, [r3, #0]
			offset++;
     3e8:	2316      	movs	r3, #22
     3ea:	18fb      	adds	r3, r7, r3
     3ec:	781a      	ldrb	r2, [r3, #0]
     3ee:	2316      	movs	r3, #22
     3f0:	18fb      	adds	r3, r7, r3
     3f2:	3201      	adds	r2, #1
     3f4:	701a      	strb	r2, [r3, #0]
		while (start_pin < end_pin) {
     3f6:	2315      	movs	r3, #21
     3f8:	18fa      	adds	r2, r7, r3
     3fa:	230f      	movs	r3, #15
     3fc:	18fb      	adds	r3, r7, r3
     3fe:	7812      	ldrb	r2, [r2, #0]
     400:	781b      	ldrb	r3, [r3, #0]
     402:	429a      	cmp	r2, r3
     404:	d3de      	bcc.n	3c4 <_adc_set_config+0x88>
		}
		_adc_configure_ain_pin(config->negative_input);
     406:	683b      	ldr	r3, [r7, #0]
     408:	89db      	ldrh	r3, [r3, #14]
     40a:	0018      	movs	r0, r3
     40c:	4ba7      	ldr	r3, [pc, #668]	; (6ac <_adc_set_config+0x370>)
     40e:	4798      	blx	r3
     410:	e009      	b.n	426 <_adc_set_config+0xea>
	} else {
		_adc_configure_ain_pin(config->positive_input);
     412:	683b      	ldr	r3, [r7, #0]
     414:	7b1b      	ldrb	r3, [r3, #12]
     416:	0018      	movs	r0, r3
     418:	4ba4      	ldr	r3, [pc, #656]	; (6ac <_adc_set_config+0x370>)
     41a:	4798      	blx	r3
		_adc_configure_ain_pin(config->negative_input);
     41c:	683b      	ldr	r3, [r7, #0]
     41e:	89db      	ldrh	r3, [r3, #14]
     420:	0018      	movs	r0, r3
     422:	4ba2      	ldr	r3, [pc, #648]	; (6ac <_adc_set_config+0x370>)
     424:	4798      	blx	r3
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     426:	683b      	ldr	r3, [r7, #0]
     428:	7d5b      	ldrb	r3, [r3, #21]
     42a:	009b      	lsls	r3, r3, #2
     42c:	b2da      	uxtb	r2, r3
     42e:	693b      	ldr	r3, [r7, #16]
     430:	701a      	strb	r2, [r3, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     432:	683b      	ldr	r3, [r7, #0]
     434:	7d9b      	ldrb	r3, [r3, #22]
     436:	01db      	lsls	r3, r3, #7
     438:	b25a      	sxtb	r2, r3
			(config->reference);
     43a:	683b      	ldr	r3, [r7, #0]
     43c:	785b      	ldrb	r3, [r3, #1]
     43e:	b25b      	sxtb	r3, r3
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     440:	4313      	orrs	r3, r2
     442:	b25b      	sxtb	r3, r3
     444:	b2da      	uxtb	r2, r3
	adc_module->REFCTRL.reg =
     446:	693b      	ldr	r3, [r7, #16]
     448:	705a      	strb	r2, [r3, #1]

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
     44a:	683b      	ldr	r3, [r7, #0]
     44c:	791b      	ldrb	r3, [r3, #4]
     44e:	2b34      	cmp	r3, #52	; 0x34
     450:	d846      	bhi.n	4e0 <_adc_set_config+0x1a4>
     452:	009a      	lsls	r2, r3, #2
     454:	4b96      	ldr	r3, [pc, #600]	; (6b0 <_adc_set_config+0x374>)
     456:	18d3      	adds	r3, r2, r3
     458:	681b      	ldr	r3, [r3, #0]
     45a:	469f      	mov	pc, r3

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
     45c:	231f      	movs	r3, #31
     45e:	18fb      	adds	r3, r7, r3
     460:	683a      	ldr	r2, [r7, #0]
     462:	7c52      	ldrb	r2, [r2, #17]
     464:	701a      	strb	r2, [r3, #0]
		accumulate = config->accumulate_samples;
     466:	2317      	movs	r3, #23
     468:	18fb      	adds	r3, r7, r3
     46a:	683a      	ldr	r2, [r7, #0]
     46c:	7c12      	ldrb	r2, [r2, #16]
     46e:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     470:	2310      	movs	r3, #16
     472:	61bb      	str	r3, [r7, #24]
		break;
     474:	e036      	b.n	4e4 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     476:	231f      	movs	r3, #31
     478:	18fb      	adds	r3, r7, r3
     47a:	2201      	movs	r2, #1
     47c:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     47e:	2317      	movs	r3, #23
     480:	18fb      	adds	r3, r7, r3
     482:	2202      	movs	r2, #2
     484:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     486:	2310      	movs	r3, #16
     488:	61bb      	str	r3, [r7, #24]
		break;
     48a:	e02b      	b.n	4e4 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
     48c:	231f      	movs	r3, #31
     48e:	18fb      	adds	r3, r7, r3
     490:	2202      	movs	r2, #2
     492:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     494:	2317      	movs	r3, #23
     496:	18fb      	adds	r3, r7, r3
     498:	2204      	movs	r2, #4
     49a:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     49c:	2310      	movs	r3, #16
     49e:	61bb      	str	r3, [r7, #24]
		break;
     4a0:	e020      	b.n	4e4 <_adc_set_config+0x1a8>
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     4a2:	231f      	movs	r3, #31
     4a4:	18fb      	adds	r3, r7, r3
     4a6:	2201      	movs	r2, #1
     4a8:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     4aa:	2317      	movs	r3, #23
     4ac:	18fb      	adds	r3, r7, r3
     4ae:	2206      	movs	r2, #6
     4b0:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     4b2:	2310      	movs	r3, #16
     4b4:	61bb      	str	r3, [r7, #24]
		break;
     4b6:	e015      	b.n	4e4 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     4b8:	231f      	movs	r3, #31
     4ba:	18fb      	adds	r3, r7, r3
     4bc:	2200      	movs	r2, #0
     4be:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     4c0:	2317      	movs	r3, #23
     4c2:	18fb      	adds	r3, r7, r3
     4c4:	2208      	movs	r2, #8
     4c6:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     4c8:	2310      	movs	r3, #16
     4ca:	61bb      	str	r3, [r7, #24]
		break;
     4cc:	e00a      	b.n	4e4 <_adc_set_config+0x1a8>
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
     4ce:	2330      	movs	r3, #48	; 0x30
     4d0:	61bb      	str	r3, [r7, #24]
		break;
     4d2:	e007      	b.n	4e4 <_adc_set_config+0x1a8>
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
     4d4:	2320      	movs	r3, #32
     4d6:	61bb      	str	r3, [r7, #24]
		break;
     4d8:	e004      	b.n	4e4 <_adc_set_config+0x1a8>
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
     4da:	2300      	movs	r3, #0
     4dc:	61bb      	str	r3, [r7, #24]
		break;
     4de:	e001      	b.n	4e4 <_adc_set_config+0x1a8>

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
     4e0:	2317      	movs	r3, #23
     4e2:	e1ae      	b.n	842 <_adc_set_config+0x506>
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     4e4:	231f      	movs	r3, #31
     4e6:	18fb      	adds	r3, r7, r3
     4e8:	781b      	ldrb	r3, [r3, #0]
     4ea:	011b      	lsls	r3, r3, #4
     4ec:	b2db      	uxtb	r3, r3
     4ee:	2270      	movs	r2, #112	; 0x70
     4f0:	4013      	ands	r3, r2
     4f2:	b2da      	uxtb	r2, r3
     4f4:	2317      	movs	r3, #23
     4f6:	18fb      	adds	r3, r7, r3
     4f8:	781b      	ldrb	r3, [r3, #0]
     4fa:	4313      	orrs	r3, r2
     4fc:	b2da      	uxtb	r2, r3
     4fe:	693b      	ldr	r3, [r7, #16]
     500:	709a      	strb	r2, [r3, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     502:	683b      	ldr	r3, [r7, #0]
     504:	7ddb      	ldrb	r3, [r3, #23]
     506:	2b3f      	cmp	r3, #63	; 0x3f
     508:	d901      	bls.n	50e <_adc_set_config+0x1d2>
		return STATUS_ERR_INVALID_ARG;
     50a:	2317      	movs	r3, #23
     50c:	e199      	b.n	842 <_adc_set_config+0x506>
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
     50e:	683b      	ldr	r3, [r7, #0]
     510:	7dda      	ldrb	r2, [r3, #23]
		adc_module->SAMPCTRL.reg =
     512:	693b      	ldr	r3, [r7, #16]
     514:	70da      	strb	r2, [r3, #3]
	}

	while (adc_is_syncing(module_inst)) {
     516:	46c0      	nop			; (mov r8, r8)
     518:	687b      	ldr	r3, [r7, #4]
     51a:	0018      	movs	r0, r3
     51c:	4b65      	ldr	r3, [pc, #404]	; (6b4 <_adc_set_config+0x378>)
     51e:	4798      	blx	r3
     520:	1e03      	subs	r3, r0, #0
     522:	d1f9      	bne.n	518 <_adc_set_config+0x1dc>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler |
     524:	683b      	ldr	r3, [r7, #0]
     526:	885a      	ldrh	r2, [r3, #2]
     528:	69bb      	ldr	r3, [r7, #24]
     52a:	b29b      	uxth	r3, r3
     52c:	4313      	orrs	r3, r2
     52e:	b29a      	uxth	r2, r3
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     530:	683b      	ldr	r3, [r7, #0]
     532:	2124      	movs	r1, #36	; 0x24
     534:	5c5b      	ldrb	r3, [r3, r1]
     536:	b29b      	uxth	r3, r3
     538:	00db      	lsls	r3, r3, #3
     53a:	b29b      	uxth	r3, r3
			resolution |
     53c:	4313      	orrs	r3, r2
     53e:	b29a      	uxth	r2, r3
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
     540:	683b      	ldr	r3, [r7, #0]
     542:	7d1b      	ldrb	r3, [r3, #20]
     544:	b29b      	uxth	r3, r3
     546:	009b      	lsls	r3, r3, #2
     548:	b29b      	uxth	r3, r3
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     54a:	4313      	orrs	r3, r2
     54c:	b29a      	uxth	r2, r3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     54e:	683b      	ldr	r3, [r7, #0]
     550:	7c9b      	ldrb	r3, [r3, #18]
     552:	b29b      	uxth	r3, r3
     554:	18db      	adds	r3, r3, r3
     556:	b29b      	uxth	r3, r3
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
     558:	4313      	orrs	r3, r2
     55a:	b29a      	uxth	r2, r3
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
     55c:	683b      	ldr	r3, [r7, #0]
     55e:	7cdb      	ldrb	r3, [r3, #19]
     560:	b29b      	uxth	r3, r3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     562:	4313      	orrs	r3, r2
     564:	b29a      	uxth	r2, r3
	adc_module->CTRLB.reg =
     566:	693b      	ldr	r3, [r7, #16]
     568:	809a      	strh	r2, [r3, #4]

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     56a:	683b      	ldr	r3, [r7, #0]
     56c:	7e1b      	ldrb	r3, [r3, #24]
     56e:	2b00      	cmp	r3, #0
     570:	d100      	bne.n	574 <_adc_set_config+0x238>
     572:	e0c4      	b.n	6fe <_adc_set_config+0x3c2>
		switch (resolution) {
     574:	69bb      	ldr	r3, [r7, #24]
     576:	2b10      	cmp	r3, #16
     578:	d100      	bne.n	57c <_adc_set_config+0x240>
     57a:	e076      	b.n	66a <_adc_set_config+0x32e>
     57c:	d802      	bhi.n	584 <_adc_set_config+0x248>
     57e:	2b00      	cmp	r3, #0
     580:	d04d      	beq.n	61e <_adc_set_config+0x2e2>
     582:	e0bc      	b.n	6fe <_adc_set_config+0x3c2>
     584:	2b20      	cmp	r3, #32
     586:	d023      	beq.n	5d0 <_adc_set_config+0x294>
     588:	2b30      	cmp	r3, #48	; 0x30
     58a:	d000      	beq.n	58e <_adc_set_config+0x252>
     58c:	e0b7      	b.n	6fe <_adc_set_config+0x3c2>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     58e:	683b      	ldr	r3, [r7, #0]
     590:	7cdb      	ldrb	r3, [r3, #19]
     592:	2b00      	cmp	r3, #0
     594:	d011      	beq.n	5ba <_adc_set_config+0x27e>
					(config->window.window_lower_value > 127 ||
     596:	683b      	ldr	r3, [r7, #0]
     598:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
     59a:	2b7f      	cmp	r3, #127	; 0x7f
     59c:	dc0b      	bgt.n	5b6 <_adc_set_config+0x27a>
					config->window.window_lower_value < -128 ||
     59e:	683b      	ldr	r3, [r7, #0]
     5a0:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 127 ||
     5a2:	3380      	adds	r3, #128	; 0x80
     5a4:	db07      	blt.n	5b6 <_adc_set_config+0x27a>
					config->window.window_upper_value > 127 ||
     5a6:	683b      	ldr	r3, [r7, #0]
     5a8:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -128 ||
     5aa:	2b7f      	cmp	r3, #127	; 0x7f
     5ac:	dc03      	bgt.n	5b6 <_adc_set_config+0x27a>
					config->window.window_upper_value < -128)) {
     5ae:	683b      	ldr	r3, [r7, #0]
     5b0:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 127 ||
     5b2:	3380      	adds	r3, #128	; 0x80
     5b4:	da01      	bge.n	5ba <_adc_set_config+0x27e>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     5b6:	2317      	movs	r3, #23
     5b8:	e143      	b.n	842 <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 255 ||
     5ba:	683b      	ldr	r3, [r7, #0]
     5bc:	69db      	ldr	r3, [r3, #28]
     5be:	2bff      	cmp	r3, #255	; 0xff
     5c0:	dc04      	bgt.n	5cc <_adc_set_config+0x290>
					config->window.window_upper_value > 255){
     5c2:	683b      	ldr	r3, [r7, #0]
     5c4:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 255 ||
     5c6:	2bff      	cmp	r3, #255	; 0xff
     5c8:	dc00      	bgt.n	5cc <_adc_set_config+0x290>
     5ca:	e091      	b.n	6f0 <_adc_set_config+0x3b4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     5cc:	2317      	movs	r3, #23
     5ce:	e138      	b.n	842 <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     5d0:	683b      	ldr	r3, [r7, #0]
     5d2:	7cdb      	ldrb	r3, [r3, #19]
     5d4:	2b00      	cmp	r3, #0
     5d6:	d015      	beq.n	604 <_adc_set_config+0x2c8>
					(config->window.window_lower_value > 511 ||
     5d8:	683b      	ldr	r3, [r7, #0]
     5da:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
     5dc:	4a36      	ldr	r2, [pc, #216]	; (6b8 <_adc_set_config+0x37c>)
     5de:	4293      	cmp	r3, r2
     5e0:	dc0e      	bgt.n	600 <_adc_set_config+0x2c4>
					config->window.window_lower_value < -512 ||
     5e2:	683b      	ldr	r3, [r7, #0]
     5e4:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 511 ||
     5e6:	4a35      	ldr	r2, [pc, #212]	; (6bc <_adc_set_config+0x380>)
     5e8:	4293      	cmp	r3, r2
     5ea:	db09      	blt.n	600 <_adc_set_config+0x2c4>
					config->window.window_upper_value > 511 ||
     5ec:	683b      	ldr	r3, [r7, #0]
     5ee:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -512 ||
     5f0:	4a31      	ldr	r2, [pc, #196]	; (6b8 <_adc_set_config+0x37c>)
     5f2:	4293      	cmp	r3, r2
     5f4:	dc04      	bgt.n	600 <_adc_set_config+0x2c4>
					config->window.window_upper_value < -512)) {
     5f6:	683b      	ldr	r3, [r7, #0]
     5f8:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 511 ||
     5fa:	4a30      	ldr	r2, [pc, #192]	; (6bc <_adc_set_config+0x380>)
     5fc:	4293      	cmp	r3, r2
     5fe:	da01      	bge.n	604 <_adc_set_config+0x2c8>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     600:	2317      	movs	r3, #23
     602:	e11e      	b.n	842 <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 1023 ||
     604:	683b      	ldr	r3, [r7, #0]
     606:	69db      	ldr	r3, [r3, #28]
     608:	4a2d      	ldr	r2, [pc, #180]	; (6c0 <_adc_set_config+0x384>)
     60a:	4293      	cmp	r3, r2
     60c:	dc05      	bgt.n	61a <_adc_set_config+0x2de>
					config->window.window_upper_value > 1023){
     60e:	683b      	ldr	r3, [r7, #0]
     610:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 1023 ||
     612:	4a2b      	ldr	r2, [pc, #172]	; (6c0 <_adc_set_config+0x384>)
     614:	4293      	cmp	r3, r2
     616:	dc00      	bgt.n	61a <_adc_set_config+0x2de>
     618:	e06c      	b.n	6f4 <_adc_set_config+0x3b8>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     61a:	2317      	movs	r3, #23
     61c:	e111      	b.n	842 <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     61e:	683b      	ldr	r3, [r7, #0]
     620:	7cdb      	ldrb	r3, [r3, #19]
     622:	2b00      	cmp	r3, #0
     624:	d015      	beq.n	652 <_adc_set_config+0x316>
					(config->window.window_lower_value > 2047 ||
     626:	683b      	ldr	r3, [r7, #0]
     628:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
     62a:	4a26      	ldr	r2, [pc, #152]	; (6c4 <_adc_set_config+0x388>)
     62c:	4293      	cmp	r3, r2
     62e:	dc0e      	bgt.n	64e <_adc_set_config+0x312>
					config->window.window_lower_value < -2048 ||
     630:	683b      	ldr	r3, [r7, #0]
     632:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 2047 ||
     634:	4a24      	ldr	r2, [pc, #144]	; (6c8 <_adc_set_config+0x38c>)
     636:	4293      	cmp	r3, r2
     638:	db09      	blt.n	64e <_adc_set_config+0x312>
					config->window.window_upper_value > 2047 ||
     63a:	683b      	ldr	r3, [r7, #0]
     63c:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -2048 ||
     63e:	4a21      	ldr	r2, [pc, #132]	; (6c4 <_adc_set_config+0x388>)
     640:	4293      	cmp	r3, r2
     642:	dc04      	bgt.n	64e <_adc_set_config+0x312>
					config->window.window_upper_value < -2048)) {
     644:	683b      	ldr	r3, [r7, #0]
     646:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 2047 ||
     648:	4a1f      	ldr	r2, [pc, #124]	; (6c8 <_adc_set_config+0x38c>)
     64a:	4293      	cmp	r3, r2
     64c:	da01      	bge.n	652 <_adc_set_config+0x316>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     64e:	2317      	movs	r3, #23
     650:	e0f7      	b.n	842 <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 4095 ||
     652:	683b      	ldr	r3, [r7, #0]
     654:	69db      	ldr	r3, [r3, #28]
     656:	4a1d      	ldr	r2, [pc, #116]	; (6cc <_adc_set_config+0x390>)
     658:	4293      	cmp	r3, r2
     65a:	dc04      	bgt.n	666 <_adc_set_config+0x32a>
					config->window.window_upper_value > 4095){
     65c:	683b      	ldr	r3, [r7, #0]
     65e:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 4095 ||
     660:	4a1a      	ldr	r2, [pc, #104]	; (6cc <_adc_set_config+0x390>)
     662:	4293      	cmp	r3, r2
     664:	dd48      	ble.n	6f8 <_adc_set_config+0x3bc>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     666:	2317      	movs	r3, #23
     668:	e0eb      	b.n	842 <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     66a:	683b      	ldr	r3, [r7, #0]
     66c:	7cdb      	ldrb	r3, [r3, #19]
     66e:	2b00      	cmp	r3, #0
     670:	d032      	beq.n	6d8 <_adc_set_config+0x39c>
					(config->window.window_lower_value > 32767 ||
     672:	683b      	ldr	r3, [r7, #0]
     674:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
     676:	4a16      	ldr	r2, [pc, #88]	; (6d0 <_adc_set_config+0x394>)
     678:	4293      	cmp	r3, r2
     67a:	dc0e      	bgt.n	69a <_adc_set_config+0x35e>
					config->window.window_lower_value < -32768 ||
     67c:	683b      	ldr	r3, [r7, #0]
     67e:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 32767 ||
     680:	4a14      	ldr	r2, [pc, #80]	; (6d4 <_adc_set_config+0x398>)
     682:	4293      	cmp	r3, r2
     684:	db09      	blt.n	69a <_adc_set_config+0x35e>
					config->window.window_upper_value > 32767 ||
     686:	683b      	ldr	r3, [r7, #0]
     688:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -32768 ||
     68a:	4a11      	ldr	r2, [pc, #68]	; (6d0 <_adc_set_config+0x394>)
     68c:	4293      	cmp	r3, r2
     68e:	dc04      	bgt.n	69a <_adc_set_config+0x35e>
					config->window.window_upper_value < -32768)) {
     690:	683b      	ldr	r3, [r7, #0]
     692:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 32767 ||
     694:	4a0f      	ldr	r2, [pc, #60]	; (6d4 <_adc_set_config+0x398>)
     696:	4293      	cmp	r3, r2
     698:	da1e      	bge.n	6d8 <_adc_set_config+0x39c>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     69a:	2317      	movs	r3, #23
     69c:	e0d1      	b.n	842 <_adc_set_config+0x506>
     69e:	46c0      	nop			; (mov r8, r8)
     6a0:	00000115 	.word	0x00000115
     6a4:	0000a3a9 	.word	0x0000a3a9
     6a8:	0000a3ed 	.word	0x0000a3ed
     6ac:	000002c5 	.word	0x000002c5
     6b0:	0000e1d4 	.word	0x0000e1d4
     6b4:	000001f1 	.word	0x000001f1
     6b8:	000001ff 	.word	0x000001ff
     6bc:	fffffe00 	.word	0xfffffe00
     6c0:	000003ff 	.word	0x000003ff
     6c4:	000007ff 	.word	0x000007ff
     6c8:	fffff800 	.word	0xfffff800
     6cc:	00000fff 	.word	0x00000fff
     6d0:	00007fff 	.word	0x00007fff
     6d4:	ffff8000 	.word	0xffff8000
			} else if (config->window.window_lower_value > 65535 ||
     6d8:	683b      	ldr	r3, [r7, #0]
     6da:	69db      	ldr	r3, [r3, #28]
     6dc:	4a5b      	ldr	r2, [pc, #364]	; (84c <_adc_set_config+0x510>)
     6de:	4293      	cmp	r3, r2
     6e0:	dc04      	bgt.n	6ec <_adc_set_config+0x3b0>
					config->window.window_upper_value > 65535){
     6e2:	683b      	ldr	r3, [r7, #0]
     6e4:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 65535 ||
     6e6:	4a59      	ldr	r2, [pc, #356]	; (84c <_adc_set_config+0x510>)
     6e8:	4293      	cmp	r3, r2
     6ea:	dd07      	ble.n	6fc <_adc_set_config+0x3c0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     6ec:	2317      	movs	r3, #23
     6ee:	e0a8      	b.n	842 <_adc_set_config+0x506>
			break;
     6f0:	46c0      	nop			; (mov r8, r8)
     6f2:	e004      	b.n	6fe <_adc_set_config+0x3c2>
			break;
     6f4:	46c0      	nop			; (mov r8, r8)
     6f6:	e002      	b.n	6fe <_adc_set_config+0x3c2>
			break;
     6f8:	46c0      	nop			; (mov r8, r8)
     6fa:	e000      	b.n	6fe <_adc_set_config+0x3c2>
			}
			break;
     6fc:	46c0      	nop			; (mov r8, r8)
		}
	}

	while (adc_is_syncing(module_inst)) {
     6fe:	46c0      	nop			; (mov r8, r8)
     700:	687b      	ldr	r3, [r7, #4]
     702:	0018      	movs	r0, r3
     704:	4b52      	ldr	r3, [pc, #328]	; (850 <_adc_set_config+0x514>)
     706:	4798      	blx	r3
     708:	1e03      	subs	r3, r0, #0
     70a:	d1f9      	bne.n	700 <_adc_set_config+0x3c4>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
     70c:	683b      	ldr	r3, [r7, #0]
     70e:	7e1a      	ldrb	r2, [r3, #24]
     710:	693b      	ldr	r3, [r7, #16]
     712:	721a      	strb	r2, [r3, #8]

	while (adc_is_syncing(module_inst)) {
     714:	46c0      	nop			; (mov r8, r8)
     716:	687b      	ldr	r3, [r7, #4]
     718:	0018      	movs	r0, r3
     71a:	4b4d      	ldr	r3, [pc, #308]	; (850 <_adc_set_config+0x514>)
     71c:	4798      	blx	r3
     71e:	1e03      	subs	r3, r0, #0
     720:	d1f9      	bne.n	716 <_adc_set_config+0x3da>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;
     722:	683b      	ldr	r3, [r7, #0]
     724:	69db      	ldr	r3, [r3, #28]
	adc_module->WINLT.reg =
     726:	b29a      	uxth	r2, r3
     728:	693b      	ldr	r3, [r7, #16]
     72a:	839a      	strh	r2, [r3, #28]

	while (adc_is_syncing(module_inst)) {
     72c:	46c0      	nop			; (mov r8, r8)
     72e:	687b      	ldr	r3, [r7, #4]
     730:	0018      	movs	r0, r3
     732:	4b47      	ldr	r3, [pc, #284]	; (850 <_adc_set_config+0x514>)
     734:	4798      	blx	r3
     736:	1e03      	subs	r3, r0, #0
     738:	d1f9      	bne.n	72e <_adc_set_config+0x3f2>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
     73a:	683b      	ldr	r3, [r7, #0]
     73c:	6a1b      	ldr	r3, [r3, #32]
     73e:	b29a      	uxth	r2, r3
     740:	693b      	ldr	r3, [r7, #16]
     742:	841a      	strh	r2, [r3, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     744:	2314      	movs	r3, #20
     746:	18fb      	adds	r3, r7, r3
     748:	683a      	ldr	r2, [r7, #0]
     74a:	212c      	movs	r1, #44	; 0x2c
     74c:	5c52      	ldrb	r2, [r2, r1]
     74e:	701a      	strb	r2, [r3, #0]
	if (inputs_to_scan > 0) {
     750:	2314      	movs	r3, #20
     752:	18fb      	adds	r3, r7, r3
     754:	781b      	ldrb	r3, [r3, #0]
     756:	2b00      	cmp	r3, #0
     758:	d006      	beq.n	768 <_adc_set_config+0x42c>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
     75a:	2314      	movs	r3, #20
     75c:	18fb      	adds	r3, r7, r3
     75e:	781a      	ldrb	r2, [r3, #0]
     760:	2314      	movs	r3, #20
     762:	18fb      	adds	r3, r7, r3
     764:	3a01      	subs	r2, #1
     766:	701a      	strb	r2, [r3, #0]
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     768:	2314      	movs	r3, #20
     76a:	18fb      	adds	r3, r7, r3
     76c:	781b      	ldrb	r3, [r3, #0]
     76e:	2b0f      	cmp	r3, #15
     770:	d804      	bhi.n	77c <_adc_set_config+0x440>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     772:	683b      	ldr	r3, [r7, #0]
     774:	222b      	movs	r2, #43	; 0x2b
     776:	5c9b      	ldrb	r3, [r3, r2]
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     778:	2b0f      	cmp	r3, #15
     77a:	d901      	bls.n	780 <_adc_set_config+0x444>
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     77c:	2317      	movs	r3, #23
     77e:	e060      	b.n	842 <_adc_set_config+0x506>
	}

	while (adc_is_syncing(module_inst)) {
     780:	46c0      	nop			; (mov r8, r8)
     782:	687b      	ldr	r3, [r7, #4]
     784:	0018      	movs	r0, r3
     786:	4b32      	ldr	r3, [pc, #200]	; (850 <_adc_set_config+0x514>)
     788:	4798      	blx	r3
     78a:	1e03      	subs	r3, r0, #0
     78c:	d1f9      	bne.n	782 <_adc_set_config+0x446>
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
     78e:	683b      	ldr	r3, [r7, #0]
     790:	689b      	ldr	r3, [r3, #8]
			(config->pin_scan.offset_start_scan <<
     792:	683a      	ldr	r2, [r7, #0]
     794:	212b      	movs	r1, #43	; 0x2b
     796:	5c52      	ldrb	r2, [r2, r1]
     798:	0512      	lsls	r2, r2, #20
			config->gain_factor |
     79a:	4313      	orrs	r3, r2
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     79c:	2214      	movs	r2, #20
     79e:	18ba      	adds	r2, r7, r2
     7a0:	7812      	ldrb	r2, [r2, #0]
     7a2:	0412      	lsls	r2, r2, #16
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
     7a4:	4313      	orrs	r3, r2
			config->negative_input |
     7a6:	683a      	ldr	r2, [r7, #0]
     7a8:	89d2      	ldrh	r2, [r2, #14]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     7aa:	4313      	orrs	r3, r2
			config->positive_input;
     7ac:	683a      	ldr	r2, [r7, #0]
     7ae:	7b12      	ldrb	r2, [r2, #12]
			config->negative_input |
     7b0:	431a      	orrs	r2, r3
	adc_module->INPUTCTRL.reg =
     7b2:	693b      	ldr	r3, [r7, #16]
     7b4:	611a      	str	r2, [r3, #16]

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
     7b6:	683b      	ldr	r3, [r7, #0]
     7b8:	222a      	movs	r2, #42	; 0x2a
     7ba:	5c9a      	ldrb	r2, [r3, r2]
     7bc:	693b      	ldr	r3, [r7, #16]
     7be:	751a      	strb	r2, [r3, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
     7c0:	693b      	ldr	r3, [r7, #16]
     7c2:	220f      	movs	r2, #15
     7c4:	759a      	strb	r2, [r3, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
     7c6:	683b      	ldr	r3, [r7, #0]
     7c8:	2224      	movs	r2, #36	; 0x24
     7ca:	5c9b      	ldrb	r3, [r3, r2]
     7cc:	2b00      	cmp	r3, #0
     7ce:	d01e      	beq.n	80e <_adc_set_config+0x4d2>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     7d0:	683b      	ldr	r3, [r7, #0]
     7d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
     7d4:	4a1f      	ldr	r2, [pc, #124]	; (854 <_adc_set_config+0x518>)
     7d6:	4293      	cmp	r3, r2
     7d8:	d901      	bls.n	7de <_adc_set_config+0x4a2>
			return STATUS_ERR_INVALID_ARG;
     7da:	2317      	movs	r3, #23
     7dc:	e031      	b.n	842 <_adc_set_config+0x506>
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     7de:	683b      	ldr	r3, [r7, #0]
     7e0:	8cda      	ldrh	r2, [r3, #38]	; 0x26
     7e2:	693b      	ldr	r3, [r7, #16]
     7e4:	849a      	strh	r2, [r3, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
     7e6:	683b      	ldr	r3, [r7, #0]
     7e8:	2228      	movs	r2, #40	; 0x28
     7ea:	5e9b      	ldrsh	r3, [r3, r2]
     7ec:	4a1a      	ldr	r2, [pc, #104]	; (858 <_adc_set_config+0x51c>)
     7ee:	4293      	cmp	r3, r2
     7f0:	dc05      	bgt.n	7fe <_adc_set_config+0x4c2>
				config->correction.offset_correction < -2048) {
     7f2:	683b      	ldr	r3, [r7, #0]
     7f4:	2228      	movs	r2, #40	; 0x28
     7f6:	5e9b      	ldrsh	r3, [r3, r2]
		if (config->correction.offset_correction > 2047 ||
     7f8:	4a18      	ldr	r2, [pc, #96]	; (85c <_adc_set_config+0x520>)
     7fa:	4293      	cmp	r3, r2
     7fc:	da01      	bge.n	802 <_adc_set_config+0x4c6>
			return STATUS_ERR_INVALID_ARG;
     7fe:	2317      	movs	r3, #23
     800:	e01f      	b.n	842 <_adc_set_config+0x506>
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     802:	683b      	ldr	r3, [r7, #0]
     804:	2228      	movs	r2, #40	; 0x28
     806:	5e9b      	ldrsh	r3, [r3, r2]
     808:	b29a      	uxth	r2, r3
     80a:	693b      	ldr	r3, [r7, #16]
     80c:	84da      	strh	r2, [r3, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
     80e:	4b14      	ldr	r3, [pc, #80]	; (860 <_adc_set_config+0x524>)
     810:	681b      	ldr	r3, [r3, #0]
     812:	08db      	lsrs	r3, r3, #3
     814:	b29b      	uxth	r3, r3
     816:	021b      	lsls	r3, r3, #8
     818:	b29a      	uxth	r2, r3
     81a:	23e0      	movs	r3, #224	; 0xe0
     81c:	00db      	lsls	r3, r3, #3
     81e:	4013      	ands	r3, r2
     820:	b29a      	uxth	r2, r3
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
     822:	4b10      	ldr	r3, [pc, #64]	; (864 <_adc_set_config+0x528>)
     824:	685c      	ldr	r4, [r3, #4]
     826:	681b      	ldr	r3, [r3, #0]
     828:	0161      	lsls	r1, r4, #5
     82a:	0edd      	lsrs	r5, r3, #27
     82c:	430d      	orrs	r5, r1
     82e:	0ee6      	lsrs	r6, r4, #27
     830:	b2ab      	uxth	r3, r5
     832:	21ff      	movs	r1, #255	; 0xff
     834:	400b      	ands	r3, r1
     836:	b29b      	uxth	r3, r3
			) |
     838:	4313      	orrs	r3, r2
     83a:	b29a      	uxth	r2, r3
	adc_module->CALIB.reg =
     83c:	693b      	ldr	r3, [r7, #16]
     83e:	851a      	strh	r2, [r3, #40]	; 0x28
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
     840:	2300      	movs	r3, #0
}
     842:	0018      	movs	r0, r3
     844:	46bd      	mov	sp, r7
     846:	b009      	add	sp, #36	; 0x24
     848:	bdf0      	pop	{r4, r5, r6, r7, pc}
     84a:	46c0      	nop			; (mov r8, r8)
     84c:	0000ffff 	.word	0x0000ffff
     850:	000001f1 	.word	0x000001f1
     854:	00000fff 	.word	0x00000fff
     858:	000007ff 	.word	0x000007ff
     85c:	fffff800 	.word	0xfffff800
     860:	00806024 	.word	0x00806024
     864:	00806020 	.word	0x00806020

00000868 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     868:	b580      	push	{r7, lr}
     86a:	b086      	sub	sp, #24
     86c:	af00      	add	r7, sp, #0
     86e:	60f8      	str	r0, [r7, #12]
     870:	60b9      	str	r1, [r7, #8]
     872:	607a      	str	r2, [r7, #4]
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     874:	68fb      	ldr	r3, [r7, #12]
     876:	68ba      	ldr	r2, [r7, #8]
     878:	601a      	str	r2, [r3, #0]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);
     87a:	2380      	movs	r3, #128	; 0x80
     87c:	025b      	lsls	r3, r3, #9
     87e:	0019      	movs	r1, r3
     880:	2002      	movs	r0, #2
     882:	4b32      	ldr	r3, [pc, #200]	; (94c <adc_init+0xe4>)
     884:	4798      	blx	r3

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     886:	68bb      	ldr	r3, [r7, #8]
     888:	781b      	ldrb	r3, [r3, #0]
     88a:	b2db      	uxtb	r3, r3
     88c:	001a      	movs	r2, r3
     88e:	2301      	movs	r3, #1
     890:	4013      	ands	r3, r2
     892:	d001      	beq.n	898 <adc_init+0x30>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     894:	2305      	movs	r3, #5
     896:	e055      	b.n	944 <adc_init+0xdc>
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     898:	68bb      	ldr	r3, [r7, #8]
     89a:	781b      	ldrb	r3, [r3, #0]
     89c:	b2db      	uxtb	r3, r3
     89e:	001a      	movs	r2, r3
     8a0:	2302      	movs	r3, #2
     8a2:	4013      	ands	r3, r2
     8a4:	d001      	beq.n	8aa <adc_init+0x42>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
     8a6:	231c      	movs	r3, #28
     8a8:	e04c      	b.n	944 <adc_init+0xdc>
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
     8aa:	687b      	ldr	r3, [r7, #4]
     8ac:	785a      	ldrb	r2, [r3, #1]
     8ae:	68fb      	ldr	r3, [r7, #12]
     8b0:	711a      	strb	r2, [r3, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     8b2:	68fb      	ldr	r3, [r7, #12]
     8b4:	791b      	ldrb	r3, [r3, #4]
     8b6:	2b00      	cmp	r3, #0
     8b8:	d102      	bne.n	8c0 <adc_init+0x58>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
     8ba:	2001      	movs	r0, #1
     8bc:	4b24      	ldr	r3, [pc, #144]	; (950 <adc_init+0xe8>)
     8be:	4798      	blx	r3
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
     8c0:	2317      	movs	r3, #23
     8c2:	18fb      	adds	r3, r7, r3
     8c4:	2200      	movs	r2, #0
     8c6:	701a      	strb	r2, [r3, #0]
     8c8:	e00e      	b.n	8e8 <adc_init+0x80>
		module_inst->callback[i] = NULL;
     8ca:	2317      	movs	r3, #23
     8cc:	18fb      	adds	r3, r7, r3
     8ce:	781a      	ldrb	r2, [r3, #0]
     8d0:	68fb      	ldr	r3, [r7, #12]
     8d2:	3202      	adds	r2, #2
     8d4:	0092      	lsls	r2, r2, #2
     8d6:	2100      	movs	r1, #0
     8d8:	50d1      	str	r1, [r2, r3]
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
     8da:	2317      	movs	r3, #23
     8dc:	18fb      	adds	r3, r7, r3
     8de:	781a      	ldrb	r2, [r3, #0]
     8e0:	2317      	movs	r3, #23
     8e2:	18fb      	adds	r3, r7, r3
     8e4:	3201      	adds	r2, #1
     8e6:	701a      	strb	r2, [r3, #0]
     8e8:	2317      	movs	r3, #23
     8ea:	18fb      	adds	r3, r7, r3
     8ec:	781b      	ldrb	r3, [r3, #0]
     8ee:	2b02      	cmp	r3, #2
     8f0:	d9eb      	bls.n	8ca <adc_init+0x62>
	};

	module_inst->registered_callback_mask = 0;
     8f2:	68fb      	ldr	r3, [r7, #12]
     8f4:	2200      	movs	r2, #0
     8f6:	769a      	strb	r2, [r3, #26]
	module_inst->enabled_callback_mask = 0;
     8f8:	68fb      	ldr	r3, [r7, #12]
     8fa:	2200      	movs	r2, #0
     8fc:	76da      	strb	r2, [r3, #27]
	module_inst->remaining_conversions = 0;
     8fe:	68fb      	ldr	r3, [r7, #12]
     900:	2200      	movs	r2, #0
     902:	831a      	strh	r2, [r3, #24]
	module_inst->job_status = STATUS_OK;
     904:	68fb      	ldr	r3, [r7, #12]
     906:	2200      	movs	r2, #0
     908:	771a      	strb	r2, [r3, #28]

	_adc_instances[0] = module_inst;
     90a:	4b12      	ldr	r3, [pc, #72]	; (954 <adc_init+0xec>)
     90c:	68fa      	ldr	r2, [r7, #12]
     90e:	601a      	str	r2, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     910:	687b      	ldr	r3, [r7, #4]
     912:	222a      	movs	r2, #42	; 0x2a
     914:	5c9b      	ldrb	r3, [r3, r2]
     916:	2b00      	cmp	r3, #0
     918:	d10a      	bne.n	930 <adc_init+0xc8>
			!config->freerunning) {
     91a:	687b      	ldr	r3, [r7, #4]
     91c:	7d1b      	ldrb	r3, [r3, #20]
     91e:	2201      	movs	r2, #1
     920:	4053      	eors	r3, r2
     922:	b2db      	uxtb	r3, r3
	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     924:	2b00      	cmp	r3, #0
     926:	d003      	beq.n	930 <adc_init+0xc8>
		module_inst->software_trigger = true;
     928:	68fb      	ldr	r3, [r7, #12]
     92a:	2201      	movs	r2, #1
     92c:	775a      	strb	r2, [r3, #29]
     92e:	e002      	b.n	936 <adc_init+0xce>
	} else {
		module_inst->software_trigger = false;
     930:	68fb      	ldr	r3, [r7, #12]
     932:	2200      	movs	r2, #0
     934:	775a      	strb	r2, [r3, #29]
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
     936:	687a      	ldr	r2, [r7, #4]
     938:	68fb      	ldr	r3, [r7, #12]
     93a:	0011      	movs	r1, r2
     93c:	0018      	movs	r0, r3
     93e:	4b06      	ldr	r3, [pc, #24]	; (958 <adc_init+0xf0>)
     940:	4798      	blx	r3
     942:	0003      	movs	r3, r0
}
     944:	0018      	movs	r0, r3
     946:	46bd      	mov	sp, r7
     948:	b006      	add	sp, #24
     94a:	bd80      	pop	{r7, pc}
     94c:	0000012d 	.word	0x0000012d
     950:	000001b1 	.word	0x000001b1
     954:	20005510 	.word	0x20005510
     958:	0000033d 	.word	0x0000033d

0000095c <adc_is_syncing>:
{
     95c:	b580      	push	{r7, lr}
     95e:	b084      	sub	sp, #16
     960:	af00      	add	r7, sp, #0
     962:	6078      	str	r0, [r7, #4]
	Adc *const adc_module = module_inst->hw;
     964:	687b      	ldr	r3, [r7, #4]
     966:	681b      	ldr	r3, [r3, #0]
     968:	60fb      	str	r3, [r7, #12]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     96a:	68fb      	ldr	r3, [r7, #12]
     96c:	7e5b      	ldrb	r3, [r3, #25]
     96e:	b2db      	uxtb	r3, r3
     970:	b25b      	sxtb	r3, r3
     972:	2b00      	cmp	r3, #0
     974:	da01      	bge.n	97a <adc_is_syncing+0x1e>
		return true;
     976:	2301      	movs	r3, #1
     978:	e000      	b.n	97c <adc_is_syncing+0x20>
	return false;
     97a:	2300      	movs	r3, #0
}
     97c:	0018      	movs	r0, r3
     97e:	46bd      	mov	sp, r7
     980:	b004      	add	sp, #16
     982:	bd80      	pop	{r7, pc}

00000984 <adc_start_conversion>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline void adc_start_conversion(
		struct adc_module *const module_inst)
{
     984:	b580      	push	{r7, lr}
     986:	b084      	sub	sp, #16
     988:	af00      	add	r7, sp, #0
     98a:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     98c:	687b      	ldr	r3, [r7, #4]
     98e:	681b      	ldr	r3, [r3, #0]
     990:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
     992:	46c0      	nop			; (mov r8, r8)
     994:	687b      	ldr	r3, [r7, #4]
     996:	0018      	movs	r0, r3
     998:	4b0b      	ldr	r3, [pc, #44]	; (9c8 <adc_start_conversion+0x44>)
     99a:	4798      	blx	r3
     99c:	1e03      	subs	r3, r0, #0
     99e:	d1f9      	bne.n	994 <adc_start_conversion+0x10>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     9a0:	68fb      	ldr	r3, [r7, #12]
     9a2:	7b1b      	ldrb	r3, [r3, #12]
     9a4:	b2db      	uxtb	r3, r3
     9a6:	2202      	movs	r2, #2
     9a8:	4313      	orrs	r3, r2
     9aa:	b2da      	uxtb	r2, r3
     9ac:	68fb      	ldr	r3, [r7, #12]
     9ae:	731a      	strb	r2, [r3, #12]

	while (adc_is_syncing(module_inst)) {
     9b0:	46c0      	nop			; (mov r8, r8)
     9b2:	687b      	ldr	r3, [r7, #4]
     9b4:	0018      	movs	r0, r3
     9b6:	4b04      	ldr	r3, [pc, #16]	; (9c8 <adc_start_conversion+0x44>)
     9b8:	4798      	blx	r3
     9ba:	1e03      	subs	r3, r0, #0
     9bc:	d1f9      	bne.n	9b2 <adc_start_conversion+0x2e>
		/* Wait for synchronization */
	}
}
     9be:	46c0      	nop			; (mov r8, r8)
     9c0:	46bd      	mov	sp, r7
     9c2:	b004      	add	sp, #16
     9c4:	bd80      	pop	{r7, pc}
     9c6:	46c0      	nop			; (mov r8, r8)
     9c8:	0000095d 	.word	0x0000095d

000009cc <adc_enable_interrupt>:
 * \param[in] module_inst Pointer to the ADC software instance struct
 * \param[in] interrupt Interrupt to enable
 */
static inline void adc_enable_interrupt(struct adc_module *const module_inst,
		enum adc_interrupt_flag interrupt)
{
     9cc:	b580      	push	{r7, lr}
     9ce:	b084      	sub	sp, #16
     9d0:	af00      	add	r7, sp, #0
     9d2:	6078      	str	r0, [r7, #4]
     9d4:	000a      	movs	r2, r1
     9d6:	1cfb      	adds	r3, r7, #3
     9d8:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     9da:	687b      	ldr	r3, [r7, #4]
     9dc:	681b      	ldr	r3, [r3, #0]
     9de:	60fb      	str	r3, [r7, #12]
	/* Enable interrupt */
	adc_module->INTENSET.reg = interrupt;
     9e0:	68fb      	ldr	r3, [r7, #12]
     9e2:	1cfa      	adds	r2, r7, #3
     9e4:	7812      	ldrb	r2, [r2, #0]
     9e6:	75da      	strb	r2, [r3, #23]
}
     9e8:	46c0      	nop			; (mov r8, r8)
     9ea:	46bd      	mov	sp, r7
     9ec:	b004      	add	sp, #16
     9ee:	bd80      	pop	{r7, pc}

000009f0 <adc_disable_interrupt>:
 * \param[in] module_inst Pointer to the ADC software instance struct
 * \param[in] interrupt Interrupt to disable
 */
static inline void adc_disable_interrupt(struct adc_module *const module_inst,
		enum adc_interrupt_flag interrupt)
{
     9f0:	b580      	push	{r7, lr}
     9f2:	b084      	sub	sp, #16
     9f4:	af00      	add	r7, sp, #0
     9f6:	6078      	str	r0, [r7, #4]
     9f8:	000a      	movs	r2, r1
     9fa:	1cfb      	adds	r3, r7, #3
     9fc:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     9fe:	687b      	ldr	r3, [r7, #4]
     a00:	681b      	ldr	r3, [r3, #0]
     a02:	60fb      	str	r3, [r7, #12]
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     a04:	68fb      	ldr	r3, [r7, #12]
     a06:	1cfa      	adds	r2, r7, #3
     a08:	7812      	ldrb	r2, [r2, #0]
     a0a:	759a      	strb	r2, [r3, #22]
}
     a0c:	46c0      	nop			; (mov r8, r8)
     a0e:	46bd      	mov	sp, r7
     a10:	b004      	add	sp, #16
     a12:	bd80      	pop	{r7, pc}

00000a14 <_adc_interrupt_handler>:
#include "adc_callback.h"

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
     a14:	b580      	push	{r7, lr}
     a16:	b084      	sub	sp, #16
     a18:	af00      	add	r7, sp, #0
     a1a:	0002      	movs	r2, r0
     a1c:	1dfb      	adds	r3, r7, #7
     a1e:	701a      	strb	r2, [r3, #0]
	struct adc_module *module = _adc_instances[instance];
     a20:	1dfb      	adds	r3, r7, #7
     a22:	781a      	ldrb	r2, [r3, #0]
     a24:	4b47      	ldr	r3, [pc, #284]	; (b44 <_adc_interrupt_handler+0x130>)
     a26:	0092      	lsls	r2, r2, #2
     a28:	58d3      	ldr	r3, [r2, r3]
     a2a:	60fb      	str	r3, [r7, #12]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg & module->hw->INTENSET.reg;
     a2c:	68fb      	ldr	r3, [r7, #12]
     a2e:	681b      	ldr	r3, [r3, #0]
     a30:	7e1b      	ldrb	r3, [r3, #24]
     a32:	b2da      	uxtb	r2, r3
     a34:	68fb      	ldr	r3, [r7, #12]
     a36:	681b      	ldr	r3, [r3, #0]
     a38:	7ddb      	ldrb	r3, [r3, #23]
     a3a:	b2db      	uxtb	r3, r3
     a3c:	4013      	ands	r3, r2
     a3e:	b2db      	uxtb	r3, r3
     a40:	60bb      	str	r3, [r7, #8]

	if (flags & ADC_INTFLAG_RESRDY) {
     a42:	68bb      	ldr	r3, [r7, #8]
     a44:	2201      	movs	r2, #1
     a46:	4013      	ands	r3, r2
     a48:	d045      	beq.n	ad6 <_adc_interrupt_handler+0xc2>
		/* clear interrupt flag */
		module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     a4a:	68fb      	ldr	r3, [r7, #12]
     a4c:	681b      	ldr	r3, [r3, #0]
     a4e:	2201      	movs	r2, #1
     a50:	761a      	strb	r2, [r3, #24]

		while (adc_is_syncing(module)) {
     a52:	46c0      	nop			; (mov r8, r8)
     a54:	68fb      	ldr	r3, [r7, #12]
     a56:	0018      	movs	r0, r3
     a58:	4b3b      	ldr	r3, [pc, #236]	; (b48 <_adc_interrupt_handler+0x134>)
     a5a:	4798      	blx	r3
     a5c:	1e03      	subs	r3, r0, #0
     a5e:	d1f9      	bne.n	a54 <_adc_interrupt_handler+0x40>
			/* Wait for synchronization */
		}

		/* store ADC result in job buffer */
		*(module->job_buffer++) = module->hw->RESULT.reg;
     a60:	68fb      	ldr	r3, [r7, #12]
     a62:	695b      	ldr	r3, [r3, #20]
     a64:	1c99      	adds	r1, r3, #2
     a66:	68fa      	ldr	r2, [r7, #12]
     a68:	6151      	str	r1, [r2, #20]
     a6a:	68fa      	ldr	r2, [r7, #12]
     a6c:	6812      	ldr	r2, [r2, #0]
     a6e:	8b52      	ldrh	r2, [r2, #26]
     a70:	b292      	uxth	r2, r2
     a72:	801a      	strh	r2, [r3, #0]

		if (--module->remaining_conversions > 0) {
     a74:	68fb      	ldr	r3, [r7, #12]
     a76:	8b1b      	ldrh	r3, [r3, #24]
     a78:	b29b      	uxth	r3, r3
     a7a:	3b01      	subs	r3, #1
     a7c:	b29b      	uxth	r3, r3
     a7e:	68fa      	ldr	r2, [r7, #12]
     a80:	1c19      	adds	r1, r3, #0
     a82:	8311      	strh	r1, [r2, #24]
     a84:	2b00      	cmp	r3, #0
     a86:	d008      	beq.n	a9a <_adc_interrupt_handler+0x86>
			if (module->software_trigger == true) {
     a88:	68fb      	ldr	r3, [r7, #12]
     a8a:	7f5b      	ldrb	r3, [r3, #29]
     a8c:	2b00      	cmp	r3, #0
     a8e:	d022      	beq.n	ad6 <_adc_interrupt_handler+0xc2>
				adc_start_conversion(module);
     a90:	68fb      	ldr	r3, [r7, #12]
     a92:	0018      	movs	r0, r3
     a94:	4b2d      	ldr	r3, [pc, #180]	; (b4c <_adc_interrupt_handler+0x138>)
     a96:	4798      	blx	r3
     a98:	e01d      	b.n	ad6 <_adc_interrupt_handler+0xc2>
			}
		} else {
			adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);
     a9a:	68fb      	ldr	r3, [r7, #12]
     a9c:	2101      	movs	r1, #1
     a9e:	0018      	movs	r0, r3
     aa0:	4b2b      	ldr	r3, [pc, #172]	; (b50 <_adc_interrupt_handler+0x13c>)
     aa2:	4798      	blx	r3
			if (module->job_status == STATUS_BUSY) {
     aa4:	68fb      	ldr	r3, [r7, #12]
     aa6:	7f1b      	ldrb	r3, [r3, #28]
     aa8:	b2db      	uxtb	r3, r3
     aaa:	2b05      	cmp	r3, #5
     aac:	d113      	bne.n	ad6 <_adc_interrupt_handler+0xc2>
				/* job is complete. update status,disable interrupt
					*and call callback */
				module->job_status = STATUS_OK;
     aae:	68fb      	ldr	r3, [r7, #12]
     ab0:	2200      	movs	r2, #0
     ab2:	771a      	strb	r2, [r3, #28]

				if ((module->enabled_callback_mask &
     ab4:	68fb      	ldr	r3, [r7, #12]
     ab6:	7edb      	ldrb	r3, [r3, #27]
     ab8:	001a      	movs	r2, r3
     aba:	2301      	movs	r3, #1
     abc:	4013      	ands	r3, r2
     abe:	d00a      	beq.n	ad6 <_adc_interrupt_handler+0xc2>
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
					(module->registered_callback_mask &
     ac0:	68fb      	ldr	r3, [r7, #12]
     ac2:	7e9b      	ldrb	r3, [r3, #26]
     ac4:	001a      	movs	r2, r3
     ac6:	2301      	movs	r3, #1
     ac8:	4013      	ands	r3, r2
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
     aca:	d004      	beq.n	ad6 <_adc_interrupt_handler+0xc2>
						(1 << ADC_CALLBACK_READ_BUFFER))) {
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     acc:	68fb      	ldr	r3, [r7, #12]
     ace:	689b      	ldr	r3, [r3, #8]
     ad0:	68fa      	ldr	r2, [r7, #12]
     ad2:	0010      	movs	r0, r2
     ad4:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
     ad6:	68bb      	ldr	r3, [r7, #8]
     ad8:	2204      	movs	r2, #4
     ada:	4013      	ands	r3, r2
     adc:	d014      	beq.n	b08 <_adc_interrupt_handler+0xf4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     ade:	68fb      	ldr	r3, [r7, #12]
     ae0:	681b      	ldr	r3, [r3, #0]
     ae2:	2204      	movs	r2, #4
     ae4:	761a      	strb	r2, [r3, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     ae6:	68fb      	ldr	r3, [r7, #12]
     ae8:	7edb      	ldrb	r3, [r3, #27]
     aea:	001a      	movs	r2, r3
     aec:	2302      	movs	r3, #2
     aee:	4013      	ands	r3, r2
     af0:	d00a      	beq.n	b08 <_adc_interrupt_handler+0xf4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
     af2:	68fb      	ldr	r3, [r7, #12]
     af4:	7e9b      	ldrb	r3, [r3, #26]
     af6:	001a      	movs	r2, r3
     af8:	2302      	movs	r3, #2
     afa:	4013      	ands	r3, r2
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     afc:	d004      	beq.n	b08 <_adc_interrupt_handler+0xf4>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     afe:	68fb      	ldr	r3, [r7, #12]
     b00:	68db      	ldr	r3, [r3, #12]
     b02:	68fa      	ldr	r2, [r7, #12]
     b04:	0010      	movs	r0, r2
     b06:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
     b08:	68bb      	ldr	r3, [r7, #8]
     b0a:	2202      	movs	r2, #2
     b0c:	4013      	ands	r3, r2
     b0e:	d014      	beq.n	b3a <_adc_interrupt_handler+0x126>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     b10:	68fb      	ldr	r3, [r7, #12]
     b12:	681b      	ldr	r3, [r3, #0]
     b14:	2202      	movs	r2, #2
     b16:	761a      	strb	r2, [r3, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     b18:	68fb      	ldr	r3, [r7, #12]
     b1a:	7edb      	ldrb	r3, [r3, #27]
     b1c:	001a      	movs	r2, r3
     b1e:	2304      	movs	r3, #4
     b20:	4013      	ands	r3, r2
     b22:	d00a      	beq.n	b3a <_adc_interrupt_handler+0x126>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
     b24:	68fb      	ldr	r3, [r7, #12]
     b26:	7e9b      	ldrb	r3, [r3, #26]
     b28:	001a      	movs	r2, r3
     b2a:	2304      	movs	r3, #4
     b2c:	4013      	ands	r3, r2
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     b2e:	d004      	beq.n	b3a <_adc_interrupt_handler+0x126>
			(module->callback[ADC_CALLBACK_ERROR])(module);
     b30:	68fb      	ldr	r3, [r7, #12]
     b32:	691b      	ldr	r3, [r3, #16]
     b34:	68fa      	ldr	r2, [r7, #12]
     b36:	0010      	movs	r0, r2
     b38:	4798      	blx	r3
		}
	}
}
     b3a:	46c0      	nop			; (mov r8, r8)
     b3c:	46bd      	mov	sp, r7
     b3e:	b004      	add	sp, #16
     b40:	bd80      	pop	{r7, pc}
     b42:	46c0      	nop			; (mov r8, r8)
     b44:	20005510 	.word	0x20005510
     b48:	0000095d 	.word	0x0000095d
     b4c:	00000985 	.word	0x00000985
     b50:	000009f1 	.word	0x000009f1

00000b54 <ADC_Handler>:

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
     b54:	b580      	push	{r7, lr}
     b56:	af00      	add	r7, sp, #0
	_adc_interrupt_handler(0);
     b58:	2000      	movs	r0, #0
     b5a:	4b02      	ldr	r3, [pc, #8]	; (b64 <ADC_Handler+0x10>)
     b5c:	4798      	blx	r3
}
     b5e:	46c0      	nop			; (mov r8, r8)
     b60:	46bd      	mov	sp, r7
     b62:	bd80      	pop	{r7, pc}
     b64:	00000a15 	.word	0x00000a15

00000b68 <adc_register_callback>:
 */
void adc_register_callback(
		struct adc_module *const module,
		adc_callback_t callback_func,
		enum adc_callback callback_type)
{
     b68:	b580      	push	{r7, lr}
     b6a:	b084      	sub	sp, #16
     b6c:	af00      	add	r7, sp, #0
     b6e:	60f8      	str	r0, [r7, #12]
     b70:	60b9      	str	r1, [r7, #8]
     b72:	1dfb      	adds	r3, r7, #7
     b74:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     b76:	1dfb      	adds	r3, r7, #7
     b78:	781a      	ldrb	r2, [r3, #0]
     b7a:	68fb      	ldr	r3, [r7, #12]
     b7c:	3202      	adds	r2, #2
     b7e:	0092      	lsls	r2, r2, #2
     b80:	68b9      	ldr	r1, [r7, #8]
     b82:	50d1      	str	r1, [r2, r3]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback_mask |= (1 << callback_type);
     b84:	68fb      	ldr	r3, [r7, #12]
     b86:	7e9b      	ldrb	r3, [r3, #26]
     b88:	b25a      	sxtb	r2, r3
     b8a:	1dfb      	adds	r3, r7, #7
     b8c:	781b      	ldrb	r3, [r3, #0]
     b8e:	2101      	movs	r1, #1
     b90:	4099      	lsls	r1, r3
     b92:	000b      	movs	r3, r1
     b94:	b25b      	sxtb	r3, r3
     b96:	4313      	orrs	r3, r2
     b98:	b25b      	sxtb	r3, r3
     b9a:	b2da      	uxtb	r2, r3
     b9c:	68fb      	ldr	r3, [r7, #12]
     b9e:	769a      	strb	r2, [r3, #26]
}
     ba0:	46c0      	nop			; (mov r8, r8)
     ba2:	46bd      	mov	sp, r7
     ba4:	b004      	add	sp, #16
     ba6:	bd80      	pop	{r7, pc}

00000ba8 <adc_read_buffer_job>:
 */
enum status_code adc_read_buffer_job(
		struct adc_module *const module_inst,
		uint16_t *buffer,
		uint16_t samples)
{
     ba8:	b580      	push	{r7, lr}
     baa:	b084      	sub	sp, #16
     bac:	af00      	add	r7, sp, #0
     bae:	60f8      	str	r0, [r7, #12]
     bb0:	60b9      	str	r1, [r7, #8]
     bb2:	1dbb      	adds	r3, r7, #6
     bb4:	801a      	strh	r2, [r3, #0]
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
     bb6:	68fb      	ldr	r3, [r7, #12]
     bb8:	8b1b      	ldrh	r3, [r3, #24]
     bba:	b29b      	uxth	r3, r3
     bbc:	2b00      	cmp	r3, #0
     bbe:	d104      	bne.n	bca <adc_read_buffer_job+0x22>
			module_inst->job_status == STATUS_BUSY){
     bc0:	68fb      	ldr	r3, [r7, #12]
     bc2:	7f1b      	ldrb	r3, [r3, #28]
     bc4:	b2db      	uxtb	r3, r3
	if(module_inst->remaining_conversions != 0 ||
     bc6:	2b05      	cmp	r3, #5
     bc8:	d101      	bne.n	bce <adc_read_buffer_job+0x26>
		return STATUS_BUSY;
     bca:	2305      	movs	r3, #5
     bcc:	e017      	b.n	bfe <adc_read_buffer_job+0x56>
	}

	module_inst->job_status = STATUS_BUSY;
     bce:	68fb      	ldr	r3, [r7, #12]
     bd0:	2205      	movs	r2, #5
     bd2:	771a      	strb	r2, [r3, #28]
	module_inst->remaining_conversions = samples;
     bd4:	68fb      	ldr	r3, [r7, #12]
     bd6:	1dba      	adds	r2, r7, #6
     bd8:	8812      	ldrh	r2, [r2, #0]
     bda:	831a      	strh	r2, [r3, #24]
	module_inst->job_buffer = buffer;
     bdc:	68fb      	ldr	r3, [r7, #12]
     bde:	68ba      	ldr	r2, [r7, #8]
     be0:	615a      	str	r2, [r3, #20]

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);
     be2:	68fb      	ldr	r3, [r7, #12]
     be4:	2101      	movs	r1, #1
     be6:	0018      	movs	r0, r3
     be8:	4b07      	ldr	r3, [pc, #28]	; (c08 <adc_read_buffer_job+0x60>)
     bea:	4798      	blx	r3

	if(module_inst->software_trigger == true) {
     bec:	68fb      	ldr	r3, [r7, #12]
     bee:	7f5b      	ldrb	r3, [r3, #29]
     bf0:	2b00      	cmp	r3, #0
     bf2:	d003      	beq.n	bfc <adc_read_buffer_job+0x54>
		adc_start_conversion(module_inst);
     bf4:	68fb      	ldr	r3, [r7, #12]
     bf6:	0018      	movs	r0, r3
     bf8:	4b04      	ldr	r3, [pc, #16]	; (c0c <adc_read_buffer_job+0x64>)
     bfa:	4798      	blx	r3
	}

	return STATUS_OK;
     bfc:	2300      	movs	r3, #0
}
     bfe:	0018      	movs	r0, r3
     c00:	46bd      	mov	sp, r7
     c02:	b004      	add	sp, #16
     c04:	bd80      	pop	{r7, pc}
     c06:	46c0      	nop			; (mov r8, r8)
     c08:	000009cd 	.word	0x000009cd
     c0c:	00000985 	.word	0x00000985

00000c10 <adc_get_job_status>:
 * \return Status of the job.
 */
enum status_code adc_get_job_status(
		struct adc_module *module_inst,
		enum adc_job_type type)
{
     c10:	b580      	push	{r7, lr}
     c12:	b082      	sub	sp, #8
     c14:	af00      	add	r7, sp, #0
     c16:	6078      	str	r0, [r7, #4]
     c18:	000a      	movs	r2, r1
     c1a:	1cfb      	adds	r3, r7, #3
     c1c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	if (type == ADC_JOB_READ_BUFFER ) {
     c1e:	1cfb      	adds	r3, r7, #3
     c20:	781b      	ldrb	r3, [r3, #0]
     c22:	2b00      	cmp	r3, #0
     c24:	d103      	bne.n	c2e <adc_get_job_status+0x1e>
		return module_inst->job_status;
     c26:	687b      	ldr	r3, [r7, #4]
     c28:	7f1b      	ldrb	r3, [r3, #28]
     c2a:	b2db      	uxtb	r3, r3
     c2c:	e000      	b.n	c30 <adc_get_job_status+0x20>
	} else {
		return STATUS_ERR_INVALID_ARG;
     c2e:	2317      	movs	r3, #23
	}
}
     c30:	0018      	movs	r0, r3
     c32:	46bd      	mov	sp, r7
     c34:	b002      	add	sp, #8
     c36:	bd80      	pop	{r7, pc}

00000c38 <system_gclk_chan_get_config_defaults>:
{
     c38:	b580      	push	{r7, lr}
     c3a:	b082      	sub	sp, #8
     c3c:	af00      	add	r7, sp, #0
     c3e:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
     c40:	687b      	ldr	r3, [r7, #4]
     c42:	2200      	movs	r2, #0
     c44:	701a      	strb	r2, [r3, #0]
}
     c46:	46c0      	nop			; (mov r8, r8)
     c48:	46bd      	mov	sp, r7
     c4a:	b002      	add	sp, #8
     c4c:	bd80      	pop	{r7, pc}
	...

00000c50 <system_apb_clock_set_mask>:
{
     c50:	b580      	push	{r7, lr}
     c52:	b082      	sub	sp, #8
     c54:	af00      	add	r7, sp, #0
     c56:	0002      	movs	r2, r0
     c58:	6039      	str	r1, [r7, #0]
     c5a:	1dfb      	adds	r3, r7, #7
     c5c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     c5e:	1dfb      	adds	r3, r7, #7
     c60:	781b      	ldrb	r3, [r3, #0]
     c62:	2b01      	cmp	r3, #1
     c64:	d00a      	beq.n	c7c <system_apb_clock_set_mask+0x2c>
     c66:	2b02      	cmp	r3, #2
     c68:	d00f      	beq.n	c8a <system_apb_clock_set_mask+0x3a>
     c6a:	2b00      	cmp	r3, #0
     c6c:	d114      	bne.n	c98 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
     c6e:	4b0e      	ldr	r3, [pc, #56]	; (ca8 <system_apb_clock_set_mask+0x58>)
     c70:	4a0d      	ldr	r2, [pc, #52]	; (ca8 <system_apb_clock_set_mask+0x58>)
     c72:	6991      	ldr	r1, [r2, #24]
     c74:	683a      	ldr	r2, [r7, #0]
     c76:	430a      	orrs	r2, r1
     c78:	619a      	str	r2, [r3, #24]
			break;
     c7a:	e00f      	b.n	c9c <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
     c7c:	4b0a      	ldr	r3, [pc, #40]	; (ca8 <system_apb_clock_set_mask+0x58>)
     c7e:	4a0a      	ldr	r2, [pc, #40]	; (ca8 <system_apb_clock_set_mask+0x58>)
     c80:	69d1      	ldr	r1, [r2, #28]
     c82:	683a      	ldr	r2, [r7, #0]
     c84:	430a      	orrs	r2, r1
     c86:	61da      	str	r2, [r3, #28]
			break;
     c88:	e008      	b.n	c9c <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
     c8a:	4b07      	ldr	r3, [pc, #28]	; (ca8 <system_apb_clock_set_mask+0x58>)
     c8c:	4a06      	ldr	r2, [pc, #24]	; (ca8 <system_apb_clock_set_mask+0x58>)
     c8e:	6a11      	ldr	r1, [r2, #32]
     c90:	683a      	ldr	r2, [r7, #0]
     c92:	430a      	orrs	r2, r1
     c94:	621a      	str	r2, [r3, #32]
			break;
     c96:	e001      	b.n	c9c <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
     c98:	2317      	movs	r3, #23
     c9a:	e000      	b.n	c9e <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
     c9c:	2300      	movs	r3, #0
}
     c9e:	0018      	movs	r0, r3
     ca0:	46bd      	mov	sp, r7
     ca2:	b002      	add	sp, #8
     ca4:	bd80      	pop	{r7, pc}
     ca6:	46c0      	nop			; (mov r8, r8)
     ca8:	40000400 	.word	0x40000400

00000cac <system_pinmux_get_config_defaults>:
{
     cac:	b580      	push	{r7, lr}
     cae:	b082      	sub	sp, #8
     cb0:	af00      	add	r7, sp, #0
     cb2:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     cb4:	687b      	ldr	r3, [r7, #4]
     cb6:	2280      	movs	r2, #128	; 0x80
     cb8:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     cba:	687b      	ldr	r3, [r7, #4]
     cbc:	2200      	movs	r2, #0
     cbe:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     cc0:	687b      	ldr	r3, [r7, #4]
     cc2:	2201      	movs	r2, #1
     cc4:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     cc6:	687b      	ldr	r3, [r7, #4]
     cc8:	2200      	movs	r2, #0
     cca:	70da      	strb	r2, [r3, #3]
}
     ccc:	46c0      	nop			; (mov r8, r8)
     cce:	46bd      	mov	sp, r7
     cd0:	b002      	add	sp, #8
     cd2:	bd80      	pop	{r7, pc}

00000cd4 <system_voltage_reference_enable>:
{
     cd4:	b580      	push	{r7, lr}
     cd6:	b082      	sub	sp, #8
     cd8:	af00      	add	r7, sp, #0
     cda:	0002      	movs	r2, r0
     cdc:	1dfb      	adds	r3, r7, #7
     cde:	701a      	strb	r2, [r3, #0]
	switch (vref) {
     ce0:	1dfb      	adds	r3, r7, #7
     ce2:	781b      	ldrb	r3, [r3, #0]
     ce4:	2b00      	cmp	r3, #0
     ce6:	d002      	beq.n	cee <system_voltage_reference_enable+0x1a>
     ce8:	2b01      	cmp	r3, #1
     cea:	d007      	beq.n	cfc <system_voltage_reference_enable+0x28>
			return;
     cec:	e00d      	b.n	d0a <system_voltage_reference_enable+0x36>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
     cee:	4b08      	ldr	r3, [pc, #32]	; (d10 <system_voltage_reference_enable+0x3c>)
     cf0:	4a07      	ldr	r2, [pc, #28]	; (d10 <system_voltage_reference_enable+0x3c>)
     cf2:	6c12      	ldr	r2, [r2, #64]	; 0x40
     cf4:	2102      	movs	r1, #2
     cf6:	430a      	orrs	r2, r1
     cf8:	641a      	str	r2, [r3, #64]	; 0x40
			break;
     cfa:	e006      	b.n	d0a <system_voltage_reference_enable+0x36>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     cfc:	4b04      	ldr	r3, [pc, #16]	; (d10 <system_voltage_reference_enable+0x3c>)
     cfe:	4a04      	ldr	r2, [pc, #16]	; (d10 <system_voltage_reference_enable+0x3c>)
     d00:	6c12      	ldr	r2, [r2, #64]	; 0x40
     d02:	2104      	movs	r1, #4
     d04:	430a      	orrs	r2, r1
     d06:	641a      	str	r2, [r3, #64]	; 0x40
			break;
     d08:	46c0      	nop			; (mov r8, r8)
}
     d0a:	46bd      	mov	sp, r7
     d0c:	b002      	add	sp, #8
     d0e:	bd80      	pop	{r7, pc}
     d10:	40000800 	.word	0x40000800

00000d14 <_dac_set_config>:
 *
 */
static void _dac_set_config(
		struct dac_module *const module_inst,
		struct dac_config *const config)
{
     d14:	b580      	push	{r7, lr}
     d16:	b086      	sub	sp, #24
     d18:	af00      	add	r7, sp, #0
     d1a:	6078      	str	r0, [r7, #4]
     d1c:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(config);
	Assert(module_inst->hw);

	Dac *const dac_module = module_inst->hw;
     d1e:	687b      	ldr	r3, [r7, #4]
     d20:	681b      	ldr	r3, [r3, #0]
     d22:	60fb      	str	r3, [r7, #12]

	/* Set selected DAC output to be enabled when enabling the module */
	module_inst->output = config->output;
     d24:	683b      	ldr	r3, [r7, #0]
     d26:	785a      	ldrb	r2, [r3, #1]
     d28:	687b      	ldr	r3, [r7, #4]
     d2a:	711a      	strb	r2, [r3, #4]
	module_inst->start_on_event = false;
     d2c:	687b      	ldr	r3, [r7, #4]
     d2e:	2200      	movs	r2, #0
     d30:	719a      	strb	r2, [r3, #6]

	uint32_t new_ctrla = 0;
     d32:	2300      	movs	r3, #0
     d34:	617b      	str	r3, [r7, #20]
	uint32_t new_ctrlb = 0;
     d36:	2300      	movs	r3, #0
     d38:	613b      	str	r3, [r7, #16]

	/* Enable DAC in standby sleep mode if configured */
	if (config->run_in_standby) {
     d3a:	683b      	ldr	r3, [r7, #0]
     d3c:	799b      	ldrb	r3, [r3, #6]
     d3e:	2b00      	cmp	r3, #0
     d40:	d003      	beq.n	d4a <_dac_set_config+0x36>
		new_ctrla |= DAC_CTRLA_RUNSTDBY;
     d42:	697b      	ldr	r3, [r7, #20]
     d44:	2204      	movs	r2, #4
     d46:	4313      	orrs	r3, r2
     d48:	617b      	str	r3, [r7, #20]
	}

	/* Set reference voltage */
	new_ctrlb |= config->reference;
     d4a:	683b      	ldr	r3, [r7, #0]
     d4c:	781b      	ldrb	r3, [r3, #0]
     d4e:	001a      	movs	r2, r3
     d50:	693b      	ldr	r3, [r7, #16]
     d52:	4313      	orrs	r3, r2
     d54:	613b      	str	r3, [r7, #16]

	/* Left adjust data if configured */
	if (config->left_adjust) {
     d56:	683b      	ldr	r3, [r7, #0]
     d58:	789b      	ldrb	r3, [r3, #2]
     d5a:	2b00      	cmp	r3, #0
     d5c:	d003      	beq.n	d66 <_dac_set_config+0x52>
		new_ctrlb |= DAC_CTRLB_LEFTADJ;
     d5e:	693b      	ldr	r3, [r7, #16]
     d60:	2204      	movs	r2, #4
     d62:	4313      	orrs	r3, r2
     d64:	613b      	str	r3, [r7, #16]
	}

#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	/* Bypass DATABUF write protection if configured */
	if (config->databuf_protection_bypass) {
     d66:	683b      	ldr	r3, [r7, #0]
     d68:	791b      	ldrb	r3, [r3, #4]
     d6a:	2b00      	cmp	r3, #0
     d6c:	d003      	beq.n	d76 <_dac_set_config+0x62>
		new_ctrlb |= DAC_CTRLB_BDWP;
     d6e:	693b      	ldr	r3, [r7, #16]
     d70:	2210      	movs	r2, #16
     d72:	4313      	orrs	r3, r2
     d74:	613b      	str	r3, [r7, #16]
	}
#endif

	/* Voltage pump disable if configured */
	if (config->voltage_pump_disable) {
     d76:	683b      	ldr	r3, [r7, #0]
     d78:	795b      	ldrb	r3, [r3, #5]
     d7a:	2b00      	cmp	r3, #0
     d7c:	d003      	beq.n	d86 <_dac_set_config+0x72>
		new_ctrlb |= DAC_CTRLB_VPD;
     d7e:	693b      	ldr	r3, [r7, #16]
     d80:	2208      	movs	r2, #8
     d82:	4313      	orrs	r3, r2
     d84:	613b      	str	r3, [r7, #16]
	}

	/* Apply the new configuration to the hardware module */
	dac_module->CTRLA.reg = new_ctrla;
     d86:	697b      	ldr	r3, [r7, #20]
     d88:	b2da      	uxtb	r2, r3
     d8a:	68fb      	ldr	r3, [r7, #12]
     d8c:	701a      	strb	r2, [r3, #0]

	while (dac_is_syncing(module_inst)) {
     d8e:	46c0      	nop			; (mov r8, r8)
     d90:	687b      	ldr	r3, [r7, #4]
     d92:	0018      	movs	r0, r3
     d94:	4b05      	ldr	r3, [pc, #20]	; (dac <_dac_set_config+0x98>)
     d96:	4798      	blx	r3
     d98:	1e03      	subs	r3, r0, #0
     d9a:	d1f9      	bne.n	d90 <_dac_set_config+0x7c>
		/* Wait until the synchronization is complete */
	}

	dac_module->CTRLB.reg = new_ctrlb;
     d9c:	693b      	ldr	r3, [r7, #16]
     d9e:	b2da      	uxtb	r2, r3
     da0:	68fb      	ldr	r3, [r7, #12]
     da2:	705a      	strb	r2, [r3, #1]
}
     da4:	46c0      	nop			; (mov r8, r8)
     da6:	46bd      	mov	sp, r7
     da8:	b006      	add	sp, #24
     daa:	bd80      	pop	{r7, pc}
     dac:	00000db1 	.word	0x00000db1

00000db0 <dac_is_syncing>:
 * \retval true If the module synchronization is ongoing
 * \retval false If the module has completed synchronization
 */
bool dac_is_syncing(
		struct dac_module *const dev_inst)
{
     db0:	b580      	push	{r7, lr}
     db2:	b084      	sub	sp, #16
     db4:	af00      	add	r7, sp, #0
     db6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(dev_inst);

	Dac *const dac_module = dev_inst->hw;
     db8:	687b      	ldr	r3, [r7, #4]
     dba:	681b      	ldr	r3, [r3, #0]
     dbc:	60fb      	str	r3, [r7, #12]

#if (SAMC21)
	if (dac_module->SYNCBUSY.reg) {
#else
	if (dac_module->STATUS.reg & DAC_STATUS_SYNCBUSY) {
     dbe:	68fb      	ldr	r3, [r7, #12]
     dc0:	79db      	ldrb	r3, [r3, #7]
     dc2:	b2db      	uxtb	r3, r3
     dc4:	b25b      	sxtb	r3, r3
     dc6:	2b00      	cmp	r3, #0
     dc8:	da01      	bge.n	dce <dac_is_syncing+0x1e>
#endif
		return true;
     dca:	2301      	movs	r3, #1
     dcc:	e000      	b.n	dd0 <dac_is_syncing+0x20>
	}

	return false;
     dce:	2300      	movs	r3, #0
}
     dd0:	0018      	movs	r0, r3
     dd2:	46bd      	mov	sp, r7
     dd4:	b004      	add	sp, #16
     dd6:	bd80      	pop	{r7, pc}

00000dd8 <dac_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
void dac_get_config_defaults(
		struct dac_config *const config)
{
     dd8:	b580      	push	{r7, lr}
     dda:	b082      	sub	sp, #8
     ddc:	af00      	add	r7, sp, #0
     dde:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->reference      = DAC_REFERENCE_INT1V;
     de0:	687b      	ldr	r3, [r7, #4]
     de2:	2200      	movs	r2, #0
     de4:	701a      	strb	r2, [r3, #0]
	config->output         = DAC_OUTPUT_EXTERNAL;
     de6:	687b      	ldr	r3, [r7, #4]
     de8:	2201      	movs	r2, #1
     dea:	705a      	strb	r2, [r3, #1]
	config->left_adjust    = false;
     dec:	687b      	ldr	r3, [r7, #4]
     dee:	2200      	movs	r2, #0
     df0:	709a      	strb	r2, [r3, #2]
#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	config->databuf_protection_bypass = false;
     df2:	687b      	ldr	r3, [r7, #4]
     df4:	2200      	movs	r2, #0
     df6:	711a      	strb	r2, [r3, #4]
#endif
	config->voltage_pump_disable = false;
     df8:	687b      	ldr	r3, [r7, #4]
     dfa:	2200      	movs	r2, #0
     dfc:	715a      	strb	r2, [r3, #5]
	config->clock_source   = GCLK_GENERATOR_0;
     dfe:	687b      	ldr	r3, [r7, #4]
     e00:	2200      	movs	r2, #0
     e02:	70da      	strb	r2, [r3, #3]
	config->run_in_standby = false;
     e04:	687b      	ldr	r3, [r7, #4]
     e06:	2200      	movs	r2, #0
     e08:	719a      	strb	r2, [r3, #6]
#if (SAMC21)
	config->dither_mode    = false;
#endif
}
     e0a:	46c0      	nop			; (mov r8, r8)
     e0c:	46bd      	mov	sp, r7
     e0e:	b002      	add	sp, #8
     e10:	bd80      	pop	{r7, pc}
	...

00000e14 <dac_init>:
 */
enum status_code dac_init(
		struct dac_module *const module_inst,
		Dac *const module,
		struct dac_config *const config)
{
     e14:	b580      	push	{r7, lr}
     e16:	b086      	sub	sp, #24
     e18:	af00      	add	r7, sp, #0
     e1a:	60f8      	str	r0, [r7, #12]
     e1c:	60b9      	str	r1, [r7, #8]
     e1e:	607a      	str	r2, [r7, #4]
	Assert(module_inst);
	Assert(module);
	Assert(config);

	/* Initialize device instance */
	module_inst->hw = module;
     e20:	68fb      	ldr	r3, [r7, #12]
     e22:	68ba      	ldr	r2, [r7, #8]
     e24:	601a      	str	r2, [r3, #0]

	/* Turn on the digital interface clock */
#if (SAMC21)
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_DAC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_DAC);
     e26:	2380      	movs	r3, #128	; 0x80
     e28:	02db      	lsls	r3, r3, #11
     e2a:	0019      	movs	r1, r3
     e2c:	2002      	movs	r0, #2
     e2e:	4b35      	ldr	r3, [pc, #212]	; (f04 <dac_init+0xf0>)
     e30:	4798      	blx	r3
#endif

	/* Check if module is enabled. */
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
     e32:	68bb      	ldr	r3, [r7, #8]
     e34:	781b      	ldrb	r3, [r3, #0]
     e36:	b2db      	uxtb	r3, r3
     e38:	001a      	movs	r2, r3
     e3a:	2302      	movs	r3, #2
     e3c:	4013      	ands	r3, r2
     e3e:	d001      	beq.n	e44 <dac_init+0x30>
		return STATUS_ERR_DENIED;
     e40:	231c      	movs	r3, #28
     e42:	e05b      	b.n	efc <dac_init+0xe8>
	}

	/* Check if reset is in progress. */
	if (module->CTRLA.reg & DAC_CTRLA_SWRST) {
     e44:	68bb      	ldr	r3, [r7, #8]
     e46:	781b      	ldrb	r3, [r3, #0]
     e48:	b2db      	uxtb	r3, r3
     e4a:	001a      	movs	r2, r3
     e4c:	2301      	movs	r3, #1
     e4e:	4013      	ands	r3, r2
     e50:	d001      	beq.n	e56 <dac_init+0x42>
		return STATUS_BUSY;
     e52:	2305      	movs	r3, #5
     e54:	e052      	b.n	efc <dac_init+0xe8>
	}

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     e56:	2314      	movs	r3, #20
     e58:	18fb      	adds	r3, r7, r3
     e5a:	0018      	movs	r0, r3
     e5c:	4b2a      	ldr	r3, [pc, #168]	; (f08 <dac_init+0xf4>)
     e5e:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->clock_source;
     e60:	687b      	ldr	r3, [r7, #4]
     e62:	78da      	ldrb	r2, [r3, #3]
     e64:	2314      	movs	r3, #20
     e66:	18fb      	adds	r3, r7, r3
     e68:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(DAC_GCLK_ID, &gclk_chan_conf);
     e6a:	2314      	movs	r3, #20
     e6c:	18fb      	adds	r3, r7, r3
     e6e:	0019      	movs	r1, r3
     e70:	2021      	movs	r0, #33	; 0x21
     e72:	4b26      	ldr	r3, [pc, #152]	; (f0c <dac_init+0xf8>)
     e74:	4798      	blx	r3
	system_gclk_chan_enable(DAC_GCLK_ID);
     e76:	2021      	movs	r0, #33	; 0x21
     e78:	4b25      	ldr	r3, [pc, #148]	; (f10 <dac_init+0xfc>)
     e7a:	4798      	blx	r3

	/* MUX the DAC VOUT pin */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
     e7c:	2310      	movs	r3, #16
     e7e:	18fb      	adds	r3, r7, r3
     e80:	0018      	movs	r0, r3
     e82:	4b24      	ldr	r3, [pc, #144]	; (f14 <dac_init+0x100>)
     e84:	4798      	blx	r3

	/* Set up the DAC VOUT pin */
	pin_conf.mux_position = MUX_PA02B_DAC_VOUT;
     e86:	2310      	movs	r3, #16
     e88:	18fb      	adds	r3, r7, r3
     e8a:	2201      	movs	r2, #1
     e8c:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     e8e:	2310      	movs	r3, #16
     e90:	18fb      	adds	r3, r7, r3
     e92:	2200      	movs	r2, #0
     e94:	705a      	strb	r2, [r3, #1]
	pin_conf.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     e96:	2310      	movs	r3, #16
     e98:	18fb      	adds	r3, r7, r3
     e9a:	2200      	movs	r2, #0
     e9c:	709a      	strb	r2, [r3, #2]
	system_pinmux_pin_set_config(PIN_PA02B_DAC_VOUT, &pin_conf);
     e9e:	2310      	movs	r3, #16
     ea0:	18fb      	adds	r3, r7, r3
     ea2:	0019      	movs	r1, r3
     ea4:	2002      	movs	r0, #2
     ea6:	4b1c      	ldr	r3, [pc, #112]	; (f18 <dac_init+0x104>)
     ea8:	4798      	blx	r3

	/* Write configuration to module */
	_dac_set_config(module_inst, config);
     eaa:	687a      	ldr	r2, [r7, #4]
     eac:	68fb      	ldr	r3, [r7, #12]
     eae:	0011      	movs	r1, r2
     eb0:	0018      	movs	r0, r3
     eb2:	4b1a      	ldr	r3, [pc, #104]	; (f1c <dac_init+0x108>)
     eb4:	4798      	blx	r3

	/* Store reference selection for later use */
	module_inst->reference = config->reference;
     eb6:	687b      	ldr	r3, [r7, #4]
     eb8:	781a      	ldrb	r2, [r3, #0]
     eba:	68fb      	ldr	r3, [r7, #12]
     ebc:	715a      	strb	r2, [r3, #5]

#if DAC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < DAC_CALLBACK_N; i++) {
     ebe:	2317      	movs	r3, #23
     ec0:	18fb      	adds	r3, r7, r3
     ec2:	2200      	movs	r2, #0
     ec4:	701a      	strb	r2, [r3, #0]
     ec6:	e010      	b.n	eea <dac_init+0xd6>
		module_inst->callback[i] = NULL;
     ec8:	2317      	movs	r3, #23
     eca:	18fb      	adds	r3, r7, r3
     ecc:	781b      	ldrb	r3, [r3, #0]
     ece:	68fa      	ldr	r2, [r7, #12]
     ed0:	3304      	adds	r3, #4
     ed2:	009b      	lsls	r3, r3, #2
     ed4:	18d3      	adds	r3, r2, r3
     ed6:	3304      	adds	r3, #4
     ed8:	2200      	movs	r2, #0
     eda:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0; i < DAC_CALLBACK_N; i++) {
     edc:	2317      	movs	r3, #23
     ede:	18fb      	adds	r3, r7, r3
     ee0:	781a      	ldrb	r2, [r3, #0]
     ee2:	2317      	movs	r3, #23
     ee4:	18fb      	adds	r3, r7, r3
     ee6:	3201      	adds	r2, #1
     ee8:	701a      	strb	r2, [r3, #0]
     eea:	2317      	movs	r3, #23
     eec:	18fb      	adds	r3, r7, r3
     eee:	781b      	ldrb	r3, [r3, #0]
     ef0:	2b02      	cmp	r3, #2
     ef2:	d9e9      	bls.n	ec8 <dac_init+0xb4>
	};

	_dac_instances[0] = module_inst;
     ef4:	4b0a      	ldr	r3, [pc, #40]	; (f20 <dac_init+0x10c>)
     ef6:	68fa      	ldr	r2, [r7, #12]
     ef8:	601a      	str	r2, [r3, #0]
#endif

	return STATUS_OK;
     efa:	2300      	movs	r3, #0
}
     efc:	0018      	movs	r0, r3
     efe:	46bd      	mov	sp, r7
     f00:	b006      	add	sp, #24
     f02:	bd80      	pop	{r7, pc}
     f04:	00000c51 	.word	0x00000c51
     f08:	00000c39 	.word	0x00000c39
     f0c:	0000a3a9 	.word	0x0000a3a9
     f10:	0000a3ed 	.word	0x0000a3ed
     f14:	00000cad 	.word	0x00000cad
     f18:	0000a6dd 	.word	0x0000a6dd
     f1c:	00000d15 	.word	0x00000d15
     f20:	20005514 	.word	0x20005514

00000f24 <dac_enable>:
 * \param[in] module_inst  Pointer to the DAC software instance struct
 *
 */
void dac_enable(
		struct dac_module *const module_inst)
{
     f24:	b580      	push	{r7, lr}
     f26:	b084      	sub	sp, #16
     f28:	af00      	add	r7, sp, #0
     f2a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Dac *const dac_module = module_inst->hw;
     f2c:	687b      	ldr	r3, [r7, #4]
     f2e:	681b      	ldr	r3, [r3, #0]
     f30:	60fb      	str	r3, [r7, #12]

	/* Enable selected output */
	dac_module->CTRLB.reg |= module_inst->output;
     f32:	68fb      	ldr	r3, [r7, #12]
     f34:	785b      	ldrb	r3, [r3, #1]
     f36:	b2da      	uxtb	r2, r3
     f38:	687b      	ldr	r3, [r7, #4]
     f3a:	791b      	ldrb	r3, [r3, #4]
     f3c:	4313      	orrs	r3, r2
     f3e:	b2da      	uxtb	r2, r3
     f40:	68fb      	ldr	r3, [r7, #12]
     f42:	705a      	strb	r2, [r3, #1]

	while (dac_is_syncing(module_inst)) {
     f44:	46c0      	nop			; (mov r8, r8)
     f46:	687b      	ldr	r3, [r7, #4]
     f48:	0018      	movs	r0, r3
     f4a:	4b0b      	ldr	r3, [pc, #44]	; (f78 <dac_enable+0x54>)
     f4c:	4798      	blx	r3
     f4e:	1e03      	subs	r3, r0, #0
     f50:	d1f9      	bne.n	f46 <dac_enable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Enable the module */
	dac_module->CTRLA.reg |= DAC_CTRLA_ENABLE;
     f52:	68fb      	ldr	r3, [r7, #12]
     f54:	781b      	ldrb	r3, [r3, #0]
     f56:	b2db      	uxtb	r3, r3
     f58:	2202      	movs	r2, #2
     f5a:	4313      	orrs	r3, r2
     f5c:	b2da      	uxtb	r2, r3
     f5e:	68fb      	ldr	r3, [r7, #12]
     f60:	701a      	strb	r2, [r3, #0]

	/* Enable internal bandgap reference if selected in the configuration */
	if (module_inst->reference == DAC_REFERENCE_INT1V) {
     f62:	687b      	ldr	r3, [r7, #4]
     f64:	795b      	ldrb	r3, [r3, #5]
     f66:	2b00      	cmp	r3, #0
     f68:	d102      	bne.n	f70 <dac_enable+0x4c>
	if(dac_module->CTRLA.reg & DAC_CTRLA_ENABLE) {
		while(! (dac_module->STATUS.reg & DAC_STATUS_READY)) {
		};
	}
#else
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
     f6a:	2001      	movs	r0, #1
     f6c:	4b03      	ldr	r3, [pc, #12]	; (f7c <dac_enable+0x58>)
     f6e:	4798      	blx	r3
	}

#endif
}
     f70:	46c0      	nop			; (mov r8, r8)
     f72:	46bd      	mov	sp, r7
     f74:	b004      	add	sp, #16
     f76:	bd80      	pop	{r7, pc}
     f78:	00000db1 	.word	0x00000db1
     f7c:	00000cd5 	.word	0x00000cd5

00000f80 <dac_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
void dac_chan_get_config_defaults(
		struct dac_chan_config *const config)
{
     f80:	b580      	push	{r7, lr}
     f82:	b082      	sub	sp, #8
     f84:	af00      	add	r7, sp, #0
     f86:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);
}
     f88:	46c0      	nop			; (mov r8, r8)
     f8a:	46bd      	mov	sp, r7
     f8c:	b002      	add	sp, #8
     f8e:	bd80      	pop	{r7, pc}

00000f90 <dac_chan_set_config>:
 */
void dac_chan_set_config(
		struct dac_module *const module_inst,
		const enum dac_channel channel,
		struct dac_chan_config *const config)
{
     f90:	b580      	push	{r7, lr}
     f92:	b084      	sub	sp, #16
     f94:	af00      	add	r7, sp, #0
     f96:	60f8      	str	r0, [r7, #12]
     f98:	607a      	str	r2, [r7, #4]
     f9a:	230b      	movs	r3, #11
     f9c:	18fb      	adds	r3, r7, r3
     f9e:	1c0a      	adds	r2, r1, #0
     fa0:	701a      	strb	r2, [r3, #0]
	/* No channel support yet */
	UNUSED(channel);
}
     fa2:	46c0      	nop			; (mov r8, r8)
     fa4:	46bd      	mov	sp, r7
     fa6:	b004      	add	sp, #16
     fa8:	bd80      	pop	{r7, pc}

00000faa <dac_chan_enable>:
 *
 */
void dac_chan_enable(
		struct dac_module *const module_inst,
		enum dac_channel channel)
{
     faa:	b580      	push	{r7, lr}
     fac:	b082      	sub	sp, #8
     fae:	af00      	add	r7, sp, #0
     fb0:	6078      	str	r0, [r7, #4]
     fb2:	000a      	movs	r2, r1
     fb4:	1cfb      	adds	r3, r7, #3
     fb6:	701a      	strb	r2, [r3, #0]
	/* No channel support yet */
	UNUSED(channel);
}
     fb8:	46c0      	nop			; (mov r8, r8)
     fba:	46bd      	mov	sp, r7
     fbc:	b002      	add	sp, #8
     fbe:	bd80      	pop	{r7, pc}

00000fc0 <dac_chan_write>:
 */
enum status_code dac_chan_write(
		struct dac_module *const module_inst,
		enum dac_channel channel,
		const uint16_t data)
{
     fc0:	b580      	push	{r7, lr}
     fc2:	b084      	sub	sp, #16
     fc4:	af00      	add	r7, sp, #0
     fc6:	6078      	str	r0, [r7, #4]
     fc8:	0008      	movs	r0, r1
     fca:	0011      	movs	r1, r2
     fcc:	1cfb      	adds	r3, r7, #3
     fce:	1c02      	adds	r2, r0, #0
     fd0:	701a      	strb	r2, [r3, #0]
     fd2:	003b      	movs	r3, r7
     fd4:	1c0a      	adds	r2, r1, #0
     fd6:	801a      	strh	r2, [r3, #0]
	Assert(module_inst->hw);

	/* No channel support yet */
	UNUSED(channel);

	Dac *const dac_module = module_inst->hw;
     fd8:	687b      	ldr	r3, [r7, #4]
     fda:	681b      	ldr	r3, [r3, #0]
     fdc:	60fb      	str	r3, [r7, #12]

	/* Wait until the synchronization is complete */
	while (dac_is_syncing(module_inst)) {
     fde:	46c0      	nop			; (mov r8, r8)
     fe0:	687b      	ldr	r3, [r7, #4]
     fe2:	0018      	movs	r0, r3
     fe4:	4b0a      	ldr	r3, [pc, #40]	; (1010 <dac_chan_write+0x50>)
     fe6:	4798      	blx	r3
     fe8:	1e03      	subs	r3, r0, #0
     fea:	d1f9      	bne.n	fe0 <dac_chan_write+0x20>
	};

	if (module_inst->start_on_event) {
     fec:	687b      	ldr	r3, [r7, #4]
     fee:	799b      	ldrb	r3, [r3, #6]
     ff0:	2b00      	cmp	r3, #0
     ff2:	d004      	beq.n	ffe <dac_chan_write+0x3e>
		/* Write the new value to the buffered DAC data register */
		dac_module->DATABUF.reg = data;
     ff4:	68fb      	ldr	r3, [r7, #12]
     ff6:	003a      	movs	r2, r7
     ff8:	8812      	ldrh	r2, [r2, #0]
     ffa:	819a      	strh	r2, [r3, #12]
     ffc:	e003      	b.n	1006 <dac_chan_write+0x46>
	} else {
		/* Write the new value to the DAC data register */
		dac_module->DATA.reg = data;
     ffe:	68fb      	ldr	r3, [r7, #12]
    1000:	003a      	movs	r2, r7
    1002:	8812      	ldrh	r2, [r2, #0]
    1004:	811a      	strh	r2, [r3, #8]
	}

	return STATUS_OK;
    1006:	2300      	movs	r3, #0
}
    1008:	0018      	movs	r0, r3
    100a:	46bd      	mov	sp, r7
    100c:	b004      	add	sp, #16
    100e:	bd80      	pop	{r7, pc}
    1010:	00000db1 	.word	0x00000db1

00001014 <system_interrupt_disable>:
 *
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
    1014:	b580      	push	{r7, lr}
    1016:	b082      	sub	sp, #8
    1018:	af00      	add	r7, sp, #0
    101a:	0002      	movs	r2, r0
    101c:	1dfb      	adds	r3, r7, #7
    101e:	701a      	strb	r2, [r3, #0]
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1020:	4a07      	ldr	r2, [pc, #28]	; (1040 <system_interrupt_disable+0x2c>)
    1022:	1dfb      	adds	r3, r7, #7
    1024:	781b      	ldrb	r3, [r3, #0]
    1026:	0019      	movs	r1, r3
    1028:	231f      	movs	r3, #31
    102a:	400b      	ands	r3, r1
    102c:	2101      	movs	r1, #1
    102e:	4099      	lsls	r1, r3
    1030:	000b      	movs	r3, r1
    1032:	0019      	movs	r1, r3
    1034:	2380      	movs	r3, #128	; 0x80
    1036:	50d1      	str	r1, [r2, r3]
}
    1038:	46c0      	nop			; (mov r8, r8)
    103a:	46bd      	mov	sp, r7
    103c:	b002      	add	sp, #8
    103e:	bd80      	pop	{r7, pc}
    1040:	e000e100 	.word	0xe000e100

00001044 <_dac_interrupt_handler>:
 *  Internal handler for DAC module interrupts.
 *
 * \param[in] instance  DAC instance number
 */
static void _dac_interrupt_handler(const uint8_t instance)
{
    1044:	b580      	push	{r7, lr}
    1046:	b084      	sub	sp, #16
    1048:	af00      	add	r7, sp, #0
    104a:	0002      	movs	r2, r0
    104c:	1dfb      	adds	r3, r7, #7
    104e:	701a      	strb	r2, [r3, #0]
	struct dac_module *module = _dac_instances[instance];
    1050:	1dfb      	adds	r3, r7, #7
    1052:	781a      	ldrb	r2, [r3, #0]
    1054:	4b37      	ldr	r3, [pc, #220]	; (1134 <_dac_interrupt_handler+0xf0>)
    1056:	0092      	lsls	r2, r2, #2
    1058:	58d3      	ldr	r3, [r2, r3]
    105a:	60fb      	str	r3, [r7, #12]
	Dac *const dac_hw = module->hw;
    105c:	68fb      	ldr	r3, [r7, #12]
    105e:	681b      	ldr	r3, [r3, #0]
    1060:	60bb      	str	r3, [r7, #8]

	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_UNDERRUN) {
    1062:	68bb      	ldr	r3, [r7, #8]
    1064:	799b      	ldrb	r3, [r3, #6]
    1066:	b2db      	uxtb	r3, r3
    1068:	001a      	movs	r2, r3
    106a:	2301      	movs	r3, #1
    106c:	4013      	ands	r3, r2
    106e:	d00e      	beq.n	108e <_dac_interrupt_handler+0x4a>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_UNDERRUN;
    1070:	68bb      	ldr	r3, [r7, #8]
    1072:	2201      	movs	r2, #1
    1074:	719a      	strb	r2, [r3, #6]

		if ((module->callback) &&
    1076:	68fb      	ldr	r3, [r7, #12]
    1078:	3314      	adds	r3, #20
    107a:	2b00      	cmp	r3, #0
    107c:	d007      	beq.n	108e <_dac_interrupt_handler+0x4a>
			 (module->callback_enable[DAC_CALLBACK_DATA_UNDERRUN])){
    107e:	68fb      	ldr	r3, [r7, #12]
    1080:	7c5b      	ldrb	r3, [r3, #17]
		if ((module->callback) &&
    1082:	2b00      	cmp	r3, #0
    1084:	d003      	beq.n	108e <_dac_interrupt_handler+0x4a>
			module->callback[DAC_CALLBACK_DATA_UNDERRUN](0);
    1086:	68fb      	ldr	r3, [r7, #12]
    1088:	699b      	ldr	r3, [r3, #24]
    108a:	2000      	movs	r0, #0
    108c:	4798      	blx	r3
		}
	}

	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_EMPTY) {
    108e:	68bb      	ldr	r3, [r7, #8]
    1090:	799b      	ldrb	r3, [r3, #6]
    1092:	b2db      	uxtb	r3, r3
    1094:	001a      	movs	r2, r3
    1096:	2302      	movs	r3, #2
    1098:	4013      	ands	r3, r2
    109a:	d047      	beq.n	112c <_dac_interrupt_handler+0xe8>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
    109c:	68bb      	ldr	r3, [r7, #8]
    109e:	2202      	movs	r2, #2
    10a0:	719a      	strb	r2, [r3, #6]

		/* If in a write buffer job */
		if (module->remaining_conversions) {
    10a2:	68fb      	ldr	r3, [r7, #12]
    10a4:	899b      	ldrh	r3, [r3, #12]
    10a6:	b29b      	uxth	r3, r3
    10a8:	2b00      	cmp	r3, #0
    10aa:	d033      	beq.n	1114 <_dac_interrupt_handler+0xd0>

			/* Fill the data buffer with next data in write buffer */
			dac_hw->DATABUF.reg =
				module->job_buffer[module->transferred_conversions++];
    10ac:	68fb      	ldr	r3, [r7, #12]
    10ae:	689a      	ldr	r2, [r3, #8]
    10b0:	68fb      	ldr	r3, [r7, #12]
    10b2:	89db      	ldrh	r3, [r3, #14]
    10b4:	b29b      	uxth	r3, r3
    10b6:	1c59      	adds	r1, r3, #1
    10b8:	b288      	uxth	r0, r1
    10ba:	68f9      	ldr	r1, [r7, #12]
    10bc:	81c8      	strh	r0, [r1, #14]
    10be:	005b      	lsls	r3, r3, #1
    10c0:	18d3      	adds	r3, r2, r3
    10c2:	881b      	ldrh	r3, [r3, #0]
    10c4:	b29a      	uxth	r2, r3
			dac_hw->DATABUF.reg =
    10c6:	68bb      	ldr	r3, [r7, #8]
    10c8:	819a      	strh	r2, [r3, #12]

			/* Write buffer size decrement */
			module->remaining_conversions --;
    10ca:	68fb      	ldr	r3, [r7, #12]
    10cc:	899b      	ldrh	r3, [r3, #12]
    10ce:	b29b      	uxth	r3, r3
    10d0:	3b01      	subs	r3, #1
    10d2:	b29a      	uxth	r2, r3
    10d4:	68fb      	ldr	r3, [r7, #12]
    10d6:	819a      	strh	r2, [r3, #12]

			/* If in a write buffer job and all the data are converted */
			if (module->remaining_conversions == 0) {
    10d8:	68fb      	ldr	r3, [r7, #12]
    10da:	899b      	ldrh	r3, [r3, #12]
    10dc:	b29b      	uxth	r3, r3
    10de:	2b00      	cmp	r3, #0
    10e0:	d118      	bne.n	1114 <_dac_interrupt_handler+0xd0>
				module->job_status = STATUS_OK;
    10e2:	68fb      	ldr	r3, [r7, #12]
    10e4:	2220      	movs	r2, #32
    10e6:	2100      	movs	r1, #0
    10e8:	5499      	strb	r1, [r3, r2]

				/* Disable interrupt */
				dac_hw->INTENCLR.reg = DAC_INTENCLR_EMPTY;
    10ea:	68bb      	ldr	r3, [r7, #8]
    10ec:	2202      	movs	r2, #2
    10ee:	711a      	strb	r2, [r3, #4]
				dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
    10f0:	68bb      	ldr	r3, [r7, #8]
    10f2:	2202      	movs	r2, #2
    10f4:	719a      	strb	r2, [r3, #6]
				system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_DAC);
    10f6:	2019      	movs	r0, #25
    10f8:	4b0f      	ldr	r3, [pc, #60]	; (1138 <_dac_interrupt_handler+0xf4>)
    10fa:	4798      	blx	r3

				if ((module->callback) &&
    10fc:	68fb      	ldr	r3, [r7, #12]
    10fe:	3314      	adds	r3, #20
    1100:	2b00      	cmp	r3, #0
    1102:	d007      	beq.n	1114 <_dac_interrupt_handler+0xd0>
					 (module->callback_enable[DAC_CALLBACK_TRANSFER_COMPLETE])) {
    1104:	68fb      	ldr	r3, [r7, #12]
    1106:	7c9b      	ldrb	r3, [r3, #18]
				if ((module->callback) &&
    1108:	2b00      	cmp	r3, #0
    110a:	d003      	beq.n	1114 <_dac_interrupt_handler+0xd0>
					module->callback[DAC_CALLBACK_TRANSFER_COMPLETE](0);
    110c:	68fb      	ldr	r3, [r7, #12]
    110e:	69db      	ldr	r3, [r3, #28]
    1110:	2000      	movs	r0, #0
    1112:	4798      	blx	r3
				}
			}
		}

		if ((module->callback) &&
    1114:	68fb      	ldr	r3, [r7, #12]
    1116:	3314      	adds	r3, #20
    1118:	2b00      	cmp	r3, #0
    111a:	d007      	beq.n	112c <_dac_interrupt_handler+0xe8>
			 (module->callback_enable[DAC_CALLBACK_DATA_EMPTY])) {
    111c:	68fb      	ldr	r3, [r7, #12]
    111e:	7c1b      	ldrb	r3, [r3, #16]
		if ((module->callback) &&
    1120:	2b00      	cmp	r3, #0
    1122:	d003      	beq.n	112c <_dac_interrupt_handler+0xe8>
			module->callback[DAC_CALLBACK_DATA_EMPTY](0);
    1124:	68fb      	ldr	r3, [r7, #12]
    1126:	695b      	ldr	r3, [r3, #20]
    1128:	2000      	movs	r0, #0
    112a:	4798      	blx	r3
		}
	}
}
    112c:	46c0      	nop			; (mov r8, r8)
    112e:	46bd      	mov	sp, r7
    1130:	b004      	add	sp, #16
    1132:	bd80      	pop	{r7, pc}
    1134:	20005514 	.word	0x20005514
    1138:	00001015 	.word	0x00001015

0000113c <DAC_Handler>:

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
    113c:	b580      	push	{r7, lr}
    113e:	af00      	add	r7, sp, #0
	_dac_interrupt_handler(0);
    1140:	2000      	movs	r0, #0
    1142:	4b02      	ldr	r3, [pc, #8]	; (114c <DAC_Handler+0x10>)
    1144:	4798      	blx	r3
}
    1146:	46c0      	nop			; (mov r8, r8)
    1148:	46bd      	mov	sp, r7
    114a:	bd80      	pop	{r7, pc}
    114c:	00001045 	.word	0x00001045

00001150 <system_gclk_chan_get_config_defaults>:
{
    1150:	b580      	push	{r7, lr}
    1152:	b082      	sub	sp, #8
    1154:	af00      	add	r7, sp, #0
    1156:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    1158:	687b      	ldr	r3, [r7, #4]
    115a:	2200      	movs	r2, #0
    115c:	701a      	strb	r2, [r3, #0]
}
    115e:	46c0      	nop			; (mov r8, r8)
    1160:	46bd      	mov	sp, r7
    1162:	b002      	add	sp, #8
    1164:	bd80      	pop	{r7, pc}
	...

00001168 <system_apb_clock_set_mask>:
{
    1168:	b580      	push	{r7, lr}
    116a:	b082      	sub	sp, #8
    116c:	af00      	add	r7, sp, #0
    116e:	0002      	movs	r2, r0
    1170:	6039      	str	r1, [r7, #0]
    1172:	1dfb      	adds	r3, r7, #7
    1174:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    1176:	1dfb      	adds	r3, r7, #7
    1178:	781b      	ldrb	r3, [r3, #0]
    117a:	2b01      	cmp	r3, #1
    117c:	d00a      	beq.n	1194 <system_apb_clock_set_mask+0x2c>
    117e:	2b02      	cmp	r3, #2
    1180:	d00f      	beq.n	11a2 <system_apb_clock_set_mask+0x3a>
    1182:	2b00      	cmp	r3, #0
    1184:	d114      	bne.n	11b0 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    1186:	4b0e      	ldr	r3, [pc, #56]	; (11c0 <system_apb_clock_set_mask+0x58>)
    1188:	4a0d      	ldr	r2, [pc, #52]	; (11c0 <system_apb_clock_set_mask+0x58>)
    118a:	6991      	ldr	r1, [r2, #24]
    118c:	683a      	ldr	r2, [r7, #0]
    118e:	430a      	orrs	r2, r1
    1190:	619a      	str	r2, [r3, #24]
			break;
    1192:	e00f      	b.n	11b4 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    1194:	4b0a      	ldr	r3, [pc, #40]	; (11c0 <system_apb_clock_set_mask+0x58>)
    1196:	4a0a      	ldr	r2, [pc, #40]	; (11c0 <system_apb_clock_set_mask+0x58>)
    1198:	69d1      	ldr	r1, [r2, #28]
    119a:	683a      	ldr	r2, [r7, #0]
    119c:	430a      	orrs	r2, r1
    119e:	61da      	str	r2, [r3, #28]
			break;
    11a0:	e008      	b.n	11b4 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    11a2:	4b07      	ldr	r3, [pc, #28]	; (11c0 <system_apb_clock_set_mask+0x58>)
    11a4:	4a06      	ldr	r2, [pc, #24]	; (11c0 <system_apb_clock_set_mask+0x58>)
    11a6:	6a11      	ldr	r1, [r2, #32]
    11a8:	683a      	ldr	r2, [r7, #0]
    11aa:	430a      	orrs	r2, r1
    11ac:	621a      	str	r2, [r3, #32]
			break;
    11ae:	e001      	b.n	11b4 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    11b0:	2317      	movs	r3, #23
    11b2:	e000      	b.n	11b6 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    11b4:	2300      	movs	r3, #0
}
    11b6:	0018      	movs	r0, r3
    11b8:	46bd      	mov	sp, r7
    11ba:	b002      	add	sp, #8
    11bc:	bd80      	pop	{r7, pc}
    11be:	46c0      	nop			; (mov r8, r8)
    11c0:	40000400 	.word	0x40000400

000011c4 <system_pinmux_get_config_defaults>:
{
    11c4:	b580      	push	{r7, lr}
    11c6:	b082      	sub	sp, #8
    11c8:	af00      	add	r7, sp, #0
    11ca:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    11cc:	687b      	ldr	r3, [r7, #4]
    11ce:	2280      	movs	r2, #128	; 0x80
    11d0:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    11d2:	687b      	ldr	r3, [r7, #4]
    11d4:	2200      	movs	r2, #0
    11d6:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    11d8:	687b      	ldr	r3, [r7, #4]
    11da:	2201      	movs	r2, #1
    11dc:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    11de:	687b      	ldr	r3, [r7, #4]
    11e0:	2200      	movs	r2, #0
    11e2:	70da      	strb	r2, [r3, #3]
}
    11e4:	46c0      	nop			; (mov r8, r8)
    11e6:	46bd      	mov	sp, r7
    11e8:	b002      	add	sp, #8
    11ea:	bd80      	pop	{r7, pc}

000011ec <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
    11ec:	b580      	push	{r7, lr}
    11ee:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    11f0:	4b05      	ldr	r3, [pc, #20]	; (1208 <system_is_debugger_present+0x1c>)
    11f2:	789b      	ldrb	r3, [r3, #2]
    11f4:	b2db      	uxtb	r3, r3
    11f6:	001a      	movs	r2, r3
    11f8:	2302      	movs	r3, #2
    11fa:	4013      	ands	r3, r2
    11fc:	1e5a      	subs	r2, r3, #1
    11fe:	4193      	sbcs	r3, r2
    1200:	b2db      	uxtb	r3, r3
}
    1202:	0018      	movs	r0, r3
    1204:	46bd      	mov	sp, r7
    1206:	bd80      	pop	{r7, pc}
    1208:	41002000 	.word	0x41002000

0000120c <_i2c_master_set_config>:
 *                                          with set GCLK frequency
 */
static enum status_code _i2c_master_set_config(
		struct i2c_master_module *const module,
		const struct i2c_master_config *const config)
{
    120c:	b5f0      	push	{r4, r5, r6, r7, lr}
    120e:	b097      	sub	sp, #92	; 0x5c
    1210:	af00      	add	r7, sp, #0
    1212:	6178      	str	r0, [r7, #20]
    1214:	6139      	str	r1, [r7, #16]
	Assert(module->hw);
	Assert(config);

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
    1216:	2300      	movs	r3, #0
    1218:	63fb      	str	r3, [r7, #60]	; 0x3c
	int32_t tmp_baud_hs = 0;
    121a:	2300      	movs	r3, #0
    121c:	653b      	str	r3, [r7, #80]	; 0x50
	int32_t tmp_baudlow_hs = 0;
    121e:	2300      	movs	r3, #0
    1220:	64fb      	str	r3, [r7, #76]	; 0x4c
	enum status_code tmp_status_code = STATUS_OK;
    1222:	233b      	movs	r3, #59	; 0x3b
    1224:	2210      	movs	r2, #16
    1226:	4694      	mov	ip, r2
    1228:	44bc      	add	ip, r7
    122a:	4463      	add	r3, ip
    122c:	2200      	movs	r2, #0
    122e:	701a      	strb	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1230:	697b      	ldr	r3, [r7, #20]
    1232:	681b      	ldr	r3, [r3, #0]
    1234:	63bb      	str	r3, [r7, #56]	; 0x38
	Sercom *const sercom_hw = module->hw;
    1236:	697b      	ldr	r3, [r7, #20]
    1238:	681b      	ldr	r3, [r3, #0]
    123a:	637b      	str	r3, [r7, #52]	; 0x34

	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    123c:	2323      	movs	r3, #35	; 0x23
    123e:	2210      	movs	r2, #16
    1240:	18ba      	adds	r2, r7, r2
    1242:	18d4      	adds	r4, r2, r3
    1244:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1246:	0018      	movs	r0, r3
    1248:	4bc0      	ldr	r3, [pc, #768]	; (154c <_i2c_master_set_config+0x340>)
    124a:	4798      	blx	r3
    124c:	0003      	movs	r3, r0
    124e:	7023      	strb	r3, [r4, #0]

	/* Pin configuration */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    1250:	230c      	movs	r3, #12
    1252:	2210      	movs	r2, #16
    1254:	4694      	mov	ip, r2
    1256:	44bc      	add	ip, r7
    1258:	4463      	add	r3, ip
    125a:	0018      	movs	r0, r3
    125c:	4bbc      	ldr	r3, [pc, #752]	; (1550 <_i2c_master_set_config+0x344>)
    125e:	4798      	blx	r3

	uint32_t pad0 = config->pinmux_pad0;
    1260:	693b      	ldr	r3, [r7, #16]
    1262:	69db      	ldr	r3, [r3, #28]
    1264:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t pad1 = config->pinmux_pad1;
    1266:	693b      	ldr	r3, [r7, #16]
    1268:	6a1b      	ldr	r3, [r3, #32]
    126a:	643b      	str	r3, [r7, #64]	; 0x40

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
    126c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    126e:	2b00      	cmp	r3, #0
    1270:	d106      	bne.n	1280 <_i2c_master_set_config+0x74>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    1272:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1274:	2100      	movs	r1, #0
    1276:	0018      	movs	r0, r3
    1278:	4bb6      	ldr	r3, [pc, #728]	; (1554 <_i2c_master_set_config+0x348>)
    127a:	4798      	blx	r3
    127c:	0003      	movs	r3, r0
    127e:	647b      	str	r3, [r7, #68]	; 0x44
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
    1280:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    1282:	b2da      	uxtb	r2, r3
    1284:	230c      	movs	r3, #12
    1286:	2110      	movs	r1, #16
    1288:	468c      	mov	ip, r1
    128a:	44bc      	add	ip, r7
    128c:	4463      	add	r3, ip
    128e:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    1290:	230c      	movs	r3, #12
    1292:	2210      	movs	r2, #16
    1294:	4694      	mov	ip, r2
    1296:	44bc      	add	ip, r7
    1298:	4463      	add	r3, ip
    129a:	2202      	movs	r2, #2
    129c:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    129e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    12a0:	0c1b      	lsrs	r3, r3, #16
    12a2:	b2db      	uxtb	r3, r3
    12a4:	220c      	movs	r2, #12
    12a6:	2110      	movs	r1, #16
    12a8:	468c      	mov	ip, r1
    12aa:	44bc      	add	ip, r7
    12ac:	4462      	add	r2, ip
    12ae:	0011      	movs	r1, r2
    12b0:	0018      	movs	r0, r3
    12b2:	4ba9      	ldr	r3, [pc, #676]	; (1558 <_i2c_master_set_config+0x34c>)
    12b4:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
    12b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    12b8:	2b00      	cmp	r3, #0
    12ba:	d106      	bne.n	12ca <_i2c_master_set_config+0xbe>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    12bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    12be:	2101      	movs	r1, #1
    12c0:	0018      	movs	r0, r3
    12c2:	4ba4      	ldr	r3, [pc, #656]	; (1554 <_i2c_master_set_config+0x348>)
    12c4:	4798      	blx	r3
    12c6:	0003      	movs	r3, r0
    12c8:	643b      	str	r3, [r7, #64]	; 0x40
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
    12ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    12cc:	b2da      	uxtb	r2, r3
    12ce:	230c      	movs	r3, #12
    12d0:	2110      	movs	r1, #16
    12d2:	468c      	mov	ip, r1
    12d4:	44bc      	add	ip, r7
    12d6:	4463      	add	r3, ip
    12d8:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    12da:	230c      	movs	r3, #12
    12dc:	2210      	movs	r2, #16
    12de:	4694      	mov	ip, r2
    12e0:	44bc      	add	ip, r7
    12e2:	4463      	add	r3, ip
    12e4:	2202      	movs	r2, #2
    12e6:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    12e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    12ea:	0c1b      	lsrs	r3, r3, #16
    12ec:	b2db      	uxtb	r3, r3
    12ee:	220c      	movs	r2, #12
    12f0:	2110      	movs	r1, #16
    12f2:	468c      	mov	ip, r1
    12f4:	44bc      	add	ip, r7
    12f6:	4462      	add	r2, ip
    12f8:	0011      	movs	r1, r2
    12fa:	0018      	movs	r0, r3
    12fc:	4b96      	ldr	r3, [pc, #600]	; (1558 <_i2c_master_set_config+0x34c>)
    12fe:	4798      	blx	r3

	/* Save timeout on unknown bus state in software module. */
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    1300:	693b      	ldr	r3, [r7, #16]
    1302:	8a9a      	ldrh	r2, [r3, #20]
    1304:	697b      	ldr	r3, [r7, #20]
    1306:	80da      	strh	r2, [r3, #6]

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;
    1308:	693b      	ldr	r3, [r7, #16]
    130a:	8ada      	ldrh	r2, [r3, #22]
    130c:	697b      	ldr	r3, [r7, #20]
    130e:	811a      	strh	r2, [r3, #8]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    1310:	693b      	ldr	r3, [r7, #16]
    1312:	7e1b      	ldrb	r3, [r3, #24]
    1314:	2b00      	cmp	r3, #0
    1316:	d103      	bne.n	1320 <_i2c_master_set_config+0x114>
    1318:	4b90      	ldr	r3, [pc, #576]	; (155c <_i2c_master_set_config+0x350>)
    131a:	4798      	blx	r3
    131c:	1e03      	subs	r3, r0, #0
    131e:	d002      	beq.n	1326 <_i2c_master_set_config+0x11a>
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    1320:	2380      	movs	r3, #128	; 0x80
    1322:	657b      	str	r3, [r7, #84]	; 0x54
    1324:	e001      	b.n	132a <_i2c_master_set_config+0x11e>
	} else {
		tmp_ctrla = 0;
    1326:	2300      	movs	r3, #0
    1328:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set start data hold timeout. */
	if (config->start_hold_time != I2C_MASTER_START_HOLD_TIME_DISABLED) {
    132a:	693b      	ldr	r3, [r7, #16]
    132c:	691b      	ldr	r3, [r3, #16]
    132e:	2b00      	cmp	r3, #0
    1330:	d004      	beq.n	133c <_i2c_master_set_config+0x130>
		tmp_ctrla |= config->start_hold_time;
    1332:	693b      	ldr	r3, [r7, #16]
    1334:	691b      	ldr	r3, [r3, #16]
    1336:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    1338:	4313      	orrs	r3, r2
    133a:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set transfer speed */
	tmp_ctrla |= config->transfer_speed;
    133c:	693b      	ldr	r3, [r7, #16]
    133e:	689b      	ldr	r3, [r3, #8]
    1340:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    1342:	4313      	orrs	r3, r2
    1344:	657b      	str	r3, [r7, #84]	; 0x54

	/* Check and set SCL low timeout. */
	if (config->scl_low_timeout) {
    1346:	693b      	ldr	r3, [r7, #16]
    1348:	2224      	movs	r2, #36	; 0x24
    134a:	5c9b      	ldrb	r3, [r3, r2]
    134c:	2b00      	cmp	r3, #0
    134e:	d004      	beq.n	135a <_i2c_master_set_config+0x14e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    1350:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    1352:	2280      	movs	r2, #128	; 0x80
    1354:	05d2      	lsls	r2, r2, #23
    1356:	4313      	orrs	r3, r2
    1358:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set inactive bus timeout. */
	if (config->inactive_timeout != I2C_MASTER_INACTIVE_TIMEOUT_DISABLED) {
    135a:	693b      	ldr	r3, [r7, #16]
    135c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    135e:	2b00      	cmp	r3, #0
    1360:	d004      	beq.n	136c <_i2c_master_set_config+0x160>
		tmp_ctrla |= config->inactive_timeout;
    1362:	693b      	ldr	r3, [r7, #16]
    1364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1366:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    1368:	4313      	orrs	r3, r2
    136a:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    136c:	693b      	ldr	r3, [r7, #16]
    136e:	222c      	movs	r2, #44	; 0x2c
    1370:	5c9b      	ldrb	r3, [r3, r2]
    1372:	2b00      	cmp	r3, #0
    1374:	d105      	bne.n	1382 <_i2c_master_set_config+0x176>
    1376:	693b      	ldr	r3, [r7, #16]
    1378:	689a      	ldr	r2, [r3, #8]
    137a:	2380      	movs	r3, #128	; 0x80
    137c:	049b      	lsls	r3, r3, #18
    137e:	429a      	cmp	r2, r3
    1380:	d104      	bne.n	138c <_i2c_master_set_config+0x180>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    1382:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    1384:	2280      	movs	r2, #128	; 0x80
    1386:	0512      	lsls	r2, r2, #20
    1388:	4313      	orrs	r3, r2
    138a:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set slave SCL low extend timeout. */
	if (config->slave_scl_low_extend_timeout) {
    138c:	693b      	ldr	r3, [r7, #16]
    138e:	222d      	movs	r2, #45	; 0x2d
    1390:	5c9b      	ldrb	r3, [r3, r2]
    1392:	2b00      	cmp	r3, #0
    1394:	d004      	beq.n	13a0 <_i2c_master_set_config+0x194>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    1396:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    1398:	2280      	movs	r2, #128	; 0x80
    139a:	0412      	lsls	r2, r2, #16
    139c:	4313      	orrs	r3, r2
    139e:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set master SCL low extend timeout. */
	if (config->master_scl_low_extend_timeout) {
    13a0:	693b      	ldr	r3, [r7, #16]
    13a2:	222e      	movs	r2, #46	; 0x2e
    13a4:	5c9b      	ldrb	r3, [r3, r2]
    13a6:	2b00      	cmp	r3, #0
    13a8:	d004      	beq.n	13b4 <_i2c_master_set_config+0x1a8>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    13aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    13ac:	2280      	movs	r2, #128	; 0x80
    13ae:	03d2      	lsls	r2, r2, #15
    13b0:	4313      	orrs	r3, r2
    13b2:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Write config to register CTRLA. */
	i2c_module->CTRLA.reg |= tmp_ctrla;
    13b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    13b6:	681a      	ldr	r2, [r3, #0]
    13b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    13ba:	431a      	orrs	r2, r3
    13bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    13be:	601a      	str	r2, [r3, #0]

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    13c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    13c2:	2280      	movs	r2, #128	; 0x80
    13c4:	0052      	lsls	r2, r2, #1
    13c6:	605a      	str	r2, [r3, #4]

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    13c8:	2323      	movs	r3, #35	; 0x23
    13ca:	2210      	movs	r2, #16
    13cc:	4694      	mov	ip, r2
    13ce:	44bc      	add	ip, r7
    13d0:	4463      	add	r3, ip
    13d2:	781b      	ldrb	r3, [r3, #0]
    13d4:	3314      	adds	r3, #20
    13d6:	b2db      	uxtb	r3, r3
    13d8:	0018      	movs	r0, r3
    13da:	4b61      	ldr	r3, [pc, #388]	; (1560 <_i2c_master_set_config+0x354>)
    13dc:	4798      	blx	r3
    13de:	0003      	movs	r3, r0
    13e0:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t fscl        = 1000 * config->baud_rate;
    13e2:	693b      	ldr	r3, [r7, #16]
    13e4:	681b      	ldr	r3, [r3, #0]
    13e6:	22fa      	movs	r2, #250	; 0xfa
    13e8:	0092      	lsls	r2, r2, #2
    13ea:	4353      	muls	r3, r2
    13ec:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    13ee:	693b      	ldr	r3, [r7, #16]
    13f0:	685b      	ldr	r3, [r3, #4]
    13f2:	22fa      	movs	r2, #250	; 0xfa
    13f4:	0092      	lsls	r2, r2, #2
    13f6:	4353      	muls	r3, r2
    13f8:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t trise       = config->sda_scl_rise_time_ns;
    13fa:	693b      	ldr	r3, [r7, #16]
    13fc:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    13fe:	623b      	str	r3, [r7, #32]
	
	tmp_baud = (int32_t)(div_ceil(
    1400:	4b58      	ldr	r3, [pc, #352]	; (1564 <_i2c_master_set_config+0x358>)
    1402:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    1404:	4798      	blx	r3
    1406:	0005      	movs	r5, r0
    1408:	000e      	movs	r6, r1
    140a:	4b56      	ldr	r3, [pc, #344]	; (1564 <_i2c_master_set_config+0x358>)
    140c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    140e:	4798      	blx	r3
    1410:	60b8      	str	r0, [r7, #8]
    1412:	60f9      	str	r1, [r7, #12]
    1414:	4b53      	ldr	r3, [pc, #332]	; (1564 <_i2c_master_set_config+0x358>)
    1416:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    1418:	4798      	blx	r3
    141a:	4c53      	ldr	r4, [pc, #332]	; (1568 <_i2c_master_set_config+0x35c>)
    141c:	4a53      	ldr	r2, [pc, #332]	; (156c <_i2c_master_set_config+0x360>)
    141e:	4b54      	ldr	r3, [pc, #336]	; (1570 <_i2c_master_set_config+0x364>)
    1420:	47a0      	blx	r4
    1422:	0003      	movs	r3, r0
    1424:	000c      	movs	r4, r1
    1426:	603b      	str	r3, [r7, #0]
    1428:	607c      	str	r4, [r7, #4]
    142a:	4b4e      	ldr	r3, [pc, #312]	; (1564 <_i2c_master_set_config+0x358>)
    142c:	6a38      	ldr	r0, [r7, #32]
    142e:	4798      	blx	r3
    1430:	0002      	movs	r2, r0
    1432:	000b      	movs	r3, r1
    1434:	4c4c      	ldr	r4, [pc, #304]	; (1568 <_i2c_master_set_config+0x35c>)
    1436:	6838      	ldr	r0, [r7, #0]
    1438:	6879      	ldr	r1, [r7, #4]
    143a:	47a0      	blx	r4
    143c:	0003      	movs	r3, r0
    143e:	000c      	movs	r4, r1
    1440:	0018      	movs	r0, r3
    1442:	0021      	movs	r1, r4
    1444:	4c4b      	ldr	r4, [pc, #300]	; (1574 <_i2c_master_set_config+0x368>)
    1446:	2200      	movs	r2, #0
    1448:	4b4b      	ldr	r3, [pc, #300]	; (1578 <_i2c_master_set_config+0x36c>)
    144a:	47a0      	blx	r4
    144c:	0003      	movs	r3, r0
    144e:	000c      	movs	r4, r1
    1450:	001a      	movs	r2, r3
    1452:	0023      	movs	r3, r4
    1454:	4c44      	ldr	r4, [pc, #272]	; (1568 <_i2c_master_set_config+0x35c>)
    1456:	68b8      	ldr	r0, [r7, #8]
    1458:	68f9      	ldr	r1, [r7, #12]
    145a:	47a0      	blx	r4
    145c:	0003      	movs	r3, r0
    145e:	000c      	movs	r4, r1
    1460:	001a      	movs	r2, r3
    1462:	0023      	movs	r3, r4
    1464:	4c45      	ldr	r4, [pc, #276]	; (157c <_i2c_master_set_config+0x370>)
    1466:	0028      	movs	r0, r5
    1468:	0031      	movs	r1, r6
    146a:	47a0      	blx	r4
    146c:	0003      	movs	r3, r0
    146e:	000c      	movs	r4, r1
    1470:	001d      	movs	r5, r3
    1472:	0026      	movs	r6, r4
    1474:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1476:	005a      	lsls	r2, r3, #1
    1478:	4b3a      	ldr	r3, [pc, #232]	; (1564 <_i2c_master_set_config+0x358>)
    147a:	0010      	movs	r0, r2
    147c:	4798      	blx	r3
    147e:	0002      	movs	r2, r0
    1480:	000b      	movs	r3, r1
    1482:	4c3c      	ldr	r4, [pc, #240]	; (1574 <_i2c_master_set_config+0x368>)
    1484:	0028      	movs	r0, r5
    1486:	0031      	movs	r1, r6
    1488:	47a0      	blx	r4
    148a:	0003      	movs	r3, r0
    148c:	000c      	movs	r4, r1
    148e:	0018      	movs	r0, r3
    1490:	0021      	movs	r1, r4
    1492:	4c3a      	ldr	r4, [pc, #232]	; (157c <_i2c_master_set_config+0x370>)
    1494:	2200      	movs	r2, #0
    1496:	4b3a      	ldr	r3, [pc, #232]	; (1580 <_i2c_master_set_config+0x374>)
    1498:	47a0      	blx	r4
    149a:	0003      	movs	r3, r0
    149c:	000c      	movs	r4, r1
    149e:	001d      	movs	r5, r3
    14a0:	0026      	movs	r6, r4
    14a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    14a4:	005a      	lsls	r2, r3, #1
    14a6:	4b2f      	ldr	r3, [pc, #188]	; (1564 <_i2c_master_set_config+0x358>)
    14a8:	0010      	movs	r0, r2
    14aa:	4798      	blx	r3
    14ac:	0002      	movs	r2, r0
    14ae:	000b      	movs	r3, r1
    14b0:	4c34      	ldr	r4, [pc, #208]	; (1584 <_i2c_master_set_config+0x378>)
    14b2:	0028      	movs	r0, r5
    14b4:	0031      	movs	r1, r6
    14b6:	47a0      	blx	r4
    14b8:	0003      	movs	r3, r0
    14ba:	000c      	movs	r4, r1
    14bc:	0019      	movs	r1, r3
    14be:	0022      	movs	r2, r4
    14c0:	4b31      	ldr	r3, [pc, #196]	; (1588 <_i2c_master_set_config+0x37c>)
    14c2:	0008      	movs	r0, r1
    14c4:	0011      	movs	r1, r2
    14c6:	4798      	blx	r3
    14c8:	0003      	movs	r3, r0
    14ca:	63fb      	str	r3, [r7, #60]	; 0x3c
			fgclk - fscl * (10 + (fgclk * 0.000000001)* trise), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    14cc:	693b      	ldr	r3, [r7, #16]
    14ce:	689a      	ldr	r2, [r3, #8]
    14d0:	2380      	movs	r3, #128	; 0x80
    14d2:	049b      	lsls	r3, r3, #18
    14d4:	429a      	cmp	r2, r3
    14d6:	d16a      	bne.n	15ae <_i2c_master_set_config+0x3a2>
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    14d8:	4b22      	ldr	r3, [pc, #136]	; (1564 <_i2c_master_set_config+0x358>)
    14da:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    14dc:	4798      	blx	r3
    14de:	4c25      	ldr	r4, [pc, #148]	; (1574 <_i2c_master_set_config+0x368>)
    14e0:	0002      	movs	r2, r0
    14e2:	000b      	movs	r3, r1
    14e4:	47a0      	blx	r4
    14e6:	0003      	movs	r3, r0
    14e8:	000c      	movs	r4, r1
    14ea:	001d      	movs	r5, r3
    14ec:	0026      	movs	r6, r4
    14ee:	4b1d      	ldr	r3, [pc, #116]	; (1564 <_i2c_master_set_config+0x358>)
    14f0:	6a78      	ldr	r0, [r7, #36]	; 0x24
    14f2:	4798      	blx	r3
    14f4:	4c1c      	ldr	r4, [pc, #112]	; (1568 <_i2c_master_set_config+0x35c>)
    14f6:	2200      	movs	r2, #0
    14f8:	4b24      	ldr	r3, [pc, #144]	; (158c <_i2c_master_set_config+0x380>)
    14fa:	47a0      	blx	r4
    14fc:	0003      	movs	r3, r0
    14fe:	000c      	movs	r4, r1
    1500:	001a      	movs	r2, r3
    1502:	0023      	movs	r3, r4
    1504:	4c1f      	ldr	r4, [pc, #124]	; (1584 <_i2c_master_set_config+0x378>)
    1506:	0028      	movs	r0, r5
    1508:	0031      	movs	r1, r6
    150a:	47a0      	blx	r4
    150c:	0003      	movs	r3, r0
    150e:	000c      	movs	r4, r1
    1510:	0018      	movs	r0, r3
    1512:	0021      	movs	r1, r4
    1514:	4c19      	ldr	r4, [pc, #100]	; (157c <_i2c_master_set_config+0x370>)
    1516:	2200      	movs	r2, #0
    1518:	4b19      	ldr	r3, [pc, #100]	; (1580 <_i2c_master_set_config+0x374>)
    151a:	47a0      	blx	r4
    151c:	0003      	movs	r3, r0
    151e:	000c      	movs	r4, r1
    1520:	0019      	movs	r1, r3
    1522:	0022      	movs	r2, r4
    1524:	4b18      	ldr	r3, [pc, #96]	; (1588 <_i2c_master_set_config+0x37c>)
    1526:	0008      	movs	r0, r1
    1528:	0011      	movs	r1, r2
    152a:	4798      	blx	r3
    152c:	0003      	movs	r3, r0
    152e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (tmp_baudlow_hs) {
    1530:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    1532:	2b00      	cmp	r3, #0
    1534:	d02e      	beq.n	1594 <_i2c_master_set_config+0x388>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    1536:	4b16      	ldr	r3, [pc, #88]	; (1590 <_i2c_master_set_config+0x384>)
    1538:	6a79      	ldr	r1, [r7, #36]	; 0x24
    153a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    153c:	4798      	blx	r3
    153e:	0003      	movs	r3, r0
    1540:	1e9a      	subs	r2, r3, #2
    1542:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    1544:	1ad3      	subs	r3, r2, r3
    1546:	653b      	str	r3, [r7, #80]	; 0x50
    1548:	e031      	b.n	15ae <_i2c_master_set_config+0x3a2>
    154a:	46c0      	nop			; (mov r8, r8)
    154c:	00008f39 	.word	0x00008f39
    1550:	000011c5 	.word	0x000011c5
    1554:	00008d7d 	.word	0x00008d7d
    1558:	0000a6dd 	.word	0x0000a6dd
    155c:	000011ed 	.word	0x000011ed
    1560:	0000a515 	.word	0x0000a515
    1564:	0000d5f9 	.word	0x0000d5f9
    1568:	0000c9e1 	.word	0x0000c9e1
    156c:	e826d695 	.word	0xe826d695
    1570:	3e112e0b 	.word	0x3e112e0b
    1574:	0000bb59 	.word	0x0000bb59
    1578:	40240000 	.word	0x40240000
    157c:	0000cee1 	.word	0x0000cee1
    1580:	3ff00000 	.word	0x3ff00000
    1584:	0000c179 	.word	0x0000c179
    1588:	0000d50d 	.word	0x0000d50d
    158c:	40080000 	.word	0x40080000
    1590:	0000a9b1 	.word	0x0000a9b1
		} else {
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    1594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1596:	005a      	lsls	r2, r3, #1
    1598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    159a:	18d3      	adds	r3, r2, r3
    159c:	1e5a      	subs	r2, r3, #1
    159e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    15a0:	0059      	lsls	r1, r3, #1
    15a2:	4b1d      	ldr	r3, [pc, #116]	; (1618 <_i2c_master_set_config+0x40c>)
    15a4:	0010      	movs	r0, r2
    15a6:	4798      	blx	r3
    15a8:	0003      	movs	r3, r0
    15aa:	3b01      	subs	r3, #1
    15ac:	653b      	str	r3, [r7, #80]	; 0x50
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    15ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    15b0:	2bff      	cmp	r3, #255	; 0xff
    15b2:	dc08      	bgt.n	15c6 <_i2c_master_set_config+0x3ba>
    15b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    15b6:	2b00      	cmp	r3, #0
    15b8:	db05      	blt.n	15c6 <_i2c_master_set_config+0x3ba>
    15ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    15bc:	2bff      	cmp	r3, #255	; 0xff
    15be:	dc02      	bgt.n	15c6 <_i2c_master_set_config+0x3ba>
    15c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    15c2:	2b00      	cmp	r3, #0
    15c4:	da06      	bge.n	15d4 <_i2c_master_set_config+0x3c8>
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
    15c6:	233b      	movs	r3, #59	; 0x3b
    15c8:	2210      	movs	r2, #16
    15ca:	4694      	mov	ip, r2
    15cc:	44bc      	add	ip, r7
    15ce:	4463      	add	r3, ip
    15d0:	2240      	movs	r2, #64	; 0x40
    15d2:	701a      	strb	r2, [r3, #0]
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
    15d4:	233b      	movs	r3, #59	; 0x3b
    15d6:	2210      	movs	r2, #16
    15d8:	4694      	mov	ip, r2
    15da:	44bc      	add	ip, r7
    15dc:	4463      	add	r3, ip
    15de:	781b      	ldrb	r3, [r3, #0]
    15e0:	2b40      	cmp	r3, #64	; 0x40
    15e2:	d00e      	beq.n	1602 <_i2c_master_set_config+0x3f6>
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    15e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    15e6:	22ff      	movs	r2, #255	; 0xff
    15e8:	401a      	ands	r2, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    15ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    15ec:	041b      	lsls	r3, r3, #16
    15ee:	0019      	movs	r1, r3
    15f0:	23ff      	movs	r3, #255	; 0xff
    15f2:	041b      	lsls	r3, r3, #16
    15f4:	400b      	ands	r3, r1
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    15f6:	4313      	orrs	r3, r2
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    15f8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    15fa:	0612      	lsls	r2, r2, #24
    15fc:	431a      	orrs	r2, r3
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    15fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1600:	60da      	str	r2, [r3, #12]
	}

	return tmp_status_code;
    1602:	233b      	movs	r3, #59	; 0x3b
    1604:	2210      	movs	r2, #16
    1606:	4694      	mov	ip, r2
    1608:	44bc      	add	ip, r7
    160a:	4463      	add	r3, ip
    160c:	781b      	ldrb	r3, [r3, #0]
}
    160e:	0018      	movs	r0, r3
    1610:	46bd      	mov	sp, r7
    1612:	b017      	add	sp, #92	; 0x5c
    1614:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1616:	46c0      	nop			; (mov r8, r8)
    1618:	0000a9b1 	.word	0x0000a9b1

0000161c <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    161c:	b590      	push	{r4, r7, lr}
    161e:	b08b      	sub	sp, #44	; 0x2c
    1620:	af00      	add	r7, sp, #0
    1622:	60f8      	str	r0, [r7, #12]
    1624:	60b9      	str	r1, [r7, #8]
    1626:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    1628:	68fb      	ldr	r3, [r7, #12]
    162a:	68ba      	ldr	r2, [r7, #8]
    162c:	601a      	str	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    162e:	68fb      	ldr	r3, [r7, #12]
    1630:	681b      	ldr	r3, [r3, #0]
    1632:	627b      	str	r3, [r7, #36]	; 0x24

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1634:	68fb      	ldr	r3, [r7, #12]
    1636:	681b      	ldr	r3, [r3, #0]
    1638:	0018      	movs	r0, r3
    163a:	4b3b      	ldr	r3, [pc, #236]	; (1728 <i2c_master_init+0x10c>)
    163c:	4798      	blx	r3
    163e:	0003      	movs	r3, r0
    1640:	623b      	str	r3, [r7, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1642:	6a3b      	ldr	r3, [r7, #32]
    1644:	3302      	adds	r3, #2
    1646:	61fb      	str	r3, [r7, #28]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1648:	6a3b      	ldr	r3, [r7, #32]
    164a:	3314      	adds	r3, #20
    164c:	61bb      	str	r3, [r7, #24]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    164e:	2201      	movs	r2, #1
    1650:	69fb      	ldr	r3, [r7, #28]
    1652:	409a      	lsls	r2, r3
    1654:	0013      	movs	r3, r2
    1656:	0019      	movs	r1, r3
    1658:	2002      	movs	r0, #2
    165a:	4b34      	ldr	r3, [pc, #208]	; (172c <i2c_master_init+0x110>)
    165c:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    165e:	2314      	movs	r3, #20
    1660:	18fb      	adds	r3, r7, r3
    1662:	0018      	movs	r0, r3
    1664:	4b32      	ldr	r3, [pc, #200]	; (1730 <i2c_master_init+0x114>)
    1666:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    1668:	687b      	ldr	r3, [r7, #4]
    166a:	7b1a      	ldrb	r2, [r3, #12]
    166c:	2314      	movs	r3, #20
    166e:	18fb      	adds	r3, r7, r3
    1670:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1672:	69bb      	ldr	r3, [r7, #24]
    1674:	b2db      	uxtb	r3, r3
    1676:	2214      	movs	r2, #20
    1678:	18ba      	adds	r2, r7, r2
    167a:	0011      	movs	r1, r2
    167c:	0018      	movs	r0, r3
    167e:	4b2d      	ldr	r3, [pc, #180]	; (1734 <i2c_master_init+0x118>)
    1680:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1682:	69bb      	ldr	r3, [r7, #24]
    1684:	b2db      	uxtb	r3, r3
    1686:	0018      	movs	r0, r3
    1688:	4b2b      	ldr	r3, [pc, #172]	; (1738 <i2c_master_init+0x11c>)
    168a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    168c:	687b      	ldr	r3, [r7, #4]
    168e:	7b1b      	ldrb	r3, [r3, #12]
    1690:	2100      	movs	r1, #0
    1692:	0018      	movs	r0, r3
    1694:	4b29      	ldr	r3, [pc, #164]	; (173c <i2c_master_init+0x120>)
    1696:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    1698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    169a:	681b      	ldr	r3, [r3, #0]
    169c:	2202      	movs	r2, #2
    169e:	4013      	ands	r3, r2
    16a0:	d001      	beq.n	16a6 <i2c_master_init+0x8a>
		return STATUS_ERR_DENIED;
    16a2:	231c      	movs	r3, #28
    16a4:	e03b      	b.n	171e <i2c_master_init+0x102>
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    16a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    16a8:	681b      	ldr	r3, [r3, #0]
    16aa:	2201      	movs	r2, #1
    16ac:	4013      	ands	r3, r2
    16ae:	d001      	beq.n	16b4 <i2c_master_init+0x98>
		return STATUS_BUSY;
    16b0:	2305      	movs	r3, #5
    16b2:	e034      	b.n	171e <i2c_master_init+0x102>
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Get sercom instance index and register callback. */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    16b4:	68fb      	ldr	r3, [r7, #12]
    16b6:	681b      	ldr	r3, [r3, #0]
    16b8:	2217      	movs	r2, #23
    16ba:	18bc      	adds	r4, r7, r2
    16bc:	0018      	movs	r0, r3
    16be:	4b1a      	ldr	r3, [pc, #104]	; (1728 <i2c_master_init+0x10c>)
    16c0:	4798      	blx	r3
    16c2:	0003      	movs	r3, r0
    16c4:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
    16c6:	4a1e      	ldr	r2, [pc, #120]	; (1740 <i2c_master_init+0x124>)
    16c8:	2317      	movs	r3, #23
    16ca:	18fb      	adds	r3, r7, r3
    16cc:	781b      	ldrb	r3, [r3, #0]
    16ce:	0011      	movs	r1, r2
    16d0:	0018      	movs	r0, r3
    16d2:	4b1c      	ldr	r3, [pc, #112]	; (1744 <i2c_master_init+0x128>)
    16d4:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    16d6:	2317      	movs	r3, #23
    16d8:	18fb      	adds	r3, r7, r3
    16da:	781a      	ldrb	r2, [r3, #0]
    16dc:	4b1a      	ldr	r3, [pc, #104]	; (1748 <i2c_master_init+0x12c>)
    16de:	0092      	lsls	r2, r2, #2
    16e0:	68f9      	ldr	r1, [r7, #12]
    16e2:	50d1      	str	r1, [r2, r3]

	/* Initialize values in module. */
	module->registered_callback = 0;
    16e4:	68fb      	ldr	r3, [r7, #12]
    16e6:	2200      	movs	r2, #0
    16e8:	761a      	strb	r2, [r3, #24]
	module->enabled_callback = 0;
    16ea:	68fb      	ldr	r3, [r7, #12]
    16ec:	2200      	movs	r2, #0
    16ee:	765a      	strb	r2, [r3, #25]
	module->buffer_length = 0;
    16f0:	68fb      	ldr	r3, [r7, #12]
    16f2:	2200      	movs	r2, #0
    16f4:	835a      	strh	r2, [r3, #26]
	module->buffer_remaining = 0;
    16f6:	68fb      	ldr	r3, [r7, #12]
    16f8:	2200      	movs	r2, #0
    16fa:	839a      	strh	r2, [r3, #28]

	module->status = STATUS_OK;
    16fc:	68fb      	ldr	r3, [r7, #12]
    16fe:	2225      	movs	r2, #37	; 0x25
    1700:	2100      	movs	r1, #0
    1702:	5499      	strb	r1, [r3, r2]
	module->buffer = NULL;
    1704:	68fb      	ldr	r3, [r7, #12]
    1706:	2200      	movs	r2, #0
    1708:	621a      	str	r2, [r3, #32]
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    170a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    170c:	2214      	movs	r2, #20
    170e:	601a      	str	r2, [r3, #0]

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
    1710:	687a      	ldr	r2, [r7, #4]
    1712:	68fb      	ldr	r3, [r7, #12]
    1714:	0011      	movs	r1, r2
    1716:	0018      	movs	r0, r3
    1718:	4b0c      	ldr	r3, [pc, #48]	; (174c <i2c_master_init+0x130>)
    171a:	4798      	blx	r3
    171c:	0003      	movs	r3, r0
}
    171e:	0018      	movs	r0, r3
    1720:	46bd      	mov	sp, r7
    1722:	b00b      	add	sp, #44	; 0x2c
    1724:	bd90      	pop	{r4, r7, pc}
    1726:	46c0      	nop			; (mov r8, r8)
    1728:	00008f39 	.word	0x00008f39
    172c:	00001169 	.word	0x00001169
    1730:	00001151 	.word	0x00001151
    1734:	0000a3a9 	.word	0x0000a3a9
    1738:	0000a3ed 	.word	0x0000a3ed
    173c:	00008cf1 	.word	0x00008cf1
    1740:	00001d95 	.word	0x00001d95
    1744:	00008f9d 	.word	0x00008f9d
    1748:	20005560 	.word	0x20005560
    174c:	0000120d 	.word	0x0000120d

00001750 <_i2c_master_address_response>:
 * \retval STATUS_ERR_BAD_ADDRESS       If slave is busy, or no slave
 *                                      acknowledged the address
 */
enum status_code _i2c_master_address_response(
		struct i2c_master_module *const module)
{
    1750:	b580      	push	{r7, lr}
    1752:	b084      	sub	sp, #16
    1754:	af00      	add	r7, sp, #0
    1756:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1758:	687b      	ldr	r3, [r7, #4]
    175a:	681b      	ldr	r3, [r3, #0]
    175c:	60fb      	str	r3, [r7, #12]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    175e:	68fb      	ldr	r3, [r7, #12]
    1760:	7e1b      	ldrb	r3, [r3, #24]
    1762:	b2db      	uxtb	r3, r3
    1764:	001a      	movs	r2, r3
    1766:	2302      	movs	r3, #2
    1768:	4013      	ands	r3, r2
    176a:	d00b      	beq.n	1784 <_i2c_master_address_response+0x34>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    176c:	68fb      	ldr	r3, [r7, #12]
    176e:	2202      	movs	r2, #2
    1770:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    1772:	68fb      	ldr	r3, [r7, #12]
    1774:	8b5b      	ldrh	r3, [r3, #26]
    1776:	b29b      	uxth	r3, r3
    1778:	001a      	movs	r2, r3
    177a:	2302      	movs	r3, #2
    177c:	4013      	ands	r3, r2
    177e:	d011      	beq.n	17a4 <_i2c_master_address_response+0x54>
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    1780:	2341      	movs	r3, #65	; 0x41
    1782:	e010      	b.n	17a6 <_i2c_master_address_response+0x56>
		}
	/* Check that slave responded with ack. */
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1784:	68fb      	ldr	r3, [r7, #12]
    1786:	8b5b      	ldrh	r3, [r3, #26]
    1788:	b29b      	uxth	r3, r3
    178a:	001a      	movs	r2, r3
    178c:	2304      	movs	r3, #4
    178e:	4013      	ands	r3, r2
    1790:	d008      	beq.n	17a4 <_i2c_master_address_response+0x54>
		/* Slave busy. Issue ack and stop command. */
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1792:	68fb      	ldr	r3, [r7, #12]
    1794:	685b      	ldr	r3, [r3, #4]
    1796:	22c0      	movs	r2, #192	; 0xc0
    1798:	0292      	lsls	r2, r2, #10
    179a:	431a      	orrs	r2, r3
    179c:	68fb      	ldr	r3, [r7, #12]
    179e:	605a      	str	r2, [r3, #4]

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
    17a0:	2318      	movs	r3, #24
    17a2:	e000      	b.n	17a6 <_i2c_master_address_response+0x56>
	}

	return STATUS_OK;
    17a4:	2300      	movs	r3, #0
}
    17a6:	0018      	movs	r0, r3
    17a8:	46bd      	mov	sp, r7
    17aa:	b004      	add	sp, #16
    17ac:	bd80      	pop	{r7, pc}

000017ae <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    17ae:	b580      	push	{r7, lr}
    17b0:	b084      	sub	sp, #16
    17b2:	af00      	add	r7, sp, #0
    17b4:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    17b6:	687b      	ldr	r3, [r7, #4]
    17b8:	681b      	ldr	r3, [r3, #0]
    17ba:	60bb      	str	r3, [r7, #8]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    17bc:	230e      	movs	r3, #14
    17be:	18fb      	adds	r3, r7, r3
    17c0:	2200      	movs	r2, #0
    17c2:	801a      	strh	r2, [r3, #0]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    17c4:	e00f      	b.n	17e6 <_i2c_master_wait_for_bus+0x38>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    17c6:	230e      	movs	r3, #14
    17c8:	18fb      	adds	r3, r7, r3
    17ca:	220e      	movs	r2, #14
    17cc:	18ba      	adds	r2, r7, r2
    17ce:	8812      	ldrh	r2, [r2, #0]
    17d0:	3201      	adds	r2, #1
    17d2:	801a      	strh	r2, [r3, #0]
    17d4:	687b      	ldr	r3, [r7, #4]
    17d6:	891b      	ldrh	r3, [r3, #8]
    17d8:	220e      	movs	r2, #14
    17da:	18ba      	adds	r2, r7, r2
    17dc:	8812      	ldrh	r2, [r2, #0]
    17de:	429a      	cmp	r2, r3
    17e0:	d301      	bcc.n	17e6 <_i2c_master_wait_for_bus+0x38>
			return STATUS_ERR_TIMEOUT;
    17e2:	2312      	movs	r3, #18
    17e4:	e00e      	b.n	1804 <_i2c_master_wait_for_bus+0x56>
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    17e6:	68bb      	ldr	r3, [r7, #8]
    17e8:	7e1b      	ldrb	r3, [r3, #24]
    17ea:	b2db      	uxtb	r3, r3
    17ec:	001a      	movs	r2, r3
    17ee:	2301      	movs	r3, #1
    17f0:	4013      	ands	r3, r2
    17f2:	d106      	bne.n	1802 <_i2c_master_wait_for_bus+0x54>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    17f4:	68bb      	ldr	r3, [r7, #8]
    17f6:	7e1b      	ldrb	r3, [r3, #24]
    17f8:	b2db      	uxtb	r3, r3
    17fa:	001a      	movs	r2, r3
    17fc:	2302      	movs	r3, #2
    17fe:	4013      	ands	r3, r2
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    1800:	d0e1      	beq.n	17c6 <_i2c_master_wait_for_bus+0x18>
		}
	}
	return STATUS_OK;
    1802:	2300      	movs	r3, #0
}
    1804:	0018      	movs	r0, r3
    1806:	46bd      	mov	sp, r7
    1808:	b004      	add	sp, #16
    180a:	bd80      	pop	{r7, pc}

0000180c <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    180c:	b590      	push	{r4, r7, lr}
    180e:	b085      	sub	sp, #20
    1810:	af00      	add	r7, sp, #0
    1812:	6078      	str	r0, [r7, #4]
    1814:	000a      	movs	r2, r1
    1816:	1cfb      	adds	r3, r7, #3
    1818:	701a      	strb	r2, [r3, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    181a:	687b      	ldr	r3, [r7, #4]
    181c:	681b      	ldr	r3, [r3, #0]
    181e:	60fb      	str	r3, [r7, #12]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1820:	68fb      	ldr	r3, [r7, #12]
    1822:	685b      	ldr	r3, [r3, #4]
    1824:	2280      	movs	r2, #128	; 0x80
    1826:	02d2      	lsls	r2, r2, #11
    1828:	431a      	orrs	r2, r3
    182a:	68fb      	ldr	r3, [r7, #12]
    182c:	605a      	str	r2, [r3, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    182e:	1cfb      	adds	r3, r7, #3
    1830:	781a      	ldrb	r2, [r3, #0]
    1832:	68fb      	ldr	r3, [r7, #12]
    1834:	625a      	str	r2, [r3, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    1836:	230b      	movs	r3, #11
    1838:	18fc      	adds	r4, r7, r3
    183a:	687b      	ldr	r3, [r7, #4]
    183c:	0018      	movs	r0, r3
    183e:	4b07      	ldr	r3, [pc, #28]	; (185c <_i2c_master_send_hs_master_code+0x50>)
    1840:	4798      	blx	r3
    1842:	0003      	movs	r3, r0
    1844:	7023      	strb	r3, [r4, #0]
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    1846:	68fb      	ldr	r3, [r7, #12]
    1848:	2201      	movs	r2, #1
    184a:	761a      	strb	r2, [r3, #24]

	return tmp_status;
    184c:	230b      	movs	r3, #11
    184e:	18fb      	adds	r3, r7, r3
    1850:	781b      	ldrb	r3, [r3, #0]
}
    1852:	0018      	movs	r0, r3
    1854:	46bd      	mov	sp, r7
    1856:	b005      	add	sp, #20
    1858:	bd90      	pop	{r4, r7, pc}
    185a:	46c0      	nop			; (mov r8, r8)
    185c:	000017af 	.word	0x000017af

00001860 <i2c_master_is_syncing>:
 * \retval true   Module is busy synchronizing
 * \retval false  Module is not synchronizing
 */
static inline bool i2c_master_is_syncing (
		const struct i2c_master_module *const module)
{
    1860:	b580      	push	{r7, lr}
    1862:	b084      	sub	sp, #16
    1864:	af00      	add	r7, sp, #0
    1866:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    1868:	687b      	ldr	r3, [r7, #4]
    186a:	681b      	ldr	r3, [r3, #0]
    186c:	60fb      	str	r3, [r7, #12]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    186e:	68fb      	ldr	r3, [r7, #12]
    1870:	69db      	ldr	r3, [r3, #28]
    1872:	2207      	movs	r2, #7
    1874:	4013      	ands	r3, r2
    1876:	1e5a      	subs	r2, r3, #1
    1878:	4193      	sbcs	r3, r2
    187a:	b2db      	uxtb	r3, r3
#else
#  error Unknown SERCOM SYNCBUSY scheme!
#endif
}
    187c:	0018      	movs	r0, r3
    187e:	46bd      	mov	sp, r7
    1880:	b004      	add	sp, #16
    1882:	bd80      	pop	{r7, pc}

00001884 <_i2c_master_wait_for_sync>:
 *
 * \param[in]  module  Pointer to software module structure
 */
static void _i2c_master_wait_for_sync(
		const struct i2c_master_module *const module)
{
    1884:	b580      	push	{r7, lr}
    1886:	b082      	sub	sp, #8
    1888:	af00      	add	r7, sp, #0
    188a:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    188c:	46c0      	nop			; (mov r8, r8)
    188e:	687b      	ldr	r3, [r7, #4]
    1890:	0018      	movs	r0, r3
    1892:	4b04      	ldr	r3, [pc, #16]	; (18a4 <_i2c_master_wait_for_sync+0x20>)
    1894:	4798      	blx	r3
    1896:	1e03      	subs	r3, r0, #0
    1898:	d1f9      	bne.n	188e <_i2c_master_wait_for_sync+0xa>
		/* Wait for I2C module to sync. */
	}
}
    189a:	46c0      	nop			; (mov r8, r8)
    189c:	46bd      	mov	sp, r7
    189e:	b002      	add	sp, #8
    18a0:	bd80      	pop	{r7, pc}
    18a2:	46c0      	nop			; (mov r8, r8)
    18a4:	00001861 	.word	0x00001861

000018a8 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
    18a8:	b580      	push	{r7, lr}
    18aa:	b084      	sub	sp, #16
    18ac:	af00      	add	r7, sp, #0
    18ae:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    18b0:	687b      	ldr	r3, [r7, #4]
    18b2:	681b      	ldr	r3, [r3, #0]
    18b4:	60fb      	str	r3, [r7, #12]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    18b6:	68fb      	ldr	r3, [r7, #12]
    18b8:	681b      	ldr	r3, [r3, #0]
    18ba:	011b      	lsls	r3, r3, #4
    18bc:	0fdb      	lsrs	r3, r3, #31
    18be:	b2db      	uxtb	r3, r3
    18c0:	001a      	movs	r2, r3
    18c2:	230b      	movs	r3, #11
    18c4:	18fb      	adds	r3, r7, r3
    18c6:	1e51      	subs	r1, r2, #1
    18c8:	418a      	sbcs	r2, r1
    18ca:	701a      	strb	r2, [r3, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
    18cc:	2308      	movs	r3, #8
    18ce:	18fb      	adds	r3, r7, r3
    18d0:	687a      	ldr	r2, [r7, #4]
    18d2:	8b52      	ldrh	r2, [r2, #26]
    18d4:	801a      	strh	r2, [r3, #0]
	buffer_index -= module->buffer_remaining;
    18d6:	687b      	ldr	r3, [r7, #4]
    18d8:	8b9b      	ldrh	r3, [r3, #28]
    18da:	b29a      	uxth	r2, r3
    18dc:	2308      	movs	r3, #8
    18de:	18fb      	adds	r3, r7, r3
    18e0:	2108      	movs	r1, #8
    18e2:	1879      	adds	r1, r7, r1
    18e4:	8809      	ldrh	r1, [r1, #0]
    18e6:	1a8a      	subs	r2, r1, r2
    18e8:	801a      	strh	r2, [r3, #0]

	module->buffer_remaining--;
    18ea:	687b      	ldr	r3, [r7, #4]
    18ec:	8b9b      	ldrh	r3, [r3, #28]
    18ee:	b29b      	uxth	r3, r3
    18f0:	3b01      	subs	r3, #1
    18f2:	b29a      	uxth	r2, r3
    18f4:	687b      	ldr	r3, [r7, #4]
    18f6:	839a      	strh	r2, [r3, #28]

	if (sclsm_flag) {
    18f8:	230b      	movs	r3, #11
    18fa:	18fb      	adds	r3, r7, r3
    18fc:	781b      	ldrb	r3, [r3, #0]
    18fe:	2b00      	cmp	r3, #0
    1900:	d010      	beq.n	1924 <_i2c_master_read+0x7c>
		if (module->send_nack && module->buffer_remaining == 1) {
    1902:	687b      	ldr	r3, [r7, #4]
    1904:	7adb      	ldrb	r3, [r3, #11]
    1906:	2b00      	cmp	r3, #0
    1908:	d01c      	beq.n	1944 <_i2c_master_read+0x9c>
    190a:	687b      	ldr	r3, [r7, #4]
    190c:	8b9b      	ldrh	r3, [r3, #28]
    190e:	b29b      	uxth	r3, r3
    1910:	2b01      	cmp	r3, #1
    1912:	d117      	bne.n	1944 <_i2c_master_read+0x9c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1914:	68fb      	ldr	r3, [r7, #12]
    1916:	685b      	ldr	r3, [r3, #4]
    1918:	2280      	movs	r2, #128	; 0x80
    191a:	02d2      	lsls	r2, r2, #11
    191c:	431a      	orrs	r2, r3
    191e:	68fb      	ldr	r3, [r7, #12]
    1920:	605a      	str	r2, [r3, #4]
    1922:	e00f      	b.n	1944 <_i2c_master_read+0x9c>
		}
	} else {
		if (module->send_nack && module->buffer_remaining == 0) {
    1924:	687b      	ldr	r3, [r7, #4]
    1926:	7adb      	ldrb	r3, [r3, #11]
    1928:	2b00      	cmp	r3, #0
    192a:	d00b      	beq.n	1944 <_i2c_master_read+0x9c>
    192c:	687b      	ldr	r3, [r7, #4]
    192e:	8b9b      	ldrh	r3, [r3, #28]
    1930:	b29b      	uxth	r3, r3
    1932:	2b00      	cmp	r3, #0
    1934:	d106      	bne.n	1944 <_i2c_master_read+0x9c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1936:	68fb      	ldr	r3, [r7, #12]
    1938:	685b      	ldr	r3, [r3, #4]
    193a:	2280      	movs	r2, #128	; 0x80
    193c:	02d2      	lsls	r2, r2, #11
    193e:	431a      	orrs	r2, r3
    1940:	68fb      	ldr	r3, [r7, #12]
    1942:	605a      	str	r2, [r3, #4]
		}
	}

	if (module->buffer_remaining == 0) {
    1944:	687b      	ldr	r3, [r7, #4]
    1946:	8b9b      	ldrh	r3, [r3, #28]
    1948:	b29b      	uxth	r3, r3
    194a:	2b00      	cmp	r3, #0
    194c:	d10e      	bne.n	196c <_i2c_master_read+0xc4>
		if (module->send_stop) {
    194e:	687b      	ldr	r3, [r7, #4]
    1950:	7a9b      	ldrb	r3, [r3, #10]
    1952:	2b00      	cmp	r3, #0
    1954:	d00a      	beq.n	196c <_i2c_master_read+0xc4>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    1956:	687b      	ldr	r3, [r7, #4]
    1958:	0018      	movs	r0, r3
    195a:	4b0e      	ldr	r3, [pc, #56]	; (1994 <_i2c_master_read+0xec>)
    195c:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    195e:	68fb      	ldr	r3, [r7, #12]
    1960:	685b      	ldr	r3, [r3, #4]
    1962:	22c0      	movs	r2, #192	; 0xc0
    1964:	0292      	lsls	r2, r2, #10
    1966:	431a      	orrs	r2, r3
    1968:	68fb      	ldr	r3, [r7, #12]
    196a:	605a      	str	r2, [r3, #4]
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
    196c:	687b      	ldr	r3, [r7, #4]
    196e:	0018      	movs	r0, r3
    1970:	4b08      	ldr	r3, [pc, #32]	; (1994 <_i2c_master_read+0xec>)
    1972:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
    1974:	687b      	ldr	r3, [r7, #4]
    1976:	6a1a      	ldr	r2, [r3, #32]
    1978:	2308      	movs	r3, #8
    197a:	18fb      	adds	r3, r7, r3
    197c:	881b      	ldrh	r3, [r3, #0]
    197e:	18d3      	adds	r3, r2, r3
    1980:	68fa      	ldr	r2, [r7, #12]
    1982:	2128      	movs	r1, #40	; 0x28
    1984:	5c52      	ldrb	r2, [r2, r1]
    1986:	b2d2      	uxtb	r2, r2
    1988:	701a      	strb	r2, [r3, #0]
}
    198a:	46c0      	nop			; (mov r8, r8)
    198c:	46bd      	mov	sp, r7
    198e:	b004      	add	sp, #16
    1990:	bd80      	pop	{r7, pc}
    1992:	46c0      	nop			; (mov r8, r8)
    1994:	00001885 	.word	0x00001885

00001998 <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
    1998:	b580      	push	{r7, lr}
    199a:	b084      	sub	sp, #16
    199c:	af00      	add	r7, sp, #0
    199e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    19a0:	687b      	ldr	r3, [r7, #4]
    19a2:	681b      	ldr	r3, [r3, #0]
    19a4:	60fb      	str	r3, [r7, #12]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
    19a6:	68fb      	ldr	r3, [r7, #12]
    19a8:	8b5b      	ldrh	r3, [r3, #26]
    19aa:	b29b      	uxth	r3, r3
    19ac:	001a      	movs	r2, r3
    19ae:	2304      	movs	r3, #4
    19b0:	4013      	ands	r3, r2
    19b2:	d004      	beq.n	19be <_i2c_master_write+0x26>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
    19b4:	687b      	ldr	r3, [r7, #4]
    19b6:	2225      	movs	r2, #37	; 0x25
    19b8:	211e      	movs	r1, #30
    19ba:	5499      	strb	r1, [r3, r2]
		/* Do not write more data */
		return;
    19bc:	e024      	b.n	1a08 <_i2c_master_write+0x70>
	}

	/* Find index to get next byte in buffer */
	uint16_t buffer_index = module->buffer_length;
    19be:	230a      	movs	r3, #10
    19c0:	18fb      	adds	r3, r7, r3
    19c2:	687a      	ldr	r2, [r7, #4]
    19c4:	8b52      	ldrh	r2, [r2, #26]
    19c6:	801a      	strh	r2, [r3, #0]
	buffer_index -= module->buffer_remaining;
    19c8:	687b      	ldr	r3, [r7, #4]
    19ca:	8b9b      	ldrh	r3, [r3, #28]
    19cc:	b29a      	uxth	r2, r3
    19ce:	230a      	movs	r3, #10
    19d0:	18fb      	adds	r3, r7, r3
    19d2:	210a      	movs	r1, #10
    19d4:	1879      	adds	r1, r7, r1
    19d6:	8809      	ldrh	r1, [r1, #0]
    19d8:	1a8a      	subs	r2, r1, r2
    19da:	801a      	strh	r2, [r3, #0]

	module->buffer_remaining--;
    19dc:	687b      	ldr	r3, [r7, #4]
    19de:	8b9b      	ldrh	r3, [r3, #28]
    19e0:	b29b      	uxth	r3, r3
    19e2:	3b01      	subs	r3, #1
    19e4:	b29a      	uxth	r2, r3
    19e6:	687b      	ldr	r3, [r7, #4]
    19e8:	839a      	strh	r2, [r3, #28]

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
    19ea:	687b      	ldr	r3, [r7, #4]
    19ec:	0018      	movs	r0, r3
    19ee:	4b08      	ldr	r3, [pc, #32]	; (1a10 <_i2c_master_write+0x78>)
    19f0:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
    19f2:	687b      	ldr	r3, [r7, #4]
    19f4:	6a1a      	ldr	r2, [r3, #32]
    19f6:	230a      	movs	r3, #10
    19f8:	18fb      	adds	r3, r7, r3
    19fa:	881b      	ldrh	r3, [r3, #0]
    19fc:	18d3      	adds	r3, r2, r3
    19fe:	781b      	ldrb	r3, [r3, #0]
    1a00:	b2d9      	uxtb	r1, r3
    1a02:	68fb      	ldr	r3, [r7, #12]
    1a04:	2228      	movs	r2, #40	; 0x28
    1a06:	5499      	strb	r1, [r3, r2]
}
    1a08:	46bd      	mov	sp, r7
    1a0a:	b004      	add	sp, #16
    1a0c:	bd80      	pop	{r7, pc}
    1a0e:	46c0      	nop			; (mov r8, r8)
    1a10:	00001885 	.word	0x00001885

00001a14 <_i2c_master_async_address_response>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_async_address_response(
		struct i2c_master_module *const module)
{
    1a14:	b580      	push	{r7, lr}
    1a16:	b084      	sub	sp, #16
    1a18:	af00      	add	r7, sp, #0
    1a1a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1a1c:	687b      	ldr	r3, [r7, #4]
    1a1e:	681b      	ldr	r3, [r3, #0]
    1a20:	60fb      	str	r3, [r7, #12]

	/* Check for error. Ignore bus-error; workaround for bus state stuck in
	 * BUSY.
	 */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
    1a22:	68fb      	ldr	r3, [r7, #12]
    1a24:	7e1b      	ldrb	r3, [r3, #24]
    1a26:	b2db      	uxtb	r3, r3
    1a28:	001a      	movs	r2, r3
    1a2a:	2301      	movs	r3, #1
    1a2c:	4013      	ands	r3, r2
    1a2e:	d02b      	beq.n	1a88 <_i2c_master_async_address_response+0x74>
	{
		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    1a30:	68fb      	ldr	r3, [r7, #12]
    1a32:	2201      	movs	r2, #1
    1a34:	761a      	strb	r2, [r3, #24]

		/* Check arbitration */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    1a36:	68fb      	ldr	r3, [r7, #12]
    1a38:	8b5b      	ldrh	r3, [r3, #26]
    1a3a:	b29b      	uxth	r3, r3
    1a3c:	001a      	movs	r2, r3
    1a3e:	2302      	movs	r3, #2
    1a40:	4013      	ands	r3, r2
    1a42:	d004      	beq.n	1a4e <_i2c_master_async_address_response+0x3a>
			/* Return busy */
			module->status = STATUS_ERR_PACKET_COLLISION;
    1a44:	687b      	ldr	r3, [r7, #4]
    1a46:	2225      	movs	r2, #37	; 0x25
    1a48:	2141      	movs	r1, #65	; 0x41
    1a4a:	5499      	strb	r1, [r3, r2]
    1a4c:	e01c      	b.n	1a88 <_i2c_master_async_address_response+0x74>
		}
		/* No slave responds */
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1a4e:	68fb      	ldr	r3, [r7, #12]
    1a50:	8b5b      	ldrh	r3, [r3, #26]
    1a52:	b29b      	uxth	r3, r3
    1a54:	001a      	movs	r2, r3
    1a56:	2304      	movs	r3, #4
    1a58:	4013      	ands	r3, r2
    1a5a:	d015      	beq.n	1a88 <_i2c_master_async_address_response+0x74>
			module->status           = STATUS_ERR_BAD_ADDRESS;
    1a5c:	687b      	ldr	r3, [r7, #4]
    1a5e:	2225      	movs	r2, #37	; 0x25
    1a60:	2118      	movs	r1, #24
    1a62:	5499      	strb	r1, [r3, r2]
			module->buffer_remaining = 0;
    1a64:	687b      	ldr	r3, [r7, #4]
    1a66:	2200      	movs	r2, #0
    1a68:	839a      	strh	r2, [r3, #28]

			if (module->send_stop) {
    1a6a:	687b      	ldr	r3, [r7, #4]
    1a6c:	7a9b      	ldrb	r3, [r3, #10]
    1a6e:	2b00      	cmp	r3, #0
    1a70:	d00a      	beq.n	1a88 <_i2c_master_async_address_response+0x74>
				/* Send stop condition */
				_i2c_master_wait_for_sync(module);
    1a72:	687b      	ldr	r3, [r7, #4]
    1a74:	0018      	movs	r0, r3
    1a76:	4b13      	ldr	r3, [pc, #76]	; (1ac4 <_i2c_master_async_address_response+0xb0>)
    1a78:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1a7a:	68fb      	ldr	r3, [r7, #12]
    1a7c:	685b      	ldr	r3, [r3, #4]
    1a7e:	22c0      	movs	r2, #192	; 0xc0
    1a80:	0292      	lsls	r2, r2, #10
    1a82:	431a      	orrs	r2, r3
    1a84:	68fb      	ldr	r3, [r7, #12]
    1a86:	605a      	str	r2, [r3, #4]
			}
		}
	}

	module->buffer_length = module->buffer_remaining;
    1a88:	687b      	ldr	r3, [r7, #4]
    1a8a:	8b9b      	ldrh	r3, [r3, #28]
    1a8c:	b29a      	uxth	r2, r3
    1a8e:	687b      	ldr	r3, [r7, #4]
    1a90:	835a      	strh	r2, [r3, #26]

	/* Check for status OK. */
	if (module->status == STATUS_BUSY) {
    1a92:	687b      	ldr	r3, [r7, #4]
    1a94:	2225      	movs	r2, #37	; 0x25
    1a96:	5c9b      	ldrb	r3, [r3, r2]
    1a98:	b2db      	uxtb	r3, r3
    1a9a:	2b05      	cmp	r3, #5
    1a9c:	d10e      	bne.n	1abc <_i2c_master_async_address_response+0xa8>
		/* Call function based on transfer direction. */
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1a9e:	687b      	ldr	r3, [r7, #4]
    1aa0:	2224      	movs	r2, #36	; 0x24
    1aa2:	5c9b      	ldrb	r3, [r3, r2]
    1aa4:	b2db      	uxtb	r3, r3
    1aa6:	2b00      	cmp	r3, #0
    1aa8:	d104      	bne.n	1ab4 <_i2c_master_async_address_response+0xa0>
			_i2c_master_write(module);
    1aaa:	687b      	ldr	r3, [r7, #4]
    1aac:	0018      	movs	r0, r3
    1aae:	4b06      	ldr	r3, [pc, #24]	; (1ac8 <_i2c_master_async_address_response+0xb4>)
    1ab0:	4798      	blx	r3
		} else {
			_i2c_master_read(module);
		}
	}
}
    1ab2:	e003      	b.n	1abc <_i2c_master_async_address_response+0xa8>
			_i2c_master_read(module);
    1ab4:	687b      	ldr	r3, [r7, #4]
    1ab6:	0018      	movs	r0, r3
    1ab8:	4b04      	ldr	r3, [pc, #16]	; (1acc <_i2c_master_async_address_response+0xb8>)
    1aba:	4798      	blx	r3
}
    1abc:	46c0      	nop			; (mov r8, r8)
    1abe:	46bd      	mov	sp, r7
    1ac0:	b004      	add	sp, #16
    1ac2:	bd80      	pop	{r7, pc}
    1ac4:	00001885 	.word	0x00001885
    1ac8:	00001999 	.word	0x00001999
    1acc:	000018a9 	.word	0x000018a9

00001ad0 <i2c_master_register_callback>:
 */
void i2c_master_register_callback(
		struct i2c_master_module *const module,
		const i2c_master_callback_t callback,
		enum i2c_master_callback callback_type)
{
    1ad0:	b580      	push	{r7, lr}
    1ad2:	b084      	sub	sp, #16
    1ad4:	af00      	add	r7, sp, #0
    1ad6:	60f8      	str	r0, [r7, #12]
    1ad8:	60b9      	str	r1, [r7, #8]
    1ada:	1dfb      	adds	r3, r7, #7
    1adc:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(callback);

	/* Register callback */
	module->callbacks[callback_type] = callback;
    1ade:	1dfb      	adds	r3, r7, #7
    1ae0:	781b      	ldrb	r3, [r3, #0]
    1ae2:	68fa      	ldr	r2, [r7, #12]
    1ae4:	3302      	adds	r3, #2
    1ae6:	009b      	lsls	r3, r3, #2
    1ae8:	18d3      	adds	r3, r2, r3
    1aea:	3304      	adds	r3, #4
    1aec:	68ba      	ldr	r2, [r7, #8]
    1aee:	601a      	str	r2, [r3, #0]

	/* Set corresponding bit to set callback as registered */
	module->registered_callback |= (1 << callback_type);
    1af0:	68fb      	ldr	r3, [r7, #12]
    1af2:	7e1b      	ldrb	r3, [r3, #24]
    1af4:	b2db      	uxtb	r3, r3
    1af6:	b25a      	sxtb	r2, r3
    1af8:	1dfb      	adds	r3, r7, #7
    1afa:	781b      	ldrb	r3, [r3, #0]
    1afc:	2101      	movs	r1, #1
    1afe:	4099      	lsls	r1, r3
    1b00:	000b      	movs	r3, r1
    1b02:	b25b      	sxtb	r3, r3
    1b04:	4313      	orrs	r3, r2
    1b06:	b25b      	sxtb	r3, r3
    1b08:	b2da      	uxtb	r2, r3
    1b0a:	68fb      	ldr	r3, [r7, #12]
    1b0c:	761a      	strb	r2, [r3, #24]
}
    1b0e:	46c0      	nop			; (mov r8, r8)
    1b10:	46bd      	mov	sp, r7
    1b12:	b004      	add	sp, #16
    1b14:	bd80      	pop	{r7, pc}
	...

00001b18 <_i2c_master_read_packet>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    1b18:	b590      	push	{r4, r7, lr}
    1b1a:	b087      	sub	sp, #28
    1b1c:	af00      	add	r7, sp, #0
    1b1e:	6078      	str	r0, [r7, #4]
    1b20:	6039      	str	r1, [r7, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1b22:	687b      	ldr	r3, [r7, #4]
    1b24:	681b      	ldr	r3, [r3, #0]
    1b26:	613b      	str	r3, [r7, #16]
	enum status_code tmp_status;

	/* Save packet to software module */
	module->buffer             = packet->data;
    1b28:	683b      	ldr	r3, [r7, #0]
    1b2a:	685a      	ldr	r2, [r3, #4]
    1b2c:	687b      	ldr	r3, [r7, #4]
    1b2e:	621a      	str	r2, [r3, #32]
	module->buffer_remaining   = packet->data_length;
    1b30:	683b      	ldr	r3, [r7, #0]
    1b32:	885a      	ldrh	r2, [r3, #2]
    1b34:	687b      	ldr	r3, [r7, #4]
    1b36:	839a      	strh	r2, [r3, #28]
	module->transfer_direction = I2C_TRANSFER_READ;
    1b38:	687b      	ldr	r3, [r7, #4]
    1b3a:	2224      	movs	r2, #36	; 0x24
    1b3c:	2101      	movs	r1, #1
    1b3e:	5499      	strb	r1, [r3, r2]
	module->status             = STATUS_BUSY;
    1b40:	687b      	ldr	r3, [r7, #4]
    1b42:	2225      	movs	r2, #37	; 0x25
    1b44:	2105      	movs	r1, #5
    1b46:	5499      	strb	r1, [r3, r2]

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1b48:	693b      	ldr	r3, [r7, #16]
    1b4a:	681b      	ldr	r3, [r3, #0]
    1b4c:	011b      	lsls	r3, r3, #4
    1b4e:	0fdb      	lsrs	r3, r3, #31
    1b50:	b2db      	uxtb	r3, r3
    1b52:	001a      	movs	r2, r3
    1b54:	230f      	movs	r3, #15
    1b56:	18fb      	adds	r3, r7, r3
    1b58:	1e51      	subs	r1, r2, #1
    1b5a:	418a      	sbcs	r2, r1
    1b5c:	701a      	strb	r2, [r3, #0]

	/* Switch to high speed mode */
	if (packet->high_speed) {
    1b5e:	683b      	ldr	r3, [r7, #0]
    1b60:	7a5b      	ldrb	r3, [r3, #9]
    1b62:	2b00      	cmp	r3, #0
    1b64:	d006      	beq.n	1b74 <_i2c_master_read_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    1b66:	683b      	ldr	r3, [r7, #0]
    1b68:	7a9a      	ldrb	r2, [r3, #10]
    1b6a:	687b      	ldr	r3, [r7, #4]
    1b6c:	0011      	movs	r1, r2
    1b6e:	0018      	movs	r0, r3
    1b70:	4b3b      	ldr	r3, [pc, #236]	; (1c60 <_i2c_master_read_packet+0x148>)
    1b72:	4798      	blx	r3
	}

	/* Set action to ACK or NACK. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
    1b74:	230f      	movs	r3, #15
    1b76:	18fb      	adds	r3, r7, r3
    1b78:	781b      	ldrb	r3, [r3, #0]
    1b7a:	2b00      	cmp	r3, #0
    1b7c:	d00b      	beq.n	1b96 <_i2c_master_read_packet+0x7e>
    1b7e:	683b      	ldr	r3, [r7, #0]
    1b80:	885b      	ldrh	r3, [r3, #2]
    1b82:	2b01      	cmp	r3, #1
    1b84:	d107      	bne.n	1b96 <_i2c_master_read_packet+0x7e>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1b86:	693b      	ldr	r3, [r7, #16]
    1b88:	685b      	ldr	r3, [r3, #4]
    1b8a:	2280      	movs	r2, #128	; 0x80
    1b8c:	02d2      	lsls	r2, r2, #11
    1b8e:	431a      	orrs	r2, r3
    1b90:	693b      	ldr	r3, [r7, #16]
    1b92:	605a      	str	r2, [r3, #4]
    1b94:	e005      	b.n	1ba2 <_i2c_master_read_packet+0x8a>
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1b96:	693b      	ldr	r3, [r7, #16]
    1b98:	685b      	ldr	r3, [r3, #4]
    1b9a:	4a32      	ldr	r2, [pc, #200]	; (1c64 <_i2c_master_read_packet+0x14c>)
    1b9c:	401a      	ands	r2, r3
    1b9e:	693b      	ldr	r3, [r7, #16]
    1ba0:	605a      	str	r2, [r3, #4]
	}

	if (packet->ten_bit_address) {
    1ba2:	683b      	ldr	r3, [r7, #0]
    1ba4:	7a1b      	ldrb	r3, [r3, #8]
    1ba6:	2b00      	cmp	r3, #0
    1ba8:	d045      	beq.n	1c36 <_i2c_master_read_packet+0x11e>
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
    1baa:	683b      	ldr	r3, [r7, #0]
    1bac:	881b      	ldrh	r3, [r3, #0]
    1bae:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1bb0:	683b      	ldr	r3, [r7, #0]
    1bb2:	7a5b      	ldrb	r3, [r3, #9]
    1bb4:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
    1bb6:	4313      	orrs	r3, r2
    1bb8:	001a      	movs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1bba:	2380      	movs	r3, #128	; 0x80
    1bbc:	021b      	lsls	r3, r3, #8
    1bbe:	431a      	orrs	r2, r3
		i2c_module->ADDR.reg = (packet->address << 1) |
    1bc0:	693b      	ldr	r3, [r7, #16]
    1bc2:	625a      	str	r2, [r3, #36]	; 0x24
			SERCOM_I2CM_ADDR_TENBITEN;

		/* Wait for response on bus. */
		tmp_status = _i2c_master_wait_for_bus(module);
    1bc4:	2317      	movs	r3, #23
    1bc6:	18fc      	adds	r4, r7, r3
    1bc8:	687b      	ldr	r3, [r7, #4]
    1bca:	0018      	movs	r0, r3
    1bcc:	4b26      	ldr	r3, [pc, #152]	; (1c68 <_i2c_master_read_packet+0x150>)
    1bce:	4798      	blx	r3
    1bd0:	0003      	movs	r3, r0
    1bd2:	7023      	strb	r3, [r4, #0]

		/* Set action to ack. */
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1bd4:	693b      	ldr	r3, [r7, #16]
    1bd6:	685b      	ldr	r3, [r3, #4]
    1bd8:	4a22      	ldr	r2, [pc, #136]	; (1c64 <_i2c_master_read_packet+0x14c>)
    1bda:	401a      	ands	r2, r3
    1bdc:	693b      	ldr	r3, [r7, #16]
    1bde:	605a      	str	r2, [r3, #4]

		/* Check for address response error unless previous error is
		 * detected. */
		if (tmp_status == STATUS_OK) {
    1be0:	2317      	movs	r3, #23
    1be2:	18fb      	adds	r3, r7, r3
    1be4:	781b      	ldrb	r3, [r3, #0]
    1be6:	2b00      	cmp	r3, #0
    1be8:	d107      	bne.n	1bfa <_i2c_master_read_packet+0xe2>
			tmp_status = _i2c_master_address_response(module);
    1bea:	2317      	movs	r3, #23
    1bec:	18fc      	adds	r4, r7, r3
    1bee:	687b      	ldr	r3, [r7, #4]
    1bf0:	0018      	movs	r0, r3
    1bf2:	4b1e      	ldr	r3, [pc, #120]	; (1c6c <_i2c_master_read_packet+0x154>)
    1bf4:	4798      	blx	r3
    1bf6:	0003      	movs	r3, r0
    1bf8:	7023      	strb	r3, [r4, #0]
		}

		if (tmp_status == STATUS_OK) {
    1bfa:	2317      	movs	r3, #23
    1bfc:	18fb      	adds	r3, r7, r3
    1bfe:	781b      	ldrb	r3, [r3, #0]
    1c00:	2b00      	cmp	r3, #0
    1c02:	d114      	bne.n	1c2e <_i2c_master_read_packet+0x116>
			/* Enable interrupts */
			i2c_module->INTENSET.reg =
    1c04:	693b      	ldr	r3, [r7, #16]
    1c06:	2203      	movs	r2, #3
    1c08:	759a      	strb	r2, [r3, #22]

			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    1c0a:	683b      	ldr	r3, [r7, #0]
    1c0c:	881b      	ldrh	r3, [r3, #0]
    1c0e:	0a1b      	lsrs	r3, r3, #8
    1c10:	b29b      	uxth	r3, r3
    1c12:	2278      	movs	r2, #120	; 0x78
    1c14:	4313      	orrs	r3, r2
    1c16:	b29b      	uxth	r3, r3
    1c18:	005a      	lsls	r2, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1c1a:	683b      	ldr	r3, [r7, #0]
    1c1c:	7a5b      	ldrb	r3, [r3, #9]
    1c1e:	039b      	lsls	r3, r3, #14
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    1c20:	4313      	orrs	r3, r2
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1c22:	2201      	movs	r2, #1
    1c24:	4313      	orrs	r3, r2
    1c26:	001a      	movs	r2, r3
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    1c28:	693b      	ldr	r3, [r7, #16]
    1c2a:	625a      	str	r2, [r3, #36]	; 0x24
    1c2c:	e012      	b.n	1c54 <_i2c_master_read_packet+0x13c>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
    1c2e:	2317      	movs	r3, #23
    1c30:	18fb      	adds	r3, r7, r3
    1c32:	781b      	ldrb	r3, [r3, #0]
    1c34:	e00f      	b.n	1c56 <_i2c_master_read_packet+0x13e>
		}
	} else {
		/* Enable interrupts */
		i2c_module->INTENSET.reg =
    1c36:	693b      	ldr	r3, [r7, #16]
    1c38:	2203      	movs	r2, #3
    1c3a:	759a      	strb	r2, [r3, #22]
			SERCOM_I2CM_INTENSET_MB | SERCOM_I2CM_INTENSET_SB;

		/* Set address and direction bit. Will send start command on bus */
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    1c3c:	683b      	ldr	r3, [r7, #0]
    1c3e:	881b      	ldrh	r3, [r3, #0]
    1c40:	005b      	lsls	r3, r3, #1
    1c42:	2201      	movs	r2, #1
    1c44:	431a      	orrs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    1c46:	683b      	ldr	r3, [r7, #0]
    1c48:	7a5b      	ldrb	r3, [r3, #9]
    1c4a:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    1c4c:	4313      	orrs	r3, r2
    1c4e:	001a      	movs	r2, r3
    1c50:	693b      	ldr	r3, [r7, #16]
    1c52:	625a      	str	r2, [r3, #36]	; 0x24
	}

	return STATUS_OK;
    1c54:	2300      	movs	r3, #0
}
    1c56:	0018      	movs	r0, r3
    1c58:	46bd      	mov	sp, r7
    1c5a:	b007      	add	sp, #28
    1c5c:	bd90      	pop	{r4, r7, pc}
    1c5e:	46c0      	nop			; (mov r8, r8)
    1c60:	0000180d 	.word	0x0000180d
    1c64:	fffbffff 	.word	0xfffbffff
    1c68:	000017af 	.word	0x000017af
    1c6c:	00001751 	.word	0x00001751

00001c70 <i2c_master_read_packet_job>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
enum status_code i2c_master_read_packet_job(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    1c70:	b580      	push	{r7, lr}
    1c72:	b082      	sub	sp, #8
    1c74:	af00      	add	r7, sp, #0
    1c76:	6078      	str	r0, [r7, #4]
    1c78:	6039      	str	r1, [r7, #0]
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
    1c7a:	687b      	ldr	r3, [r7, #4]
    1c7c:	8b9b      	ldrh	r3, [r3, #28]
    1c7e:	b29b      	uxth	r3, r3
    1c80:	2b00      	cmp	r3, #0
    1c82:	d001      	beq.n	1c88 <i2c_master_read_packet_job+0x18>
		return STATUS_BUSY;
    1c84:	2305      	movs	r3, #5
    1c86:	e00c      	b.n	1ca2 <i2c_master_read_packet_job+0x32>
	}

	/* Make sure we send STOP */
	module->send_stop = true;
    1c88:	687b      	ldr	r3, [r7, #4]
    1c8a:	2201      	movs	r2, #1
    1c8c:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
    1c8e:	687b      	ldr	r3, [r7, #4]
    1c90:	2201      	movs	r2, #1
    1c92:	72da      	strb	r2, [r3, #11]
	/* Start reading */
	return _i2c_master_read_packet(module, packet);
    1c94:	683a      	ldr	r2, [r7, #0]
    1c96:	687b      	ldr	r3, [r7, #4]
    1c98:	0011      	movs	r1, r2
    1c9a:	0018      	movs	r0, r3
    1c9c:	4b03      	ldr	r3, [pc, #12]	; (1cac <i2c_master_read_packet_job+0x3c>)
    1c9e:	4798      	blx	r3
    1ca0:	0003      	movs	r3, r0
}
    1ca2:	0018      	movs	r0, r3
    1ca4:	46bd      	mov	sp, r7
    1ca6:	b002      	add	sp, #8
    1ca8:	bd80      	pop	{r7, pc}
    1caa:	46c0      	nop			; (mov r8, r8)
    1cac:	00001b19 	.word	0x00001b19

00001cb0 <_i2c_master_write_packet>:
 * \retval STATUS_BUSY If module is currently busy with another transfer
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    1cb0:	b580      	push	{r7, lr}
    1cb2:	b084      	sub	sp, #16
    1cb4:	af00      	add	r7, sp, #0
    1cb6:	6078      	str	r0, [r7, #4]
    1cb8:	6039      	str	r1, [r7, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1cba:	687b      	ldr	r3, [r7, #4]
    1cbc:	681b      	ldr	r3, [r3, #0]
    1cbe:	60fb      	str	r3, [r7, #12]

	/* Switch to high speed mode */
	if (packet->high_speed) {
    1cc0:	683b      	ldr	r3, [r7, #0]
    1cc2:	7a5b      	ldrb	r3, [r3, #9]
    1cc4:	2b00      	cmp	r3, #0
    1cc6:	d006      	beq.n	1cd6 <_i2c_master_write_packet+0x26>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    1cc8:	683b      	ldr	r3, [r7, #0]
    1cca:	7a9a      	ldrb	r2, [r3, #10]
    1ccc:	687b      	ldr	r3, [r7, #4]
    1cce:	0011      	movs	r1, r2
    1cd0:	0018      	movs	r0, r3
    1cd2:	4b1e      	ldr	r3, [pc, #120]	; (1d4c <_i2c_master_write_packet+0x9c>)
    1cd4:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1cd6:	68fb      	ldr	r3, [r7, #12]
    1cd8:	685b      	ldr	r3, [r3, #4]
    1cda:	4a1d      	ldr	r2, [pc, #116]	; (1d50 <_i2c_master_write_packet+0xa0>)
    1cdc:	401a      	ands	r2, r3
    1cde:	68fb      	ldr	r3, [r7, #12]
    1ce0:	605a      	str	r2, [r3, #4]

	/* Save packet to software module */
	module->buffer             = packet->data;
    1ce2:	683b      	ldr	r3, [r7, #0]
    1ce4:	685a      	ldr	r2, [r3, #4]
    1ce6:	687b      	ldr	r3, [r7, #4]
    1ce8:	621a      	str	r2, [r3, #32]
	module->buffer_remaining   = packet->data_length;
    1cea:	683b      	ldr	r3, [r7, #0]
    1cec:	885a      	ldrh	r2, [r3, #2]
    1cee:	687b      	ldr	r3, [r7, #4]
    1cf0:	839a      	strh	r2, [r3, #28]
	module->transfer_direction = I2C_TRANSFER_WRITE;
    1cf2:	687b      	ldr	r3, [r7, #4]
    1cf4:	2224      	movs	r2, #36	; 0x24
    1cf6:	2100      	movs	r1, #0
    1cf8:	5499      	strb	r1, [r3, r2]
	module->status             = STATUS_BUSY;
    1cfa:	687b      	ldr	r3, [r7, #4]
    1cfc:	2225      	movs	r2, #37	; 0x25
    1cfe:	2105      	movs	r1, #5
    1d00:	5499      	strb	r1, [r3, r2]

	/* Enable interrupts */
	i2c_module->INTENSET.reg =
    1d02:	68fb      	ldr	r3, [r7, #12]
    1d04:	2203      	movs	r2, #3
    1d06:	759a      	strb	r2, [r3, #22]
			SERCOM_I2CM_INTENSET_MB | SERCOM_I2CM_INTENSET_SB;

	/* Set address and direction bit, will send start command on bus */
	if (packet->ten_bit_address) {
    1d08:	683b      	ldr	r3, [r7, #0]
    1d0a:	7a1b      	ldrb	r3, [r3, #8]
    1d0c:	2b00      	cmp	r3, #0
    1d0e:	d00d      	beq.n	1d2c <_i2c_master_write_packet+0x7c>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1d10:	683b      	ldr	r3, [r7, #0]
    1d12:	881b      	ldrh	r3, [r3, #0]
    1d14:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1d16:	683b      	ldr	r3, [r7, #0]
    1d18:	7a5b      	ldrb	r3, [r3, #9]
    1d1a:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1d1c:	4313      	orrs	r3, r2
    1d1e:	001a      	movs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1d20:	2380      	movs	r3, #128	; 0x80
    1d22:	021b      	lsls	r3, r3, #8
    1d24:	431a      	orrs	r2, r3
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1d26:	68fb      	ldr	r3, [r7, #12]
    1d28:	625a      	str	r2, [r3, #36]	; 0x24
    1d2a:	e009      	b.n	1d40 <_i2c_master_write_packet+0x90>
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1d2c:	683b      	ldr	r3, [r7, #0]
    1d2e:	881b      	ldrh	r3, [r3, #0]
    1d30:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    1d32:	683b      	ldr	r3, [r7, #0]
    1d34:	7a5b      	ldrb	r3, [r3, #9]
    1d36:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1d38:	4313      	orrs	r3, r2
    1d3a:	001a      	movs	r2, r3
    1d3c:	68fb      	ldr	r3, [r7, #12]
    1d3e:	625a      	str	r2, [r3, #36]	; 0x24
	}

	return STATUS_OK;
    1d40:	2300      	movs	r3, #0
}
    1d42:	0018      	movs	r0, r3
    1d44:	46bd      	mov	sp, r7
    1d46:	b004      	add	sp, #16
    1d48:	bd80      	pop	{r7, pc}
    1d4a:	46c0      	nop			; (mov r8, r8)
    1d4c:	0000180d 	.word	0x0000180d
    1d50:	fffbffff 	.word	0xfffbffff

00001d54 <i2c_master_write_packet_job>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
enum status_code i2c_master_write_packet_job(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    1d54:	b580      	push	{r7, lr}
    1d56:	b082      	sub	sp, #8
    1d58:	af00      	add	r7, sp, #0
    1d5a:	6078      	str	r0, [r7, #4]
    1d5c:	6039      	str	r1, [r7, #0]
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy with another job. */
	if (module->buffer_remaining > 0) {
    1d5e:	687b      	ldr	r3, [r7, #4]
    1d60:	8b9b      	ldrh	r3, [r3, #28]
    1d62:	b29b      	uxth	r3, r3
    1d64:	2b00      	cmp	r3, #0
    1d66:	d001      	beq.n	1d6c <i2c_master_write_packet_job+0x18>
		return STATUS_BUSY;
    1d68:	2305      	movs	r3, #5
    1d6a:	e00c      	b.n	1d86 <i2c_master_write_packet_job+0x32>
	}

	/* Make sure we send STOP at end*/
	module->send_stop = true;
    1d6c:	687b      	ldr	r3, [r7, #4]
    1d6e:	2201      	movs	r2, #1
    1d70:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
    1d72:	687b      	ldr	r3, [r7, #4]
    1d74:	2201      	movs	r2, #1
    1d76:	72da      	strb	r2, [r3, #11]
	/* Start write operation */
	return _i2c_master_write_packet(module, packet);
    1d78:	683a      	ldr	r2, [r7, #0]
    1d7a:	687b      	ldr	r3, [r7, #4]
    1d7c:	0011      	movs	r1, r2
    1d7e:	0018      	movs	r0, r3
    1d80:	4b03      	ldr	r3, [pc, #12]	; (1d90 <i2c_master_write_packet_job+0x3c>)
    1d82:	4798      	blx	r3
    1d84:	0003      	movs	r3, r0
}
    1d86:	0018      	movs	r0, r3
    1d88:	46bd      	mov	sp, r7
    1d8a:	b002      	add	sp, #8
    1d8c:	bd80      	pop	{r7, pc}
    1d8e:	46c0      	nop			; (mov r8, r8)
    1d90:	00001cb1 	.word	0x00001cb1

00001d94 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    1d94:	b580      	push	{r7, lr}
    1d96:	b086      	sub	sp, #24
    1d98:	af00      	add	r7, sp, #0
    1d9a:	0002      	movs	r2, r0
    1d9c:	1dfb      	adds	r3, r7, #7
    1d9e:	701a      	strb	r2, [r3, #0]
	/* Get software module for callback handling */
	struct i2c_master_module *module =
			(struct i2c_master_module*)_sercom_instances[instance];
    1da0:	1dfb      	adds	r3, r7, #7
    1da2:	781a      	ldrb	r2, [r3, #0]
	struct i2c_master_module *module =
    1da4:	4b93      	ldr	r3, [pc, #588]	; (1ff4 <_i2c_master_interrupt_handler+0x260>)
    1da6:	0092      	lsls	r2, r2, #2
    1da8:	58d3      	ldr	r3, [r2, r3]
    1daa:	617b      	str	r3, [r7, #20]

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1dac:	697b      	ldr	r3, [r7, #20]
    1dae:	681b      	ldr	r3, [r3, #0]
    1db0:	613b      	str	r3, [r7, #16]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1db2:	693b      	ldr	r3, [r7, #16]
    1db4:	681b      	ldr	r3, [r3, #0]
    1db6:	011b      	lsls	r3, r3, #4
    1db8:	0fdb      	lsrs	r3, r3, #31
    1dba:	b2db      	uxtb	r3, r3
    1dbc:	001a      	movs	r2, r3
    1dbe:	230f      	movs	r3, #15
    1dc0:	18fb      	adds	r3, r7, r3
    1dc2:	1e51      	subs	r1, r2, #1
    1dc4:	418a      	sbcs	r2, r1
    1dc6:	701a      	strb	r2, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    1dc8:	230e      	movs	r3, #14
    1dca:	18fb      	adds	r3, r7, r3
    1dcc:	697a      	ldr	r2, [r7, #20]
    1dce:	7e52      	ldrb	r2, [r2, #25]
    1dd0:	701a      	strb	r2, [r3, #0]
	callback_mask &= module->registered_callback;
    1dd2:	697b      	ldr	r3, [r7, #20]
    1dd4:	7e1b      	ldrb	r3, [r3, #24]
    1dd6:	b2da      	uxtb	r2, r3
    1dd8:	230e      	movs	r3, #14
    1dda:	18fb      	adds	r3, r7, r3
    1ddc:	210e      	movs	r1, #14
    1dde:	1879      	adds	r1, r7, r1
    1de0:	7809      	ldrb	r1, [r1, #0]
    1de2:	400a      	ands	r2, r1
    1de4:	701a      	strb	r2, [r3, #0]

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    1de6:	697b      	ldr	r3, [r7, #20]
    1de8:	8b5b      	ldrh	r3, [r3, #26]
    1dea:	b29b      	uxth	r3, r3
    1dec:	2b00      	cmp	r3, #0
    1dee:	d109      	bne.n	1e04 <_i2c_master_interrupt_handler+0x70>
    1df0:	697b      	ldr	r3, [r7, #20]
    1df2:	8b9b      	ldrh	r3, [r3, #28]
    1df4:	b29b      	uxth	r3, r3
    1df6:	2b00      	cmp	r3, #0
    1df8:	d004      	beq.n	1e04 <_i2c_master_interrupt_handler+0x70>
		/* Call function for address response */
		_i2c_master_async_address_response(module);
    1dfa:	697b      	ldr	r3, [r7, #20]
    1dfc:	0018      	movs	r0, r3
    1dfe:	4b7e      	ldr	r3, [pc, #504]	; (1ff8 <_i2c_master_interrupt_handler+0x264>)
    1e00:	4798      	blx	r3
    1e02:	e070      	b.n	1ee6 <_i2c_master_interrupt_handler+0x152>

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1e04:	697b      	ldr	r3, [r7, #20]
    1e06:	8b5b      	ldrh	r3, [r3, #26]
    1e08:	b29b      	uxth	r3, r3
    1e0a:	2b00      	cmp	r3, #0
    1e0c:	d039      	beq.n	1e82 <_i2c_master_interrupt_handler+0xee>
    1e0e:	697b      	ldr	r3, [r7, #20]
    1e10:	8b9b      	ldrh	r3, [r3, #28]
    1e12:	b29b      	uxth	r3, r3
    1e14:	2b00      	cmp	r3, #0
    1e16:	d134      	bne.n	1e82 <_i2c_master_interrupt_handler+0xee>
			(module->status == STATUS_BUSY) &&
    1e18:	697b      	ldr	r3, [r7, #20]
    1e1a:	2225      	movs	r2, #37	; 0x25
    1e1c:	5c9b      	ldrb	r3, [r3, r2]
    1e1e:	b2db      	uxtb	r3, r3
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1e20:	2b05      	cmp	r3, #5
    1e22:	d12e      	bne.n	1e82 <_i2c_master_interrupt_handler+0xee>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1e24:	697b      	ldr	r3, [r7, #20]
    1e26:	2224      	movs	r2, #36	; 0x24
    1e28:	5c9b      	ldrb	r3, [r3, r2]
    1e2a:	b2db      	uxtb	r3, r3
			(module->status == STATUS_BUSY) &&
    1e2c:	2b00      	cmp	r3, #0
    1e2e:	d128      	bne.n	1e82 <_i2c_master_interrupt_handler+0xee>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    1e30:	693b      	ldr	r3, [r7, #16]
    1e32:	2203      	movs	r2, #3
    1e34:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    1e36:	697b      	ldr	r3, [r7, #20]
    1e38:	2200      	movs	r2, #0
    1e3a:	835a      	strh	r2, [r3, #26]
		module->status        = STATUS_OK;
    1e3c:	697b      	ldr	r3, [r7, #20]
    1e3e:	2225      	movs	r2, #37	; 0x25
    1e40:	2100      	movs	r1, #0
    1e42:	5499      	strb	r1, [r3, r2]

		if (module->send_stop) {
    1e44:	697b      	ldr	r3, [r7, #20]
    1e46:	7a9b      	ldrb	r3, [r3, #10]
    1e48:	2b00      	cmp	r3, #0
    1e4a:	d00b      	beq.n	1e64 <_i2c_master_interrupt_handler+0xd0>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    1e4c:	697b      	ldr	r3, [r7, #20]
    1e4e:	0018      	movs	r0, r3
    1e50:	4b6a      	ldr	r3, [pc, #424]	; (1ffc <_i2c_master_interrupt_handler+0x268>)
    1e52:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1e54:	693b      	ldr	r3, [r7, #16]
    1e56:	685b      	ldr	r3, [r3, #4]
    1e58:	22c0      	movs	r2, #192	; 0xc0
    1e5a:	0292      	lsls	r2, r2, #10
    1e5c:	431a      	orrs	r2, r3
    1e5e:	693b      	ldr	r3, [r7, #16]
    1e60:	605a      	str	r2, [r3, #4]
    1e62:	e002      	b.n	1e6a <_i2c_master_interrupt_handler+0xd6>
		} else {
			/* Clear write interrupt flag */
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    1e64:	693b      	ldr	r3, [r7, #16]
    1e66:	2201      	movs	r2, #1
    1e68:	761a      	strb	r2, [r3, #24]
		}
		
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    1e6a:	230e      	movs	r3, #14
    1e6c:	18fb      	adds	r3, r7, r3
    1e6e:	781b      	ldrb	r3, [r3, #0]
    1e70:	2201      	movs	r2, #1
    1e72:	4013      	ands	r3, r2
    1e74:	d037      	beq.n	1ee6 <_i2c_master_interrupt_handler+0x152>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1e76:	697b      	ldr	r3, [r7, #20]
    1e78:	68db      	ldr	r3, [r3, #12]
    1e7a:	697a      	ldr	r2, [r7, #20]
    1e7c:	0010      	movs	r0, r2
    1e7e:	4798      	blx	r3
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    1e80:	e031      	b.n	1ee6 <_i2c_master_interrupt_handler+0x152>
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    1e82:	697b      	ldr	r3, [r7, #20]
    1e84:	8b5b      	ldrh	r3, [r3, #26]
    1e86:	b29b      	uxth	r3, r3
    1e88:	2b00      	cmp	r3, #0
    1e8a:	d02c      	beq.n	1ee6 <_i2c_master_interrupt_handler+0x152>
    1e8c:	697b      	ldr	r3, [r7, #20]
    1e8e:	8b9b      	ldrh	r3, [r3, #28]
    1e90:	b29b      	uxth	r3, r3
    1e92:	2b00      	cmp	r3, #0
    1e94:	d027      	beq.n	1ee6 <_i2c_master_interrupt_handler+0x152>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    1e96:	693b      	ldr	r3, [r7, #16]
    1e98:	8b5b      	ldrh	r3, [r3, #26]
    1e9a:	b29b      	uxth	r3, r3
    1e9c:	001a      	movs	r2, r3
    1e9e:	2320      	movs	r3, #32
    1ea0:	4013      	ands	r3, r2
    1ea2:	d111      	bne.n	1ec8 <_i2c_master_interrupt_handler+0x134>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    1ea4:	230f      	movs	r3, #15
    1ea6:	18fb      	adds	r3, r7, r3
    1ea8:	781b      	ldrb	r3, [r3, #0]
    1eaa:	2201      	movs	r2, #1
    1eac:	4053      	eors	r3, r2
    1eae:	b2db      	uxtb	r3, r3
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    1eb0:	2b00      	cmp	r3, #0
    1eb2:	d104      	bne.n	1ebe <_i2c_master_interrupt_handler+0x12a>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    1eb4:	697b      	ldr	r3, [r7, #20]
    1eb6:	8b9b      	ldrh	r3, [r3, #28]
    1eb8:	b29b      	uxth	r3, r3
    1eba:	2b01      	cmp	r3, #1
    1ebc:	d004      	beq.n	1ec8 <_i2c_master_interrupt_handler+0x134>
			module->status = STATUS_ERR_PACKET_COLLISION;
    1ebe:	697b      	ldr	r3, [r7, #20]
    1ec0:	2225      	movs	r2, #37	; 0x25
    1ec2:	2141      	movs	r1, #65	; 0x41
    1ec4:	5499      	strb	r1, [r3, r2]
    1ec6:	e00e      	b.n	1ee6 <_i2c_master_interrupt_handler+0x152>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1ec8:	697b      	ldr	r3, [r7, #20]
    1eca:	2224      	movs	r2, #36	; 0x24
    1ecc:	5c9b      	ldrb	r3, [r3, r2]
    1ece:	b2db      	uxtb	r3, r3
    1ed0:	2b00      	cmp	r3, #0
    1ed2:	d104      	bne.n	1ede <_i2c_master_interrupt_handler+0x14a>
			_i2c_master_write(module);
    1ed4:	697b      	ldr	r3, [r7, #20]
    1ed6:	0018      	movs	r0, r3
    1ed8:	4b49      	ldr	r3, [pc, #292]	; (2000 <STACK_SIZE>)
    1eda:	4798      	blx	r3
    1edc:	e003      	b.n	1ee6 <_i2c_master_interrupt_handler+0x152>
		} else {
			_i2c_master_read(module);
    1ede:	697b      	ldr	r3, [r7, #20]
    1ee0:	0018      	movs	r0, r3
    1ee2:	4b48      	ldr	r3, [pc, #288]	; (2004 <STACK_SIZE+0x4>)
    1ee4:	4798      	blx	r3
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1ee6:	697b      	ldr	r3, [r7, #20]
    1ee8:	8b5b      	ldrh	r3, [r3, #26]
    1eea:	b29b      	uxth	r3, r3
    1eec:	2b00      	cmp	r3, #0
    1eee:	d047      	beq.n	1f80 <_i2c_master_interrupt_handler+0x1ec>
    1ef0:	697b      	ldr	r3, [r7, #20]
    1ef2:	8b9b      	ldrh	r3, [r3, #28]
    1ef4:	b29b      	uxth	r3, r3
    1ef6:	2b00      	cmp	r3, #0
    1ef8:	d142      	bne.n	1f80 <_i2c_master_interrupt_handler+0x1ec>
			(module->status == STATUS_BUSY) &&
    1efa:	697b      	ldr	r3, [r7, #20]
    1efc:	2225      	movs	r2, #37	; 0x25
    1efe:	5c9b      	ldrb	r3, [r3, r2]
    1f00:	b2db      	uxtb	r3, r3
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1f02:	2b05      	cmp	r3, #5
    1f04:	d13c      	bne.n	1f80 <_i2c_master_interrupt_handler+0x1ec>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    1f06:	697b      	ldr	r3, [r7, #20]
    1f08:	2224      	movs	r2, #36	; 0x24
    1f0a:	5c9b      	ldrb	r3, [r3, r2]
    1f0c:	b2db      	uxtb	r3, r3
			(module->status == STATUS_BUSY) &&
    1f0e:	2b01      	cmp	r3, #1
    1f10:	d136      	bne.n	1f80 <_i2c_master_interrupt_handler+0x1ec>
		
		/* Clear read interrupt flag */
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    1f12:	693b      	ldr	r3, [r7, #16]
    1f14:	7e1b      	ldrb	r3, [r3, #24]
    1f16:	b2db      	uxtb	r3, r3
    1f18:	001a      	movs	r2, r3
    1f1a:	2302      	movs	r3, #2
    1f1c:	4013      	ands	r3, r2
    1f1e:	d002      	beq.n	1f26 <_i2c_master_interrupt_handler+0x192>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1f20:	693b      	ldr	r3, [r7, #16]
    1f22:	2202      	movs	r2, #2
    1f24:	761a      	strb	r2, [r3, #24]
		}
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    1f26:	693b      	ldr	r3, [r7, #16]
    1f28:	2203      	movs	r2, #3
    1f2a:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;
		module->buffer_length = 0;
    1f2c:	697b      	ldr	r3, [r7, #20]
    1f2e:	2200      	movs	r2, #0
    1f30:	835a      	strh	r2, [r3, #26]
		module->status        = STATUS_OK;
    1f32:	697b      	ldr	r3, [r7, #20]
    1f34:	2225      	movs	r2, #37	; 0x25
    1f36:	2100      	movs	r1, #0
    1f38:	5499      	strb	r1, [r3, r2]

		/* Call appropriate callback if enabled and registered */
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    1f3a:	230e      	movs	r3, #14
    1f3c:	18fb      	adds	r3, r7, r3
    1f3e:	781b      	ldrb	r3, [r3, #0]
    1f40:	2202      	movs	r2, #2
    1f42:	4013      	ands	r3, r2
    1f44:	d00b      	beq.n	1f5e <_i2c_master_interrupt_handler+0x1ca>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    1f46:	697b      	ldr	r3, [r7, #20]
    1f48:	2224      	movs	r2, #36	; 0x24
    1f4a:	5c9b      	ldrb	r3, [r3, r2]
    1f4c:	b2db      	uxtb	r3, r3
    1f4e:	2b01      	cmp	r3, #1
    1f50:	d105      	bne.n	1f5e <_i2c_master_interrupt_handler+0x1ca>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    1f52:	697b      	ldr	r3, [r7, #20]
    1f54:	691b      	ldr	r3, [r3, #16]
    1f56:	697a      	ldr	r2, [r7, #20]
    1f58:	0010      	movs	r0, r2
    1f5a:	4798      	blx	r3
    1f5c:	e010      	b.n	1f80 <_i2c_master_interrupt_handler+0x1ec>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    1f5e:	230e      	movs	r3, #14
    1f60:	18fb      	adds	r3, r7, r3
    1f62:	781b      	ldrb	r3, [r3, #0]
    1f64:	2201      	movs	r2, #1
    1f66:	4013      	ands	r3, r2
    1f68:	d00a      	beq.n	1f80 <_i2c_master_interrupt_handler+0x1ec>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1f6a:	697b      	ldr	r3, [r7, #20]
    1f6c:	2224      	movs	r2, #36	; 0x24
    1f6e:	5c9b      	ldrb	r3, [r3, r2]
    1f70:	b2db      	uxtb	r3, r3
    1f72:	2b00      	cmp	r3, #0
    1f74:	d104      	bne.n	1f80 <_i2c_master_interrupt_handler+0x1ec>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1f76:	697b      	ldr	r3, [r7, #20]
    1f78:	68db      	ldr	r3, [r3, #12]
    1f7a:	697a      	ldr	r2, [r7, #20]
    1f7c:	0010      	movs	r0, r2
    1f7e:	4798      	blx	r3
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    1f80:	697b      	ldr	r3, [r7, #20]
    1f82:	2225      	movs	r2, #37	; 0x25
    1f84:	5c9b      	ldrb	r3, [r3, r2]
    1f86:	b2db      	uxtb	r3, r3
    1f88:	2b05      	cmp	r3, #5
    1f8a:	d02e      	beq.n	1fea <_i2c_master_interrupt_handler+0x256>
    1f8c:	697b      	ldr	r3, [r7, #20]
    1f8e:	2225      	movs	r2, #37	; 0x25
    1f90:	5c9b      	ldrb	r3, [r3, r2]
    1f92:	b2db      	uxtb	r3, r3
    1f94:	2b00      	cmp	r3, #0
    1f96:	d028      	beq.n	1fea <_i2c_master_interrupt_handler+0x256>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    1f98:	693b      	ldr	r3, [r7, #16]
    1f9a:	2203      	movs	r2, #3
    1f9c:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    1f9e:	697b      	ldr	r3, [r7, #20]
    1fa0:	2200      	movs	r2, #0
    1fa2:	835a      	strh	r2, [r3, #26]
		module->buffer_remaining = 0;
    1fa4:	697b      	ldr	r3, [r7, #20]
    1fa6:	2200      	movs	r2, #0
    1fa8:	839a      	strh	r2, [r3, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    1faa:	697b      	ldr	r3, [r7, #20]
    1fac:	2225      	movs	r2, #37	; 0x25
    1fae:	5c9b      	ldrb	r3, [r3, r2]
    1fb0:	b2db      	uxtb	r3, r3
    1fb2:	2b41      	cmp	r3, #65	; 0x41
    1fb4:	d00e      	beq.n	1fd4 <_i2c_master_interrupt_handler+0x240>
				module->send_stop) {
    1fb6:	697b      	ldr	r3, [r7, #20]
    1fb8:	7a9b      	ldrb	r3, [r3, #10]
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    1fba:	2b00      	cmp	r3, #0
    1fbc:	d00a      	beq.n	1fd4 <_i2c_master_interrupt_handler+0x240>
			_i2c_master_wait_for_sync(module);
    1fbe:	697b      	ldr	r3, [r7, #20]
    1fc0:	0018      	movs	r0, r3
    1fc2:	4b0e      	ldr	r3, [pc, #56]	; (1ffc <_i2c_master_interrupt_handler+0x268>)
    1fc4:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    1fc6:	693b      	ldr	r3, [r7, #16]
    1fc8:	685b      	ldr	r3, [r3, #4]
    1fca:	22e0      	movs	r2, #224	; 0xe0
    1fcc:	02d2      	lsls	r2, r2, #11
    1fce:	431a      	orrs	r2, r3
    1fd0:	693b      	ldr	r3, [r7, #16]
    1fd2:	605a      	str	r2, [r3, #4]
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    1fd4:	230e      	movs	r3, #14
    1fd6:	18fb      	adds	r3, r7, r3
    1fd8:	781b      	ldrb	r3, [r3, #0]
    1fda:	2204      	movs	r2, #4
    1fdc:	4013      	ands	r3, r2
    1fde:	d004      	beq.n	1fea <_i2c_master_interrupt_handler+0x256>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    1fe0:	697b      	ldr	r3, [r7, #20]
    1fe2:	695b      	ldr	r3, [r3, #20]
    1fe4:	697a      	ldr	r2, [r7, #20]
    1fe6:	0010      	movs	r0, r2
    1fe8:	4798      	blx	r3
		}
	}
}
    1fea:	46c0      	nop			; (mov r8, r8)
    1fec:	46bd      	mov	sp, r7
    1fee:	b006      	add	sp, #24
    1ff0:	bd80      	pop	{r7, pc}
    1ff2:	46c0      	nop			; (mov r8, r8)
    1ff4:	20005560 	.word	0x20005560
    1ff8:	00001a15 	.word	0x00001a15
    1ffc:	00001885 	.word	0x00001885
    2000:	00001999 	.word	0x00001999
    2004:	000018a9 	.word	0x000018a9

00002008 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
    2008:	b580      	push	{r7, lr}
    200a:	b084      	sub	sp, #16
    200c:	af00      	add	r7, sp, #0
    200e:	60f8      	str	r0, [r7, #12]
    2010:	60b9      	str	r1, [r7, #8]
    2012:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
    2014:	68fb      	ldr	r3, [r7, #12]
    2016:	3b04      	subs	r3, #4
    2018:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
    201a:	68fb      	ldr	r3, [r7, #12]
    201c:	2280      	movs	r2, #128	; 0x80
    201e:	0452      	lsls	r2, r2, #17
    2020:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
    2022:	68fb      	ldr	r3, [r7, #12]
    2024:	3b04      	subs	r3, #4
    2026:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
    2028:	68ba      	ldr	r2, [r7, #8]
    202a:	68fb      	ldr	r3, [r7, #12]
    202c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
    202e:	68fb      	ldr	r3, [r7, #12]
    2030:	3b04      	subs	r3, #4
    2032:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
    2034:	4a08      	ldr	r2, [pc, #32]	; (2058 <pxPortInitialiseStack+0x50>)
    2036:	68fb      	ldr	r3, [r7, #12]
    2038:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
    203a:	68fb      	ldr	r3, [r7, #12]
    203c:	3b14      	subs	r3, #20
    203e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
    2040:	687a      	ldr	r2, [r7, #4]
    2042:	68fb      	ldr	r3, [r7, #12]
    2044:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
    2046:	68fb      	ldr	r3, [r7, #12]
    2048:	3b20      	subs	r3, #32
    204a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
    204c:	68fb      	ldr	r3, [r7, #12]
}
    204e:	0018      	movs	r0, r3
    2050:	46bd      	mov	sp, r7
    2052:	b004      	add	sp, #16
    2054:	bd80      	pop	{r7, pc}
    2056:	46c0      	nop			; (mov r8, r8)
    2058:	0000205d 	.word	0x0000205d

0000205c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
    205c:	b580      	push	{r7, lr}
    205e:	b082      	sub	sp, #8
    2060:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
    2062:	2300      	movs	r3, #0
    2064:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
    2066:	4b07      	ldr	r3, [pc, #28]	; (2084 <prvTaskExitError+0x28>)
    2068:	681b      	ldr	r3, [r3, #0]
    206a:	3301      	adds	r3, #1
    206c:	d001      	beq.n	2072 <prvTaskExitError+0x16>
    206e:	b672      	cpsid	i
    2070:	e7fe      	b.n	2070 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
    2072:	b672      	cpsid	i
	while( ulDummy == 0 )
    2074:	46c0      	nop			; (mov r8, r8)
    2076:	687b      	ldr	r3, [r7, #4]
    2078:	2b00      	cmp	r3, #0
    207a:	d0fc      	beq.n	2076 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
    207c:	46c0      	nop			; (mov r8, r8)
    207e:	46bd      	mov	sp, r7
    2080:	b002      	add	sp, #8
    2082:	bd80      	pop	{r7, pc}
    2084:	2000000c 	.word	0x2000000c

00002088 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    2088:	b580      	push	{r7, lr}
    208a:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
    208c:	46c0      	nop			; (mov r8, r8)
    208e:	46bd      	mov	sp, r7
    2090:	bd80      	pop	{r7, pc}
	...

000020a0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
    20a0:	4a0b      	ldr	r2, [pc, #44]	; (20d0 <pxCurrentTCBConst2>)
    20a2:	6813      	ldr	r3, [r2, #0]
    20a4:	6818      	ldr	r0, [r3, #0]
    20a6:	3020      	adds	r0, #32
    20a8:	f380 8809 	msr	PSP, r0
    20ac:	2002      	movs	r0, #2
    20ae:	f380 8814 	msr	CONTROL, r0
    20b2:	f3bf 8f6f 	isb	sy
    20b6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
    20b8:	46ae      	mov	lr, r5
    20ba:	bc08      	pop	{r3}
    20bc:	bc04      	pop	{r2}
    20be:	b662      	cpsie	i
    20c0:	4718      	bx	r3
    20c2:	46c0      	nop			; (mov r8, r8)
    20c4:	46c0      	nop			; (mov r8, r8)
    20c6:	46c0      	nop			; (mov r8, r8)
    20c8:	46c0      	nop			; (mov r8, r8)
    20ca:	46c0      	nop			; (mov r8, r8)
    20cc:	46c0      	nop			; (mov r8, r8)
    20ce:	46c0      	nop			; (mov r8, r8)

000020d0 <pxCurrentTCBConst2>:
    20d0:	20005388 	.word	0x20005388
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
    20d4:	46c0      	nop			; (mov r8, r8)
    20d6:	46c0      	nop			; (mov r8, r8)

000020d8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
    20d8:	b580      	push	{r7, lr}
    20da:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
    20dc:	4b0e      	ldr	r3, [pc, #56]	; (2118 <xPortStartScheduler+0x40>)
    20de:	4a0e      	ldr	r2, [pc, #56]	; (2118 <xPortStartScheduler+0x40>)
    20e0:	6812      	ldr	r2, [r2, #0]
    20e2:	21ff      	movs	r1, #255	; 0xff
    20e4:	0409      	lsls	r1, r1, #16
    20e6:	430a      	orrs	r2, r1
    20e8:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
    20ea:	4b0b      	ldr	r3, [pc, #44]	; (2118 <xPortStartScheduler+0x40>)
    20ec:	4a0a      	ldr	r2, [pc, #40]	; (2118 <xPortStartScheduler+0x40>)
    20ee:	6812      	ldr	r2, [r2, #0]
    20f0:	21ff      	movs	r1, #255	; 0xff
    20f2:	0609      	lsls	r1, r1, #24
    20f4:	430a      	orrs	r2, r1
    20f6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    20f8:	4b08      	ldr	r3, [pc, #32]	; (211c <xPortStartScheduler+0x44>)
    20fa:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
    20fc:	4b08      	ldr	r3, [pc, #32]	; (2120 <xPortStartScheduler+0x48>)
    20fe:	2200      	movs	r2, #0
    2100:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
    2102:	4b08      	ldr	r3, [pc, #32]	; (2124 <xPortStartScheduler+0x4c>)
    2104:	4798      	blx	r3
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
    2106:	4b08      	ldr	r3, [pc, #32]	; (2128 <xPortStartScheduler+0x50>)
    2108:	4798      	blx	r3
	prvTaskExitError();
    210a:	4b08      	ldr	r3, [pc, #32]	; (212c <xPortStartScheduler+0x54>)
    210c:	4798      	blx	r3

	/* Should not get here! */
	return 0;
    210e:	2300      	movs	r3, #0
}
    2110:	0018      	movs	r0, r3
    2112:	46bd      	mov	sp, r7
    2114:	bd80      	pop	{r7, pc}
    2116:	46c0      	nop			; (mov r8, r8)
    2118:	e000ed20 	.word	0xe000ed20
    211c:	00002249 	.word	0x00002249
    2120:	2000000c 	.word	0x2000000c
    2124:	000020a1 	.word	0x000020a1
    2128:	00006fb5 	.word	0x00006fb5
    212c:	0000205d 	.word	0x0000205d

00002130 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
    2130:	b580      	push	{r7, lr}
    2132:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
    2134:	4b05      	ldr	r3, [pc, #20]	; (214c <vPortYield+0x1c>)
    2136:	2280      	movs	r2, #128	; 0x80
    2138:	0552      	lsls	r2, r2, #21
    213a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
    213c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
    2140:	f3bf 8f6f 	isb	sy
}
    2144:	46c0      	nop			; (mov r8, r8)
    2146:	46bd      	mov	sp, r7
    2148:	bd80      	pop	{r7, pc}
    214a:	46c0      	nop			; (mov r8, r8)
    214c:	e000ed04 	.word	0xe000ed04

00002150 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    2150:	b580      	push	{r7, lr}
    2152:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
    2154:	b672      	cpsid	i
    uxCriticalNesting++;
    2156:	4b06      	ldr	r3, [pc, #24]	; (2170 <vPortEnterCritical+0x20>)
    2158:	681b      	ldr	r3, [r3, #0]
    215a:	1c5a      	adds	r2, r3, #1
    215c:	4b04      	ldr	r3, [pc, #16]	; (2170 <vPortEnterCritical+0x20>)
    215e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
    2160:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
    2164:	f3bf 8f6f 	isb	sy
}
    2168:	46c0      	nop			; (mov r8, r8)
    216a:	46bd      	mov	sp, r7
    216c:	bd80      	pop	{r7, pc}
    216e:	46c0      	nop			; (mov r8, r8)
    2170:	2000000c 	.word	0x2000000c

00002174 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
    2174:	b580      	push	{r7, lr}
    2176:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
    2178:	4b09      	ldr	r3, [pc, #36]	; (21a0 <vPortExitCritical+0x2c>)
    217a:	681b      	ldr	r3, [r3, #0]
    217c:	2b00      	cmp	r3, #0
    217e:	d101      	bne.n	2184 <vPortExitCritical+0x10>
    2180:	b672      	cpsid	i
    2182:	e7fe      	b.n	2182 <vPortExitCritical+0xe>
    uxCriticalNesting--;
    2184:	4b06      	ldr	r3, [pc, #24]	; (21a0 <vPortExitCritical+0x2c>)
    2186:	681b      	ldr	r3, [r3, #0]
    2188:	1e5a      	subs	r2, r3, #1
    218a:	4b05      	ldr	r3, [pc, #20]	; (21a0 <vPortExitCritical+0x2c>)
    218c:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
    218e:	4b04      	ldr	r3, [pc, #16]	; (21a0 <vPortExitCritical+0x2c>)
    2190:	681b      	ldr	r3, [r3, #0]
    2192:	2b00      	cmp	r3, #0
    2194:	d100      	bne.n	2198 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
    2196:	b662      	cpsie	i
    }
}
    2198:	46c0      	nop			; (mov r8, r8)
    219a:	46bd      	mov	sp, r7
    219c:	bd80      	pop	{r7, pc}
    219e:	46c0      	nop			; (mov r8, r8)
    21a0:	2000000c 	.word	0x2000000c

000021a4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
    21a4:	f3ef 8010 	mrs	r0, PRIMASK
    21a8:	b672      	cpsid	i
    21aa:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
    21ac:	46c0      	nop			; (mov r8, r8)
    21ae:	0018      	movs	r0, r3

000021b0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
    21b0:	f380 8810 	msr	PRIMASK, r0
    21b4:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
    21b6:	46c0      	nop			; (mov r8, r8)
	...

000021c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
    21c0:	f3ef 8009 	mrs	r0, PSP
    21c4:	4b0e      	ldr	r3, [pc, #56]	; (2200 <pxCurrentTCBConst>)
    21c6:	681a      	ldr	r2, [r3, #0]
    21c8:	3820      	subs	r0, #32
    21ca:	6010      	str	r0, [r2, #0]
    21cc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    21ce:	4644      	mov	r4, r8
    21d0:	464d      	mov	r5, r9
    21d2:	4656      	mov	r6, sl
    21d4:	465f      	mov	r7, fp
    21d6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    21d8:	b508      	push	{r3, lr}
    21da:	b672      	cpsid	i
    21dc:	f004 feea 	bl	6fb4 <vTaskSwitchContext>
    21e0:	b662      	cpsie	i
    21e2:	bc0c      	pop	{r2, r3}
    21e4:	6811      	ldr	r1, [r2, #0]
    21e6:	6808      	ldr	r0, [r1, #0]
    21e8:	3010      	adds	r0, #16
    21ea:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    21ec:	46a0      	mov	r8, r4
    21ee:	46a9      	mov	r9, r5
    21f0:	46b2      	mov	sl, r6
    21f2:	46bb      	mov	fp, r7
    21f4:	f380 8809 	msr	PSP, r0
    21f8:	3820      	subs	r0, #32
    21fa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    21fc:	4718      	bx	r3
    21fe:	46c0      	nop			; (mov r8, r8)

00002200 <pxCurrentTCBConst>:
    2200:	20005388 	.word	0x20005388
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
    2204:	46c0      	nop			; (mov r8, r8)
    2206:	46c0      	nop			; (mov r8, r8)

00002208 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
    2208:	b580      	push	{r7, lr}
    220a:	b082      	sub	sp, #8
    220c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
    220e:	4b0a      	ldr	r3, [pc, #40]	; (2238 <SysTick_Handler+0x30>)
    2210:	4798      	blx	r3
    2212:	0003      	movs	r3, r0
    2214:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
    2216:	4b09      	ldr	r3, [pc, #36]	; (223c <SysTick_Handler+0x34>)
    2218:	4798      	blx	r3
    221a:	1e03      	subs	r3, r0, #0
    221c:	d003      	beq.n	2226 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
    221e:	4b08      	ldr	r3, [pc, #32]	; (2240 <SysTick_Handler+0x38>)
    2220:	2280      	movs	r2, #128	; 0x80
    2222:	0552      	lsls	r2, r2, #21
    2224:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
    2226:	687b      	ldr	r3, [r7, #4]
    2228:	0018      	movs	r0, r3
    222a:	4b06      	ldr	r3, [pc, #24]	; (2244 <SysTick_Handler+0x3c>)
    222c:	4798      	blx	r3
}
    222e:	46c0      	nop			; (mov r8, r8)
    2230:	46bd      	mov	sp, r7
    2232:	b002      	add	sp, #8
    2234:	bd80      	pop	{r7, pc}
    2236:	46c0      	nop			; (mov r8, r8)
    2238:	000021a5 	.word	0x000021a5
    223c:	00006e2d 	.word	0x00006e2d
    2240:	e000ed04 	.word	0xe000ed04
    2244:	000021b1 	.word	0x000021b1

00002248 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    2248:	b580      	push	{r7, lr}
    224a:	af00      	add	r7, sp, #0
	/* Stop and reset the SysTick. */
	*(portNVIC_SYSTICK_CTRL) = 0UL;
    224c:	4b07      	ldr	r3, [pc, #28]	; (226c <prvSetupTimerInterrupt+0x24>)
    224e:	2200      	movs	r2, #0
    2250:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_CURRENT_VALUE) = 0UL;
    2252:	4b07      	ldr	r3, [pc, #28]	; (2270 <prvSetupTimerInterrupt+0x28>)
    2254:	2200      	movs	r2, #0
    2256:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_LOAD) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
    2258:	4b06      	ldr	r3, [pc, #24]	; (2274 <prvSetupTimerInterrupt+0x2c>)
    225a:	4a07      	ldr	r2, [pc, #28]	; (2278 <prvSetupTimerInterrupt+0x30>)
    225c:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
    225e:	4b03      	ldr	r3, [pc, #12]	; (226c <prvSetupTimerInterrupt+0x24>)
    2260:	2207      	movs	r2, #7
    2262:	601a      	str	r2, [r3, #0]
}
    2264:	46c0      	nop			; (mov r8, r8)
    2266:	46bd      	mov	sp, r7
    2268:	bd80      	pop	{r7, pc}
    226a:	46c0      	nop			; (mov r8, r8)
    226c:	e000e010 	.word	0xe000e010
    2270:	e000e018 	.word	0xe000e018
    2274:	e000e014 	.word	0xe000e014
    2278:	0000bb7f 	.word	0x0000bb7f

0000227c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
    227c:	b580      	push	{r7, lr}
    227e:	b086      	sub	sp, #24
    2280:	af00      	add	r7, sp, #0
    2282:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
    2284:	2300      	movs	r3, #0
    2286:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
    2288:	4b4c      	ldr	r3, [pc, #304]	; (23bc <pvPortMalloc+0x140>)
    228a:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
    228c:	4b4c      	ldr	r3, [pc, #304]	; (23c0 <pvPortMalloc+0x144>)
    228e:	681b      	ldr	r3, [r3, #0]
    2290:	2b00      	cmp	r3, #0
    2292:	d101      	bne.n	2298 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
    2294:	4b4b      	ldr	r3, [pc, #300]	; (23c4 <pvPortMalloc+0x148>)
    2296:	4798      	blx	r3

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
    2298:	4b4b      	ldr	r3, [pc, #300]	; (23c8 <pvPortMalloc+0x14c>)
    229a:	681b      	ldr	r3, [r3, #0]
    229c:	687a      	ldr	r2, [r7, #4]
    229e:	4013      	ands	r3, r2
    22a0:	d000      	beq.n	22a4 <pvPortMalloc+0x28>
    22a2:	e079      	b.n	2398 <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
    22a4:	687b      	ldr	r3, [r7, #4]
    22a6:	2b00      	cmp	r3, #0
    22a8:	d012      	beq.n	22d0 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
    22aa:	2208      	movs	r2, #8
    22ac:	687b      	ldr	r3, [r7, #4]
    22ae:	189b      	adds	r3, r3, r2
    22b0:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
    22b2:	687b      	ldr	r3, [r7, #4]
    22b4:	2207      	movs	r2, #7
    22b6:	4013      	ands	r3, r2
    22b8:	d00a      	beq.n	22d0 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    22ba:	687b      	ldr	r3, [r7, #4]
    22bc:	2207      	movs	r2, #7
    22be:	4393      	bics	r3, r2
    22c0:	3308      	adds	r3, #8
    22c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
    22c4:	687b      	ldr	r3, [r7, #4]
    22c6:	2207      	movs	r2, #7
    22c8:	4013      	ands	r3, r2
    22ca:	d001      	beq.n	22d0 <pvPortMalloc+0x54>
    22cc:	b672      	cpsid	i
    22ce:	e7fe      	b.n	22ce <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
    22d0:	687b      	ldr	r3, [r7, #4]
    22d2:	2b00      	cmp	r3, #0
    22d4:	d060      	beq.n	2398 <pvPortMalloc+0x11c>
    22d6:	4b3d      	ldr	r3, [pc, #244]	; (23cc <pvPortMalloc+0x150>)
    22d8:	681b      	ldr	r3, [r3, #0]
    22da:	687a      	ldr	r2, [r7, #4]
    22dc:	429a      	cmp	r2, r3
    22de:	d85b      	bhi.n	2398 <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
    22e0:	4b3b      	ldr	r3, [pc, #236]	; (23d0 <pvPortMalloc+0x154>)
    22e2:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
    22e4:	4b3a      	ldr	r3, [pc, #232]	; (23d0 <pvPortMalloc+0x154>)
    22e6:	681b      	ldr	r3, [r3, #0]
    22e8:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    22ea:	e004      	b.n	22f6 <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
    22ec:	697b      	ldr	r3, [r7, #20]
    22ee:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
    22f0:	697b      	ldr	r3, [r7, #20]
    22f2:	681b      	ldr	r3, [r3, #0]
    22f4:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    22f6:	697b      	ldr	r3, [r7, #20]
    22f8:	685a      	ldr	r2, [r3, #4]
    22fa:	687b      	ldr	r3, [r7, #4]
    22fc:	429a      	cmp	r2, r3
    22fe:	d203      	bcs.n	2308 <pvPortMalloc+0x8c>
    2300:	697b      	ldr	r3, [r7, #20]
    2302:	681b      	ldr	r3, [r3, #0]
    2304:	2b00      	cmp	r3, #0
    2306:	d1f1      	bne.n	22ec <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
    2308:	4b2d      	ldr	r3, [pc, #180]	; (23c0 <pvPortMalloc+0x144>)
    230a:	681b      	ldr	r3, [r3, #0]
    230c:	697a      	ldr	r2, [r7, #20]
    230e:	429a      	cmp	r2, r3
    2310:	d042      	beq.n	2398 <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
    2312:	693b      	ldr	r3, [r7, #16]
    2314:	681b      	ldr	r3, [r3, #0]
    2316:	2208      	movs	r2, #8
    2318:	189b      	adds	r3, r3, r2
    231a:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    231c:	697b      	ldr	r3, [r7, #20]
    231e:	681a      	ldr	r2, [r3, #0]
    2320:	693b      	ldr	r3, [r7, #16]
    2322:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    2324:	697b      	ldr	r3, [r7, #20]
    2326:	685a      	ldr	r2, [r3, #4]
    2328:	687b      	ldr	r3, [r7, #4]
    232a:	1ad2      	subs	r2, r2, r3
    232c:	2308      	movs	r3, #8
    232e:	005b      	lsls	r3, r3, #1
    2330:	429a      	cmp	r2, r3
    2332:	d916      	bls.n	2362 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
    2334:	697a      	ldr	r2, [r7, #20]
    2336:	687b      	ldr	r3, [r7, #4]
    2338:	18d3      	adds	r3, r2, r3
    233a:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
    233c:	68bb      	ldr	r3, [r7, #8]
    233e:	2207      	movs	r2, #7
    2340:	4013      	ands	r3, r2
    2342:	d001      	beq.n	2348 <pvPortMalloc+0xcc>
    2344:	b672      	cpsid	i
    2346:	e7fe      	b.n	2346 <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    2348:	697b      	ldr	r3, [r7, #20]
    234a:	685a      	ldr	r2, [r3, #4]
    234c:	687b      	ldr	r3, [r7, #4]
    234e:	1ad2      	subs	r2, r2, r3
    2350:	68bb      	ldr	r3, [r7, #8]
    2352:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
    2354:	697b      	ldr	r3, [r7, #20]
    2356:	687a      	ldr	r2, [r7, #4]
    2358:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
    235a:	68bb      	ldr	r3, [r7, #8]
    235c:	0018      	movs	r0, r3
    235e:	4b1d      	ldr	r3, [pc, #116]	; (23d4 <pvPortMalloc+0x158>)
    2360:	4798      	blx	r3
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
    2362:	4b1a      	ldr	r3, [pc, #104]	; (23cc <pvPortMalloc+0x150>)
    2364:	681a      	ldr	r2, [r3, #0]
    2366:	697b      	ldr	r3, [r7, #20]
    2368:	685b      	ldr	r3, [r3, #4]
    236a:	1ad2      	subs	r2, r2, r3
    236c:	4b17      	ldr	r3, [pc, #92]	; (23cc <pvPortMalloc+0x150>)
    236e:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
    2370:	4b16      	ldr	r3, [pc, #88]	; (23cc <pvPortMalloc+0x150>)
    2372:	681a      	ldr	r2, [r3, #0]
    2374:	4b18      	ldr	r3, [pc, #96]	; (23d8 <pvPortMalloc+0x15c>)
    2376:	681b      	ldr	r3, [r3, #0]
    2378:	429a      	cmp	r2, r3
    237a:	d203      	bcs.n	2384 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
    237c:	4b13      	ldr	r3, [pc, #76]	; (23cc <pvPortMalloc+0x150>)
    237e:	681a      	ldr	r2, [r3, #0]
    2380:	4b15      	ldr	r3, [pc, #84]	; (23d8 <pvPortMalloc+0x15c>)
    2382:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
    2384:	697b      	ldr	r3, [r7, #20]
    2386:	685a      	ldr	r2, [r3, #4]
    2388:	4b0f      	ldr	r3, [pc, #60]	; (23c8 <pvPortMalloc+0x14c>)
    238a:	681b      	ldr	r3, [r3, #0]
    238c:	431a      	orrs	r2, r3
    238e:	697b      	ldr	r3, [r7, #20]
    2390:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
    2392:	697b      	ldr	r3, [r7, #20]
    2394:	2200      	movs	r2, #0
    2396:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
    2398:	4b10      	ldr	r3, [pc, #64]	; (23dc <pvPortMalloc+0x160>)
    239a:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
    239c:	68fb      	ldr	r3, [r7, #12]
    239e:	2b00      	cmp	r3, #0
    23a0:	d101      	bne.n	23a6 <pvPortMalloc+0x12a>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
    23a2:	4b0f      	ldr	r3, [pc, #60]	; (23e0 <pvPortMalloc+0x164>)
    23a4:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
    23a6:	68fb      	ldr	r3, [r7, #12]
    23a8:	2207      	movs	r2, #7
    23aa:	4013      	ands	r3, r2
    23ac:	d001      	beq.n	23b2 <pvPortMalloc+0x136>
    23ae:	b672      	cpsid	i
    23b0:	e7fe      	b.n	23b0 <pvPortMalloc+0x134>
	return pvReturn;
    23b2:	68fb      	ldr	r3, [r7, #12]
}
    23b4:	0018      	movs	r0, r3
    23b6:	46bd      	mov	sp, r7
    23b8:	b006      	add	sp, #24
    23ba:	bd80      	pop	{r7, pc}
    23bc:	00006cc5 	.word	0x00006cc5
    23c0:	20004fcc 	.word	0x20004fcc
    23c4:	00002481 	.word	0x00002481
    23c8:	20004fd8 	.word	0x20004fd8
    23cc:	20004fd0 	.word	0x20004fd0
    23d0:	20004fc4 	.word	0x20004fc4
    23d4:	00002541 	.word	0x00002541
    23d8:	20004fd4 	.word	0x20004fd4
    23dc:	00006cdd 	.word	0x00006cdd
    23e0:	0000a975 	.word	0x0000a975

000023e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    23e4:	b580      	push	{r7, lr}
    23e6:	b084      	sub	sp, #16
    23e8:	af00      	add	r7, sp, #0
    23ea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
    23ec:	687b      	ldr	r3, [r7, #4]
    23ee:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
    23f0:	687b      	ldr	r3, [r7, #4]
    23f2:	2b00      	cmp	r3, #0
    23f4:	d035      	beq.n	2462 <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
    23f6:	2308      	movs	r3, #8
    23f8:	425b      	negs	r3, r3
    23fa:	68fa      	ldr	r2, [r7, #12]
    23fc:	18d3      	adds	r3, r2, r3
    23fe:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
    2400:	68fb      	ldr	r3, [r7, #12]
    2402:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
    2404:	68bb      	ldr	r3, [r7, #8]
    2406:	685a      	ldr	r2, [r3, #4]
    2408:	4b18      	ldr	r3, [pc, #96]	; (246c <vPortFree+0x88>)
    240a:	681b      	ldr	r3, [r3, #0]
    240c:	4013      	ands	r3, r2
    240e:	d101      	bne.n	2414 <vPortFree+0x30>
    2410:	b672      	cpsid	i
    2412:	e7fe      	b.n	2412 <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
    2414:	68bb      	ldr	r3, [r7, #8]
    2416:	681b      	ldr	r3, [r3, #0]
    2418:	2b00      	cmp	r3, #0
    241a:	d001      	beq.n	2420 <vPortFree+0x3c>
    241c:	b672      	cpsid	i
    241e:	e7fe      	b.n	241e <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
    2420:	68bb      	ldr	r3, [r7, #8]
    2422:	685a      	ldr	r2, [r3, #4]
    2424:	4b11      	ldr	r3, [pc, #68]	; (246c <vPortFree+0x88>)
    2426:	681b      	ldr	r3, [r3, #0]
    2428:	4013      	ands	r3, r2
    242a:	d01a      	beq.n	2462 <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
    242c:	68bb      	ldr	r3, [r7, #8]
    242e:	681b      	ldr	r3, [r3, #0]
    2430:	2b00      	cmp	r3, #0
    2432:	d116      	bne.n	2462 <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
    2434:	68bb      	ldr	r3, [r7, #8]
    2436:	685a      	ldr	r2, [r3, #4]
    2438:	4b0c      	ldr	r3, [pc, #48]	; (246c <vPortFree+0x88>)
    243a:	681b      	ldr	r3, [r3, #0]
    243c:	43db      	mvns	r3, r3
    243e:	401a      	ands	r2, r3
    2440:	68bb      	ldr	r3, [r7, #8]
    2442:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
    2444:	4b0a      	ldr	r3, [pc, #40]	; (2470 <vPortFree+0x8c>)
    2446:	4798      	blx	r3
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
    2448:	68bb      	ldr	r3, [r7, #8]
    244a:	685a      	ldr	r2, [r3, #4]
    244c:	4b09      	ldr	r3, [pc, #36]	; (2474 <vPortFree+0x90>)
    244e:	681b      	ldr	r3, [r3, #0]
    2450:	18d2      	adds	r2, r2, r3
    2452:	4b08      	ldr	r3, [pc, #32]	; (2474 <vPortFree+0x90>)
    2454:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
    2456:	68bb      	ldr	r3, [r7, #8]
    2458:	0018      	movs	r0, r3
    245a:	4b07      	ldr	r3, [pc, #28]	; (2478 <vPortFree+0x94>)
    245c:	4798      	blx	r3
				}
				( void ) xTaskResumeAll();
    245e:	4b07      	ldr	r3, [pc, #28]	; (247c <vPortFree+0x98>)
    2460:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    2462:	46c0      	nop			; (mov r8, r8)
    2464:	46bd      	mov	sp, r7
    2466:	b004      	add	sp, #16
    2468:	bd80      	pop	{r7, pc}
    246a:	46c0      	nop			; (mov r8, r8)
    246c:	20004fd8 	.word	0x20004fd8
    2470:	00006cc5 	.word	0x00006cc5
    2474:	20004fd0 	.word	0x20004fd0
    2478:	00002541 	.word	0x00002541
    247c:	00006cdd 	.word	0x00006cdd

00002480 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    2480:	b580      	push	{r7, lr}
    2482:	b084      	sub	sp, #16
    2484:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
    2486:	4b27      	ldr	r3, [pc, #156]	; (2524 <prvHeapInit+0xa4>)
    2488:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
    248a:	4b27      	ldr	r3, [pc, #156]	; (2528 <prvHeapInit+0xa8>)
    248c:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
    248e:	68fb      	ldr	r3, [r7, #12]
    2490:	2207      	movs	r2, #7
    2492:	4013      	ands	r3, r2
    2494:	d00c      	beq.n	24b0 <prvHeapInit+0x30>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
    2496:	68fb      	ldr	r3, [r7, #12]
    2498:	3307      	adds	r3, #7
    249a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
    249c:	68fb      	ldr	r3, [r7, #12]
    249e:	2207      	movs	r2, #7
    24a0:	4393      	bics	r3, r2
    24a2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
    24a4:	68ba      	ldr	r2, [r7, #8]
    24a6:	68fb      	ldr	r3, [r7, #12]
    24a8:	1ad2      	subs	r2, r2, r3
    24aa:	4b1f      	ldr	r3, [pc, #124]	; (2528 <prvHeapInit+0xa8>)
    24ac:	18d3      	adds	r3, r2, r3
    24ae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
    24b0:	68fb      	ldr	r3, [r7, #12]
    24b2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
    24b4:	4b1d      	ldr	r3, [pc, #116]	; (252c <prvHeapInit+0xac>)
    24b6:	687a      	ldr	r2, [r7, #4]
    24b8:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
    24ba:	4b1c      	ldr	r3, [pc, #112]	; (252c <prvHeapInit+0xac>)
    24bc:	2200      	movs	r2, #0
    24be:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
    24c0:	687a      	ldr	r2, [r7, #4]
    24c2:	68bb      	ldr	r3, [r7, #8]
    24c4:	18d3      	adds	r3, r2, r3
    24c6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
    24c8:	2208      	movs	r2, #8
    24ca:	68fb      	ldr	r3, [r7, #12]
    24cc:	1a9b      	subs	r3, r3, r2
    24ce:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
    24d0:	68fb      	ldr	r3, [r7, #12]
    24d2:	2207      	movs	r2, #7
    24d4:	4393      	bics	r3, r2
    24d6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
    24d8:	68fa      	ldr	r2, [r7, #12]
    24da:	4b15      	ldr	r3, [pc, #84]	; (2530 <prvHeapInit+0xb0>)
    24dc:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
    24de:	4b14      	ldr	r3, [pc, #80]	; (2530 <prvHeapInit+0xb0>)
    24e0:	681b      	ldr	r3, [r3, #0]
    24e2:	2200      	movs	r2, #0
    24e4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
    24e6:	4b12      	ldr	r3, [pc, #72]	; (2530 <prvHeapInit+0xb0>)
    24e8:	681b      	ldr	r3, [r3, #0]
    24ea:	2200      	movs	r2, #0
    24ec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
    24ee:	687b      	ldr	r3, [r7, #4]
    24f0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
    24f2:	683b      	ldr	r3, [r7, #0]
    24f4:	68fa      	ldr	r2, [r7, #12]
    24f6:	1ad2      	subs	r2, r2, r3
    24f8:	683b      	ldr	r3, [r7, #0]
    24fa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    24fc:	4b0c      	ldr	r3, [pc, #48]	; (2530 <prvHeapInit+0xb0>)
    24fe:	681a      	ldr	r2, [r3, #0]
    2500:	683b      	ldr	r3, [r7, #0]
    2502:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
    2504:	683b      	ldr	r3, [r7, #0]
    2506:	685a      	ldr	r2, [r3, #4]
    2508:	4b0a      	ldr	r3, [pc, #40]	; (2534 <prvHeapInit+0xb4>)
    250a:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
    250c:	683b      	ldr	r3, [r7, #0]
    250e:	685a      	ldr	r2, [r3, #4]
    2510:	4b09      	ldr	r3, [pc, #36]	; (2538 <prvHeapInit+0xb8>)
    2512:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
    2514:	4b09      	ldr	r3, [pc, #36]	; (253c <prvHeapInit+0xbc>)
    2516:	2280      	movs	r2, #128	; 0x80
    2518:	0612      	lsls	r2, r2, #24
    251a:	601a      	str	r2, [r3, #0]
}
    251c:	46c0      	nop			; (mov r8, r8)
    251e:	46bd      	mov	sp, r7
    2520:	b004      	add	sp, #16
    2522:	bd80      	pop	{r7, pc}
    2524:	00004e20 	.word	0x00004e20
    2528:	200001a4 	.word	0x200001a4
    252c:	20004fc4 	.word	0x20004fc4
    2530:	20004fcc 	.word	0x20004fcc
    2534:	20004fd4 	.word	0x20004fd4
    2538:	20004fd0 	.word	0x20004fd0
    253c:	20004fd8 	.word	0x20004fd8

00002540 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
    2540:	b580      	push	{r7, lr}
    2542:	b084      	sub	sp, #16
    2544:	af00      	add	r7, sp, #0
    2546:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    2548:	4b27      	ldr	r3, [pc, #156]	; (25e8 <prvInsertBlockIntoFreeList+0xa8>)
    254a:	60fb      	str	r3, [r7, #12]
    254c:	e002      	b.n	2554 <prvInsertBlockIntoFreeList+0x14>
    254e:	68fb      	ldr	r3, [r7, #12]
    2550:	681b      	ldr	r3, [r3, #0]
    2552:	60fb      	str	r3, [r7, #12]
    2554:	68fb      	ldr	r3, [r7, #12]
    2556:	681a      	ldr	r2, [r3, #0]
    2558:	687b      	ldr	r3, [r7, #4]
    255a:	429a      	cmp	r2, r3
    255c:	d3f7      	bcc.n	254e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
    255e:	68fb      	ldr	r3, [r7, #12]
    2560:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
    2562:	68fb      	ldr	r3, [r7, #12]
    2564:	685b      	ldr	r3, [r3, #4]
    2566:	68ba      	ldr	r2, [r7, #8]
    2568:	18d2      	adds	r2, r2, r3
    256a:	687b      	ldr	r3, [r7, #4]
    256c:	429a      	cmp	r2, r3
    256e:	d108      	bne.n	2582 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    2570:	68fb      	ldr	r3, [r7, #12]
    2572:	685a      	ldr	r2, [r3, #4]
    2574:	687b      	ldr	r3, [r7, #4]
    2576:	685b      	ldr	r3, [r3, #4]
    2578:	18d2      	adds	r2, r2, r3
    257a:	68fb      	ldr	r3, [r7, #12]
    257c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
    257e:	68fb      	ldr	r3, [r7, #12]
    2580:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
    2582:	687b      	ldr	r3, [r7, #4]
    2584:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
    2586:	687b      	ldr	r3, [r7, #4]
    2588:	685b      	ldr	r3, [r3, #4]
    258a:	68ba      	ldr	r2, [r7, #8]
    258c:	18d2      	adds	r2, r2, r3
    258e:	68fb      	ldr	r3, [r7, #12]
    2590:	681b      	ldr	r3, [r3, #0]
    2592:	429a      	cmp	r2, r3
    2594:	d118      	bne.n	25c8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
    2596:	68fb      	ldr	r3, [r7, #12]
    2598:	681a      	ldr	r2, [r3, #0]
    259a:	4b14      	ldr	r3, [pc, #80]	; (25ec <prvInsertBlockIntoFreeList+0xac>)
    259c:	681b      	ldr	r3, [r3, #0]
    259e:	429a      	cmp	r2, r3
    25a0:	d00d      	beq.n	25be <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    25a2:	687b      	ldr	r3, [r7, #4]
    25a4:	685a      	ldr	r2, [r3, #4]
    25a6:	68fb      	ldr	r3, [r7, #12]
    25a8:	681b      	ldr	r3, [r3, #0]
    25aa:	685b      	ldr	r3, [r3, #4]
    25ac:	18d2      	adds	r2, r2, r3
    25ae:	687b      	ldr	r3, [r7, #4]
    25b0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    25b2:	68fb      	ldr	r3, [r7, #12]
    25b4:	681b      	ldr	r3, [r3, #0]
    25b6:	681a      	ldr	r2, [r3, #0]
    25b8:	687b      	ldr	r3, [r7, #4]
    25ba:	601a      	str	r2, [r3, #0]
    25bc:	e008      	b.n	25d0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
    25be:	4b0b      	ldr	r3, [pc, #44]	; (25ec <prvInsertBlockIntoFreeList+0xac>)
    25c0:	681a      	ldr	r2, [r3, #0]
    25c2:	687b      	ldr	r3, [r7, #4]
    25c4:	601a      	str	r2, [r3, #0]
    25c6:	e003      	b.n	25d0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    25c8:	68fb      	ldr	r3, [r7, #12]
    25ca:	681a      	ldr	r2, [r3, #0]
    25cc:	687b      	ldr	r3, [r7, #4]
    25ce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
    25d0:	68fa      	ldr	r2, [r7, #12]
    25d2:	687b      	ldr	r3, [r7, #4]
    25d4:	429a      	cmp	r2, r3
    25d6:	d002      	beq.n	25de <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
    25d8:	68fb      	ldr	r3, [r7, #12]
    25da:	687a      	ldr	r2, [r7, #4]
    25dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
    25de:	46c0      	nop			; (mov r8, r8)
    25e0:	46bd      	mov	sp, r7
    25e2:	b004      	add	sp, #16
    25e4:	bd80      	pop	{r7, pc}
    25e6:	46c0      	nop			; (mov r8, r8)
    25e8:	20004fc4 	.word	0x20004fc4
    25ec:	20004fcc 	.word	0x20004fcc

000025f0 <system_interrupt_enable>:
{
    25f0:	b580      	push	{r7, lr}
    25f2:	b082      	sub	sp, #8
    25f4:	af00      	add	r7, sp, #0
    25f6:	0002      	movs	r2, r0
    25f8:	1dfb      	adds	r3, r7, #7
    25fa:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    25fc:	4b06      	ldr	r3, [pc, #24]	; (2618 <system_interrupt_enable+0x28>)
    25fe:	1dfa      	adds	r2, r7, #7
    2600:	7812      	ldrb	r2, [r2, #0]
    2602:	0011      	movs	r1, r2
    2604:	221f      	movs	r2, #31
    2606:	400a      	ands	r2, r1
    2608:	2101      	movs	r1, #1
    260a:	4091      	lsls	r1, r2
    260c:	000a      	movs	r2, r1
    260e:	601a      	str	r2, [r3, #0]
}
    2610:	46c0      	nop			; (mov r8, r8)
    2612:	46bd      	mov	sp, r7
    2614:	b002      	add	sp, #8
    2616:	bd80      	pop	{r7, pc}
    2618:	e000e100 	.word	0xe000e100

0000261c <adc_is_syncing>:
{
    261c:	b580      	push	{r7, lr}
    261e:	b084      	sub	sp, #16
    2620:	af00      	add	r7, sp, #0
    2622:	6078      	str	r0, [r7, #4]
	Adc *const adc_module = module_inst->hw;
    2624:	687b      	ldr	r3, [r7, #4]
    2626:	681b      	ldr	r3, [r3, #0]
    2628:	60fb      	str	r3, [r7, #12]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    262a:	68fb      	ldr	r3, [r7, #12]
    262c:	7e5b      	ldrb	r3, [r3, #25]
    262e:	b2db      	uxtb	r3, r3
    2630:	b25b      	sxtb	r3, r3
    2632:	2b00      	cmp	r3, #0
    2634:	da01      	bge.n	263a <adc_is_syncing+0x1e>
		return true;
    2636:	2301      	movs	r3, #1
    2638:	e000      	b.n	263c <adc_is_syncing+0x20>
	return false;
    263a:	2300      	movs	r3, #0
}
    263c:	0018      	movs	r0, r3
    263e:	46bd      	mov	sp, r7
    2640:	b004      	add	sp, #16
    2642:	bd80      	pop	{r7, pc}

00002644 <adc_enable>:
{
    2644:	b580      	push	{r7, lr}
    2646:	b084      	sub	sp, #16
    2648:	af00      	add	r7, sp, #0
    264a:	6078      	str	r0, [r7, #4]
	Adc *const adc_module = module_inst->hw;
    264c:	687b      	ldr	r3, [r7, #4]
    264e:	681b      	ldr	r3, [r3, #0]
    2650:	60fb      	str	r3, [r7, #12]
	while (adc_is_syncing(module_inst)) {
    2652:	46c0      	nop			; (mov r8, r8)
    2654:	687b      	ldr	r3, [r7, #4]
    2656:	0018      	movs	r0, r3
    2658:	4b10      	ldr	r3, [pc, #64]	; (269c <adc_enable+0x58>)
    265a:	4798      	blx	r3
    265c:	1e03      	subs	r3, r0, #0
    265e:	d1f9      	bne.n	2654 <adc_enable+0x10>
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
    2660:	2017      	movs	r0, #23
    2662:	4b0f      	ldr	r3, [pc, #60]	; (26a0 <adc_enable+0x5c>)
    2664:	4798      	blx	r3
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    2666:	68fb      	ldr	r3, [r7, #12]
    2668:	220f      	movs	r2, #15
    266a:	759a      	strb	r2, [r3, #22]
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    266c:	68fb      	ldr	r3, [r7, #12]
    266e:	220f      	movs	r2, #15
    2670:	761a      	strb	r2, [r3, #24]
	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    2672:	68fb      	ldr	r3, [r7, #12]
    2674:	781b      	ldrb	r3, [r3, #0]
    2676:	b2db      	uxtb	r3, r3
    2678:	2202      	movs	r2, #2
    267a:	4313      	orrs	r3, r2
    267c:	b2da      	uxtb	r2, r3
    267e:	68fb      	ldr	r3, [r7, #12]
    2680:	701a      	strb	r2, [r3, #0]
	while (adc_is_syncing(module_inst)) {
    2682:	46c0      	nop			; (mov r8, r8)
    2684:	687b      	ldr	r3, [r7, #4]
    2686:	0018      	movs	r0, r3
    2688:	4b04      	ldr	r3, [pc, #16]	; (269c <adc_enable+0x58>)
    268a:	4798      	blx	r3
    268c:	1e03      	subs	r3, r0, #0
    268e:	d1f9      	bne.n	2684 <adc_enable+0x40>
	return STATUS_OK;
    2690:	2300      	movs	r3, #0
}
    2692:	0018      	movs	r0, r3
    2694:	46bd      	mov	sp, r7
    2696:	b004      	add	sp, #16
    2698:	bd80      	pop	{r7, pc}
    269a:	46c0      	nop			; (mov r8, r8)
    269c:	0000261d 	.word	0x0000261d
    26a0:	000025f1 	.word	0x000025f1

000026a4 <adc_enable_interrupt>:
{
    26a4:	b580      	push	{r7, lr}
    26a6:	b084      	sub	sp, #16
    26a8:	af00      	add	r7, sp, #0
    26aa:	6078      	str	r0, [r7, #4]
    26ac:	000a      	movs	r2, r1
    26ae:	1cfb      	adds	r3, r7, #3
    26b0:	701a      	strb	r2, [r3, #0]
	Adc *const adc_module = module_inst->hw;
    26b2:	687b      	ldr	r3, [r7, #4]
    26b4:	681b      	ldr	r3, [r3, #0]
    26b6:	60fb      	str	r3, [r7, #12]
	adc_module->INTENSET.reg = interrupt;
    26b8:	68fb      	ldr	r3, [r7, #12]
    26ba:	1cfa      	adds	r2, r7, #3
    26bc:	7812      	ldrb	r2, [r2, #0]
    26be:	75da      	strb	r2, [r3, #23]
}
    26c0:	46c0      	nop			; (mov r8, r8)
    26c2:	46bd      	mov	sp, r7
    26c4:	b004      	add	sp, #16
    26c6:	bd80      	pop	{r7, pc}

000026c8 <adc_enable_callback>:
 *
 */
static inline void adc_enable_callback(
		struct adc_module *const module,
		enum adc_callback callback_type)
{
    26c8:	b580      	push	{r7, lr}
    26ca:	b082      	sub	sp, #8
    26cc:	af00      	add	r7, sp, #0
    26ce:	6078      	str	r0, [r7, #4]
    26d0:	000a      	movs	r2, r1
    26d2:	1cfb      	adds	r3, r7, #3
    26d4:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
    26d6:	687b      	ldr	r3, [r7, #4]
    26d8:	7edb      	ldrb	r3, [r3, #27]
    26da:	b25a      	sxtb	r2, r3
    26dc:	1cfb      	adds	r3, r7, #3
    26de:	781b      	ldrb	r3, [r3, #0]
    26e0:	2101      	movs	r1, #1
    26e2:	4099      	lsls	r1, r3
    26e4:	000b      	movs	r3, r1
    26e6:	b25b      	sxtb	r3, r3
    26e8:	4313      	orrs	r3, r2
    26ea:	b25b      	sxtb	r3, r3
    26ec:	b2da      	uxtb	r2, r3
    26ee:	687b      	ldr	r3, [r7, #4]
    26f0:	76da      	strb	r2, [r3, #27]

	/* Enable window interrupt if this is a window callback */
	if (callback_type == ADC_CALLBACK_WINDOW) {
    26f2:	1cfb      	adds	r3, r7, #3
    26f4:	781b      	ldrb	r3, [r3, #0]
    26f6:	2b01      	cmp	r3, #1
    26f8:	d104      	bne.n	2704 <adc_enable_callback+0x3c>
		adc_enable_interrupt(module, ADC_INTERRUPT_WINDOW);
    26fa:	687b      	ldr	r3, [r7, #4]
    26fc:	2104      	movs	r1, #4
    26fe:	0018      	movs	r0, r3
    2700:	4b07      	ldr	r3, [pc, #28]	; (2720 <adc_enable_callback+0x58>)
    2702:	4798      	blx	r3
	}
	/* Enable overrun interrupt if error callback is registered */
	if (callback_type == ADC_CALLBACK_ERROR) {
    2704:	1cfb      	adds	r3, r7, #3
    2706:	781b      	ldrb	r3, [r3, #0]
    2708:	2b02      	cmp	r3, #2
    270a:	d104      	bne.n	2716 <adc_enable_callback+0x4e>
		adc_enable_interrupt(module, ADC_INTERRUPT_OVERRUN);
    270c:	687b      	ldr	r3, [r7, #4]
    270e:	2102      	movs	r1, #2
    2710:	0018      	movs	r0, r3
    2712:	4b03      	ldr	r3, [pc, #12]	; (2720 <adc_enable_callback+0x58>)
    2714:	4798      	blx	r3
	}
}
    2716:	46c0      	nop			; (mov r8, r8)
    2718:	46bd      	mov	sp, r7
    271a:	b002      	add	sp, #8
    271c:	bd80      	pop	{r7, pc}
    271e:	46c0      	nop			; (mov r8, r8)
    2720:	000026a5 	.word	0x000026a5

00002724 <adc_cb>:
 static volatile uint16_t flow_meas_raw;

 static volatile bool setup = false;

 static void adc_cb(struct adc_module *const module)
 {
    2724:	b580      	push	{r7, lr}
    2726:	b082      	sub	sp, #8
    2728:	af00      	add	r7, sp, #0
    272a:	6078      	str	r0, [r7, #4]
	if(adc_get_job_status(module, ADC_JOB_READ_BUFFER) == STATUS_OK)
    272c:	687b      	ldr	r3, [r7, #4]
    272e:	2100      	movs	r1, #0
    2730:	0018      	movs	r0, r3
    2732:	4b13      	ldr	r3, [pc, #76]	; (2780 <adc_cb+0x5c>)
    2734:	4798      	blx	r3
    2736:	1e03      	subs	r3, r0, #0
    2738:	d11d      	bne.n	2776 <adc_cb+0x52>
	{
		// Motor first
		motor_temp_meas_raw = adc_buffer[0];
    273a:	4b12      	ldr	r3, [pc, #72]	; (2784 <adc_cb+0x60>)
    273c:	881b      	ldrh	r3, [r3, #0]
    273e:	b29a      	uxth	r2, r3
    2740:	4b11      	ldr	r3, [pc, #68]	; (2788 <adc_cb+0x64>)
    2742:	801a      	strh	r2, [r3, #0]
		// Control potentiometer
		potentiometer_meas_raw = adc_buffer[1];
    2744:	4b0f      	ldr	r3, [pc, #60]	; (2784 <adc_cb+0x60>)
    2746:	885b      	ldrh	r3, [r3, #2]
    2748:	b29a      	uxth	r2, r3
    274a:	4b10      	ldr	r3, [pc, #64]	; (278c <adc_cb+0x68>)
    274c:	801a      	strh	r2, [r3, #0]
		// Three pressure sensors in a raw
		pressure_raw_int[0] = adc_buffer[2];
    274e:	4b0d      	ldr	r3, [pc, #52]	; (2784 <adc_cb+0x60>)
    2750:	889b      	ldrh	r3, [r3, #4]
    2752:	b29a      	uxth	r2, r3
    2754:	4b0e      	ldr	r3, [pc, #56]	; (2790 <adc_cb+0x6c>)
    2756:	801a      	strh	r2, [r3, #0]
		pressure_raw_int[1] = adc_buffer[3];
    2758:	4b0a      	ldr	r3, [pc, #40]	; (2784 <adc_cb+0x60>)
    275a:	88db      	ldrh	r3, [r3, #6]
    275c:	b29a      	uxth	r2, r3
    275e:	4b0c      	ldr	r3, [pc, #48]	; (2790 <adc_cb+0x6c>)
    2760:	805a      	strh	r2, [r3, #2]
		pressure_raw_int[2] = adc_buffer[4];
    2762:	4b08      	ldr	r3, [pc, #32]	; (2784 <adc_cb+0x60>)
    2764:	891b      	ldrh	r3, [r3, #8]
    2766:	b29a      	uxth	r2, r3
    2768:	4b09      	ldr	r3, [pc, #36]	; (2790 <adc_cb+0x6c>)
    276a:	809a      	strh	r2, [r3, #4]
		// Flow sensor at ain[10]
		flow_meas_raw = adc_buffer[8];
    276c:	4b05      	ldr	r3, [pc, #20]	; (2784 <adc_cb+0x60>)
    276e:	8a1b      	ldrh	r3, [r3, #16]
    2770:	b29a      	uxth	r2, r3
    2772:	4b08      	ldr	r3, [pc, #32]	; (2794 <adc_cb+0x70>)
    2774:	801a      	strh	r2, [r3, #0]
	}
 }
    2776:	46c0      	nop			; (mov r8, r8)
    2778:	46bd      	mov	sp, r7
    277a:	b002      	add	sp, #8
    277c:	bd80      	pop	{r7, pc}
    277e:	46c0      	nop			; (mov r8, r8)
    2780:	00000c11 	.word	0x00000c11
    2784:	20004ffc 	.word	0x20004ffc
    2788:	20005018 	.word	0x20005018
    278c:	20005016 	.word	0x20005016
    2790:	20005010 	.word	0x20005010
    2794:	2000501a 	.word	0x2000501a

00002798 <adc_interface_init>:

 /*
 *	\brief Sets up ADC interface
 */
 void adc_interface_init(void)
 {
    2798:	b580      	push	{r7, lr}
    279a:	b08c      	sub	sp, #48	; 0x30
    279c:	af00      	add	r7, sp, #0
	struct adc_config config;

	adc_get_config_defaults(&config);
    279e:	003b      	movs	r3, r7
    27a0:	0018      	movs	r0, r3
    27a2:	4b21      	ldr	r3, [pc, #132]	; (2828 <adc_interface_init+0x90>)
    27a4:	4798      	blx	r3
	config.positive_input = ADC_POSITIVE_INPUT_PIN2;
    27a6:	003b      	movs	r3, r7
    27a8:	2202      	movs	r2, #2
    27aa:	731a      	strb	r2, [r3, #12]
	config.negative_input = ADC_NEGATIVE_INPUT_GND;
    27ac:	003b      	movs	r3, r7
    27ae:	22c0      	movs	r2, #192	; 0xc0
    27b0:	0152      	lsls	r2, r2, #5
    27b2:	81da      	strh	r2, [r3, #14]
	config.differential_mode = false;
    27b4:	003b      	movs	r3, r7
    27b6:	2200      	movs	r2, #0
    27b8:	74da      	strb	r2, [r3, #19]
	config.clock_source = GCLK_GENERATOR_1; // 8Mhz clock TODO is this fast enough?
    27ba:	003b      	movs	r3, r7
    27bc:	2201      	movs	r2, #1
    27be:	701a      	strb	r2, [r3, #0]
	config.clock_prescaler = ADC_CLOCK_PRESCALER_DIV256;
    27c0:	003b      	movs	r3, r7
    27c2:	22c0      	movs	r2, #192	; 0xc0
    27c4:	00d2      	lsls	r2, r2, #3
    27c6:	805a      	strh	r2, [r3, #2]
	config.gain_factor = ADC_GAIN_FACTOR_1X;
    27c8:	003b      	movs	r3, r7
    27ca:	2200      	movs	r2, #0
    27cc:	609a      	str	r2, [r3, #8]
	config.resolution = ADC_RESOLUTION_12BIT;
    27ce:	003b      	movs	r3, r7
    27d0:	2200      	movs	r2, #0
    27d2:	711a      	strb	r2, [r3, #4]
	config.reference = ADC_REFERENCE_AREFA; // 3.3V
    27d4:	003b      	movs	r3, r7
    27d6:	2203      	movs	r2, #3
    27d8:	705a      	strb	r2, [r3, #1]

	// Scan from 2 through 10
	config.pin_scan.offset_start_scan = 0;
    27da:	003b      	movs	r3, r7
    27dc:	222b      	movs	r2, #43	; 0x2b
    27de:	2100      	movs	r1, #0
    27e0:	5499      	strb	r1, [r3, r2]
	config.pin_scan.inputs_to_scan = 9;
    27e2:	003b      	movs	r3, r7
    27e4:	222c      	movs	r2, #44	; 0x2c
    27e6:	2109      	movs	r1, #9
    27e8:	5499      	strb	r1, [r3, r2]

	adc_init(&adc_module_instance, ADC, &config);
    27ea:	003a      	movs	r2, r7
    27ec:	490f      	ldr	r1, [pc, #60]	; (282c <adc_interface_init+0x94>)
    27ee:	4b10      	ldr	r3, [pc, #64]	; (2830 <adc_interface_init+0x98>)
    27f0:	0018      	movs	r0, r3
    27f2:	4b10      	ldr	r3, [pc, #64]	; (2834 <adc_interface_init+0x9c>)
    27f4:	4798      	blx	r3
	adc_enable(&adc_module_instance);
    27f6:	4b0e      	ldr	r3, [pc, #56]	; (2830 <adc_interface_init+0x98>)
    27f8:	0018      	movs	r0, r3
    27fa:	4b0f      	ldr	r3, [pc, #60]	; (2838 <adc_interface_init+0xa0>)
    27fc:	4798      	blx	r3

	// Handle all conversions in callbacks
	adc_register_callback(&adc_module_instance, adc_cb, ADC_CALLBACK_READ_BUFFER);
    27fe:	490f      	ldr	r1, [pc, #60]	; (283c <adc_interface_init+0xa4>)
    2800:	4b0b      	ldr	r3, [pc, #44]	; (2830 <adc_interface_init+0x98>)
    2802:	2200      	movs	r2, #0
    2804:	0018      	movs	r0, r3
    2806:	4b0e      	ldr	r3, [pc, #56]	; (2840 <adc_interface_init+0xa8>)
    2808:	4798      	blx	r3
	adc_enable_callback(&adc_module_instance, ADC_CALLBACK_READ_BUFFER);
    280a:	4b09      	ldr	r3, [pc, #36]	; (2830 <adc_interface_init+0x98>)
    280c:	2100      	movs	r1, #0
    280e:	0018      	movs	r0, r3
    2810:	4b0c      	ldr	r3, [pc, #48]	; (2844 <adc_interface_init+0xac>)
    2812:	4798      	blx	r3

	setup = true;
    2814:	4b0c      	ldr	r3, [pc, #48]	; (2848 <adc_interface_init+0xb0>)
    2816:	2201      	movs	r2, #1
    2818:	701a      	strb	r2, [r3, #0]

	// Start the conversion
	adc_request_update();
    281a:	4b0c      	ldr	r3, [pc, #48]	; (284c <adc_interface_init+0xb4>)
    281c:	4798      	blx	r3
 }
    281e:	46c0      	nop			; (mov r8, r8)
    2820:	46bd      	mov	sp, r7
    2822:	b00c      	add	sp, #48	; 0x30
    2824:	bd80      	pop	{r7, pc}
    2826:	46c0      	nop			; (mov r8, r8)
    2828:	00000219 	.word	0x00000219
    282c:	42004000 	.word	0x42004000
    2830:	20004fdc 	.word	0x20004fdc
    2834:	00000869 	.word	0x00000869
    2838:	00002645 	.word	0x00002645
    283c:	00002725 	.word	0x00002725
    2840:	00000b69 	.word	0x00000b69
    2844:	000026c9 	.word	0x000026c9
    2848:	2000501c 	.word	0x2000501c
    284c:	00002851 	.word	0x00002851

00002850 <adc_request_update>:

 void adc_request_update(void)
 {
    2850:	b580      	push	{r7, lr}
    2852:	af00      	add	r7, sp, #0
	// Trigger new measurement
	if(setup)
    2854:	4b06      	ldr	r3, [pc, #24]	; (2870 <adc_request_update+0x20>)
    2856:	781b      	ldrb	r3, [r3, #0]
    2858:	b2db      	uxtb	r3, r3
    285a:	2b00      	cmp	r3, #0
    285c:	d005      	beq.n	286a <adc_request_update+0x1a>
	{
		adc_read_buffer_job(&adc_module_instance, adc_buffer, ADC_BUFFER_SIZE);
    285e:	4905      	ldr	r1, [pc, #20]	; (2874 <adc_request_update+0x24>)
    2860:	4b05      	ldr	r3, [pc, #20]	; (2878 <adc_request_update+0x28>)
    2862:	2209      	movs	r2, #9
    2864:	0018      	movs	r0, r3
    2866:	4b05      	ldr	r3, [pc, #20]	; (287c <adc_request_update+0x2c>)
    2868:	4798      	blx	r3
	}
 }
    286a:	46c0      	nop			; (mov r8, r8)
    286c:	46bd      	mov	sp, r7
    286e:	bd80      	pop	{r7, pc}
    2870:	2000501c 	.word	0x2000501c
    2874:	20004ffc 	.word	0x20004ffc
    2878:	20004fdc 	.word	0x20004fdc
    287c:	00000ba9 	.word	0x00000ba9

00002880 <get_pressure_sensor_cmH2O>:
 *	\param channel The sensor channel
 *	
 *	\return The pressure from the channel in cm-H2O if channel valid or 0 otherwise
 */
 float get_pressure_sensor_cmH2O(uint8_t channel)
 {
    2880:	b590      	push	{r4, r7, lr}
    2882:	b087      	sub	sp, #28
    2884:	af00      	add	r7, sp, #0
    2886:	0002      	movs	r2, r0
    2888:	1dfb      	adds	r3, r7, #7
    288a:	701a      	strb	r2, [r3, #0]
	// Pressure sensors output 0.5-4.5V corresponding to 0-5psig
	// Scaled down to 3.3V range with 10K/(10K+5.6K) divider
	if(channel >= NUM_PRESSURE_SENSOR_CHANNELS)
    288c:	1dfb      	adds	r3, r7, #7
    288e:	781b      	ldrb	r3, [r3, #0]
    2890:	2b02      	cmp	r3, #2
    2892:	d901      	bls.n	2898 <get_pressure_sensor_cmH2O+0x18>
	{
		return 0.0;
    2894:	2300      	movs	r3, #0
    2896:	e05e      	b.n	2956 <get_pressure_sensor_cmH2O+0xd6>
	}
	uint16_t raw_adc =  pressure_raw_int[channel];
    2898:	1dfb      	adds	r3, r7, #7
    289a:	7819      	ldrb	r1, [r3, #0]
    289c:	2316      	movs	r3, #22
    289e:	18fb      	adds	r3, r7, r3
    28a0:	4a2f      	ldr	r2, [pc, #188]	; (2960 <get_pressure_sensor_cmH2O+0xe0>)
    28a2:	0049      	lsls	r1, r1, #1
    28a4:	5a8a      	ldrh	r2, [r1, r2]
    28a6:	801a      	strh	r2, [r3, #0]

	float pressure_voltage_scaled_up = ((raw_adc / ADC_MAX) * 3.3) * (15.6 / 10.0);
    28a8:	2316      	movs	r3, #22
    28aa:	18fb      	adds	r3, r7, r3
    28ac:	881a      	ldrh	r2, [r3, #0]
    28ae:	4b2d      	ldr	r3, [pc, #180]	; (2964 <get_pressure_sensor_cmH2O+0xe4>)
    28b0:	0010      	movs	r0, r2
    28b2:	4798      	blx	r3
    28b4:	4c2c      	ldr	r4, [pc, #176]	; (2968 <get_pressure_sensor_cmH2O+0xe8>)
    28b6:	2200      	movs	r2, #0
    28b8:	4b2c      	ldr	r3, [pc, #176]	; (296c <get_pressure_sensor_cmH2O+0xec>)
    28ba:	47a0      	blx	r4
    28bc:	0003      	movs	r3, r0
    28be:	000c      	movs	r4, r1
    28c0:	0018      	movs	r0, r3
    28c2:	0021      	movs	r1, r4
    28c4:	4c2a      	ldr	r4, [pc, #168]	; (2970 <get_pressure_sensor_cmH2O+0xf0>)
    28c6:	4a2b      	ldr	r2, [pc, #172]	; (2974 <get_pressure_sensor_cmH2O+0xf4>)
    28c8:	4b2b      	ldr	r3, [pc, #172]	; (2978 <get_pressure_sensor_cmH2O+0xf8>)
    28ca:	47a0      	blx	r4
    28cc:	0003      	movs	r3, r0
    28ce:	000c      	movs	r4, r1
    28d0:	0018      	movs	r0, r3
    28d2:	0021      	movs	r1, r4
    28d4:	4c26      	ldr	r4, [pc, #152]	; (2970 <get_pressure_sensor_cmH2O+0xf0>)
    28d6:	4a29      	ldr	r2, [pc, #164]	; (297c <get_pressure_sensor_cmH2O+0xfc>)
    28d8:	4b29      	ldr	r3, [pc, #164]	; (2980 <get_pressure_sensor_cmH2O+0x100>)
    28da:	47a0      	blx	r4
    28dc:	0003      	movs	r3, r0
    28de:	000c      	movs	r4, r1
    28e0:	0019      	movs	r1, r3
    28e2:	0022      	movs	r2, r4
    28e4:	4b27      	ldr	r3, [pc, #156]	; (2984 <get_pressure_sensor_cmH2O+0x104>)
    28e6:	0008      	movs	r0, r1
    28e8:	0011      	movs	r1, r2
    28ea:	4798      	blx	r3
    28ec:	1c03      	adds	r3, r0, #0
    28ee:	613b      	str	r3, [r7, #16]

	float pressure_psi = 5.0 * (pressure_voltage_scaled_up - 0.5) / 4.0;
    28f0:	4b25      	ldr	r3, [pc, #148]	; (2988 <get_pressure_sensor_cmH2O+0x108>)
    28f2:	6938      	ldr	r0, [r7, #16]
    28f4:	4798      	blx	r3
    28f6:	4c25      	ldr	r4, [pc, #148]	; (298c <get_pressure_sensor_cmH2O+0x10c>)
    28f8:	2200      	movs	r2, #0
    28fa:	4b25      	ldr	r3, [pc, #148]	; (2990 <get_pressure_sensor_cmH2O+0x110>)
    28fc:	47a0      	blx	r4
    28fe:	0003      	movs	r3, r0
    2900:	000c      	movs	r4, r1
    2902:	0018      	movs	r0, r3
    2904:	0021      	movs	r1, r4
    2906:	4c1a      	ldr	r4, [pc, #104]	; (2970 <get_pressure_sensor_cmH2O+0xf0>)
    2908:	2200      	movs	r2, #0
    290a:	4b22      	ldr	r3, [pc, #136]	; (2994 <get_pressure_sensor_cmH2O+0x114>)
    290c:	47a0      	blx	r4
    290e:	0003      	movs	r3, r0
    2910:	000c      	movs	r4, r1
    2912:	0018      	movs	r0, r3
    2914:	0021      	movs	r1, r4
    2916:	4c14      	ldr	r4, [pc, #80]	; (2968 <get_pressure_sensor_cmH2O+0xe8>)
    2918:	2200      	movs	r2, #0
    291a:	4b1f      	ldr	r3, [pc, #124]	; (2998 <get_pressure_sensor_cmH2O+0x118>)
    291c:	47a0      	blx	r4
    291e:	0003      	movs	r3, r0
    2920:	000c      	movs	r4, r1
    2922:	0019      	movs	r1, r3
    2924:	0022      	movs	r2, r4
    2926:	4b17      	ldr	r3, [pc, #92]	; (2984 <get_pressure_sensor_cmH2O+0x104>)
    2928:	0008      	movs	r0, r1
    292a:	0011      	movs	r1, r2
    292c:	4798      	blx	r3
    292e:	1c03      	adds	r3, r0, #0
    2930:	60fb      	str	r3, [r7, #12]

	float pressure_cmH2O = (70.307) * pressure_psi;
    2932:	4b15      	ldr	r3, [pc, #84]	; (2988 <get_pressure_sensor_cmH2O+0x108>)
    2934:	68f8      	ldr	r0, [r7, #12]
    2936:	4798      	blx	r3
    2938:	4c0d      	ldr	r4, [pc, #52]	; (2970 <get_pressure_sensor_cmH2O+0xf0>)
    293a:	4a18      	ldr	r2, [pc, #96]	; (299c <get_pressure_sensor_cmH2O+0x11c>)
    293c:	4b18      	ldr	r3, [pc, #96]	; (29a0 <get_pressure_sensor_cmH2O+0x120>)
    293e:	47a0      	blx	r4
    2940:	0003      	movs	r3, r0
    2942:	000c      	movs	r4, r1
    2944:	0019      	movs	r1, r3
    2946:	0022      	movs	r2, r4
    2948:	4b0e      	ldr	r3, [pc, #56]	; (2984 <get_pressure_sensor_cmH2O+0x104>)
    294a:	0008      	movs	r0, r1
    294c:	0011      	movs	r1, r2
    294e:	4798      	blx	r3
    2950:	1c03      	adds	r3, r0, #0
    2952:	60bb      	str	r3, [r7, #8]
	return pressure_cmH2O;
    2954:	68bb      	ldr	r3, [r7, #8]
 }
    2956:	1c18      	adds	r0, r3, #0
    2958:	46bd      	mov	sp, r7
    295a:	b007      	add	sp, #28
    295c:	bd90      	pop	{r4, r7, pc}
    295e:	46c0      	nop			; (mov r8, r8)
    2960:	20005010 	.word	0x20005010
    2964:	0000d575 	.word	0x0000d575
    2968:	0000c179 	.word	0x0000c179
    296c:	40affe00 	.word	0x40affe00
    2970:	0000c9e1 	.word	0x0000c9e1
    2974:	66666666 	.word	0x66666666
    2978:	400a6666 	.word	0x400a6666
    297c:	8f5c28f6 	.word	0x8f5c28f6
    2980:	3ff8f5c2 	.word	0x3ff8f5c2
    2984:	0000d70d 	.word	0x0000d70d
    2988:	0000d669 	.word	0x0000d669
    298c:	0000cee1 	.word	0x0000cee1
    2990:	3fe00000 	.word	0x3fe00000
    2994:	40140000 	.word	0x40140000
    2998:	40100000 	.word	0x40100000
    299c:	e353f7cf 	.word	0xe353f7cf
    29a0:	405193a5 	.word	0x405193a5

000029a4 <get_pressure_sensor_cmH2O_voted>:
 *	\brief Gets pressure sensor data best estimate and checks for errors
 *
 *	\return The voted pressure in cm-H2O 
 */
 float get_pressure_sensor_cmH2O_voted(void)
 {
    29a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    29a6:	b089      	sub	sp, #36	; 0x24
    29a8:	af00      	add	r7, sp, #0
	int32_t i;
	// Get pressure
	float pressure_values[3];
	for(i=0; i<NUM_PRESSURE_SENSOR_CHANNELS; i++)
    29aa:	2300      	movs	r3, #0
    29ac:	61fb      	str	r3, [r7, #28]
    29ae:	e00c      	b.n	29ca <get_pressure_sensor_cmH2O_voted+0x26>
	{
		pressure_values[i] = get_pressure_sensor_cmH2O(i);
    29b0:	69fb      	ldr	r3, [r7, #28]
    29b2:	b2db      	uxtb	r3, r3
    29b4:	0018      	movs	r0, r3
    29b6:	4b6a      	ldr	r3, [pc, #424]	; (2b60 <get_pressure_sensor_cmH2O_voted+0x1bc>)
    29b8:	4798      	blx	r3
    29ba:	1c01      	adds	r1, r0, #0
    29bc:	003b      	movs	r3, r7
    29be:	69fa      	ldr	r2, [r7, #28]
    29c0:	0092      	lsls	r2, r2, #2
    29c2:	50d1      	str	r1, [r2, r3]
	for(i=0; i<NUM_PRESSURE_SENSOR_CHANNELS; i++)
    29c4:	69fb      	ldr	r3, [r7, #28]
    29c6:	3301      	adds	r3, #1
    29c8:	61fb      	str	r3, [r7, #28]
    29ca:	69fb      	ldr	r3, [r7, #28]
    29cc:	2b02      	cmp	r3, #2
    29ce:	ddef      	ble.n	29b0 <get_pressure_sensor_cmH2O_voted+0xc>
	}
	// Average, eliminate the furthest outlier, and average again to get actual, then check for sensor failure
	float avg_pressure = 0.0;
    29d0:	2300      	movs	r3, #0
    29d2:	61bb      	str	r3, [r7, #24]
	for(i=0; i<NUM_PRESSURE_SENSOR_CHANNELS; i++)
    29d4:	2300      	movs	r3, #0
    29d6:	61fb      	str	r3, [r7, #28]
    29d8:	e024      	b.n	2a24 <get_pressure_sensor_cmH2O_voted+0x80>
	{
		avg_pressure += 0.33333 *pressure_values[i];
    29da:	4b62      	ldr	r3, [pc, #392]	; (2b64 <get_pressure_sensor_cmH2O_voted+0x1c0>)
    29dc:	69b8      	ldr	r0, [r7, #24]
    29de:	4798      	blx	r3
    29e0:	0005      	movs	r5, r0
    29e2:	000e      	movs	r6, r1
    29e4:	003b      	movs	r3, r7
    29e6:	69fa      	ldr	r2, [r7, #28]
    29e8:	0092      	lsls	r2, r2, #2
    29ea:	58d2      	ldr	r2, [r2, r3]
    29ec:	4b5d      	ldr	r3, [pc, #372]	; (2b64 <get_pressure_sensor_cmH2O_voted+0x1c0>)
    29ee:	1c10      	adds	r0, r2, #0
    29f0:	4798      	blx	r3
    29f2:	4c5d      	ldr	r4, [pc, #372]	; (2b68 <get_pressure_sensor_cmH2O_voted+0x1c4>)
    29f4:	4a5d      	ldr	r2, [pc, #372]	; (2b6c <get_pressure_sensor_cmH2O_voted+0x1c8>)
    29f6:	4b5e      	ldr	r3, [pc, #376]	; (2b70 <get_pressure_sensor_cmH2O_voted+0x1cc>)
    29f8:	47a0      	blx	r4
    29fa:	0003      	movs	r3, r0
    29fc:	000c      	movs	r4, r1
    29fe:	001a      	movs	r2, r3
    2a00:	0023      	movs	r3, r4
    2a02:	4c5c      	ldr	r4, [pc, #368]	; (2b74 <get_pressure_sensor_cmH2O_voted+0x1d0>)
    2a04:	0028      	movs	r0, r5
    2a06:	0031      	movs	r1, r6
    2a08:	47a0      	blx	r4
    2a0a:	0003      	movs	r3, r0
    2a0c:	000c      	movs	r4, r1
    2a0e:	0019      	movs	r1, r3
    2a10:	0022      	movs	r2, r4
    2a12:	4b59      	ldr	r3, [pc, #356]	; (2b78 <get_pressure_sensor_cmH2O_voted+0x1d4>)
    2a14:	0008      	movs	r0, r1
    2a16:	0011      	movs	r1, r2
    2a18:	4798      	blx	r3
    2a1a:	1c03      	adds	r3, r0, #0
    2a1c:	61bb      	str	r3, [r7, #24]
	for(i=0; i<NUM_PRESSURE_SENSOR_CHANNELS; i++)
    2a1e:	69fb      	ldr	r3, [r7, #28]
    2a20:	3301      	adds	r3, #1
    2a22:	61fb      	str	r3, [r7, #28]
    2a24:	69fb      	ldr	r3, [r7, #28]
    2a26:	2b02      	cmp	r3, #2
    2a28:	ddd7      	ble.n	29da <get_pressure_sensor_cmH2O_voted+0x36>
	}
	// Eliminate the furthest outlier of average
	uint8_t biggest_error_index = 0;
    2a2a:	2317      	movs	r3, #23
    2a2c:	18fb      	adds	r3, r7, r3
    2a2e:	2200      	movs	r2, #0
    2a30:	701a      	strb	r2, [r3, #0]
	float biggest_error = 0.0;
    2a32:	2300      	movs	r3, #0
    2a34:	613b      	str	r3, [r7, #16]
	for(i=0; i<NUM_PRESSURE_SENSOR_CHANNELS; i++)
    2a36:	2300      	movs	r3, #0
    2a38:	61fb      	str	r3, [r7, #28]
    2a3a:	e024      	b.n	2a86 <get_pressure_sensor_cmH2O_voted+0xe2>
	{
		float this_error = abs(avg_pressure - pressure_values[i]);
    2a3c:	003b      	movs	r3, r7
    2a3e:	69fa      	ldr	r2, [r7, #28]
    2a40:	0092      	lsls	r2, r2, #2
    2a42:	58d2      	ldr	r2, [r2, r3]
    2a44:	4b4d      	ldr	r3, [pc, #308]	; (2b7c <get_pressure_sensor_cmH2O_voted+0x1d8>)
    2a46:	1c11      	adds	r1, r2, #0
    2a48:	69b8      	ldr	r0, [r7, #24]
    2a4a:	4798      	blx	r3
    2a4c:	1c03      	adds	r3, r0, #0
    2a4e:	1c1a      	adds	r2, r3, #0
    2a50:	4b4b      	ldr	r3, [pc, #300]	; (2b80 <get_pressure_sensor_cmH2O_voted+0x1dc>)
    2a52:	1c10      	adds	r0, r2, #0
    2a54:	4798      	blx	r3
    2a56:	0003      	movs	r3, r0
    2a58:	17d9      	asrs	r1, r3, #31
    2a5a:	185a      	adds	r2, r3, r1
    2a5c:	404a      	eors	r2, r1
    2a5e:	4b49      	ldr	r3, [pc, #292]	; (2b84 <get_pressure_sensor_cmH2O_voted+0x1e0>)
    2a60:	0010      	movs	r0, r2
    2a62:	4798      	blx	r3
    2a64:	1c03      	adds	r3, r0, #0
    2a66:	60fb      	str	r3, [r7, #12]
		if(this_error > biggest_error)
    2a68:	4b47      	ldr	r3, [pc, #284]	; (2b88 <get_pressure_sensor_cmH2O_voted+0x1e4>)
    2a6a:	6939      	ldr	r1, [r7, #16]
    2a6c:	68f8      	ldr	r0, [r7, #12]
    2a6e:	4798      	blx	r3
    2a70:	1e03      	subs	r3, r0, #0
    2a72:	d005      	beq.n	2a80 <get_pressure_sensor_cmH2O_voted+0xdc>
		{
			biggest_error = this_error;
    2a74:	68fb      	ldr	r3, [r7, #12]
    2a76:	613b      	str	r3, [r7, #16]
			biggest_error_index = i;
    2a78:	2317      	movs	r3, #23
    2a7a:	18fb      	adds	r3, r7, r3
    2a7c:	69fa      	ldr	r2, [r7, #28]
    2a7e:	701a      	strb	r2, [r3, #0]
	for(i=0; i<NUM_PRESSURE_SENSOR_CHANNELS; i++)
    2a80:	69fb      	ldr	r3, [r7, #28]
    2a82:	3301      	adds	r3, #1
    2a84:	61fb      	str	r3, [r7, #28]
    2a86:	69fb      	ldr	r3, [r7, #28]
    2a88:	2b02      	cmp	r3, #2
    2a8a:	ddd7      	ble.n	2a3c <get_pressure_sensor_cmH2O_voted+0x98>
		}
	}
	// Average again with closest two values
	avg_pressure = 0.0;
    2a8c:	2300      	movs	r3, #0
    2a8e:	61bb      	str	r3, [r7, #24]
	for(i=0; i<NUM_PRESSURE_SENSOR_CHANNELS; i++)
    2a90:	2300      	movs	r3, #0
    2a92:	61fb      	str	r3, [r7, #28]
    2a94:	e02a      	b.n	2aec <get_pressure_sensor_cmH2O_voted+0x148>
	{
		if(i != biggest_error_index)
    2a96:	2317      	movs	r3, #23
    2a98:	18fb      	adds	r3, r7, r3
    2a9a:	781a      	ldrb	r2, [r3, #0]
    2a9c:	69fb      	ldr	r3, [r7, #28]
    2a9e:	429a      	cmp	r2, r3
    2aa0:	d021      	beq.n	2ae6 <get_pressure_sensor_cmH2O_voted+0x142>
		{
			avg_pressure += 0.5 * pressure_values[i];
    2aa2:	4b30      	ldr	r3, [pc, #192]	; (2b64 <get_pressure_sensor_cmH2O_voted+0x1c0>)
    2aa4:	69b8      	ldr	r0, [r7, #24]
    2aa6:	4798      	blx	r3
    2aa8:	0005      	movs	r5, r0
    2aaa:	000e      	movs	r6, r1
    2aac:	003b      	movs	r3, r7
    2aae:	69fa      	ldr	r2, [r7, #28]
    2ab0:	0092      	lsls	r2, r2, #2
    2ab2:	58d2      	ldr	r2, [r2, r3]
    2ab4:	4b2b      	ldr	r3, [pc, #172]	; (2b64 <get_pressure_sensor_cmH2O_voted+0x1c0>)
    2ab6:	1c10      	adds	r0, r2, #0
    2ab8:	4798      	blx	r3
    2aba:	4c2b      	ldr	r4, [pc, #172]	; (2b68 <get_pressure_sensor_cmH2O_voted+0x1c4>)
    2abc:	2200      	movs	r2, #0
    2abe:	4b33      	ldr	r3, [pc, #204]	; (2b8c <get_pressure_sensor_cmH2O_voted+0x1e8>)
    2ac0:	47a0      	blx	r4
    2ac2:	0003      	movs	r3, r0
    2ac4:	000c      	movs	r4, r1
    2ac6:	001a      	movs	r2, r3
    2ac8:	0023      	movs	r3, r4
    2aca:	4c2a      	ldr	r4, [pc, #168]	; (2b74 <get_pressure_sensor_cmH2O_voted+0x1d0>)
    2acc:	0028      	movs	r0, r5
    2ace:	0031      	movs	r1, r6
    2ad0:	47a0      	blx	r4
    2ad2:	0003      	movs	r3, r0
    2ad4:	000c      	movs	r4, r1
    2ad6:	0019      	movs	r1, r3
    2ad8:	0022      	movs	r2, r4
    2ada:	4b27      	ldr	r3, [pc, #156]	; (2b78 <get_pressure_sensor_cmH2O_voted+0x1d4>)
    2adc:	0008      	movs	r0, r1
    2ade:	0011      	movs	r1, r2
    2ae0:	4798      	blx	r3
    2ae2:	1c03      	adds	r3, r0, #0
    2ae4:	61bb      	str	r3, [r7, #24]
	for(i=0; i<NUM_PRESSURE_SENSOR_CHANNELS; i++)
    2ae6:	69fb      	ldr	r3, [r7, #28]
    2ae8:	3301      	adds	r3, #1
    2aea:	61fb      	str	r3, [r7, #28]
    2aec:	69fb      	ldr	r3, [r7, #28]
    2aee:	2b02      	cmp	r3, #2
    2af0:	ddd1      	ble.n	2a96 <get_pressure_sensor_cmH2O_voted+0xf2>
		}
	}
	// Check for sensor failure
	// TODO what is threshold?
	if(abs(pressure_values[biggest_error_index] - avg_pressure) > 0.2*avg_pressure)
    2af2:	2317      	movs	r3, #23
    2af4:	18fb      	adds	r3, r7, r3
    2af6:	781a      	ldrb	r2, [r3, #0]
    2af8:	003b      	movs	r3, r7
    2afa:	0092      	lsls	r2, r2, #2
    2afc:	58d2      	ldr	r2, [r2, r3]
    2afe:	4b1f      	ldr	r3, [pc, #124]	; (2b7c <get_pressure_sensor_cmH2O_voted+0x1d8>)
    2b00:	69b9      	ldr	r1, [r7, #24]
    2b02:	1c10      	adds	r0, r2, #0
    2b04:	4798      	blx	r3
    2b06:	1c03      	adds	r3, r0, #0
    2b08:	1c1a      	adds	r2, r3, #0
    2b0a:	4b1d      	ldr	r3, [pc, #116]	; (2b80 <get_pressure_sensor_cmH2O_voted+0x1dc>)
    2b0c:	1c10      	adds	r0, r2, #0
    2b0e:	4798      	blx	r3
    2b10:	0003      	movs	r3, r0
    2b12:	17d9      	asrs	r1, r3, #31
    2b14:	185a      	adds	r2, r3, r1
    2b16:	404a      	eors	r2, r1
    2b18:	4b1d      	ldr	r3, [pc, #116]	; (2b90 <get_pressure_sensor_cmH2O_voted+0x1ec>)
    2b1a:	0010      	movs	r0, r2
    2b1c:	4798      	blx	r3
    2b1e:	0005      	movs	r5, r0
    2b20:	000e      	movs	r6, r1
    2b22:	4b10      	ldr	r3, [pc, #64]	; (2b64 <get_pressure_sensor_cmH2O_voted+0x1c0>)
    2b24:	69b8      	ldr	r0, [r7, #24]
    2b26:	4798      	blx	r3
    2b28:	4c0f      	ldr	r4, [pc, #60]	; (2b68 <get_pressure_sensor_cmH2O_voted+0x1c4>)
    2b2a:	4a1a      	ldr	r2, [pc, #104]	; (2b94 <get_pressure_sensor_cmH2O_voted+0x1f0>)
    2b2c:	4b1a      	ldr	r3, [pc, #104]	; (2b98 <get_pressure_sensor_cmH2O_voted+0x1f4>)
    2b2e:	47a0      	blx	r4
    2b30:	0003      	movs	r3, r0
    2b32:	000c      	movs	r4, r1
    2b34:	001a      	movs	r2, r3
    2b36:	0023      	movs	r3, r4
    2b38:	4c18      	ldr	r4, [pc, #96]	; (2b9c <get_pressure_sensor_cmH2O_voted+0x1f8>)
    2b3a:	0028      	movs	r0, r5
    2b3c:	0031      	movs	r1, r6
    2b3e:	47a0      	blx	r4
    2b40:	1e03      	subs	r3, r0, #0
    2b42:	d004      	beq.n	2b4e <get_pressure_sensor_cmH2O_voted+0x1aa>
	{
		set_alarm(ALARM_PRESSURE_SENSOR, true);
    2b44:	2101      	movs	r1, #1
    2b46:	2002      	movs	r0, #2
    2b48:	4b15      	ldr	r3, [pc, #84]	; (2ba0 <get_pressure_sensor_cmH2O_voted+0x1fc>)
    2b4a:	4798      	blx	r3
    2b4c:	e003      	b.n	2b56 <get_pressure_sensor_cmH2O_voted+0x1b2>
	}
	else
	{
		set_alarm(ALARM_PRESSURE_SENSOR, false);
    2b4e:	2100      	movs	r1, #0
    2b50:	2002      	movs	r0, #2
    2b52:	4b13      	ldr	r3, [pc, #76]	; (2ba0 <get_pressure_sensor_cmH2O_voted+0x1fc>)
    2b54:	4798      	blx	r3
	}
	return avg_pressure;
    2b56:	69bb      	ldr	r3, [r7, #24]
 }
    2b58:	1c18      	adds	r0, r3, #0
    2b5a:	46bd      	mov	sp, r7
    2b5c:	b009      	add	sp, #36	; 0x24
    2b5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b60:	00002881 	.word	0x00002881
    2b64:	0000d669 	.word	0x0000d669
    2b68:	0000c9e1 	.word	0x0000c9e1
    2b6c:	5a31a4be 	.word	0x5a31a4be
    2b70:	3fd55547 	.word	0x3fd55547
    2b74:	0000bb59 	.word	0x0000bb59
    2b78:	0000d70d 	.word	0x0000d70d
    2b7c:	0000b741 	.word	0x0000b741
    2b80:	0000ba79 	.word	0x0000ba79
    2b84:	0000bab9 	.word	0x0000bab9
    2b88:	0000ab91 	.word	0x0000ab91
    2b8c:	3fe00000 	.word	0x3fe00000
    2b90:	0000d575 	.word	0x0000d575
    2b94:	9999999a 	.word	0x9999999a
    2b98:	3fc99999 	.word	0x3fc99999
    2b9c:	0000ab1d 	.word	0x0000ab1d
    2ba0:	00002bf9 	.word	0x00002bf9

00002ba4 <get_input_potentiometer_portion>:
 *	\brief Gets portion of full scale from potentiometer input
 *
 *	\return The portion from 0.0 to 1.0
 */
 float get_input_potentiometer_portion(void)
 {
    2ba4:	b5b0      	push	{r4, r5, r7, lr}
    2ba6:	af00      	add	r7, sp, #0
	return (potentiometer_meas_raw / ADC_MAX);
    2ba8:	4b0b      	ldr	r3, [pc, #44]	; (2bd8 <get_input_potentiometer_portion+0x34>)
    2baa:	881b      	ldrh	r3, [r3, #0]
    2bac:	b29b      	uxth	r3, r3
    2bae:	001a      	movs	r2, r3
    2bb0:	4b0a      	ldr	r3, [pc, #40]	; (2bdc <get_input_potentiometer_portion+0x38>)
    2bb2:	0010      	movs	r0, r2
    2bb4:	4798      	blx	r3
    2bb6:	4c0a      	ldr	r4, [pc, #40]	; (2be0 <get_input_potentiometer_portion+0x3c>)
    2bb8:	2200      	movs	r2, #0
    2bba:	4b0a      	ldr	r3, [pc, #40]	; (2be4 <get_input_potentiometer_portion+0x40>)
    2bbc:	47a0      	blx	r4
    2bbe:	0003      	movs	r3, r0
    2bc0:	000c      	movs	r4, r1
    2bc2:	0019      	movs	r1, r3
    2bc4:	0022      	movs	r2, r4
    2bc6:	4b08      	ldr	r3, [pc, #32]	; (2be8 <get_input_potentiometer_portion+0x44>)
    2bc8:	0008      	movs	r0, r1
    2bca:	0011      	movs	r1, r2
    2bcc:	4798      	blx	r3
    2bce:	1c03      	adds	r3, r0, #0
 }
    2bd0:	1c18      	adds	r0, r3, #0
    2bd2:	46bd      	mov	sp, r7
    2bd4:	bdb0      	pop	{r4, r5, r7, pc}
    2bd6:	46c0      	nop			; (mov r8, r8)
    2bd8:	20005016 	.word	0x20005016
    2bdc:	0000d575 	.word	0x0000d575
    2be0:	0000c179 	.word	0x0000c179
    2be4:	40affe00 	.word	0x40affe00
    2be8:	0000d70d 	.word	0x0000d70d

00002bec <get_motor_temp_celsius>:
 *	\brief Gets motor temperature
 *
 *	\return The temperature in Celsius
 */
 float get_motor_temp_celsius(void)
 {
    2bec:	b580      	push	{r7, lr}
    2bee:	af00      	add	r7, sp, #0
	// TODO what is scale?
	return 0.0;
    2bf0:	2300      	movs	r3, #0
 }
    2bf2:	1c18      	adds	r0, r3, #0
    2bf4:	46bd      	mov	sp, r7
    2bf6:	bd80      	pop	{r7, pc}

00002bf8 <set_alarm>:
*
*	\param alarm_type The alarm to set
*	\param set If true, alarm is set; if false, alarm is cleared
*/
void set_alarm(ALARM_TYPE_INDEX alarm_type, bool set)
{
    2bf8:	b580      	push	{r7, lr}
    2bfa:	b082      	sub	sp, #8
    2bfc:	af00      	add	r7, sp, #0
    2bfe:	0002      	movs	r2, r0
    2c00:	1dfb      	adds	r3, r7, #7
    2c02:	701a      	strb	r2, [r3, #0]
    2c04:	1dbb      	adds	r3, r7, #6
    2c06:	1c0a      	adds	r2, r1, #0
    2c08:	701a      	strb	r2, [r3, #0]
	if((uint32_t) alarm_type > 31)
    2c0a:	1dfb      	adds	r3, r7, #7
    2c0c:	781b      	ldrb	r3, [r3, #0]
    2c0e:	2b1f      	cmp	r3, #31
    2c10:	d81c      	bhi.n	2c4c <set_alarm+0x54>
	{
		return;
	}

	if(set)
    2c12:	1dbb      	adds	r3, r7, #6
    2c14:	781b      	ldrb	r3, [r3, #0]
    2c16:	2b00      	cmp	r3, #0
    2c18:	d00b      	beq.n	2c32 <set_alarm+0x3a>
	{
		alarm_bitfield |= (1 << (uint32_t) alarm_type);
    2c1a:	1dfb      	adds	r3, r7, #7
    2c1c:	781b      	ldrb	r3, [r3, #0]
    2c1e:	2201      	movs	r2, #1
    2c20:	409a      	lsls	r2, r3
    2c22:	0013      	movs	r3, r2
    2c24:	001a      	movs	r2, r3
    2c26:	4b0b      	ldr	r3, [pc, #44]	; (2c54 <set_alarm+0x5c>)
    2c28:	681b      	ldr	r3, [r3, #0]
    2c2a:	431a      	orrs	r2, r3
    2c2c:	4b09      	ldr	r3, [pc, #36]	; (2c54 <set_alarm+0x5c>)
    2c2e:	601a      	str	r2, [r3, #0]
    2c30:	e00d      	b.n	2c4e <set_alarm+0x56>
	}
	else
	{
		alarm_bitfield &= ~(1 << (uint32_t) alarm_type);
    2c32:	1dfb      	adds	r3, r7, #7
    2c34:	781b      	ldrb	r3, [r3, #0]
    2c36:	2201      	movs	r2, #1
    2c38:	409a      	lsls	r2, r3
    2c3a:	0013      	movs	r3, r2
    2c3c:	43db      	mvns	r3, r3
    2c3e:	001a      	movs	r2, r3
    2c40:	4b04      	ldr	r3, [pc, #16]	; (2c54 <set_alarm+0x5c>)
    2c42:	681b      	ldr	r3, [r3, #0]
    2c44:	401a      	ands	r2, r3
    2c46:	4b03      	ldr	r3, [pc, #12]	; (2c54 <set_alarm+0x5c>)
    2c48:	601a      	str	r2, [r3, #0]
    2c4a:	e000      	b.n	2c4e <set_alarm+0x56>
		return;
    2c4c:	46c0      	nop			; (mov r8, r8)
	}
	
}
    2c4e:	46bd      	mov	sp, r7
    2c50:	b002      	add	sp, #8
    2c52:	bd80      	pop	{r7, pc}
    2c54:	20005020 	.word	0x20005020

00002c58 <check_alarm>:
*	\param alarm_type The alarm to check
*
*	\return True if the alarm is set, false if not
*/
bool check_alarm(ALARM_TYPE_INDEX alarm_type)
{
    2c58:	b580      	push	{r7, lr}
    2c5a:	b082      	sub	sp, #8
    2c5c:	af00      	add	r7, sp, #0
    2c5e:	0002      	movs	r2, r0
    2c60:	1dfb      	adds	r3, r7, #7
    2c62:	701a      	strb	r2, [r3, #0]
	if((uint32_t) alarm_type > 31)
    2c64:	1dfb      	adds	r3, r7, #7
    2c66:	781b      	ldrb	r3, [r3, #0]
    2c68:	2b1f      	cmp	r3, #31
    2c6a:	d901      	bls.n	2c70 <check_alarm+0x18>
	{
		return false;
    2c6c:	2300      	movs	r3, #0
    2c6e:	e00b      	b.n	2c88 <check_alarm+0x30>
	}

	return (alarm_bitfield & (1 << (uint32_t) alarm_type));
    2c70:	1dfb      	adds	r3, r7, #7
    2c72:	781b      	ldrb	r3, [r3, #0]
    2c74:	2201      	movs	r2, #1
    2c76:	409a      	lsls	r2, r3
    2c78:	0013      	movs	r3, r2
    2c7a:	001a      	movs	r2, r3
    2c7c:	4b04      	ldr	r3, [pc, #16]	; (2c90 <check_alarm+0x38>)
    2c7e:	681b      	ldr	r3, [r3, #0]
    2c80:	4013      	ands	r3, r2
    2c82:	1e5a      	subs	r2, r3, #1
    2c84:	4193      	sbcs	r3, r2
    2c86:	b2db      	uxtb	r3, r3
}
    2c88:	0018      	movs	r0, r3
    2c8a:	46bd      	mov	sp, r7
    2c8c:	b002      	add	sp, #8
    2c8e:	bd80      	pop	{r7, pc}
    2c90:	20005020 	.word	0x20005020

00002c94 <any_alarms_set>:
*	\brief Checks if any alarm is set
*
*	\return True if any alarm is set
*/
bool any_alarms_set(void)
{
    2c94:	b580      	push	{r7, lr}
    2c96:	af00      	add	r7, sp, #0
	return (alarm_bitfield != 0);
    2c98:	4b03      	ldr	r3, [pc, #12]	; (2ca8 <any_alarms_set+0x14>)
    2c9a:	681b      	ldr	r3, [r3, #0]
    2c9c:	1e5a      	subs	r2, r3, #1
    2c9e:	4193      	sbcs	r3, r2
    2ca0:	b2db      	uxtb	r3, r3
    2ca2:	0018      	movs	r0, r3
    2ca4:	46bd      	mov	sp, r7
    2ca6:	bd80      	pop	{r7, pc}
    2ca8:	20005020 	.word	0x20005020

00002cac <calculate_new_setpoint>:
 } CONTROL_PROFILE_STAGE;

 static CONTROL_PROFILE_STAGE stage;
 
 static uint32_t calculate_new_setpoint(uint32_t stage_start_time_ms, uint32_t current_time_ms, lcv_state_t * state, lcv_control_t * control)
 {
    2cac:	b5b0      	push	{r4, r5, r7, lr}
    2cae:	b088      	sub	sp, #32
    2cb0:	af00      	add	r7, sp, #0
    2cb2:	60f8      	str	r0, [r7, #12]
    2cb4:	60b9      	str	r1, [r7, #8]
    2cb6:	607a      	str	r2, [r7, #4]
    2cb8:	603b      	str	r3, [r7, #0]
	int32_t time_into_profile = current_time_ms - stage_start_time_ms;
    2cba:	68ba      	ldr	r2, [r7, #8]
    2cbc:	68fb      	ldr	r3, [r7, #12]
    2cbe:	1ad3      	subs	r3, r2, r3
    2cc0:	61bb      	str	r3, [r7, #24]
	uint32_t new_state_start = stage_start_time_ms;
    2cc2:	68fb      	ldr	r3, [r7, #12]
    2cc4:	61fb      	str	r3, [r7, #28]
	// In PEEP to PIP stage?
	if(time_into_profile < control->peep_to_pip_rampup_ms)
    2cc6:	683b      	ldr	r3, [r7, #0]
    2cc8:	681a      	ldr	r2, [r3, #0]
    2cca:	69bb      	ldr	r3, [r7, #24]
    2ccc:	429a      	cmp	r2, r3
    2cce:	dd2c      	ble.n	2d2a <calculate_new_setpoint+0x7e>
	{
		// Linear ramp up
		control->pressure_set_point_cm_h20 = state->setting_state.peep_cm_h20;
    2cd0:	687b      	ldr	r3, [r7, #4]
    2cd2:	689a      	ldr	r2, [r3, #8]
    2cd4:	683b      	ldr	r3, [r7, #0]
    2cd6:	611a      	str	r2, [r3, #16]
		float section_factor = ((float) (time_into_profile) / (float) control->peep_to_pip_rampup_ms);
    2cd8:	4b54      	ldr	r3, [pc, #336]	; (2e2c <calculate_new_setpoint+0x180>)
    2cda:	69b8      	ldr	r0, [r7, #24]
    2cdc:	4798      	blx	r3
    2cde:	1c04      	adds	r4, r0, #0
    2ce0:	683b      	ldr	r3, [r7, #0]
    2ce2:	681a      	ldr	r2, [r3, #0]
    2ce4:	4b51      	ldr	r3, [pc, #324]	; (2e2c <calculate_new_setpoint+0x180>)
    2ce6:	0010      	movs	r0, r2
    2ce8:	4798      	blx	r3
    2cea:	1c02      	adds	r2, r0, #0
    2cec:	4b50      	ldr	r3, [pc, #320]	; (2e30 <calculate_new_setpoint+0x184>)
    2cee:	1c11      	adds	r1, r2, #0
    2cf0:	1c20      	adds	r0, r4, #0
    2cf2:	4798      	blx	r3
    2cf4:	1c03      	adds	r3, r0, #0
    2cf6:	617b      	str	r3, [r7, #20]
		control->pressure_set_point_cm_h20 += (int32_t)  (section_factor * (state->setting_state.pip_cm_h20 - state->setting_state.peep_cm_h20));
    2cf8:	683b      	ldr	r3, [r7, #0]
    2cfa:	691c      	ldr	r4, [r3, #16]
    2cfc:	687b      	ldr	r3, [r7, #4]
    2cfe:	68da      	ldr	r2, [r3, #12]
    2d00:	687b      	ldr	r3, [r7, #4]
    2d02:	689b      	ldr	r3, [r3, #8]
    2d04:	1ad2      	subs	r2, r2, r3
    2d06:	4b49      	ldr	r3, [pc, #292]	; (2e2c <calculate_new_setpoint+0x180>)
    2d08:	0010      	movs	r0, r2
    2d0a:	4798      	blx	r3
    2d0c:	1c02      	adds	r2, r0, #0
    2d0e:	4b49      	ldr	r3, [pc, #292]	; (2e34 <calculate_new_setpoint+0x188>)
    2d10:	6979      	ldr	r1, [r7, #20]
    2d12:	1c10      	adds	r0, r2, #0
    2d14:	4798      	blx	r3
    2d16:	1c03      	adds	r3, r0, #0
    2d18:	1c1a      	adds	r2, r3, #0
    2d1a:	4b47      	ldr	r3, [pc, #284]	; (2e38 <calculate_new_setpoint+0x18c>)
    2d1c:	1c10      	adds	r0, r2, #0
    2d1e:	4798      	blx	r3
    2d20:	0003      	movs	r3, r0
    2d22:	18e2      	adds	r2, r4, r3
    2d24:	683b      	ldr	r3, [r7, #0]
    2d26:	611a      	str	r2, [r3, #16]
    2d28:	e07b      	b.n	2e22 <calculate_new_setpoint+0x176>
	}
	else if(time_into_profile < (control->peep_to_pip_rampup_ms + control->pip_hold_ms))
    2d2a:	683b      	ldr	r3, [r7, #0]
    2d2c:	681a      	ldr	r2, [r3, #0]
    2d2e:	683b      	ldr	r3, [r7, #0]
    2d30:	685b      	ldr	r3, [r3, #4]
    2d32:	18d2      	adds	r2, r2, r3
    2d34:	69bb      	ldr	r3, [r7, #24]
    2d36:	429a      	cmp	r2, r3
    2d38:	dd04      	ble.n	2d44 <calculate_new_setpoint+0x98>
	{
		control->pressure_set_point_cm_h20 = state->setting_state.pip_cm_h20;
    2d3a:	687b      	ldr	r3, [r7, #4]
    2d3c:	68da      	ldr	r2, [r3, #12]
    2d3e:	683b      	ldr	r3, [r7, #0]
    2d40:	611a      	str	r2, [r3, #16]
    2d42:	e06e      	b.n	2e22 <calculate_new_setpoint+0x176>
	}
	else if(time_into_profile < (control->peep_to_pip_rampup_ms + control->pip_hold_ms + control->pip_to_peep_rampdown_ms))
    2d44:	683b      	ldr	r3, [r7, #0]
    2d46:	681a      	ldr	r2, [r3, #0]
    2d48:	683b      	ldr	r3, [r7, #0]
    2d4a:	685b      	ldr	r3, [r3, #4]
    2d4c:	18d2      	adds	r2, r2, r3
    2d4e:	683b      	ldr	r3, [r7, #0]
    2d50:	689b      	ldr	r3, [r3, #8]
    2d52:	18d2      	adds	r2, r2, r3
    2d54:	69bb      	ldr	r3, [r7, #24]
    2d56:	429a      	cmp	r2, r3
    2d58:	dd3d      	ble.n	2dd6 <calculate_new_setpoint+0x12a>
	{
		// Linear ramp down
		control->pressure_set_point_cm_h20 = state->setting_state.pip_cm_h20;
    2d5a:	687b      	ldr	r3, [r7, #4]
    2d5c:	68da      	ldr	r2, [r3, #12]
    2d5e:	683b      	ldr	r3, [r7, #0]
    2d60:	611a      	str	r2, [r3, #16]
		
		float section_dt = time_into_profile - (control->peep_to_pip_rampup_ms + control->pip_hold_ms);
    2d62:	683b      	ldr	r3, [r7, #0]
    2d64:	681a      	ldr	r2, [r3, #0]
    2d66:	683b      	ldr	r3, [r7, #0]
    2d68:	685b      	ldr	r3, [r3, #4]
    2d6a:	18d3      	adds	r3, r2, r3
    2d6c:	69ba      	ldr	r2, [r7, #24]
    2d6e:	1ad2      	subs	r2, r2, r3
    2d70:	4b2e      	ldr	r3, [pc, #184]	; (2e2c <calculate_new_setpoint+0x180>)
    2d72:	0010      	movs	r0, r2
    2d74:	4798      	blx	r3
    2d76:	1c03      	adds	r3, r0, #0
    2d78:	613b      	str	r3, [r7, #16]
		control->pressure_set_point_cm_h20 += (section_dt / (float) control->pip_to_peep_rampdown_ms) * (state->setting_state.peep_cm_h20 - state->setting_state.pip_cm_h20);
    2d7a:	683b      	ldr	r3, [r7, #0]
    2d7c:	691a      	ldr	r2, [r3, #16]
    2d7e:	4b2b      	ldr	r3, [pc, #172]	; (2e2c <calculate_new_setpoint+0x180>)
    2d80:	0010      	movs	r0, r2
    2d82:	4798      	blx	r3
    2d84:	1c04      	adds	r4, r0, #0
    2d86:	683b      	ldr	r3, [r7, #0]
    2d88:	689a      	ldr	r2, [r3, #8]
    2d8a:	4b28      	ldr	r3, [pc, #160]	; (2e2c <calculate_new_setpoint+0x180>)
    2d8c:	0010      	movs	r0, r2
    2d8e:	4798      	blx	r3
    2d90:	1c02      	adds	r2, r0, #0
    2d92:	4b27      	ldr	r3, [pc, #156]	; (2e30 <calculate_new_setpoint+0x184>)
    2d94:	1c11      	adds	r1, r2, #0
    2d96:	6938      	ldr	r0, [r7, #16]
    2d98:	4798      	blx	r3
    2d9a:	1c03      	adds	r3, r0, #0
    2d9c:	1c1d      	adds	r5, r3, #0
    2d9e:	687b      	ldr	r3, [r7, #4]
    2da0:	689a      	ldr	r2, [r3, #8]
    2da2:	687b      	ldr	r3, [r7, #4]
    2da4:	68db      	ldr	r3, [r3, #12]
    2da6:	1ad2      	subs	r2, r2, r3
    2da8:	4b20      	ldr	r3, [pc, #128]	; (2e2c <calculate_new_setpoint+0x180>)
    2daa:	0010      	movs	r0, r2
    2dac:	4798      	blx	r3
    2dae:	1c02      	adds	r2, r0, #0
    2db0:	4b20      	ldr	r3, [pc, #128]	; (2e34 <calculate_new_setpoint+0x188>)
    2db2:	1c11      	adds	r1, r2, #0
    2db4:	1c28      	adds	r0, r5, #0
    2db6:	4798      	blx	r3
    2db8:	1c03      	adds	r3, r0, #0
    2dba:	1c1a      	adds	r2, r3, #0
    2dbc:	4b1f      	ldr	r3, [pc, #124]	; (2e3c <calculate_new_setpoint+0x190>)
    2dbe:	1c11      	adds	r1, r2, #0
    2dc0:	1c20      	adds	r0, r4, #0
    2dc2:	4798      	blx	r3
    2dc4:	1c03      	adds	r3, r0, #0
    2dc6:	1c1a      	adds	r2, r3, #0
    2dc8:	4b1b      	ldr	r3, [pc, #108]	; (2e38 <calculate_new_setpoint+0x18c>)
    2dca:	1c10      	adds	r0, r2, #0
    2dcc:	4798      	blx	r3
    2dce:	0002      	movs	r2, r0
    2dd0:	683b      	ldr	r3, [r7, #0]
    2dd2:	611a      	str	r2, [r3, #16]
    2dd4:	e025      	b.n	2e22 <calculate_new_setpoint+0x176>
	}
	else if(time_into_profile < (control->peep_to_pip_rampup_ms + control->pip_hold_ms + control->pip_to_peep_rampdown_ms + control->peep_hold_ms))
    2dd6:	683b      	ldr	r3, [r7, #0]
    2dd8:	681a      	ldr	r2, [r3, #0]
    2dda:	683b      	ldr	r3, [r7, #0]
    2ddc:	685b      	ldr	r3, [r3, #4]
    2dde:	18d2      	adds	r2, r2, r3
    2de0:	683b      	ldr	r3, [r7, #0]
    2de2:	689b      	ldr	r3, [r3, #8]
    2de4:	18d2      	adds	r2, r2, r3
    2de6:	683b      	ldr	r3, [r7, #0]
    2de8:	68db      	ldr	r3, [r3, #12]
    2dea:	18d2      	adds	r2, r2, r3
    2dec:	69bb      	ldr	r3, [r7, #24]
    2dee:	429a      	cmp	r2, r3
    2df0:	dd04      	ble.n	2dfc <calculate_new_setpoint+0x150>
	{
		control->pressure_set_point_cm_h20 = state->setting_state.peep_cm_h20;
    2df2:	687b      	ldr	r3, [r7, #4]
    2df4:	689a      	ldr	r2, [r3, #8]
    2df6:	683b      	ldr	r3, [r7, #0]
    2df8:	611a      	str	r2, [r3, #16]
    2dfa:	e012      	b.n	2e22 <calculate_new_setpoint+0x176>
	}
	else
	{
		// Time over this setpoint, return new transition time, keep at PEEP
		control->pressure_set_point_cm_h20 = state->setting_state.peep_cm_h20;
    2dfc:	687b      	ldr	r3, [r7, #4]
    2dfe:	689a      	ldr	r2, [r3, #8]
    2e00:	683b      	ldr	r3, [r7, #0]
    2e02:	611a      	str	r2, [r3, #16]
		new_state_start = stage_start_time_ms + (control->peep_to_pip_rampup_ms + control->pip_hold_ms + control->pip_to_peep_rampdown_ms + control->peep_hold_ms);
    2e04:	683b      	ldr	r3, [r7, #0]
    2e06:	681a      	ldr	r2, [r3, #0]
    2e08:	683b      	ldr	r3, [r7, #0]
    2e0a:	685b      	ldr	r3, [r3, #4]
    2e0c:	18d2      	adds	r2, r2, r3
    2e0e:	683b      	ldr	r3, [r7, #0]
    2e10:	689b      	ldr	r3, [r3, #8]
    2e12:	18d2      	adds	r2, r2, r3
    2e14:	683b      	ldr	r3, [r7, #0]
    2e16:	68db      	ldr	r3, [r3, #12]
    2e18:	18d3      	adds	r3, r2, r3
    2e1a:	001a      	movs	r2, r3
    2e1c:	68fb      	ldr	r3, [r7, #12]
    2e1e:	18d3      	adds	r3, r2, r3
    2e20:	61fb      	str	r3, [r7, #28]
	}
	return new_state_start;
    2e22:	69fb      	ldr	r3, [r7, #28]
 }
    2e24:	0018      	movs	r0, r3
    2e26:	46bd      	mov	sp, r7
    2e28:	b008      	add	sp, #32
    2e2a:	bdb0      	pop	{r4, r5, r7, pc}
    2e2c:	0000bab9 	.word	0x0000bab9
    2e30:	0000b121 	.word	0x0000b121
    2e34:	0000b501 	.word	0x0000b501
    2e38:	0000ba79 	.word	0x0000ba79
    2e3c:	0000adfd 	.word	0x0000adfd

00002e40 <pidf_control>:
 *
 *	\param control Pointer to the control structure defining the pressure profile
 *	\param params Pointer to the structure holding controller tuning parameters
 */
 static float pidf_control(lcv_control_t * control, controller_param_t * params)
 {
    2e40:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e42:	b089      	sub	sp, #36	; 0x24
    2e44:	af00      	add	r7, sp, #0
    2e46:	60f8      	str	r0, [r7, #12]
    2e48:	60b9      	str	r1, [r7, #8]
	static float error_integral = 0.0;
	static float error_derivative = 0.0;
	static float last_error;

	float error = control->pressure_set_point_cm_h20 - control->pressure_current_cm_h20;
    2e4a:	68fb      	ldr	r3, [r7, #12]
    2e4c:	691a      	ldr	r2, [r3, #16]
    2e4e:	68fb      	ldr	r3, [r7, #12]
    2e50:	695b      	ldr	r3, [r3, #20]
    2e52:	1ad2      	subs	r2, r2, r3
    2e54:	4b7d      	ldr	r3, [pc, #500]	; (304c <pidf_control+0x20c>)
    2e56:	0010      	movs	r0, r2
    2e58:	4798      	blx	r3
    2e5a:	1c03      	adds	r3, r0, #0
    2e5c:	61bb      	str	r3, [r7, #24]

	float alpha = 0.7;
    2e5e:	4b7c      	ldr	r3, [pc, #496]	; (3050 <pidf_control+0x210>)
    2e60:	617b      	str	r3, [r7, #20]
	error_derivative = alpha*(error-last_error) + (1.0 - alpha)*error_derivative;
    2e62:	4b7c      	ldr	r3, [pc, #496]	; (3054 <pidf_control+0x214>)
    2e64:	681a      	ldr	r2, [r3, #0]
    2e66:	4b7c      	ldr	r3, [pc, #496]	; (3058 <pidf_control+0x218>)
    2e68:	1c11      	adds	r1, r2, #0
    2e6a:	69b8      	ldr	r0, [r7, #24]
    2e6c:	4798      	blx	r3
    2e6e:	1c03      	adds	r3, r0, #0
    2e70:	1c1a      	adds	r2, r3, #0
    2e72:	4b7a      	ldr	r3, [pc, #488]	; (305c <pidf_control+0x21c>)
    2e74:	6979      	ldr	r1, [r7, #20]
    2e76:	1c10      	adds	r0, r2, #0
    2e78:	4798      	blx	r3
    2e7a:	1c03      	adds	r3, r0, #0
    2e7c:	1c1a      	adds	r2, r3, #0
    2e7e:	4b78      	ldr	r3, [pc, #480]	; (3060 <pidf_control+0x220>)
    2e80:	1c10      	adds	r0, r2, #0
    2e82:	4798      	blx	r3
    2e84:	0005      	movs	r5, r0
    2e86:	000e      	movs	r6, r1
    2e88:	4b75      	ldr	r3, [pc, #468]	; (3060 <pidf_control+0x220>)
    2e8a:	6978      	ldr	r0, [r7, #20]
    2e8c:	4798      	blx	r3
    2e8e:	0002      	movs	r2, r0
    2e90:	000b      	movs	r3, r1
    2e92:	4c74      	ldr	r4, [pc, #464]	; (3064 <pidf_control+0x224>)
    2e94:	2000      	movs	r0, #0
    2e96:	4974      	ldr	r1, [pc, #464]	; (3068 <pidf_control+0x228>)
    2e98:	47a0      	blx	r4
    2e9a:	0003      	movs	r3, r0
    2e9c:	000c      	movs	r4, r1
    2e9e:	603b      	str	r3, [r7, #0]
    2ea0:	607c      	str	r4, [r7, #4]
    2ea2:	4b72      	ldr	r3, [pc, #456]	; (306c <pidf_control+0x22c>)
    2ea4:	681a      	ldr	r2, [r3, #0]
    2ea6:	4b6e      	ldr	r3, [pc, #440]	; (3060 <pidf_control+0x220>)
    2ea8:	1c10      	adds	r0, r2, #0
    2eaa:	4798      	blx	r3
    2eac:	0002      	movs	r2, r0
    2eae:	000b      	movs	r3, r1
    2eb0:	4c6f      	ldr	r4, [pc, #444]	; (3070 <pidf_control+0x230>)
    2eb2:	6838      	ldr	r0, [r7, #0]
    2eb4:	6879      	ldr	r1, [r7, #4]
    2eb6:	47a0      	blx	r4
    2eb8:	0003      	movs	r3, r0
    2eba:	000c      	movs	r4, r1
    2ebc:	001a      	movs	r2, r3
    2ebe:	0023      	movs	r3, r4
    2ec0:	4c6c      	ldr	r4, [pc, #432]	; (3074 <pidf_control+0x234>)
    2ec2:	0028      	movs	r0, r5
    2ec4:	0031      	movs	r1, r6
    2ec6:	47a0      	blx	r4
    2ec8:	0003      	movs	r3, r0
    2eca:	000c      	movs	r4, r1
    2ecc:	0019      	movs	r1, r3
    2ece:	0022      	movs	r2, r4
    2ed0:	4b69      	ldr	r3, [pc, #420]	; (3078 <pidf_control+0x238>)
    2ed2:	0008      	movs	r0, r1
    2ed4:	0011      	movs	r1, r2
    2ed6:	4798      	blx	r3
    2ed8:	1c02      	adds	r2, r0, #0
    2eda:	4b64      	ldr	r3, [pc, #400]	; (306c <pidf_control+0x22c>)
    2edc:	601a      	str	r2, [r3, #0]

	if(abs(error) < params->integral_enable_error_range)
    2ede:	4b67      	ldr	r3, [pc, #412]	; (307c <pidf_control+0x23c>)
    2ee0:	69b8      	ldr	r0, [r7, #24]
    2ee2:	4798      	blx	r3
    2ee4:	0003      	movs	r3, r0
    2ee6:	17d9      	asrs	r1, r3, #31
    2ee8:	185a      	adds	r2, r3, r1
    2eea:	404a      	eors	r2, r1
    2eec:	4b57      	ldr	r3, [pc, #348]	; (304c <pidf_control+0x20c>)
    2eee:	0010      	movs	r0, r2
    2ef0:	4798      	blx	r3
    2ef2:	68bb      	ldr	r3, [r7, #8]
    2ef4:	695a      	ldr	r2, [r3, #20]
    2ef6:	4b62      	ldr	r3, [pc, #392]	; (3080 <pidf_control+0x240>)
    2ef8:	1c11      	adds	r1, r2, #0
    2efa:	4798      	blx	r3
    2efc:	1e03      	subs	r3, r0, #0
    2efe:	d049      	beq.n	2f94 <pidf_control+0x154>
	{
		error_integral += error;
    2f00:	4b60      	ldr	r3, [pc, #384]	; (3084 <pidf_control+0x244>)
    2f02:	681a      	ldr	r2, [r3, #0]
    2f04:	4b60      	ldr	r3, [pc, #384]	; (3088 <pidf_control+0x248>)
    2f06:	69b9      	ldr	r1, [r7, #24]
    2f08:	1c10      	adds	r0, r2, #0
    2f0a:	4798      	blx	r3
    2f0c:	1c03      	adds	r3, r0, #0
    2f0e:	1c1a      	adds	r2, r3, #0
    2f10:	4b5c      	ldr	r3, [pc, #368]	; (3084 <pidf_control+0x244>)
    2f12:	601a      	str	r2, [r3, #0]
		if(abs(error_integral * params->ki) > params->interal_antiwindup)
    2f14:	68bb      	ldr	r3, [r7, #8]
    2f16:	689a      	ldr	r2, [r3, #8]
    2f18:	4b5a      	ldr	r3, [pc, #360]	; (3084 <pidf_control+0x244>)
    2f1a:	6819      	ldr	r1, [r3, #0]
    2f1c:	4b4f      	ldr	r3, [pc, #316]	; (305c <pidf_control+0x21c>)
    2f1e:	1c10      	adds	r0, r2, #0
    2f20:	4798      	blx	r3
    2f22:	1c03      	adds	r3, r0, #0
    2f24:	1c1a      	adds	r2, r3, #0
    2f26:	4b55      	ldr	r3, [pc, #340]	; (307c <pidf_control+0x23c>)
    2f28:	1c10      	adds	r0, r2, #0
    2f2a:	4798      	blx	r3
    2f2c:	0003      	movs	r3, r0
    2f2e:	17d9      	asrs	r1, r3, #31
    2f30:	185a      	adds	r2, r3, r1
    2f32:	404a      	eors	r2, r1
    2f34:	4b45      	ldr	r3, [pc, #276]	; (304c <pidf_control+0x20c>)
    2f36:	0010      	movs	r0, r2
    2f38:	4798      	blx	r3
    2f3a:	68bb      	ldr	r3, [r7, #8]
    2f3c:	691a      	ldr	r2, [r3, #16]
    2f3e:	4b53      	ldr	r3, [pc, #332]	; (308c <pidf_control+0x24c>)
    2f40:	1c11      	adds	r1, r2, #0
    2f42:	4798      	blx	r3
    2f44:	1e03      	subs	r3, r0, #0
    2f46:	d028      	beq.n	2f9a <pidf_control+0x15a>
		{
			error_integral	= (error_integral/abs(error_integral)) * (params->interal_antiwindup) / params->ki;
    2f48:	4b4e      	ldr	r3, [pc, #312]	; (3084 <pidf_control+0x244>)
    2f4a:	681c      	ldr	r4, [r3, #0]
    2f4c:	4b4d      	ldr	r3, [pc, #308]	; (3084 <pidf_control+0x244>)
    2f4e:	681a      	ldr	r2, [r3, #0]
    2f50:	4b4a      	ldr	r3, [pc, #296]	; (307c <pidf_control+0x23c>)
    2f52:	1c10      	adds	r0, r2, #0
    2f54:	4798      	blx	r3
    2f56:	0003      	movs	r3, r0
    2f58:	17d9      	asrs	r1, r3, #31
    2f5a:	185a      	adds	r2, r3, r1
    2f5c:	404a      	eors	r2, r1
    2f5e:	4b3b      	ldr	r3, [pc, #236]	; (304c <pidf_control+0x20c>)
    2f60:	0010      	movs	r0, r2
    2f62:	4798      	blx	r3
    2f64:	1c02      	adds	r2, r0, #0
    2f66:	4b4a      	ldr	r3, [pc, #296]	; (3090 <pidf_control+0x250>)
    2f68:	1c11      	adds	r1, r2, #0
    2f6a:	1c20      	adds	r0, r4, #0
    2f6c:	4798      	blx	r3
    2f6e:	1c03      	adds	r3, r0, #0
    2f70:	1c18      	adds	r0, r3, #0
    2f72:	68bb      	ldr	r3, [r7, #8]
    2f74:	691a      	ldr	r2, [r3, #16]
    2f76:	4b39      	ldr	r3, [pc, #228]	; (305c <pidf_control+0x21c>)
    2f78:	1c11      	adds	r1, r2, #0
    2f7a:	4798      	blx	r3
    2f7c:	1c03      	adds	r3, r0, #0
    2f7e:	1c18      	adds	r0, r3, #0
    2f80:	68bb      	ldr	r3, [r7, #8]
    2f82:	689a      	ldr	r2, [r3, #8]
    2f84:	4b42      	ldr	r3, [pc, #264]	; (3090 <pidf_control+0x250>)
    2f86:	1c11      	adds	r1, r2, #0
    2f88:	4798      	blx	r3
    2f8a:	1c03      	adds	r3, r0, #0
    2f8c:	1c1a      	adds	r2, r3, #0
    2f8e:	4b3d      	ldr	r3, [pc, #244]	; (3084 <pidf_control+0x244>)
    2f90:	601a      	str	r2, [r3, #0]
    2f92:	e002      	b.n	2f9a <pidf_control+0x15a>
		}
	}
	else
	{
		error_integral = 0.0;
    2f94:	4b3b      	ldr	r3, [pc, #236]	; (3084 <pidf_control+0x244>)
    2f96:	2200      	movs	r2, #0
    2f98:	601a      	str	r2, [r3, #0]
	}

	float output = params->kf * control->pressure_set_point_cm_h20 +
    2f9a:	68bb      	ldr	r3, [r7, #8]
    2f9c:	681c      	ldr	r4, [r3, #0]
    2f9e:	68fb      	ldr	r3, [r7, #12]
    2fa0:	691a      	ldr	r2, [r3, #16]
    2fa2:	4b2a      	ldr	r3, [pc, #168]	; (304c <pidf_control+0x20c>)
    2fa4:	0010      	movs	r0, r2
    2fa6:	4798      	blx	r3
    2fa8:	1c02      	adds	r2, r0, #0
    2faa:	4b2c      	ldr	r3, [pc, #176]	; (305c <pidf_control+0x21c>)
    2fac:	1c11      	adds	r1, r2, #0
    2fae:	1c20      	adds	r0, r4, #0
    2fb0:	4798      	blx	r3
    2fb2:	1c03      	adds	r3, r0, #0
    2fb4:	1c1c      	adds	r4, r3, #0
					params->kp * error +
    2fb6:	68bb      	ldr	r3, [r7, #8]
    2fb8:	685a      	ldr	r2, [r3, #4]
    2fba:	4b28      	ldr	r3, [pc, #160]	; (305c <pidf_control+0x21c>)
    2fbc:	69b9      	ldr	r1, [r7, #24]
    2fbe:	1c10      	adds	r0, r2, #0
    2fc0:	4798      	blx	r3
    2fc2:	1c03      	adds	r3, r0, #0
    2fc4:	1c1a      	adds	r2, r3, #0
	float output = params->kf * control->pressure_set_point_cm_h20 +
    2fc6:	4b30      	ldr	r3, [pc, #192]	; (3088 <pidf_control+0x248>)
    2fc8:	1c11      	adds	r1, r2, #0
    2fca:	1c20      	adds	r0, r4, #0
    2fcc:	4798      	blx	r3
    2fce:	1c03      	adds	r3, r0, #0
    2fd0:	1c1c      	adds	r4, r3, #0
					params->ki * error_integral +
    2fd2:	68bb      	ldr	r3, [r7, #8]
    2fd4:	689a      	ldr	r2, [r3, #8]
    2fd6:	4b2b      	ldr	r3, [pc, #172]	; (3084 <pidf_control+0x244>)
    2fd8:	6819      	ldr	r1, [r3, #0]
    2fda:	4b20      	ldr	r3, [pc, #128]	; (305c <pidf_control+0x21c>)
    2fdc:	1c10      	adds	r0, r2, #0
    2fde:	4798      	blx	r3
    2fe0:	1c03      	adds	r3, r0, #0
    2fe2:	1c1a      	adds	r2, r3, #0
					params->kp * error +
    2fe4:	4b28      	ldr	r3, [pc, #160]	; (3088 <pidf_control+0x248>)
    2fe6:	1c11      	adds	r1, r2, #0
    2fe8:	1c20      	adds	r0, r4, #0
    2fea:	4798      	blx	r3
    2fec:	1c03      	adds	r3, r0, #0
    2fee:	1c1c      	adds	r4, r3, #0
					params->kd * error_derivative;
    2ff0:	68bb      	ldr	r3, [r7, #8]
    2ff2:	68da      	ldr	r2, [r3, #12]
    2ff4:	4b1d      	ldr	r3, [pc, #116]	; (306c <pidf_control+0x22c>)
    2ff6:	6819      	ldr	r1, [r3, #0]
    2ff8:	4b18      	ldr	r3, [pc, #96]	; (305c <pidf_control+0x21c>)
    2ffa:	1c10      	adds	r0, r2, #0
    2ffc:	4798      	blx	r3
    2ffe:	1c03      	adds	r3, r0, #0
    3000:	1c1a      	adds	r2, r3, #0
	float output = params->kf * control->pressure_set_point_cm_h20 +
    3002:	4b21      	ldr	r3, [pc, #132]	; (3088 <pidf_control+0x248>)
    3004:	1c11      	adds	r1, r2, #0
    3006:	1c20      	adds	r0, r4, #0
    3008:	4798      	blx	r3
    300a:	1c03      	adds	r3, r0, #0
    300c:	61fb      	str	r3, [r7, #28]

	if(output > params->max_output)
    300e:	68bb      	ldr	r3, [r7, #8]
    3010:	699a      	ldr	r2, [r3, #24]
    3012:	4b1b      	ldr	r3, [pc, #108]	; (3080 <pidf_control+0x240>)
    3014:	69f9      	ldr	r1, [r7, #28]
    3016:	1c10      	adds	r0, r2, #0
    3018:	4798      	blx	r3
    301a:	1e03      	subs	r3, r0, #0
    301c:	d002      	beq.n	3024 <pidf_control+0x1e4>
	{
		output = params->max_output;
    301e:	68bb      	ldr	r3, [r7, #8]
    3020:	699b      	ldr	r3, [r3, #24]
    3022:	61fb      	str	r3, [r7, #28]
	}

	if(output < params->min_output)
    3024:	68bb      	ldr	r3, [r7, #8]
    3026:	69da      	ldr	r2, [r3, #28]
    3028:	4b18      	ldr	r3, [pc, #96]	; (308c <pidf_control+0x24c>)
    302a:	69f9      	ldr	r1, [r7, #28]
    302c:	1c10      	adds	r0, r2, #0
    302e:	4798      	blx	r3
    3030:	1e03      	subs	r3, r0, #0
    3032:	d002      	beq.n	303a <pidf_control+0x1fa>
	{
		output = params->min_output;
    3034:	68bb      	ldr	r3, [r7, #8]
    3036:	69db      	ldr	r3, [r3, #28]
    3038:	61fb      	str	r3, [r7, #28]
	}

	last_error = error;
    303a:	4b06      	ldr	r3, [pc, #24]	; (3054 <pidf_control+0x214>)
    303c:	69ba      	ldr	r2, [r7, #24]
    303e:	601a      	str	r2, [r3, #0]
	return output;
    3040:	69fb      	ldr	r3, [r7, #28]
 }
    3042:	1c18      	adds	r0, r3, #0
    3044:	46bd      	mov	sp, r7
    3046:	b009      	add	sp, #36	; 0x24
    3048:	bdf0      	pop	{r4, r5, r6, r7, pc}
    304a:	46c0      	nop			; (mov r8, r8)
    304c:	0000bab9 	.word	0x0000bab9
    3050:	3f333333 	.word	0x3f333333
    3054:	20005024 	.word	0x20005024
    3058:	0000b741 	.word	0x0000b741
    305c:	0000b501 	.word	0x0000b501
    3060:	0000d669 	.word	0x0000d669
    3064:	0000cee1 	.word	0x0000cee1
    3068:	3ff00000 	.word	0x3ff00000
    306c:	20005028 	.word	0x20005028
    3070:	0000c9e1 	.word	0x0000c9e1
    3074:	0000bb59 	.word	0x0000bb59
    3078:	0000d70d 	.word	0x0000d70d
    307c:	0000ba79 	.word	0x0000ba79
    3080:	0000ab69 	.word	0x0000ab69
    3084:	2000502c 	.word	0x2000502c
    3088:	0000adfd 	.word	0x0000adfd
    308c:	0000ab91 	.word	0x0000ab91
    3090:	0000b121 	.word	0x0000b121

00003094 <calculate_lcv_control_params>:
 *
 *	\param state Pointer to the state structure holding current and set parameters
 *	\param control Pointer to the control structure defining the pressure profile
 */
 void calculate_lcv_control_params(lcv_state_t * state, lcv_control_t * control)
 {
    3094:	b5f0      	push	{r4, r5, r6, r7, lr}
    3096:	b087      	sub	sp, #28
    3098:	af00      	add	r7, sp, #0
    309a:	6078      	str	r0, [r7, #4]
    309c:	6039      	str	r1, [r7, #0]
	*	PIP	         ________
	*			   /		  \
	*			 /			    \
	*	PEEP   /				  \____________
	*/
	float breath_cycle_total_time_ms = (60000.0) / state->setting_state.breath_per_min;
    309e:	687b      	ldr	r3, [r7, #4]
    30a0:	691a      	ldr	r2, [r3, #16]
    30a2:	4b6b      	ldr	r3, [pc, #428]	; (3250 <calculate_lcv_control_params+0x1bc>)
    30a4:	0010      	movs	r0, r2
    30a6:	4798      	blx	r3
    30a8:	0002      	movs	r2, r0
    30aa:	000b      	movs	r3, r1
    30ac:	4c69      	ldr	r4, [pc, #420]	; (3254 <calculate_lcv_control_params+0x1c0>)
    30ae:	2000      	movs	r0, #0
    30b0:	4969      	ldr	r1, [pc, #420]	; (3258 <calculate_lcv_control_params+0x1c4>)
    30b2:	47a0      	blx	r4
    30b4:	0003      	movs	r3, r0
    30b6:	000c      	movs	r4, r1
    30b8:	0019      	movs	r1, r3
    30ba:	0022      	movs	r2, r4
    30bc:	4b67      	ldr	r3, [pc, #412]	; (325c <calculate_lcv_control_params+0x1c8>)
    30be:	0008      	movs	r0, r1
    30c0:	0011      	movs	r1, r2
    30c2:	4798      	blx	r3
    30c4:	1c03      	adds	r3, r0, #0
    30c6:	617b      	str	r3, [r7, #20]
	float breath_cycle_total_time_ms_minus_ramps = breath_cycle_total_time_ms - (control->pip_to_peep_rampdown_ms + control->peep_to_pip_rampup_ms);
    30c8:	683b      	ldr	r3, [r7, #0]
    30ca:	689a      	ldr	r2, [r3, #8]
    30cc:	683b      	ldr	r3, [r7, #0]
    30ce:	681b      	ldr	r3, [r3, #0]
    30d0:	18d2      	adds	r2, r2, r3
    30d2:	4b63      	ldr	r3, [pc, #396]	; (3260 <calculate_lcv_control_params+0x1cc>)
    30d4:	0010      	movs	r0, r2
    30d6:	4798      	blx	r3
    30d8:	1c02      	adds	r2, r0, #0
    30da:	4b62      	ldr	r3, [pc, #392]	; (3264 <calculate_lcv_control_params+0x1d0>)
    30dc:	1c11      	adds	r1, r2, #0
    30de:	6978      	ldr	r0, [r7, #20]
    30e0:	4798      	blx	r3
    30e2:	1c03      	adds	r3, r0, #0
    30e4:	613b      	str	r3, [r7, #16]

	if(breath_cycle_total_time_ms_minus_ramps < 0)
    30e6:	4b60      	ldr	r3, [pc, #384]	; (3268 <calculate_lcv_control_params+0x1d4>)
    30e8:	2100      	movs	r1, #0
    30ea:	6938      	ldr	r0, [r7, #16]
    30ec:	4798      	blx	r3
    30ee:	1e03      	subs	r3, r0, #0
    30f0:	d004      	beq.n	30fc <calculate_lcv_control_params+0x68>
	{
		set_alarm(ALARM_P_RAMP_SETTINGS_INVALID, true);
    30f2:	2101      	movs	r1, #1
    30f4:	2006      	movs	r0, #6
    30f6:	4b5d      	ldr	r3, [pc, #372]	; (326c <calculate_lcv_control_params+0x1d8>)
    30f8:	4798      	blx	r3
    30fa:	e003      	b.n	3104 <calculate_lcv_control_params+0x70>
		// TODO pick something reasonable?
	}
	else
	{
		set_alarm(ALARM_P_RAMP_SETTINGS_INVALID, false);
    30fc:	2100      	movs	r1, #0
    30fe:	2006      	movs	r0, #6
    3100:	4b5a      	ldr	r3, [pc, #360]	; (326c <calculate_lcv_control_params+0x1d8>)
    3102:	4798      	blx	r3
	}

	// I:E is a ratio, so 3:1 implies 4 parts needed. Split up what is left according to the I:E ratio
	float section_size_ms;
	if(state->setting_state.ie_ratio_tenths > 10)
    3104:	687b      	ldr	r3, [r7, #4]
    3106:	785b      	ldrb	r3, [r3, #1]
    3108:	2b0a      	cmp	r3, #10
    310a:	d951      	bls.n	31b0 <calculate_lcv_control_params+0x11c>
	{
		// Typical ratios with more expiratory time
		section_size_ms = breath_cycle_total_time_ms_minus_ramps / ((state->setting_state.ie_ratio_tenths * 0.1) + 1.0);
    310c:	4b58      	ldr	r3, [pc, #352]	; (3270 <calculate_lcv_control_params+0x1dc>)
    310e:	6938      	ldr	r0, [r7, #16]
    3110:	4798      	blx	r3
    3112:	0005      	movs	r5, r0
    3114:	000e      	movs	r6, r1
    3116:	687b      	ldr	r3, [r7, #4]
    3118:	785b      	ldrb	r3, [r3, #1]
    311a:	001a      	movs	r2, r3
    311c:	4b4c      	ldr	r3, [pc, #304]	; (3250 <calculate_lcv_control_params+0x1bc>)
    311e:	0010      	movs	r0, r2
    3120:	4798      	blx	r3
    3122:	4c54      	ldr	r4, [pc, #336]	; (3274 <calculate_lcv_control_params+0x1e0>)
    3124:	4a54      	ldr	r2, [pc, #336]	; (3278 <calculate_lcv_control_params+0x1e4>)
    3126:	4b55      	ldr	r3, [pc, #340]	; (327c <calculate_lcv_control_params+0x1e8>)
    3128:	47a0      	blx	r4
    312a:	0003      	movs	r3, r0
    312c:	000c      	movs	r4, r1
    312e:	0018      	movs	r0, r3
    3130:	0021      	movs	r1, r4
    3132:	4c53      	ldr	r4, [pc, #332]	; (3280 <calculate_lcv_control_params+0x1ec>)
    3134:	2200      	movs	r2, #0
    3136:	4b53      	ldr	r3, [pc, #332]	; (3284 <calculate_lcv_control_params+0x1f0>)
    3138:	47a0      	blx	r4
    313a:	0003      	movs	r3, r0
    313c:	000c      	movs	r4, r1
    313e:	001a      	movs	r2, r3
    3140:	0023      	movs	r3, r4
    3142:	4c44      	ldr	r4, [pc, #272]	; (3254 <calculate_lcv_control_params+0x1c0>)
    3144:	0028      	movs	r0, r5
    3146:	0031      	movs	r1, r6
    3148:	47a0      	blx	r4
    314a:	0003      	movs	r3, r0
    314c:	000c      	movs	r4, r1
    314e:	0019      	movs	r1, r3
    3150:	0022      	movs	r2, r4
    3152:	4b42      	ldr	r3, [pc, #264]	; (325c <calculate_lcv_control_params+0x1c8>)
    3154:	0008      	movs	r0, r1
    3156:	0011      	movs	r1, r2
    3158:	4798      	blx	r3
    315a:	1c03      	adds	r3, r0, #0
    315c:	60fb      	str	r3, [r7, #12]
		
		control->peep_hold_ms =	section_size_ms * (state->setting_state.ie_ratio_tenths * 0.1);
    315e:	4b44      	ldr	r3, [pc, #272]	; (3270 <calculate_lcv_control_params+0x1dc>)
    3160:	68f8      	ldr	r0, [r7, #12]
    3162:	4798      	blx	r3
    3164:	0005      	movs	r5, r0
    3166:	000e      	movs	r6, r1
    3168:	687b      	ldr	r3, [r7, #4]
    316a:	785b      	ldrb	r3, [r3, #1]
    316c:	001a      	movs	r2, r3
    316e:	4b38      	ldr	r3, [pc, #224]	; (3250 <calculate_lcv_control_params+0x1bc>)
    3170:	0010      	movs	r0, r2
    3172:	4798      	blx	r3
    3174:	4c3f      	ldr	r4, [pc, #252]	; (3274 <calculate_lcv_control_params+0x1e0>)
    3176:	4a40      	ldr	r2, [pc, #256]	; (3278 <calculate_lcv_control_params+0x1e4>)
    3178:	4b40      	ldr	r3, [pc, #256]	; (327c <calculate_lcv_control_params+0x1e8>)
    317a:	47a0      	blx	r4
    317c:	0003      	movs	r3, r0
    317e:	000c      	movs	r4, r1
    3180:	001a      	movs	r2, r3
    3182:	0023      	movs	r3, r4
    3184:	4c3b      	ldr	r4, [pc, #236]	; (3274 <calculate_lcv_control_params+0x1e0>)
    3186:	0028      	movs	r0, r5
    3188:	0031      	movs	r1, r6
    318a:	47a0      	blx	r4
    318c:	0003      	movs	r3, r0
    318e:	000c      	movs	r4, r1
    3190:	0019      	movs	r1, r3
    3192:	0022      	movs	r2, r4
    3194:	4b3c      	ldr	r3, [pc, #240]	; (3288 <calculate_lcv_control_params+0x1f4>)
    3196:	0008      	movs	r0, r1
    3198:	0011      	movs	r1, r2
    319a:	4798      	blx	r3
    319c:	0002      	movs	r2, r0
    319e:	683b      	ldr	r3, [r7, #0]
    31a0:	60da      	str	r2, [r3, #12]
		control->pip_hold_ms = section_size_ms; // 1 section by definition
    31a2:	4b3a      	ldr	r3, [pc, #232]	; (328c <calculate_lcv_control_params+0x1f8>)
    31a4:	68f8      	ldr	r0, [r7, #12]
    31a6:	4798      	blx	r3
    31a8:	0002      	movs	r2, r0
    31aa:	683b      	ldr	r3, [r7, #0]
    31ac:	605a      	str	r2, [r3, #4]
		section_size_ms = breath_cycle_total_time_ms_minus_ramps / (ratio_to_use + 1.0);

		control->pip_hold_ms =	section_size_ms * ratio_to_use;
		control->peep_hold_ms = section_size_ms; // 1 section by definition
	}
 }
    31ae:	e04b      	b.n	3248 <calculate_lcv_control_params+0x1b4>
		float ratio_to_use = 1.0 / (state->setting_state.ie_ratio_tenths * 0.1);	// Ratio of 0.5:1 means 1:2, which has 3 sections
    31b0:	687b      	ldr	r3, [r7, #4]
    31b2:	785b      	ldrb	r3, [r3, #1]
    31b4:	001a      	movs	r2, r3
    31b6:	4b26      	ldr	r3, [pc, #152]	; (3250 <calculate_lcv_control_params+0x1bc>)
    31b8:	0010      	movs	r0, r2
    31ba:	4798      	blx	r3
    31bc:	4c2d      	ldr	r4, [pc, #180]	; (3274 <calculate_lcv_control_params+0x1e0>)
    31be:	4a2e      	ldr	r2, [pc, #184]	; (3278 <calculate_lcv_control_params+0x1e4>)
    31c0:	4b2e      	ldr	r3, [pc, #184]	; (327c <calculate_lcv_control_params+0x1e8>)
    31c2:	47a0      	blx	r4
    31c4:	0003      	movs	r3, r0
    31c6:	000c      	movs	r4, r1
    31c8:	001a      	movs	r2, r3
    31ca:	0023      	movs	r3, r4
    31cc:	4c21      	ldr	r4, [pc, #132]	; (3254 <calculate_lcv_control_params+0x1c0>)
    31ce:	2000      	movs	r0, #0
    31d0:	492c      	ldr	r1, [pc, #176]	; (3284 <calculate_lcv_control_params+0x1f0>)
    31d2:	47a0      	blx	r4
    31d4:	0003      	movs	r3, r0
    31d6:	000c      	movs	r4, r1
    31d8:	0019      	movs	r1, r3
    31da:	0022      	movs	r2, r4
    31dc:	4b1f      	ldr	r3, [pc, #124]	; (325c <calculate_lcv_control_params+0x1c8>)
    31de:	0008      	movs	r0, r1
    31e0:	0011      	movs	r1, r2
    31e2:	4798      	blx	r3
    31e4:	1c03      	adds	r3, r0, #0
    31e6:	60bb      	str	r3, [r7, #8]
		section_size_ms = breath_cycle_total_time_ms_minus_ramps / (ratio_to_use + 1.0);
    31e8:	4b21      	ldr	r3, [pc, #132]	; (3270 <calculate_lcv_control_params+0x1dc>)
    31ea:	6938      	ldr	r0, [r7, #16]
    31ec:	4798      	blx	r3
    31ee:	0005      	movs	r5, r0
    31f0:	000e      	movs	r6, r1
    31f2:	4b1f      	ldr	r3, [pc, #124]	; (3270 <calculate_lcv_control_params+0x1dc>)
    31f4:	68b8      	ldr	r0, [r7, #8]
    31f6:	4798      	blx	r3
    31f8:	4c21      	ldr	r4, [pc, #132]	; (3280 <calculate_lcv_control_params+0x1ec>)
    31fa:	2200      	movs	r2, #0
    31fc:	4b21      	ldr	r3, [pc, #132]	; (3284 <calculate_lcv_control_params+0x1f0>)
    31fe:	47a0      	blx	r4
    3200:	0003      	movs	r3, r0
    3202:	000c      	movs	r4, r1
    3204:	001a      	movs	r2, r3
    3206:	0023      	movs	r3, r4
    3208:	4c12      	ldr	r4, [pc, #72]	; (3254 <calculate_lcv_control_params+0x1c0>)
    320a:	0028      	movs	r0, r5
    320c:	0031      	movs	r1, r6
    320e:	47a0      	blx	r4
    3210:	0003      	movs	r3, r0
    3212:	000c      	movs	r4, r1
    3214:	0019      	movs	r1, r3
    3216:	0022      	movs	r2, r4
    3218:	4b10      	ldr	r3, [pc, #64]	; (325c <calculate_lcv_control_params+0x1c8>)
    321a:	0008      	movs	r0, r1
    321c:	0011      	movs	r1, r2
    321e:	4798      	blx	r3
    3220:	1c03      	adds	r3, r0, #0
    3222:	60fb      	str	r3, [r7, #12]
		control->pip_hold_ms =	section_size_ms * ratio_to_use;
    3224:	4b1a      	ldr	r3, [pc, #104]	; (3290 <calculate_lcv_control_params+0x1fc>)
    3226:	68b9      	ldr	r1, [r7, #8]
    3228:	68f8      	ldr	r0, [r7, #12]
    322a:	4798      	blx	r3
    322c:	1c03      	adds	r3, r0, #0
    322e:	1c1a      	adds	r2, r3, #0
    3230:	4b16      	ldr	r3, [pc, #88]	; (328c <calculate_lcv_control_params+0x1f8>)
    3232:	1c10      	adds	r0, r2, #0
    3234:	4798      	blx	r3
    3236:	0002      	movs	r2, r0
    3238:	683b      	ldr	r3, [r7, #0]
    323a:	605a      	str	r2, [r3, #4]
		control->peep_hold_ms = section_size_ms; // 1 section by definition
    323c:	4b13      	ldr	r3, [pc, #76]	; (328c <calculate_lcv_control_params+0x1f8>)
    323e:	68f8      	ldr	r0, [r7, #12]
    3240:	4798      	blx	r3
    3242:	0002      	movs	r2, r0
    3244:	683b      	ldr	r3, [r7, #0]
    3246:	60da      	str	r2, [r3, #12]
 }
    3248:	46c0      	nop			; (mov r8, r8)
    324a:	46bd      	mov	sp, r7
    324c:	b007      	add	sp, #28
    324e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3250:	0000d575 	.word	0x0000d575
    3254:	0000c179 	.word	0x0000c179
    3258:	40ed4c00 	.word	0x40ed4c00
    325c:	0000d70d 	.word	0x0000d70d
    3260:	0000bab9 	.word	0x0000bab9
    3264:	0000b741 	.word	0x0000b741
    3268:	0000ab69 	.word	0x0000ab69
    326c:	00002bf9 	.word	0x00002bf9
    3270:	0000d669 	.word	0x0000d669
    3274:	0000c9e1 	.word	0x0000c9e1
    3278:	9999999a 	.word	0x9999999a
    327c:	3fb99999 	.word	0x3fb99999
    3280:	0000bb59 	.word	0x0000bb59
    3284:	3ff00000 	.word	0x3ff00000
    3288:	0000d50d 	.word	0x0000d50d
    328c:	0000ba79 	.word	0x0000ba79
    3290:	0000b501 	.word	0x0000b501

00003294 <run_controller>:
 *	\param state Pointer to the state structure holding current and set parameters
 *	\param control Pointer to the control structure defining the pressure profile
 *	\param params Pointer to the structure holding controller tuning parameters
 */
 float run_controller(lcv_state_t * state, lcv_control_t * control, controller_param_t * params)
 {
    3294:	b590      	push	{r4, r7, lr}
    3296:	b087      	sub	sp, #28
    3298:	af00      	add	r7, sp, #0
    329a:	60f8      	str	r0, [r7, #12]
    329c:	60b9      	str	r1, [r7, #8]
    329e:	607a      	str	r2, [r7, #4]
	static bool was_enabled = false;
	static uint32_t last_time_ms = 0;
	static start_of_current_profile_time_ms = 0;
	uint32_t current_time_ms = xTaskGetTickCount() * portTICK_PERIOD_MS;
    32a0:	4b1d      	ldr	r3, [pc, #116]	; (3318 <run_controller+0x84>)
    32a2:	4798      	blx	r3
    32a4:	0003      	movs	r3, r0
    32a6:	617b      	str	r3, [r7, #20]

	if(!was_enabled && state->current_state.enable)
    32a8:	4b1c      	ldr	r3, [pc, #112]	; (331c <run_controller+0x88>)
    32aa:	781b      	ldrb	r3, [r3, #0]
    32ac:	2201      	movs	r2, #1
    32ae:	4053      	eors	r3, r2
    32b0:	b2db      	uxtb	r3, r3
    32b2:	2b00      	cmp	r3, #0
    32b4:	d009      	beq.n	32ca <run_controller+0x36>
    32b6:	68fb      	ldr	r3, [r7, #12]
    32b8:	7d1b      	ldrb	r3, [r3, #20]
    32ba:	2201      	movs	r2, #1
    32bc:	4013      	ands	r3, r2
    32be:	b2db      	uxtb	r3, r3
    32c0:	2b00      	cmp	r3, #0
    32c2:	d002      	beq.n	32ca <run_controller+0x36>
	{
		start_of_current_profile_time_ms = current_time_ms;
    32c4:	697a      	ldr	r2, [r7, #20]
    32c6:	4b16      	ldr	r3, [pc, #88]	; (3320 <run_controller+0x8c>)
    32c8:	601a      	str	r2, [r3, #0]
	}

	// First, determine what the new setpoint should be
	// Updates profile if enters a new profile
	start_of_current_profile_time_ms = calculate_new_setpoint(start_of_current_profile_time_ms, current_time_ms, state, control);
    32ca:	4b15      	ldr	r3, [pc, #84]	; (3320 <run_controller+0x8c>)
    32cc:	681b      	ldr	r3, [r3, #0]
    32ce:	0018      	movs	r0, r3
    32d0:	68bb      	ldr	r3, [r7, #8]
    32d2:	68fa      	ldr	r2, [r7, #12]
    32d4:	6979      	ldr	r1, [r7, #20]
    32d6:	4c13      	ldr	r4, [pc, #76]	; (3324 <run_controller+0x90>)
    32d8:	47a0      	blx	r4
    32da:	0003      	movs	r3, r0
    32dc:	001a      	movs	r2, r3
    32de:	4b10      	ldr	r3, [pc, #64]	; (3320 <run_controller+0x8c>)
    32e0:	601a      	str	r2, [r3, #0]

	// Then, run the controller to track this setpoint
	float output = pidf_control(control, params);
    32e2:	687a      	ldr	r2, [r7, #4]
    32e4:	68bb      	ldr	r3, [r7, #8]
    32e6:	0011      	movs	r1, r2
    32e8:	0018      	movs	r0, r3
    32ea:	4b0f      	ldr	r3, [pc, #60]	; (3328 <run_controller+0x94>)
    32ec:	4798      	blx	r3
    32ee:	1c03      	adds	r3, r0, #0
    32f0:	613b      	str	r3, [r7, #16]
	last_time_ms = current_time_ms;
    32f2:	4b0e      	ldr	r3, [pc, #56]	; (332c <run_controller+0x98>)
    32f4:	697a      	ldr	r2, [r7, #20]
    32f6:	601a      	str	r2, [r3, #0]
	was_enabled = (state->current_state.enable > 0);
    32f8:	68fb      	ldr	r3, [r7, #12]
    32fa:	7d1b      	ldrb	r3, [r3, #20]
    32fc:	07db      	lsls	r3, r3, #31
    32fe:	0fdb      	lsrs	r3, r3, #31
    3300:	b2db      	uxtb	r3, r3
    3302:	17da      	asrs	r2, r3, #31
    3304:	1ad3      	subs	r3, r2, r3
    3306:	0fdb      	lsrs	r3, r3, #31
    3308:	b2da      	uxtb	r2, r3
    330a:	4b04      	ldr	r3, [pc, #16]	; (331c <run_controller+0x88>)
    330c:	701a      	strb	r2, [r3, #0]
	return output;
    330e:	693b      	ldr	r3, [r7, #16]
    3310:	1c18      	adds	r0, r3, #0
    3312:	46bd      	mov	sp, r7
    3314:	b007      	add	sp, #28
    3316:	bd90      	pop	{r4, r7, pc}
    3318:	00006e11 	.word	0x00006e11
    331c:	20005030 	.word	0x20005030
    3320:	20005034 	.word	0x20005034
    3324:	00002cad 	.word	0x00002cad
    3328:	00002e41 	.word	0x00002e41
    332c:	20005038 	.word	0x20005038

00003330 <crc_8>:
 *
 * The function crc_8() calculates the 8 bit wide CRC of an input string of a
 * given length.
 */

uint8_t crc_8( const unsigned char *input_str, size_t num_bytes ) {
    3330:	b580      	push	{r7, lr}
    3332:	b086      	sub	sp, #24
    3334:	af00      	add	r7, sp, #0
    3336:	6078      	str	r0, [r7, #4]
    3338:	6039      	str	r1, [r7, #0]

	size_t a;
	uint8_t crc;
	const unsigned char *ptr;

	crc = CRC_START_8;
    333a:	2313      	movs	r3, #19
    333c:	18fb      	adds	r3, r7, r3
    333e:	2200      	movs	r2, #0
    3340:	701a      	strb	r2, [r3, #0]
	ptr = input_str;
    3342:	687b      	ldr	r3, [r7, #4]
    3344:	60fb      	str	r3, [r7, #12]

	if ( ptr != NULL ) for (a=0; a<num_bytes; a++) {
    3346:	68fb      	ldr	r3, [r7, #12]
    3348:	2b00      	cmp	r3, #0
    334a:	d018      	beq.n	337e <crc_8+0x4e>
    334c:	2300      	movs	r3, #0
    334e:	617b      	str	r3, [r7, #20]
    3350:	e011      	b.n	3376 <crc_8+0x46>

		crc = sht75_crc_table[(*ptr++) ^ crc];
    3352:	68fb      	ldr	r3, [r7, #12]
    3354:	1c5a      	adds	r2, r3, #1
    3356:	60fa      	str	r2, [r7, #12]
    3358:	781a      	ldrb	r2, [r3, #0]
    335a:	2313      	movs	r3, #19
    335c:	18fb      	adds	r3, r7, r3
    335e:	781b      	ldrb	r3, [r3, #0]
    3360:	4053      	eors	r3, r2
    3362:	b2db      	uxtb	r3, r3
    3364:	0019      	movs	r1, r3
    3366:	2313      	movs	r3, #19
    3368:	18fb      	adds	r3, r7, r3
    336a:	4a08      	ldr	r2, [pc, #32]	; (338c <crc_8+0x5c>)
    336c:	5c52      	ldrb	r2, [r2, r1]
    336e:	701a      	strb	r2, [r3, #0]
	if ( ptr != NULL ) for (a=0; a<num_bytes; a++) {
    3370:	697b      	ldr	r3, [r7, #20]
    3372:	3301      	adds	r3, #1
    3374:	617b      	str	r3, [r7, #20]
    3376:	697a      	ldr	r2, [r7, #20]
    3378:	683b      	ldr	r3, [r7, #0]
    337a:	429a      	cmp	r2, r3
    337c:	d3e9      	bcc.n	3352 <crc_8+0x22>
	}

	return crc;
    337e:	2313      	movs	r3, #19
    3380:	18fb      	adds	r3, r7, r3
    3382:	781b      	ldrb	r3, [r3, #0]

}  /* crc_8 */
    3384:	0018      	movs	r0, r3
    3386:	46bd      	mov	sp, r7
    3388:	b006      	add	sp, #24
    338a:	bd80      	pop	{r7, pc}
    338c:	20000010 	.word	0x20000010

00003390 <system_interrupt_enable>:
{
    3390:	b580      	push	{r7, lr}
    3392:	b082      	sub	sp, #8
    3394:	af00      	add	r7, sp, #0
    3396:	0002      	movs	r2, r0
    3398:	1dfb      	adds	r3, r7, #7
    339a:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    339c:	4b06      	ldr	r3, [pc, #24]	; (33b8 <system_interrupt_enable+0x28>)
    339e:	1dfa      	adds	r2, r7, #7
    33a0:	7812      	ldrb	r2, [r2, #0]
    33a2:	0011      	movs	r1, r2
    33a4:	221f      	movs	r2, #31
    33a6:	400a      	ands	r2, r1
    33a8:	2101      	movs	r1, #1
    33aa:	4091      	lsls	r1, r2
    33ac:	000a      	movs	r2, r1
    33ae:	601a      	str	r2, [r3, #0]
}
    33b0:	46c0      	nop			; (mov r8, r8)
    33b2:	46bd      	mov	sp, r7
    33b4:	b002      	add	sp, #8
    33b6:	bd80      	pop	{r7, pc}
    33b8:	e000e100 	.word	0xe000e100

000033bc <i2c_master_is_syncing>:
{
    33bc:	b580      	push	{r7, lr}
    33be:	b084      	sub	sp, #16
    33c0:	af00      	add	r7, sp, #0
    33c2:	6078      	str	r0, [r7, #4]
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    33c4:	687b      	ldr	r3, [r7, #4]
    33c6:	681b      	ldr	r3, [r3, #0]
    33c8:	60fb      	str	r3, [r7, #12]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    33ca:	68fb      	ldr	r3, [r7, #12]
    33cc:	69db      	ldr	r3, [r3, #28]
    33ce:	2207      	movs	r2, #7
    33d0:	4013      	ands	r3, r2
    33d2:	1e5a      	subs	r2, r3, #1
    33d4:	4193      	sbcs	r3, r2
    33d6:	b2db      	uxtb	r3, r3
}
    33d8:	0018      	movs	r0, r3
    33da:	46bd      	mov	sp, r7
    33dc:	b004      	add	sp, #16
    33de:	bd80      	pop	{r7, pc}

000033e0 <_i2c_master_wait_for_sync>:
{
    33e0:	b580      	push	{r7, lr}
    33e2:	b082      	sub	sp, #8
    33e4:	af00      	add	r7, sp, #0
    33e6:	6078      	str	r0, [r7, #4]
	while (i2c_master_is_syncing(module)) {
    33e8:	46c0      	nop			; (mov r8, r8)
    33ea:	687b      	ldr	r3, [r7, #4]
    33ec:	0018      	movs	r0, r3
    33ee:	4b04      	ldr	r3, [pc, #16]	; (3400 <_i2c_master_wait_for_sync+0x20>)
    33f0:	4798      	blx	r3
    33f2:	1e03      	subs	r3, r0, #0
    33f4:	d1f9      	bne.n	33ea <_i2c_master_wait_for_sync+0xa>
}
    33f6:	46c0      	nop			; (mov r8, r8)
    33f8:	46bd      	mov	sp, r7
    33fa:	b002      	add	sp, #8
    33fc:	bd80      	pop	{r7, pc}
    33fe:	46c0      	nop			; (mov r8, r8)
    3400:	000033bd 	.word	0x000033bd

00003404 <i2c_master_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration structure to be initiated
 */
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
    3404:	b580      	push	{r7, lr}
    3406:	b082      	sub	sp, #8
    3408:	af00      	add	r7, sp, #0
    340a:	6078      	str	r0, [r7, #4]
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    340c:	687b      	ldr	r3, [r7, #4]
    340e:	2264      	movs	r2, #100	; 0x64
    3410:	601a      	str	r2, [r3, #0]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    3412:	687b      	ldr	r3, [r7, #4]
    3414:	4a1b      	ldr	r2, [pc, #108]	; (3484 <i2c_master_get_config_defaults+0x80>)
    3416:	605a      	str	r2, [r3, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    3418:	687b      	ldr	r3, [r7, #4]
    341a:	2200      	movs	r2, #0
    341c:	609a      	str	r2, [r3, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    341e:	687b      	ldr	r3, [r7, #4]
    3420:	2200      	movs	r2, #0
    3422:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
    3424:	687b      	ldr	r3, [r7, #4]
    3426:	2200      	movs	r2, #0
    3428:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    342a:	687b      	ldr	r3, [r7, #4]
    342c:	2280      	movs	r2, #128	; 0x80
    342e:	0392      	lsls	r2, r2, #14
    3430:	611a      	str	r2, [r3, #16]
	config->buffer_timeout   = 65535;
    3432:	687b      	ldr	r3, [r7, #4]
    3434:	2201      	movs	r2, #1
    3436:	4252      	negs	r2, r2
    3438:	82da      	strh	r2, [r3, #22]
	config->unknown_bus_state_timeout = 65535;
    343a:	687b      	ldr	r3, [r7, #4]
    343c:	2201      	movs	r2, #1
    343e:	4252      	negs	r2, r2
    3440:	829a      	strh	r2, [r3, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    3442:	687b      	ldr	r3, [r7, #4]
    3444:	2200      	movs	r2, #0
    3446:	61da      	str	r2, [r3, #28]
	config->pinmux_pad1      = PINMUX_DEFAULT;
    3448:	687b      	ldr	r3, [r7, #4]
    344a:	2200      	movs	r2, #0
    344c:	621a      	str	r2, [r3, #32]
	config->scl_low_timeout  = false;
    344e:	687b      	ldr	r3, [r7, #4]
    3450:	2224      	movs	r2, #36	; 0x24
    3452:	2100      	movs	r1, #0
    3454:	5499      	strb	r1, [r3, r2]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    3456:	687b      	ldr	r3, [r7, #4]
    3458:	2200      	movs	r2, #0
    345a:	629a      	str	r2, [r3, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    345c:	687b      	ldr	r3, [r7, #4]
    345e:	222c      	movs	r2, #44	; 0x2c
    3460:	2100      	movs	r1, #0
    3462:	5499      	strb	r1, [r3, r2]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    3464:	687b      	ldr	r3, [r7, #4]
    3466:	222d      	movs	r2, #45	; 0x2d
    3468:	2100      	movs	r1, #0
    346a:	5499      	strb	r1, [r3, r2]
	config->master_scl_low_extend_timeout  = false;
    346c:	687b      	ldr	r3, [r7, #4]
    346e:	222e      	movs	r2, #46	; 0x2e
    3470:	2100      	movs	r1, #0
    3472:	5499      	strb	r1, [r3, r2]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    3474:	687b      	ldr	r3, [r7, #4]
    3476:	22d7      	movs	r2, #215	; 0xd7
    3478:	861a      	strh	r2, [r3, #48]	; 0x30
}
    347a:	46c0      	nop			; (mov r8, r8)
    347c:	46bd      	mov	sp, r7
    347e:	b002      	add	sp, #8
    3480:	bd80      	pop	{r7, pc}
    3482:	46c0      	nop			; (mov r8, r8)
    3484:	00000d48 	.word	0x00000d48

00003488 <i2c_master_enable>:
 *
 * \param[in]  module  Pointer to the software module struct
 */
static inline void i2c_master_enable(
		const struct i2c_master_module *const module)
{
    3488:	b580      	push	{r7, lr}
    348a:	b084      	sub	sp, #16
    348c:	af00      	add	r7, sp, #0
    348e:	6078      	str	r0, [r7, #4]
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3490:	687b      	ldr	r3, [r7, #4]
    3492:	681b      	ldr	r3, [r3, #0]
    3494:	60bb      	str	r3, [r7, #8]

	/* Timeout counter used to force bus state */
	uint32_t timeout_counter = 0;
    3496:	2300      	movs	r3, #0
    3498:	60fb      	str	r3, [r7, #12]

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);
    349a:	687b      	ldr	r3, [r7, #4]
    349c:	0018      	movs	r0, r3
    349e:	4b14      	ldr	r3, [pc, #80]	; (34f0 <i2c_master_enable+0x68>)
    34a0:	4798      	blx	r3

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    34a2:	68bb      	ldr	r3, [r7, #8]
    34a4:	681b      	ldr	r3, [r3, #0]
    34a6:	2202      	movs	r2, #2
    34a8:	431a      	orrs	r2, r3
    34aa:	68bb      	ldr	r3, [r7, #8]
    34ac:	601a      	str	r2, [r3, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    34ae:	687b      	ldr	r3, [r7, #4]
    34b0:	681b      	ldr	r3, [r3, #0]
    34b2:	0018      	movs	r0, r3
    34b4:	4b0f      	ldr	r3, [pc, #60]	; (34f4 <i2c_master_enable+0x6c>)
    34b6:	4798      	blx	r3
    34b8:	0003      	movs	r3, r0
    34ba:	0018      	movs	r0, r3
    34bc:	4b0e      	ldr	r3, [pc, #56]	; (34f8 <i2c_master_enable+0x70>)
    34be:	4798      	blx	r3
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    34c0:	e00c      	b.n	34dc <i2c_master_enable+0x54>
		timeout_counter++;
    34c2:	68fb      	ldr	r3, [r7, #12]
    34c4:	3301      	adds	r3, #1
    34c6:	60fb      	str	r3, [r7, #12]
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    34c8:	687b      	ldr	r3, [r7, #4]
    34ca:	88db      	ldrh	r3, [r3, #6]
    34cc:	001a      	movs	r2, r3
    34ce:	68fb      	ldr	r3, [r7, #12]
    34d0:	429a      	cmp	r2, r3
    34d2:	d803      	bhi.n	34dc <i2c_master_enable+0x54>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    34d4:	68bb      	ldr	r3, [r7, #8]
    34d6:	2210      	movs	r2, #16
    34d8:	835a      	strh	r2, [r3, #26]
			/* Workaround #1 */
			return;
    34da:	e006      	b.n	34ea <i2c_master_enable+0x62>
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    34dc:	68bb      	ldr	r3, [r7, #8]
    34de:	8b5b      	ldrh	r3, [r3, #26]
    34e0:	b29b      	uxth	r3, r3
    34e2:	001a      	movs	r2, r3
    34e4:	2310      	movs	r3, #16
    34e6:	4013      	ands	r3, r2
    34e8:	d0eb      	beq.n	34c2 <i2c_master_enable+0x3a>
		}
	}
}
    34ea:	46bd      	mov	sp, r7
    34ec:	b004      	add	sp, #16
    34ee:	bd80      	pop	{r7, pc}
    34f0:	000033e1 	.word	0x000033e1
    34f4:	00009009 	.word	0x00009009
    34f8:	00003391 	.word	0x00003391

000034fc <i2c_master_enable_callback>:
 * \param[in]     callback_type  Callback type to enable
 */
static inline void i2c_master_enable_callback(
		struct i2c_master_module *const module,
		enum i2c_master_callback callback_type)
{
    34fc:	b580      	push	{r7, lr}
    34fe:	b082      	sub	sp, #8
    3500:	af00      	add	r7, sp, #0
    3502:	6078      	str	r0, [r7, #4]
    3504:	000a      	movs	r2, r1
    3506:	1cfb      	adds	r3, r7, #3
    3508:	701a      	strb	r2, [r3, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	/* Mark callback as enabled */
	module->enabled_callback |= (1 << callback_type);
    350a:	687b      	ldr	r3, [r7, #4]
    350c:	7e5b      	ldrb	r3, [r3, #25]
    350e:	b2db      	uxtb	r3, r3
    3510:	b25a      	sxtb	r2, r3
    3512:	1cfb      	adds	r3, r7, #3
    3514:	781b      	ldrb	r3, [r3, #0]
    3516:	2101      	movs	r1, #1
    3518:	4099      	lsls	r1, r3
    351a:	000b      	movs	r3, r1
    351c:	b25b      	sxtb	r3, r3
    351e:	4313      	orrs	r3, r2
    3520:	b25b      	sxtb	r3, r3
    3522:	b2da      	uxtb	r2, r3
    3524:	687b      	ldr	r3, [r7, #4]
    3526:	765a      	strb	r2, [r3, #25]
}
    3528:	46c0      	nop			; (mov r8, r8)
    352a:	46bd      	mov	sp, r7
    352c:	b002      	add	sp, #8
    352e:	bd80      	pop	{r7, pc}

00003530 <flow_sensor_slm_callback>:
 *	\brief Callback to handle the measurements from the flow sensor
 *
 *	\param module Pointer to I2C master module
 */
 static void flow_sensor_slm_callback(struct i2c_master_module *const module)
 {
    3530:	b580      	push	{r7, lr}
    3532:	b082      	sub	sp, #8
    3534:	af00      	add	r7, sp, #0
    3536:	6078      	str	r0, [r7, #4]
	 // WARNING: ISR context
	 current_data.flow_thousand_slpm = (read_slm_buffer[0] * 16777216) + (read_slm_buffer[1] * 65536) + (read_slm_buffer[2] * 256) + read_slm_buffer[3];
    3538:	4b15      	ldr	r3, [pc, #84]	; (3590 <flow_sensor_slm_callback+0x60>)
    353a:	781b      	ldrb	r3, [r3, #0]
    353c:	b2db      	uxtb	r3, r3
    353e:	021b      	lsls	r3, r3, #8
    3540:	4a13      	ldr	r2, [pc, #76]	; (3590 <flow_sensor_slm_callback+0x60>)
    3542:	7852      	ldrb	r2, [r2, #1]
    3544:	b2d2      	uxtb	r2, r2
    3546:	189b      	adds	r3, r3, r2
    3548:	021b      	lsls	r3, r3, #8
    354a:	4a11      	ldr	r2, [pc, #68]	; (3590 <flow_sensor_slm_callback+0x60>)
    354c:	7892      	ldrb	r2, [r2, #2]
    354e:	b2d2      	uxtb	r2, r2
    3550:	189b      	adds	r3, r3, r2
    3552:	021b      	lsls	r3, r3, #8
    3554:	4a0e      	ldr	r2, [pc, #56]	; (3590 <flow_sensor_slm_callback+0x60>)
    3556:	78d2      	ldrb	r2, [r2, #3]
    3558:	b2d2      	uxtb	r2, r2
    355a:	189a      	adds	r2, r3, r2
    355c:	4b0d      	ldr	r3, [pc, #52]	; (3594 <flow_sensor_slm_callback+0x64>)
    355e:	601a      	str	r2, [r3, #0]
	 current_data.pressure_thousand_cmh20 = (read_slm_buffer[4] * 16777216) + (read_slm_buffer[5] * 65536) + (read_slm_buffer[6] * 256) + read_slm_buffer[7];
    3560:	4b0b      	ldr	r3, [pc, #44]	; (3590 <flow_sensor_slm_callback+0x60>)
    3562:	791b      	ldrb	r3, [r3, #4]
    3564:	b2db      	uxtb	r3, r3
    3566:	021b      	lsls	r3, r3, #8
    3568:	4a09      	ldr	r2, [pc, #36]	; (3590 <flow_sensor_slm_callback+0x60>)
    356a:	7952      	ldrb	r2, [r2, #5]
    356c:	b2d2      	uxtb	r2, r2
    356e:	189b      	adds	r3, r3, r2
    3570:	021b      	lsls	r3, r3, #8
    3572:	4a07      	ldr	r2, [pc, #28]	; (3590 <flow_sensor_slm_callback+0x60>)
    3574:	7992      	ldrb	r2, [r2, #6]
    3576:	b2d2      	uxtb	r2, r2
    3578:	189b      	adds	r3, r3, r2
    357a:	021b      	lsls	r3, r3, #8
    357c:	4a04      	ldr	r2, [pc, #16]	; (3590 <flow_sensor_slm_callback+0x60>)
    357e:	79d2      	ldrb	r2, [r2, #7]
    3580:	b2d2      	uxtb	r2, r2
    3582:	189a      	adds	r2, r3, r2
    3584:	4b03      	ldr	r3, [pc, #12]	; (3594 <flow_sensor_slm_callback+0x64>)
    3586:	605a      	str	r2, [r3, #4]
 }
    3588:	46c0      	nop			; (mov r8, r8)
    358a:	46bd      	mov	sp, r7
    358c:	b002      	add	sp, #8
    358e:	bd80      	pop	{r7, pc}
    3590:	2000506c 	.word	0x2000506c
    3594:	20005064 	.word	0x20005064

00003598 <fs6122_init>:

 void fs6122_init(void)
 {
    3598:	b580      	push	{r7, lr}
    359a:	b08e      	sub	sp, #56	; 0x38
    359c:	af00      	add	r7, sp, #0
	struct i2c_master_config config_i2c_master;
	i2c_master_get_config_defaults(&config_i2c_master);
    359e:	1d3b      	adds	r3, r7, #4
    35a0:	0018      	movs	r0, r3
    35a2:	4b21      	ldr	r3, [pc, #132]	; (3628 <fs6122_init+0x90>)
    35a4:	4798      	blx	r3
	config_i2c_master.generator_source = GCLK_GENERATOR_1;	// 8 MHz
    35a6:	1d3b      	adds	r3, r7, #4
    35a8:	2201      	movs	r2, #1
    35aa:	731a      	strb	r2, [r3, #12]
	config_i2c_master.baud_rate = 80;
    35ac:	1d3b      	adds	r3, r7, #4
    35ae:	2250      	movs	r2, #80	; 0x50
    35b0:	601a      	str	r2, [r3, #0]
	config_i2c_master.buffer_timeout = 65535;
    35b2:	1d3b      	adds	r3, r7, #4
    35b4:	2201      	movs	r2, #1
    35b6:	4252      	negs	r2, r2
    35b8:	82da      	strh	r2, [r3, #22]
	config_i2c_master.pinmux_pad0 = PIN_PA22C_SERCOM3_PAD0;
    35ba:	1d3b      	adds	r3, r7, #4
    35bc:	2216      	movs	r2, #22
    35be:	61da      	str	r2, [r3, #28]
	config_i2c_master.pinmux_pad1 = PIN_PA23C_SERCOM3_PAD1;
    35c0:	1d3b      	adds	r3, r7, #4
    35c2:	2217      	movs	r2, #23
    35c4:	621a      	str	r2, [r3, #32]
	
	/* Initialize and enable device with config */
	while(i2c_master_init(&i2c_master_instance, FLOW_METER_SERCOM, &config_i2c_master) != STATUS_OK);
    35c6:	46c0      	nop			; (mov r8, r8)
    35c8:	1d3a      	adds	r2, r7, #4
    35ca:	4918      	ldr	r1, [pc, #96]	; (362c <fs6122_init+0x94>)
    35cc:	4b18      	ldr	r3, [pc, #96]	; (3630 <fs6122_init+0x98>)
    35ce:	0018      	movs	r0, r3
    35d0:	4b18      	ldr	r3, [pc, #96]	; (3634 <fs6122_init+0x9c>)
    35d2:	4798      	blx	r3
    35d4:	1e03      	subs	r3, r0, #0
    35d6:	d1f7      	bne.n	35c8 <fs6122_init+0x30>
	i2c_master_enable(&i2c_master_instance);
    35d8:	4b15      	ldr	r3, [pc, #84]	; (3630 <fs6122_init+0x98>)
    35da:	0018      	movs	r0, r3
    35dc:	4b16      	ldr	r3, [pc, #88]	; (3638 <fs6122_init+0xa0>)
    35de:	4798      	blx	r3

	// Set up I2C callback
	i2c_master_register_callback(&i2c_master_instance, flow_sensor_slm_callback, I2C_MASTER_CALLBACK_READ_COMPLETE);
    35e0:	4916      	ldr	r1, [pc, #88]	; (363c <fs6122_init+0xa4>)
    35e2:	4b13      	ldr	r3, [pc, #76]	; (3630 <fs6122_init+0x98>)
    35e4:	2201      	movs	r2, #1
    35e6:	0018      	movs	r0, r3
    35e8:	4b15      	ldr	r3, [pc, #84]	; (3640 <fs6122_init+0xa8>)
    35ea:	4798      	blx	r3
	i2c_master_enable_callback(&i2c_master_instance, I2C_MASTER_CALLBACK_READ_COMPLETE);
    35ec:	4b10      	ldr	r3, [pc, #64]	; (3630 <fs6122_init+0x98>)
    35ee:	2101      	movs	r1, #1
    35f0:	0018      	movs	r0, r3
    35f2:	4b14      	ldr	r3, [pc, #80]	; (3644 <fs6122_init+0xac>)
    35f4:	4798      	blx	r3

	// request read for next cycle
	static uint8_t flow_request_to_send = 0x84;
	// First have to request read, delay 2ms, and then read
	slm_write_packet.address = FS6122_I2C_ADDRESS;
    35f6:	4b14      	ldr	r3, [pc, #80]	; (3648 <fs6122_init+0xb0>)
    35f8:	2201      	movs	r2, #1
    35fa:	801a      	strh	r2, [r3, #0]
	slm_write_packet.data = &flow_request_to_send;
    35fc:	4b12      	ldr	r3, [pc, #72]	; (3648 <fs6122_init+0xb0>)
    35fe:	4a13      	ldr	r2, [pc, #76]	; (364c <fs6122_init+0xb4>)
    3600:	605a      	str	r2, [r3, #4]
	slm_write_packet.data_length = 1;
    3602:	4b11      	ldr	r3, [pc, #68]	; (3648 <fs6122_init+0xb0>)
    3604:	2201      	movs	r2, #1
    3606:	805a      	strh	r2, [r3, #2]
	slm_write_packet.high_speed = false;
    3608:	4b0f      	ldr	r3, [pc, #60]	; (3648 <fs6122_init+0xb0>)
    360a:	2200      	movs	r2, #0
    360c:	725a      	strb	r2, [r3, #9]
	slm_write_packet.ten_bit_address = false;
    360e:	4b0e      	ldr	r3, [pc, #56]	; (3648 <fs6122_init+0xb0>)
    3610:	2200      	movs	r2, #0
    3612:	721a      	strb	r2, [r3, #8]
	i2c_master_write_packet_job(&i2c_master_instance, &slm_write_packet);
    3614:	4a0c      	ldr	r2, [pc, #48]	; (3648 <fs6122_init+0xb0>)
    3616:	4b06      	ldr	r3, [pc, #24]	; (3630 <fs6122_init+0x98>)
    3618:	0011      	movs	r1, r2
    361a:	0018      	movs	r0, r3
    361c:	4b0c      	ldr	r3, [pc, #48]	; (3650 <fs6122_init+0xb8>)
    361e:	4798      	blx	r3
 }
    3620:	46c0      	nop			; (mov r8, r8)
    3622:	46bd      	mov	sp, r7
    3624:	b00e      	add	sp, #56	; 0x38
    3626:	bd80      	pop	{r7, pc}
    3628:	00003405 	.word	0x00003405
    362c:	42001400 	.word	0x42001400
    3630:	2000503c 	.word	0x2000503c
    3634:	0000161d 	.word	0x0000161d
    3638:	00003489 	.word	0x00003489
    363c:	00003531 	.word	0x00003531
    3640:	00001ad1 	.word	0x00001ad1
    3644:	000034fd 	.word	0x000034fd
    3648:	20005080 	.word	0x20005080
    364c:	20000110 	.word	0x20000110
    3650:	00001d55 	.word	0x00001d55

00003654 <reset_fs6122_read_pointer>:

 void reset_fs6122_read_pointer(void)
 {
    3654:	b580      	push	{r7, lr}
    3656:	af00      	add	r7, sp, #0
	// request read for next cycle
	static uint8_t flow_request_to_send = 0x84;
	// First have to request read, delay 2ms, and then read
	slm_write_packet.address = FS6122_I2C_ADDRESS;
    3658:	4b0b      	ldr	r3, [pc, #44]	; (3688 <reset_fs6122_read_pointer+0x34>)
    365a:	2201      	movs	r2, #1
    365c:	801a      	strh	r2, [r3, #0]
	slm_write_packet.data = &flow_request_to_send;
    365e:	4b0a      	ldr	r3, [pc, #40]	; (3688 <reset_fs6122_read_pointer+0x34>)
    3660:	4a0a      	ldr	r2, [pc, #40]	; (368c <reset_fs6122_read_pointer+0x38>)
    3662:	605a      	str	r2, [r3, #4]
	slm_write_packet.data_length = 1;
    3664:	4b08      	ldr	r3, [pc, #32]	; (3688 <reset_fs6122_read_pointer+0x34>)
    3666:	2201      	movs	r2, #1
    3668:	805a      	strh	r2, [r3, #2]
	slm_write_packet.high_speed = false;
    366a:	4b07      	ldr	r3, [pc, #28]	; (3688 <reset_fs6122_read_pointer+0x34>)
    366c:	2200      	movs	r2, #0
    366e:	725a      	strb	r2, [r3, #9]
	slm_write_packet.ten_bit_address = false;
    3670:	4b05      	ldr	r3, [pc, #20]	; (3688 <reset_fs6122_read_pointer+0x34>)
    3672:	2200      	movs	r2, #0
    3674:	721a      	strb	r2, [r3, #8]
	i2c_master_write_packet_job(&i2c_master_instance, &slm_write_packet);
    3676:	4a04      	ldr	r2, [pc, #16]	; (3688 <reset_fs6122_read_pointer+0x34>)
    3678:	4b05      	ldr	r3, [pc, #20]	; (3690 <reset_fs6122_read_pointer+0x3c>)
    367a:	0011      	movs	r1, r2
    367c:	0018      	movs	r0, r3
    367e:	4b05      	ldr	r3, [pc, #20]	; (3694 <reset_fs6122_read_pointer+0x40>)
    3680:	4798      	blx	r3
 }
    3682:	46c0      	nop			; (mov r8, r8)
    3684:	46bd      	mov	sp, r7
    3686:	bd80      	pop	{r7, pc}
    3688:	20005080 	.word	0x20005080
    368c:	20000111 	.word	0x20000111
    3690:	2000503c 	.word	0x2000503c
    3694:	00001d55 	.word	0x00001d55

00003698 <request_fs6122_data>:
 
 void request_fs6122_data(void)
 {
    3698:	b580      	push	{r7, lr}
    369a:	af00      	add	r7, sp, #0
	slm_read_packet.address = FS6122_I2C_ADDRESS;
    369c:	4b0b      	ldr	r3, [pc, #44]	; (36cc <request_fs6122_data+0x34>)
    369e:	2201      	movs	r2, #1
    36a0:	801a      	strh	r2, [r3, #0]
	slm_read_packet.data = read_slm_buffer;
    36a2:	4b0a      	ldr	r3, [pc, #40]	; (36cc <request_fs6122_data+0x34>)
    36a4:	4a0a      	ldr	r2, [pc, #40]	; (36d0 <request_fs6122_data+0x38>)
    36a6:	605a      	str	r2, [r3, #4]
	slm_read_packet.data_length = 8;
    36a8:	4b08      	ldr	r3, [pc, #32]	; (36cc <request_fs6122_data+0x34>)
    36aa:	2208      	movs	r2, #8
    36ac:	805a      	strh	r2, [r3, #2]
	slm_read_packet.high_speed = false;
    36ae:	4b07      	ldr	r3, [pc, #28]	; (36cc <request_fs6122_data+0x34>)
    36b0:	2200      	movs	r2, #0
    36b2:	725a      	strb	r2, [r3, #9]
	slm_read_packet.ten_bit_address = false;
    36b4:	4b05      	ldr	r3, [pc, #20]	; (36cc <request_fs6122_data+0x34>)
    36b6:	2200      	movs	r2, #0
    36b8:	721a      	strb	r2, [r3, #8]
	i2c_master_read_packet_job(&i2c_master_instance, &slm_read_packet);
    36ba:	4a04      	ldr	r2, [pc, #16]	; (36cc <request_fs6122_data+0x34>)
    36bc:	4b05      	ldr	r3, [pc, #20]	; (36d4 <request_fs6122_data+0x3c>)
    36be:	0011      	movs	r1, r2
    36c0:	0018      	movs	r0, r3
    36c2:	4b05      	ldr	r3, [pc, #20]	; (36d8 <request_fs6122_data+0x40>)
    36c4:	4798      	blx	r3
 }
    36c6:	46c0      	nop			; (mov r8, r8)
    36c8:	46bd      	mov	sp, r7
    36ca:	bd80      	pop	{r7, pc}
    36cc:	20005074 	.word	0x20005074
    36d0:	2000506c 	.word	0x2000506c
    36d4:	2000503c 	.word	0x2000503c
    36d8:	00001c71 	.word	0x00001c71

000036dc <read_fs6122_data>:

 void read_fs6122_data(siargo_fs6122_data_t * data)
 {
    36dc:	b580      	push	{r7, lr}
    36de:	b082      	sub	sp, #8
    36e0:	af00      	add	r7, sp, #0
    36e2:	6078      	str	r0, [r7, #4]
	*data = current_data;
    36e4:	687b      	ldr	r3, [r7, #4]
    36e6:	4a03      	ldr	r2, [pc, #12]	; (36f4 <read_fs6122_data+0x18>)
    36e8:	ca03      	ldmia	r2!, {r0, r1}
    36ea:	c303      	stmia	r3!, {r0, r1}
    36ec:	46c0      	nop			; (mov r8, r8)
    36ee:	46bd      	mov	sp, r7
    36f0:	b002      	add	sp, #8
    36f2:	bd80      	pop	{r7, pc}
    36f4:	20005064 	.word	0x20005064

000036f8 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    36f8:	b580      	push	{r7, lr}
    36fa:	b084      	sub	sp, #16
    36fc:	af00      	add	r7, sp, #0
    36fe:	0002      	movs	r2, r0
    3700:	1dfb      	adds	r3, r7, #7
    3702:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    3704:	230f      	movs	r3, #15
    3706:	18fb      	adds	r3, r7, r3
    3708:	1dfa      	adds	r2, r7, #7
    370a:	7812      	ldrb	r2, [r2, #0]
    370c:	09d2      	lsrs	r2, r2, #7
    370e:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    3710:	230e      	movs	r3, #14
    3712:	18fb      	adds	r3, r7, r3
    3714:	1dfa      	adds	r2, r7, #7
    3716:	7812      	ldrb	r2, [r2, #0]
    3718:	0952      	lsrs	r2, r2, #5
    371a:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    371c:	4b0d      	ldr	r3, [pc, #52]	; (3754 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    371e:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    3720:	230f      	movs	r3, #15
    3722:	18fb      	adds	r3, r7, r3
    3724:	781b      	ldrb	r3, [r3, #0]
    3726:	2b00      	cmp	r3, #0
    3728:	d10f      	bne.n	374a <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    372a:	230f      	movs	r3, #15
    372c:	18fb      	adds	r3, r7, r3
    372e:	781b      	ldrb	r3, [r3, #0]
    3730:	009b      	lsls	r3, r3, #2
    3732:	2210      	movs	r2, #16
    3734:	4694      	mov	ip, r2
    3736:	44bc      	add	ip, r7
    3738:	4463      	add	r3, ip
    373a:	3b08      	subs	r3, #8
    373c:	681a      	ldr	r2, [r3, #0]
    373e:	230e      	movs	r3, #14
    3740:	18fb      	adds	r3, r7, r3
    3742:	781b      	ldrb	r3, [r3, #0]
    3744:	01db      	lsls	r3, r3, #7
    3746:	18d3      	adds	r3, r2, r3
    3748:	e000      	b.n	374c <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    374a:	2300      	movs	r3, #0
	}
}
    374c:	0018      	movs	r0, r3
    374e:	46bd      	mov	sp, r7
    3750:	b004      	add	sp, #16
    3752:	bd80      	pop	{r7, pc}
    3754:	41004400 	.word	0x41004400

00003758 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    3758:	b580      	push	{r7, lr}
    375a:	b082      	sub	sp, #8
    375c:	af00      	add	r7, sp, #0
    375e:	0002      	movs	r2, r0
    3760:	1dfb      	adds	r3, r7, #7
    3762:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    3764:	1dfb      	adds	r3, r7, #7
    3766:	781b      	ldrb	r3, [r3, #0]
    3768:	0018      	movs	r0, r3
    376a:	4b03      	ldr	r3, [pc, #12]	; (3778 <port_get_group_from_gpio_pin+0x20>)
    376c:	4798      	blx	r3
    376e:	0003      	movs	r3, r0
}
    3770:	0018      	movs	r0, r3
    3772:	46bd      	mov	sp, r7
    3774:	b002      	add	sp, #8
    3776:	bd80      	pop	{r7, pc}
    3778:	000036f9 	.word	0x000036f9

0000377c <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    377c:	b580      	push	{r7, lr}
    377e:	b082      	sub	sp, #8
    3780:	af00      	add	r7, sp, #0
    3782:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    3784:	687b      	ldr	r3, [r7, #4]
    3786:	2200      	movs	r2, #0
    3788:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    378a:	687b      	ldr	r3, [r7, #4]
    378c:	2201      	movs	r2, #1
    378e:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    3790:	687b      	ldr	r3, [r7, #4]
    3792:	2200      	movs	r2, #0
    3794:	709a      	strb	r2, [r3, #2]
}
    3796:	46c0      	nop			; (mov r8, r8)
    3798:	46bd      	mov	sp, r7
    379a:	b002      	add	sp, #8
    379c:	bd80      	pop	{r7, pc}
	...

000037a0 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    37a0:	b580      	push	{r7, lr}
    37a2:	b084      	sub	sp, #16
    37a4:	af00      	add	r7, sp, #0
    37a6:	0002      	movs	r2, r0
    37a8:	1dfb      	adds	r3, r7, #7
    37aa:	701a      	strb	r2, [r3, #0]
    37ac:	1dbb      	adds	r3, r7, #6
    37ae:	1c0a      	adds	r2, r1, #0
    37b0:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    37b2:	1dfb      	adds	r3, r7, #7
    37b4:	781b      	ldrb	r3, [r3, #0]
    37b6:	0018      	movs	r0, r3
    37b8:	4b0d      	ldr	r3, [pc, #52]	; (37f0 <port_pin_set_output_level+0x50>)
    37ba:	4798      	blx	r3
    37bc:	0003      	movs	r3, r0
    37be:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    37c0:	1dfb      	adds	r3, r7, #7
    37c2:	781b      	ldrb	r3, [r3, #0]
    37c4:	221f      	movs	r2, #31
    37c6:	4013      	ands	r3, r2
    37c8:	2201      	movs	r2, #1
    37ca:	409a      	lsls	r2, r3
    37cc:	0013      	movs	r3, r2
    37ce:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    37d0:	1dbb      	adds	r3, r7, #6
    37d2:	781b      	ldrb	r3, [r3, #0]
    37d4:	2b00      	cmp	r3, #0
    37d6:	d003      	beq.n	37e0 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    37d8:	68fb      	ldr	r3, [r7, #12]
    37da:	68ba      	ldr	r2, [r7, #8]
    37dc:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    37de:	e002      	b.n	37e6 <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    37e0:	68fb      	ldr	r3, [r7, #12]
    37e2:	68ba      	ldr	r2, [r7, #8]
    37e4:	615a      	str	r2, [r3, #20]
}
    37e6:	46c0      	nop			; (mov r8, r8)
    37e8:	46bd      	mov	sp, r7
    37ea:	b004      	add	sp, #16
    37ec:	bd80      	pop	{r7, pc}
    37ee:	46c0      	nop			; (mov r8, r8)
    37f0:	00003759 	.word	0x00003759

000037f4 <spi_slave_inst_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_slave_inst_get_config_defaults(
		struct spi_slave_inst_config *const config)
{
    37f4:	b580      	push	{r7, lr}
    37f6:	b082      	sub	sp, #8
    37f8:	af00      	add	r7, sp, #0
    37fa:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->ss_pin          = 10;
    37fc:	687b      	ldr	r3, [r7, #4]
    37fe:	220a      	movs	r2, #10
    3800:	701a      	strb	r2, [r3, #0]
	config->address_enabled = false;
    3802:	687b      	ldr	r3, [r7, #4]
    3804:	2200      	movs	r2, #0
    3806:	705a      	strb	r2, [r3, #1]
	config->address         = 0;
    3808:	687b      	ldr	r3, [r7, #4]
    380a:	2200      	movs	r2, #0
    380c:	709a      	strb	r2, [r3, #2]
}
    380e:	46c0      	nop			; (mov r8, r8)
    3810:	46bd      	mov	sp, r7
    3812:	b002      	add	sp, #8
    3814:	bd80      	pop	{r7, pc}
	...

00003818 <spi_attach_slave>:
 *
 */
static inline void spi_attach_slave(
		struct spi_slave_inst *const slave,
		const struct spi_slave_inst_config *const config)
{
    3818:	b580      	push	{r7, lr}
    381a:	b084      	sub	sp, #16
    381c:	af00      	add	r7, sp, #0
    381e:	6078      	str	r0, [r7, #4]
    3820:	6039      	str	r1, [r7, #0]
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    3822:	683b      	ldr	r3, [r7, #0]
    3824:	781a      	ldrb	r2, [r3, #0]
    3826:	687b      	ldr	r3, [r7, #4]
    3828:	701a      	strb	r2, [r3, #0]
	slave->address_enabled = config->address_enabled;
    382a:	683b      	ldr	r3, [r7, #0]
    382c:	785a      	ldrb	r2, [r3, #1]
    382e:	687b      	ldr	r3, [r7, #4]
    3830:	705a      	strb	r2, [r3, #1]
	slave->address         = config->address;
    3832:	683b      	ldr	r3, [r7, #0]
    3834:	789a      	ldrb	r2, [r3, #2]
    3836:	687b      	ldr	r3, [r7, #4]
    3838:	709a      	strb	r2, [r3, #2]

	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
    383a:	230c      	movs	r3, #12
    383c:	18fb      	adds	r3, r7, r3
    383e:	0018      	movs	r0, r3
    3840:	4b0b      	ldr	r3, [pc, #44]	; (3870 <spi_attach_slave+0x58>)
    3842:	4798      	blx	r3

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    3844:	230c      	movs	r3, #12
    3846:	18fb      	adds	r3, r7, r3
    3848:	2201      	movs	r2, #1
    384a:	701a      	strb	r2, [r3, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    384c:	687b      	ldr	r3, [r7, #4]
    384e:	781b      	ldrb	r3, [r3, #0]
    3850:	220c      	movs	r2, #12
    3852:	18ba      	adds	r2, r7, r2
    3854:	0011      	movs	r1, r2
    3856:	0018      	movs	r0, r3
    3858:	4b06      	ldr	r3, [pc, #24]	; (3874 <spi_attach_slave+0x5c>)
    385a:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    385c:	687b      	ldr	r3, [r7, #4]
    385e:	781b      	ldrb	r3, [r3, #0]
    3860:	2101      	movs	r1, #1
    3862:	0018      	movs	r0, r3
    3864:	4b04      	ldr	r3, [pc, #16]	; (3878 <spi_attach_slave+0x60>)
    3866:	4798      	blx	r3
}
    3868:	46c0      	nop			; (mov r8, r8)
    386a:	46bd      	mov	sp, r7
    386c:	b004      	add	sp, #16
    386e:	bd80      	pop	{r7, pc}
    3870:	0000377d 	.word	0x0000377d
    3874:	00009111 	.word	0x00009111
    3878:	000037a1 	.word	0x000037a1

0000387c <parameter_load_cb>:
 #define PARAMETER_STORAGE_WRITE_SIZE				(3+18+1)	// 3 byte header, 18 bytes of data + 1 byte crc8

 static struct spi_slave_inst fram_slave;

 static void parameter_load_cb(uint8_t * buff, uint32_t length)
 {
    387c:	b590      	push	{r4, r7, lr}
    387e:	b089      	sub	sp, #36	; 0x24
    3880:	af00      	add	r7, sp, #0
    3882:	6078      	str	r0, [r7, #4]
    3884:	6039      	str	r1, [r7, #0]
	if(length == PARAMETER_STORAGE_READ_SIZE)
    3886:	683b      	ldr	r3, [r7, #0]
    3888:	2b16      	cmp	r3, #22
    388a:	d15a      	bne.n	3942 <parameter_load_cb+0xc6>
	{
		uint8_t crc_read = *(buff + PARAMETER_STORAGE_READ_SIZE-1);
    388c:	231f      	movs	r3, #31
    388e:	18fb      	adds	r3, r7, r3
    3890:	687a      	ldr	r2, [r7, #4]
    3892:	7d52      	ldrb	r2, [r2, #21]
    3894:	701a      	strb	r2, [r3, #0]
		uint8_t crc_calc = crc_8((buff+3), PARAMETER_STORAGE_READ_SIZE-4); // Ignore header
    3896:	687b      	ldr	r3, [r7, #4]
    3898:	3303      	adds	r3, #3
    389a:	221e      	movs	r2, #30
    389c:	18bc      	adds	r4, r7, r2
    389e:	2112      	movs	r1, #18
    38a0:	0018      	movs	r0, r3
    38a2:	4b2a      	ldr	r3, [pc, #168]	; (394c <parameter_load_cb+0xd0>)
    38a4:	4798      	blx	r3
    38a6:	0003      	movs	r3, r0
    38a8:	7023      	strb	r3, [r4, #0]
		if(crc_calc == crc_read)
    38aa:	231e      	movs	r3, #30
    38ac:	18fa      	adds	r2, r7, r3
    38ae:	231f      	movs	r3, #31
    38b0:	18fb      	adds	r3, r7, r3
    38b2:	7812      	ldrb	r2, [r2, #0]
    38b4:	781b      	ldrb	r3, [r3, #0]
    38b6:	429a      	cmp	r2, r3
    38b8:	d143      	bne.n	3942 <parameter_load_cb+0xc6>
		{
			// Unpack
			lcv_parameters_t params;
			params.enable = *(buff+3);
    38ba:	687b      	ldr	r3, [r7, #4]
    38bc:	3303      	adds	r3, #3
    38be:	781b      	ldrb	r3, [r3, #0]
    38c0:	1c1a      	adds	r2, r3, #0
    38c2:	2301      	movs	r3, #1
    38c4:	4013      	ands	r3, r2
    38c6:	b2da      	uxtb	r2, r3
    38c8:	2308      	movs	r3, #8
    38ca:	18fb      	adds	r3, r7, r3
    38cc:	2101      	movs	r1, #1
    38ce:	400a      	ands	r2, r1
    38d0:	0010      	movs	r0, r2
    38d2:	781a      	ldrb	r2, [r3, #0]
    38d4:	2101      	movs	r1, #1
    38d6:	438a      	bics	r2, r1
    38d8:	1c11      	adds	r1, r2, #0
    38da:	1c02      	adds	r2, r0, #0
    38dc:	430a      	orrs	r2, r1
    38de:	701a      	strb	r2, [r3, #0]
			params.ie_ratio_tenths = *(buff+4);
    38e0:	687b      	ldr	r3, [r7, #4]
    38e2:	791a      	ldrb	r2, [r3, #4]
    38e4:	2308      	movs	r3, #8
    38e6:	18fb      	adds	r3, r7, r3
    38e8:	705a      	strb	r2, [r3, #1]
			memcpy(&params.tidal_volume_ml, (buff+5), 4);
    38ea:	687b      	ldr	r3, [r7, #4]
    38ec:	1d59      	adds	r1, r3, #5
    38ee:	2308      	movs	r3, #8
    38f0:	18fb      	adds	r3, r7, r3
    38f2:	3304      	adds	r3, #4
    38f4:	2204      	movs	r2, #4
    38f6:	0018      	movs	r0, r3
    38f8:	4b15      	ldr	r3, [pc, #84]	; (3950 <parameter_load_cb+0xd4>)
    38fa:	4798      	blx	r3
			memcpy(&params.peep_cm_h20, (buff+9), 4);
    38fc:	687b      	ldr	r3, [r7, #4]
    38fe:	3309      	adds	r3, #9
    3900:	0019      	movs	r1, r3
    3902:	2308      	movs	r3, #8
    3904:	18fb      	adds	r3, r7, r3
    3906:	3308      	adds	r3, #8
    3908:	2204      	movs	r2, #4
    390a:	0018      	movs	r0, r3
    390c:	4b10      	ldr	r3, [pc, #64]	; (3950 <parameter_load_cb+0xd4>)
    390e:	4798      	blx	r3
			memcpy(&params.pip_cm_h20, (buff+13), 4);
    3910:	687b      	ldr	r3, [r7, #4]
    3912:	330d      	adds	r3, #13
    3914:	0019      	movs	r1, r3
    3916:	2308      	movs	r3, #8
    3918:	18fb      	adds	r3, r7, r3
    391a:	330c      	adds	r3, #12
    391c:	2204      	movs	r2, #4
    391e:	0018      	movs	r0, r3
    3920:	4b0b      	ldr	r3, [pc, #44]	; (3950 <parameter_load_cb+0xd4>)
    3922:	4798      	blx	r3
			memcpy(&params.breath_per_min, (buff+17), 4);
    3924:	687b      	ldr	r3, [r7, #4]
    3926:	3311      	adds	r3, #17
    3928:	0019      	movs	r1, r3
    392a:	2308      	movs	r3, #8
    392c:	18fb      	adds	r3, r7, r3
    392e:	3310      	adds	r3, #16
    3930:	2204      	movs	r2, #4
    3932:	0018      	movs	r0, r3
    3934:	4b06      	ldr	r3, [pc, #24]	; (3950 <parameter_load_cb+0xd4>)
    3936:	4798      	blx	r3

			update_settings(&params);
    3938:	2308      	movs	r3, #8
    393a:	18fb      	adds	r3, r7, r3
    393c:	0018      	movs	r0, r3
    393e:	4b05      	ldr	r3, [pc, #20]	; (3954 <parameter_load_cb+0xd8>)
    3940:	4798      	blx	r3
		}
	}
 }
    3942:	46c0      	nop			; (mov r8, r8)
    3944:	46bd      	mov	sp, r7
    3946:	b009      	add	sp, #36	; 0x24
    3948:	bd90      	pop	{r4, r7, pc}
    394a:	46c0      	nop			; (mov r8, r8)
    394c:	00003331 	.word	0x00003331
    3950:	0000d8bd 	.word	0x0000d8bd
    3954:	00004b05 	.word	0x00004b05

00003958 <dummy_spi_cb>:

 static void dummy_spi_cb(uint8_t * buff, uint32_t length)
 {
    3958:	b580      	push	{r7, lr}
    395a:	b082      	sub	sp, #8
    395c:	af00      	add	r7, sp, #0
    395e:	6078      	str	r0, [r7, #4]
    3960:	6039      	str	r1, [r7, #0]
	// Do nothing
 }
    3962:	46c0      	nop			; (mov r8, r8)
    3964:	46bd      	mov	sp, r7
    3966:	b002      	add	sp, #8
    3968:	bd80      	pop	{r7, pc}
	...

0000396c <write_enable>:

 static void write_enable(void)
 {
    396c:	b5f0      	push	{r4, r5, r6, r7, lr}
    396e:	b087      	sub	sp, #28
    3970:	af00      	add	r7, sp, #0
	spi_transaction_t transaction;
	uint8_t wren = FRAM_WREN;
    3972:	1dfb      	adds	r3, r7, #7
    3974:	2206      	movs	r2, #6
    3976:	701a      	strb	r2, [r3, #0]
	transaction.tx_buff = &wren;
    3978:	2308      	movs	r3, #8
    397a:	18fb      	adds	r3, r7, r3
    397c:	1dfa      	adds	r2, r7, #7
    397e:	605a      	str	r2, [r3, #4]
	transaction.buffer_length = 1;
    3980:	2308      	movs	r3, #8
    3982:	18fb      	adds	r3, r7, r3
    3984:	2201      	movs	r2, #1
    3986:	609a      	str	r2, [r3, #8]
	transaction.cb = dummy_spi_cb;
    3988:	2308      	movs	r3, #8
    398a:	18fb      	adds	r3, r7, r3
    398c:	4a1a      	ldr	r2, [pc, #104]	; (39f8 <write_enable+0x8c>)
    398e:	60da      	str	r2, [r3, #12]
	transaction.slave_device = fram_slave;
    3990:	2308      	movs	r3, #8
    3992:	18fb      	adds	r3, r7, r3
    3994:	4a19      	ldr	r2, [pc, #100]	; (39fc <write_enable+0x90>)
    3996:	8811      	ldrh	r1, [r2, #0]
    3998:	8019      	strh	r1, [r3, #0]
    399a:	7892      	ldrb	r2, [r2, #2]
    399c:	709a      	strb	r2, [r3, #2]

	spi_transact(transaction);
    399e:	2308      	movs	r3, #8
    39a0:	18fb      	adds	r3, r7, r3
    39a2:	6818      	ldr	r0, [r3, #0]
    39a4:	6859      	ldr	r1, [r3, #4]
    39a6:	689a      	ldr	r2, [r3, #8]
    39a8:	68db      	ldr	r3, [r3, #12]
    39aa:	4c15      	ldr	r4, [pc, #84]	; (3a00 <write_enable+0x94>)
    39ac:	47a0      	blx	r4
	delay_us(50); // wait TODO set up queueing
    39ae:	2000      	movs	r0, #0
    39b0:	4b14      	ldr	r3, [pc, #80]	; (3a04 <write_enable+0x98>)
    39b2:	4798      	blx	r3
    39b4:	0003      	movs	r3, r0
    39b6:	001d      	movs	r5, r3
    39b8:	2300      	movs	r3, #0
    39ba:	001e      	movs	r6, r3
    39bc:	4c12      	ldr	r4, [pc, #72]	; (3a08 <write_enable+0x9c>)
    39be:	2232      	movs	r2, #50	; 0x32
    39c0:	2300      	movs	r3, #0
    39c2:	0028      	movs	r0, r5
    39c4:	0031      	movs	r1, r6
    39c6:	47a0      	blx	r4
    39c8:	0003      	movs	r3, r0
    39ca:	000c      	movs	r4, r1
    39cc:	0019      	movs	r1, r3
    39ce:	0022      	movs	r2, r4
    39d0:	4b0e      	ldr	r3, [pc, #56]	; (3a0c <write_enable+0xa0>)
    39d2:	2400      	movs	r4, #0
    39d4:	18c9      	adds	r1, r1, r3
    39d6:	4162      	adcs	r2, r4
    39d8:	0008      	movs	r0, r1
    39da:	0011      	movs	r1, r2
    39dc:	4c0c      	ldr	r4, [pc, #48]	; (3a10 <write_enable+0xa4>)
    39de:	4a0d      	ldr	r2, [pc, #52]	; (3a14 <write_enable+0xa8>)
    39e0:	2300      	movs	r3, #0
    39e2:	47a0      	blx	r4
    39e4:	0003      	movs	r3, r0
    39e6:	000c      	movs	r4, r1
    39e8:	0018      	movs	r0, r3
    39ea:	4b0b      	ldr	r3, [pc, #44]	; (3a18 <write_enable+0xac>)
    39ec:	4798      	blx	r3
 }
    39ee:	46c0      	nop			; (mov r8, r8)
    39f0:	46bd      	mov	sp, r7
    39f2:	b007      	add	sp, #28
    39f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    39f6:	46c0      	nop			; (mov r8, r8)
    39f8:	00003959 	.word	0x00003959
    39fc:	2000508c 	.word	0x2000508c
    3a00:	0000468d 	.word	0x0000468d
    3a04:	0000a2d1 	.word	0x0000a2d1
    3a08:	0000abf9 	.word	0x0000abf9
    3a0c:	006acfbf 	.word	0x006acfbf
    3a10:	0000abb9 	.word	0x0000abb9
    3a14:	006acfc0 	.word	0x006acfc0
    3a18:	20000001 	.word	0x20000001

00003a1c <fram_init>:

 void fram_init(void)
 {
    3a1c:	b580      	push	{r7, lr}
    3a1e:	b082      	sub	sp, #8
    3a20:	af00      	add	r7, sp, #0
	spi_interface_init();
    3a22:	4b09      	ldr	r3, [pc, #36]	; (3a48 <fram_init+0x2c>)
    3a24:	4798      	blx	r3

	struct spi_slave_inst_config slave_dev_config;
	/* Configure and initialize software device instance of peripheral slave */
	spi_slave_inst_get_config_defaults(&slave_dev_config);
    3a26:	1d3b      	adds	r3, r7, #4
    3a28:	0018      	movs	r0, r3
    3a2a:	4b08      	ldr	r3, [pc, #32]	; (3a4c <fram_init+0x30>)
    3a2c:	4798      	blx	r3
	slave_dev_config.ss_pin = FRAM_CS_GPIO;
    3a2e:	1d3b      	adds	r3, r7, #4
    3a30:	220b      	movs	r2, #11
    3a32:	701a      	strb	r2, [r3, #0]
	spi_attach_slave(&fram_slave, &slave_dev_config);
    3a34:	1d3a      	adds	r2, r7, #4
    3a36:	4b06      	ldr	r3, [pc, #24]	; (3a50 <fram_init+0x34>)
    3a38:	0011      	movs	r1, r2
    3a3a:	0018      	movs	r0, r3
    3a3c:	4b05      	ldr	r3, [pc, #20]	; (3a54 <fram_init+0x38>)
    3a3e:	4798      	blx	r3
 }
    3a40:	46c0      	nop			; (mov r8, r8)
    3a42:	46bd      	mov	sp, r7
    3a44:	b002      	add	sp, #8
    3a46:	bd80      	pop	{r7, pc}
    3a48:	000045f1 	.word	0x000045f1
    3a4c:	000037f5 	.word	0x000037f5
    3a50:	2000508c 	.word	0x2000508c
    3a54:	00003819 	.word	0x00003819

00003a58 <fram_load_parameters_asynch>:

 bool fram_load_parameters_asynch(void)
 {
    3a58:	b590      	push	{r4, r7, lr}
    3a5a:	b08b      	sub	sp, #44	; 0x2c
    3a5c:	af00      	add	r7, sp, #0
	uint8_t tx_buff[PARAMETER_STORAGE_READ_SIZE];
	spi_transaction_t transaction;

	// Data
	uint16_t address = (PARAMETER_STORAGE_ADDRESS) & ADDRESS_MASK;
    3a5e:	2326      	movs	r3, #38	; 0x26
    3a60:	18fb      	adds	r3, r7, r3
    3a62:	2200      	movs	r2, #0
    3a64:	801a      	strh	r2, [r3, #0]
	tx_buff[0] = FRAM_READ;
    3a66:	2310      	movs	r3, #16
    3a68:	18fb      	adds	r3, r7, r3
    3a6a:	2203      	movs	r2, #3
    3a6c:	701a      	strb	r2, [r3, #0]
	tx_buff[1] = (address & 0xFF00) >> 8;  // address is MSB first
    3a6e:	2326      	movs	r3, #38	; 0x26
    3a70:	18fb      	adds	r3, r7, r3
    3a72:	881b      	ldrh	r3, [r3, #0]
    3a74:	0a1b      	lsrs	r3, r3, #8
    3a76:	b29b      	uxth	r3, r3
    3a78:	b2da      	uxtb	r2, r3
    3a7a:	2310      	movs	r3, #16
    3a7c:	18fb      	adds	r3, r7, r3
    3a7e:	705a      	strb	r2, [r3, #1]
	tx_buff[2] = (address & 0x00FF);
    3a80:	2326      	movs	r3, #38	; 0x26
    3a82:	18fb      	adds	r3, r7, r3
    3a84:	881b      	ldrh	r3, [r3, #0]
    3a86:	b2da      	uxtb	r2, r3
    3a88:	2310      	movs	r3, #16
    3a8a:	18fb      	adds	r3, r7, r3
    3a8c:	709a      	strb	r2, [r3, #2]

	transaction.tx_buff = tx_buff;
    3a8e:	003b      	movs	r3, r7
    3a90:	2210      	movs	r2, #16
    3a92:	18ba      	adds	r2, r7, r2
    3a94:	605a      	str	r2, [r3, #4]
	transaction.buffer_length = PARAMETER_STORAGE_READ_SIZE;
    3a96:	003b      	movs	r3, r7
    3a98:	2216      	movs	r2, #22
    3a9a:	609a      	str	r2, [r3, #8]
	transaction.cb = parameter_load_cb;
    3a9c:	003b      	movs	r3, r7
    3a9e:	4a0a      	ldr	r2, [pc, #40]	; (3ac8 <fram_load_parameters_asynch+0x70>)
    3aa0:	60da      	str	r2, [r3, #12]
	transaction.slave_device = fram_slave;
    3aa2:	003b      	movs	r3, r7
    3aa4:	4a09      	ldr	r2, [pc, #36]	; (3acc <fram_load_parameters_asynch+0x74>)
    3aa6:	8811      	ldrh	r1, [r2, #0]
    3aa8:	8019      	strh	r1, [r3, #0]
    3aaa:	7892      	ldrb	r2, [r2, #2]
    3aac:	709a      	strb	r2, [r3, #2]

	return spi_transact(transaction);
    3aae:	003b      	movs	r3, r7
    3ab0:	6818      	ldr	r0, [r3, #0]
    3ab2:	6859      	ldr	r1, [r3, #4]
    3ab4:	689a      	ldr	r2, [r3, #8]
    3ab6:	68db      	ldr	r3, [r3, #12]
    3ab8:	4c05      	ldr	r4, [pc, #20]	; (3ad0 <fram_load_parameters_asynch+0x78>)
    3aba:	47a0      	blx	r4
    3abc:	0003      	movs	r3, r0
 }
    3abe:	0018      	movs	r0, r3
    3ac0:	46bd      	mov	sp, r7
    3ac2:	b00b      	add	sp, #44	; 0x2c
    3ac4:	bd90      	pop	{r4, r7, pc}
    3ac6:	46c0      	nop			; (mov r8, r8)
    3ac8:	0000387d 	.word	0x0000387d
    3acc:	2000508c 	.word	0x2000508c
    3ad0:	0000468d 	.word	0x0000468d

00003ad4 <fram_save_parameters_asynch>:

 bool fram_save_parameters_asynch(lcv_parameters_t * param)
 {
    3ad4:	b590      	push	{r4, r7, lr}
    3ad6:	b08d      	sub	sp, #52	; 0x34
    3ad8:	af00      	add	r7, sp, #0
    3ada:	6078      	str	r0, [r7, #4]
	uint8_t tx_buff[PARAMETER_STORAGE_WRITE_SIZE];
	spi_transaction_t transaction;

	write_enable();
    3adc:	4b3d      	ldr	r3, [pc, #244]	; (3bd4 <fram_save_parameters_asynch+0x100>)
    3ade:	4798      	blx	r3

	// Data
	uint16_t address = (PARAMETER_STORAGE_ADDRESS) & ADDRESS_MASK;
    3ae0:	232e      	movs	r3, #46	; 0x2e
    3ae2:	18fb      	adds	r3, r7, r3
    3ae4:	2200      	movs	r2, #0
    3ae6:	801a      	strh	r2, [r3, #0]
	tx_buff[0] = FRAM_WRITE;
    3ae8:	2318      	movs	r3, #24
    3aea:	18fb      	adds	r3, r7, r3
    3aec:	2202      	movs	r2, #2
    3aee:	701a      	strb	r2, [r3, #0]
	tx_buff[1] = (address & 0xFF00) >> 8; // address is MSB first
    3af0:	232e      	movs	r3, #46	; 0x2e
    3af2:	18fb      	adds	r3, r7, r3
    3af4:	881b      	ldrh	r3, [r3, #0]
    3af6:	0a1b      	lsrs	r3, r3, #8
    3af8:	b29b      	uxth	r3, r3
    3afa:	b2da      	uxtb	r2, r3
    3afc:	2318      	movs	r3, #24
    3afe:	18fb      	adds	r3, r7, r3
    3b00:	705a      	strb	r2, [r3, #1]
	tx_buff[2] = (address & 0x00FF);
    3b02:	232e      	movs	r3, #46	; 0x2e
    3b04:	18fb      	adds	r3, r7, r3
    3b06:	881b      	ldrh	r3, [r3, #0]
    3b08:	b2da      	uxtb	r2, r3
    3b0a:	2318      	movs	r3, #24
    3b0c:	18fb      	adds	r3, r7, r3
    3b0e:	709a      	strb	r2, [r3, #2]

	tx_buff[3] = param->enable;
    3b10:	687b      	ldr	r3, [r7, #4]
    3b12:	781b      	ldrb	r3, [r3, #0]
    3b14:	07db      	lsls	r3, r3, #31
    3b16:	0fdb      	lsrs	r3, r3, #31
    3b18:	b2db      	uxtb	r3, r3
    3b1a:	001a      	movs	r2, r3
    3b1c:	2318      	movs	r3, #24
    3b1e:	18fb      	adds	r3, r7, r3
    3b20:	70da      	strb	r2, [r3, #3]
	tx_buff[4] = param->ie_ratio_tenths;
    3b22:	687b      	ldr	r3, [r7, #4]
    3b24:	785a      	ldrb	r2, [r3, #1]
    3b26:	2318      	movs	r3, #24
    3b28:	18fb      	adds	r3, r7, r3
    3b2a:	711a      	strb	r2, [r3, #4]
	memcpy(&tx_buff[5], &param->tidal_volume_ml, 4);
    3b2c:	687b      	ldr	r3, [r7, #4]
    3b2e:	1d19      	adds	r1, r3, #4
    3b30:	2318      	movs	r3, #24
    3b32:	18fb      	adds	r3, r7, r3
    3b34:	3305      	adds	r3, #5
    3b36:	2204      	movs	r2, #4
    3b38:	0018      	movs	r0, r3
    3b3a:	4b27      	ldr	r3, [pc, #156]	; (3bd8 <fram_save_parameters_asynch+0x104>)
    3b3c:	4798      	blx	r3
	memcpy(&tx_buff[9], &param->peep_cm_h20, 4);
    3b3e:	687b      	ldr	r3, [r7, #4]
    3b40:	3308      	adds	r3, #8
    3b42:	0019      	movs	r1, r3
    3b44:	2318      	movs	r3, #24
    3b46:	18fb      	adds	r3, r7, r3
    3b48:	3309      	adds	r3, #9
    3b4a:	2204      	movs	r2, #4
    3b4c:	0018      	movs	r0, r3
    3b4e:	4b22      	ldr	r3, [pc, #136]	; (3bd8 <fram_save_parameters_asynch+0x104>)
    3b50:	4798      	blx	r3
	memcpy(&tx_buff[13], &param->pip_cm_h20, 4);
    3b52:	687b      	ldr	r3, [r7, #4]
    3b54:	330c      	adds	r3, #12
    3b56:	0019      	movs	r1, r3
    3b58:	2318      	movs	r3, #24
    3b5a:	18fb      	adds	r3, r7, r3
    3b5c:	330d      	adds	r3, #13
    3b5e:	2204      	movs	r2, #4
    3b60:	0018      	movs	r0, r3
    3b62:	4b1d      	ldr	r3, [pc, #116]	; (3bd8 <fram_save_parameters_asynch+0x104>)
    3b64:	4798      	blx	r3
	memcpy(&tx_buff[17], &param->breath_per_min, 4);
    3b66:	687b      	ldr	r3, [r7, #4]
    3b68:	3310      	adds	r3, #16
    3b6a:	0019      	movs	r1, r3
    3b6c:	2318      	movs	r3, #24
    3b6e:	18fb      	adds	r3, r7, r3
    3b70:	3311      	adds	r3, #17
    3b72:	2204      	movs	r2, #4
    3b74:	0018      	movs	r0, r3
    3b76:	4b18      	ldr	r3, [pc, #96]	; (3bd8 <fram_save_parameters_asynch+0x104>)
    3b78:	4798      	blx	r3
	// Calculate CRC8
	tx_buff[21] = crc_8(&tx_buff[3], PARAMETER_STORAGE_WRITE_SIZE-4); // Ignore header
    3b7a:	2318      	movs	r3, #24
    3b7c:	18fb      	adds	r3, r7, r3
    3b7e:	3303      	adds	r3, #3
    3b80:	2112      	movs	r1, #18
    3b82:	0018      	movs	r0, r3
    3b84:	4b15      	ldr	r3, [pc, #84]	; (3bdc <fram_save_parameters_asynch+0x108>)
    3b86:	4798      	blx	r3
    3b88:	0003      	movs	r3, r0
    3b8a:	001a      	movs	r2, r3
    3b8c:	2318      	movs	r3, #24
    3b8e:	18fb      	adds	r3, r7, r3
    3b90:	755a      	strb	r2, [r3, #21]

	transaction.tx_buff = tx_buff;
    3b92:	2308      	movs	r3, #8
    3b94:	18fb      	adds	r3, r7, r3
    3b96:	2218      	movs	r2, #24
    3b98:	18ba      	adds	r2, r7, r2
    3b9a:	605a      	str	r2, [r3, #4]
	transaction.buffer_length = PARAMETER_STORAGE_WRITE_SIZE;
    3b9c:	2308      	movs	r3, #8
    3b9e:	18fb      	adds	r3, r7, r3
    3ba0:	2216      	movs	r2, #22
    3ba2:	609a      	str	r2, [r3, #8]
	transaction.cb = dummy_spi_cb;
    3ba4:	2308      	movs	r3, #8
    3ba6:	18fb      	adds	r3, r7, r3
    3ba8:	4a0d      	ldr	r2, [pc, #52]	; (3be0 <fram_save_parameters_asynch+0x10c>)
    3baa:	60da      	str	r2, [r3, #12]
	transaction.slave_device = fram_slave;
    3bac:	2308      	movs	r3, #8
    3bae:	18fb      	adds	r3, r7, r3
    3bb0:	4a0c      	ldr	r2, [pc, #48]	; (3be4 <fram_save_parameters_asynch+0x110>)
    3bb2:	8811      	ldrh	r1, [r2, #0]
    3bb4:	8019      	strh	r1, [r3, #0]
    3bb6:	7892      	ldrb	r2, [r2, #2]
    3bb8:	709a      	strb	r2, [r3, #2]

	return spi_transact(transaction);
    3bba:	2308      	movs	r3, #8
    3bbc:	18fb      	adds	r3, r7, r3
    3bbe:	6818      	ldr	r0, [r3, #0]
    3bc0:	6859      	ldr	r1, [r3, #4]
    3bc2:	689a      	ldr	r2, [r3, #8]
    3bc4:	68db      	ldr	r3, [r3, #12]
    3bc6:	4c08      	ldr	r4, [pc, #32]	; (3be8 <fram_save_parameters_asynch+0x114>)
    3bc8:	47a0      	blx	r4
    3bca:	0003      	movs	r3, r0
 }
    3bcc:	0018      	movs	r0, r3
    3bce:	46bd      	mov	sp, r7
    3bd0:	b00d      	add	sp, #52	; 0x34
    3bd2:	bd90      	pop	{r4, r7, pc}
    3bd4:	0000396d 	.word	0x0000396d
    3bd8:	0000d8bd 	.word	0x0000d8bd
    3bdc:	00003331 	.word	0x00003331
    3be0:	00003959 	.word	0x00003959
    3be4:	2000508c 	.word	0x2000508c
    3be8:	0000468d 	.word	0x0000468d

00003bec <lcd_init>:
 static char main_screen_buffer[SCREEN_BUFFER_SIZE] = {0};

 static char * intro_screen = "Low Cost Ventilator";

 bool lcd_init(void)
 {
    3bec:	b590      	push	{r4, r7, lr}
    3bee:	b085      	sub	sp, #20
    3bf0:	af00      	add	r7, sp, #0
	// Turn on screen
	static uint8_t on_screen_buffer[2] = {LCD_PREFIX, LCD_COMMAND_DISPLAY_ON};
	power_on_packet.address = LCD_I2C_ADDRESS;
    3bf2:	4b1a      	ldr	r3, [pc, #104]	; (3c5c <lcd_init+0x70>)
    3bf4:	2228      	movs	r2, #40	; 0x28
    3bf6:	801a      	strh	r2, [r3, #0]
	power_on_packet.data = on_screen_buffer;
    3bf8:	4b18      	ldr	r3, [pc, #96]	; (3c5c <lcd_init+0x70>)
    3bfa:	4a19      	ldr	r2, [pc, #100]	; (3c60 <lcd_init+0x74>)
    3bfc:	605a      	str	r2, [r3, #4]
	power_on_packet.data_length = 2;
    3bfe:	4b17      	ldr	r3, [pc, #92]	; (3c5c <lcd_init+0x70>)
    3c00:	2202      	movs	r2, #2
    3c02:	805a      	strh	r2, [r3, #2]
	power_on_packet.high_speed = false;
    3c04:	4b15      	ldr	r3, [pc, #84]	; (3c5c <lcd_init+0x70>)
    3c06:	2200      	movs	r2, #0
    3c08:	725a      	strb	r2, [r3, #9]
	power_on_packet.ten_bit_address = false;
    3c0a:	4b14      	ldr	r3, [pc, #80]	; (3c5c <lcd_init+0x70>)
    3c0c:	2200      	movs	r2, #0
    3c0e:	721a      	strb	r2, [r3, #8]
	i2c_transaction_t transaction;
	transaction.packet = power_on_packet;
    3c10:	1d3b      	adds	r3, r7, #4
    3c12:	4a12      	ldr	r2, [pc, #72]	; (3c5c <lcd_init+0x70>)
    3c14:	ca13      	ldmia	r2!, {r0, r1, r4}
    3c16:	c313      	stmia	r3!, {r0, r1, r4}
	add_lcd_i2c_transaction_to_queue(transaction);
    3c18:	1d3b      	adds	r3, r7, #4
    3c1a:	6818      	ldr	r0, [r3, #0]
    3c1c:	6859      	ldr	r1, [r3, #4]
    3c1e:	689a      	ldr	r2, [r3, #8]
    3c20:	4b10      	ldr	r3, [pc, #64]	; (3c64 <lcd_init+0x78>)
    3c22:	4798      	blx	r3
	
	set_backlight(8);
    3c24:	2008      	movs	r0, #8
    3c26:	4b10      	ldr	r3, [pc, #64]	; (3c68 <lcd_init+0x7c>)
    3c28:	4798      	blx	r3

	set_contrast(40);
    3c2a:	2028      	movs	r0, #40	; 0x28
    3c2c:	4b0f      	ldr	r3, [pc, #60]	; (3c6c <lcd_init+0x80>)
    3c2e:	4798      	blx	r3

	// Set up initial screen
	memcpy(main_screen_buffer, intro_screen, strlen(intro_screen));
    3c30:	4b0f      	ldr	r3, [pc, #60]	; (3c70 <lcd_init+0x84>)
    3c32:	681c      	ldr	r4, [r3, #0]
    3c34:	4b0e      	ldr	r3, [pc, #56]	; (3c70 <lcd_init+0x84>)
    3c36:	681b      	ldr	r3, [r3, #0]
    3c38:	0018      	movs	r0, r3
    3c3a:	4b0e      	ldr	r3, [pc, #56]	; (3c74 <lcd_init+0x88>)
    3c3c:	4798      	blx	r3
    3c3e:	0002      	movs	r2, r0
    3c40:	4b0d      	ldr	r3, [pc, #52]	; (3c78 <lcd_init+0x8c>)
    3c42:	0021      	movs	r1, r4
    3c44:	0018      	movs	r0, r3
    3c46:	4b0d      	ldr	r3, [pc, #52]	; (3c7c <lcd_init+0x90>)
    3c48:	4798      	blx	r3
	send_buffer(MAIN_SCREEN);
    3c4a:	2000      	movs	r0, #0
    3c4c:	4b0c      	ldr	r3, [pc, #48]	; (3c80 <lcd_init+0x94>)
    3c4e:	4798      	blx	r3
 }
    3c50:	46c0      	nop			; (mov r8, r8)
    3c52:	0018      	movs	r0, r3
    3c54:	46bd      	mov	sp, r7
    3c56:	b005      	add	sp, #20
    3c58:	bd90      	pop	{r4, r7, pc}
    3c5a:	46c0      	nop			; (mov r8, r8)
    3c5c:	200050b4 	.word	0x200050b4
    3c60:	20000118 	.word	0x20000118
    3c64:	000054b9 	.word	0x000054b9
    3c68:	00003eb9 	.word	0x00003eb9
    3c6c:	00003e39 	.word	0x00003e39
    3c70:	20000114 	.word	0x20000114
    3c74:	0000d989 	.word	0x0000d989
    3c78:	20005128 	.word	0x20005128
    3c7c:	0000d8bd 	.word	0x0000d8bd
    3c80:	00003c85 	.word	0x00003c85

00003c84 <send_buffer>:
	}
	return false;
}

bool send_buffer(SCREEN_TYPE screen)
{
    3c84:	b590      	push	{r4, r7, lr}
    3c86:	b087      	sub	sp, #28
    3c88:	af00      	add	r7, sp, #0
    3c8a:	0002      	movs	r2, r0
    3c8c:	1dfb      	adds	r3, r7, #7
    3c8e:	701a      	strb	r2, [r3, #0]
    */
	// reorganize to this format
	static uint8_t lines_1_3_buffer[40];
	static uint8_t lines_2_4_buffer[40];

	if(screen == MAIN_SCREEN)
    3c90:	1dfb      	adds	r3, r7, #7
    3c92:	781b      	ldrb	r3, [r3, #0]
    3c94:	2b00      	cmp	r3, #0
    3c96:	d118      	bne.n	3cca <send_buffer+0x46>
	{
		memcpy(&lines_1_3_buffer[0], &main_screen_buffer[0], 20);
    3c98:	4955      	ldr	r1, [pc, #340]	; (3df0 <send_buffer+0x16c>)
    3c9a:	4b56      	ldr	r3, [pc, #344]	; (3df4 <send_buffer+0x170>)
    3c9c:	2214      	movs	r2, #20
    3c9e:	0018      	movs	r0, r3
    3ca0:	4b55      	ldr	r3, [pc, #340]	; (3df8 <send_buffer+0x174>)
    3ca2:	4798      	blx	r3
		memcpy(&lines_1_3_buffer[20], &main_screen_buffer[40], 20);
    3ca4:	4955      	ldr	r1, [pc, #340]	; (3dfc <send_buffer+0x178>)
    3ca6:	4b56      	ldr	r3, [pc, #344]	; (3e00 <send_buffer+0x17c>)
    3ca8:	2214      	movs	r2, #20
    3caa:	0018      	movs	r0, r3
    3cac:	4b52      	ldr	r3, [pc, #328]	; (3df8 <send_buffer+0x174>)
    3cae:	4798      	blx	r3
		memcpy(&lines_2_4_buffer[0], &main_screen_buffer[20], 20);
    3cb0:	4954      	ldr	r1, [pc, #336]	; (3e04 <send_buffer+0x180>)
    3cb2:	4b55      	ldr	r3, [pc, #340]	; (3e08 <send_buffer+0x184>)
    3cb4:	2214      	movs	r2, #20
    3cb6:	0018      	movs	r0, r3
    3cb8:	4b4f      	ldr	r3, [pc, #316]	; (3df8 <send_buffer+0x174>)
    3cba:	4798      	blx	r3
		memcpy(&lines_2_4_buffer[20], &main_screen_buffer[60], 20);
    3cbc:	4953      	ldr	r1, [pc, #332]	; (3e0c <send_buffer+0x188>)
    3cbe:	4b54      	ldr	r3, [pc, #336]	; (3e10 <send_buffer+0x18c>)
    3cc0:	2214      	movs	r2, #20
    3cc2:	0018      	movs	r0, r3
    3cc4:	4b4c      	ldr	r3, [pc, #304]	; (3df8 <send_buffer+0x174>)
    3cc6:	4798      	blx	r3
    3cc8:	e01e      	b.n	3d08 <send_buffer+0x84>
	}
	else if(screen == ALARM_SCREEN)
    3cca:	1dfb      	adds	r3, r7, #7
    3ccc:	781b      	ldrb	r3, [r3, #0]
    3cce:	2b01      	cmp	r3, #1
    3cd0:	d118      	bne.n	3d04 <send_buffer+0x80>
	{
		memcpy(&lines_1_3_buffer[0], &alarm_screen_buffer[0], 20);
    3cd2:	4950      	ldr	r1, [pc, #320]	; (3e14 <send_buffer+0x190>)
    3cd4:	4b47      	ldr	r3, [pc, #284]	; (3df4 <send_buffer+0x170>)
    3cd6:	2214      	movs	r2, #20
    3cd8:	0018      	movs	r0, r3
    3cda:	4b47      	ldr	r3, [pc, #284]	; (3df8 <send_buffer+0x174>)
    3cdc:	4798      	blx	r3
		memcpy(&lines_1_3_buffer[20], &alarm_screen_buffer[40], 20);
    3cde:	494e      	ldr	r1, [pc, #312]	; (3e18 <send_buffer+0x194>)
    3ce0:	4b47      	ldr	r3, [pc, #284]	; (3e00 <send_buffer+0x17c>)
    3ce2:	2214      	movs	r2, #20
    3ce4:	0018      	movs	r0, r3
    3ce6:	4b44      	ldr	r3, [pc, #272]	; (3df8 <send_buffer+0x174>)
    3ce8:	4798      	blx	r3
		memcpy(&lines_2_4_buffer[0], &alarm_screen_buffer[20], 20);
    3cea:	494c      	ldr	r1, [pc, #304]	; (3e1c <send_buffer+0x198>)
    3cec:	4b46      	ldr	r3, [pc, #280]	; (3e08 <send_buffer+0x184>)
    3cee:	2214      	movs	r2, #20
    3cf0:	0018      	movs	r0, r3
    3cf2:	4b41      	ldr	r3, [pc, #260]	; (3df8 <send_buffer+0x174>)
    3cf4:	4798      	blx	r3
		memcpy(&lines_2_4_buffer[20], &alarm_screen_buffer[60], 20);
    3cf6:	494a      	ldr	r1, [pc, #296]	; (3e20 <send_buffer+0x19c>)
    3cf8:	4b45      	ldr	r3, [pc, #276]	; (3e10 <send_buffer+0x18c>)
    3cfa:	2214      	movs	r2, #20
    3cfc:	0018      	movs	r0, r3
    3cfe:	4b3e      	ldr	r3, [pc, #248]	; (3df8 <send_buffer+0x174>)
    3d00:	4798      	blx	r3
    3d02:	e001      	b.n	3d08 <send_buffer+0x84>
	}
	else
	{
		return false;
    3d04:	2300      	movs	r3, #0
    3d06:	e06f      	b.n	3de8 <send_buffer+0x164>
	}

	// Clear any trailing 0s from string creation as those are special characters on the LCD
	for(int32_t i = 0; i < 40; i++)
    3d08:	2300      	movs	r3, #0
    3d0a:	617b      	str	r3, [r7, #20]
    3d0c:	e018      	b.n	3d40 <send_buffer+0xbc>
	{
		if(lines_1_3_buffer[i] < 0x07)
    3d0e:	4a39      	ldr	r2, [pc, #228]	; (3df4 <send_buffer+0x170>)
    3d10:	697b      	ldr	r3, [r7, #20]
    3d12:	18d3      	adds	r3, r2, r3
    3d14:	781b      	ldrb	r3, [r3, #0]
    3d16:	2b06      	cmp	r3, #6
    3d18:	d804      	bhi.n	3d24 <send_buffer+0xa0>
		{
			lines_1_3_buffer[i] = 0x20; // ASCII space
    3d1a:	4a36      	ldr	r2, [pc, #216]	; (3df4 <send_buffer+0x170>)
    3d1c:	697b      	ldr	r3, [r7, #20]
    3d1e:	18d3      	adds	r3, r2, r3
    3d20:	2220      	movs	r2, #32
    3d22:	701a      	strb	r2, [r3, #0]
		}
		if(lines_2_4_buffer[i] < 0x07)
    3d24:	4a38      	ldr	r2, [pc, #224]	; (3e08 <send_buffer+0x184>)
    3d26:	697b      	ldr	r3, [r7, #20]
    3d28:	18d3      	adds	r3, r2, r3
    3d2a:	781b      	ldrb	r3, [r3, #0]
    3d2c:	2b06      	cmp	r3, #6
    3d2e:	d804      	bhi.n	3d3a <send_buffer+0xb6>
		{
			lines_2_4_buffer[i] = 0x20; // ASCII space
    3d30:	4a35      	ldr	r2, [pc, #212]	; (3e08 <send_buffer+0x184>)
    3d32:	697b      	ldr	r3, [r7, #20]
    3d34:	18d3      	adds	r3, r2, r3
    3d36:	2220      	movs	r2, #32
    3d38:	701a      	strb	r2, [r3, #0]
	for(int32_t i = 0; i < 40; i++)
    3d3a:	697b      	ldr	r3, [r7, #20]
    3d3c:	3301      	adds	r3, #1
    3d3e:	617b      	str	r3, [r7, #20]
    3d40:	697b      	ldr	r3, [r7, #20]
    3d42:	2b27      	cmp	r3, #39	; 0x27
    3d44:	dde3      	ble.n	3d0e <send_buffer+0x8a>

	i2c_transaction_t transaction;

	// First set cursor to start
	static uint8_t cursor_set[3] = {LCD_PREFIX, LCD_COMMAND_SET_CURSOR, 0x00};
	cursor_set_packet.address = LCD_I2C_ADDRESS;
    3d46:	4b37      	ldr	r3, [pc, #220]	; (3e24 <send_buffer+0x1a0>)
    3d48:	2228      	movs	r2, #40	; 0x28
    3d4a:	801a      	strh	r2, [r3, #0]
	cursor_set_packet.data = cursor_set;
    3d4c:	4b35      	ldr	r3, [pc, #212]	; (3e24 <send_buffer+0x1a0>)
    3d4e:	4a36      	ldr	r2, [pc, #216]	; (3e28 <send_buffer+0x1a4>)
    3d50:	605a      	str	r2, [r3, #4]
	cursor_set_packet.data_length = 3;
    3d52:	4b34      	ldr	r3, [pc, #208]	; (3e24 <send_buffer+0x1a0>)
    3d54:	2203      	movs	r2, #3
    3d56:	805a      	strh	r2, [r3, #2]
	cursor_set_packet.high_speed = false;
    3d58:	4b32      	ldr	r3, [pc, #200]	; (3e24 <send_buffer+0x1a0>)
    3d5a:	2200      	movs	r2, #0
    3d5c:	725a      	strb	r2, [r3, #9]
	cursor_set_packet.ten_bit_address = false;
    3d5e:	4b31      	ldr	r3, [pc, #196]	; (3e24 <send_buffer+0x1a0>)
    3d60:	2200      	movs	r2, #0
    3d62:	721a      	strb	r2, [r3, #8]
	transaction.packet = cursor_set_packet;
    3d64:	2308      	movs	r3, #8
    3d66:	18fb      	adds	r3, r7, r3
    3d68:	4a2e      	ldr	r2, [pc, #184]	; (3e24 <send_buffer+0x1a0>)
    3d6a:	ca13      	ldmia	r2!, {r0, r1, r4}
    3d6c:	c313      	stmia	r3!, {r0, r1, r4}
	add_lcd_i2c_transaction_to_queue(transaction);
    3d6e:	2308      	movs	r3, #8
    3d70:	18fb      	adds	r3, r7, r3
    3d72:	6818      	ldr	r0, [r3, #0]
    3d74:	6859      	ldr	r1, [r3, #4]
    3d76:	689a      	ldr	r2, [r3, #8]
    3d78:	4b2c      	ldr	r3, [pc, #176]	; (3e2c <send_buffer+0x1a8>)
    3d7a:	4798      	blx	r3

	// Send first and third lines
	screen_buffer_first_half_packet.address = LCD_I2C_ADDRESS;
    3d7c:	4b2c      	ldr	r3, [pc, #176]	; (3e30 <send_buffer+0x1ac>)
    3d7e:	2228      	movs	r2, #40	; 0x28
    3d80:	801a      	strh	r2, [r3, #0]
	screen_buffer_first_half_packet.data = lines_1_3_buffer;
    3d82:	4b2b      	ldr	r3, [pc, #172]	; (3e30 <send_buffer+0x1ac>)
    3d84:	4a1b      	ldr	r2, [pc, #108]	; (3df4 <send_buffer+0x170>)
    3d86:	605a      	str	r2, [r3, #4]
	screen_buffer_first_half_packet.data_length = 40;
    3d88:	4b29      	ldr	r3, [pc, #164]	; (3e30 <send_buffer+0x1ac>)
    3d8a:	2228      	movs	r2, #40	; 0x28
    3d8c:	805a      	strh	r2, [r3, #2]
	screen_buffer_first_half_packet.high_speed = false;
    3d8e:	4b28      	ldr	r3, [pc, #160]	; (3e30 <send_buffer+0x1ac>)
    3d90:	2200      	movs	r2, #0
    3d92:	725a      	strb	r2, [r3, #9]
	screen_buffer_first_half_packet.ten_bit_address = false;
    3d94:	4b26      	ldr	r3, [pc, #152]	; (3e30 <send_buffer+0x1ac>)
    3d96:	2200      	movs	r2, #0
    3d98:	721a      	strb	r2, [r3, #8]
	transaction.packet = screen_buffer_first_half_packet;
    3d9a:	2308      	movs	r3, #8
    3d9c:	18fb      	adds	r3, r7, r3
    3d9e:	4a24      	ldr	r2, [pc, #144]	; (3e30 <send_buffer+0x1ac>)
    3da0:	ca13      	ldmia	r2!, {r0, r1, r4}
    3da2:	c313      	stmia	r3!, {r0, r1, r4}
	add_lcd_i2c_transaction_to_queue(transaction);
    3da4:	2308      	movs	r3, #8
    3da6:	18fb      	adds	r3, r7, r3
    3da8:	6818      	ldr	r0, [r3, #0]
    3daa:	6859      	ldr	r1, [r3, #4]
    3dac:	689a      	ldr	r2, [r3, #8]
    3dae:	4b1f      	ldr	r3, [pc, #124]	; (3e2c <send_buffer+0x1a8>)
    3db0:	4798      	blx	r3

	// Send second and fourth lines
	screen_buffer_second_half_packet.address = LCD_I2C_ADDRESS;
    3db2:	4b20      	ldr	r3, [pc, #128]	; (3e34 <send_buffer+0x1b0>)
    3db4:	2228      	movs	r2, #40	; 0x28
    3db6:	801a      	strh	r2, [r3, #0]
	screen_buffer_second_half_packet.data = lines_2_4_buffer;
    3db8:	4b1e      	ldr	r3, [pc, #120]	; (3e34 <send_buffer+0x1b0>)
    3dba:	4a13      	ldr	r2, [pc, #76]	; (3e08 <send_buffer+0x184>)
    3dbc:	605a      	str	r2, [r3, #4]
	screen_buffer_second_half_packet.data_length = 40;
    3dbe:	4b1d      	ldr	r3, [pc, #116]	; (3e34 <send_buffer+0x1b0>)
    3dc0:	2228      	movs	r2, #40	; 0x28
    3dc2:	805a      	strh	r2, [r3, #2]
	screen_buffer_second_half_packet.high_speed = false;
    3dc4:	4b1b      	ldr	r3, [pc, #108]	; (3e34 <send_buffer+0x1b0>)
    3dc6:	2200      	movs	r2, #0
    3dc8:	725a      	strb	r2, [r3, #9]
	screen_buffer_second_half_packet.ten_bit_address = false;
    3dca:	4b1a      	ldr	r3, [pc, #104]	; (3e34 <send_buffer+0x1b0>)
    3dcc:	2200      	movs	r2, #0
    3dce:	721a      	strb	r2, [r3, #8]
	transaction.packet = screen_buffer_second_half_packet;
    3dd0:	2308      	movs	r3, #8
    3dd2:	18fb      	adds	r3, r7, r3
    3dd4:	4a17      	ldr	r2, [pc, #92]	; (3e34 <send_buffer+0x1b0>)
    3dd6:	ca13      	ldmia	r2!, {r0, r1, r4}
    3dd8:	c313      	stmia	r3!, {r0, r1, r4}
	add_lcd_i2c_transaction_to_queue(transaction);
    3dda:	2308      	movs	r3, #8
    3ddc:	18fb      	adds	r3, r7, r3
    3dde:	6818      	ldr	r0, [r3, #0]
    3de0:	6859      	ldr	r1, [r3, #4]
    3de2:	689a      	ldr	r2, [r3, #8]
    3de4:	4b11      	ldr	r3, [pc, #68]	; (3e2c <send_buffer+0x1a8>)
    3de6:	4798      	blx	r3
}
    3de8:	0018      	movs	r0, r3
    3dea:	46bd      	mov	sp, r7
    3dec:	b007      	add	sp, #28
    3dee:	bd90      	pop	{r4, r7, pc}
    3df0:	20005128 	.word	0x20005128
    3df4:	20005178 	.word	0x20005178
    3df8:	0000d8bd 	.word	0x0000d8bd
    3dfc:	20005150 	.word	0x20005150
    3e00:	2000518c 	.word	0x2000518c
    3e04:	2000513c 	.word	0x2000513c
    3e08:	200051a0 	.word	0x200051a0
    3e0c:	20005164 	.word	0x20005164
    3e10:	200051b4 	.word	0x200051b4
    3e14:	200050d8 	.word	0x200050d8
    3e18:	20005100 	.word	0x20005100
    3e1c:	200050ec 	.word	0x200050ec
    3e20:	20005114 	.word	0x20005114
    3e24:	200050a8 	.word	0x200050a8
    3e28:	2000011c 	.word	0x2000011c
    3e2c:	000054b9 	.word	0x000054b9
    3e30:	20005090 	.word	0x20005090
    3e34:	2000509c 	.word	0x2000509c

00003e38 <set_contrast>:

bool set_contrast(uint8_t level)
{
    3e38:	b590      	push	{r4, r7, lr}
    3e3a:	b087      	sub	sp, #28
    3e3c:	af00      	add	r7, sp, #0
    3e3e:	0002      	movs	r2, r0
    3e40:	1dfb      	adds	r3, r7, #7
    3e42:	701a      	strb	r2, [r3, #0]
	if(level < 1 || level > 50)
    3e44:	1dfb      	adds	r3, r7, #7
    3e46:	781b      	ldrb	r3, [r3, #0]
    3e48:	2b00      	cmp	r3, #0
    3e4a:	d003      	beq.n	3e54 <set_contrast+0x1c>
    3e4c:	1dfb      	adds	r3, r7, #7
    3e4e:	781b      	ldrb	r3, [r3, #0]
    3e50:	2b32      	cmp	r3, #50	; 0x32
    3e52:	d901      	bls.n	3e58 <set_contrast+0x20>
	{
		return false;
    3e54:	2300      	movs	r3, #0
    3e56:	e025      	b.n	3ea4 <set_contrast+0x6c>
	}
	static uint8_t data_to_send[3];
	data_to_send[0] = LCD_PREFIX;
    3e58:	4b14      	ldr	r3, [pc, #80]	; (3eac <set_contrast+0x74>)
    3e5a:	22fe      	movs	r2, #254	; 0xfe
    3e5c:	701a      	strb	r2, [r3, #0]
	data_to_send[1] = LCD_COMMAND_SET_CONTRAST;
    3e5e:	4b13      	ldr	r3, [pc, #76]	; (3eac <set_contrast+0x74>)
    3e60:	2252      	movs	r2, #82	; 0x52
    3e62:	705a      	strb	r2, [r3, #1]
	data_to_send[2] = level;
    3e64:	4b11      	ldr	r3, [pc, #68]	; (3eac <set_contrast+0x74>)
    3e66:	1dfa      	adds	r2, r7, #7
    3e68:	7812      	ldrb	r2, [r2, #0]
    3e6a:	709a      	strb	r2, [r3, #2]
	contrast_packet.address = LCD_I2C_ADDRESS;
    3e6c:	4b10      	ldr	r3, [pc, #64]	; (3eb0 <set_contrast+0x78>)
    3e6e:	2228      	movs	r2, #40	; 0x28
    3e70:	801a      	strh	r2, [r3, #0]
	contrast_packet.data = data_to_send;
    3e72:	4b0f      	ldr	r3, [pc, #60]	; (3eb0 <set_contrast+0x78>)
    3e74:	4a0d      	ldr	r2, [pc, #52]	; (3eac <set_contrast+0x74>)
    3e76:	605a      	str	r2, [r3, #4]
	contrast_packet.data_length = 3;
    3e78:	4b0d      	ldr	r3, [pc, #52]	; (3eb0 <set_contrast+0x78>)
    3e7a:	2203      	movs	r2, #3
    3e7c:	805a      	strh	r2, [r3, #2]
	contrast_packet.high_speed = false;
    3e7e:	4b0c      	ldr	r3, [pc, #48]	; (3eb0 <set_contrast+0x78>)
    3e80:	2200      	movs	r2, #0
    3e82:	725a      	strb	r2, [r3, #9]
	contrast_packet.ten_bit_address = false;
    3e84:	4b0a      	ldr	r3, [pc, #40]	; (3eb0 <set_contrast+0x78>)
    3e86:	2200      	movs	r2, #0
    3e88:	721a      	strb	r2, [r3, #8]
	i2c_transaction_t transaction;
	transaction.packet = contrast_packet;
    3e8a:	230c      	movs	r3, #12
    3e8c:	18fb      	adds	r3, r7, r3
    3e8e:	4a08      	ldr	r2, [pc, #32]	; (3eb0 <set_contrast+0x78>)
    3e90:	ca13      	ldmia	r2!, {r0, r1, r4}
    3e92:	c313      	stmia	r3!, {r0, r1, r4}
	add_lcd_i2c_transaction_to_queue(transaction);
    3e94:	230c      	movs	r3, #12
    3e96:	18fb      	adds	r3, r7, r3
    3e98:	6818      	ldr	r0, [r3, #0]
    3e9a:	6859      	ldr	r1, [r3, #4]
    3e9c:	689a      	ldr	r2, [r3, #8]
    3e9e:	4b05      	ldr	r3, [pc, #20]	; (3eb4 <set_contrast+0x7c>)
    3ea0:	4798      	blx	r3
	return true;
    3ea2:	2301      	movs	r3, #1
}
    3ea4:	0018      	movs	r0, r3
    3ea6:	46bd      	mov	sp, r7
    3ea8:	b007      	add	sp, #28
    3eaa:	bd90      	pop	{r4, r7, pc}
    3eac:	200051c8 	.word	0x200051c8
    3eb0:	200050c0 	.word	0x200050c0
    3eb4:	000054b9 	.word	0x000054b9

00003eb8 <set_backlight>:

bool set_backlight(uint8_t level)
{
    3eb8:	b590      	push	{r4, r7, lr}
    3eba:	b087      	sub	sp, #28
    3ebc:	af00      	add	r7, sp, #0
    3ebe:	0002      	movs	r2, r0
    3ec0:	1dfb      	adds	r3, r7, #7
    3ec2:	701a      	strb	r2, [r3, #0]
	if(level < 1 || level > 8)
    3ec4:	1dfb      	adds	r3, r7, #7
    3ec6:	781b      	ldrb	r3, [r3, #0]
    3ec8:	2b00      	cmp	r3, #0
    3eca:	d003      	beq.n	3ed4 <set_backlight+0x1c>
    3ecc:	1dfb      	adds	r3, r7, #7
    3ece:	781b      	ldrb	r3, [r3, #0]
    3ed0:	2b08      	cmp	r3, #8
    3ed2:	d901      	bls.n	3ed8 <set_backlight+0x20>
	{
		return false;
    3ed4:	2300      	movs	r3, #0
    3ed6:	e025      	b.n	3f24 <set_backlight+0x6c>
	}
	static uint8_t data_to_send[3];
	data_to_send[0] = LCD_PREFIX;
    3ed8:	4b14      	ldr	r3, [pc, #80]	; (3f2c <set_backlight+0x74>)
    3eda:	22fe      	movs	r2, #254	; 0xfe
    3edc:	701a      	strb	r2, [r3, #0]
	data_to_send[1] = LCD_COMMAND_SET_BRIGHTNESS;
    3ede:	4b13      	ldr	r3, [pc, #76]	; (3f2c <set_backlight+0x74>)
    3ee0:	2253      	movs	r2, #83	; 0x53
    3ee2:	705a      	strb	r2, [r3, #1]
	data_to_send[2] = level;
    3ee4:	4b11      	ldr	r3, [pc, #68]	; (3f2c <set_backlight+0x74>)
    3ee6:	1dfa      	adds	r2, r7, #7
    3ee8:	7812      	ldrb	r2, [r2, #0]
    3eea:	709a      	strb	r2, [r3, #2]
	backlight_packet.address = LCD_I2C_ADDRESS;
    3eec:	4b10      	ldr	r3, [pc, #64]	; (3f30 <set_backlight+0x78>)
    3eee:	2228      	movs	r2, #40	; 0x28
    3ef0:	801a      	strh	r2, [r3, #0]
	backlight_packet.data = data_to_send;
    3ef2:	4b0f      	ldr	r3, [pc, #60]	; (3f30 <set_backlight+0x78>)
    3ef4:	4a0d      	ldr	r2, [pc, #52]	; (3f2c <set_backlight+0x74>)
    3ef6:	605a      	str	r2, [r3, #4]
	backlight_packet.data_length = 3;
    3ef8:	4b0d      	ldr	r3, [pc, #52]	; (3f30 <set_backlight+0x78>)
    3efa:	2203      	movs	r2, #3
    3efc:	805a      	strh	r2, [r3, #2]
	backlight_packet.high_speed = false;
    3efe:	4b0c      	ldr	r3, [pc, #48]	; (3f30 <set_backlight+0x78>)
    3f00:	2200      	movs	r2, #0
    3f02:	725a      	strb	r2, [r3, #9]
	backlight_packet.ten_bit_address = false;
    3f04:	4b0a      	ldr	r3, [pc, #40]	; (3f30 <set_backlight+0x78>)
    3f06:	2200      	movs	r2, #0
    3f08:	721a      	strb	r2, [r3, #8]
	i2c_transaction_t transaction;
	transaction.packet = backlight_packet;
    3f0a:	230c      	movs	r3, #12
    3f0c:	18fb      	adds	r3, r7, r3
    3f0e:	4a08      	ldr	r2, [pc, #32]	; (3f30 <set_backlight+0x78>)
    3f10:	ca13      	ldmia	r2!, {r0, r1, r4}
    3f12:	c313      	stmia	r3!, {r0, r1, r4}
	add_lcd_i2c_transaction_to_queue(transaction);
    3f14:	230c      	movs	r3, #12
    3f16:	18fb      	adds	r3, r7, r3
    3f18:	6818      	ldr	r0, [r3, #0]
    3f1a:	6859      	ldr	r1, [r3, #4]
    3f1c:	689a      	ldr	r2, [r3, #8]
    3f1e:	4b05      	ldr	r3, [pc, #20]	; (3f34 <set_backlight+0x7c>)
    3f20:	4798      	blx	r3
	return true;
    3f22:	2301      	movs	r3, #1
}
    3f24:	0018      	movs	r0, r3
    3f26:	46bd      	mov	sp, r7
    3f28:	b007      	add	sp, #28
    3f2a:	bd90      	pop	{r4, r7, pc}
    3f2c:	200051cc 	.word	0x200051cc
    3f30:	200050cc 	.word	0x200050cc
    3f34:	000054b9 	.word	0x000054b9

00003f38 <update_main_buffer>:

void update_main_buffer(lcv_parameters_t * new_settings,  SETTINGS_INPUT_STAGE stage)
{
    3f38:	b590      	push	{r4, r7, lr}
    3f3a:	b08d      	sub	sp, #52	; 0x34
    3f3c:	af02      	add	r7, sp, #8
    3f3e:	6078      	str	r0, [r7, #4]
    3f40:	000a      	movs	r2, r1
    3f42:	1cfb      	adds	r3, r7, #3
    3f44:	701a      	strb	r2, [r3, #0]
	lcv_parameters_t current_settings = get_current_settings();
    3f46:	230c      	movs	r3, #12
    3f48:	18fb      	adds	r3, r7, r3
    3f4a:	0018      	movs	r0, r3
    3f4c:	4b59      	ldr	r3, [pc, #356]	; (40b4 <update_main_buffer+0x17c>)
    3f4e:	4798      	blx	r3

	for(int32_t i = 0; i < SCREEN_BUFFER_SIZE; i++)
    3f50:	2300      	movs	r3, #0
    3f52:	627b      	str	r3, [r7, #36]	; 0x24
    3f54:	e007      	b.n	3f66 <update_main_buffer+0x2e>
	{
		main_screen_buffer[i] = 0x20; // ASCII space
    3f56:	4a58      	ldr	r2, [pc, #352]	; (40b8 <update_main_buffer+0x180>)
    3f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3f5a:	18d3      	adds	r3, r2, r3
    3f5c:	2220      	movs	r2, #32
    3f5e:	701a      	strb	r2, [r3, #0]
	for(int32_t i = 0; i < SCREEN_BUFFER_SIZE; i++)
    3f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3f62:	3301      	adds	r3, #1
    3f64:	627b      	str	r3, [r7, #36]	; 0x24
    3f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3f68:	2b4f      	cmp	r3, #79	; 0x4f
    3f6a:	ddf4      	ble.n	3f56 <update_main_buffer+0x1e>
	}

	// Update info
	// NOTE: snprintf here doesn't support floats
	if(current_settings.enable)
    3f6c:	230c      	movs	r3, #12
    3f6e:	18fb      	adds	r3, r7, r3
    3f70:	781b      	ldrb	r3, [r3, #0]
    3f72:	2201      	movs	r2, #1
    3f74:	4013      	ands	r3, r2
    3f76:	b2db      	uxtb	r3, r3
    3f78:	2b00      	cmp	r3, #0
    3f7a:	d004      	beq.n	3f86 <update_main_buffer+0x4e>
	{
		snprintf(&main_screen_buffer[0],9,"VENT:ON");
    3f7c:	4b4e      	ldr	r3, [pc, #312]	; (40b8 <update_main_buffer+0x180>)
    3f7e:	4a4f      	ldr	r2, [pc, #316]	; (40bc <update_main_buffer+0x184>)
    3f80:	ca03      	ldmia	r2!, {r0, r1}
    3f82:	c303      	stmia	r3!, {r0, r1}
    3f84:	e005      	b.n	3f92 <update_main_buffer+0x5a>
	}
	else
	{
		snprintf(&main_screen_buffer[0],9,"VENT:OFF");
    3f86:	4b4c      	ldr	r3, [pc, #304]	; (40b8 <update_main_buffer+0x180>)
    3f88:	4a4d      	ldr	r2, [pc, #308]	; (40c0 <update_main_buffer+0x188>)
    3f8a:	ca03      	ldmia	r2!, {r0, r1}
    3f8c:	c303      	stmia	r3!, {r0, r1}
    3f8e:	7812      	ldrb	r2, [r2, #0]
    3f90:	701a      	strb	r2, [r3, #0]
	}

	snprintf(&main_screen_buffer[10],10, "V:%iml", current_settings.tidal_volume_ml);
    3f92:	230c      	movs	r3, #12
    3f94:	18fb      	adds	r3, r7, r3
    3f96:	685b      	ldr	r3, [r3, #4]
    3f98:	4a4a      	ldr	r2, [pc, #296]	; (40c4 <update_main_buffer+0x18c>)
    3f9a:	484b      	ldr	r0, [pc, #300]	; (40c8 <update_main_buffer+0x190>)
    3f9c:	210a      	movs	r1, #10
    3f9e:	4c4b      	ldr	r4, [pc, #300]	; (40cc <update_main_buffer+0x194>)
    3fa0:	47a0      	blx	r4

	snprintf(&main_screen_buffer[20],13, "PEEP:%icmH20", current_settings.peep_cm_h20);
    3fa2:	230c      	movs	r3, #12
    3fa4:	18fb      	adds	r3, r7, r3
    3fa6:	689b      	ldr	r3, [r3, #8]
    3fa8:	4a49      	ldr	r2, [pc, #292]	; (40d0 <update_main_buffer+0x198>)
    3faa:	484a      	ldr	r0, [pc, #296]	; (40d4 <update_main_buffer+0x19c>)
    3fac:	210d      	movs	r1, #13
    3fae:	4c47      	ldr	r4, [pc, #284]	; (40cc <update_main_buffer+0x194>)
    3fb0:	47a0      	blx	r4

	uint8_t current_inspiratory_ones = current_settings.ie_ratio_tenths / 10;
    3fb2:	230c      	movs	r3, #12
    3fb4:	18fb      	adds	r3, r7, r3
    3fb6:	785a      	ldrb	r2, [r3, #1]
    3fb8:	2323      	movs	r3, #35	; 0x23
    3fba:	18fc      	adds	r4, r7, r3
    3fbc:	4b46      	ldr	r3, [pc, #280]	; (40d8 <update_main_buffer+0x1a0>)
    3fbe:	210a      	movs	r1, #10
    3fc0:	0010      	movs	r0, r2
    3fc2:	4798      	blx	r3
    3fc4:	0003      	movs	r3, r0
    3fc6:	7023      	strb	r3, [r4, #0]
	uint8_t current_inspiratory_tenths = current_settings.ie_ratio_tenths - (10*current_inspiratory_ones);
    3fc8:	230c      	movs	r3, #12
    3fca:	18fb      	adds	r3, r7, r3
    3fcc:	7859      	ldrb	r1, [r3, #1]
    3fce:	2323      	movs	r3, #35	; 0x23
    3fd0:	18fb      	adds	r3, r7, r3
    3fd2:	781b      	ldrb	r3, [r3, #0]
    3fd4:	220a      	movs	r2, #10
    3fd6:	4252      	negs	r2, r2
    3fd8:	4353      	muls	r3, r2
    3fda:	b2da      	uxtb	r2, r3
    3fdc:	2322      	movs	r3, #34	; 0x22
    3fde:	18fb      	adds	r3, r7, r3
    3fe0:	188a      	adds	r2, r1, r2
    3fe2:	701a      	strb	r2, [r3, #0]
	snprintf(&main_screen_buffer[32],9, "IE:%i.%i:1", current_inspiratory_ones, current_inspiratory_tenths);
    3fe4:	2323      	movs	r3, #35	; 0x23
    3fe6:	18fb      	adds	r3, r7, r3
    3fe8:	7819      	ldrb	r1, [r3, #0]
    3fea:	2322      	movs	r3, #34	; 0x22
    3fec:	18fb      	adds	r3, r7, r3
    3fee:	781b      	ldrb	r3, [r3, #0]
    3ff0:	4a3a      	ldr	r2, [pc, #232]	; (40dc <update_main_buffer+0x1a4>)
    3ff2:	483b      	ldr	r0, [pc, #236]	; (40e0 <update_main_buffer+0x1a8>)
    3ff4:	9300      	str	r3, [sp, #0]
    3ff6:	000b      	movs	r3, r1
    3ff8:	2109      	movs	r1, #9
    3ffa:	4c34      	ldr	r4, [pc, #208]	; (40cc <update_main_buffer+0x194>)
    3ffc:	47a0      	blx	r4

	snprintf(&main_screen_buffer[40],13, "PIP:%icmH20", current_settings.pip_cm_h20);
    3ffe:	230c      	movs	r3, #12
    4000:	18fb      	adds	r3, r7, r3
    4002:	68db      	ldr	r3, [r3, #12]
    4004:	4a37      	ldr	r2, [pc, #220]	; (40e4 <update_main_buffer+0x1ac>)
    4006:	4838      	ldr	r0, [pc, #224]	; (40e8 <update_main_buffer+0x1b0>)
    4008:	210d      	movs	r1, #13
    400a:	4c30      	ldr	r4, [pc, #192]	; (40cc <update_main_buffer+0x194>)
    400c:	47a0      	blx	r4

	snprintf(&main_screen_buffer[52],7, "BPM:%i", current_settings.breath_per_min);
    400e:	230c      	movs	r3, #12
    4010:	18fb      	adds	r3, r7, r3
    4012:	691b      	ldr	r3, [r3, #16]
    4014:	4a35      	ldr	r2, [pc, #212]	; (40ec <update_main_buffer+0x1b4>)
    4016:	4836      	ldr	r0, [pc, #216]	; (40f0 <update_main_buffer+0x1b8>)
    4018:	2107      	movs	r1, #7
    401a:	4c2c      	ldr	r4, [pc, #176]	; (40cc <update_main_buffer+0x194>)
    401c:	47a0      	blx	r4

	// Fill in settings input display
	uint8_t setting_inspiratory_ones = new_settings->ie_ratio_tenths / 10;
    401e:	687b      	ldr	r3, [r7, #4]
    4020:	785a      	ldrb	r2, [r3, #1]
    4022:	2321      	movs	r3, #33	; 0x21
    4024:	18fc      	adds	r4, r7, r3
    4026:	4b2c      	ldr	r3, [pc, #176]	; (40d8 <update_main_buffer+0x1a0>)
    4028:	210a      	movs	r1, #10
    402a:	0010      	movs	r0, r2
    402c:	4798      	blx	r3
    402e:	0003      	movs	r3, r0
    4030:	7023      	strb	r3, [r4, #0]
	uint8_t setting_inspiratory_tenths = new_settings->ie_ratio_tenths - (10*setting_inspiratory_ones);
    4032:	687b      	ldr	r3, [r7, #4]
    4034:	7859      	ldrb	r1, [r3, #1]
    4036:	2321      	movs	r3, #33	; 0x21
    4038:	18fb      	adds	r3, r7, r3
    403a:	781b      	ldrb	r3, [r3, #0]
    403c:	220a      	movs	r2, #10
    403e:	4252      	negs	r2, r2
    4040:	4353      	muls	r3, r2
    4042:	b2da      	uxtb	r2, r3
    4044:	2320      	movs	r3, #32
    4046:	18fb      	adds	r3, r7, r3
    4048:	188a      	adds	r2, r1, r2
    404a:	701a      	strb	r2, [r3, #0]

	switch (stage)
    404c:	1cfb      	adds	r3, r7, #3
    404e:	781b      	ldrb	r3, [r3, #0]
    4050:	2b04      	cmp	r3, #4
    4052:	d827      	bhi.n	40a4 <update_main_buffer+0x16c>
    4054:	009a      	lsls	r2, r3, #2
    4056:	4b27      	ldr	r3, [pc, #156]	; (40f4 <update_main_buffer+0x1bc>)
    4058:	18d3      	adds	r3, r2, r3
    405a:	681b      	ldr	r3, [r3, #0]
    405c:	469f      	mov	pc, r3
	{
		case STAGE_NONE:
			break;

		case STAGE_BPM:
			sprintf(&main_screen_buffer[60], "SET BPM:%i", new_settings->breath_per_min);
    405e:	687b      	ldr	r3, [r7, #4]
    4060:	691a      	ldr	r2, [r3, #16]
    4062:	4925      	ldr	r1, [pc, #148]	; (40f8 <update_main_buffer+0x1c0>)
    4064:	4b25      	ldr	r3, [pc, #148]	; (40fc <update_main_buffer+0x1c4>)
    4066:	0018      	movs	r0, r3
    4068:	4b25      	ldr	r3, [pc, #148]	; (4100 <update_main_buffer+0x1c8>)
    406a:	4798      	blx	r3
			break;
    406c:	e01d      	b.n	40aa <update_main_buffer+0x172>

		case STAGE_PEEP:
			sprintf(&main_screen_buffer[60], "SET PEEP:%icmH20", new_settings->peep_cm_h20);
    406e:	687b      	ldr	r3, [r7, #4]
    4070:	689a      	ldr	r2, [r3, #8]
    4072:	4924      	ldr	r1, [pc, #144]	; (4104 <update_main_buffer+0x1cc>)
    4074:	4b21      	ldr	r3, [pc, #132]	; (40fc <update_main_buffer+0x1c4>)
    4076:	0018      	movs	r0, r3
    4078:	4b21      	ldr	r3, [pc, #132]	; (4100 <update_main_buffer+0x1c8>)
    407a:	4798      	blx	r3
			break;
    407c:	e015      	b.n	40aa <update_main_buffer+0x172>

		case STAGE_PIP:
			sprintf(&main_screen_buffer[60], "SET PIP:%icmH20", new_settings->pip_cm_h20);
    407e:	687b      	ldr	r3, [r7, #4]
    4080:	68da      	ldr	r2, [r3, #12]
    4082:	4921      	ldr	r1, [pc, #132]	; (4108 <update_main_buffer+0x1d0>)
    4084:	4b1d      	ldr	r3, [pc, #116]	; (40fc <update_main_buffer+0x1c4>)
    4086:	0018      	movs	r0, r3
    4088:	4b1d      	ldr	r3, [pc, #116]	; (4100 <update_main_buffer+0x1c8>)
    408a:	4798      	blx	r3
			break;
    408c:	e00d      	b.n	40aa <update_main_buffer+0x172>

		case STAGE_IE:
			sprintf(&main_screen_buffer[60], "SET I:E: %i.%i:1", setting_inspiratory_ones, setting_inspiratory_tenths);
    408e:	2321      	movs	r3, #33	; 0x21
    4090:	18fb      	adds	r3, r7, r3
    4092:	781a      	ldrb	r2, [r3, #0]
    4094:	2320      	movs	r3, #32
    4096:	18fb      	adds	r3, r7, r3
    4098:	781b      	ldrb	r3, [r3, #0]
    409a:	491c      	ldr	r1, [pc, #112]	; (410c <update_main_buffer+0x1d4>)
    409c:	4817      	ldr	r0, [pc, #92]	; (40fc <update_main_buffer+0x1c4>)
    409e:	4c18      	ldr	r4, [pc, #96]	; (4100 <update_main_buffer+0x1c8>)
    40a0:	47a0      	blx	r4
			break;
    40a2:	e002      	b.n	40aa <update_main_buffer+0x172>
		
		default:
			break;
    40a4:	46c0      	nop			; (mov r8, r8)
    40a6:	e000      	b.n	40aa <update_main_buffer+0x172>
			break;
    40a8:	46c0      	nop			; (mov r8, r8)
	}
}
    40aa:	46c0      	nop			; (mov r8, r8)
    40ac:	46bd      	mov	sp, r7
    40ae:	b00b      	add	sp, #44	; 0x2c
    40b0:	bd90      	pop	{r4, r7, pc}
    40b2:	46c0      	nop			; (mov r8, r8)
    40b4:	00004ae5 	.word	0x00004ae5
    40b8:	20005128 	.word	0x20005128
    40bc:	0000e2bc 	.word	0x0000e2bc
    40c0:	0000e2c4 	.word	0x0000e2c4
    40c4:	0000e2d0 	.word	0x0000e2d0
    40c8:	20005132 	.word	0x20005132
    40cc:	0000d8e1 	.word	0x0000d8e1
    40d0:	0000e2d8 	.word	0x0000e2d8
    40d4:	2000513c 	.word	0x2000513c
    40d8:	0000a9b1 	.word	0x0000a9b1
    40dc:	0000e2e8 	.word	0x0000e2e8
    40e0:	20005148 	.word	0x20005148
    40e4:	0000e2f4 	.word	0x0000e2f4
    40e8:	20005150 	.word	0x20005150
    40ec:	0000e300 	.word	0x0000e300
    40f0:	2000515c 	.word	0x2000515c
    40f4:	0000e394 	.word	0x0000e394
    40f8:	0000e308 	.word	0x0000e308
    40fc:	20005164 	.word	0x20005164
    4100:	0000d945 	.word	0x0000d945
    4104:	0000e314 	.word	0x0000e314
    4108:	0000e328 	.word	0x0000e328
    410c:	0000e338 	.word	0x0000e338

00004110 <update_alarm_buffer>:

void update_alarm_buffer(void)
{
    4110:	b580      	push	{r7, lr}
    4112:	b082      	sub	sp, #8
    4114:	af00      	add	r7, sp, #0
	for(int32_t i = 0; i < SCREEN_BUFFER_SIZE; i++)
    4116:	2300      	movs	r3, #0
    4118:	607b      	str	r3, [r7, #4]
    411a:	e007      	b.n	412c <update_alarm_buffer+0x1c>
	{
		alarm_screen_buffer[i] = 0x20; // ASCII space
    411c:	4a2e      	ldr	r2, [pc, #184]	; (41d8 <update_alarm_buffer+0xc8>)
    411e:	687b      	ldr	r3, [r7, #4]
    4120:	18d3      	adds	r3, r2, r3
    4122:	2220      	movs	r2, #32
    4124:	701a      	strb	r2, [r3, #0]
	for(int32_t i = 0; i < SCREEN_BUFFER_SIZE; i++)
    4126:	687b      	ldr	r3, [r7, #4]
    4128:	3301      	adds	r3, #1
    412a:	607b      	str	r3, [r7, #4]
    412c:	687b      	ldr	r3, [r7, #4]
    412e:	2b4f      	cmp	r3, #79	; 0x4f
    4130:	ddf4      	ble.n	411c <update_alarm_buffer+0xc>
	}

	snprintf(&alarm_screen_buffer[0],9,"ERRORS:");
    4132:	4b29      	ldr	r3, [pc, #164]	; (41d8 <update_alarm_buffer+0xc8>)
    4134:	4a29      	ldr	r2, [pc, #164]	; (41dc <update_alarm_buffer+0xcc>)
    4136:	ca03      	ldmia	r2!, {r0, r1}
    4138:	c303      	stmia	r3!, {r0, r1}

	if(check_alarm(ALARM_FLOW_SENSOR))
    413a:	2000      	movs	r0, #0
    413c:	4b28      	ldr	r3, [pc, #160]	; (41e0 <update_alarm_buffer+0xd0>)
    413e:	4798      	blx	r3
    4140:	1e03      	subs	r3, r0, #0
    4142:	d007      	beq.n	4154 <update_alarm_buffer+0x44>
	{
		snprintf(&alarm_screen_buffer[10],10,"FLOW");
    4144:	4a27      	ldr	r2, [pc, #156]	; (41e4 <update_alarm_buffer+0xd4>)
    4146:	4b28      	ldr	r3, [pc, #160]	; (41e8 <update_alarm_buffer+0xd8>)
    4148:	0010      	movs	r0, r2
    414a:	0019      	movs	r1, r3
    414c:	2305      	movs	r3, #5
    414e:	001a      	movs	r2, r3
    4150:	4b26      	ldr	r3, [pc, #152]	; (41ec <update_alarm_buffer+0xdc>)
    4152:	4798      	blx	r3
	}

	if(check_alarm(ALARM_PRESSURE_SENSOR))
    4154:	2002      	movs	r0, #2
    4156:	4b22      	ldr	r3, [pc, #136]	; (41e0 <update_alarm_buffer+0xd0>)
    4158:	4798      	blx	r3
    415a:	1e03      	subs	r3, r0, #0
    415c:	d005      	beq.n	416a <update_alarm_buffer+0x5a>
	{
		snprintf(&alarm_screen_buffer[20],10,"PRES SNS");
    415e:	4b24      	ldr	r3, [pc, #144]	; (41f0 <update_alarm_buffer+0xe0>)
    4160:	4a24      	ldr	r2, [pc, #144]	; (41f4 <update_alarm_buffer+0xe4>)
    4162:	ca03      	ldmia	r2!, {r0, r1}
    4164:	c303      	stmia	r3!, {r0, r1}
    4166:	7812      	ldrb	r2, [r2, #0]
    4168:	701a      	strb	r2, [r3, #0]
	}

	if(check_alarm(ALARM_MOTOR_ERROR))
    416a:	2003      	movs	r0, #3
    416c:	4b1c      	ldr	r3, [pc, #112]	; (41e0 <update_alarm_buffer+0xd0>)
    416e:	4798      	blx	r3
    4170:	1e03      	subs	r3, r0, #0
    4172:	d007      	beq.n	4184 <update_alarm_buffer+0x74>
	{
		snprintf(&alarm_screen_buffer[30],10,"MOT FAIL");
    4174:	4a20      	ldr	r2, [pc, #128]	; (41f8 <update_alarm_buffer+0xe8>)
    4176:	4b21      	ldr	r3, [pc, #132]	; (41fc <update_alarm_buffer+0xec>)
    4178:	0010      	movs	r0, r2
    417a:	0019      	movs	r1, r3
    417c:	2309      	movs	r3, #9
    417e:	001a      	movs	r2, r3
    4180:	4b1a      	ldr	r3, [pc, #104]	; (41ec <update_alarm_buffer+0xdc>)
    4182:	4798      	blx	r3
	}

	if(check_alarm(ALARM_MOTOR_TEMP))
    4184:	2004      	movs	r0, #4
    4186:	4b16      	ldr	r3, [pc, #88]	; (41e0 <update_alarm_buffer+0xd0>)
    4188:	4798      	blx	r3
    418a:	1e03      	subs	r3, r0, #0
    418c:	d005      	beq.n	419a <update_alarm_buffer+0x8a>
	{
		snprintf(&alarm_screen_buffer[40],10,"MOT TEMP");
    418e:	4b1c      	ldr	r3, [pc, #112]	; (4200 <update_alarm_buffer+0xf0>)
    4190:	4a1c      	ldr	r2, [pc, #112]	; (4204 <update_alarm_buffer+0xf4>)
    4192:	ca03      	ldmia	r2!, {r0, r1}
    4194:	c303      	stmia	r3!, {r0, r1}
    4196:	7812      	ldrb	r2, [r2, #0]
    4198:	701a      	strb	r2, [r3, #0]
	}

	if(check_alarm(ALARM_SETTINGS_LOAD))
    419a:	2005      	movs	r0, #5
    419c:	4b10      	ldr	r3, [pc, #64]	; (41e0 <update_alarm_buffer+0xd0>)
    419e:	4798      	blx	r3
    41a0:	1e03      	subs	r3, r0, #0
    41a2:	d007      	beq.n	41b4 <update_alarm_buffer+0xa4>
	{
		snprintf(&alarm_screen_buffer[50],10,"SETT LOAD");
    41a4:	4a18      	ldr	r2, [pc, #96]	; (4208 <update_alarm_buffer+0xf8>)
    41a6:	4b19      	ldr	r3, [pc, #100]	; (420c <update_alarm_buffer+0xfc>)
    41a8:	0010      	movs	r0, r2
    41aa:	0019      	movs	r1, r3
    41ac:	230a      	movs	r3, #10
    41ae:	001a      	movs	r2, r3
    41b0:	4b0e      	ldr	r3, [pc, #56]	; (41ec <update_alarm_buffer+0xdc>)
    41b2:	4798      	blx	r3
	}

	if(check_alarm(ALARM_P_RAMP_SETTINGS_INVALID))
    41b4:	2006      	movs	r0, #6
    41b6:	4b0a      	ldr	r3, [pc, #40]	; (41e0 <update_alarm_buffer+0xd0>)
    41b8:	4798      	blx	r3
    41ba:	1e03      	subs	r3, r0, #0
    41bc:	d007      	beq.n	41ce <update_alarm_buffer+0xbe>
	{
		snprintf(&alarm_screen_buffer[60],10,"P RISE");
    41be:	4b14      	ldr	r3, [pc, #80]	; (4210 <update_alarm_buffer+0x100>)
    41c0:	4a14      	ldr	r2, [pc, #80]	; (4214 <update_alarm_buffer+0x104>)
    41c2:	6811      	ldr	r1, [r2, #0]
    41c4:	6019      	str	r1, [r3, #0]
    41c6:	8891      	ldrh	r1, [r2, #4]
    41c8:	8099      	strh	r1, [r3, #4]
    41ca:	7992      	ldrb	r2, [r2, #6]
    41cc:	719a      	strb	r2, [r3, #6]
	}
    41ce:	46c0      	nop			; (mov r8, r8)
    41d0:	46bd      	mov	sp, r7
    41d2:	b002      	add	sp, #8
    41d4:	bd80      	pop	{r7, pc}
    41d6:	46c0      	nop			; (mov r8, r8)
    41d8:	200050d8 	.word	0x200050d8
    41dc:	0000e34c 	.word	0x0000e34c
    41e0:	00002c59 	.word	0x00002c59
    41e4:	200050e2 	.word	0x200050e2
    41e8:	0000e354 	.word	0x0000e354
    41ec:	0000d8bd 	.word	0x0000d8bd
    41f0:	200050ec 	.word	0x200050ec
    41f4:	0000e35c 	.word	0x0000e35c
    41f8:	200050f6 	.word	0x200050f6
    41fc:	0000e368 	.word	0x0000e368
    4200:	20005100 	.word	0x20005100
    4204:	0000e374 	.word	0x0000e374
    4208:	2000510a 	.word	0x2000510a
    420c:	0000e380 	.word	0x0000e380
    4210:	20005114 	.word	0x20005114
    4214:	0000e38c 	.word	0x0000e38c

00004218 <arch_ioport_pin_to_port_id>:
typedef uint32_t ioport_pin_t;
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
    4218:	b580      	push	{r7, lr}
    421a:	b082      	sub	sp, #8
    421c:	af00      	add	r7, sp, #0
    421e:	6078      	str	r0, [r7, #4]
	return pin >> 5;
    4220:	687b      	ldr	r3, [r7, #4]
    4222:	095b      	lsrs	r3, r3, #5
}
    4224:	0018      	movs	r0, r3
    4226:	46bd      	mov	sp, r7
    4228:	b002      	add	sp, #8
    422a:	bd80      	pop	{r7, pc}

0000422c <arch_ioport_port_to_base>:

inline static PortGroup *arch_ioport_port_to_base(
		ioport_port_t port)
{
    422c:	b580      	push	{r7, lr}
    422e:	b082      	sub	sp, #8
    4230:	af00      	add	r7, sp, #0
    4232:	6078      	str	r0, [r7, #4]
	return &PORT->Group[port];
    4234:	687b      	ldr	r3, [r7, #4]
    4236:	01db      	lsls	r3, r3, #7
    4238:	4a03      	ldr	r2, [pc, #12]	; (4248 <arch_ioport_port_to_base+0x1c>)
    423a:	4694      	mov	ip, r2
    423c:	4463      	add	r3, ip
}
    423e:	0018      	movs	r0, r3
    4240:	46bd      	mov	sp, r7
    4242:	b002      	add	sp, #8
    4244:	bd80      	pop	{r7, pc}
    4246:	46c0      	nop			; (mov r8, r8)
    4248:	41004400 	.word	0x41004400

0000424c <arch_ioport_pin_to_base>:

inline static PortGroup *arch_ioport_pin_to_base(ioport_pin_t pin)
{
    424c:	b580      	push	{r7, lr}
    424e:	b082      	sub	sp, #8
    4250:	af00      	add	r7, sp, #0
    4252:	6078      	str	r0, [r7, #4]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
    4254:	687b      	ldr	r3, [r7, #4]
    4256:	0018      	movs	r0, r3
    4258:	4b05      	ldr	r3, [pc, #20]	; (4270 <arch_ioport_pin_to_base+0x24>)
    425a:	4798      	blx	r3
    425c:	0003      	movs	r3, r0
    425e:	0018      	movs	r0, r3
    4260:	4b04      	ldr	r3, [pc, #16]	; (4274 <arch_ioport_pin_to_base+0x28>)
    4262:	4798      	blx	r3
    4264:	0003      	movs	r3, r0
}
    4266:	0018      	movs	r0, r3
    4268:	46bd      	mov	sp, r7
    426a:	b002      	add	sp, #8
    426c:	bd80      	pop	{r7, pc}
    426e:	46c0      	nop			; (mov r8, r8)
    4270:	00004219 	.word	0x00004219
    4274:	0000422d 	.word	0x0000422d

00004278 <arch_ioport_pin_to_mask>:

inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
    4278:	b580      	push	{r7, lr}
    427a:	b082      	sub	sp, #8
    427c:	af00      	add	r7, sp, #0
    427e:	6078      	str	r0, [r7, #4]
	return 1U << (pin & 0x1F);
    4280:	687b      	ldr	r3, [r7, #4]
    4282:	221f      	movs	r2, #31
    4284:	4013      	ands	r3, r2
    4286:	2201      	movs	r2, #1
    4288:	409a      	lsls	r2, r3
    428a:	0013      	movs	r3, r2
}
    428c:	0018      	movs	r0, r3
    428e:	46bd      	mov	sp, r7
    4290:	b002      	add	sp, #8
    4292:	bd80      	pop	{r7, pc}

00004294 <arch_ioport_set_pin_level>:
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
}

inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
    4294:	b590      	push	{r4, r7, lr}
    4296:	b083      	sub	sp, #12
    4298:	af00      	add	r7, sp, #0
    429a:	6078      	str	r0, [r7, #4]
    429c:	000a      	movs	r2, r1
    429e:	1cfb      	adds	r3, r7, #3
    42a0:	701a      	strb	r2, [r3, #0]
	if (level) {
    42a2:	1cfb      	adds	r3, r7, #3
    42a4:	781b      	ldrb	r3, [r3, #0]
    42a6:	2b00      	cmp	r3, #0
    42a8:	d00b      	beq.n	42c2 <arch_ioport_set_pin_level+0x2e>
		arch_ioport_pin_to_base(pin)->OUTSET.reg = arch_ioport_pin_to_mask(pin);
    42aa:	687b      	ldr	r3, [r7, #4]
    42ac:	0018      	movs	r0, r3
    42ae:	4b0c      	ldr	r3, [pc, #48]	; (42e0 <arch_ioport_set_pin_level+0x4c>)
    42b0:	4798      	blx	r3
    42b2:	0004      	movs	r4, r0
    42b4:	687b      	ldr	r3, [r7, #4]
    42b6:	0018      	movs	r0, r3
    42b8:	4b0a      	ldr	r3, [pc, #40]	; (42e4 <arch_ioport_set_pin_level+0x50>)
    42ba:	4798      	blx	r3
    42bc:	0003      	movs	r3, r0
    42be:	61a3      	str	r3, [r4, #24]
	} else {
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
	}
}
    42c0:	e00a      	b.n	42d8 <arch_ioport_set_pin_level+0x44>
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
    42c2:	687b      	ldr	r3, [r7, #4]
    42c4:	0018      	movs	r0, r3
    42c6:	4b06      	ldr	r3, [pc, #24]	; (42e0 <arch_ioport_set_pin_level+0x4c>)
    42c8:	4798      	blx	r3
    42ca:	0004      	movs	r4, r0
    42cc:	687b      	ldr	r3, [r7, #4]
    42ce:	0018      	movs	r0, r3
    42d0:	4b04      	ldr	r3, [pc, #16]	; (42e4 <arch_ioport_set_pin_level+0x50>)
    42d2:	4798      	blx	r3
    42d4:	0003      	movs	r3, r0
    42d6:	6163      	str	r3, [r4, #20]
}
    42d8:	46c0      	nop			; (mov r8, r8)
    42da:	46bd      	mov	sp, r7
    42dc:	b003      	add	sp, #12
    42de:	bd90      	pop	{r4, r7, pc}
    42e0:	0000424d 	.word	0x0000424d
    42e4:	00004279 	.word	0x00004279

000042e8 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
    42e8:	b580      	push	{r7, lr}
    42ea:	b082      	sub	sp, #8
    42ec:	af00      	add	r7, sp, #0
    42ee:	6078      	str	r0, [r7, #4]
    42f0:	000a      	movs	r2, r1
    42f2:	1cfb      	adds	r3, r7, #3
    42f4:	701a      	strb	r2, [r3, #0]
	arch_ioport_set_pin_level(pin, level);
    42f6:	1cfb      	adds	r3, r7, #3
    42f8:	781a      	ldrb	r2, [r3, #0]
    42fa:	687b      	ldr	r3, [r7, #4]
    42fc:	0011      	movs	r1, r2
    42fe:	0018      	movs	r0, r3
    4300:	4b02      	ldr	r3, [pc, #8]	; (430c <ioport_set_pin_level+0x24>)
    4302:	4798      	blx	r3
}
    4304:	46c0      	nop			; (mov r8, r8)
    4306:	46bd      	mov	sp, r7
    4308:	b002      	add	sp, #8
    430a:	bd80      	pop	{r7, pc}
    430c:	00004295 	.word	0x00004295

00004310 <init_motor_interface>:
 #include "motor_interface.h"

 static struct dac_module module;

 void init_motor_interface(void)
 {
    4310:	b580      	push	{r7, lr}
    4312:	b084      	sub	sp, #16
    4314:	af00      	add	r7, sp, #0
	disable_motor();
    4316:	4b16      	ldr	r3, [pc, #88]	; (4370 <init_motor_interface+0x60>)
    4318:	4798      	blx	r3

	// Set up DAC
	struct dac_chan_config channel_config;
	dac_chan_get_config_defaults(&channel_config);
    431a:	230c      	movs	r3, #12
    431c:	18fb      	adds	r3, r7, r3
    431e:	0018      	movs	r0, r3
    4320:	4b14      	ldr	r3, [pc, #80]	; (4374 <init_motor_interface+0x64>)
    4322:	4798      	blx	r3

	struct dac_config config;
	dac_get_config_defaults(&config);
    4324:	1d3b      	adds	r3, r7, #4
    4326:	0018      	movs	r0, r3
    4328:	4b13      	ldr	r3, [pc, #76]	; (4378 <init_motor_interface+0x68>)
    432a:	4798      	blx	r3
	config.reference = DAC_REFERENCE_AVCC;
    432c:	1d3b      	adds	r3, r7, #4
    432e:	2240      	movs	r2, #64	; 0x40
    4330:	701a      	strb	r2, [r3, #0]

	dac_init(&module, DAC, &config);
    4332:	1d3a      	adds	r2, r7, #4
    4334:	4911      	ldr	r1, [pc, #68]	; (437c <init_motor_interface+0x6c>)
    4336:	4b12      	ldr	r3, [pc, #72]	; (4380 <init_motor_interface+0x70>)
    4338:	0018      	movs	r0, r3
    433a:	4b12      	ldr	r3, [pc, #72]	; (4384 <init_motor_interface+0x74>)
    433c:	4798      	blx	r3
	
	dac_chan_set_config(&module, DAC_CHANNEL_0, &channel_config);
    433e:	230c      	movs	r3, #12
    4340:	18fa      	adds	r2, r7, r3
    4342:	4b0f      	ldr	r3, [pc, #60]	; (4380 <init_motor_interface+0x70>)
    4344:	2100      	movs	r1, #0
    4346:	0018      	movs	r0, r3
    4348:	4b0f      	ldr	r3, [pc, #60]	; (4388 <init_motor_interface+0x78>)
    434a:	4798      	blx	r3
	dac_chan_enable(&module, DAC_CHANNEL_0);
    434c:	4b0c      	ldr	r3, [pc, #48]	; (4380 <init_motor_interface+0x70>)
    434e:	2100      	movs	r1, #0
    4350:	0018      	movs	r0, r3
    4352:	4b0e      	ldr	r3, [pc, #56]	; (438c <init_motor_interface+0x7c>)
    4354:	4798      	blx	r3

	dac_enable(&module);
    4356:	4b0a      	ldr	r3, [pc, #40]	; (4380 <init_motor_interface+0x70>)
    4358:	0018      	movs	r0, r3
    435a:	4b0d      	ldr	r3, [pc, #52]	; (4390 <init_motor_interface+0x80>)
    435c:	4798      	blx	r3

	drive_motor(0.0);
    435e:	2300      	movs	r3, #0
    4360:	1c18      	adds	r0, r3, #0
    4362:	4b0c      	ldr	r3, [pc, #48]	; (4394 <init_motor_interface+0x84>)
    4364:	4798      	blx	r3
 }
    4366:	46c0      	nop			; (mov r8, r8)
    4368:	46bd      	mov	sp, r7
    436a:	b004      	add	sp, #16
    436c:	bd80      	pop	{r7, pc}
    436e:	46c0      	nop			; (mov r8, r8)
    4370:	000043f9 	.word	0x000043f9
    4374:	00000f81 	.word	0x00000f81
    4378:	00000dd9 	.word	0x00000dd9
    437c:	42004800 	.word	0x42004800
    4380:	200051d0 	.word	0x200051d0
    4384:	00000e15 	.word	0x00000e15
    4388:	00000f91 	.word	0x00000f91
    438c:	00000fab 	.word	0x00000fab
    4390:	00000f25 	.word	0x00000f25
    4394:	00004411 	.word	0x00004411

00004398 <motor_status_monitor>:

 void motor_status_monitor(void)
 {
    4398:	b580      	push	{r7, lr}
    439a:	af00      	add	r7, sp, #0
	}
	else
	{
		set_alarm(ALARM_MOTOR_ERROR, false);
	}*/
	set_alarm(ALARM_MOTOR_ERROR, false);
    439c:	2100      	movs	r1, #0
    439e:	2003      	movs	r0, #3
    43a0:	4b0b      	ldr	r3, [pc, #44]	; (43d0 <motor_status_monitor+0x38>)
    43a2:	4798      	blx	r3

	if(get_motor_temp_celsius() > 100)
    43a4:	4b0b      	ldr	r3, [pc, #44]	; (43d4 <motor_status_monitor+0x3c>)
    43a6:	4798      	blx	r3
    43a8:	1c02      	adds	r2, r0, #0
    43aa:	4b0b      	ldr	r3, [pc, #44]	; (43d8 <motor_status_monitor+0x40>)
    43ac:	490b      	ldr	r1, [pc, #44]	; (43dc <motor_status_monitor+0x44>)
    43ae:	1c10      	adds	r0, r2, #0
    43b0:	4798      	blx	r3
    43b2:	1e03      	subs	r3, r0, #0
    43b4:	d004      	beq.n	43c0 <motor_status_monitor+0x28>
	{
		set_alarm(ALARM_MOTOR_TEMP, true);
    43b6:	2101      	movs	r1, #1
    43b8:	2004      	movs	r0, #4
    43ba:	4b05      	ldr	r3, [pc, #20]	; (43d0 <motor_status_monitor+0x38>)
    43bc:	4798      	blx	r3
	}
	else
	{
		set_alarm(ALARM_MOTOR_TEMP, false);
	}
 }
    43be:	e003      	b.n	43c8 <motor_status_monitor+0x30>
		set_alarm(ALARM_MOTOR_TEMP, false);
    43c0:	2100      	movs	r1, #0
    43c2:	2004      	movs	r0, #4
    43c4:	4b02      	ldr	r3, [pc, #8]	; (43d0 <motor_status_monitor+0x38>)
    43c6:	4798      	blx	r3
 }
    43c8:	46c0      	nop			; (mov r8, r8)
    43ca:	46bd      	mov	sp, r7
    43cc:	bd80      	pop	{r7, pc}
    43ce:	46c0      	nop			; (mov r8, r8)
    43d0:	00002bf9 	.word	0x00002bf9
    43d4:	00002bed 	.word	0x00002bed
    43d8:	0000ab91 	.word	0x0000ab91
    43dc:	42c80000 	.word	0x42c80000

000043e0 <enable_motor>:

 void enable_motor(void)
 {
    43e0:	b580      	push	{r7, lr}
    43e2:	af00      	add	r7, sp, #0
	ioport_set_pin_level(MOTOR_ENABLE_GPIO, MOTOR_ENABLE_ACTIVE_LEVEL);
    43e4:	2101      	movs	r1, #1
    43e6:	2000      	movs	r0, #0
    43e8:	4b02      	ldr	r3, [pc, #8]	; (43f4 <enable_motor+0x14>)
    43ea:	4798      	blx	r3
 }
    43ec:	46c0      	nop			; (mov r8, r8)
    43ee:	46bd      	mov	sp, r7
    43f0:	bd80      	pop	{r7, pc}
    43f2:	46c0      	nop			; (mov r8, r8)
    43f4:	000042e9 	.word	0x000042e9

000043f8 <disable_motor>:

 void disable_motor(void)
 {
    43f8:	b580      	push	{r7, lr}
    43fa:	af00      	add	r7, sp, #0
	ioport_set_pin_level(MOTOR_ENABLE_GPIO, !MOTOR_ENABLE_ACTIVE_LEVEL);
    43fc:	2100      	movs	r1, #0
    43fe:	2000      	movs	r0, #0
    4400:	4b02      	ldr	r3, [pc, #8]	; (440c <disable_motor+0x14>)
    4402:	4798      	blx	r3
 }
    4404:	46c0      	nop			; (mov r8, r8)
    4406:	46bd      	mov	sp, r7
    4408:	bd80      	pop	{r7, pc}
    440a:	46c0      	nop			; (mov r8, r8)
    440c:	000042e9 	.word	0x000042e9

00004410 <drive_motor>:

 void drive_motor(float command)
 {
    4410:	b590      	push	{r4, r7, lr}
    4412:	b085      	sub	sp, #20
    4414:	af00      	add	r7, sp, #0
    4416:	6078      	str	r0, [r7, #4]
	uint16_t dac_out = command * 1023;
    4418:	4b0c      	ldr	r3, [pc, #48]	; (444c <drive_motor+0x3c>)
    441a:	490d      	ldr	r1, [pc, #52]	; (4450 <drive_motor+0x40>)
    441c:	6878      	ldr	r0, [r7, #4]
    441e:	4798      	blx	r3
    4420:	1c03      	adds	r3, r0, #0
    4422:	1c1a      	adds	r2, r3, #0
    4424:	230e      	movs	r3, #14
    4426:	18fc      	adds	r4, r7, r3
    4428:	4b0a      	ldr	r3, [pc, #40]	; (4454 <drive_motor+0x44>)
    442a:	1c10      	adds	r0, r2, #0
    442c:	4798      	blx	r3
    442e:	0003      	movs	r3, r0
    4430:	8023      	strh	r3, [r4, #0]
	dac_chan_write(&module, DAC_CHANNEL_0, dac_out);
    4432:	230e      	movs	r3, #14
    4434:	18fb      	adds	r3, r7, r3
    4436:	881a      	ldrh	r2, [r3, #0]
    4438:	4b07      	ldr	r3, [pc, #28]	; (4458 <drive_motor+0x48>)
    443a:	2100      	movs	r1, #0
    443c:	0018      	movs	r0, r3
    443e:	4b07      	ldr	r3, [pc, #28]	; (445c <drive_motor+0x4c>)
    4440:	4798      	blx	r3
    4442:	46c0      	nop			; (mov r8, r8)
    4444:	46bd      	mov	sp, r7
    4446:	b005      	add	sp, #20
    4448:	bd90      	pop	{r4, r7, pc}
    444a:	46c0      	nop			; (mov r8, r8)
    444c:	0000b501 	.word	0x0000b501
    4450:	447fc000 	.word	0x447fc000
    4454:	0000ac4d 	.word	0x0000ac4d
    4458:	200051d0 	.word	0x200051d0
    445c:	00000fc1 	.word	0x00000fc1

00004460 <system_interrupt_enable>:
{
    4460:	b580      	push	{r7, lr}
    4462:	b082      	sub	sp, #8
    4464:	af00      	add	r7, sp, #0
    4466:	0002      	movs	r2, r0
    4468:	1dfb      	adds	r3, r7, #7
    446a:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    446c:	4b06      	ldr	r3, [pc, #24]	; (4488 <system_interrupt_enable+0x28>)
    446e:	1dfa      	adds	r2, r7, #7
    4470:	7812      	ldrb	r2, [r2, #0]
    4472:	0011      	movs	r1, r2
    4474:	221f      	movs	r2, #31
    4476:	400a      	ands	r2, r1
    4478:	2101      	movs	r1, #1
    447a:	4091      	lsls	r1, r2
    447c:	000a      	movs	r2, r1
    447e:	601a      	str	r2, [r3, #0]
}
    4480:	46c0      	nop			; (mov r8, r8)
    4482:	46bd      	mov	sp, r7
    4484:	b002      	add	sp, #8
    4486:	bd80      	pop	{r7, pc}
    4488:	e000e100 	.word	0xe000e100

0000448c <spi_is_syncing>:
{
    448c:	b580      	push	{r7, lr}
    448e:	b084      	sub	sp, #16
    4490:	af00      	add	r7, sp, #0
    4492:	6078      	str	r0, [r7, #4]
	SercomSpi *const spi_module = &(module->hw->SPI);
    4494:	687b      	ldr	r3, [r7, #4]
    4496:	681b      	ldr	r3, [r3, #0]
    4498:	60fb      	str	r3, [r7, #12]
	return (spi_module->SYNCBUSY.reg);
    449a:	68fb      	ldr	r3, [r7, #12]
    449c:	69db      	ldr	r3, [r3, #28]
    449e:	1e5a      	subs	r2, r3, #1
    44a0:	4193      	sbcs	r3, r2
    44a2:	b2db      	uxtb	r3, r3
}
    44a4:	0018      	movs	r0, r3
    44a6:	46bd      	mov	sp, r7
    44a8:	b004      	add	sp, #16
    44aa:	bd80      	pop	{r7, pc}

000044ac <spi_get_config_defaults>:
{
    44ac:	b580      	push	{r7, lr}
    44ae:	b082      	sub	sp, #8
    44b0:	af00      	add	r7, sp, #0
    44b2:	6078      	str	r0, [r7, #4]
	config->mode             = SPI_MODE_MASTER;
    44b4:	687b      	ldr	r3, [r7, #4]
    44b6:	2201      	movs	r2, #1
    44b8:	701a      	strb	r2, [r3, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    44ba:	687b      	ldr	r3, [r7, #4]
    44bc:	2200      	movs	r2, #0
    44be:	605a      	str	r2, [r3, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    44c0:	687b      	ldr	r3, [r7, #4]
    44c2:	2200      	movs	r2, #0
    44c4:	609a      	str	r2, [r3, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
    44c6:	687b      	ldr	r3, [r7, #4]
    44c8:	22c0      	movs	r2, #192	; 0xc0
    44ca:	0392      	lsls	r2, r2, #14
    44cc:	60da      	str	r2, [r3, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    44ce:	687b      	ldr	r3, [r7, #4]
    44d0:	2200      	movs	r2, #0
    44d2:	741a      	strb	r2, [r3, #16]
	config->run_in_standby   = false;
    44d4:	687b      	ldr	r3, [r7, #4]
    44d6:	2200      	movs	r2, #0
    44d8:	745a      	strb	r2, [r3, #17]
	config->receiver_enable  = true;
    44da:	687b      	ldr	r3, [r7, #4]
    44dc:	2201      	movs	r2, #1
    44de:	749a      	strb	r2, [r3, #18]
	config->select_slave_low_detect_enable= true;
    44e0:	687b      	ldr	r3, [r7, #4]
    44e2:	2201      	movs	r2, #1
    44e4:	74da      	strb	r2, [r3, #19]
	config->master_slave_select_enable= false;
    44e6:	687b      	ldr	r3, [r7, #4]
    44e8:	2200      	movs	r2, #0
    44ea:	751a      	strb	r2, [r3, #20]
	config->generator_source = GCLK_GENERATOR_0;
    44ec:	687b      	ldr	r3, [r7, #4]
    44ee:	2224      	movs	r2, #36	; 0x24
    44f0:	2100      	movs	r1, #0
    44f2:	5499      	strb	r1, [r3, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    44f4:	687b      	ldr	r3, [r7, #4]
    44f6:	3318      	adds	r3, #24
    44f8:	220c      	movs	r2, #12
    44fa:	2100      	movs	r1, #0
    44fc:	0018      	movs	r0, r3
    44fe:	4b0a      	ldr	r3, [pc, #40]	; (4528 <spi_get_config_defaults+0x7c>)
    4500:	4798      	blx	r3
	config->mode_specific.master.baudrate = 100000;
    4502:	687b      	ldr	r3, [r7, #4]
    4504:	4a09      	ldr	r2, [pc, #36]	; (452c <spi_get_config_defaults+0x80>)
    4506:	619a      	str	r2, [r3, #24]
	config->pinmux_pad0 = PINMUX_DEFAULT;
    4508:	687b      	ldr	r3, [r7, #4]
    450a:	2200      	movs	r2, #0
    450c:	629a      	str	r2, [r3, #40]	; 0x28
	config->pinmux_pad1 = PINMUX_DEFAULT;
    450e:	687b      	ldr	r3, [r7, #4]
    4510:	2200      	movs	r2, #0
    4512:	62da      	str	r2, [r3, #44]	; 0x2c
	config->pinmux_pad2 = PINMUX_DEFAULT;
    4514:	687b      	ldr	r3, [r7, #4]
    4516:	2200      	movs	r2, #0
    4518:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad3 = PINMUX_DEFAULT;
    451a:	687b      	ldr	r3, [r7, #4]
    451c:	2200      	movs	r2, #0
    451e:	635a      	str	r2, [r3, #52]	; 0x34
};
    4520:	46c0      	nop			; (mov r8, r8)
    4522:	46bd      	mov	sp, r7
    4524:	b002      	add	sp, #8
    4526:	bd80      	pop	{r7, pc}
    4528:	0000d8cf 	.word	0x0000d8cf
    452c:	000186a0 	.word	0x000186a0

00004530 <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_enable(
		struct spi_module *const module)
{
    4530:	b580      	push	{r7, lr}
    4532:	b084      	sub	sp, #16
    4534:	af00      	add	r7, sp, #0
    4536:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4538:	687b      	ldr	r3, [r7, #4]
    453a:	681b      	ldr	r3, [r3, #0]
    453c:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    453e:	687b      	ldr	r3, [r7, #4]
    4540:	681b      	ldr	r3, [r3, #0]
    4542:	0018      	movs	r0, r3
    4544:	4b0b      	ldr	r3, [pc, #44]	; (4574 <spi_enable+0x44>)
    4546:	4798      	blx	r3
    4548:	0003      	movs	r3, r0
    454a:	0018      	movs	r0, r3
    454c:	4b0a      	ldr	r3, [pc, #40]	; (4578 <spi_enable+0x48>)
    454e:	4798      	blx	r3
#  endif

	while (spi_is_syncing(module)) {
    4550:	46c0      	nop			; (mov r8, r8)
    4552:	687b      	ldr	r3, [r7, #4]
    4554:	0018      	movs	r0, r3
    4556:	4b09      	ldr	r3, [pc, #36]	; (457c <spi_enable+0x4c>)
    4558:	4798      	blx	r3
    455a:	1e03      	subs	r3, r0, #0
    455c:	d1f9      	bne.n	4552 <spi_enable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    455e:	68fb      	ldr	r3, [r7, #12]
    4560:	681b      	ldr	r3, [r3, #0]
    4562:	2202      	movs	r2, #2
    4564:	431a      	orrs	r2, r3
    4566:	68fb      	ldr	r3, [r7, #12]
    4568:	601a      	str	r2, [r3, #0]
}
    456a:	46c0      	nop			; (mov r8, r8)
    456c:	46bd      	mov	sp, r7
    456e:	b004      	add	sp, #16
    4570:	bd80      	pop	{r7, pc}
    4572:	46c0      	nop			; (mov r8, r8)
    4574:	00009009 	.word	0x00009009
    4578:	00004461 	.word	0x00004461
    457c:	0000448d 	.word	0x0000448d

00004580 <spi_enable_callback>:
 * \param[in] callback_type  Callback type given by an enum
 */
static inline void spi_enable_callback(
		struct spi_module *const module,
		enum spi_callback callback_type)
{
    4580:	b580      	push	{r7, lr}
    4582:	b082      	sub	sp, #8
    4584:	af00      	add	r7, sp, #0
    4586:	6078      	str	r0, [r7, #4]
    4588:	000a      	movs	r2, r1
    458a:	1cfb      	adds	r3, r7, #3
    458c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback |= (1 << callback_type);
    458e:	687b      	ldr	r3, [r7, #4]
    4590:	2237      	movs	r2, #55	; 0x37
    4592:	5c9b      	ldrb	r3, [r3, r2]
    4594:	b25a      	sxtb	r2, r3
    4596:	1cfb      	adds	r3, r7, #3
    4598:	781b      	ldrb	r3, [r3, #0]
    459a:	2101      	movs	r1, #1
    459c:	4099      	lsls	r1, r3
    459e:	000b      	movs	r3, r1
    45a0:	b25b      	sxtb	r3, r3
    45a2:	4313      	orrs	r3, r2
    45a4:	b25b      	sxtb	r3, r3
    45a6:	b2d9      	uxtb	r1, r3
    45a8:	687b      	ldr	r3, [r7, #4]
    45aa:	2237      	movs	r2, #55	; 0x37
    45ac:	5499      	strb	r1, [r3, r2]
}
    45ae:	46c0      	nop			; (mov r8, r8)
    45b0:	46bd      	mov	sp, r7
    45b2:	b002      	add	sp, #8
    45b4:	bd80      	pop	{r7, pc}
	...

000045b8 <callback_spi_master>:
 static volatile uint8_t rx_buffer[MAX_BUFFER_SIZE];

 static volatile spi_transaction_t current_transaction;

 static void callback_spi_master( struct spi_module *const module)
 {
    45b8:	b580      	push	{r7, lr}
    45ba:	b082      	sub	sp, #8
    45bc:	af00      	add	r7, sp, #0
    45be:	6078      	str	r0, [r7, #4]
	 spi_select_slave(module, &current_transaction.slave_device, false);
    45c0:	4908      	ldr	r1, [pc, #32]	; (45e4 <callback_spi_master+0x2c>)
    45c2:	687b      	ldr	r3, [r7, #4]
    45c4:	2200      	movs	r2, #0
    45c6:	0018      	movs	r0, r3
    45c8:	4b07      	ldr	r3, [pc, #28]	; (45e8 <callback_spi_master+0x30>)
    45ca:	4798      	blx	r3
	 // callback
	 current_transaction.cb(rx_buffer, current_transaction.buffer_length);
    45cc:	4b05      	ldr	r3, [pc, #20]	; (45e4 <callback_spi_master+0x2c>)
    45ce:	68da      	ldr	r2, [r3, #12]
    45d0:	4b04      	ldr	r3, [pc, #16]	; (45e4 <callback_spi_master+0x2c>)
    45d2:	6899      	ldr	r1, [r3, #8]
    45d4:	4b05      	ldr	r3, [pc, #20]	; (45ec <callback_spi_master+0x34>)
    45d6:	0018      	movs	r0, r3
    45d8:	4790      	blx	r2
 }
    45da:	46c0      	nop			; (mov r8, r8)
    45dc:	46bd      	mov	sp, r7
    45de:	b002      	add	sp, #8
    45e0:	bd80      	pop	{r7, pc}
    45e2:	46c0      	nop			; (mov r8, r8)
    45e4:	200052b0 	.word	0x200052b0
    45e8:	00008601 	.word	0x00008601
    45ec:	20005270 	.word	0x20005270

000045f0 <spi_interface_init>:

 void spi_interface_init(void)
 {
    45f0:	b580      	push	{r7, lr}
    45f2:	b08e      	sub	sp, #56	; 0x38
    45f4:	af00      	add	r7, sp, #0
	struct spi_config config_spi_master;
	/* Configure, initialize and enable SERCOM SPI module */
	spi_get_config_defaults(&config_spi_master);
    45f6:	003b      	movs	r3, r7
    45f8:	0018      	movs	r0, r3
    45fa:	4b1b      	ldr	r3, [pc, #108]	; (4668 <spi_interface_init+0x78>)
    45fc:	4798      	blx	r3
	config_spi_master.mux_setting = SPI_SIGNAL_MUX_SETTING_C; // MOSI [0], SCK [1], MISO [2]
    45fe:	003b      	movs	r3, r7
    4600:	2280      	movs	r2, #128	; 0x80
    4602:	0392      	lsls	r2, r2, #14
    4604:	60da      	str	r2, [r3, #12]
	config_spi_master.pinmux_pad0 = FRAM_MOSI_PINMUX;
    4606:	003b      	movs	r3, r7
    4608:	2280      	movs	r2, #128	; 0x80
    460a:	0052      	lsls	r2, r2, #1
    460c:	629a      	str	r2, [r3, #40]	; 0x28
	config_spi_master.pinmux_pad1 = FRAM_SCK_PINMUX;
    460e:	003b      	movs	r3, r7
    4610:	2280      	movs	r2, #128	; 0x80
    4612:	0092      	lsls	r2, r2, #2
    4614:	62da      	str	r2, [r3, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = FRAM_MISO_PINMUX;
    4616:	003b      	movs	r3, r7
    4618:	2280      	movs	r2, #128	; 0x80
    461a:	00d2      	lsls	r2, r2, #3
    461c:	631a      	str	r2, [r3, #48]	; 0x30
	config_spi_master.pinmux_pad3 = PINMUX_UNUSED;
    461e:	003b      	movs	r3, r7
    4620:	2201      	movs	r2, #1
    4622:	4252      	negs	r2, r2
    4624:	635a      	str	r2, [r3, #52]	; 0x34
	config_spi_master.generator_source = GCLK_GENERATOR_0; // 48MHz
    4626:	003b      	movs	r3, r7
    4628:	2224      	movs	r2, #36	; 0x24
    462a:	2100      	movs	r1, #0
    462c:	5499      	strb	r1, [r3, r2]
	config_spi_master.mode_specific.master.baudrate = 2000000; // 2MHz, FRAM can handle 20 MHz
    462e:	003b      	movs	r3, r7
    4630:	4a0e      	ldr	r2, [pc, #56]	; (466c <spi_interface_init+0x7c>)
    4632:	619a      	str	r2, [r3, #24]
	spi_init(&spi_master_instance, SPI_SERCOM, &config_spi_master);
    4634:	003a      	movs	r2, r7
    4636:	490e      	ldr	r1, [pc, #56]	; (4670 <spi_interface_init+0x80>)
    4638:	4b0e      	ldr	r3, [pc, #56]	; (4674 <spi_interface_init+0x84>)
    463a:	0018      	movs	r0, r3
    463c:	4b0e      	ldr	r3, [pc, #56]	; (4678 <spi_interface_init+0x88>)
    463e:	4798      	blx	r3
	spi_enable(&spi_master_instance);
    4640:	4b0c      	ldr	r3, [pc, #48]	; (4674 <spi_interface_init+0x84>)
    4642:	0018      	movs	r0, r3
    4644:	4b0d      	ldr	r3, [pc, #52]	; (467c <spi_interface_init+0x8c>)
    4646:	4798      	blx	r3

	// Set up callbacks
	spi_register_callback(&spi_master_instance, callback_spi_master,SPI_CALLBACK_BUFFER_TRANSCEIVED);
    4648:	490d      	ldr	r1, [pc, #52]	; (4680 <spi_interface_init+0x90>)
    464a:	4b0a      	ldr	r3, [pc, #40]	; (4674 <spi_interface_init+0x84>)
    464c:	2202      	movs	r2, #2
    464e:	0018      	movs	r0, r3
    4650:	4b0c      	ldr	r3, [pc, #48]	; (4684 <spi_interface_init+0x94>)
    4652:	4798      	blx	r3
	spi_enable_callback(&spi_master_instance, SPI_CALLBACK_BUFFER_TRANSCEIVED);
    4654:	4b07      	ldr	r3, [pc, #28]	; (4674 <spi_interface_init+0x84>)
    4656:	2102      	movs	r1, #2
    4658:	0018      	movs	r0, r3
    465a:	4b0b      	ldr	r3, [pc, #44]	; (4688 <spi_interface_init+0x98>)
    465c:	4798      	blx	r3

	// Note: first spi seems to fail...
	//spi_write(&spi_master_instance, 0);
 }
    465e:	46c0      	nop			; (mov r8, r8)
    4660:	46bd      	mov	sp, r7
    4662:	b00e      	add	sp, #56	; 0x38
    4664:	bd80      	pop	{r7, pc}
    4666:	46c0      	nop			; (mov r8, r8)
    4668:	000044ad 	.word	0x000044ad
    466c:	001e8480 	.word	0x001e8480
    4670:	42000800 	.word	0x42000800
    4674:	200051f4 	.word	0x200051f4
    4678:	0000845d 	.word	0x0000845d
    467c:	00004531 	.word	0x00004531
    4680:	000045b9 	.word	0x000045b9
    4684:	00008755 	.word	0x00008755
    4688:	00004581 	.word	0x00004581

0000468c <spi_transact>:

 bool spi_transact(spi_transaction_t transaction)
 {
    468c:	b590      	push	{r4, r7, lr}
    468e:	b085      	sub	sp, #20
    4690:	af00      	add	r7, sp, #0
    4692:	003c      	movs	r4, r7
    4694:	6020      	str	r0, [r4, #0]
    4696:	6061      	str	r1, [r4, #4]
    4698:	60a2      	str	r2, [r4, #8]
    469a:	60e3      	str	r3, [r4, #12]
	if(current_transaction.buffer_length > MAX_BUFFER_SIZE )
    469c:	4b13      	ldr	r3, [pc, #76]	; (46ec <spi_transact+0x60>)
    469e:	689b      	ldr	r3, [r3, #8]
    46a0:	2b40      	cmp	r3, #64	; 0x40
    46a2:	d901      	bls.n	46a8 <spi_transact+0x1c>
	{
		return false;
    46a4:	2300      	movs	r3, #0
    46a6:	e01c      	b.n	46e2 <spi_transact+0x56>
	}

	current_transaction = transaction;
    46a8:	4b10      	ldr	r3, [pc, #64]	; (46ec <spi_transact+0x60>)
    46aa:	003a      	movs	r2, r7
    46ac:	ca13      	ldmia	r2!, {r0, r1, r4}
    46ae:	c313      	stmia	r3!, {r0, r1, r4}
    46b0:	6812      	ldr	r2, [r2, #0]
    46b2:	601a      	str	r2, [r3, #0]
	memcpy(tx_buffer, current_transaction.tx_buff, current_transaction.buffer_length);
    46b4:	4b0d      	ldr	r3, [pc, #52]	; (46ec <spi_transact+0x60>)
    46b6:	6859      	ldr	r1, [r3, #4]
    46b8:	4b0c      	ldr	r3, [pc, #48]	; (46ec <spi_transact+0x60>)
    46ba:	689a      	ldr	r2, [r3, #8]
    46bc:	4b0c      	ldr	r3, [pc, #48]	; (46f0 <spi_transact+0x64>)
    46be:	0018      	movs	r0, r3
    46c0:	4b0c      	ldr	r3, [pc, #48]	; (46f4 <spi_transact+0x68>)
    46c2:	4798      	blx	r3

	spi_select_slave(&spi_master_instance, &current_transaction.slave_device, true);
    46c4:	4909      	ldr	r1, [pc, #36]	; (46ec <spi_transact+0x60>)
    46c6:	4b0c      	ldr	r3, [pc, #48]	; (46f8 <spi_transact+0x6c>)
    46c8:	2201      	movs	r2, #1
    46ca:	0018      	movs	r0, r3
    46cc:	4b0b      	ldr	r3, [pc, #44]	; (46fc <spi_transact+0x70>)
    46ce:	4798      	blx	r3
	spi_transceive_buffer_job(&spi_master_instance, tx_buffer, rx_buffer, current_transaction.buffer_length);
    46d0:	4b06      	ldr	r3, [pc, #24]	; (46ec <spi_transact+0x60>)
    46d2:	689b      	ldr	r3, [r3, #8]
    46d4:	b29b      	uxth	r3, r3
    46d6:	4a0a      	ldr	r2, [pc, #40]	; (4700 <spi_transact+0x74>)
    46d8:	4905      	ldr	r1, [pc, #20]	; (46f0 <spi_transact+0x64>)
    46da:	4807      	ldr	r0, [pc, #28]	; (46f8 <spi_transact+0x6c>)
    46dc:	4c09      	ldr	r4, [pc, #36]	; (4704 <spi_transact+0x78>)
    46de:	47a0      	blx	r4
	return true;
    46e0:	2301      	movs	r3, #1
    46e2:	0018      	movs	r0, r3
    46e4:	46bd      	mov	sp, r7
    46e6:	b005      	add	sp, #20
    46e8:	bd90      	pop	{r4, r7, pc}
    46ea:	46c0      	nop			; (mov r8, r8)
    46ec:	200052b0 	.word	0x200052b0
    46f0:	20005230 	.word	0x20005230
    46f4:	0000d8bd 	.word	0x0000d8bd
    46f8:	200051f4 	.word	0x200051f4
    46fc:	00008601 	.word	0x00008601
    4700:	20005270 	.word	0x20005270
    4704:	0000879d 	.word	0x0000879d

00004708 <arch_ioport_pin_to_port_id>:
{
    4708:	b580      	push	{r7, lr}
    470a:	b082      	sub	sp, #8
    470c:	af00      	add	r7, sp, #0
    470e:	6078      	str	r0, [r7, #4]
	return pin >> 5;
    4710:	687b      	ldr	r3, [r7, #4]
    4712:	095b      	lsrs	r3, r3, #5
}
    4714:	0018      	movs	r0, r3
    4716:	46bd      	mov	sp, r7
    4718:	b002      	add	sp, #8
    471a:	bd80      	pop	{r7, pc}

0000471c <arch_ioport_port_to_base>:
{
    471c:	b580      	push	{r7, lr}
    471e:	b082      	sub	sp, #8
    4720:	af00      	add	r7, sp, #0
    4722:	6078      	str	r0, [r7, #4]
	return &PORT->Group[port];
    4724:	687b      	ldr	r3, [r7, #4]
    4726:	01db      	lsls	r3, r3, #7
    4728:	4a03      	ldr	r2, [pc, #12]	; (4738 <arch_ioport_port_to_base+0x1c>)
    472a:	4694      	mov	ip, r2
    472c:	4463      	add	r3, ip
}
    472e:	0018      	movs	r0, r3
    4730:	46bd      	mov	sp, r7
    4732:	b002      	add	sp, #8
    4734:	bd80      	pop	{r7, pc}
    4736:	46c0      	nop			; (mov r8, r8)
    4738:	41004400 	.word	0x41004400

0000473c <arch_ioport_pin_to_base>:
{
    473c:	b580      	push	{r7, lr}
    473e:	b082      	sub	sp, #8
    4740:	af00      	add	r7, sp, #0
    4742:	6078      	str	r0, [r7, #4]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
    4744:	687b      	ldr	r3, [r7, #4]
    4746:	0018      	movs	r0, r3
    4748:	4b05      	ldr	r3, [pc, #20]	; (4760 <arch_ioport_pin_to_base+0x24>)
    474a:	4798      	blx	r3
    474c:	0003      	movs	r3, r0
    474e:	0018      	movs	r0, r3
    4750:	4b04      	ldr	r3, [pc, #16]	; (4764 <arch_ioport_pin_to_base+0x28>)
    4752:	4798      	blx	r3
    4754:	0003      	movs	r3, r0
}
    4756:	0018      	movs	r0, r3
    4758:	46bd      	mov	sp, r7
    475a:	b002      	add	sp, #8
    475c:	bd80      	pop	{r7, pc}
    475e:	46c0      	nop			; (mov r8, r8)
    4760:	00004709 	.word	0x00004709
    4764:	0000471d 	.word	0x0000471d

00004768 <arch_ioport_pin_to_mask>:
{
    4768:	b580      	push	{r7, lr}
    476a:	b082      	sub	sp, #8
    476c:	af00      	add	r7, sp, #0
    476e:	6078      	str	r0, [r7, #4]
	return 1U << (pin & 0x1F);
    4770:	687b      	ldr	r3, [r7, #4]
    4772:	221f      	movs	r2, #31
    4774:	4013      	ands	r3, r2
    4776:	2201      	movs	r2, #1
    4778:	409a      	lsls	r2, r3
    477a:	0013      	movs	r3, r2
}
    477c:	0018      	movs	r0, r3
    477e:	46bd      	mov	sp, r7
    4780:	b002      	add	sp, #8
    4782:	bd80      	pop	{r7, pc}

00004784 <arch_ioport_set_pin_level>:
{
    4784:	b590      	push	{r4, r7, lr}
    4786:	b083      	sub	sp, #12
    4788:	af00      	add	r7, sp, #0
    478a:	6078      	str	r0, [r7, #4]
    478c:	000a      	movs	r2, r1
    478e:	1cfb      	adds	r3, r7, #3
    4790:	701a      	strb	r2, [r3, #0]
	if (level) {
    4792:	1cfb      	adds	r3, r7, #3
    4794:	781b      	ldrb	r3, [r3, #0]
    4796:	2b00      	cmp	r3, #0
    4798:	d00b      	beq.n	47b2 <arch_ioport_set_pin_level+0x2e>
		arch_ioport_pin_to_base(pin)->OUTSET.reg = arch_ioport_pin_to_mask(pin);
    479a:	687b      	ldr	r3, [r7, #4]
    479c:	0018      	movs	r0, r3
    479e:	4b0c      	ldr	r3, [pc, #48]	; (47d0 <arch_ioport_set_pin_level+0x4c>)
    47a0:	4798      	blx	r3
    47a2:	0004      	movs	r4, r0
    47a4:	687b      	ldr	r3, [r7, #4]
    47a6:	0018      	movs	r0, r3
    47a8:	4b0a      	ldr	r3, [pc, #40]	; (47d4 <arch_ioport_set_pin_level+0x50>)
    47aa:	4798      	blx	r3
    47ac:	0003      	movs	r3, r0
    47ae:	61a3      	str	r3, [r4, #24]
}
    47b0:	e00a      	b.n	47c8 <arch_ioport_set_pin_level+0x44>
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
    47b2:	687b      	ldr	r3, [r7, #4]
    47b4:	0018      	movs	r0, r3
    47b6:	4b06      	ldr	r3, [pc, #24]	; (47d0 <arch_ioport_set_pin_level+0x4c>)
    47b8:	4798      	blx	r3
    47ba:	0004      	movs	r4, r0
    47bc:	687b      	ldr	r3, [r7, #4]
    47be:	0018      	movs	r0, r3
    47c0:	4b04      	ldr	r3, [pc, #16]	; (47d4 <arch_ioport_set_pin_level+0x50>)
    47c2:	4798      	blx	r3
    47c4:	0003      	movs	r3, r0
    47c6:	6163      	str	r3, [r4, #20]
}
    47c8:	46c0      	nop			; (mov r8, r8)
    47ca:	46bd      	mov	sp, r7
    47cc:	b003      	add	sp, #12
    47ce:	bd90      	pop	{r4, r7, pc}
    47d0:	0000473d 	.word	0x0000473d
    47d4:	00004769 	.word	0x00004769

000047d8 <arch_ioport_get_pin_level>:
		base->OUTCLR.reg = mask;
	}
}

inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
    47d8:	b590      	push	{r4, r7, lr}
    47da:	b083      	sub	sp, #12
    47dc:	af00      	add	r7, sp, #0
    47de:	6078      	str	r0, [r7, #4]
	return arch_ioport_pin_to_base(pin)->IN.reg & arch_ioport_pin_to_mask(pin);
    47e0:	687b      	ldr	r3, [r7, #4]
    47e2:	0018      	movs	r0, r3
    47e4:	4b08      	ldr	r3, [pc, #32]	; (4808 <arch_ioport_get_pin_level+0x30>)
    47e6:	4798      	blx	r3
    47e8:	0003      	movs	r3, r0
    47ea:	6a1c      	ldr	r4, [r3, #32]
    47ec:	687b      	ldr	r3, [r7, #4]
    47ee:	0018      	movs	r0, r3
    47f0:	4b06      	ldr	r3, [pc, #24]	; (480c <arch_ioport_get_pin_level+0x34>)
    47f2:	4798      	blx	r3
    47f4:	0003      	movs	r3, r0
    47f6:	4023      	ands	r3, r4
    47f8:	1e5a      	subs	r2, r3, #1
    47fa:	4193      	sbcs	r3, r2
    47fc:	b2db      	uxtb	r3, r3
}
    47fe:	0018      	movs	r0, r3
    4800:	46bd      	mov	sp, r7
    4802:	b003      	add	sp, #12
    4804:	bd90      	pop	{r4, r7, pc}
    4806:	46c0      	nop			; (mov r8, r8)
    4808:	0000473d 	.word	0x0000473d
    480c:	00004769 	.word	0x00004769

00004810 <ioport_set_pin_level>:
{
    4810:	b580      	push	{r7, lr}
    4812:	b082      	sub	sp, #8
    4814:	af00      	add	r7, sp, #0
    4816:	6078      	str	r0, [r7, #4]
    4818:	000a      	movs	r2, r1
    481a:	1cfb      	adds	r3, r7, #3
    481c:	701a      	strb	r2, [r3, #0]
	arch_ioport_set_pin_level(pin, level);
    481e:	1cfb      	adds	r3, r7, #3
    4820:	781a      	ldrb	r2, [r3, #0]
    4822:	687b      	ldr	r3, [r7, #4]
    4824:	0011      	movs	r1, r2
    4826:	0018      	movs	r0, r3
    4828:	4b02      	ldr	r3, [pc, #8]	; (4834 <ioport_set_pin_level+0x24>)
    482a:	4798      	blx	r3
}
    482c:	46c0      	nop			; (mov r8, r8)
    482e:	46bd      	mov	sp, r7
    4830:	b002      	add	sp, #8
    4832:	bd80      	pop	{r7, pc}
    4834:	00004785 	.word	0x00004785

00004838 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
    4838:	b580      	push	{r7, lr}
    483a:	b082      	sub	sp, #8
    483c:	af00      	add	r7, sp, #0
    483e:	6078      	str	r0, [r7, #4]
	return arch_ioport_get_pin_level(pin);
    4840:	687b      	ldr	r3, [r7, #4]
    4842:	0018      	movs	r0, r3
    4844:	4b03      	ldr	r3, [pc, #12]	; (4854 <ioport_get_pin_level+0x1c>)
    4846:	4798      	blx	r3
    4848:	0003      	movs	r3, r0
}
    484a:	0018      	movs	r0, r3
    484c:	46bd      	mov	sp, r7
    484e:	b002      	add	sp, #8
    4850:	bd80      	pop	{r7, pc}
    4852:	46c0      	nop			; (mov r8, r8)
    4854:	000047d9 	.word	0x000047d9

00004858 <update_parameters_from_sensors>:
static lcv_control_t lcv_control;

static volatile bool settings_changed = true;

static void update_parameters_from_sensors(lcv_state_t * state, lcv_control_t * control)
{
    4858:	b580      	push	{r7, lr}
    485a:	b082      	sub	sp, #8
    485c:	af00      	add	r7, sp, #0
    485e:	6078      	str	r0, [r7, #4]
    4860:	6039      	str	r1, [r7, #0]
	adc_request_update();
    4862:	4b21      	ldr	r3, [pc, #132]	; (48e8 <update_parameters_from_sensors+0x90>)
    4864:	4798      	blx	r3
	state->current_state.enable = system_is_enabled();
    4866:	4b21      	ldr	r3, [pc, #132]	; (48ec <update_parameters_from_sensors+0x94>)
    4868:	4798      	blx	r3
    486a:	0003      	movs	r3, r0
    486c:	0019      	movs	r1, r3
    486e:	687b      	ldr	r3, [r7, #4]
    4870:	2201      	movs	r2, #1
    4872:	4011      	ands	r1, r2
    4874:	0008      	movs	r0, r1
    4876:	7d1a      	ldrb	r2, [r3, #20]
    4878:	2101      	movs	r1, #1
    487a:	438a      	bics	r2, r1
    487c:	1c11      	adds	r1, r2, #0
    487e:	1c02      	adds	r2, r0, #0
    4880:	430a      	orrs	r2, r1
    4882:	751a      	strb	r2, [r3, #20]
	state->setting_state.enable = state->current_state.enable;
    4884:	687b      	ldr	r3, [r7, #4]
    4886:	7d1b      	ldrb	r3, [r3, #20]
    4888:	07db      	lsls	r3, r3, #31
    488a:	0fdb      	lsrs	r3, r3, #31
    488c:	b2da      	uxtb	r2, r3
    488e:	687b      	ldr	r3, [r7, #4]
    4890:	2101      	movs	r1, #1
    4892:	400a      	ands	r2, r1
    4894:	0010      	movs	r0, r2
    4896:	781a      	ldrb	r2, [r3, #0]
    4898:	2101      	movs	r1, #1
    489a:	438a      	bics	r2, r1
    489c:	1c11      	adds	r1, r2, #0
    489e:	1c02      	adds	r2, r0, #0
    48a0:	430a      	orrs	r2, r1
    48a2:	701a      	strb	r2, [r3, #0]

	state->current_state.tidal_volume_ml = (int32_t) 1000 * get_tidal_volume_liter();
    48a4:	4b12      	ldr	r3, [pc, #72]	; (48f0 <update_parameters_from_sensors+0x98>)
    48a6:	4798      	blx	r3
    48a8:	1c02      	adds	r2, r0, #0
    48aa:	4b12      	ldr	r3, [pc, #72]	; (48f4 <update_parameters_from_sensors+0x9c>)
    48ac:	4912      	ldr	r1, [pc, #72]	; (48f8 <update_parameters_from_sensors+0xa0>)
    48ae:	1c10      	adds	r0, r2, #0
    48b0:	4798      	blx	r3
    48b2:	1c03      	adds	r3, r0, #0
    48b4:	1c1a      	adds	r2, r3, #0
    48b6:	4b11      	ldr	r3, [pc, #68]	; (48fc <update_parameters_from_sensors+0xa4>)
    48b8:	1c10      	adds	r0, r2, #0
    48ba:	4798      	blx	r3
    48bc:	0002      	movs	r2, r0
    48be:	687b      	ldr	r3, [r7, #4]
    48c0:	619a      	str	r2, [r3, #24]
	state->setting_state.tidal_volume_ml = state->current_state.tidal_volume_ml;
    48c2:	687b      	ldr	r3, [r7, #4]
    48c4:	699a      	ldr	r2, [r3, #24]
    48c6:	687b      	ldr	r3, [r7, #4]
    48c8:	605a      	str	r2, [r3, #4]

	control->pressure_current_cm_h20 =  (int32_t) get_pressure_sensor_cmH2O_voted();
    48ca:	4b0d      	ldr	r3, [pc, #52]	; (4900 <update_parameters_from_sensors+0xa8>)
    48cc:	4798      	blx	r3
    48ce:	1c02      	adds	r2, r0, #0
    48d0:	4b0a      	ldr	r3, [pc, #40]	; (48fc <update_parameters_from_sensors+0xa4>)
    48d2:	1c10      	adds	r0, r2, #0
    48d4:	4798      	blx	r3
    48d6:	0002      	movs	r2, r0
    48d8:	683b      	ldr	r3, [r7, #0]
    48da:	615a      	str	r2, [r3, #20]

	motor_status_monitor();
    48dc:	4b09      	ldr	r3, [pc, #36]	; (4904 <update_parameters_from_sensors+0xac>)
    48de:	4798      	blx	r3
}
    48e0:	46c0      	nop			; (mov r8, r8)
    48e2:	46bd      	mov	sp, r7
    48e4:	b002      	add	sp, #8
    48e6:	bd80      	pop	{r7, pc}
    48e8:	00002851 	.word	0x00002851
    48ec:	00005489 	.word	0x00005489
    48f0:	00005a3d 	.word	0x00005a3d
    48f4:	0000b501 	.word	0x0000b501
    48f8:	447a0000 	.word	0x447a0000
    48fc:	0000ba79 	.word	0x0000ba79
    4900:	000029a5 	.word	0x000029a5
    4904:	00004399 	.word	0x00004399

00004908 <control_task>:

static void control_task(void * pvParameters)
{
    4908:	b590      	push	{r4, r7, lr}
    490a:	b08f      	sub	sp, #60	; 0x3c
    490c:	af00      	add	r7, sp, #0
    490e:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);

	// Set up FRAM and SPI
	fram_init();
    4910:	4b4f      	ldr	r3, [pc, #316]	; (4a50 <control_task+0x148>)
    4912:	4798      	blx	r3

	// Set default TODO what should these be?
	lcv_state.setting_state.enable = 0;
    4914:	4b4f      	ldr	r3, [pc, #316]	; (4a54 <control_task+0x14c>)
    4916:	781a      	ldrb	r2, [r3, #0]
    4918:	2101      	movs	r1, #1
    491a:	438a      	bics	r2, r1
    491c:	701a      	strb	r2, [r3, #0]
	lcv_state.setting_state.ie_ratio_tenths = 30;
    491e:	4b4d      	ldr	r3, [pc, #308]	; (4a54 <control_task+0x14c>)
    4920:	221e      	movs	r2, #30
    4922:	705a      	strb	r2, [r3, #1]
	lcv_state.setting_state.peep_cm_h20 = 14;
    4924:	4b4b      	ldr	r3, [pc, #300]	; (4a54 <control_task+0x14c>)
    4926:	220e      	movs	r2, #14
    4928:	609a      	str	r2, [r3, #8]
	lcv_state.setting_state.pip_cm_h20 = 30;
    492a:	4b4a      	ldr	r3, [pc, #296]	; (4a54 <control_task+0x14c>)
    492c:	221e      	movs	r2, #30
    492e:	60da      	str	r2, [r3, #12]
	lcv_state.setting_state.breath_per_min = 20;
    4930:	4b48      	ldr	r3, [pc, #288]	; (4a54 <control_task+0x14c>)
    4932:	2214      	movs	r2, #20
    4934:	611a      	str	r2, [r3, #16]

	// Load from FRAM asynchronously
	fram_load_parameters_asynch();
    4936:	4b48      	ldr	r3, [pc, #288]	; (4a58 <control_task+0x150>)
    4938:	4798      	blx	r3
	vTaskDelay(pdMS_TO_TICKS(5));
    493a:	2005      	movs	r0, #5
    493c:	4b47      	ldr	r3, [pc, #284]	; (4a5c <control_task+0x154>)
    493e:	4798      	blx	r3

	// Assume nothing until feedback
	lcv_state.current_state = lcv_state.setting_state;
    4940:	4b44      	ldr	r3, [pc, #272]	; (4a54 <control_task+0x14c>)
    4942:	4a44      	ldr	r2, [pc, #272]	; (4a54 <control_task+0x14c>)
    4944:	3314      	adds	r3, #20
    4946:	ca13      	ldmia	r2!, {r0, r1, r4}
    4948:	c313      	stmia	r3!, {r0, r1, r4}
    494a:	ca03      	ldmia	r2!, {r0, r1}
    494c:	c303      	stmia	r3!, {r0, r1}

	// Set initial control settings
	lcv_control.peep_to_pip_rampup_ms = 200;
    494e:	4b44      	ldr	r3, [pc, #272]	; (4a60 <control_task+0x158>)
    4950:	22c8      	movs	r2, #200	; 0xc8
    4952:	601a      	str	r2, [r3, #0]
	lcv_control.pip_to_peep_rampdown_ms = 200;
    4954:	4b42      	ldr	r3, [pc, #264]	; (4a60 <control_task+0x158>)
    4956:	22c8      	movs	r2, #200	; 0xc8
    4958:	609a      	str	r2, [r3, #8]

	calculate_lcv_control_params(&lcv_state, &lcv_control);
    495a:	4a41      	ldr	r2, [pc, #260]	; (4a60 <control_task+0x158>)
    495c:	4b3d      	ldr	r3, [pc, #244]	; (4a54 <control_task+0x14c>)
    495e:	0011      	movs	r1, r2
    4960:	0018      	movs	r0, r3
    4962:	4b40      	ldr	r3, [pc, #256]	; (4a64 <control_task+0x15c>)
    4964:	4798      	blx	r3

	const TickType_t xFrequency = pdMS_TO_TICKS(10);	// 100 Hz rate
    4966:	230a      	movs	r3, #10
    4968:	637b      	str	r3, [r7, #52]	; 0x34
	TickType_t xLastWakeTime = xTaskGetTickCount();
    496a:	4b3f      	ldr	r3, [pc, #252]	; (4a68 <control_task+0x160>)
    496c:	4798      	blx	r3
    496e:	0003      	movs	r3, r0
    4970:	62fb      	str	r3, [r7, #44]	; 0x2c

	controller_param_t control_params;
	control_params.kf = 0.03;
    4972:	230c      	movs	r3, #12
    4974:	18fb      	adds	r3, r7, r3
    4976:	4a3d      	ldr	r2, [pc, #244]	; (4a6c <control_task+0x164>)
    4978:	601a      	str	r2, [r3, #0]
	control_params.kp = 0.0;
    497a:	230c      	movs	r3, #12
    497c:	18fb      	adds	r3, r7, r3
    497e:	2200      	movs	r2, #0
    4980:	605a      	str	r2, [r3, #4]
	control_params.kd = 0.0;
    4982:	230c      	movs	r3, #12
    4984:	18fb      	adds	r3, r7, r3
    4986:	2200      	movs	r2, #0
    4988:	60da      	str	r2, [r3, #12]
	control_params.ki = 0.0;
    498a:	230c      	movs	r3, #12
    498c:	18fb      	adds	r3, r7, r3
    498e:	2200      	movs	r2, #0
    4990:	609a      	str	r2, [r3, #8]
	control_params.integral_enable_error_range = 10.0;
    4992:	230c      	movs	r3, #12
    4994:	18fb      	adds	r3, r7, r3
    4996:	4a36      	ldr	r2, [pc, #216]	; (4a70 <control_task+0x168>)
    4998:	615a      	str	r2, [r3, #20]
	control_params.interal_antiwindup = 0.3;
    499a:	230c      	movs	r3, #12
    499c:	18fb      	adds	r3, r7, r3
    499e:	4a35      	ldr	r2, [pc, #212]	; (4a74 <control_task+0x16c>)
    49a0:	611a      	str	r2, [r3, #16]
	control_params.max_output = 1.0;
    49a2:	230c      	movs	r3, #12
    49a4:	18fb      	adds	r3, r7, r3
    49a6:	22fe      	movs	r2, #254	; 0xfe
    49a8:	0592      	lsls	r2, r2, #22
    49aa:	619a      	str	r2, [r3, #24]
	control_params.min_output = 0.0;
    49ac:	230c      	movs	r3, #12
    49ae:	18fb      	adds	r3, r7, r3
    49b0:	2200      	movs	r2, #0
    49b2:	61da      	str	r2, [r3, #28]

	init_motor_interface();
    49b4:	4b30      	ldr	r3, [pc, #192]	; (4a78 <control_task+0x170>)
    49b6:	4798      	blx	r3

	for (;;)
	{
		// Ensure constant period, but don't use timer so that we have the defined priority of this task
		vTaskDelayUntil( &xLastWakeTime, xFrequency);
    49b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    49ba:	232c      	movs	r3, #44	; 0x2c
    49bc:	18fb      	adds	r3, r7, r3
    49be:	0011      	movs	r1, r2
    49c0:	0018      	movs	r0, r3
    49c2:	4b2e      	ldr	r3, [pc, #184]	; (4a7c <control_task+0x174>)
    49c4:	4798      	blx	r3

		// Ensure at least control is not locked be feeding here
		wdt_reset_count();
    49c6:	4b2e      	ldr	r3, [pc, #184]	; (4a80 <control_task+0x178>)
    49c8:	4798      	blx	r3

		// Feed hardware watchdog
		ioport_set_pin_level(WATCHDOG_GPIO, !ioport_get_pin_level(WATCHDOG_GPIO));
    49ca:	2015      	movs	r0, #21
    49cc:	4b2d      	ldr	r3, [pc, #180]	; (4a84 <control_task+0x17c>)
    49ce:	4798      	blx	r3
    49d0:	0003      	movs	r3, r0
    49d2:	1e5a      	subs	r2, r3, #1
    49d4:	4193      	sbcs	r3, r2
    49d6:	b2db      	uxtb	r3, r3
    49d8:	2201      	movs	r2, #1
    49da:	4053      	eors	r3, r2
    49dc:	b2db      	uxtb	r3, r3
    49de:	1c1a      	adds	r2, r3, #0
    49e0:	2301      	movs	r3, #1
    49e2:	4013      	ands	r3, r2
    49e4:	b2db      	uxtb	r3, r3
    49e6:	0019      	movs	r1, r3
    49e8:	2015      	movs	r0, #21
    49ea:	4b27      	ldr	r3, [pc, #156]	; (4a88 <control_task+0x180>)
    49ec:	4798      	blx	r3

		// Update sensor data if possible
		update_parameters_from_sensors(&lcv_state, &lcv_control);
    49ee:	4a1c      	ldr	r2, [pc, #112]	; (4a60 <control_task+0x158>)
    49f0:	4b18      	ldr	r3, [pc, #96]	; (4a54 <control_task+0x14c>)
    49f2:	0011      	movs	r1, r2
    49f4:	0018      	movs	r0, r3
    49f6:	4b25      	ldr	r3, [pc, #148]	; (4a8c <control_task+0x184>)
    49f8:	4798      	blx	r3

		// Save if changed 
		if(settings_changed)
    49fa:	4b25      	ldr	r3, [pc, #148]	; (4a90 <control_task+0x188>)
    49fc:	781b      	ldrb	r3, [r3, #0]
    49fe:	b2db      	uxtb	r3, r3
    4a00:	2b00      	cmp	r3, #0
    4a02:	d006      	beq.n	4a12 <control_task+0x10a>
		{
			fram_save_parameters_asynch(&lcv_state.setting_state);
    4a04:	4b13      	ldr	r3, [pc, #76]	; (4a54 <control_task+0x14c>)
    4a06:	0018      	movs	r0, r3
    4a08:	4b22      	ldr	r3, [pc, #136]	; (4a94 <control_task+0x18c>)
    4a0a:	4798      	blx	r3
			settings_changed = false;
    4a0c:	4b20      	ldr	r3, [pc, #128]	; (4a90 <control_task+0x188>)
    4a0e:	2200      	movs	r2, #0
    4a10:	701a      	strb	r2, [r3, #0]
		}

		float motor_output = run_controller(&lcv_state, &lcv_control, &control_params);
    4a12:	230c      	movs	r3, #12
    4a14:	18fa      	adds	r2, r7, r3
    4a16:	4912      	ldr	r1, [pc, #72]	; (4a60 <control_task+0x158>)
    4a18:	4b0e      	ldr	r3, [pc, #56]	; (4a54 <control_task+0x14c>)
    4a1a:	0018      	movs	r0, r3
    4a1c:	4b1e      	ldr	r3, [pc, #120]	; (4a98 <control_task+0x190>)
    4a1e:	4798      	blx	r3
    4a20:	1c03      	adds	r3, r0, #0
    4a22:	633b      	str	r3, [r7, #48]	; 0x30
		if(lcv_state.current_state.enable)
    4a24:	4b0b      	ldr	r3, [pc, #44]	; (4a54 <control_task+0x14c>)
    4a26:	7d1b      	ldrb	r3, [r3, #20]
    4a28:	2201      	movs	r2, #1
    4a2a:	4013      	ands	r3, r2
    4a2c:	b2db      	uxtb	r3, r3
    4a2e:	2b00      	cmp	r3, #0
    4a30:	d006      	beq.n	4a40 <control_task+0x138>
		{
			enable_motor();
    4a32:	4b1a      	ldr	r3, [pc, #104]	; (4a9c <control_task+0x194>)
    4a34:	4798      	blx	r3
			drive_motor(motor_output);
    4a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    4a38:	1c18      	adds	r0, r3, #0
    4a3a:	4b19      	ldr	r3, [pc, #100]	; (4aa0 <control_task+0x198>)
    4a3c:	4798      	blx	r3
    4a3e:	e7bb      	b.n	49b8 <control_task+0xb0>
		}
		else
		{
			disable_motor();
    4a40:	4b18      	ldr	r3, [pc, #96]	; (4aa4 <control_task+0x19c>)
    4a42:	4798      	blx	r3
			drive_motor(0.0);
    4a44:	2300      	movs	r3, #0
    4a46:	1c18      	adds	r0, r3, #0
    4a48:	4b15      	ldr	r3, [pc, #84]	; (4aa0 <control_task+0x198>)
    4a4a:	4798      	blx	r3
	{
    4a4c:	e7b4      	b.n	49b8 <control_task+0xb0>
    4a4e:	46c0      	nop			; (mov r8, r8)
    4a50:	00003a1d 	.word	0x00003a1d
    4a54:	200052c4 	.word	0x200052c4
    4a58:	00003a59 	.word	0x00003a59
    4a5c:	00006919 	.word	0x00006919
    4a60:	200052ec 	.word	0x200052ec
    4a64:	00003095 	.word	0x00003095
    4a68:	00006e11 	.word	0x00006e11
    4a6c:	3cf5c28f 	.word	0x3cf5c28f
    4a70:	41200000 	.word	0x41200000
    4a74:	3e99999a 	.word	0x3e99999a
    4a78:	00004311 	.word	0x00004311
    4a7c:	00006851 	.word	0x00006851
    4a80:	00007eed 	.word	0x00007eed
    4a84:	00004839 	.word	0x00004839
    4a88:	00004811 	.word	0x00004811
    4a8c:	00004859 	.word	0x00004859
    4a90:	2000011f 	.word	0x2000011f
    4a94:	00003ad5 	.word	0x00003ad5
    4a98:	00003295 	.word	0x00003295
    4a9c:	000043e1 	.word	0x000043e1
    4aa0:	00004411 	.word	0x00004411
    4aa4:	000043f9 	.word	0x000043f9

00004aa8 <create_control_task>:
*	\param stack_depth_words The depth of the stack in words
*	\param task_priority The task priority
*/

void create_control_task(uint16_t stack_depth_words, unsigned portBASE_TYPE task_priority)
{
    4aa8:	b590      	push	{r4, r7, lr}
    4aaa:	b085      	sub	sp, #20
    4aac:	af02      	add	r7, sp, #8
    4aae:	0002      	movs	r2, r0
    4ab0:	6039      	str	r1, [r7, #0]
    4ab2:	1dbb      	adds	r3, r7, #6
    4ab4:	801a      	strh	r2, [r3, #0]
	xTaskCreate(control_task, (const char * const) "CONTROL",
    4ab6:	1dbb      	adds	r3, r7, #6
    4ab8:	881a      	ldrh	r2, [r3, #0]
    4aba:	4906      	ldr	r1, [pc, #24]	; (4ad4 <create_control_task+0x2c>)
    4abc:	4806      	ldr	r0, [pc, #24]	; (4ad8 <create_control_task+0x30>)
    4abe:	4b07      	ldr	r3, [pc, #28]	; (4adc <create_control_task+0x34>)
    4ac0:	9301      	str	r3, [sp, #4]
    4ac2:	683b      	ldr	r3, [r7, #0]
    4ac4:	9300      	str	r3, [sp, #0]
    4ac6:	2300      	movs	r3, #0
    4ac8:	4c05      	ldr	r4, [pc, #20]	; (4ae0 <create_control_task+0x38>)
    4aca:	47a0      	blx	r4
	stack_depth_words, NULL, task_priority, &control_task_handle);
}
    4acc:	46c0      	nop			; (mov r8, r8)
    4ace:	46bd      	mov	sp, r7
    4ad0:	b003      	add	sp, #12
    4ad2:	bd90      	pop	{r4, r7, pc}
    4ad4:	0000e3a8 	.word	0x0000e3a8
    4ad8:	00004909 	.word	0x00004909
    4adc:	200052c0 	.word	0x200052c0
    4ae0:	000065bd 	.word	0x000065bd

00004ae4 <get_current_settings>:
*	\brief Gets the current settings
*
*	\return The current settings
*/
lcv_parameters_t get_current_settings(void)
{
    4ae4:	b590      	push	{r4, r7, lr}
    4ae6:	b083      	sub	sp, #12
    4ae8:	af00      	add	r7, sp, #0
    4aea:	6078      	str	r0, [r7, #4]
	return lcv_state.setting_state;
    4aec:	687b      	ldr	r3, [r7, #4]
    4aee:	4a04      	ldr	r2, [pc, #16]	; (4b00 <get_current_settings+0x1c>)
    4af0:	ca13      	ldmia	r2!, {r0, r1, r4}
    4af2:	c313      	stmia	r3!, {r0, r1, r4}
    4af4:	ca03      	ldmia	r2!, {r0, r1}
    4af6:	c303      	stmia	r3!, {r0, r1}
}
    4af8:	6878      	ldr	r0, [r7, #4]
    4afa:	46bd      	mov	sp, r7
    4afc:	b003      	add	sp, #12
    4afe:	bd90      	pop	{r4, r7, pc}
    4b00:	200052c4 	.word	0x200052c4

00004b04 <update_settings>:
*	\brief Updates the current settings
*
*	\param new_settings Pointer to the new settings
*/
void update_settings(lcv_parameters_t * new_settings)
{
    4b04:	b590      	push	{r4, r7, lr}
    4b06:	b083      	sub	sp, #12
    4b08:	af00      	add	r7, sp, #0
    4b0a:	6078      	str	r0, [r7, #4]
	// NOTE: may be called from ISR
	lcv_state.setting_state = *new_settings;
    4b0c:	4b09      	ldr	r3, [pc, #36]	; (4b34 <update_settings+0x30>)
    4b0e:	687a      	ldr	r2, [r7, #4]
    4b10:	ca13      	ldmia	r2!, {r0, r1, r4}
    4b12:	c313      	stmia	r3!, {r0, r1, r4}
    4b14:	ca03      	ldmia	r2!, {r0, r1}
    4b16:	c303      	stmia	r3!, {r0, r1}

	settings_changed = true;
    4b18:	4b07      	ldr	r3, [pc, #28]	; (4b38 <update_settings+0x34>)
    4b1a:	2201      	movs	r2, #1
    4b1c:	701a      	strb	r2, [r3, #0]

	calculate_lcv_control_params(&lcv_state, &lcv_control);
    4b1e:	4a07      	ldr	r2, [pc, #28]	; (4b3c <update_settings+0x38>)
    4b20:	4b04      	ldr	r3, [pc, #16]	; (4b34 <update_settings+0x30>)
    4b22:	0011      	movs	r1, r2
    4b24:	0018      	movs	r0, r3
    4b26:	4b06      	ldr	r3, [pc, #24]	; (4b40 <update_settings+0x3c>)
    4b28:	4798      	blx	r3
    4b2a:	46c0      	nop			; (mov r8, r8)
    4b2c:	46bd      	mov	sp, r7
    4b2e:	b003      	add	sp, #12
    4b30:	bd90      	pop	{r4, r7, pc}
    4b32:	46c0      	nop			; (mov r8, r8)
    4b34:	200052c4 	.word	0x200052c4
    4b38:	2000011f 	.word	0x2000011f
    4b3c:	200052ec 	.word	0x200052ec
    4b40:	00003095 	.word	0x00003095

00004b44 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    4b44:	b580      	push	{r7, lr}
    4b46:	b082      	sub	sp, #8
    4b48:	af00      	add	r7, sp, #0
    4b4a:	0002      	movs	r2, r0
    4b4c:	1dfb      	adds	r3, r7, #7
    4b4e:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
    4b50:	4b06      	ldr	r3, [pc, #24]	; (4b6c <NVIC_EnableIRQ+0x28>)
    4b52:	1dfa      	adds	r2, r7, #7
    4b54:	7812      	ldrb	r2, [r2, #0]
    4b56:	0011      	movs	r1, r2
    4b58:	221f      	movs	r2, #31
    4b5a:	400a      	ands	r2, r1
    4b5c:	2101      	movs	r1, #1
    4b5e:	4091      	lsls	r1, r2
    4b60:	000a      	movs	r2, r1
    4b62:	601a      	str	r2, [r3, #0]
}
    4b64:	46c0      	nop			; (mov r8, r8)
    4b66:	46bd      	mov	sp, r7
    4b68:	b002      	add	sp, #8
    4b6a:	bd80      	pop	{r7, pc}
    4b6c:	e000e100 	.word	0xe000e100

00004b70 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    4b70:	b580      	push	{r7, lr}
    4b72:	b082      	sub	sp, #8
    4b74:	af00      	add	r7, sp, #0
    4b76:	0002      	movs	r2, r0
    4b78:	1dfb      	adds	r3, r7, #7
    4b7a:	701a      	strb	r2, [r3, #0]
  NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    4b7c:	4a08      	ldr	r2, [pc, #32]	; (4ba0 <NVIC_ClearPendingIRQ+0x30>)
    4b7e:	1dfb      	adds	r3, r7, #7
    4b80:	781b      	ldrb	r3, [r3, #0]
    4b82:	0019      	movs	r1, r3
    4b84:	231f      	movs	r3, #31
    4b86:	400b      	ands	r3, r1
    4b88:	2101      	movs	r1, #1
    4b8a:	4099      	lsls	r1, r3
    4b8c:	000b      	movs	r3, r1
    4b8e:	0019      	movs	r1, r3
    4b90:	23c0      	movs	r3, #192	; 0xc0
    4b92:	005b      	lsls	r3, r3, #1
    4b94:	50d1      	str	r1, [r2, r3]
}
    4b96:	46c0      	nop			; (mov r8, r8)
    4b98:	46bd      	mov	sp, r7
    4b9a:	b002      	add	sp, #8
    4b9c:	bd80      	pop	{r7, pc}
    4b9e:	46c0      	nop			; (mov r8, r8)
    4ba0:	e000e100 	.word	0xe000e100

00004ba4 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
    4ba4:	b5b0      	push	{r4, r5, r7, lr}
    4ba6:	b082      	sub	sp, #8
    4ba8:	af00      	add	r7, sp, #0
    4baa:	0002      	movs	r2, r0
    4bac:	6039      	str	r1, [r7, #0]
    4bae:	1dfb      	adds	r3, r7, #7
    4bb0:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
    4bb2:	1dfb      	adds	r3, r7, #7
    4bb4:	781b      	ldrb	r3, [r3, #0]
    4bb6:	2b7f      	cmp	r3, #127	; 0x7f
    4bb8:	d932      	bls.n	4c20 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
    4bba:	4c2f      	ldr	r4, [pc, #188]	; (4c78 <NVIC_SetPriority+0xd4>)
    4bbc:	1dfb      	adds	r3, r7, #7
    4bbe:	781b      	ldrb	r3, [r3, #0]
    4bc0:	001a      	movs	r2, r3
    4bc2:	230f      	movs	r3, #15
    4bc4:	4013      	ands	r3, r2
    4bc6:	3b08      	subs	r3, #8
    4bc8:	0899      	lsrs	r1, r3, #2
    4bca:	4a2b      	ldr	r2, [pc, #172]	; (4c78 <NVIC_SetPriority+0xd4>)
    4bcc:	1dfb      	adds	r3, r7, #7
    4bce:	781b      	ldrb	r3, [r3, #0]
    4bd0:	0018      	movs	r0, r3
    4bd2:	230f      	movs	r3, #15
    4bd4:	4003      	ands	r3, r0
    4bd6:	3b08      	subs	r3, #8
    4bd8:	089b      	lsrs	r3, r3, #2
    4bda:	3306      	adds	r3, #6
    4bdc:	009b      	lsls	r3, r3, #2
    4bde:	18d3      	adds	r3, r2, r3
    4be0:	3304      	adds	r3, #4
    4be2:	681b      	ldr	r3, [r3, #0]
    4be4:	1dfa      	adds	r2, r7, #7
    4be6:	7812      	ldrb	r2, [r2, #0]
    4be8:	0010      	movs	r0, r2
    4bea:	2203      	movs	r2, #3
    4bec:	4002      	ands	r2, r0
    4bee:	00d2      	lsls	r2, r2, #3
    4bf0:	20ff      	movs	r0, #255	; 0xff
    4bf2:	4090      	lsls	r0, r2
    4bf4:	0002      	movs	r2, r0
    4bf6:	43d2      	mvns	r2, r2
    4bf8:	401a      	ands	r2, r3
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
    4bfa:	683b      	ldr	r3, [r7, #0]
    4bfc:	019b      	lsls	r3, r3, #6
    4bfe:	20ff      	movs	r0, #255	; 0xff
    4c00:	4018      	ands	r0, r3
    4c02:	1dfb      	adds	r3, r7, #7
    4c04:	781b      	ldrb	r3, [r3, #0]
    4c06:	001d      	movs	r5, r3
    4c08:	2303      	movs	r3, #3
    4c0a:	402b      	ands	r3, r5
    4c0c:	00db      	lsls	r3, r3, #3
    4c0e:	4098      	lsls	r0, r3
    4c10:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
    4c12:	431a      	orrs	r2, r3
    4c14:	1d8b      	adds	r3, r1, #6
    4c16:	009b      	lsls	r3, r3, #2
    4c18:	18e3      	adds	r3, r4, r3
    4c1a:	3304      	adds	r3, #4
    4c1c:	601a      	str	r2, [r3, #0]
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
    4c1e:	e027      	b.n	4c70 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
    4c20:	4c16      	ldr	r4, [pc, #88]	; (4c7c <NVIC_SetPriority+0xd8>)
    4c22:	1dfb      	adds	r3, r7, #7
    4c24:	781b      	ldrb	r3, [r3, #0]
    4c26:	b25b      	sxtb	r3, r3
    4c28:	089b      	lsrs	r3, r3, #2
    4c2a:	4914      	ldr	r1, [pc, #80]	; (4c7c <NVIC_SetPriority+0xd8>)
    4c2c:	1dfa      	adds	r2, r7, #7
    4c2e:	7812      	ldrb	r2, [r2, #0]
    4c30:	b252      	sxtb	r2, r2
    4c32:	0892      	lsrs	r2, r2, #2
    4c34:	32c0      	adds	r2, #192	; 0xc0
    4c36:	0092      	lsls	r2, r2, #2
    4c38:	5852      	ldr	r2, [r2, r1]
    4c3a:	1df9      	adds	r1, r7, #7
    4c3c:	7809      	ldrb	r1, [r1, #0]
    4c3e:	0008      	movs	r0, r1
    4c40:	2103      	movs	r1, #3
    4c42:	4001      	ands	r1, r0
    4c44:	00c9      	lsls	r1, r1, #3
    4c46:	20ff      	movs	r0, #255	; 0xff
    4c48:	4088      	lsls	r0, r1
    4c4a:	0001      	movs	r1, r0
    4c4c:	43c9      	mvns	r1, r1
    4c4e:	4011      	ands	r1, r2
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
    4c50:	683a      	ldr	r2, [r7, #0]
    4c52:	0192      	lsls	r2, r2, #6
    4c54:	20ff      	movs	r0, #255	; 0xff
    4c56:	4010      	ands	r0, r2
    4c58:	1dfa      	adds	r2, r7, #7
    4c5a:	7812      	ldrb	r2, [r2, #0]
    4c5c:	0015      	movs	r5, r2
    4c5e:	2203      	movs	r2, #3
    4c60:	402a      	ands	r2, r5
    4c62:	00d2      	lsls	r2, r2, #3
    4c64:	4090      	lsls	r0, r2
    4c66:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
    4c68:	430a      	orrs	r2, r1
    4c6a:	33c0      	adds	r3, #192	; 0xc0
    4c6c:	009b      	lsls	r3, r3, #2
    4c6e:	511a      	str	r2, [r3, r4]
}
    4c70:	46c0      	nop			; (mov r8, r8)
    4c72:	46bd      	mov	sp, r7
    4c74:	b002      	add	sp, #8
    4c76:	bdb0      	pop	{r4, r5, r7, pc}
    4c78:	e000ed00 	.word	0xe000ed00
    4c7c:	e000e100 	.word	0xe000e100

00004c80 <system_interrupt_enable>:
{
    4c80:	b580      	push	{r7, lr}
    4c82:	b082      	sub	sp, #8
    4c84:	af00      	add	r7, sp, #0
    4c86:	0002      	movs	r2, r0
    4c88:	1dfb      	adds	r3, r7, #7
    4c8a:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    4c8c:	4b06      	ldr	r3, [pc, #24]	; (4ca8 <system_interrupt_enable+0x28>)
    4c8e:	1dfa      	adds	r2, r7, #7
    4c90:	7812      	ldrb	r2, [r2, #0]
    4c92:	0011      	movs	r1, r2
    4c94:	221f      	movs	r2, #31
    4c96:	400a      	ands	r2, r1
    4c98:	2101      	movs	r1, #1
    4c9a:	4091      	lsls	r1, r2
    4c9c:	000a      	movs	r2, r1
    4c9e:	601a      	str	r2, [r3, #0]
}
    4ca0:	46c0      	nop			; (mov r8, r8)
    4ca2:	46bd      	mov	sp, r7
    4ca4:	b002      	add	sp, #8
    4ca6:	bd80      	pop	{r7, pc}
    4ca8:	e000e100 	.word	0xe000e100

00004cac <arch_ioport_pin_to_port_id>:
{
    4cac:	b580      	push	{r7, lr}
    4cae:	b082      	sub	sp, #8
    4cb0:	af00      	add	r7, sp, #0
    4cb2:	6078      	str	r0, [r7, #4]
	return pin >> 5;
    4cb4:	687b      	ldr	r3, [r7, #4]
    4cb6:	095b      	lsrs	r3, r3, #5
}
    4cb8:	0018      	movs	r0, r3
    4cba:	46bd      	mov	sp, r7
    4cbc:	b002      	add	sp, #8
    4cbe:	bd80      	pop	{r7, pc}

00004cc0 <arch_ioport_port_to_base>:
{
    4cc0:	b580      	push	{r7, lr}
    4cc2:	b082      	sub	sp, #8
    4cc4:	af00      	add	r7, sp, #0
    4cc6:	6078      	str	r0, [r7, #4]
	return &PORT->Group[port];
    4cc8:	687b      	ldr	r3, [r7, #4]
    4cca:	01db      	lsls	r3, r3, #7
    4ccc:	4a03      	ldr	r2, [pc, #12]	; (4cdc <arch_ioport_port_to_base+0x1c>)
    4cce:	4694      	mov	ip, r2
    4cd0:	4463      	add	r3, ip
}
    4cd2:	0018      	movs	r0, r3
    4cd4:	46bd      	mov	sp, r7
    4cd6:	b002      	add	sp, #8
    4cd8:	bd80      	pop	{r7, pc}
    4cda:	46c0      	nop			; (mov r8, r8)
    4cdc:	41004400 	.word	0x41004400

00004ce0 <arch_ioport_pin_to_base>:
{
    4ce0:	b580      	push	{r7, lr}
    4ce2:	b082      	sub	sp, #8
    4ce4:	af00      	add	r7, sp, #0
    4ce6:	6078      	str	r0, [r7, #4]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
    4ce8:	687b      	ldr	r3, [r7, #4]
    4cea:	0018      	movs	r0, r3
    4cec:	4b05      	ldr	r3, [pc, #20]	; (4d04 <arch_ioport_pin_to_base+0x24>)
    4cee:	4798      	blx	r3
    4cf0:	0003      	movs	r3, r0
    4cf2:	0018      	movs	r0, r3
    4cf4:	4b04      	ldr	r3, [pc, #16]	; (4d08 <arch_ioport_pin_to_base+0x28>)
    4cf6:	4798      	blx	r3
    4cf8:	0003      	movs	r3, r0
}
    4cfa:	0018      	movs	r0, r3
    4cfc:	46bd      	mov	sp, r7
    4cfe:	b002      	add	sp, #8
    4d00:	bd80      	pop	{r7, pc}
    4d02:	46c0      	nop			; (mov r8, r8)
    4d04:	00004cad 	.word	0x00004cad
    4d08:	00004cc1 	.word	0x00004cc1

00004d0c <arch_ioport_pin_to_mask>:
{
    4d0c:	b580      	push	{r7, lr}
    4d0e:	b082      	sub	sp, #8
    4d10:	af00      	add	r7, sp, #0
    4d12:	6078      	str	r0, [r7, #4]
	return 1U << (pin & 0x1F);
    4d14:	687b      	ldr	r3, [r7, #4]
    4d16:	221f      	movs	r2, #31
    4d18:	4013      	ands	r3, r2
    4d1a:	2201      	movs	r2, #1
    4d1c:	409a      	lsls	r2, r3
    4d1e:	0013      	movs	r3, r2
}
    4d20:	0018      	movs	r0, r3
    4d22:	46bd      	mov	sp, r7
    4d24:	b002      	add	sp, #8
    4d26:	bd80      	pop	{r7, pc}

00004d28 <arch_ioport_get_pin_level>:
{
    4d28:	b590      	push	{r4, r7, lr}
    4d2a:	b083      	sub	sp, #12
    4d2c:	af00      	add	r7, sp, #0
    4d2e:	6078      	str	r0, [r7, #4]
	return arch_ioport_pin_to_base(pin)->IN.reg & arch_ioport_pin_to_mask(pin);
    4d30:	687b      	ldr	r3, [r7, #4]
    4d32:	0018      	movs	r0, r3
    4d34:	4b08      	ldr	r3, [pc, #32]	; (4d58 <arch_ioport_get_pin_level+0x30>)
    4d36:	4798      	blx	r3
    4d38:	0003      	movs	r3, r0
    4d3a:	6a1c      	ldr	r4, [r3, #32]
    4d3c:	687b      	ldr	r3, [r7, #4]
    4d3e:	0018      	movs	r0, r3
    4d40:	4b06      	ldr	r3, [pc, #24]	; (4d5c <arch_ioport_get_pin_level+0x34>)
    4d42:	4798      	blx	r3
    4d44:	0003      	movs	r3, r0
    4d46:	4023      	ands	r3, r4
    4d48:	1e5a      	subs	r2, r3, #1
    4d4a:	4193      	sbcs	r3, r2
    4d4c:	b2db      	uxtb	r3, r3
}
    4d4e:	0018      	movs	r0, r3
    4d50:	46bd      	mov	sp, r7
    4d52:	b003      	add	sp, #12
    4d54:	bd90      	pop	{r4, r7, pc}
    4d56:	46c0      	nop			; (mov r8, r8)
    4d58:	00004ce1 	.word	0x00004ce1
    4d5c:	00004d0d 	.word	0x00004d0d

00004d60 <ioport_get_pin_level>:
{
    4d60:	b580      	push	{r7, lr}
    4d62:	b082      	sub	sp, #8
    4d64:	af00      	add	r7, sp, #0
    4d66:	6078      	str	r0, [r7, #4]
	return arch_ioport_get_pin_level(pin);
    4d68:	687b      	ldr	r3, [r7, #4]
    4d6a:	0018      	movs	r0, r3
    4d6c:	4b03      	ldr	r3, [pc, #12]	; (4d7c <ioport_get_pin_level+0x1c>)
    4d6e:	4798      	blx	r3
    4d70:	0003      	movs	r3, r0
}
    4d72:	0018      	movs	r0, r3
    4d74:	46bd      	mov	sp, r7
    4d76:	b002      	add	sp, #8
    4d78:	bd80      	pop	{r7, pc}
    4d7a:	46c0      	nop			; (mov r8, r8)
    4d7c:	00004d29 	.word	0x00004d29

00004d80 <i2c_master_is_syncing>:
{
    4d80:	b580      	push	{r7, lr}
    4d82:	b084      	sub	sp, #16
    4d84:	af00      	add	r7, sp, #0
    4d86:	6078      	str	r0, [r7, #4]
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    4d88:	687b      	ldr	r3, [r7, #4]
    4d8a:	681b      	ldr	r3, [r3, #0]
    4d8c:	60fb      	str	r3, [r7, #12]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    4d8e:	68fb      	ldr	r3, [r7, #12]
    4d90:	69db      	ldr	r3, [r3, #28]
    4d92:	2207      	movs	r2, #7
    4d94:	4013      	ands	r3, r2
    4d96:	1e5a      	subs	r2, r3, #1
    4d98:	4193      	sbcs	r3, r2
    4d9a:	b2db      	uxtb	r3, r3
}
    4d9c:	0018      	movs	r0, r3
    4d9e:	46bd      	mov	sp, r7
    4da0:	b004      	add	sp, #16
    4da2:	bd80      	pop	{r7, pc}

00004da4 <_i2c_master_wait_for_sync>:
{
    4da4:	b580      	push	{r7, lr}
    4da6:	b082      	sub	sp, #8
    4da8:	af00      	add	r7, sp, #0
    4daa:	6078      	str	r0, [r7, #4]
	while (i2c_master_is_syncing(module)) {
    4dac:	46c0      	nop			; (mov r8, r8)
    4dae:	687b      	ldr	r3, [r7, #4]
    4db0:	0018      	movs	r0, r3
    4db2:	4b04      	ldr	r3, [pc, #16]	; (4dc4 <_i2c_master_wait_for_sync+0x20>)
    4db4:	4798      	blx	r3
    4db6:	1e03      	subs	r3, r0, #0
    4db8:	d1f9      	bne.n	4dae <_i2c_master_wait_for_sync+0xa>
}
    4dba:	46c0      	nop			; (mov r8, r8)
    4dbc:	46bd      	mov	sp, r7
    4dbe:	b002      	add	sp, #8
    4dc0:	bd80      	pop	{r7, pc}
    4dc2:	46c0      	nop			; (mov r8, r8)
    4dc4:	00004d81 	.word	0x00004d81

00004dc8 <i2c_master_get_config_defaults>:
{
    4dc8:	b580      	push	{r7, lr}
    4dca:	b082      	sub	sp, #8
    4dcc:	af00      	add	r7, sp, #0
    4dce:	6078      	str	r0, [r7, #4]
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    4dd0:	687b      	ldr	r3, [r7, #4]
    4dd2:	2264      	movs	r2, #100	; 0x64
    4dd4:	601a      	str	r2, [r3, #0]
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    4dd6:	687b      	ldr	r3, [r7, #4]
    4dd8:	4a1b      	ldr	r2, [pc, #108]	; (4e48 <i2c_master_get_config_defaults+0x80>)
    4dda:	605a      	str	r2, [r3, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    4ddc:	687b      	ldr	r3, [r7, #4]
    4dde:	2200      	movs	r2, #0
    4de0:	609a      	str	r2, [r3, #8]
	config->generator_source = GCLK_GENERATOR_0;
    4de2:	687b      	ldr	r3, [r7, #4]
    4de4:	2200      	movs	r2, #0
    4de6:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
    4de8:	687b      	ldr	r3, [r7, #4]
    4dea:	2200      	movs	r2, #0
    4dec:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    4dee:	687b      	ldr	r3, [r7, #4]
    4df0:	2280      	movs	r2, #128	; 0x80
    4df2:	0392      	lsls	r2, r2, #14
    4df4:	611a      	str	r2, [r3, #16]
	config->buffer_timeout   = 65535;
    4df6:	687b      	ldr	r3, [r7, #4]
    4df8:	2201      	movs	r2, #1
    4dfa:	4252      	negs	r2, r2
    4dfc:	82da      	strh	r2, [r3, #22]
	config->unknown_bus_state_timeout = 65535;
    4dfe:	687b      	ldr	r3, [r7, #4]
    4e00:	2201      	movs	r2, #1
    4e02:	4252      	negs	r2, r2
    4e04:	829a      	strh	r2, [r3, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    4e06:	687b      	ldr	r3, [r7, #4]
    4e08:	2200      	movs	r2, #0
    4e0a:	61da      	str	r2, [r3, #28]
	config->pinmux_pad1      = PINMUX_DEFAULT;
    4e0c:	687b      	ldr	r3, [r7, #4]
    4e0e:	2200      	movs	r2, #0
    4e10:	621a      	str	r2, [r3, #32]
	config->scl_low_timeout  = false;
    4e12:	687b      	ldr	r3, [r7, #4]
    4e14:	2224      	movs	r2, #36	; 0x24
    4e16:	2100      	movs	r1, #0
    4e18:	5499      	strb	r1, [r3, r2]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    4e1a:	687b      	ldr	r3, [r7, #4]
    4e1c:	2200      	movs	r2, #0
    4e1e:	629a      	str	r2, [r3, #40]	; 0x28
	config->scl_stretch_only_after_ack_bit = false;
    4e20:	687b      	ldr	r3, [r7, #4]
    4e22:	222c      	movs	r2, #44	; 0x2c
    4e24:	2100      	movs	r1, #0
    4e26:	5499      	strb	r1, [r3, r2]
	config->slave_scl_low_extend_timeout   = false;
    4e28:	687b      	ldr	r3, [r7, #4]
    4e2a:	222d      	movs	r2, #45	; 0x2d
    4e2c:	2100      	movs	r1, #0
    4e2e:	5499      	strb	r1, [r3, r2]
	config->master_scl_low_extend_timeout  = false;
    4e30:	687b      	ldr	r3, [r7, #4]
    4e32:	222e      	movs	r2, #46	; 0x2e
    4e34:	2100      	movs	r1, #0
    4e36:	5499      	strb	r1, [r3, r2]
	config->sda_scl_rise_time_ns = 215;
    4e38:	687b      	ldr	r3, [r7, #4]
    4e3a:	22d7      	movs	r2, #215	; 0xd7
    4e3c:	861a      	strh	r2, [r3, #48]	; 0x30
}
    4e3e:	46c0      	nop			; (mov r8, r8)
    4e40:	46bd      	mov	sp, r7
    4e42:	b002      	add	sp, #8
    4e44:	bd80      	pop	{r7, pc}
    4e46:	46c0      	nop			; (mov r8, r8)
    4e48:	00000d48 	.word	0x00000d48

00004e4c <i2c_master_enable>:
{
    4e4c:	b580      	push	{r7, lr}
    4e4e:	b084      	sub	sp, #16
    4e50:	af00      	add	r7, sp, #0
    4e52:	6078      	str	r0, [r7, #4]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    4e54:	687b      	ldr	r3, [r7, #4]
    4e56:	681b      	ldr	r3, [r3, #0]
    4e58:	60bb      	str	r3, [r7, #8]
	uint32_t timeout_counter = 0;
    4e5a:	2300      	movs	r3, #0
    4e5c:	60fb      	str	r3, [r7, #12]
	_i2c_master_wait_for_sync(module);
    4e5e:	687b      	ldr	r3, [r7, #4]
    4e60:	0018      	movs	r0, r3
    4e62:	4b14      	ldr	r3, [pc, #80]	; (4eb4 <i2c_master_enable+0x68>)
    4e64:	4798      	blx	r3
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    4e66:	68bb      	ldr	r3, [r7, #8]
    4e68:	681b      	ldr	r3, [r3, #0]
    4e6a:	2202      	movs	r2, #2
    4e6c:	431a      	orrs	r2, r3
    4e6e:	68bb      	ldr	r3, [r7, #8]
    4e70:	601a      	str	r2, [r3, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    4e72:	687b      	ldr	r3, [r7, #4]
    4e74:	681b      	ldr	r3, [r3, #0]
    4e76:	0018      	movs	r0, r3
    4e78:	4b0f      	ldr	r3, [pc, #60]	; (4eb8 <i2c_master_enable+0x6c>)
    4e7a:	4798      	blx	r3
    4e7c:	0003      	movs	r3, r0
    4e7e:	0018      	movs	r0, r3
    4e80:	4b0e      	ldr	r3, [pc, #56]	; (4ebc <i2c_master_enable+0x70>)
    4e82:	4798      	blx	r3
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    4e84:	e00c      	b.n	4ea0 <i2c_master_enable+0x54>
		timeout_counter++;
    4e86:	68fb      	ldr	r3, [r7, #12]
    4e88:	3301      	adds	r3, #1
    4e8a:	60fb      	str	r3, [r7, #12]
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    4e8c:	687b      	ldr	r3, [r7, #4]
    4e8e:	88db      	ldrh	r3, [r3, #6]
    4e90:	001a      	movs	r2, r3
    4e92:	68fb      	ldr	r3, [r7, #12]
    4e94:	429a      	cmp	r2, r3
    4e96:	d803      	bhi.n	4ea0 <i2c_master_enable+0x54>
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    4e98:	68bb      	ldr	r3, [r7, #8]
    4e9a:	2210      	movs	r2, #16
    4e9c:	835a      	strh	r2, [r3, #26]
			return;
    4e9e:	e006      	b.n	4eae <i2c_master_enable+0x62>
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    4ea0:	68bb      	ldr	r3, [r7, #8]
    4ea2:	8b5b      	ldrh	r3, [r3, #26]
    4ea4:	b29b      	uxth	r3, r3
    4ea6:	001a      	movs	r2, r3
    4ea8:	2310      	movs	r3, #16
    4eaa:	4013      	ands	r3, r2
    4eac:	d0eb      	beq.n	4e86 <i2c_master_enable+0x3a>
}
    4eae:	46bd      	mov	sp, r7
    4eb0:	b004      	add	sp, #16
    4eb2:	bd80      	pop	{r7, pc}
    4eb4:	00004da5 	.word	0x00004da5
    4eb8:	00009009 	.word	0x00009009
    4ebc:	00004c81 	.word	0x00004c81

00004ec0 <i2c_master_enable_callback>:
{
    4ec0:	b580      	push	{r7, lr}
    4ec2:	b082      	sub	sp, #8
    4ec4:	af00      	add	r7, sp, #0
    4ec6:	6078      	str	r0, [r7, #4]
    4ec8:	000a      	movs	r2, r1
    4eca:	1cfb      	adds	r3, r7, #3
    4ecc:	701a      	strb	r2, [r3, #0]
	module->enabled_callback |= (1 << callback_type);
    4ece:	687b      	ldr	r3, [r7, #4]
    4ed0:	7e5b      	ldrb	r3, [r3, #25]
    4ed2:	b2db      	uxtb	r3, r3
    4ed4:	b25a      	sxtb	r2, r3
    4ed6:	1cfb      	adds	r3, r7, #3
    4ed8:	781b      	ldrb	r3, [r3, #0]
    4eda:	2101      	movs	r1, #1
    4edc:	4099      	lsls	r1, r3
    4ede:	000b      	movs	r3, r1
    4ee0:	b25b      	sxtb	r3, r3
    4ee2:	4313      	orrs	r3, r2
    4ee4:	b25b      	sxtb	r3, r3
    4ee6:	b2da      	uxtb	r2, r3
    4ee8:	687b      	ldr	r3, [r7, #4]
    4eea:	765a      	strb	r2, [r3, #25]
}
    4eec:	46c0      	nop			; (mov r8, r8)
    4eee:	46bd      	mov	sp, r7
    4ef0:	b002      	add	sp, #8
    4ef2:	bd80      	pop	{r7, pc}

00004ef4 <i2c_master_get_job_status>:
 *                                      data, indicating that slave does not
 *                                      want more data and was not able to read
 */
static inline enum status_code i2c_master_get_job_status(
		struct i2c_master_module *const module)
{
    4ef4:	b580      	push	{r7, lr}
    4ef6:	b082      	sub	sp, #8
    4ef8:	af00      	add	r7, sp, #0
    4efa:	6078      	str	r0, [r7, #4]
	/* Check sanity */
	Assert(module);
	Assert(module->hw);

	/* Return current status code */
	return module->status;
    4efc:	687b      	ldr	r3, [r7, #4]
    4efe:	2225      	movs	r2, #37	; 0x25
    4f00:	5c9b      	ldrb	r3, [r3, r2]
    4f02:	b2db      	uxtb	r3, r3
}
    4f04:	0018      	movs	r0, r3
    4f06:	46bd      	mov	sp, r7
    4f08:	b002      	add	sp, #8
    4f0a:	bd80      	pop	{r7, pc}

00004f0c <handle_hmi_input>:
static const lcv_parameters_t upper_settings_range = {.enable = 0, .tidal_volume_ml = 2500,
.peep_cm_h20 = 20, .pip_cm_h20 = 35, .breath_per_min = 60, .ie_ratio_tenths=40};


static void handle_hmi_input(void)
{
    4f0c:	b590      	push	{r4, r7, lr}
    4f0e:	b083      	sub	sp, #12
    4f10:	af00      	add	r7, sp, #0
	static bool last_button_status = false;
	// Check for stage change
	bool new_button_status = get_pushbutton_level();
    4f12:	1dfc      	adds	r4, r7, #7
    4f14:	4b66      	ldr	r3, [pc, #408]	; (50b0 <handle_hmi_input+0x1a4>)
    4f16:	4798      	blx	r3
    4f18:	0003      	movs	r3, r0
    4f1a:	7023      	strb	r3, [r4, #0]

	if(!last_button_status && new_button_status)
    4f1c:	4b65      	ldr	r3, [pc, #404]	; (50b4 <handle_hmi_input+0x1a8>)
    4f1e:	781b      	ldrb	r3, [r3, #0]
    4f20:	2201      	movs	r2, #1
    4f22:	4053      	eors	r3, r2
    4f24:	b2db      	uxtb	r3, r3
    4f26:	2b00      	cmp	r3, #0
    4f28:	d028      	beq.n	4f7c <handle_hmi_input+0x70>
    4f2a:	1dfb      	adds	r3, r7, #7
    4f2c:	781b      	ldrb	r3, [r3, #0]
    4f2e:	2b00      	cmp	r3, #0
    4f30:	d024      	beq.n	4f7c <handle_hmi_input+0x70>
	{
		switch (stage)
    4f32:	4b61      	ldr	r3, [pc, #388]	; (50b8 <handle_hmi_input+0x1ac>)
    4f34:	781b      	ldrb	r3, [r3, #0]
    4f36:	2b04      	cmp	r3, #4
    4f38:	d81c      	bhi.n	4f74 <handle_hmi_input+0x68>
    4f3a:	009a      	lsls	r2, r3, #2
    4f3c:	4b5f      	ldr	r3, [pc, #380]	; (50bc <handle_hmi_input+0x1b0>)
    4f3e:	18d3      	adds	r3, r2, r3
    4f40:	681b      	ldr	r3, [r3, #0]
    4f42:	469f      	mov	pc, r3
		{
			case STAGE_NONE:
				stage = STAGE_BPM;
    4f44:	4b5c      	ldr	r3, [pc, #368]	; (50b8 <handle_hmi_input+0x1ac>)
    4f46:	2201      	movs	r2, #1
    4f48:	701a      	strb	r2, [r3, #0]
				break;
    4f4a:	e017      	b.n	4f7c <handle_hmi_input+0x70>

			case STAGE_BPM:
				stage = STAGE_PEEP;
    4f4c:	4b5a      	ldr	r3, [pc, #360]	; (50b8 <handle_hmi_input+0x1ac>)
    4f4e:	2202      	movs	r2, #2
    4f50:	701a      	strb	r2, [r3, #0]
				break;
    4f52:	e013      	b.n	4f7c <handle_hmi_input+0x70>

			case STAGE_PEEP:
				stage = STAGE_PIP;
    4f54:	4b58      	ldr	r3, [pc, #352]	; (50b8 <handle_hmi_input+0x1ac>)
    4f56:	2203      	movs	r2, #3
    4f58:	701a      	strb	r2, [r3, #0]
				break;
    4f5a:	e00f      	b.n	4f7c <handle_hmi_input+0x70>

			case STAGE_PIP:
				stage = STAGE_IE;
    4f5c:	4b56      	ldr	r3, [pc, #344]	; (50b8 <handle_hmi_input+0x1ac>)
    4f5e:	2204      	movs	r2, #4
    4f60:	701a      	strb	r2, [r3, #0]
				break;
    4f62:	e00b      	b.n	4f7c <handle_hmi_input+0x70>

			case STAGE_IE:
				// Save settings
				update_settings(&settings_input);
    4f64:	4b56      	ldr	r3, [pc, #344]	; (50c0 <handle_hmi_input+0x1b4>)
    4f66:	0018      	movs	r0, r3
    4f68:	4b56      	ldr	r3, [pc, #344]	; (50c4 <handle_hmi_input+0x1b8>)
    4f6a:	4798      	blx	r3
				stage = STAGE_NONE;
    4f6c:	4b52      	ldr	r3, [pc, #328]	; (50b8 <handle_hmi_input+0x1ac>)
    4f6e:	2200      	movs	r2, #0
    4f70:	701a      	strb	r2, [r3, #0]
				break;
    4f72:	e003      	b.n	4f7c <handle_hmi_input+0x70>
			
			default:
				stage = STAGE_NONE;
    4f74:	4b50      	ldr	r3, [pc, #320]	; (50b8 <handle_hmi_input+0x1ac>)
    4f76:	2200      	movs	r2, #0
    4f78:	701a      	strb	r2, [r3, #0]
				break;
    4f7a:	46c0      	nop			; (mov r8, r8)
		}
	}

	// Handle the stage

	float knob_portion = get_input_potentiometer_portion();
    4f7c:	4b52      	ldr	r3, [pc, #328]	; (50c8 <handle_hmi_input+0x1bc>)
    4f7e:	4798      	blx	r3
    4f80:	1c03      	adds	r3, r0, #0
    4f82:	603b      	str	r3, [r7, #0]

	switch (stage)
    4f84:	4b4c      	ldr	r3, [pc, #304]	; (50b8 <handle_hmi_input+0x1ac>)
    4f86:	781b      	ldrb	r3, [r3, #0]
    4f88:	2b04      	cmp	r3, #4
    4f8a:	d900      	bls.n	4f8e <handle_hmi_input+0x82>
    4f8c:	e083      	b.n	5096 <handle_hmi_input+0x18a>
    4f8e:	009a      	lsls	r2, r3, #2
    4f90:	4b4e      	ldr	r3, [pc, #312]	; (50cc <handle_hmi_input+0x1c0>)
    4f92:	18d3      	adds	r3, r2, r3
    4f94:	681b      	ldr	r3, [r3, #0]
    4f96:	469f      	mov	pc, r3
	{
		case STAGE_NONE:
		break;

		case STAGE_BPM:
			settings_input.breath_per_min = (int32_t) lower_settings_range.breath_per_min +
    4f98:	2206      	movs	r2, #6
    4f9a:	4b4d      	ldr	r3, [pc, #308]	; (50d0 <handle_hmi_input+0x1c4>)
    4f9c:	0010      	movs	r0, r2
    4f9e:	4798      	blx	r3
    4fa0:	1c04      	adds	r4, r0, #0
			knob_portion * (upper_settings_range.breath_per_min - lower_settings_range.breath_per_min);
    4fa2:	223c      	movs	r2, #60	; 0x3c
    4fa4:	2306      	movs	r3, #6
    4fa6:	1ad2      	subs	r2, r2, r3
    4fa8:	4b49      	ldr	r3, [pc, #292]	; (50d0 <handle_hmi_input+0x1c4>)
    4faa:	0010      	movs	r0, r2
    4fac:	4798      	blx	r3
    4fae:	1c02      	adds	r2, r0, #0
    4fb0:	4b48      	ldr	r3, [pc, #288]	; (50d4 <handle_hmi_input+0x1c8>)
    4fb2:	6839      	ldr	r1, [r7, #0]
    4fb4:	1c10      	adds	r0, r2, #0
    4fb6:	4798      	blx	r3
    4fb8:	1c03      	adds	r3, r0, #0
    4fba:	1c1a      	adds	r2, r3, #0
			settings_input.breath_per_min = (int32_t) lower_settings_range.breath_per_min +
    4fbc:	4b46      	ldr	r3, [pc, #280]	; (50d8 <handle_hmi_input+0x1cc>)
    4fbe:	1c11      	adds	r1, r2, #0
    4fc0:	1c20      	adds	r0, r4, #0
    4fc2:	4798      	blx	r3
    4fc4:	1c03      	adds	r3, r0, #0
    4fc6:	1c1a      	adds	r2, r3, #0
    4fc8:	4b44      	ldr	r3, [pc, #272]	; (50dc <handle_hmi_input+0x1d0>)
    4fca:	1c10      	adds	r0, r2, #0
    4fcc:	4798      	blx	r3
    4fce:	0002      	movs	r2, r0
    4fd0:	4b3b      	ldr	r3, [pc, #236]	; (50c0 <handle_hmi_input+0x1b4>)
    4fd2:	611a      	str	r2, [r3, #16]
			break;
    4fd4:	e064      	b.n	50a0 <handle_hmi_input+0x194>

		case STAGE_PEEP:
			settings_input.peep_cm_h20 = (int32_t) lower_settings_range.peep_cm_h20 +
    4fd6:	2203      	movs	r2, #3
    4fd8:	4b3d      	ldr	r3, [pc, #244]	; (50d0 <handle_hmi_input+0x1c4>)
    4fda:	0010      	movs	r0, r2
    4fdc:	4798      	blx	r3
    4fde:	1c04      	adds	r4, r0, #0
			knob_portion * (upper_settings_range.peep_cm_h20 - lower_settings_range.peep_cm_h20);
    4fe0:	2214      	movs	r2, #20
    4fe2:	2303      	movs	r3, #3
    4fe4:	1ad2      	subs	r2, r2, r3
    4fe6:	4b3a      	ldr	r3, [pc, #232]	; (50d0 <handle_hmi_input+0x1c4>)
    4fe8:	0010      	movs	r0, r2
    4fea:	4798      	blx	r3
    4fec:	1c02      	adds	r2, r0, #0
    4fee:	4b39      	ldr	r3, [pc, #228]	; (50d4 <handle_hmi_input+0x1c8>)
    4ff0:	6839      	ldr	r1, [r7, #0]
    4ff2:	1c10      	adds	r0, r2, #0
    4ff4:	4798      	blx	r3
    4ff6:	1c03      	adds	r3, r0, #0
    4ff8:	1c1a      	adds	r2, r3, #0
			settings_input.peep_cm_h20 = (int32_t) lower_settings_range.peep_cm_h20 +
    4ffa:	4b37      	ldr	r3, [pc, #220]	; (50d8 <handle_hmi_input+0x1cc>)
    4ffc:	1c11      	adds	r1, r2, #0
    4ffe:	1c20      	adds	r0, r4, #0
    5000:	4798      	blx	r3
    5002:	1c03      	adds	r3, r0, #0
    5004:	1c1a      	adds	r2, r3, #0
    5006:	4b35      	ldr	r3, [pc, #212]	; (50dc <handle_hmi_input+0x1d0>)
    5008:	1c10      	adds	r0, r2, #0
    500a:	4798      	blx	r3
    500c:	0002      	movs	r2, r0
    500e:	4b2c      	ldr	r3, [pc, #176]	; (50c0 <handle_hmi_input+0x1b4>)
    5010:	609a      	str	r2, [r3, #8]
			break;
    5012:	e045      	b.n	50a0 <handle_hmi_input+0x194>

		case STAGE_PIP:
			settings_input.pip_cm_h20 = (int32_t) lower_settings_range.pip_cm_h20 +
    5014:	220a      	movs	r2, #10
    5016:	4b2e      	ldr	r3, [pc, #184]	; (50d0 <handle_hmi_input+0x1c4>)
    5018:	0010      	movs	r0, r2
    501a:	4798      	blx	r3
    501c:	1c04      	adds	r4, r0, #0
			knob_portion * (upper_settings_range.pip_cm_h20 - lower_settings_range.pip_cm_h20);
    501e:	2223      	movs	r2, #35	; 0x23
    5020:	230a      	movs	r3, #10
    5022:	1ad2      	subs	r2, r2, r3
    5024:	4b2a      	ldr	r3, [pc, #168]	; (50d0 <handle_hmi_input+0x1c4>)
    5026:	0010      	movs	r0, r2
    5028:	4798      	blx	r3
    502a:	1c02      	adds	r2, r0, #0
    502c:	4b29      	ldr	r3, [pc, #164]	; (50d4 <handle_hmi_input+0x1c8>)
    502e:	6839      	ldr	r1, [r7, #0]
    5030:	1c10      	adds	r0, r2, #0
    5032:	4798      	blx	r3
    5034:	1c03      	adds	r3, r0, #0
    5036:	1c1a      	adds	r2, r3, #0
			settings_input.pip_cm_h20 = (int32_t) lower_settings_range.pip_cm_h20 +
    5038:	4b27      	ldr	r3, [pc, #156]	; (50d8 <handle_hmi_input+0x1cc>)
    503a:	1c11      	adds	r1, r2, #0
    503c:	1c20      	adds	r0, r4, #0
    503e:	4798      	blx	r3
    5040:	1c03      	adds	r3, r0, #0
    5042:	1c1a      	adds	r2, r3, #0
    5044:	4b25      	ldr	r3, [pc, #148]	; (50dc <handle_hmi_input+0x1d0>)
    5046:	1c10      	adds	r0, r2, #0
    5048:	4798      	blx	r3
    504a:	0002      	movs	r2, r0
    504c:	4b1c      	ldr	r3, [pc, #112]	; (50c0 <handle_hmi_input+0x1b4>)
    504e:	60da      	str	r2, [r3, #12]
			break;
    5050:	e026      	b.n	50a0 <handle_hmi_input+0x194>

		case STAGE_IE:
			settings_input.ie_ratio_tenths = (int32_t) lower_settings_range.ie_ratio_tenths +
    5052:	2305      	movs	r3, #5
    5054:	001a      	movs	r2, r3
    5056:	4b1e      	ldr	r3, [pc, #120]	; (50d0 <handle_hmi_input+0x1c4>)
    5058:	0010      	movs	r0, r2
    505a:	4798      	blx	r3
    505c:	1c04      	adds	r4, r0, #0
			knob_portion * (upper_settings_range.ie_ratio_tenths - lower_settings_range.ie_ratio_tenths);
    505e:	2328      	movs	r3, #40	; 0x28
    5060:	001a      	movs	r2, r3
    5062:	2305      	movs	r3, #5
    5064:	1ad2      	subs	r2, r2, r3
    5066:	4b1a      	ldr	r3, [pc, #104]	; (50d0 <handle_hmi_input+0x1c4>)
    5068:	0010      	movs	r0, r2
    506a:	4798      	blx	r3
    506c:	1c02      	adds	r2, r0, #0
    506e:	4b19      	ldr	r3, [pc, #100]	; (50d4 <handle_hmi_input+0x1c8>)
    5070:	6839      	ldr	r1, [r7, #0]
    5072:	1c10      	adds	r0, r2, #0
    5074:	4798      	blx	r3
    5076:	1c03      	adds	r3, r0, #0
    5078:	1c1a      	adds	r2, r3, #0
			settings_input.ie_ratio_tenths = (int32_t) lower_settings_range.ie_ratio_tenths +
    507a:	4b17      	ldr	r3, [pc, #92]	; (50d8 <handle_hmi_input+0x1cc>)
    507c:	1c11      	adds	r1, r2, #0
    507e:	1c20      	adds	r0, r4, #0
    5080:	4798      	blx	r3
    5082:	1c03      	adds	r3, r0, #0
    5084:	1c1a      	adds	r2, r3, #0
    5086:	4b16      	ldr	r3, [pc, #88]	; (50e0 <handle_hmi_input+0x1d4>)
    5088:	1c10      	adds	r0, r2, #0
    508a:	4798      	blx	r3
    508c:	0003      	movs	r3, r0
    508e:	b2da      	uxtb	r2, r3
    5090:	4b0b      	ldr	r3, [pc, #44]	; (50c0 <handle_hmi_input+0x1b4>)
    5092:	705a      	strb	r2, [r3, #1]
			break;
    5094:	e004      	b.n	50a0 <handle_hmi_input+0x194>
		
		default:
			stage = STAGE_NONE;
    5096:	4b08      	ldr	r3, [pc, #32]	; (50b8 <handle_hmi_input+0x1ac>)
    5098:	2200      	movs	r2, #0
    509a:	701a      	strb	r2, [r3, #0]
			break;
    509c:	e000      	b.n	50a0 <handle_hmi_input+0x194>
		break;
    509e:	46c0      	nop			; (mov r8, r8)
	}

	last_button_status = new_button_status;
    50a0:	4b04      	ldr	r3, [pc, #16]	; (50b4 <handle_hmi_input+0x1a8>)
    50a2:	1dfa      	adds	r2, r7, #7
    50a4:	7812      	ldrb	r2, [r2, #0]
    50a6:	701a      	strb	r2, [r3, #0]
}
    50a8:	46c0      	nop			; (mov r8, r8)
    50aa:	46bd      	mov	sp, r7
    50ac:	b003      	add	sp, #12
    50ae:	bd90      	pop	{r4, r7, pc}
    50b0:	000054a1 	.word	0x000054a1
    50b4:	2000535c 	.word	0x2000535c
    50b8:	20005344 	.word	0x20005344
    50bc:	0000e3b0 	.word	0x0000e3b0
    50c0:	20005348 	.word	0x20005348
    50c4:	00004b05 	.word	0x00004b05
    50c8:	00002ba5 	.word	0x00002ba5
    50cc:	0000e3c4 	.word	0x0000e3c4
    50d0:	0000bab9 	.word	0x0000bab9
    50d4:	0000b501 	.word	0x0000b501
    50d8:	0000adfd 	.word	0x0000adfd
    50dc:	0000ba79 	.word	0x0000ba79
    50e0:	0000ac4d 	.word	0x0000ac4d

000050e4 <vScreenChangeTimerCallback>:

static void vScreenChangeTimerCallback( TimerHandle_t xTimer )
{
    50e4:	b580      	push	{r7, lr}
    50e6:	b082      	sub	sp, #8
    50e8:	af00      	add	r7, sp, #0
    50ea:	6078      	str	r0, [r7, #4]
	UNUSED(xTimer);
	display_main_page = !display_main_page;
    50ec:	4b08      	ldr	r3, [pc, #32]	; (5110 <vScreenChangeTimerCallback+0x2c>)
    50ee:	781b      	ldrb	r3, [r3, #0]
    50f0:	1e5a      	subs	r2, r3, #1
    50f2:	4193      	sbcs	r3, r2
    50f4:	b2db      	uxtb	r3, r3
    50f6:	2201      	movs	r2, #1
    50f8:	4053      	eors	r3, r2
    50fa:	b2db      	uxtb	r3, r3
    50fc:	1c1a      	adds	r2, r3, #0
    50fe:	2301      	movs	r3, #1
    5100:	4013      	ands	r3, r2
    5102:	b2da      	uxtb	r2, r3
    5104:	4b02      	ldr	r3, [pc, #8]	; (5110 <vScreenChangeTimerCallback+0x2c>)
    5106:	701a      	strb	r2, [r3, #0]
}
    5108:	46c0      	nop			; (mov r8, r8)
    510a:	46bd      	mov	sp, r7
    510c:	b002      	add	sp, #8
    510e:	bd80      	pop	{r7, pc}
    5110:	20000120 	.word	0x20000120

00005114 <vScreenRefreshTimerCallback>:

static void vScreenRefreshTimerCallback( TimerHandle_t xTimer )
{
    5114:	b580      	push	{r7, lr}
    5116:	b082      	sub	sp, #8
    5118:	af00      	add	r7, sp, #0
    511a:	6078      	str	r0, [r7, #4]
	UNUSED(xTimer);
	
	// Don't display alarm page if no alarms
	if(!display_main_page)
    511c:	4b10      	ldr	r3, [pc, #64]	; (5160 <vScreenRefreshTimerCallback+0x4c>)
    511e:	781b      	ldrb	r3, [r3, #0]
    5120:	2201      	movs	r2, #1
    5122:	4053      	eors	r3, r2
    5124:	b2db      	uxtb	r3, r3
    5126:	2b00      	cmp	r3, #0
    5128:	d00b      	beq.n	5142 <vScreenRefreshTimerCallback+0x2e>
	{
		if(!any_alarms_set())
    512a:	4b0e      	ldr	r3, [pc, #56]	; (5164 <vScreenRefreshTimerCallback+0x50>)
    512c:	4798      	blx	r3
    512e:	0003      	movs	r3, r0
    5130:	001a      	movs	r2, r3
    5132:	2301      	movs	r3, #1
    5134:	4053      	eors	r3, r2
    5136:	b2db      	uxtb	r3, r3
    5138:	2b00      	cmp	r3, #0
    513a:	d002      	beq.n	5142 <vScreenRefreshTimerCallback+0x2e>
		{
			display_main_page = true;
    513c:	4b08      	ldr	r3, [pc, #32]	; (5160 <vScreenRefreshTimerCallback+0x4c>)
    513e:	2201      	movs	r2, #1
    5140:	701a      	strb	r2, [r3, #0]
		}
	}

	if(display_main_page)
    5142:	4b07      	ldr	r3, [pc, #28]	; (5160 <vScreenRefreshTimerCallback+0x4c>)
    5144:	781b      	ldrb	r3, [r3, #0]
    5146:	2b00      	cmp	r3, #0
    5148:	d003      	beq.n	5152 <vScreenRefreshTimerCallback+0x3e>
	{
		send_buffer(MAIN_SCREEN);
    514a:	2000      	movs	r0, #0
    514c:	4b06      	ldr	r3, [pc, #24]	; (5168 <vScreenRefreshTimerCallback+0x54>)
    514e:	4798      	blx	r3
	}
	else
	{
		send_buffer(ALARM_SCREEN);
	}
}
    5150:	e002      	b.n	5158 <vScreenRefreshTimerCallback+0x44>
		send_buffer(ALARM_SCREEN);
    5152:	2001      	movs	r0, #1
    5154:	4b04      	ldr	r3, [pc, #16]	; (5168 <vScreenRefreshTimerCallback+0x54>)
    5156:	4798      	blx	r3
}
    5158:	46c0      	nop			; (mov r8, r8)
    515a:	46bd      	mov	sp, r7
    515c:	b002      	add	sp, #8
    515e:	bd80      	pop	{r7, pc}
    5160:	20000120 	.word	0x20000120
    5164:	00002c95 	.word	0x00002c95
    5168:	00003c85 	.word	0x00003c85

0000516c <vI2CTimeoutTimerCallback>:

static void vI2CTimeoutTimerCallback( TimerHandle_t xTimer )
{
    516c:	b580      	push	{r7, lr}
    516e:	b082      	sub	sp, #8
    5170:	af00      	add	r7, sp, #0
    5172:	6078      	str	r0, [r7, #4]
	UNUSED(xTimer);
	vTaskResume(lcd_i2c_task_handle);
    5174:	4b04      	ldr	r3, [pc, #16]	; (5188 <vI2CTimeoutTimerCallback+0x1c>)
    5176:	681b      	ldr	r3, [r3, #0]
    5178:	0018      	movs	r0, r3
    517a:	4b04      	ldr	r3, [pc, #16]	; (518c <vI2CTimeoutTimerCallback+0x20>)
    517c:	4798      	blx	r3
}
    517e:	46c0      	nop			; (mov r8, r8)
    5180:	46bd      	mov	sp, r7
    5182:	b002      	add	sp, #8
    5184:	bd80      	pop	{r7, pc}
    5186:	46c0      	nop			; (mov r8, r8)
    5188:	20005308 	.word	0x20005308
    518c:	00006abd 	.word	0x00006abd

00005190 <handle_i2c_write_complete>:

void handle_i2c_write_complete(struct i2c_master_module *const module)
{
    5190:	b590      	push	{r4, r7, lr}
    5192:	b085      	sub	sp, #20
    5194:	af00      	add	r7, sp, #0
    5196:	6078      	str	r0, [r7, #4]
	 enum status_code status = i2c_master_get_job_status(module);
    5198:	230f      	movs	r3, #15
    519a:	18fc      	adds	r4, r7, r3
    519c:	687b      	ldr	r3, [r7, #4]
    519e:	0018      	movs	r0, r3
    51a0:	4b06      	ldr	r3, [pc, #24]	; (51bc <handle_i2c_write_complete+0x2c>)
    51a2:	4798      	blx	r3
    51a4:	0003      	movs	r3, r0
    51a6:	7023      	strb	r3, [r4, #0]

	xTaskResumeFromISR(lcd_i2c_task_handle);
    51a8:	4b05      	ldr	r3, [pc, #20]	; (51c0 <handle_i2c_write_complete+0x30>)
    51aa:	681b      	ldr	r3, [r3, #0]
    51ac:	0018      	movs	r0, r3
    51ae:	4b05      	ldr	r3, [pc, #20]	; (51c4 <handle_i2c_write_complete+0x34>)
    51b0:	4798      	blx	r3
}
    51b2:	46c0      	nop			; (mov r8, r8)
    51b4:	46bd      	mov	sp, r7
    51b6:	b005      	add	sp, #20
    51b8:	bd90      	pop	{r4, r7, pc}
    51ba:	46c0      	nop			; (mov r8, r8)
    51bc:	00004ef5 	.word	0x00004ef5
    51c0:	20005308 	.word	0x20005308
    51c4:	00006b71 	.word	0x00006b71

000051c8 <lcd_i2c_hw_setup>:

static void lcd_i2c_hw_setup(void)
{
    51c8:	b580      	push	{r7, lr}
    51ca:	b08e      	sub	sp, #56	; 0x38
    51cc:	af00      	add	r7, sp, #0
	struct i2c_master_config config_i2c_master;
	i2c_master_get_config_defaults(&config_i2c_master);
    51ce:	1d3b      	adds	r3, r7, #4
    51d0:	0018      	movs	r0, r3
    51d2:	4b21      	ldr	r3, [pc, #132]	; (5258 <lcd_i2c_hw_setup+0x90>)
    51d4:	4798      	blx	r3
	config_i2c_master.generator_source = GCLK_GENERATOR_1;	// 8 MHz
    51d6:	1d3b      	adds	r3, r7, #4
    51d8:	2201      	movs	r2, #1
    51da:	731a      	strb	r2, [r3, #12]
	config_i2c_master.baud_rate = 45; // Set in # of kHz
    51dc:	1d3b      	adds	r3, r7, #4
    51de:	222d      	movs	r2, #45	; 0x2d
    51e0:	601a      	str	r2, [r3, #0]
	config_i2c_master.buffer_timeout = 65535;
    51e2:	1d3b      	adds	r3, r7, #4
    51e4:	2201      	movs	r2, #1
    51e6:	4252      	negs	r2, r2
    51e8:	82da      	strh	r2, [r3, #22]
	config_i2c_master.pinmux_pad0 = PIN_PA16C_SERCOM1_PAD0;
    51ea:	1d3b      	adds	r3, r7, #4
    51ec:	2210      	movs	r2, #16
    51ee:	61da      	str	r2, [r3, #28]
	config_i2c_master.pinmux_pad1 = PIN_PA17C_SERCOM1_PAD1;
    51f0:	1d3b      	adds	r3, r7, #4
    51f2:	2211      	movs	r2, #17
    51f4:	621a      	str	r2, [r3, #32]
	
	/* Initialize and enable device with config */
	while(i2c_master_init(&i2c_master_instance, LCD_SERCOM, &config_i2c_master) != STATUS_OK);
    51f6:	46c0      	nop			; (mov r8, r8)
    51f8:	1d3a      	adds	r2, r7, #4
    51fa:	4918      	ldr	r1, [pc, #96]	; (525c <lcd_i2c_hw_setup+0x94>)
    51fc:	4b18      	ldr	r3, [pc, #96]	; (5260 <lcd_i2c_hw_setup+0x98>)
    51fe:	0018      	movs	r0, r3
    5200:	4b18      	ldr	r3, [pc, #96]	; (5264 <lcd_i2c_hw_setup+0x9c>)
    5202:	4798      	blx	r3
    5204:	1e03      	subs	r3, r0, #0
    5206:	d1f7      	bne.n	51f8 <lcd_i2c_hw_setup+0x30>

	// Uses FreeRTOS, so need to limit priority
	irq_register_handler(LCD_SERCOM_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY);
    5208:	200a      	movs	r0, #10
    520a:	4b17      	ldr	r3, [pc, #92]	; (5268 <lcd_i2c_hw_setup+0xa0>)
    520c:	4798      	blx	r3
    520e:	2104      	movs	r1, #4
    5210:	200a      	movs	r0, #10
    5212:	4b16      	ldr	r3, [pc, #88]	; (526c <lcd_i2c_hw_setup+0xa4>)
    5214:	4798      	blx	r3
    5216:	200a      	movs	r0, #10
    5218:	4b15      	ldr	r3, [pc, #84]	; (5270 <lcd_i2c_hw_setup+0xa8>)
    521a:	4798      	blx	r3
	i2c_master_register_callback(&i2c_master_instance, handle_i2c_write_complete, I2C_MASTER_CALLBACK_WRITE_COMPLETE);
    521c:	4915      	ldr	r1, [pc, #84]	; (5274 <lcd_i2c_hw_setup+0xac>)
    521e:	4b10      	ldr	r3, [pc, #64]	; (5260 <lcd_i2c_hw_setup+0x98>)
    5220:	2200      	movs	r2, #0
    5222:	0018      	movs	r0, r3
    5224:	4b14      	ldr	r3, [pc, #80]	; (5278 <lcd_i2c_hw_setup+0xb0>)
    5226:	4798      	blx	r3
	i2c_master_register_callback(&i2c_master_instance, handle_i2c_write_complete, I2C_MASTER_CALLBACK_ERROR);
    5228:	4912      	ldr	r1, [pc, #72]	; (5274 <lcd_i2c_hw_setup+0xac>)
    522a:	4b0d      	ldr	r3, [pc, #52]	; (5260 <lcd_i2c_hw_setup+0x98>)
    522c:	2202      	movs	r2, #2
    522e:	0018      	movs	r0, r3
    5230:	4b11      	ldr	r3, [pc, #68]	; (5278 <lcd_i2c_hw_setup+0xb0>)
    5232:	4798      	blx	r3
	i2c_master_enable_callback(&i2c_master_instance, I2C_MASTER_CALLBACK_WRITE_COMPLETE);
    5234:	4b0a      	ldr	r3, [pc, #40]	; (5260 <lcd_i2c_hw_setup+0x98>)
    5236:	2100      	movs	r1, #0
    5238:	0018      	movs	r0, r3
    523a:	4b10      	ldr	r3, [pc, #64]	; (527c <lcd_i2c_hw_setup+0xb4>)
    523c:	4798      	blx	r3
	i2c_master_enable_callback(&i2c_master_instance, I2C_MASTER_CALLBACK_ERROR);
    523e:	4b08      	ldr	r3, [pc, #32]	; (5260 <lcd_i2c_hw_setup+0x98>)
    5240:	2102      	movs	r1, #2
    5242:	0018      	movs	r0, r3
    5244:	4b0d      	ldr	r3, [pc, #52]	; (527c <lcd_i2c_hw_setup+0xb4>)
    5246:	4798      	blx	r3

	i2c_master_enable(&i2c_master_instance);
    5248:	4b05      	ldr	r3, [pc, #20]	; (5260 <lcd_i2c_hw_setup+0x98>)
    524a:	0018      	movs	r0, r3
    524c:	4b0c      	ldr	r3, [pc, #48]	; (5280 <lcd_i2c_hw_setup+0xb8>)
    524e:	4798      	blx	r3
}
    5250:	46c0      	nop			; (mov r8, r8)
    5252:	46bd      	mov	sp, r7
    5254:	b00e      	add	sp, #56	; 0x38
    5256:	bd80      	pop	{r7, pc}
    5258:	00004dc9 	.word	0x00004dc9
    525c:	42000c00 	.word	0x42000c00
    5260:	2000531c 	.word	0x2000531c
    5264:	0000161d 	.word	0x0000161d
    5268:	00004b71 	.word	0x00004b71
    526c:	00004ba5 	.word	0x00004ba5
    5270:	00004b45 	.word	0x00004b45
    5274:	00005191 	.word	0x00005191
    5278:	00001ad1 	.word	0x00001ad1
    527c:	00004ec1 	.word	0x00004ec1
    5280:	00004e4d 	.word	0x00004e4d

00005284 <hmi_task>:

static void hmi_task(void * pvParameters)
{
    5284:	b590      	push	{r4, r7, lr}
    5286:	b087      	sub	sp, #28
    5288:	af02      	add	r7, sp, #8
    528a:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);

	lcd_i2c_hw_setup();
    528c:	4b29      	ldr	r3, [pc, #164]	; (5334 <hmi_task+0xb0>)
    528e:	4798      	blx	r3
	lcd_init();
    5290:	4b29      	ldr	r3, [pc, #164]	; (5338 <hmi_task+0xb4>)
    5292:	4798      	blx	r3

	screen_update_handle = xTimerCreate("SCREEN_TIM",
    5294:	4829      	ldr	r0, [pc, #164]	; (533c <hmi_task+0xb8>)
    5296:	4b2a      	ldr	r3, [pc, #168]	; (5340 <hmi_task+0xbc>)
    5298:	9300      	str	r3, [sp, #0]
    529a:	2300      	movs	r3, #0
    529c:	2201      	movs	r2, #1
    529e:	211e      	movs	r1, #30
    52a0:	4c28      	ldr	r4, [pc, #160]	; (5344 <hmi_task+0xc0>)
    52a2:	47a0      	blx	r4
    52a4:	0002      	movs	r2, r0
    52a6:	4b28      	ldr	r3, [pc, #160]	; (5348 <hmi_task+0xc4>)
    52a8:	601a      	str	r2, [r3, #0]
				pdMS_TO_TICKS(30),
				pdTRUE,
				(void *) 0,
				vScreenRefreshTimerCallback);
	if(screen_update_handle)
    52aa:	4b27      	ldr	r3, [pc, #156]	; (5348 <hmi_task+0xc4>)
    52ac:	681b      	ldr	r3, [r3, #0]
    52ae:	2b00      	cmp	r3, #0
    52b0:	d00b      	beq.n	52ca <hmi_task+0x46>
	{
		xTimerStart(screen_update_handle, 0);
    52b2:	4b25      	ldr	r3, [pc, #148]	; (5348 <hmi_task+0xc4>)
    52b4:	681c      	ldr	r4, [r3, #0]
    52b6:	4b25      	ldr	r3, [pc, #148]	; (534c <hmi_task+0xc8>)
    52b8:	4798      	blx	r3
    52ba:	0002      	movs	r2, r0
    52bc:	2300      	movs	r3, #0
    52be:	9300      	str	r3, [sp, #0]
    52c0:	2300      	movs	r3, #0
    52c2:	2101      	movs	r1, #1
    52c4:	0020      	movs	r0, r4
    52c6:	4c22      	ldr	r4, [pc, #136]	; (5350 <hmi_task+0xcc>)
    52c8:	47a0      	blx	r4
	}

	screen_change_handle = xTimerCreate("SCREEN_CHG",
    52ca:	23fa      	movs	r3, #250	; 0xfa
    52cc:	00d9      	lsls	r1, r3, #3
    52ce:	4821      	ldr	r0, [pc, #132]	; (5354 <hmi_task+0xd0>)
    52d0:	4b21      	ldr	r3, [pc, #132]	; (5358 <hmi_task+0xd4>)
    52d2:	9300      	str	r3, [sp, #0]
    52d4:	2300      	movs	r3, #0
    52d6:	2201      	movs	r2, #1
    52d8:	4c1a      	ldr	r4, [pc, #104]	; (5344 <hmi_task+0xc0>)
    52da:	47a0      	blx	r4
    52dc:	0002      	movs	r2, r0
    52de:	4b1f      	ldr	r3, [pc, #124]	; (535c <hmi_task+0xd8>)
    52e0:	601a      	str	r2, [r3, #0]
		pdMS_TO_TICKS(2000),
		pdTRUE,
		(void *) 0,
		vScreenChangeTimerCallback);
	if(screen_change_handle)
    52e2:	4b1e      	ldr	r3, [pc, #120]	; (535c <hmi_task+0xd8>)
    52e4:	681b      	ldr	r3, [r3, #0]
    52e6:	2b00      	cmp	r3, #0
    52e8:	d00b      	beq.n	5302 <hmi_task+0x7e>
	{
		xTimerStart(screen_change_handle, 0);
    52ea:	4b1c      	ldr	r3, [pc, #112]	; (535c <hmi_task+0xd8>)
    52ec:	681c      	ldr	r4, [r3, #0]
    52ee:	4b17      	ldr	r3, [pc, #92]	; (534c <hmi_task+0xc8>)
    52f0:	4798      	blx	r3
    52f2:	0002      	movs	r2, r0
    52f4:	2300      	movs	r3, #0
    52f6:	9300      	str	r3, [sp, #0]
    52f8:	2300      	movs	r3, #0
    52fa:	2101      	movs	r1, #1
    52fc:	0020      	movs	r0, r4
    52fe:	4c14      	ldr	r4, [pc, #80]	; (5350 <hmi_task+0xcc>)
    5300:	47a0      	blx	r4
	}

	const TickType_t xFrequency = pdMS_TO_TICKS(20);	// 50 Hz rate
    5302:	2314      	movs	r3, #20
    5304:	60fb      	str	r3, [r7, #12]
	TickType_t xLastWakeTime = xTaskGetTickCount();
    5306:	4b11      	ldr	r3, [pc, #68]	; (534c <hmi_task+0xc8>)
    5308:	4798      	blx	r3
    530a:	0003      	movs	r3, r0
    530c:	60bb      	str	r3, [r7, #8]
	
	for (;;)
	{
		// Ensure constant period, but don't use timer so that we have the defined priority of this task
		vTaskDelayUntil( &xLastWakeTime, xFrequency);
    530e:	68fa      	ldr	r2, [r7, #12]
    5310:	2308      	movs	r3, #8
    5312:	18fb      	adds	r3, r7, r3
    5314:	0011      	movs	r1, r2
    5316:	0018      	movs	r0, r3
    5318:	4b11      	ldr	r3, [pc, #68]	; (5360 <hmi_task+0xdc>)
    531a:	4798      	blx	r3

		handle_hmi_input();
    531c:	4b11      	ldr	r3, [pc, #68]	; (5364 <hmi_task+0xe0>)
    531e:	4798      	blx	r3
		// Actual display write and screen changes happens in timers. Here we just update buffers
		update_main_buffer(&settings_input, stage);
    5320:	4b11      	ldr	r3, [pc, #68]	; (5368 <hmi_task+0xe4>)
    5322:	781a      	ldrb	r2, [r3, #0]
    5324:	4b11      	ldr	r3, [pc, #68]	; (536c <hmi_task+0xe8>)
    5326:	0011      	movs	r1, r2
    5328:	0018      	movs	r0, r3
    532a:	4b11      	ldr	r3, [pc, #68]	; (5370 <hmi_task+0xec>)
    532c:	4798      	blx	r3
		update_alarm_buffer();
    532e:	4b11      	ldr	r3, [pc, #68]	; (5374 <hmi_task+0xf0>)
    5330:	4798      	blx	r3
		vTaskDelayUntil( &xLastWakeTime, xFrequency);
    5332:	e7ec      	b.n	530e <hmi_task+0x8a>
    5334:	000051c9 	.word	0x000051c9
    5338:	00003bed 	.word	0x00003bed
    533c:	0000e3d8 	.word	0x0000e3d8
    5340:	00005115 	.word	0x00005115
    5344:	0000768d 	.word	0x0000768d
    5348:	2000530c 	.word	0x2000530c
    534c:	00006e11 	.word	0x00006e11
    5350:	00007731 	.word	0x00007731
    5354:	0000e3e4 	.word	0x0000e3e4
    5358:	000050e5 	.word	0x000050e5
    535c:	20005310 	.word	0x20005310
    5360:	00006851 	.word	0x00006851
    5364:	00004f0d 	.word	0x00004f0d
    5368:	20005344 	.word	0x20005344
    536c:	20005348 	.word	0x20005348
    5370:	00003f39 	.word	0x00003f39
    5374:	00004111 	.word	0x00004111

00005378 <lcd_i2c_task>:

	}
}

static void lcd_i2c_task(void * pvParameters)
{
    5378:	b590      	push	{r4, r7, lr}
    537a:	b089      	sub	sp, #36	; 0x24
    537c:	af02      	add	r7, sp, #8
    537e:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);

	i2c_timeout_timer_handle = xTimerCreate("I2C_TIMEOUT",
    5380:	4817      	ldr	r0, [pc, #92]	; (53e0 <lcd_i2c_task+0x68>)
    5382:	4b18      	ldr	r3, [pc, #96]	; (53e4 <lcd_i2c_task+0x6c>)
    5384:	9300      	str	r3, [sp, #0]
    5386:	2300      	movs	r3, #0
    5388:	2200      	movs	r2, #0
    538a:	211e      	movs	r1, #30
    538c:	4c16      	ldr	r4, [pc, #88]	; (53e8 <lcd_i2c_task+0x70>)
    538e:	47a0      	blx	r4
    5390:	0002      	movs	r2, r0
    5392:	4b16      	ldr	r3, [pc, #88]	; (53ec <lcd_i2c_task+0x74>)
    5394:	601a      	str	r2, [r3, #0]

	i2c_transaction_t transaction;

	for (;;)
	{
		if(xQueueReceive(lcd_i2c_queue, &transaction,portMAX_DELAY) == pdTRUE)
    5396:	4b16      	ldr	r3, [pc, #88]	; (53f0 <lcd_i2c_task+0x78>)
    5398:	6818      	ldr	r0, [r3, #0]
    539a:	2301      	movs	r3, #1
    539c:	425a      	negs	r2, r3
    539e:	230c      	movs	r3, #12
    53a0:	18fb      	adds	r3, r7, r3
    53a2:	0019      	movs	r1, r3
    53a4:	4b13      	ldr	r3, [pc, #76]	; (53f4 <lcd_i2c_task+0x7c>)
    53a6:	4798      	blx	r3
    53a8:	0003      	movs	r3, r0
    53aa:	2b01      	cmp	r3, #1
    53ac:	d1f3      	bne.n	5396 <lcd_i2c_task+0x1e>
		{
			// Send transaction
			i2c_master_write_packet_job(&i2c_master_instance, &transaction.packet);
    53ae:	230c      	movs	r3, #12
    53b0:	18fa      	adds	r2, r7, r3
    53b2:	4b11      	ldr	r3, [pc, #68]	; (53f8 <lcd_i2c_task+0x80>)
    53b4:	0011      	movs	r1, r2
    53b6:	0018      	movs	r0, r3
    53b8:	4b10      	ldr	r3, [pc, #64]	; (53fc <lcd_i2c_task+0x84>)
    53ba:	4798      	blx	r3

			// Set up timeout timer
			xTimerReset(i2c_timeout_timer_handle, 0);
    53bc:	4b0b      	ldr	r3, [pc, #44]	; (53ec <lcd_i2c_task+0x74>)
    53be:	681c      	ldr	r4, [r3, #0]
    53c0:	4b0f      	ldr	r3, [pc, #60]	; (5400 <lcd_i2c_task+0x88>)
    53c2:	4798      	blx	r3
    53c4:	0002      	movs	r2, r0
    53c6:	2300      	movs	r3, #0
    53c8:	9300      	str	r3, [sp, #0]
    53ca:	2300      	movs	r3, #0
    53cc:	2102      	movs	r1, #2
    53ce:	0020      	movs	r0, r4
    53d0:	4c0c      	ldr	r4, [pc, #48]	; (5404 <lcd_i2c_task+0x8c>)
    53d2:	47a0      	blx	r4

			vTaskSuspend(lcd_i2c_task_handle);
    53d4:	4b0c      	ldr	r3, [pc, #48]	; (5408 <lcd_i2c_task+0x90>)
    53d6:	681b      	ldr	r3, [r3, #0]
    53d8:	0018      	movs	r0, r3
    53da:	4b0c      	ldr	r3, [pc, #48]	; (540c <lcd_i2c_task+0x94>)
    53dc:	4798      	blx	r3
		if(xQueueReceive(lcd_i2c_queue, &transaction,portMAX_DELAY) == pdTRUE)
    53de:	e7da      	b.n	5396 <lcd_i2c_task+0x1e>
    53e0:	0000e3f0 	.word	0x0000e3f0
    53e4:	0000516d 	.word	0x0000516d
    53e8:	0000768d 	.word	0x0000768d
    53ec:	20005314 	.word	0x20005314
    53f0:	20005318 	.word	0x20005318
    53f4:	00006025 	.word	0x00006025
    53f8:	2000531c 	.word	0x2000531c
    53fc:	00001d55 	.word	0x00001d55
    5400:	00006e11 	.word	0x00006e11
    5404:	00007731 	.word	0x00007731
    5408:	20005308 	.word	0x20005308
    540c:	00006975 	.word	0x00006975

00005410 <create_hmi_task>:
*	\param stack_depth_words The depth of the stack in words
*	\param task_priority The task priority
*/

void create_hmi_task(uint16_t stack_depth_words, unsigned portBASE_TYPE task_priority)
{
    5410:	b590      	push	{r4, r7, lr}
    5412:	b085      	sub	sp, #20
    5414:	af02      	add	r7, sp, #8
    5416:	0002      	movs	r2, r0
    5418:	6039      	str	r1, [r7, #0]
    541a:	1dbb      	adds	r3, r7, #6
    541c:	801a      	strh	r2, [r3, #0]
	lcd_i2c_queue = xQueueCreate(LCD_I2C_QUEUE_SIZE, sizeof(i2c_transaction_t));
    541e:	2200      	movs	r2, #0
    5420:	210c      	movs	r1, #12
    5422:	200a      	movs	r0, #10
    5424:	4b0f      	ldr	r3, [pc, #60]	; (5464 <create_hmi_task+0x54>)
    5426:	4798      	blx	r3
    5428:	0002      	movs	r2, r0
    542a:	4b0f      	ldr	r3, [pc, #60]	; (5468 <create_hmi_task+0x58>)
    542c:	601a      	str	r2, [r3, #0]

	xTaskCreate(hmi_task, (const char * const) "HMI",
    542e:	1dbb      	adds	r3, r7, #6
    5430:	881a      	ldrh	r2, [r3, #0]
    5432:	490e      	ldr	r1, [pc, #56]	; (546c <create_hmi_task+0x5c>)
    5434:	480e      	ldr	r0, [pc, #56]	; (5470 <create_hmi_task+0x60>)
    5436:	4b0f      	ldr	r3, [pc, #60]	; (5474 <create_hmi_task+0x64>)
    5438:	9301      	str	r3, [sp, #4]
    543a:	683b      	ldr	r3, [r7, #0]
    543c:	9300      	str	r3, [sp, #0]
    543e:	2300      	movs	r3, #0
    5440:	4c0d      	ldr	r4, [pc, #52]	; (5478 <create_hmi_task+0x68>)
    5442:	47a0      	blx	r4
		stack_depth_words, NULL, task_priority, &hmi_task_handle);

	xTaskCreate(lcd_i2c_task, (const char * const) "I2C",
    5444:	2380      	movs	r3, #128	; 0x80
    5446:	005a      	lsls	r2, r3, #1
    5448:	490c      	ldr	r1, [pc, #48]	; (547c <create_hmi_task+0x6c>)
    544a:	480d      	ldr	r0, [pc, #52]	; (5480 <create_hmi_task+0x70>)
    544c:	4b0d      	ldr	r3, [pc, #52]	; (5484 <create_hmi_task+0x74>)
    544e:	9301      	str	r3, [sp, #4]
    5450:	683b      	ldr	r3, [r7, #0]
    5452:	9300      	str	r3, [sp, #0]
    5454:	2300      	movs	r3, #0
    5456:	4c08      	ldr	r4, [pc, #32]	; (5478 <create_hmi_task+0x68>)
    5458:	47a0      	blx	r4
		256, NULL, task_priority, &lcd_i2c_task_handle);
}
    545a:	46c0      	nop			; (mov r8, r8)
    545c:	46bd      	mov	sp, r7
    545e:	b003      	add	sp, #12
    5460:	bd90      	pop	{r4, r7, pc}
    5462:	46c0      	nop			; (mov r8, r8)
    5464:	00005c61 	.word	0x00005c61
    5468:	20005318 	.word	0x20005318
    546c:	0000e3fc 	.word	0x0000e3fc
    5470:	00005285 	.word	0x00005285
    5474:	20005304 	.word	0x20005304
    5478:	000065bd 	.word	0x000065bd
    547c:	0000e400 	.word	0x0000e400
    5480:	00005379 	.word	0x00005379
    5484:	20005308 	.word	0x20005308

00005488 <system_is_enabled>:
*	\brief Checks is the system enable switch is on
*
*	\return True if enabled, false otherwise
*/
bool system_is_enabled(void)
{
    5488:	b580      	push	{r7, lr}
    548a:	af00      	add	r7, sp, #0
	return (ioport_get_pin_level(INPUT_ENABLE_GPIO) == IOPORT_PIN_LEVEL_HIGH);
    548c:	202b      	movs	r0, #43	; 0x2b
    548e:	4b03      	ldr	r3, [pc, #12]	; (549c <system_is_enabled+0x14>)
    5490:	4798      	blx	r3
    5492:	0003      	movs	r3, r0
}
    5494:	0018      	movs	r0, r3
    5496:	46bd      	mov	sp, r7
    5498:	bd80      	pop	{r7, pc}
    549a:	46c0      	nop			; (mov r8, r8)
    549c:	00004d61 	.word	0x00004d61

000054a0 <get_pushbutton_level>:
*	\brief Checks the level of the pushbutton
*
*	\return True if high, false if low
*/
bool get_pushbutton_level(void)
{
    54a0:	b580      	push	{r7, lr}
    54a2:	af00      	add	r7, sp, #0
	return ioport_get_pin_level(INPUT_PUSHBUTTON_GPIO);
    54a4:	200c      	movs	r0, #12
    54a6:	4b03      	ldr	r3, [pc, #12]	; (54b4 <get_pushbutton_level+0x14>)
    54a8:	4798      	blx	r3
    54aa:	0003      	movs	r3, r0
}
    54ac:	0018      	movs	r0, r3
    54ae:	46bd      	mov	sp, r7
    54b0:	bd80      	pop	{r7, pc}
    54b2:	46c0      	nop			; (mov r8, r8)
    54b4:	00004d61 	.word	0x00004d61

000054b8 <add_lcd_i2c_transaction_to_queue>:

void add_lcd_i2c_transaction_to_queue(i2c_transaction_t transaction)
{
    54b8:	b590      	push	{r4, r7, lr}
    54ba:	b085      	sub	sp, #20
    54bc:	af00      	add	r7, sp, #0
    54be:	1d3b      	adds	r3, r7, #4
    54c0:	6018      	str	r0, [r3, #0]
    54c2:	6059      	str	r1, [r3, #4]
    54c4:	609a      	str	r2, [r3, #8]
	if(lcd_i2c_queue)
    54c6:	4b07      	ldr	r3, [pc, #28]	; (54e4 <add_lcd_i2c_transaction_to_queue+0x2c>)
    54c8:	681b      	ldr	r3, [r3, #0]
    54ca:	2b00      	cmp	r3, #0
    54cc:	d006      	beq.n	54dc <add_lcd_i2c_transaction_to_queue+0x24>
	{
		xQueueSend(lcd_i2c_queue, &transaction, 0);
    54ce:	4b05      	ldr	r3, [pc, #20]	; (54e4 <add_lcd_i2c_transaction_to_queue+0x2c>)
    54d0:	6818      	ldr	r0, [r3, #0]
    54d2:	1d39      	adds	r1, r7, #4
    54d4:	2300      	movs	r3, #0
    54d6:	2200      	movs	r2, #0
    54d8:	4c03      	ldr	r4, [pc, #12]	; (54e8 <add_lcd_i2c_transaction_to_queue+0x30>)
    54da:	47a0      	blx	r4
	}
    54dc:	46c0      	nop			; (mov r8, r8)
    54de:	46bd      	mov	sp, r7
    54e0:	b005      	add	sp, #20
    54e2:	bd90      	pop	{r4, r7, pc}
    54e4:	20005318 	.word	0x20005318
    54e8:	00005d25 	.word	0x00005d25

000054ec <arch_ioport_pin_to_port_id>:
{
    54ec:	b580      	push	{r7, lr}
    54ee:	b082      	sub	sp, #8
    54f0:	af00      	add	r7, sp, #0
    54f2:	6078      	str	r0, [r7, #4]
	return pin >> 5;
    54f4:	687b      	ldr	r3, [r7, #4]
    54f6:	095b      	lsrs	r3, r3, #5
}
    54f8:	0018      	movs	r0, r3
    54fa:	46bd      	mov	sp, r7
    54fc:	b002      	add	sp, #8
    54fe:	bd80      	pop	{r7, pc}

00005500 <arch_ioport_port_to_base>:
{
    5500:	b580      	push	{r7, lr}
    5502:	b082      	sub	sp, #8
    5504:	af00      	add	r7, sp, #0
    5506:	6078      	str	r0, [r7, #4]
	return &PORT->Group[port];
    5508:	687b      	ldr	r3, [r7, #4]
    550a:	01db      	lsls	r3, r3, #7
    550c:	4a03      	ldr	r2, [pc, #12]	; (551c <arch_ioport_port_to_base+0x1c>)
    550e:	4694      	mov	ip, r2
    5510:	4463      	add	r3, ip
}
    5512:	0018      	movs	r0, r3
    5514:	46bd      	mov	sp, r7
    5516:	b002      	add	sp, #8
    5518:	bd80      	pop	{r7, pc}
    551a:	46c0      	nop			; (mov r8, r8)
    551c:	41004400 	.word	0x41004400

00005520 <arch_ioport_pin_to_base>:
{
    5520:	b580      	push	{r7, lr}
    5522:	b082      	sub	sp, #8
    5524:	af00      	add	r7, sp, #0
    5526:	6078      	str	r0, [r7, #4]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
    5528:	687b      	ldr	r3, [r7, #4]
    552a:	0018      	movs	r0, r3
    552c:	4b05      	ldr	r3, [pc, #20]	; (5544 <arch_ioport_pin_to_base+0x24>)
    552e:	4798      	blx	r3
    5530:	0003      	movs	r3, r0
    5532:	0018      	movs	r0, r3
    5534:	4b04      	ldr	r3, [pc, #16]	; (5548 <arch_ioport_pin_to_base+0x28>)
    5536:	4798      	blx	r3
    5538:	0003      	movs	r3, r0
}
    553a:	0018      	movs	r0, r3
    553c:	46bd      	mov	sp, r7
    553e:	b002      	add	sp, #8
    5540:	bd80      	pop	{r7, pc}
    5542:	46c0      	nop			; (mov r8, r8)
    5544:	000054ed 	.word	0x000054ed
    5548:	00005501 	.word	0x00005501

0000554c <arch_ioport_pin_to_mask>:
{
    554c:	b580      	push	{r7, lr}
    554e:	b082      	sub	sp, #8
    5550:	af00      	add	r7, sp, #0
    5552:	6078      	str	r0, [r7, #4]
	return 1U << (pin & 0x1F);
    5554:	687b      	ldr	r3, [r7, #4]
    5556:	221f      	movs	r2, #31
    5558:	4013      	ands	r3, r2
    555a:	2201      	movs	r2, #1
    555c:	409a      	lsls	r2, r3
    555e:	0013      	movs	r3, r2
}
    5560:	0018      	movs	r0, r3
    5562:	46bd      	mov	sp, r7
    5564:	b002      	add	sp, #8
    5566:	bd80      	pop	{r7, pc}

00005568 <arch_ioport_set_pin_level>:
{
    5568:	b590      	push	{r4, r7, lr}
    556a:	b083      	sub	sp, #12
    556c:	af00      	add	r7, sp, #0
    556e:	6078      	str	r0, [r7, #4]
    5570:	000a      	movs	r2, r1
    5572:	1cfb      	adds	r3, r7, #3
    5574:	701a      	strb	r2, [r3, #0]
	if (level) {
    5576:	1cfb      	adds	r3, r7, #3
    5578:	781b      	ldrb	r3, [r3, #0]
    557a:	2b00      	cmp	r3, #0
    557c:	d00b      	beq.n	5596 <arch_ioport_set_pin_level+0x2e>
		arch_ioport_pin_to_base(pin)->OUTSET.reg = arch_ioport_pin_to_mask(pin);
    557e:	687b      	ldr	r3, [r7, #4]
    5580:	0018      	movs	r0, r3
    5582:	4b0c      	ldr	r3, [pc, #48]	; (55b4 <arch_ioport_set_pin_level+0x4c>)
    5584:	4798      	blx	r3
    5586:	0004      	movs	r4, r0
    5588:	687b      	ldr	r3, [r7, #4]
    558a:	0018      	movs	r0, r3
    558c:	4b0a      	ldr	r3, [pc, #40]	; (55b8 <arch_ioport_set_pin_level+0x50>)
    558e:	4798      	blx	r3
    5590:	0003      	movs	r3, r0
    5592:	61a3      	str	r3, [r4, #24]
}
    5594:	e00a      	b.n	55ac <arch_ioport_set_pin_level+0x44>
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
    5596:	687b      	ldr	r3, [r7, #4]
    5598:	0018      	movs	r0, r3
    559a:	4b06      	ldr	r3, [pc, #24]	; (55b4 <arch_ioport_set_pin_level+0x4c>)
    559c:	4798      	blx	r3
    559e:	0004      	movs	r4, r0
    55a0:	687b      	ldr	r3, [r7, #4]
    55a2:	0018      	movs	r0, r3
    55a4:	4b04      	ldr	r3, [pc, #16]	; (55b8 <arch_ioport_set_pin_level+0x50>)
    55a6:	4798      	blx	r3
    55a8:	0003      	movs	r3, r0
    55aa:	6163      	str	r3, [r4, #20]
}
    55ac:	46c0      	nop			; (mov r8, r8)
    55ae:	46bd      	mov	sp, r7
    55b0:	b003      	add	sp, #12
    55b2:	bd90      	pop	{r4, r7, pc}
    55b4:	00005521 	.word	0x00005521
    55b8:	0000554d 	.word	0x0000554d

000055bc <ioport_set_pin_level>:
{
    55bc:	b580      	push	{r7, lr}
    55be:	b082      	sub	sp, #8
    55c0:	af00      	add	r7, sp, #0
    55c2:	6078      	str	r0, [r7, #4]
    55c4:	000a      	movs	r2, r1
    55c6:	1cfb      	adds	r3, r7, #3
    55c8:	701a      	strb	r2, [r3, #0]
	arch_ioport_set_pin_level(pin, level);
    55ca:	1cfb      	adds	r3, r7, #3
    55cc:	781a      	ldrb	r2, [r3, #0]
    55ce:	687b      	ldr	r3, [r7, #4]
    55d0:	0011      	movs	r1, r2
    55d2:	0018      	movs	r0, r3
    55d4:	4b02      	ldr	r3, [pc, #8]	; (55e0 <ioport_set_pin_level+0x24>)
    55d6:	4798      	blx	r3
}
    55d8:	46c0      	nop			; (mov r8, r8)
    55da:	46bd      	mov	sp, r7
    55dc:	b002      	add	sp, #8
    55de:	bd80      	pop	{r7, pc}
    55e0:	00005569 	.word	0x00005569

000055e4 <monitor_task>:

// Task handle
static TaskHandle_t monitor_task_handle = NULL;

static void monitor_task(void * pvParameters)
{
    55e4:	b580      	push	{r7, lr}
    55e6:	b082      	sub	sp, #8
    55e8:	af00      	add	r7, sp, #0
    55ea:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	
	for (;;)
	{
		vTaskDelay(pdMS_TO_TICKS(100));
    55ec:	2064      	movs	r0, #100	; 0x64
    55ee:	4b08      	ldr	r3, [pc, #32]	; (5610 <monitor_task+0x2c>)
    55f0:	4798      	blx	r3

		if(any_alarms_set())
    55f2:	4b08      	ldr	r3, [pc, #32]	; (5614 <monitor_task+0x30>)
    55f4:	4798      	blx	r3
    55f6:	1e03      	subs	r3, r0, #0
    55f8:	d004      	beq.n	5604 <monitor_task+0x20>
		{
			//ioport_set_pin_level(BUZZER_GPIO, BUZZER_GPIO_ACTIVE_LEVEL); // TODO once IO more reliable, add back in to alarm issues
			ioport_set_pin_level(BUZZER_GPIO, !BUZZER_GPIO_ACTIVE_LEVEL);
    55fa:	2100      	movs	r1, #0
    55fc:	2036      	movs	r0, #54	; 0x36
    55fe:	4b06      	ldr	r3, [pc, #24]	; (5618 <monitor_task+0x34>)
    5600:	4798      	blx	r3
    5602:	e7f3      	b.n	55ec <monitor_task+0x8>
		}
		else
		{
			ioport_set_pin_level(BUZZER_GPIO, !BUZZER_GPIO_ACTIVE_LEVEL);
    5604:	2100      	movs	r1, #0
    5606:	2036      	movs	r0, #54	; 0x36
    5608:	4b03      	ldr	r3, [pc, #12]	; (5618 <monitor_task+0x34>)
    560a:	4798      	blx	r3
		vTaskDelay(pdMS_TO_TICKS(100));
    560c:	e7ee      	b.n	55ec <monitor_task+0x8>
    560e:	46c0      	nop			; (mov r8, r8)
    5610:	00006919 	.word	0x00006919
    5614:	00002c95 	.word	0x00002c95
    5618:	000055bd 	.word	0x000055bd

0000561c <create_monitor_task>:
*
*	\param stack_depth_words The depth of the stack in words
*	\param task_priority The task priority
*/
void create_monitor_task(uint16_t stack_depth_words, unsigned portBASE_TYPE task_priority)
{
    561c:	b590      	push	{r4, r7, lr}
    561e:	b085      	sub	sp, #20
    5620:	af02      	add	r7, sp, #8
    5622:	0002      	movs	r2, r0
    5624:	6039      	str	r1, [r7, #0]
    5626:	1dbb      	adds	r3, r7, #6
    5628:	801a      	strh	r2, [r3, #0]
	xTaskCreate(monitor_task, (const char * const) "MONITOR",
    562a:	1dbb      	adds	r3, r7, #6
    562c:	881a      	ldrh	r2, [r3, #0]
    562e:	4906      	ldr	r1, [pc, #24]	; (5648 <create_monitor_task+0x2c>)
    5630:	4806      	ldr	r0, [pc, #24]	; (564c <create_monitor_task+0x30>)
    5632:	4b07      	ldr	r3, [pc, #28]	; (5650 <create_monitor_task+0x34>)
    5634:	9301      	str	r3, [sp, #4]
    5636:	683b      	ldr	r3, [r7, #0]
    5638:	9300      	str	r3, [sp, #0]
    563a:	2300      	movs	r3, #0
    563c:	4c05      	ldr	r4, [pc, #20]	; (5654 <create_monitor_task+0x38>)
    563e:	47a0      	blx	r4
		stack_depth_words, NULL, task_priority, &monitor_task_handle);
    5640:	46c0      	nop			; (mov r8, r8)
    5642:	46bd      	mov	sp, r7
    5644:	b003      	add	sp, #12
    5646:	bd90      	pop	{r4, r7, pc}
    5648:	0000e404 	.word	0x0000e404
    564c:	000055e5 	.word	0x000055e5
    5650:	20005360 	.word	0x20005360
    5654:	000065bd 	.word	0x000065bd

00005658 <vFS6122ReadTimerCallback>:
*	\brief Timer callback for sending I2C command to reset internal address pointer
*
*	\param xTimer The timer handle
*/
static void vFS6122ReadTimerCallback( TimerHandle_t xTimer )
{
    5658:	b580      	push	{r7, lr}
    565a:	b082      	sub	sp, #8
    565c:	af00      	add	r7, sp, #0
    565e:	6078      	str	r0, [r7, #4]
	reset_fs6122_read_pointer();
    5660:	4b02      	ldr	r3, [pc, #8]	; (566c <vFS6122ReadTimerCallback+0x14>)
    5662:	4798      	blx	r3
}
    5664:	46c0      	nop			; (mov r8, r8)
    5666:	46bd      	mov	sp, r7
    5668:	b002      	add	sp, #8
    566a:	bd80      	pop	{r7, pc}
    566c:	00003655 	.word	0x00003655

00005670 <vTidalVolumeTimerCallback>:
*	\brief Timer callback for tidal volume estimation
*
*	\param xTimer The timer handle
*/
static void vTidalVolumeTimerCallback( TimerHandle_t xTimer )
{
    5670:	b5f0      	push	{r4, r5, r6, r7, lr}
    5672:	b08d      	sub	sp, #52	; 0x34
    5674:	af02      	add	r7, sp, #8
    5676:	60f8      	str	r0, [r7, #12]
	static float filtered_rate = 0.0;
	static float last_filtered_rate = 0.0;
	static bool rising = true;
	static uint32_t last_time = 0;

	uint32_t current_time = xTaskGetTickCount();
    5678:	4b96      	ldr	r3, [pc, #600]	; (58d4 <vTidalVolumeTimerCallback+0x264>)
    567a:	4798      	blx	r3
    567c:	0003      	movs	r3, r0
    567e:	627b      	str	r3, [r7, #36]	; 0x24

	siargo_fs6122_data_t data;
	read_fs6122_data(&data);
    5680:	2308      	movs	r3, #8
    5682:	2208      	movs	r2, #8
    5684:	4694      	mov	ip, r2
    5686:	44bc      	add	ip, r7
    5688:	4463      	add	r3, ip
    568a:	0018      	movs	r0, r3
    568c:	4b92      	ldr	r3, [pc, #584]	; (58d8 <vTidalVolumeTimerCallback+0x268>)
    568e:	4798      	blx	r3
	float flow_slm = data.flow_thousand_slpm * 0.001;
    5690:	2308      	movs	r3, #8
    5692:	2208      	movs	r2, #8
    5694:	4694      	mov	ip, r2
    5696:	44bc      	add	ip, r7
    5698:	4463      	add	r3, ip
    569a:	681a      	ldr	r2, [r3, #0]
    569c:	4b8f      	ldr	r3, [pc, #572]	; (58dc <vTidalVolumeTimerCallback+0x26c>)
    569e:	0010      	movs	r0, r2
    56a0:	4798      	blx	r3
    56a2:	4c8f      	ldr	r4, [pc, #572]	; (58e0 <vTidalVolumeTimerCallback+0x270>)
    56a4:	4a8f      	ldr	r2, [pc, #572]	; (58e4 <vTidalVolumeTimerCallback+0x274>)
    56a6:	4b90      	ldr	r3, [pc, #576]	; (58e8 <vTidalVolumeTimerCallback+0x278>)
    56a8:	47a0      	blx	r4
    56aa:	0003      	movs	r3, r0
    56ac:	000c      	movs	r4, r1
    56ae:	0019      	movs	r1, r3
    56b0:	0022      	movs	r2, r4
    56b2:	4b8e      	ldr	r3, [pc, #568]	; (58ec <vTidalVolumeTimerCallback+0x27c>)
    56b4:	0008      	movs	r0, r1
    56b6:	0011      	movs	r1, r2
    56b8:	4798      	blx	r3
    56ba:	1c03      	adds	r3, r0, #0
    56bc:	623b      	str	r3, [r7, #32]

	float alpha = 0.7;
    56be:	4b8c      	ldr	r3, [pc, #560]	; (58f0 <vTidalVolumeTimerCallback+0x280>)
    56c0:	61fb      	str	r3, [r7, #28]
	filtered_rate = (alpha)*filtered_rate + (1.0-alpha)*flow_slm;
    56c2:	4b8c      	ldr	r3, [pc, #560]	; (58f4 <vTidalVolumeTimerCallback+0x284>)
    56c4:	681a      	ldr	r2, [r3, #0]
    56c6:	4b8c      	ldr	r3, [pc, #560]	; (58f8 <vTidalVolumeTimerCallback+0x288>)
    56c8:	69f9      	ldr	r1, [r7, #28]
    56ca:	1c10      	adds	r0, r2, #0
    56cc:	4798      	blx	r3
    56ce:	1c03      	adds	r3, r0, #0
    56d0:	1c1a      	adds	r2, r3, #0
    56d2:	4b8a      	ldr	r3, [pc, #552]	; (58fc <vTidalVolumeTimerCallback+0x28c>)
    56d4:	1c10      	adds	r0, r2, #0
    56d6:	4798      	blx	r3
    56d8:	0005      	movs	r5, r0
    56da:	000e      	movs	r6, r1
    56dc:	4b87      	ldr	r3, [pc, #540]	; (58fc <vTidalVolumeTimerCallback+0x28c>)
    56de:	69f8      	ldr	r0, [r7, #28]
    56e0:	4798      	blx	r3
    56e2:	0002      	movs	r2, r0
    56e4:	000b      	movs	r3, r1
    56e6:	4c86      	ldr	r4, [pc, #536]	; (5900 <vTidalVolumeTimerCallback+0x290>)
    56e8:	2000      	movs	r0, #0
    56ea:	4986      	ldr	r1, [pc, #536]	; (5904 <vTidalVolumeTimerCallback+0x294>)
    56ec:	47a0      	blx	r4
    56ee:	0003      	movs	r3, r0
    56f0:	000c      	movs	r4, r1
    56f2:	603b      	str	r3, [r7, #0]
    56f4:	607c      	str	r4, [r7, #4]
    56f6:	4b81      	ldr	r3, [pc, #516]	; (58fc <vTidalVolumeTimerCallback+0x28c>)
    56f8:	6a38      	ldr	r0, [r7, #32]
    56fa:	4798      	blx	r3
    56fc:	0002      	movs	r2, r0
    56fe:	000b      	movs	r3, r1
    5700:	4c77      	ldr	r4, [pc, #476]	; (58e0 <vTidalVolumeTimerCallback+0x270>)
    5702:	6838      	ldr	r0, [r7, #0]
    5704:	6879      	ldr	r1, [r7, #4]
    5706:	47a0      	blx	r4
    5708:	0003      	movs	r3, r0
    570a:	000c      	movs	r4, r1
    570c:	001a      	movs	r2, r3
    570e:	0023      	movs	r3, r4
    5710:	4c7d      	ldr	r4, [pc, #500]	; (5908 <vTidalVolumeTimerCallback+0x298>)
    5712:	0028      	movs	r0, r5
    5714:	0031      	movs	r1, r6
    5716:	47a0      	blx	r4
    5718:	0003      	movs	r3, r0
    571a:	000c      	movs	r4, r1
    571c:	0019      	movs	r1, r3
    571e:	0022      	movs	r2, r4
    5720:	4b72      	ldr	r3, [pc, #456]	; (58ec <vTidalVolumeTimerCallback+0x27c>)
    5722:	0008      	movs	r0, r1
    5724:	0011      	movs	r1, r2
    5726:	4798      	blx	r3
    5728:	1c02      	adds	r2, r0, #0
    572a:	4b72      	ldr	r3, [pc, #456]	; (58f4 <vTidalVolumeTimerCallback+0x284>)
    572c:	601a      	str	r2, [r3, #0]
	float dt = 0.001 * (current_time - last_time); // Time in seconds
    572e:	4b77      	ldr	r3, [pc, #476]	; (590c <vTidalVolumeTimerCallback+0x29c>)
    5730:	681b      	ldr	r3, [r3, #0]
    5732:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    5734:	1ad2      	subs	r2, r2, r3
    5736:	4b76      	ldr	r3, [pc, #472]	; (5910 <vTidalVolumeTimerCallback+0x2a0>)
    5738:	0010      	movs	r0, r2
    573a:	4798      	blx	r3
    573c:	4c68      	ldr	r4, [pc, #416]	; (58e0 <vTidalVolumeTimerCallback+0x270>)
    573e:	4a69      	ldr	r2, [pc, #420]	; (58e4 <vTidalVolumeTimerCallback+0x274>)
    5740:	4b69      	ldr	r3, [pc, #420]	; (58e8 <vTidalVolumeTimerCallback+0x278>)
    5742:	47a0      	blx	r4
    5744:	0003      	movs	r3, r0
    5746:	000c      	movs	r4, r1
    5748:	0019      	movs	r1, r3
    574a:	0022      	movs	r2, r4
    574c:	4b67      	ldr	r3, [pc, #412]	; (58ec <vTidalVolumeTimerCallback+0x27c>)
    574e:	0008      	movs	r0, r1
    5750:	0011      	movs	r1, r2
    5752:	4798      	blx	r3
    5754:	1c03      	adds	r3, r0, #0
    5756:	61bb      	str	r3, [r7, #24]
	flow_volume += flow_slm * (1.0/60.0) * dt;  // flow change in liters
    5758:	4b6e      	ldr	r3, [pc, #440]	; (5914 <vTidalVolumeTimerCallback+0x2a4>)
    575a:	681a      	ldr	r2, [r3, #0]
    575c:	4b67      	ldr	r3, [pc, #412]	; (58fc <vTidalVolumeTimerCallback+0x28c>)
    575e:	1c10      	adds	r0, r2, #0
    5760:	4798      	blx	r3
    5762:	0005      	movs	r5, r0
    5764:	000e      	movs	r6, r1
    5766:	4b65      	ldr	r3, [pc, #404]	; (58fc <vTidalVolumeTimerCallback+0x28c>)
    5768:	6a38      	ldr	r0, [r7, #32]
    576a:	4798      	blx	r3
    576c:	4c5c      	ldr	r4, [pc, #368]	; (58e0 <vTidalVolumeTimerCallback+0x270>)
    576e:	4a6a      	ldr	r2, [pc, #424]	; (5918 <vTidalVolumeTimerCallback+0x2a8>)
    5770:	4b6a      	ldr	r3, [pc, #424]	; (591c <vTidalVolumeTimerCallback+0x2ac>)
    5772:	47a0      	blx	r4
    5774:	0003      	movs	r3, r0
    5776:	000c      	movs	r4, r1
    5778:	603b      	str	r3, [r7, #0]
    577a:	607c      	str	r4, [r7, #4]
    577c:	4b5f      	ldr	r3, [pc, #380]	; (58fc <vTidalVolumeTimerCallback+0x28c>)
    577e:	69b8      	ldr	r0, [r7, #24]
    5780:	4798      	blx	r3
    5782:	0002      	movs	r2, r0
    5784:	000b      	movs	r3, r1
    5786:	4c56      	ldr	r4, [pc, #344]	; (58e0 <vTidalVolumeTimerCallback+0x270>)
    5788:	6838      	ldr	r0, [r7, #0]
    578a:	6879      	ldr	r1, [r7, #4]
    578c:	47a0      	blx	r4
    578e:	0003      	movs	r3, r0
    5790:	000c      	movs	r4, r1
    5792:	001a      	movs	r2, r3
    5794:	0023      	movs	r3, r4
    5796:	4c5c      	ldr	r4, [pc, #368]	; (5908 <vTidalVolumeTimerCallback+0x298>)
    5798:	0028      	movs	r0, r5
    579a:	0031      	movs	r1, r6
    579c:	47a0      	blx	r4
    579e:	0003      	movs	r3, r0
    57a0:	000c      	movs	r4, r1
    57a2:	0019      	movs	r1, r3
    57a4:	0022      	movs	r2, r4
    57a6:	4b51      	ldr	r3, [pc, #324]	; (58ec <vTidalVolumeTimerCallback+0x27c>)
    57a8:	0008      	movs	r0, r1
    57aa:	0011      	movs	r1, r2
    57ac:	4798      	blx	r3
    57ae:	1c02      	adds	r2, r0, #0
    57b0:	4b58      	ldr	r3, [pc, #352]	; (5914 <vTidalVolumeTimerCallback+0x2a4>)
    57b2:	601a      	str	r2, [r3, #0]
	tidal_volume += abs(flow_slm) * (1.0/60.0) *dt * 0.5;	// total tidal flow change
    57b4:	4b5a      	ldr	r3, [pc, #360]	; (5920 <vTidalVolumeTimerCallback+0x2b0>)
    57b6:	681a      	ldr	r2, [r3, #0]
    57b8:	4b50      	ldr	r3, [pc, #320]	; (58fc <vTidalVolumeTimerCallback+0x28c>)
    57ba:	1c10      	adds	r0, r2, #0
    57bc:	4798      	blx	r3
    57be:	0005      	movs	r5, r0
    57c0:	000e      	movs	r6, r1
    57c2:	4b58      	ldr	r3, [pc, #352]	; (5924 <vTidalVolumeTimerCallback+0x2b4>)
    57c4:	6a38      	ldr	r0, [r7, #32]
    57c6:	4798      	blx	r3
    57c8:	0003      	movs	r3, r0
    57ca:	17d9      	asrs	r1, r3, #31
    57cc:	185a      	adds	r2, r3, r1
    57ce:	404a      	eors	r2, r1
    57d0:	4b42      	ldr	r3, [pc, #264]	; (58dc <vTidalVolumeTimerCallback+0x26c>)
    57d2:	0010      	movs	r0, r2
    57d4:	4798      	blx	r3
    57d6:	4c42      	ldr	r4, [pc, #264]	; (58e0 <vTidalVolumeTimerCallback+0x270>)
    57d8:	4a4f      	ldr	r2, [pc, #316]	; (5918 <vTidalVolumeTimerCallback+0x2a8>)
    57da:	4b50      	ldr	r3, [pc, #320]	; (591c <vTidalVolumeTimerCallback+0x2ac>)
    57dc:	47a0      	blx	r4
    57de:	0003      	movs	r3, r0
    57e0:	000c      	movs	r4, r1
    57e2:	603b      	str	r3, [r7, #0]
    57e4:	607c      	str	r4, [r7, #4]
    57e6:	4b45      	ldr	r3, [pc, #276]	; (58fc <vTidalVolumeTimerCallback+0x28c>)
    57e8:	69b8      	ldr	r0, [r7, #24]
    57ea:	4798      	blx	r3
    57ec:	0002      	movs	r2, r0
    57ee:	000b      	movs	r3, r1
    57f0:	4c3b      	ldr	r4, [pc, #236]	; (58e0 <vTidalVolumeTimerCallback+0x270>)
    57f2:	6838      	ldr	r0, [r7, #0]
    57f4:	6879      	ldr	r1, [r7, #4]
    57f6:	47a0      	blx	r4
    57f8:	0003      	movs	r3, r0
    57fa:	000c      	movs	r4, r1
    57fc:	0018      	movs	r0, r3
    57fe:	0021      	movs	r1, r4
    5800:	4c37      	ldr	r4, [pc, #220]	; (58e0 <vTidalVolumeTimerCallback+0x270>)
    5802:	2200      	movs	r2, #0
    5804:	4b48      	ldr	r3, [pc, #288]	; (5928 <vTidalVolumeTimerCallback+0x2b8>)
    5806:	47a0      	blx	r4
    5808:	0003      	movs	r3, r0
    580a:	000c      	movs	r4, r1
    580c:	001a      	movs	r2, r3
    580e:	0023      	movs	r3, r4
    5810:	4c3d      	ldr	r4, [pc, #244]	; (5908 <vTidalVolumeTimerCallback+0x298>)
    5812:	0028      	movs	r0, r5
    5814:	0031      	movs	r1, r6
    5816:	47a0      	blx	r4
    5818:	0003      	movs	r3, r0
    581a:	000c      	movs	r4, r1
    581c:	0019      	movs	r1, r3
    581e:	0022      	movs	r2, r4
    5820:	4b32      	ldr	r3, [pc, #200]	; (58ec <vTidalVolumeTimerCallback+0x27c>)
    5822:	0008      	movs	r0, r1
    5824:	0011      	movs	r1, r2
    5826:	4798      	blx	r3
    5828:	1c02      	adds	r2, r0, #0
    582a:	4b3d      	ldr	r3, [pc, #244]	; (5920 <vTidalVolumeTimerCallback+0x2b0>)
    582c:	601a      	str	r2, [r3, #0]

	if(rising && filtered_rate > 0.0 && last_filtered_rate <= 0.0)
    582e:	4b3f      	ldr	r3, [pc, #252]	; (592c <vTidalVolumeTimerCallback+0x2bc>)
    5830:	781b      	ldrb	r3, [r3, #0]
    5832:	2b00      	cmp	r3, #0
    5834:	d013      	beq.n	585e <vTidalVolumeTimerCallback+0x1ee>
    5836:	4b2f      	ldr	r3, [pc, #188]	; (58f4 <vTidalVolumeTimerCallback+0x284>)
    5838:	681a      	ldr	r2, [r3, #0]
    583a:	4b3d      	ldr	r3, [pc, #244]	; (5930 <vTidalVolumeTimerCallback+0x2c0>)
    583c:	2100      	movs	r1, #0
    583e:	1c10      	adds	r0, r2, #0
    5840:	4798      	blx	r3
    5842:	1e03      	subs	r3, r0, #0
    5844:	d00b      	beq.n	585e <vTidalVolumeTimerCallback+0x1ee>
    5846:	4b3b      	ldr	r3, [pc, #236]	; (5934 <vTidalVolumeTimerCallback+0x2c4>)
    5848:	681a      	ldr	r2, [r3, #0]
    584a:	4b3b      	ldr	r3, [pc, #236]	; (5938 <vTidalVolumeTimerCallback+0x2c8>)
    584c:	2100      	movs	r1, #0
    584e:	1c10      	adds	r0, r2, #0
    5850:	4798      	blx	r3
    5852:	1e03      	subs	r3, r0, #0
    5854:	d003      	beq.n	585e <vTidalVolumeTimerCallback+0x1ee>
	{
		rising = false;
    5856:	4b35      	ldr	r3, [pc, #212]	; (592c <vTidalVolumeTimerCallback+0x2bc>)
    5858:	2200      	movs	r2, #0
    585a:	701a      	strb	r2, [r3, #0]
    585c:	e020      	b.n	58a0 <vTidalVolumeTimerCallback+0x230>
	}
	else if(!rising && filtered_rate < 0.0 && last_filtered_rate >= 0.0)
    585e:	4b33      	ldr	r3, [pc, #204]	; (592c <vTidalVolumeTimerCallback+0x2bc>)
    5860:	781b      	ldrb	r3, [r3, #0]
    5862:	2201      	movs	r2, #1
    5864:	4053      	eors	r3, r2
    5866:	b2db      	uxtb	r3, r3
    5868:	2b00      	cmp	r3, #0
    586a:	d019      	beq.n	58a0 <vTidalVolumeTimerCallback+0x230>
    586c:	4b21      	ldr	r3, [pc, #132]	; (58f4 <vTidalVolumeTimerCallback+0x284>)
    586e:	681a      	ldr	r2, [r3, #0]
    5870:	4b32      	ldr	r3, [pc, #200]	; (593c <vTidalVolumeTimerCallback+0x2cc>)
    5872:	2100      	movs	r1, #0
    5874:	1c10      	adds	r0, r2, #0
    5876:	4798      	blx	r3
    5878:	1e03      	subs	r3, r0, #0
    587a:	d011      	beq.n	58a0 <vTidalVolumeTimerCallback+0x230>
    587c:	4b2d      	ldr	r3, [pc, #180]	; (5934 <vTidalVolumeTimerCallback+0x2c4>)
    587e:	681a      	ldr	r2, [r3, #0]
    5880:	4b2f      	ldr	r3, [pc, #188]	; (5940 <vTidalVolumeTimerCallback+0x2d0>)
    5882:	2100      	movs	r1, #0
    5884:	1c10      	adds	r0, r2, #0
    5886:	4798      	blx	r3
    5888:	1e03      	subs	r3, r0, #0
    588a:	d009      	beq.n	58a0 <vTidalVolumeTimerCallback+0x230>
	{
		recent_tidal_volume_liter = tidal_volume;
    588c:	4b24      	ldr	r3, [pc, #144]	; (5920 <vTidalVolumeTimerCallback+0x2b0>)
    588e:	681a      	ldr	r2, [r3, #0]
    5890:	4b2c      	ldr	r3, [pc, #176]	; (5944 <vTidalVolumeTimerCallback+0x2d4>)
    5892:	601a      	str	r2, [r3, #0]
		// Reset
		flow_volume = 0.0;
    5894:	4b1f      	ldr	r3, [pc, #124]	; (5914 <vTidalVolumeTimerCallback+0x2a4>)
    5896:	2200      	movs	r2, #0
    5898:	601a      	str	r2, [r3, #0]
		tidal_volume = 0.0;
    589a:	4b21      	ldr	r3, [pc, #132]	; (5920 <vTidalVolumeTimerCallback+0x2b0>)
    589c:	2200      	movs	r2, #0
    589e:	601a      	str	r2, [r3, #0]
	}

	last_filtered_rate = filtered_rate;
    58a0:	4b14      	ldr	r3, [pc, #80]	; (58f4 <vTidalVolumeTimerCallback+0x284>)
    58a2:	681a      	ldr	r2, [r3, #0]
    58a4:	4b23      	ldr	r3, [pc, #140]	; (5934 <vTidalVolumeTimerCallback+0x2c4>)
    58a6:	601a      	str	r2, [r3, #0]
	last_time = current_time;
    58a8:	4b18      	ldr	r3, [pc, #96]	; (590c <vTidalVolumeTimerCallback+0x29c>)
    58aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    58ac:	601a      	str	r2, [r3, #0]

	request_fs6122_data();
    58ae:	4b26      	ldr	r3, [pc, #152]	; (5948 <vTidalVolumeTimerCallback+0x2d8>)
    58b0:	4798      	blx	r3
	xTimerReset(fs6122_read_handle, 0);
    58b2:	4b26      	ldr	r3, [pc, #152]	; (594c <vTidalVolumeTimerCallback+0x2dc>)
    58b4:	681c      	ldr	r4, [r3, #0]
    58b6:	4b07      	ldr	r3, [pc, #28]	; (58d4 <vTidalVolumeTimerCallback+0x264>)
    58b8:	4798      	blx	r3
    58ba:	0002      	movs	r2, r0
    58bc:	2300      	movs	r3, #0
    58be:	9300      	str	r3, [sp, #0]
    58c0:	2300      	movs	r3, #0
    58c2:	2102      	movs	r1, #2
    58c4:	0020      	movs	r0, r4
    58c6:	4c22      	ldr	r4, [pc, #136]	; (5950 <vTidalVolumeTimerCallback+0x2e0>)
    58c8:	47a0      	blx	r4
}
    58ca:	46c0      	nop			; (mov r8, r8)
    58cc:	46bd      	mov	sp, r7
    58ce:	b00b      	add	sp, #44	; 0x2c
    58d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    58d2:	46c0      	nop			; (mov r8, r8)
    58d4:	00006e11 	.word	0x00006e11
    58d8:	000036dd 	.word	0x000036dd
    58dc:	0000d575 	.word	0x0000d575
    58e0:	0000c9e1 	.word	0x0000c9e1
    58e4:	d2f1a9fc 	.word	0xd2f1a9fc
    58e8:	3f50624d 	.word	0x3f50624d
    58ec:	0000d70d 	.word	0x0000d70d
    58f0:	3f333333 	.word	0x3f333333
    58f4:	20005374 	.word	0x20005374
    58f8:	0000b501 	.word	0x0000b501
    58fc:	0000d669 	.word	0x0000d669
    5900:	0000cee1 	.word	0x0000cee1
    5904:	3ff00000 	.word	0x3ff00000
    5908:	0000bb59 	.word	0x0000bb59
    590c:	20005378 	.word	0x20005378
    5910:	0000d5f9 	.word	0x0000d5f9
    5914:	2000537c 	.word	0x2000537c
    5918:	11111111 	.word	0x11111111
    591c:	3f911111 	.word	0x3f911111
    5920:	20005380 	.word	0x20005380
    5924:	0000ba79 	.word	0x0000ba79
    5928:	3fe00000 	.word	0x3fe00000
    592c:	20000121 	.word	0x20000121
    5930:	0000ab91 	.word	0x0000ab91
    5934:	20005384 	.word	0x20005384
    5938:	0000ab7d 	.word	0x0000ab7d
    593c:	0000ab69 	.word	0x0000ab69
    5940:	0000aba5 	.word	0x0000aba5
    5944:	20005370 	.word	0x20005370
    5948:	00003699 	.word	0x00003699
    594c:	2000536c 	.word	0x2000536c
    5950:	00007731 	.word	0x00007731

00005954 <sensor_hw_init>:
*	\brief Sets up sensor interface hardware
*
*	Sets up ADC for communication with pressure sensors and flow meter
*/
static void sensor_hw_init(void)
{
    5954:	b580      	push	{r7, lr}
    5956:	af00      	add	r7, sp, #0
	fs6122_init();
    5958:	4b03      	ldr	r3, [pc, #12]	; (5968 <sensor_hw_init+0x14>)
    595a:	4798      	blx	r3

	adc_interface_init();
    595c:	4b03      	ldr	r3, [pc, #12]	; (596c <sensor_hw_init+0x18>)
    595e:	4798      	blx	r3
}
    5960:	46c0      	nop			; (mov r8, r8)
    5962:	46bd      	mov	sp, r7
    5964:	bd80      	pop	{r7, pc}
    5966:	46c0      	nop			; (mov r8, r8)
    5968:	00003599 	.word	0x00003599
    596c:	00002799 	.word	0x00002799

00005970 <sensor_task>:

/*
*	\brief The sensor task
*/
static void sensor_task(void * pvParameters)
{
    5970:	b590      	push	{r4, r7, lr}
    5972:	b085      	sub	sp, #20
    5974:	af02      	add	r7, sp, #8
    5976:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);

	sensor_hw_init();
    5978:	4b16      	ldr	r3, [pc, #88]	; (59d4 <sensor_task+0x64>)
    597a:	4798      	blx	r3

	volume_estimator_handle = xTimerCreate("TIDALV",
    597c:	4816      	ldr	r0, [pc, #88]	; (59d8 <sensor_task+0x68>)
    597e:	4b17      	ldr	r3, [pc, #92]	; (59dc <sensor_task+0x6c>)
    5980:	9300      	str	r3, [sp, #0]
    5982:	2300      	movs	r3, #0
    5984:	2201      	movs	r2, #1
    5986:	210a      	movs	r1, #10
    5988:	4c15      	ldr	r4, [pc, #84]	; (59e0 <sensor_task+0x70>)
    598a:	47a0      	blx	r4
    598c:	0002      	movs	r2, r0
    598e:	4b15      	ldr	r3, [pc, #84]	; (59e4 <sensor_task+0x74>)
    5990:	601a      	str	r2, [r3, #0]
		pdMS_TO_TICKS(TIDAL_VOLUME_PERIOD_MS),
		pdTRUE,
		(void *) 0,
		vTidalVolumeTimerCallback);

	if(volume_estimator_handle)
    5992:	4b14      	ldr	r3, [pc, #80]	; (59e4 <sensor_task+0x74>)
    5994:	681b      	ldr	r3, [r3, #0]
    5996:	2b00      	cmp	r3, #0
    5998:	d00b      	beq.n	59b2 <sensor_task+0x42>
	{
		xTimerStart(volume_estimator_handle, 0);
    599a:	4b12      	ldr	r3, [pc, #72]	; (59e4 <sensor_task+0x74>)
    599c:	681c      	ldr	r4, [r3, #0]
    599e:	4b12      	ldr	r3, [pc, #72]	; (59e8 <sensor_task+0x78>)
    59a0:	4798      	blx	r3
    59a2:	0002      	movs	r2, r0
    59a4:	2300      	movs	r3, #0
    59a6:	9300      	str	r3, [sp, #0]
    59a8:	2300      	movs	r3, #0
    59aa:	2101      	movs	r1, #1
    59ac:	0020      	movs	r0, r4
    59ae:	4c0f      	ldr	r4, [pc, #60]	; (59ec <sensor_task+0x7c>)
    59b0:	47a0      	blx	r4
	}

	fs6122_read_handle = xTimerCreate("FLOWS",
    59b2:	480f      	ldr	r0, [pc, #60]	; (59f0 <sensor_task+0x80>)
    59b4:	4b0f      	ldr	r3, [pc, #60]	; (59f4 <sensor_task+0x84>)
    59b6:	9300      	str	r3, [sp, #0]
    59b8:	2300      	movs	r3, #0
    59ba:	2200      	movs	r2, #0
    59bc:	2105      	movs	r1, #5
    59be:	4c08      	ldr	r4, [pc, #32]	; (59e0 <sensor_task+0x70>)
    59c0:	47a0      	blx	r4
    59c2:	0002      	movs	r2, r0
    59c4:	4b0c      	ldr	r3, [pc, #48]	; (59f8 <sensor_task+0x88>)
    59c6:	601a      	str	r2, [r3, #0]
		(void *) 0,
		vFS6122ReadTimerCallback);
	
	for (;;)
	{
		vTaskDelay(pdMS_TO_TICKS(1000)); // TODO do something here
    59c8:	23fa      	movs	r3, #250	; 0xfa
    59ca:	009b      	lsls	r3, r3, #2
    59cc:	0018      	movs	r0, r3
    59ce:	4b0b      	ldr	r3, [pc, #44]	; (59fc <sensor_task+0x8c>)
    59d0:	4798      	blx	r3
    59d2:	e7f9      	b.n	59c8 <sensor_task+0x58>
    59d4:	00005955 	.word	0x00005955
    59d8:	0000e40c 	.word	0x0000e40c
    59dc:	00005671 	.word	0x00005671
    59e0:	0000768d 	.word	0x0000768d
    59e4:	20005368 	.word	0x20005368
    59e8:	00006e11 	.word	0x00006e11
    59ec:	00007731 	.word	0x00007731
    59f0:	0000e414 	.word	0x0000e414
    59f4:	00005659 	.word	0x00005659
    59f8:	2000536c 	.word	0x2000536c
    59fc:	00006919 	.word	0x00006919

00005a00 <create_sensor_task>:
*
*	\param stack_depth_words The depth of the stack in words
*	\param task_priority The task priority
*/
void create_sensor_task(uint16_t stack_depth_words, unsigned portBASE_TYPE task_priority)
{
    5a00:	b590      	push	{r4, r7, lr}
    5a02:	b085      	sub	sp, #20
    5a04:	af02      	add	r7, sp, #8
    5a06:	0002      	movs	r2, r0
    5a08:	6039      	str	r1, [r7, #0]
    5a0a:	1dbb      	adds	r3, r7, #6
    5a0c:	801a      	strh	r2, [r3, #0]
	xTaskCreate(sensor_task, (const char * const) "SENSOR",
    5a0e:	1dbb      	adds	r3, r7, #6
    5a10:	881a      	ldrh	r2, [r3, #0]
    5a12:	4906      	ldr	r1, [pc, #24]	; (5a2c <create_sensor_task+0x2c>)
    5a14:	4806      	ldr	r0, [pc, #24]	; (5a30 <create_sensor_task+0x30>)
    5a16:	4b07      	ldr	r3, [pc, #28]	; (5a34 <create_sensor_task+0x34>)
    5a18:	9301      	str	r3, [sp, #4]
    5a1a:	683b      	ldr	r3, [r7, #0]
    5a1c:	9300      	str	r3, [sp, #0]
    5a1e:	2300      	movs	r3, #0
    5a20:	4c05      	ldr	r4, [pc, #20]	; (5a38 <create_sensor_task+0x38>)
    5a22:	47a0      	blx	r4
		stack_depth_words, NULL, task_priority, &sensor_task_handle);
}
    5a24:	46c0      	nop			; (mov r8, r8)
    5a26:	46bd      	mov	sp, r7
    5a28:	b003      	add	sp, #12
    5a2a:	bd90      	pop	{r4, r7, pc}
    5a2c:	0000e41c 	.word	0x0000e41c
    5a30:	00005971 	.word	0x00005971
    5a34:	20005364 	.word	0x20005364
    5a38:	000065bd 	.word	0x000065bd

00005a3c <get_tidal_volume_liter>:

/*
*	\brief Gets the estimated tidal volume in liters
*/
float get_tidal_volume_liter(void)
{
    5a3c:	b580      	push	{r7, lr}
    5a3e:	af00      	add	r7, sp, #0
	return recent_tidal_volume_liter;
    5a40:	4b02      	ldr	r3, [pc, #8]	; (5a4c <get_tidal_volume_liter+0x10>)
    5a42:	681b      	ldr	r3, [r3, #0]
    5a44:	1c18      	adds	r0, r3, #0
    5a46:	46bd      	mov	sp, r7
    5a48:	bd80      	pop	{r7, pc}
    5a4a:	46c0      	nop			; (mov r8, r8)
    5a4c:	20005370 	.word	0x20005370

00005a50 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    5a50:	b580      	push	{r7, lr}
    5a52:	b082      	sub	sp, #8
    5a54:	af00      	add	r7, sp, #0
    5a56:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    5a58:	687b      	ldr	r3, [r7, #4]
    5a5a:	3308      	adds	r3, #8
    5a5c:	001a      	movs	r2, r3
    5a5e:	687b      	ldr	r3, [r7, #4]
    5a60:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    5a62:	687b      	ldr	r3, [r7, #4]
    5a64:	2201      	movs	r2, #1
    5a66:	4252      	negs	r2, r2
    5a68:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    5a6a:	687b      	ldr	r3, [r7, #4]
    5a6c:	3308      	adds	r3, #8
    5a6e:	001a      	movs	r2, r3
    5a70:	687b      	ldr	r3, [r7, #4]
    5a72:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    5a74:	687b      	ldr	r3, [r7, #4]
    5a76:	3308      	adds	r3, #8
    5a78:	001a      	movs	r2, r3
    5a7a:	687b      	ldr	r3, [r7, #4]
    5a7c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    5a7e:	687b      	ldr	r3, [r7, #4]
    5a80:	2200      	movs	r2, #0
    5a82:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    5a84:	46c0      	nop			; (mov r8, r8)
    5a86:	46bd      	mov	sp, r7
    5a88:	b002      	add	sp, #8
    5a8a:	bd80      	pop	{r7, pc}

00005a8c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    5a8c:	b580      	push	{r7, lr}
    5a8e:	b082      	sub	sp, #8
    5a90:	af00      	add	r7, sp, #0
    5a92:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    5a94:	687b      	ldr	r3, [r7, #4]
    5a96:	2200      	movs	r2, #0
    5a98:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    5a9a:	46c0      	nop			; (mov r8, r8)
    5a9c:	46bd      	mov	sp, r7
    5a9e:	b002      	add	sp, #8
    5aa0:	bd80      	pop	{r7, pc}

00005aa2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    5aa2:	b580      	push	{r7, lr}
    5aa4:	b084      	sub	sp, #16
    5aa6:	af00      	add	r7, sp, #0
    5aa8:	6078      	str	r0, [r7, #4]
    5aaa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
    5aac:	687b      	ldr	r3, [r7, #4]
    5aae:	685b      	ldr	r3, [r3, #4]
    5ab0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    5ab2:	683b      	ldr	r3, [r7, #0]
    5ab4:	68fa      	ldr	r2, [r7, #12]
    5ab6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    5ab8:	68fb      	ldr	r3, [r7, #12]
    5aba:	689a      	ldr	r2, [r3, #8]
    5abc:	683b      	ldr	r3, [r7, #0]
    5abe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    5ac0:	68fb      	ldr	r3, [r7, #12]
    5ac2:	689b      	ldr	r3, [r3, #8]
    5ac4:	683a      	ldr	r2, [r7, #0]
    5ac6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
    5ac8:	68fb      	ldr	r3, [r7, #12]
    5aca:	683a      	ldr	r2, [r7, #0]
    5acc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    5ace:	683b      	ldr	r3, [r7, #0]
    5ad0:	687a      	ldr	r2, [r7, #4]
    5ad2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    5ad4:	687b      	ldr	r3, [r7, #4]
    5ad6:	681b      	ldr	r3, [r3, #0]
    5ad8:	1c5a      	adds	r2, r3, #1
    5ada:	687b      	ldr	r3, [r7, #4]
    5adc:	601a      	str	r2, [r3, #0]
}
    5ade:	46c0      	nop			; (mov r8, r8)
    5ae0:	46bd      	mov	sp, r7
    5ae2:	b004      	add	sp, #16
    5ae4:	bd80      	pop	{r7, pc}

00005ae6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    5ae6:	b580      	push	{r7, lr}
    5ae8:	b084      	sub	sp, #16
    5aea:	af00      	add	r7, sp, #0
    5aec:	6078      	str	r0, [r7, #4]
    5aee:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    5af0:	683b      	ldr	r3, [r7, #0]
    5af2:	681b      	ldr	r3, [r3, #0]
    5af4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    5af6:	68bb      	ldr	r3, [r7, #8]
    5af8:	3301      	adds	r3, #1
    5afa:	d103      	bne.n	5b04 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    5afc:	687b      	ldr	r3, [r7, #4]
    5afe:	691b      	ldr	r3, [r3, #16]
    5b00:	60fb      	str	r3, [r7, #12]
    5b02:	e00c      	b.n	5b1e <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    5b04:	687b      	ldr	r3, [r7, #4]
    5b06:	3308      	adds	r3, #8
    5b08:	60fb      	str	r3, [r7, #12]
    5b0a:	e002      	b.n	5b12 <vListInsert+0x2c>
    5b0c:	68fb      	ldr	r3, [r7, #12]
    5b0e:	685b      	ldr	r3, [r3, #4]
    5b10:	60fb      	str	r3, [r7, #12]
    5b12:	68fb      	ldr	r3, [r7, #12]
    5b14:	685b      	ldr	r3, [r3, #4]
    5b16:	681a      	ldr	r2, [r3, #0]
    5b18:	68bb      	ldr	r3, [r7, #8]
    5b1a:	429a      	cmp	r2, r3
    5b1c:	d9f6      	bls.n	5b0c <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    5b1e:	68fb      	ldr	r3, [r7, #12]
    5b20:	685a      	ldr	r2, [r3, #4]
    5b22:	683b      	ldr	r3, [r7, #0]
    5b24:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    5b26:	683b      	ldr	r3, [r7, #0]
    5b28:	685b      	ldr	r3, [r3, #4]
    5b2a:	683a      	ldr	r2, [r7, #0]
    5b2c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    5b2e:	683b      	ldr	r3, [r7, #0]
    5b30:	68fa      	ldr	r2, [r7, #12]
    5b32:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
    5b34:	68fb      	ldr	r3, [r7, #12]
    5b36:	683a      	ldr	r2, [r7, #0]
    5b38:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    5b3a:	683b      	ldr	r3, [r7, #0]
    5b3c:	687a      	ldr	r2, [r7, #4]
    5b3e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    5b40:	687b      	ldr	r3, [r7, #4]
    5b42:	681b      	ldr	r3, [r3, #0]
    5b44:	1c5a      	adds	r2, r3, #1
    5b46:	687b      	ldr	r3, [r7, #4]
    5b48:	601a      	str	r2, [r3, #0]
}
    5b4a:	46c0      	nop			; (mov r8, r8)
    5b4c:	46bd      	mov	sp, r7
    5b4e:	b004      	add	sp, #16
    5b50:	bd80      	pop	{r7, pc}

00005b52 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    5b52:	b580      	push	{r7, lr}
    5b54:	b084      	sub	sp, #16
    5b56:	af00      	add	r7, sp, #0
    5b58:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    5b5a:	687b      	ldr	r3, [r7, #4]
    5b5c:	691b      	ldr	r3, [r3, #16]
    5b5e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    5b60:	687b      	ldr	r3, [r7, #4]
    5b62:	685b      	ldr	r3, [r3, #4]
    5b64:	687a      	ldr	r2, [r7, #4]
    5b66:	6892      	ldr	r2, [r2, #8]
    5b68:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    5b6a:	687b      	ldr	r3, [r7, #4]
    5b6c:	689b      	ldr	r3, [r3, #8]
    5b6e:	687a      	ldr	r2, [r7, #4]
    5b70:	6852      	ldr	r2, [r2, #4]
    5b72:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    5b74:	68fb      	ldr	r3, [r7, #12]
    5b76:	685a      	ldr	r2, [r3, #4]
    5b78:	687b      	ldr	r3, [r7, #4]
    5b7a:	429a      	cmp	r2, r3
    5b7c:	d103      	bne.n	5b86 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    5b7e:	687b      	ldr	r3, [r7, #4]
    5b80:	689a      	ldr	r2, [r3, #8]
    5b82:	68fb      	ldr	r3, [r7, #12]
    5b84:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    5b86:	687b      	ldr	r3, [r7, #4]
    5b88:	2200      	movs	r2, #0
    5b8a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
    5b8c:	68fb      	ldr	r3, [r7, #12]
    5b8e:	681b      	ldr	r3, [r3, #0]
    5b90:	1e5a      	subs	r2, r3, #1
    5b92:	68fb      	ldr	r3, [r7, #12]
    5b94:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    5b96:	68fb      	ldr	r3, [r7, #12]
    5b98:	681b      	ldr	r3, [r3, #0]
}
    5b9a:	0018      	movs	r0, r3
    5b9c:	46bd      	mov	sp, r7
    5b9e:	b004      	add	sp, #16
    5ba0:	bd80      	pop	{r7, pc}
	...

00005ba4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    5ba4:	b580      	push	{r7, lr}
    5ba6:	b084      	sub	sp, #16
    5ba8:	af00      	add	r7, sp, #0
    5baa:	6078      	str	r0, [r7, #4]
    5bac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    5bae:	687b      	ldr	r3, [r7, #4]
    5bb0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
    5bb2:	68fb      	ldr	r3, [r7, #12]
    5bb4:	2b00      	cmp	r3, #0
    5bb6:	d101      	bne.n	5bbc <xQueueGenericReset+0x18>
    5bb8:	b672      	cpsid	i
    5bba:	e7fe      	b.n	5bba <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
    5bbc:	4b23      	ldr	r3, [pc, #140]	; (5c4c <xQueueGenericReset+0xa8>)
    5bbe:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    5bc0:	68fb      	ldr	r3, [r7, #12]
    5bc2:	681a      	ldr	r2, [r3, #0]
    5bc4:	68fb      	ldr	r3, [r7, #12]
    5bc6:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
    5bc8:	68fb      	ldr	r3, [r7, #12]
    5bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    5bcc:	434b      	muls	r3, r1
    5bce:	18d2      	adds	r2, r2, r3
    5bd0:	68fb      	ldr	r3, [r7, #12]
    5bd2:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    5bd4:	68fb      	ldr	r3, [r7, #12]
    5bd6:	2200      	movs	r2, #0
    5bd8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    5bda:	68fb      	ldr	r3, [r7, #12]
    5bdc:	681a      	ldr	r2, [r3, #0]
    5bde:	68fb      	ldr	r3, [r7, #12]
    5be0:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    5be2:	68fb      	ldr	r3, [r7, #12]
    5be4:	681a      	ldr	r2, [r3, #0]
    5be6:	68fb      	ldr	r3, [r7, #12]
    5be8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5bea:	1e59      	subs	r1, r3, #1
    5bec:	68fb      	ldr	r3, [r7, #12]
    5bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    5bf0:	434b      	muls	r3, r1
    5bf2:	18d2      	adds	r2, r2, r3
    5bf4:	68fb      	ldr	r3, [r7, #12]
    5bf6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
    5bf8:	68fb      	ldr	r3, [r7, #12]
    5bfa:	2244      	movs	r2, #68	; 0x44
    5bfc:	21ff      	movs	r1, #255	; 0xff
    5bfe:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
    5c00:	68fb      	ldr	r3, [r7, #12]
    5c02:	2245      	movs	r2, #69	; 0x45
    5c04:	21ff      	movs	r1, #255	; 0xff
    5c06:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
    5c08:	683b      	ldr	r3, [r7, #0]
    5c0a:	2b00      	cmp	r3, #0
    5c0c:	d10d      	bne.n	5c2a <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    5c0e:	68fb      	ldr	r3, [r7, #12]
    5c10:	691b      	ldr	r3, [r3, #16]
    5c12:	2b00      	cmp	r3, #0
    5c14:	d013      	beq.n	5c3e <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    5c16:	68fb      	ldr	r3, [r7, #12]
    5c18:	3310      	adds	r3, #16
    5c1a:	0018      	movs	r0, r3
    5c1c:	4b0c      	ldr	r3, [pc, #48]	; (5c50 <xQueueGenericReset+0xac>)
    5c1e:	4798      	blx	r3
    5c20:	1e03      	subs	r3, r0, #0
    5c22:	d00c      	beq.n	5c3e <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
    5c24:	4b0b      	ldr	r3, [pc, #44]	; (5c54 <xQueueGenericReset+0xb0>)
    5c26:	4798      	blx	r3
    5c28:	e009      	b.n	5c3e <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    5c2a:	68fb      	ldr	r3, [r7, #12]
    5c2c:	3310      	adds	r3, #16
    5c2e:	0018      	movs	r0, r3
    5c30:	4b09      	ldr	r3, [pc, #36]	; (5c58 <xQueueGenericReset+0xb4>)
    5c32:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    5c34:	68fb      	ldr	r3, [r7, #12]
    5c36:	3324      	adds	r3, #36	; 0x24
    5c38:	0018      	movs	r0, r3
    5c3a:	4b07      	ldr	r3, [pc, #28]	; (5c58 <xQueueGenericReset+0xb4>)
    5c3c:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
    5c3e:	4b07      	ldr	r3, [pc, #28]	; (5c5c <xQueueGenericReset+0xb8>)
    5c40:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    5c42:	2301      	movs	r3, #1
}
    5c44:	0018      	movs	r0, r3
    5c46:	46bd      	mov	sp, r7
    5c48:	b004      	add	sp, #16
    5c4a:	bd80      	pop	{r7, pc}
    5c4c:	00002151 	.word	0x00002151
    5c50:	00007145 	.word	0x00007145
    5c54:	00002131 	.word	0x00002131
    5c58:	00005a51 	.word	0x00005a51
    5c5c:	00002175 	.word	0x00002175

00005c60 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
    5c60:	b590      	push	{r4, r7, lr}
    5c62:	b08b      	sub	sp, #44	; 0x2c
    5c64:	af02      	add	r7, sp, #8
    5c66:	60f8      	str	r0, [r7, #12]
    5c68:	60b9      	str	r1, [r7, #8]
    5c6a:	1dfb      	adds	r3, r7, #7
    5c6c:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
    5c6e:	68fb      	ldr	r3, [r7, #12]
    5c70:	2b00      	cmp	r3, #0
    5c72:	d101      	bne.n	5c78 <xQueueGenericCreate+0x18>
    5c74:	b672      	cpsid	i
    5c76:	e7fe      	b.n	5c76 <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
    5c78:	68bb      	ldr	r3, [r7, #8]
    5c7a:	2b00      	cmp	r3, #0
    5c7c:	d102      	bne.n	5c84 <xQueueGenericCreate+0x24>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
    5c7e:	2300      	movs	r3, #0
    5c80:	61fb      	str	r3, [r7, #28]
    5c82:	e003      	b.n	5c8c <xQueueGenericCreate+0x2c>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    5c84:	68fb      	ldr	r3, [r7, #12]
    5c86:	68ba      	ldr	r2, [r7, #8]
    5c88:	4353      	muls	r3, r2
    5c8a:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    5c8c:	69fb      	ldr	r3, [r7, #28]
    5c8e:	3354      	adds	r3, #84	; 0x54
    5c90:	0018      	movs	r0, r3
    5c92:	4b0c      	ldr	r3, [pc, #48]	; (5cc4 <xQueueGenericCreate+0x64>)
    5c94:	4798      	blx	r3
    5c96:	0003      	movs	r3, r0
    5c98:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
    5c9a:	69bb      	ldr	r3, [r7, #24]
    5c9c:	2b00      	cmp	r3, #0
    5c9e:	d00c      	beq.n	5cba <xQueueGenericCreate+0x5a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
    5ca0:	69bb      	ldr	r3, [r7, #24]
    5ca2:	3354      	adds	r3, #84	; 0x54
    5ca4:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
    5ca6:	1dfb      	adds	r3, r7, #7
    5ca8:	781c      	ldrb	r4, [r3, #0]
    5caa:	697a      	ldr	r2, [r7, #20]
    5cac:	68b9      	ldr	r1, [r7, #8]
    5cae:	68f8      	ldr	r0, [r7, #12]
    5cb0:	69bb      	ldr	r3, [r7, #24]
    5cb2:	9300      	str	r3, [sp, #0]
    5cb4:	0023      	movs	r3, r4
    5cb6:	4c04      	ldr	r4, [pc, #16]	; (5cc8 <xQueueGenericCreate+0x68>)
    5cb8:	47a0      	blx	r4
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
    5cba:	69bb      	ldr	r3, [r7, #24]
	}
    5cbc:	0018      	movs	r0, r3
    5cbe:	46bd      	mov	sp, r7
    5cc0:	b009      	add	sp, #36	; 0x24
    5cc2:	bd90      	pop	{r4, r7, pc}
    5cc4:	0000227d 	.word	0x0000227d
    5cc8:	00005ccd 	.word	0x00005ccd

00005ccc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
    5ccc:	b580      	push	{r7, lr}
    5cce:	b084      	sub	sp, #16
    5cd0:	af00      	add	r7, sp, #0
    5cd2:	60f8      	str	r0, [r7, #12]
    5cd4:	60b9      	str	r1, [r7, #8]
    5cd6:	607a      	str	r2, [r7, #4]
    5cd8:	001a      	movs	r2, r3
    5cda:	1cfb      	adds	r3, r7, #3
    5cdc:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
    5cde:	68bb      	ldr	r3, [r7, #8]
    5ce0:	2b00      	cmp	r3, #0
    5ce2:	d103      	bne.n	5cec <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    5ce4:	69bb      	ldr	r3, [r7, #24]
    5ce6:	69ba      	ldr	r2, [r7, #24]
    5ce8:	601a      	str	r2, [r3, #0]
    5cea:	e002      	b.n	5cf2 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
    5cec:	69bb      	ldr	r3, [r7, #24]
    5cee:	687a      	ldr	r2, [r7, #4]
    5cf0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
    5cf2:	69bb      	ldr	r3, [r7, #24]
    5cf4:	68fa      	ldr	r2, [r7, #12]
    5cf6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    5cf8:	69bb      	ldr	r3, [r7, #24]
    5cfa:	68ba      	ldr	r2, [r7, #8]
    5cfc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    5cfe:	69bb      	ldr	r3, [r7, #24]
    5d00:	2101      	movs	r1, #1
    5d02:	0018      	movs	r0, r3
    5d04:	4b06      	ldr	r3, [pc, #24]	; (5d20 <prvInitialiseNewQueue+0x54>)
    5d06:	4798      	blx	r3

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
    5d08:	69bb      	ldr	r3, [r7, #24]
    5d0a:	1cfa      	adds	r2, r7, #3
    5d0c:	2150      	movs	r1, #80	; 0x50
    5d0e:	7812      	ldrb	r2, [r2, #0]
    5d10:	545a      	strb	r2, [r3, r1]
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
    5d12:	69bb      	ldr	r3, [r7, #24]
    5d14:	2200      	movs	r2, #0
    5d16:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
    5d18:	46c0      	nop			; (mov r8, r8)
    5d1a:	46bd      	mov	sp, r7
    5d1c:	b004      	add	sp, #16
    5d1e:	bd80      	pop	{r7, pc}
    5d20:	00005ba5 	.word	0x00005ba5

00005d24 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    5d24:	b580      	push	{r7, lr}
    5d26:	b08a      	sub	sp, #40	; 0x28
    5d28:	af00      	add	r7, sp, #0
    5d2a:	60f8      	str	r0, [r7, #12]
    5d2c:	60b9      	str	r1, [r7, #8]
    5d2e:	607a      	str	r2, [r7, #4]
    5d30:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    5d32:	2300      	movs	r3, #0
    5d34:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    5d36:	68fb      	ldr	r3, [r7, #12]
    5d38:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
    5d3a:	6a3b      	ldr	r3, [r7, #32]
    5d3c:	2b00      	cmp	r3, #0
    5d3e:	d101      	bne.n	5d44 <xQueueGenericSend+0x20>
    5d40:	b672      	cpsid	i
    5d42:	e7fe      	b.n	5d42 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    5d44:	68bb      	ldr	r3, [r7, #8]
    5d46:	2b00      	cmp	r3, #0
    5d48:	d103      	bne.n	5d52 <xQueueGenericSend+0x2e>
    5d4a:	6a3b      	ldr	r3, [r7, #32]
    5d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    5d4e:	2b00      	cmp	r3, #0
    5d50:	d101      	bne.n	5d56 <xQueueGenericSend+0x32>
    5d52:	2301      	movs	r3, #1
    5d54:	e000      	b.n	5d58 <xQueueGenericSend+0x34>
    5d56:	2300      	movs	r3, #0
    5d58:	2b00      	cmp	r3, #0
    5d5a:	d101      	bne.n	5d60 <xQueueGenericSend+0x3c>
    5d5c:	b672      	cpsid	i
    5d5e:	e7fe      	b.n	5d5e <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    5d60:	683b      	ldr	r3, [r7, #0]
    5d62:	2b02      	cmp	r3, #2
    5d64:	d103      	bne.n	5d6e <xQueueGenericSend+0x4a>
    5d66:	6a3b      	ldr	r3, [r7, #32]
    5d68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5d6a:	2b01      	cmp	r3, #1
    5d6c:	d101      	bne.n	5d72 <xQueueGenericSend+0x4e>
    5d6e:	2301      	movs	r3, #1
    5d70:	e000      	b.n	5d74 <xQueueGenericSend+0x50>
    5d72:	2300      	movs	r3, #0
    5d74:	2b00      	cmp	r3, #0
    5d76:	d101      	bne.n	5d7c <xQueueGenericSend+0x58>
    5d78:	b672      	cpsid	i
    5d7a:	e7fe      	b.n	5d7a <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    5d7c:	4b53      	ldr	r3, [pc, #332]	; (5ecc <xQueueGenericSend+0x1a8>)
    5d7e:	4798      	blx	r3
    5d80:	1e03      	subs	r3, r0, #0
    5d82:	d102      	bne.n	5d8a <xQueueGenericSend+0x66>
    5d84:	687b      	ldr	r3, [r7, #4]
    5d86:	2b00      	cmp	r3, #0
    5d88:	d101      	bne.n	5d8e <xQueueGenericSend+0x6a>
    5d8a:	2301      	movs	r3, #1
    5d8c:	e000      	b.n	5d90 <xQueueGenericSend+0x6c>
    5d8e:	2300      	movs	r3, #0
    5d90:	2b00      	cmp	r3, #0
    5d92:	d101      	bne.n	5d98 <xQueueGenericSend+0x74>
    5d94:	b672      	cpsid	i
    5d96:	e7fe      	b.n	5d96 <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    5d98:	4b4d      	ldr	r3, [pc, #308]	; (5ed0 <xQueueGenericSend+0x1ac>)
    5d9a:	4798      	blx	r3
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    5d9c:	6a3b      	ldr	r3, [r7, #32]
    5d9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    5da0:	6a3b      	ldr	r3, [r7, #32]
    5da2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5da4:	429a      	cmp	r2, r3
    5da6:	d302      	bcc.n	5dae <xQueueGenericSend+0x8a>
    5da8:	683b      	ldr	r3, [r7, #0]
    5daa:	2b02      	cmp	r3, #2
    5dac:	d12d      	bne.n	5e0a <xQueueGenericSend+0xe6>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    5dae:	683a      	ldr	r2, [r7, #0]
    5db0:	68b9      	ldr	r1, [r7, #8]
    5db2:	6a3b      	ldr	r3, [r7, #32]
    5db4:	0018      	movs	r0, r3
    5db6:	4b47      	ldr	r3, [pc, #284]	; (5ed4 <xQueueGenericSend+0x1b0>)
    5db8:	4798      	blx	r3
    5dba:	0003      	movs	r3, r0
    5dbc:	61fb      	str	r3, [r7, #28]

				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
    5dbe:	6a3b      	ldr	r3, [r7, #32]
    5dc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    5dc2:	2b00      	cmp	r3, #0
    5dc4:	d00a      	beq.n	5ddc <xQueueGenericSend+0xb8>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
    5dc6:	683a      	ldr	r2, [r7, #0]
    5dc8:	6a3b      	ldr	r3, [r7, #32]
    5dca:	0011      	movs	r1, r2
    5dcc:	0018      	movs	r0, r3
    5dce:	4b42      	ldr	r3, [pc, #264]	; (5ed8 <xQueueGenericSend+0x1b4>)
    5dd0:	4798      	blx	r3
    5dd2:	1e03      	subs	r3, r0, #0
    5dd4:	d015      	beq.n	5e02 <xQueueGenericSend+0xde>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
    5dd6:	4b41      	ldr	r3, [pc, #260]	; (5edc <xQueueGenericSend+0x1b8>)
    5dd8:	4798      	blx	r3
    5dda:	e012      	b.n	5e02 <xQueueGenericSend+0xde>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    5ddc:	6a3b      	ldr	r3, [r7, #32]
    5dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    5de0:	2b00      	cmp	r3, #0
    5de2:	d009      	beq.n	5df8 <xQueueGenericSend+0xd4>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    5de4:	6a3b      	ldr	r3, [r7, #32]
    5de6:	3324      	adds	r3, #36	; 0x24
    5de8:	0018      	movs	r0, r3
    5dea:	4b3d      	ldr	r3, [pc, #244]	; (5ee0 <xQueueGenericSend+0x1bc>)
    5dec:	4798      	blx	r3
    5dee:	1e03      	subs	r3, r0, #0
    5df0:	d007      	beq.n	5e02 <xQueueGenericSend+0xde>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
    5df2:	4b3a      	ldr	r3, [pc, #232]	; (5edc <xQueueGenericSend+0x1b8>)
    5df4:	4798      	blx	r3
    5df6:	e004      	b.n	5e02 <xQueueGenericSend+0xde>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
    5df8:	69fb      	ldr	r3, [r7, #28]
    5dfa:	2b00      	cmp	r3, #0
    5dfc:	d001      	beq.n	5e02 <xQueueGenericSend+0xde>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
    5dfe:	4b37      	ldr	r3, [pc, #220]	; (5edc <xQueueGenericSend+0x1b8>)
    5e00:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    5e02:	4b38      	ldr	r3, [pc, #224]	; (5ee4 <xQueueGenericSend+0x1c0>)
    5e04:	4798      	blx	r3
				return pdPASS;
    5e06:	2301      	movs	r3, #1
    5e08:	e05c      	b.n	5ec4 <xQueueGenericSend+0x1a0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    5e0a:	687b      	ldr	r3, [r7, #4]
    5e0c:	2b00      	cmp	r3, #0
    5e0e:	d103      	bne.n	5e18 <xQueueGenericSend+0xf4>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    5e10:	4b34      	ldr	r3, [pc, #208]	; (5ee4 <xQueueGenericSend+0x1c0>)
    5e12:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    5e14:	2300      	movs	r3, #0
    5e16:	e055      	b.n	5ec4 <xQueueGenericSend+0x1a0>
				}
				else if( xEntryTimeSet == pdFALSE )
    5e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    5e1a:	2b00      	cmp	r3, #0
    5e1c:	d106      	bne.n	5e2c <xQueueGenericSend+0x108>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    5e1e:	2314      	movs	r3, #20
    5e20:	18fb      	adds	r3, r7, r3
    5e22:	0018      	movs	r0, r3
    5e24:	4b30      	ldr	r3, [pc, #192]	; (5ee8 <xQueueGenericSend+0x1c4>)
    5e26:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
    5e28:	2301      	movs	r3, #1
    5e2a:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    5e2c:	4b2d      	ldr	r3, [pc, #180]	; (5ee4 <xQueueGenericSend+0x1c0>)
    5e2e:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    5e30:	4b2e      	ldr	r3, [pc, #184]	; (5eec <xQueueGenericSend+0x1c8>)
    5e32:	4798      	blx	r3
		prvLockQueue( pxQueue );
    5e34:	4b26      	ldr	r3, [pc, #152]	; (5ed0 <xQueueGenericSend+0x1ac>)
    5e36:	4798      	blx	r3
    5e38:	6a3b      	ldr	r3, [r7, #32]
    5e3a:	2244      	movs	r2, #68	; 0x44
    5e3c:	5c9b      	ldrb	r3, [r3, r2]
    5e3e:	b25b      	sxtb	r3, r3
    5e40:	3301      	adds	r3, #1
    5e42:	d103      	bne.n	5e4c <xQueueGenericSend+0x128>
    5e44:	6a3b      	ldr	r3, [r7, #32]
    5e46:	2244      	movs	r2, #68	; 0x44
    5e48:	2100      	movs	r1, #0
    5e4a:	5499      	strb	r1, [r3, r2]
    5e4c:	6a3b      	ldr	r3, [r7, #32]
    5e4e:	2245      	movs	r2, #69	; 0x45
    5e50:	5c9b      	ldrb	r3, [r3, r2]
    5e52:	b25b      	sxtb	r3, r3
    5e54:	3301      	adds	r3, #1
    5e56:	d103      	bne.n	5e60 <xQueueGenericSend+0x13c>
    5e58:	6a3b      	ldr	r3, [r7, #32]
    5e5a:	2245      	movs	r2, #69	; 0x45
    5e5c:	2100      	movs	r1, #0
    5e5e:	5499      	strb	r1, [r3, r2]
    5e60:	4b20      	ldr	r3, [pc, #128]	; (5ee4 <xQueueGenericSend+0x1c0>)
    5e62:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    5e64:	1d3a      	adds	r2, r7, #4
    5e66:	2314      	movs	r3, #20
    5e68:	18fb      	adds	r3, r7, r3
    5e6a:	0011      	movs	r1, r2
    5e6c:	0018      	movs	r0, r3
    5e6e:	4b20      	ldr	r3, [pc, #128]	; (5ef0 <xQueueGenericSend+0x1cc>)
    5e70:	4798      	blx	r3
    5e72:	1e03      	subs	r3, r0, #0
    5e74:	d11f      	bne.n	5eb6 <xQueueGenericSend+0x192>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    5e76:	6a3b      	ldr	r3, [r7, #32]
    5e78:	0018      	movs	r0, r3
    5e7a:	4b1e      	ldr	r3, [pc, #120]	; (5ef4 <xQueueGenericSend+0x1d0>)
    5e7c:	4798      	blx	r3
    5e7e:	1e03      	subs	r3, r0, #0
    5e80:	d012      	beq.n	5ea8 <xQueueGenericSend+0x184>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    5e82:	6a3b      	ldr	r3, [r7, #32]
    5e84:	3310      	adds	r3, #16
    5e86:	687a      	ldr	r2, [r7, #4]
    5e88:	0011      	movs	r1, r2
    5e8a:	0018      	movs	r0, r3
    5e8c:	4b1a      	ldr	r3, [pc, #104]	; (5ef8 <xQueueGenericSend+0x1d4>)
    5e8e:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    5e90:	6a3b      	ldr	r3, [r7, #32]
    5e92:	0018      	movs	r0, r3
    5e94:	4b19      	ldr	r3, [pc, #100]	; (5efc <xQueueGenericSend+0x1d8>)
    5e96:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    5e98:	4b19      	ldr	r3, [pc, #100]	; (5f00 <xQueueGenericSend+0x1dc>)
    5e9a:	4798      	blx	r3
    5e9c:	1e03      	subs	r3, r0, #0
    5e9e:	d000      	beq.n	5ea2 <xQueueGenericSend+0x17e>
    5ea0:	e77a      	b.n	5d98 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
    5ea2:	4b0e      	ldr	r3, [pc, #56]	; (5edc <xQueueGenericSend+0x1b8>)
    5ea4:	4798      	blx	r3
    5ea6:	e777      	b.n	5d98 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    5ea8:	6a3b      	ldr	r3, [r7, #32]
    5eaa:	0018      	movs	r0, r3
    5eac:	4b13      	ldr	r3, [pc, #76]	; (5efc <xQueueGenericSend+0x1d8>)
    5eae:	4798      	blx	r3
				( void ) xTaskResumeAll();
    5eb0:	4b13      	ldr	r3, [pc, #76]	; (5f00 <xQueueGenericSend+0x1dc>)
    5eb2:	4798      	blx	r3
    5eb4:	e770      	b.n	5d98 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    5eb6:	6a3b      	ldr	r3, [r7, #32]
    5eb8:	0018      	movs	r0, r3
    5eba:	4b10      	ldr	r3, [pc, #64]	; (5efc <xQueueGenericSend+0x1d8>)
    5ebc:	4798      	blx	r3
			( void ) xTaskResumeAll();
    5ebe:	4b10      	ldr	r3, [pc, #64]	; (5f00 <xQueueGenericSend+0x1dc>)
    5ec0:	4798      	blx	r3

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    5ec2:	2300      	movs	r3, #0
		}
	}
}
    5ec4:	0018      	movs	r0, r3
    5ec6:	46bd      	mov	sp, r7
    5ec8:	b00a      	add	sp, #40	; 0x28
    5eca:	bd80      	pop	{r7, pc}
    5ecc:	00007485 	.word	0x00007485
    5ed0:	00002151 	.word	0x00002151
    5ed4:	000061c5 	.word	0x000061c5
    5ed8:	00006519 	.word	0x00006519
    5edc:	00002131 	.word	0x00002131
    5ee0:	00007145 	.word	0x00007145
    5ee4:	00002175 	.word	0x00002175
    5ee8:	00007205 	.word	0x00007205
    5eec:	00006cc5 	.word	0x00006cc5
    5ef0:	0000722d 	.word	0x0000722d
    5ef4:	00006419 	.word	0x00006419
    5ef8:	000070ad 	.word	0x000070ad
    5efc:	000062f5 	.word	0x000062f5
    5f00:	00006cdd 	.word	0x00006cdd

00005f04 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    5f04:	b580      	push	{r7, lr}
    5f06:	b088      	sub	sp, #32
    5f08:	af00      	add	r7, sp, #0
    5f0a:	60f8      	str	r0, [r7, #12]
    5f0c:	60b9      	str	r1, [r7, #8]
    5f0e:	607a      	str	r2, [r7, #4]
    5f10:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    5f12:	68fb      	ldr	r3, [r7, #12]
    5f14:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
    5f16:	69bb      	ldr	r3, [r7, #24]
    5f18:	2b00      	cmp	r3, #0
    5f1a:	d101      	bne.n	5f20 <xQueueGenericSendFromISR+0x1c>
    5f1c:	b672      	cpsid	i
    5f1e:	e7fe      	b.n	5f1e <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    5f20:	68bb      	ldr	r3, [r7, #8]
    5f22:	2b00      	cmp	r3, #0
    5f24:	d103      	bne.n	5f2e <xQueueGenericSendFromISR+0x2a>
    5f26:	69bb      	ldr	r3, [r7, #24]
    5f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    5f2a:	2b00      	cmp	r3, #0
    5f2c:	d101      	bne.n	5f32 <xQueueGenericSendFromISR+0x2e>
    5f2e:	2301      	movs	r3, #1
    5f30:	e000      	b.n	5f34 <xQueueGenericSendFromISR+0x30>
    5f32:	2300      	movs	r3, #0
    5f34:	2b00      	cmp	r3, #0
    5f36:	d101      	bne.n	5f3c <xQueueGenericSendFromISR+0x38>
    5f38:	b672      	cpsid	i
    5f3a:	e7fe      	b.n	5f3a <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    5f3c:	683b      	ldr	r3, [r7, #0]
    5f3e:	2b02      	cmp	r3, #2
    5f40:	d103      	bne.n	5f4a <xQueueGenericSendFromISR+0x46>
    5f42:	69bb      	ldr	r3, [r7, #24]
    5f44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5f46:	2b01      	cmp	r3, #1
    5f48:	d101      	bne.n	5f4e <xQueueGenericSendFromISR+0x4a>
    5f4a:	2301      	movs	r3, #1
    5f4c:	e000      	b.n	5f50 <xQueueGenericSendFromISR+0x4c>
    5f4e:	2300      	movs	r3, #0
    5f50:	2b00      	cmp	r3, #0
    5f52:	d101      	bne.n	5f58 <xQueueGenericSendFromISR+0x54>
    5f54:	b672      	cpsid	i
    5f56:	e7fe      	b.n	5f56 <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    5f58:	4b2d      	ldr	r3, [pc, #180]	; (6010 <xQueueGenericSendFromISR+0x10c>)
    5f5a:	4798      	blx	r3
    5f5c:	0003      	movs	r3, r0
    5f5e:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    5f60:	69bb      	ldr	r3, [r7, #24]
    5f62:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    5f64:	69bb      	ldr	r3, [r7, #24]
    5f66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5f68:	429a      	cmp	r2, r3
    5f6a:	d302      	bcc.n	5f72 <xQueueGenericSendFromISR+0x6e>
    5f6c:	683b      	ldr	r3, [r7, #0]
    5f6e:	2b02      	cmp	r3, #2
    5f70:	d142      	bne.n	5ff8 <xQueueGenericSendFromISR+0xf4>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    5f72:	2313      	movs	r3, #19
    5f74:	18fb      	adds	r3, r7, r3
    5f76:	69ba      	ldr	r2, [r7, #24]
    5f78:	2145      	movs	r1, #69	; 0x45
    5f7a:	5c52      	ldrb	r2, [r2, r1]
    5f7c:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    5f7e:	683a      	ldr	r2, [r7, #0]
    5f80:	68b9      	ldr	r1, [r7, #8]
    5f82:	69bb      	ldr	r3, [r7, #24]
    5f84:	0018      	movs	r0, r3
    5f86:	4b23      	ldr	r3, [pc, #140]	; (6014 <xQueueGenericSendFromISR+0x110>)
    5f88:	4798      	blx	r3

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    5f8a:	2313      	movs	r3, #19
    5f8c:	18fb      	adds	r3, r7, r3
    5f8e:	781b      	ldrb	r3, [r3, #0]
    5f90:	b25b      	sxtb	r3, r3
    5f92:	3301      	adds	r3, #1
    5f94:	d124      	bne.n	5fe0 <xQueueGenericSendFromISR+0xdc>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
    5f96:	69bb      	ldr	r3, [r7, #24]
    5f98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    5f9a:	2b00      	cmp	r3, #0
    5f9c:	d00e      	beq.n	5fbc <xQueueGenericSendFromISR+0xb8>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
    5f9e:	683a      	ldr	r2, [r7, #0]
    5fa0:	69bb      	ldr	r3, [r7, #24]
    5fa2:	0011      	movs	r1, r2
    5fa4:	0018      	movs	r0, r3
    5fa6:	4b1c      	ldr	r3, [pc, #112]	; (6018 <xQueueGenericSendFromISR+0x114>)
    5fa8:	4798      	blx	r3
    5faa:	1e03      	subs	r3, r0, #0
    5fac:	d021      	beq.n	5ff2 <xQueueGenericSendFromISR+0xee>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    5fae:	687b      	ldr	r3, [r7, #4]
    5fb0:	2b00      	cmp	r3, #0
    5fb2:	d01e      	beq.n	5ff2 <xQueueGenericSendFromISR+0xee>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    5fb4:	687b      	ldr	r3, [r7, #4]
    5fb6:	2201      	movs	r2, #1
    5fb8:	601a      	str	r2, [r3, #0]
    5fba:	e01a      	b.n	5ff2 <xQueueGenericSendFromISR+0xee>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    5fbc:	69bb      	ldr	r3, [r7, #24]
    5fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    5fc0:	2b00      	cmp	r3, #0
    5fc2:	d016      	beq.n	5ff2 <xQueueGenericSendFromISR+0xee>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    5fc4:	69bb      	ldr	r3, [r7, #24]
    5fc6:	3324      	adds	r3, #36	; 0x24
    5fc8:	0018      	movs	r0, r3
    5fca:	4b14      	ldr	r3, [pc, #80]	; (601c <xQueueGenericSendFromISR+0x118>)
    5fcc:	4798      	blx	r3
    5fce:	1e03      	subs	r3, r0, #0
    5fd0:	d00f      	beq.n	5ff2 <xQueueGenericSendFromISR+0xee>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
    5fd2:	687b      	ldr	r3, [r7, #4]
    5fd4:	2b00      	cmp	r3, #0
    5fd6:	d00c      	beq.n	5ff2 <xQueueGenericSendFromISR+0xee>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
    5fd8:	687b      	ldr	r3, [r7, #4]
    5fda:	2201      	movs	r2, #1
    5fdc:	601a      	str	r2, [r3, #0]
    5fde:	e008      	b.n	5ff2 <xQueueGenericSendFromISR+0xee>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    5fe0:	2313      	movs	r3, #19
    5fe2:	18fb      	adds	r3, r7, r3
    5fe4:	781b      	ldrb	r3, [r3, #0]
    5fe6:	3301      	adds	r3, #1
    5fe8:	b2db      	uxtb	r3, r3
    5fea:	b259      	sxtb	r1, r3
    5fec:	69bb      	ldr	r3, [r7, #24]
    5fee:	2245      	movs	r2, #69	; 0x45
    5ff0:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
    5ff2:	2301      	movs	r3, #1
    5ff4:	61fb      	str	r3, [r7, #28]
		{
    5ff6:	e001      	b.n	5ffc <xQueueGenericSendFromISR+0xf8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    5ff8:	2300      	movs	r3, #0
    5ffa:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    5ffc:	697b      	ldr	r3, [r7, #20]
    5ffe:	0018      	movs	r0, r3
    6000:	4b07      	ldr	r3, [pc, #28]	; (6020 <xQueueGenericSendFromISR+0x11c>)
    6002:	4798      	blx	r3

	return xReturn;
    6004:	69fb      	ldr	r3, [r7, #28]
}
    6006:	0018      	movs	r0, r3
    6008:	46bd      	mov	sp, r7
    600a:	b008      	add	sp, #32
    600c:	bd80      	pop	{r7, pc}
    600e:	46c0      	nop			; (mov r8, r8)
    6010:	000021a5 	.word	0x000021a5
    6014:	000061c5 	.word	0x000061c5
    6018:	00006519 	.word	0x00006519
    601c:	00007145 	.word	0x00007145
    6020:	000021b1 	.word	0x000021b1

00006024 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    6024:	b580      	push	{r7, lr}
    6026:	b08a      	sub	sp, #40	; 0x28
    6028:	af00      	add	r7, sp, #0
    602a:	60f8      	str	r0, [r7, #12]
    602c:	60b9      	str	r1, [r7, #8]
    602e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    6030:	2300      	movs	r3, #0
    6032:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    6034:	68fb      	ldr	r3, [r7, #12]
    6036:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    6038:	6a3b      	ldr	r3, [r7, #32]
    603a:	2b00      	cmp	r3, #0
    603c:	d101      	bne.n	6042 <xQueueReceive+0x1e>
    603e:	b672      	cpsid	i
    6040:	e7fe      	b.n	6040 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    6042:	68bb      	ldr	r3, [r7, #8]
    6044:	2b00      	cmp	r3, #0
    6046:	d103      	bne.n	6050 <xQueueReceive+0x2c>
    6048:	6a3b      	ldr	r3, [r7, #32]
    604a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    604c:	2b00      	cmp	r3, #0
    604e:	d101      	bne.n	6054 <xQueueReceive+0x30>
    6050:	2301      	movs	r3, #1
    6052:	e000      	b.n	6056 <xQueueReceive+0x32>
    6054:	2300      	movs	r3, #0
    6056:	2b00      	cmp	r3, #0
    6058:	d101      	bne.n	605e <xQueueReceive+0x3a>
    605a:	b672      	cpsid	i
    605c:	e7fe      	b.n	605c <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    605e:	4b4c      	ldr	r3, [pc, #304]	; (6190 <xQueueReceive+0x16c>)
    6060:	4798      	blx	r3
    6062:	1e03      	subs	r3, r0, #0
    6064:	d102      	bne.n	606c <xQueueReceive+0x48>
    6066:	687b      	ldr	r3, [r7, #4]
    6068:	2b00      	cmp	r3, #0
    606a:	d101      	bne.n	6070 <xQueueReceive+0x4c>
    606c:	2301      	movs	r3, #1
    606e:	e000      	b.n	6072 <xQueueReceive+0x4e>
    6070:	2300      	movs	r3, #0
    6072:	2b00      	cmp	r3, #0
    6074:	d101      	bne.n	607a <xQueueReceive+0x56>
    6076:	b672      	cpsid	i
    6078:	e7fe      	b.n	6078 <xQueueReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    607a:	4b46      	ldr	r3, [pc, #280]	; (6194 <xQueueReceive+0x170>)
    607c:	4798      	blx	r3
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    607e:	6a3b      	ldr	r3, [r7, #32]
    6080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6082:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    6084:	69fb      	ldr	r3, [r7, #28]
    6086:	2b00      	cmp	r3, #0
    6088:	d01a      	beq.n	60c0 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
    608a:	68ba      	ldr	r2, [r7, #8]
    608c:	6a3b      	ldr	r3, [r7, #32]
    608e:	0011      	movs	r1, r2
    6090:	0018      	movs	r0, r3
    6092:	4b41      	ldr	r3, [pc, #260]	; (6198 <xQueueReceive+0x174>)
    6094:	4798      	blx	r3
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    6096:	69fb      	ldr	r3, [r7, #28]
    6098:	1e5a      	subs	r2, r3, #1
    609a:	6a3b      	ldr	r3, [r7, #32]
    609c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    609e:	6a3b      	ldr	r3, [r7, #32]
    60a0:	691b      	ldr	r3, [r3, #16]
    60a2:	2b00      	cmp	r3, #0
    60a4:	d008      	beq.n	60b8 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    60a6:	6a3b      	ldr	r3, [r7, #32]
    60a8:	3310      	adds	r3, #16
    60aa:	0018      	movs	r0, r3
    60ac:	4b3b      	ldr	r3, [pc, #236]	; (619c <xQueueReceive+0x178>)
    60ae:	4798      	blx	r3
    60b0:	1e03      	subs	r3, r0, #0
    60b2:	d001      	beq.n	60b8 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
    60b4:	4b3a      	ldr	r3, [pc, #232]	; (61a0 <xQueueReceive+0x17c>)
    60b6:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    60b8:	4b3a      	ldr	r3, [pc, #232]	; (61a4 <xQueueReceive+0x180>)
    60ba:	4798      	blx	r3
				return pdPASS;
    60bc:	2301      	movs	r3, #1
    60be:	e062      	b.n	6186 <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    60c0:	687b      	ldr	r3, [r7, #4]
    60c2:	2b00      	cmp	r3, #0
    60c4:	d103      	bne.n	60ce <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    60c6:	4b37      	ldr	r3, [pc, #220]	; (61a4 <xQueueReceive+0x180>)
    60c8:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    60ca:	2300      	movs	r3, #0
    60cc:	e05b      	b.n	6186 <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
    60ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    60d0:	2b00      	cmp	r3, #0
    60d2:	d106      	bne.n	60e2 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    60d4:	2314      	movs	r3, #20
    60d6:	18fb      	adds	r3, r7, r3
    60d8:	0018      	movs	r0, r3
    60da:	4b33      	ldr	r3, [pc, #204]	; (61a8 <xQueueReceive+0x184>)
    60dc:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
    60de:	2301      	movs	r3, #1
    60e0:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    60e2:	4b30      	ldr	r3, [pc, #192]	; (61a4 <xQueueReceive+0x180>)
    60e4:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    60e6:	4b31      	ldr	r3, [pc, #196]	; (61ac <xQueueReceive+0x188>)
    60e8:	4798      	blx	r3
		prvLockQueue( pxQueue );
    60ea:	4b2a      	ldr	r3, [pc, #168]	; (6194 <xQueueReceive+0x170>)
    60ec:	4798      	blx	r3
    60ee:	6a3b      	ldr	r3, [r7, #32]
    60f0:	2244      	movs	r2, #68	; 0x44
    60f2:	5c9b      	ldrb	r3, [r3, r2]
    60f4:	b25b      	sxtb	r3, r3
    60f6:	3301      	adds	r3, #1
    60f8:	d103      	bne.n	6102 <xQueueReceive+0xde>
    60fa:	6a3b      	ldr	r3, [r7, #32]
    60fc:	2244      	movs	r2, #68	; 0x44
    60fe:	2100      	movs	r1, #0
    6100:	5499      	strb	r1, [r3, r2]
    6102:	6a3b      	ldr	r3, [r7, #32]
    6104:	2245      	movs	r2, #69	; 0x45
    6106:	5c9b      	ldrb	r3, [r3, r2]
    6108:	b25b      	sxtb	r3, r3
    610a:	3301      	adds	r3, #1
    610c:	d103      	bne.n	6116 <xQueueReceive+0xf2>
    610e:	6a3b      	ldr	r3, [r7, #32]
    6110:	2245      	movs	r2, #69	; 0x45
    6112:	2100      	movs	r1, #0
    6114:	5499      	strb	r1, [r3, r2]
    6116:	4b23      	ldr	r3, [pc, #140]	; (61a4 <xQueueReceive+0x180>)
    6118:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    611a:	1d3a      	adds	r2, r7, #4
    611c:	2314      	movs	r3, #20
    611e:	18fb      	adds	r3, r7, r3
    6120:	0011      	movs	r1, r2
    6122:	0018      	movs	r0, r3
    6124:	4b22      	ldr	r3, [pc, #136]	; (61b0 <xQueueReceive+0x18c>)
    6126:	4798      	blx	r3
    6128:	1e03      	subs	r3, r0, #0
    612a:	d11e      	bne.n	616a <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    612c:	6a3b      	ldr	r3, [r7, #32]
    612e:	0018      	movs	r0, r3
    6130:	4b20      	ldr	r3, [pc, #128]	; (61b4 <xQueueReceive+0x190>)
    6132:	4798      	blx	r3
    6134:	1e03      	subs	r3, r0, #0
    6136:	d011      	beq.n	615c <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    6138:	6a3b      	ldr	r3, [r7, #32]
    613a:	3324      	adds	r3, #36	; 0x24
    613c:	687a      	ldr	r2, [r7, #4]
    613e:	0011      	movs	r1, r2
    6140:	0018      	movs	r0, r3
    6142:	4b1d      	ldr	r3, [pc, #116]	; (61b8 <xQueueReceive+0x194>)
    6144:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
    6146:	6a3b      	ldr	r3, [r7, #32]
    6148:	0018      	movs	r0, r3
    614a:	4b1c      	ldr	r3, [pc, #112]	; (61bc <xQueueReceive+0x198>)
    614c:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
    614e:	4b1c      	ldr	r3, [pc, #112]	; (61c0 <xQueueReceive+0x19c>)
    6150:	4798      	blx	r3
    6152:	1e03      	subs	r3, r0, #0
    6154:	d191      	bne.n	607a <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
    6156:	4b12      	ldr	r3, [pc, #72]	; (61a0 <xQueueReceive+0x17c>)
    6158:	4798      	blx	r3
    615a:	e78e      	b.n	607a <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
    615c:	6a3b      	ldr	r3, [r7, #32]
    615e:	0018      	movs	r0, r3
    6160:	4b16      	ldr	r3, [pc, #88]	; (61bc <xQueueReceive+0x198>)
    6162:	4798      	blx	r3
				( void ) xTaskResumeAll();
    6164:	4b16      	ldr	r3, [pc, #88]	; (61c0 <xQueueReceive+0x19c>)
    6166:	4798      	blx	r3
    6168:	e787      	b.n	607a <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
    616a:	6a3b      	ldr	r3, [r7, #32]
    616c:	0018      	movs	r0, r3
    616e:	4b13      	ldr	r3, [pc, #76]	; (61bc <xQueueReceive+0x198>)
    6170:	4798      	blx	r3
			( void ) xTaskResumeAll();
    6172:	4b13      	ldr	r3, [pc, #76]	; (61c0 <xQueueReceive+0x19c>)
    6174:	4798      	blx	r3

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    6176:	6a3b      	ldr	r3, [r7, #32]
    6178:	0018      	movs	r0, r3
    617a:	4b0e      	ldr	r3, [pc, #56]	; (61b4 <xQueueReceive+0x190>)
    617c:	4798      	blx	r3
    617e:	1e03      	subs	r3, r0, #0
    6180:	d100      	bne.n	6184 <xQueueReceive+0x160>
    6182:	e77a      	b.n	607a <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    6184:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
    6186:	0018      	movs	r0, r3
    6188:	46bd      	mov	sp, r7
    618a:	b00a      	add	sp, #40	; 0x28
    618c:	bd80      	pop	{r7, pc}
    618e:	46c0      	nop			; (mov r8, r8)
    6190:	00007485 	.word	0x00007485
    6194:	00002151 	.word	0x00002151
    6198:	000062a5 	.word	0x000062a5
    619c:	00007145 	.word	0x00007145
    61a0:	00002131 	.word	0x00002131
    61a4:	00002175 	.word	0x00002175
    61a8:	00007205 	.word	0x00007205
    61ac:	00006cc5 	.word	0x00006cc5
    61b0:	0000722d 	.word	0x0000722d
    61b4:	000063e5 	.word	0x000063e5
    61b8:	000070ad 	.word	0x000070ad
    61bc:	000062f5 	.word	0x000062f5
    61c0:	00006cdd 	.word	0x00006cdd

000061c4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    61c4:	b580      	push	{r7, lr}
    61c6:	b086      	sub	sp, #24
    61c8:	af00      	add	r7, sp, #0
    61ca:	60f8      	str	r0, [r7, #12]
    61cc:	60b9      	str	r1, [r7, #8]
    61ce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
    61d0:	2300      	movs	r3, #0
    61d2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    61d4:	68fb      	ldr	r3, [r7, #12]
    61d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    61d8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    61da:	68fb      	ldr	r3, [r7, #12]
    61dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    61de:	2b00      	cmp	r3, #0
    61e0:	d10e      	bne.n	6200 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    61e2:	68fb      	ldr	r3, [r7, #12]
    61e4:	681b      	ldr	r3, [r3, #0]
    61e6:	2b00      	cmp	r3, #0
    61e8:	d14e      	bne.n	6288 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    61ea:	68fb      	ldr	r3, [r7, #12]
    61ec:	685b      	ldr	r3, [r3, #4]
    61ee:	0018      	movs	r0, r3
    61f0:	4b2a      	ldr	r3, [pc, #168]	; (629c <prvCopyDataToQueue+0xd8>)
    61f2:	4798      	blx	r3
    61f4:	0003      	movs	r3, r0
    61f6:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
    61f8:	68fb      	ldr	r3, [r7, #12]
    61fa:	2200      	movs	r2, #0
    61fc:	605a      	str	r2, [r3, #4]
    61fe:	e043      	b.n	6288 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    6200:	687b      	ldr	r3, [r7, #4]
    6202:	2b00      	cmp	r3, #0
    6204:	d119      	bne.n	623a <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    6206:	68fb      	ldr	r3, [r7, #12]
    6208:	6898      	ldr	r0, [r3, #8]
    620a:	68fb      	ldr	r3, [r7, #12]
    620c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    620e:	68bb      	ldr	r3, [r7, #8]
    6210:	0019      	movs	r1, r3
    6212:	4b23      	ldr	r3, [pc, #140]	; (62a0 <prvCopyDataToQueue+0xdc>)
    6214:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    6216:	68fb      	ldr	r3, [r7, #12]
    6218:	689a      	ldr	r2, [r3, #8]
    621a:	68fb      	ldr	r3, [r7, #12]
    621c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    621e:	18d2      	adds	r2, r2, r3
    6220:	68fb      	ldr	r3, [r7, #12]
    6222:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    6224:	68fb      	ldr	r3, [r7, #12]
    6226:	689a      	ldr	r2, [r3, #8]
    6228:	68fb      	ldr	r3, [r7, #12]
    622a:	685b      	ldr	r3, [r3, #4]
    622c:	429a      	cmp	r2, r3
    622e:	d32b      	bcc.n	6288 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    6230:	68fb      	ldr	r3, [r7, #12]
    6232:	681a      	ldr	r2, [r3, #0]
    6234:	68fb      	ldr	r3, [r7, #12]
    6236:	609a      	str	r2, [r3, #8]
    6238:	e026      	b.n	6288 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    623a:	68fb      	ldr	r3, [r7, #12]
    623c:	68d8      	ldr	r0, [r3, #12]
    623e:	68fb      	ldr	r3, [r7, #12]
    6240:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    6242:	68bb      	ldr	r3, [r7, #8]
    6244:	0019      	movs	r1, r3
    6246:	4b16      	ldr	r3, [pc, #88]	; (62a0 <prvCopyDataToQueue+0xdc>)
    6248:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    624a:	68fb      	ldr	r3, [r7, #12]
    624c:	68da      	ldr	r2, [r3, #12]
    624e:	68fb      	ldr	r3, [r7, #12]
    6250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6252:	425b      	negs	r3, r3
    6254:	18d2      	adds	r2, r2, r3
    6256:	68fb      	ldr	r3, [r7, #12]
    6258:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    625a:	68fb      	ldr	r3, [r7, #12]
    625c:	68da      	ldr	r2, [r3, #12]
    625e:	68fb      	ldr	r3, [r7, #12]
    6260:	681b      	ldr	r3, [r3, #0]
    6262:	429a      	cmp	r2, r3
    6264:	d207      	bcs.n	6276 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    6266:	68fb      	ldr	r3, [r7, #12]
    6268:	685a      	ldr	r2, [r3, #4]
    626a:	68fb      	ldr	r3, [r7, #12]
    626c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    626e:	425b      	negs	r3, r3
    6270:	18d2      	adds	r2, r2, r3
    6272:	68fb      	ldr	r3, [r7, #12]
    6274:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    6276:	687b      	ldr	r3, [r7, #4]
    6278:	2b02      	cmp	r3, #2
    627a:	d105      	bne.n	6288 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    627c:	693b      	ldr	r3, [r7, #16]
    627e:	2b00      	cmp	r3, #0
    6280:	d002      	beq.n	6288 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
    6282:	693b      	ldr	r3, [r7, #16]
    6284:	3b01      	subs	r3, #1
    6286:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
    6288:	693b      	ldr	r3, [r7, #16]
    628a:	1c5a      	adds	r2, r3, #1
    628c:	68fb      	ldr	r3, [r7, #12]
    628e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
    6290:	697b      	ldr	r3, [r7, #20]
}
    6292:	0018      	movs	r0, r3
    6294:	46bd      	mov	sp, r7
    6296:	b006      	add	sp, #24
    6298:	bd80      	pop	{r7, pc}
    629a:	46c0      	nop			; (mov r8, r8)
    629c:	000074bd 	.word	0x000074bd
    62a0:	0000d8bd 	.word	0x0000d8bd

000062a4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    62a4:	b580      	push	{r7, lr}
    62a6:	b082      	sub	sp, #8
    62a8:	af00      	add	r7, sp, #0
    62aa:	6078      	str	r0, [r7, #4]
    62ac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    62ae:	687b      	ldr	r3, [r7, #4]
    62b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    62b2:	2b00      	cmp	r3, #0
    62b4:	d018      	beq.n	62e8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    62b6:	687b      	ldr	r3, [r7, #4]
    62b8:	68da      	ldr	r2, [r3, #12]
    62ba:	687b      	ldr	r3, [r7, #4]
    62bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    62be:	18d2      	adds	r2, r2, r3
    62c0:	687b      	ldr	r3, [r7, #4]
    62c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    62c4:	687b      	ldr	r3, [r7, #4]
    62c6:	68da      	ldr	r2, [r3, #12]
    62c8:	687b      	ldr	r3, [r7, #4]
    62ca:	685b      	ldr	r3, [r3, #4]
    62cc:	429a      	cmp	r2, r3
    62ce:	d303      	bcc.n	62d8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    62d0:	687b      	ldr	r3, [r7, #4]
    62d2:	681a      	ldr	r2, [r3, #0]
    62d4:	687b      	ldr	r3, [r7, #4]
    62d6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    62d8:	687b      	ldr	r3, [r7, #4]
    62da:	68d9      	ldr	r1, [r3, #12]
    62dc:	687b      	ldr	r3, [r7, #4]
    62de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    62e0:	683b      	ldr	r3, [r7, #0]
    62e2:	0018      	movs	r0, r3
    62e4:	4b02      	ldr	r3, [pc, #8]	; (62f0 <prvCopyDataFromQueue+0x4c>)
    62e6:	4798      	blx	r3
	}
}
    62e8:	46c0      	nop			; (mov r8, r8)
    62ea:	46bd      	mov	sp, r7
    62ec:	b002      	add	sp, #8
    62ee:	bd80      	pop	{r7, pc}
    62f0:	0000d8bd 	.word	0x0000d8bd

000062f4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    62f4:	b580      	push	{r7, lr}
    62f6:	b084      	sub	sp, #16
    62f8:	af00      	add	r7, sp, #0
    62fa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    62fc:	4b34      	ldr	r3, [pc, #208]	; (63d0 <prvUnlockQueue+0xdc>)
    62fe:	4798      	blx	r3
	{
		int8_t cTxLock = pxQueue->cTxLock;
    6300:	230f      	movs	r3, #15
    6302:	18fb      	adds	r3, r7, r3
    6304:	687a      	ldr	r2, [r7, #4]
    6306:	2145      	movs	r1, #69	; 0x45
    6308:	5c52      	ldrb	r2, [r2, r1]
    630a:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
    630c:	e022      	b.n	6354 <prvUnlockQueue+0x60>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
    630e:	687b      	ldr	r3, [r7, #4]
    6310:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6312:	2b00      	cmp	r3, #0
    6314:	d009      	beq.n	632a <prvUnlockQueue+0x36>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
    6316:	687b      	ldr	r3, [r7, #4]
    6318:	2100      	movs	r1, #0
    631a:	0018      	movs	r0, r3
    631c:	4b2d      	ldr	r3, [pc, #180]	; (63d4 <prvUnlockQueue+0xe0>)
    631e:	4798      	blx	r3
    6320:	1e03      	subs	r3, r0, #0
    6322:	d00f      	beq.n	6344 <prvUnlockQueue+0x50>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
    6324:	4b2c      	ldr	r3, [pc, #176]	; (63d8 <prvUnlockQueue+0xe4>)
    6326:	4798      	blx	r3
    6328:	e00c      	b.n	6344 <prvUnlockQueue+0x50>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    632a:	687b      	ldr	r3, [r7, #4]
    632c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    632e:	2b00      	cmp	r3, #0
    6330:	d017      	beq.n	6362 <prvUnlockQueue+0x6e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    6332:	687b      	ldr	r3, [r7, #4]
    6334:	3324      	adds	r3, #36	; 0x24
    6336:	0018      	movs	r0, r3
    6338:	4b28      	ldr	r3, [pc, #160]	; (63dc <prvUnlockQueue+0xe8>)
    633a:	4798      	blx	r3
    633c:	1e03      	subs	r3, r0, #0
    633e:	d001      	beq.n	6344 <prvUnlockQueue+0x50>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
    6340:	4b25      	ldr	r3, [pc, #148]	; (63d8 <prvUnlockQueue+0xe4>)
    6342:	4798      	blx	r3
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
    6344:	230f      	movs	r3, #15
    6346:	18fb      	adds	r3, r7, r3
    6348:	781b      	ldrb	r3, [r3, #0]
    634a:	3b01      	subs	r3, #1
    634c:	b2da      	uxtb	r2, r3
    634e:	230f      	movs	r3, #15
    6350:	18fb      	adds	r3, r7, r3
    6352:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
    6354:	230f      	movs	r3, #15
    6356:	18fb      	adds	r3, r7, r3
    6358:	781b      	ldrb	r3, [r3, #0]
    635a:	b25b      	sxtb	r3, r3
    635c:	2b00      	cmp	r3, #0
    635e:	dcd6      	bgt.n	630e <prvUnlockQueue+0x1a>
    6360:	e000      	b.n	6364 <prvUnlockQueue+0x70>
						break;
    6362:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
    6364:	687b      	ldr	r3, [r7, #4]
    6366:	2245      	movs	r2, #69	; 0x45
    6368:	21ff      	movs	r1, #255	; 0xff
    636a:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
    636c:	4b1c      	ldr	r3, [pc, #112]	; (63e0 <prvUnlockQueue+0xec>)
    636e:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    6370:	4b17      	ldr	r3, [pc, #92]	; (63d0 <prvUnlockQueue+0xdc>)
    6372:	4798      	blx	r3
	{
		int8_t cRxLock = pxQueue->cRxLock;
    6374:	230e      	movs	r3, #14
    6376:	18fb      	adds	r3, r7, r3
    6378:	687a      	ldr	r2, [r7, #4]
    637a:	2144      	movs	r1, #68	; 0x44
    637c:	5c52      	ldrb	r2, [r2, r1]
    637e:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
    6380:	e014      	b.n	63ac <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    6382:	687b      	ldr	r3, [r7, #4]
    6384:	691b      	ldr	r3, [r3, #16]
    6386:	2b00      	cmp	r3, #0
    6388:	d017      	beq.n	63ba <prvUnlockQueue+0xc6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    638a:	687b      	ldr	r3, [r7, #4]
    638c:	3310      	adds	r3, #16
    638e:	0018      	movs	r0, r3
    6390:	4b12      	ldr	r3, [pc, #72]	; (63dc <prvUnlockQueue+0xe8>)
    6392:	4798      	blx	r3
    6394:	1e03      	subs	r3, r0, #0
    6396:	d001      	beq.n	639c <prvUnlockQueue+0xa8>
				{
					vTaskMissedYield();
    6398:	4b0f      	ldr	r3, [pc, #60]	; (63d8 <prvUnlockQueue+0xe4>)
    639a:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
    639c:	230e      	movs	r3, #14
    639e:	18fb      	adds	r3, r7, r3
    63a0:	781b      	ldrb	r3, [r3, #0]
    63a2:	3b01      	subs	r3, #1
    63a4:	b2da      	uxtb	r2, r3
    63a6:	230e      	movs	r3, #14
    63a8:	18fb      	adds	r3, r7, r3
    63aa:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
    63ac:	230e      	movs	r3, #14
    63ae:	18fb      	adds	r3, r7, r3
    63b0:	781b      	ldrb	r3, [r3, #0]
    63b2:	b25b      	sxtb	r3, r3
    63b4:	2b00      	cmp	r3, #0
    63b6:	dce4      	bgt.n	6382 <prvUnlockQueue+0x8e>
    63b8:	e000      	b.n	63bc <prvUnlockQueue+0xc8>
			}
			else
			{
				break;
    63ba:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
    63bc:	687b      	ldr	r3, [r7, #4]
    63be:	2244      	movs	r2, #68	; 0x44
    63c0:	21ff      	movs	r1, #255	; 0xff
    63c2:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
    63c4:	4b06      	ldr	r3, [pc, #24]	; (63e0 <prvUnlockQueue+0xec>)
    63c6:	4798      	blx	r3
}
    63c8:	46c0      	nop			; (mov r8, r8)
    63ca:	46bd      	mov	sp, r7
    63cc:	b004      	add	sp, #16
    63ce:	bd80      	pop	{r7, pc}
    63d0:	00002151 	.word	0x00002151
    63d4:	00006519 	.word	0x00006519
    63d8:	000072d9 	.word	0x000072d9
    63dc:	00007145 	.word	0x00007145
    63e0:	00002175 	.word	0x00002175

000063e4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    63e4:	b580      	push	{r7, lr}
    63e6:	b084      	sub	sp, #16
    63e8:	af00      	add	r7, sp, #0
    63ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
    63ec:	4b08      	ldr	r3, [pc, #32]	; (6410 <prvIsQueueEmpty+0x2c>)
    63ee:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    63f0:	687b      	ldr	r3, [r7, #4]
    63f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    63f4:	2b00      	cmp	r3, #0
    63f6:	d102      	bne.n	63fe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
    63f8:	2301      	movs	r3, #1
    63fa:	60fb      	str	r3, [r7, #12]
    63fc:	e001      	b.n	6402 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
    63fe:	2300      	movs	r3, #0
    6400:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
    6402:	4b04      	ldr	r3, [pc, #16]	; (6414 <prvIsQueueEmpty+0x30>)
    6404:	4798      	blx	r3

	return xReturn;
    6406:	68fb      	ldr	r3, [r7, #12]
}
    6408:	0018      	movs	r0, r3
    640a:	46bd      	mov	sp, r7
    640c:	b004      	add	sp, #16
    640e:	bd80      	pop	{r7, pc}
    6410:	00002151 	.word	0x00002151
    6414:	00002175 	.word	0x00002175

00006418 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    6418:	b580      	push	{r7, lr}
    641a:	b084      	sub	sp, #16
    641c:	af00      	add	r7, sp, #0
    641e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
    6420:	4b09      	ldr	r3, [pc, #36]	; (6448 <prvIsQueueFull+0x30>)
    6422:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    6424:	687b      	ldr	r3, [r7, #4]
    6426:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    6428:	687b      	ldr	r3, [r7, #4]
    642a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    642c:	429a      	cmp	r2, r3
    642e:	d102      	bne.n	6436 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
    6430:	2301      	movs	r3, #1
    6432:	60fb      	str	r3, [r7, #12]
    6434:	e001      	b.n	643a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
    6436:	2300      	movs	r3, #0
    6438:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
    643a:	4b04      	ldr	r3, [pc, #16]	; (644c <prvIsQueueFull+0x34>)
    643c:	4798      	blx	r3

	return xReturn;
    643e:	68fb      	ldr	r3, [r7, #12]
}
    6440:	0018      	movs	r0, r3
    6442:	46bd      	mov	sp, r7
    6444:	b004      	add	sp, #16
    6446:	bd80      	pop	{r7, pc}
    6448:	00002151 	.word	0x00002151
    644c:	00002175 	.word	0x00002175

00006450 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
    6450:	b580      	push	{r7, lr}
    6452:	b084      	sub	sp, #16
    6454:	af00      	add	r7, sp, #0
    6456:	6078      	str	r0, [r7, #4]
    6458:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
    645a:	2300      	movs	r3, #0
    645c:	60fb      	str	r3, [r7, #12]
    645e:	e015      	b.n	648c <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
    6460:	4b0e      	ldr	r3, [pc, #56]	; (649c <vQueueAddToRegistry+0x4c>)
    6462:	68fa      	ldr	r2, [r7, #12]
    6464:	00d2      	lsls	r2, r2, #3
    6466:	58d3      	ldr	r3, [r2, r3]
    6468:	2b00      	cmp	r3, #0
    646a:	d10c      	bne.n	6486 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
    646c:	4b0b      	ldr	r3, [pc, #44]	; (649c <vQueueAddToRegistry+0x4c>)
    646e:	68fa      	ldr	r2, [r7, #12]
    6470:	00d2      	lsls	r2, r2, #3
    6472:	6839      	ldr	r1, [r7, #0]
    6474:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
    6476:	4a09      	ldr	r2, [pc, #36]	; (649c <vQueueAddToRegistry+0x4c>)
    6478:	68fb      	ldr	r3, [r7, #12]
    647a:	00db      	lsls	r3, r3, #3
    647c:	18d3      	adds	r3, r2, r3
    647e:	3304      	adds	r3, #4
    6480:	687a      	ldr	r2, [r7, #4]
    6482:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
    6484:	e005      	b.n	6492 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
    6486:	68fb      	ldr	r3, [r7, #12]
    6488:	3301      	adds	r3, #1
    648a:	60fb      	str	r3, [r7, #12]
    648c:	68fb      	ldr	r3, [r7, #12]
    648e:	2b07      	cmp	r3, #7
    6490:	d9e6      	bls.n	6460 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
    6492:	46c0      	nop			; (mov r8, r8)
    6494:	46bd      	mov	sp, r7
    6496:	b004      	add	sp, #16
    6498:	bd80      	pop	{r7, pc}
    649a:	46c0      	nop			; (mov r8, r8)
    649c:	20005518 	.word	0x20005518

000064a0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
    64a0:	b580      	push	{r7, lr}
    64a2:	b086      	sub	sp, #24
    64a4:	af00      	add	r7, sp, #0
    64a6:	60f8      	str	r0, [r7, #12]
    64a8:	60b9      	str	r1, [r7, #8]
    64aa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    64ac:	68fb      	ldr	r3, [r7, #12]
    64ae:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    64b0:	4b15      	ldr	r3, [pc, #84]	; (6508 <vQueueWaitForMessageRestricted+0x68>)
    64b2:	4798      	blx	r3
    64b4:	697b      	ldr	r3, [r7, #20]
    64b6:	2244      	movs	r2, #68	; 0x44
    64b8:	5c9b      	ldrb	r3, [r3, r2]
    64ba:	b25b      	sxtb	r3, r3
    64bc:	3301      	adds	r3, #1
    64be:	d103      	bne.n	64c8 <vQueueWaitForMessageRestricted+0x28>
    64c0:	697b      	ldr	r3, [r7, #20]
    64c2:	2244      	movs	r2, #68	; 0x44
    64c4:	2100      	movs	r1, #0
    64c6:	5499      	strb	r1, [r3, r2]
    64c8:	697b      	ldr	r3, [r7, #20]
    64ca:	2245      	movs	r2, #69	; 0x45
    64cc:	5c9b      	ldrb	r3, [r3, r2]
    64ce:	b25b      	sxtb	r3, r3
    64d0:	3301      	adds	r3, #1
    64d2:	d103      	bne.n	64dc <vQueueWaitForMessageRestricted+0x3c>
    64d4:	697b      	ldr	r3, [r7, #20]
    64d6:	2245      	movs	r2, #69	; 0x45
    64d8:	2100      	movs	r1, #0
    64da:	5499      	strb	r1, [r3, r2]
    64dc:	4b0b      	ldr	r3, [pc, #44]	; (650c <vQueueWaitForMessageRestricted+0x6c>)
    64de:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    64e0:	697b      	ldr	r3, [r7, #20]
    64e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    64e4:	2b00      	cmp	r3, #0
    64e6:	d106      	bne.n	64f6 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
    64e8:	697b      	ldr	r3, [r7, #20]
    64ea:	3324      	adds	r3, #36	; 0x24
    64ec:	687a      	ldr	r2, [r7, #4]
    64ee:	68b9      	ldr	r1, [r7, #8]
    64f0:	0018      	movs	r0, r3
    64f2:	4b07      	ldr	r3, [pc, #28]	; (6510 <vQueueWaitForMessageRestricted+0x70>)
    64f4:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    64f6:	697b      	ldr	r3, [r7, #20]
    64f8:	0018      	movs	r0, r3
    64fa:	4b06      	ldr	r3, [pc, #24]	; (6514 <vQueueWaitForMessageRestricted+0x74>)
    64fc:	4798      	blx	r3
	}
    64fe:	46c0      	nop			; (mov r8, r8)
    6500:	46bd      	mov	sp, r7
    6502:	b006      	add	sp, #24
    6504:	bd80      	pop	{r7, pc}
    6506:	46c0      	nop			; (mov r8, r8)
    6508:	00002151 	.word	0x00002151
    650c:	00002175 	.word	0x00002175
    6510:	000070f1 	.word	0x000070f1
    6514:	000062f5 	.word	0x000062f5

00006518 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
    6518:	b580      	push	{r7, lr}
    651a:	b086      	sub	sp, #24
    651c:	af00      	add	r7, sp, #0
    651e:	6078      	str	r0, [r7, #4]
    6520:	6039      	str	r1, [r7, #0]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
    6522:	687b      	ldr	r3, [r7, #4]
    6524:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6526:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
    6528:	2300      	movs	r3, #0
    652a:	617b      	str	r3, [r7, #20]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
    652c:	693b      	ldr	r3, [r7, #16]
    652e:	2b00      	cmp	r3, #0
    6530:	d101      	bne.n	6536 <prvNotifyQueueSetContainer+0x1e>
    6532:	b672      	cpsid	i
    6534:	e7fe      	b.n	6534 <prvNotifyQueueSetContainer+0x1c>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
    6536:	693b      	ldr	r3, [r7, #16]
    6538:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    653a:	693b      	ldr	r3, [r7, #16]
    653c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    653e:	429a      	cmp	r2, r3
    6540:	d301      	bcc.n	6546 <prvNotifyQueueSetContainer+0x2e>
    6542:	b672      	cpsid	i
    6544:	e7fe      	b.n	6544 <prvNotifyQueueSetContainer+0x2c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
    6546:	693b      	ldr	r3, [r7, #16]
    6548:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    654a:	693b      	ldr	r3, [r7, #16]
    654c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    654e:	429a      	cmp	r2, r3
    6550:	d22a      	bcs.n	65a8 <prvNotifyQueueSetContainer+0x90>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
    6552:	230f      	movs	r3, #15
    6554:	18fb      	adds	r3, r7, r3
    6556:	693a      	ldr	r2, [r7, #16]
    6558:	2145      	movs	r1, #69	; 0x45
    655a:	5c52      	ldrb	r2, [r2, r1]
    655c:	701a      	strb	r2, [r3, #0]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
    655e:	683a      	ldr	r2, [r7, #0]
    6560:	1d39      	adds	r1, r7, #4
    6562:	693b      	ldr	r3, [r7, #16]
    6564:	0018      	movs	r0, r3
    6566:	4b13      	ldr	r3, [pc, #76]	; (65b4 <prvNotifyQueueSetContainer+0x9c>)
    6568:	4798      	blx	r3
    656a:	0003      	movs	r3, r0
    656c:	617b      	str	r3, [r7, #20]

			if( cTxLock == queueUNLOCKED )
    656e:	230f      	movs	r3, #15
    6570:	18fb      	adds	r3, r7, r3
    6572:	781b      	ldrb	r3, [r3, #0]
    6574:	b25b      	sxtb	r3, r3
    6576:	3301      	adds	r3, #1
    6578:	d10d      	bne.n	6596 <prvNotifyQueueSetContainer+0x7e>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
    657a:	693b      	ldr	r3, [r7, #16]
    657c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    657e:	2b00      	cmp	r3, #0
    6580:	d012      	beq.n	65a8 <prvNotifyQueueSetContainer+0x90>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
    6582:	693b      	ldr	r3, [r7, #16]
    6584:	3324      	adds	r3, #36	; 0x24
    6586:	0018      	movs	r0, r3
    6588:	4b0b      	ldr	r3, [pc, #44]	; (65b8 <prvNotifyQueueSetContainer+0xa0>)
    658a:	4798      	blx	r3
    658c:	1e03      	subs	r3, r0, #0
    658e:	d00b      	beq.n	65a8 <prvNotifyQueueSetContainer+0x90>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
    6590:	2301      	movs	r3, #1
    6592:	617b      	str	r3, [r7, #20]
    6594:	e008      	b.n	65a8 <prvNotifyQueueSetContainer+0x90>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
    6596:	230f      	movs	r3, #15
    6598:	18fb      	adds	r3, r7, r3
    659a:	781b      	ldrb	r3, [r3, #0]
    659c:	3301      	adds	r3, #1
    659e:	b2db      	uxtb	r3, r3
    65a0:	b259      	sxtb	r1, r3
    65a2:	693b      	ldr	r3, [r7, #16]
    65a4:	2245      	movs	r2, #69	; 0x45
    65a6:	5499      	strb	r1, [r3, r2]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    65a8:	697b      	ldr	r3, [r7, #20]
	}
    65aa:	0018      	movs	r0, r3
    65ac:	46bd      	mov	sp, r7
    65ae:	b006      	add	sp, #24
    65b0:	bd80      	pop	{r7, pc}
    65b2:	46c0      	nop			; (mov r8, r8)
    65b4:	000061c5 	.word	0x000061c5
    65b8:	00007145 	.word	0x00007145

000065bc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
    65bc:	b590      	push	{r4, r7, lr}
    65be:	b08d      	sub	sp, #52	; 0x34
    65c0:	af04      	add	r7, sp, #16
    65c2:	60f8      	str	r0, [r7, #12]
    65c4:	60b9      	str	r1, [r7, #8]
    65c6:	603b      	str	r3, [r7, #0]
    65c8:	1dbb      	adds	r3, r7, #6
    65ca:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    65cc:	1dbb      	adds	r3, r7, #6
    65ce:	881b      	ldrh	r3, [r3, #0]
    65d0:	009b      	lsls	r3, r3, #2
    65d2:	0018      	movs	r0, r3
    65d4:	4b1d      	ldr	r3, [pc, #116]	; (664c <xTaskCreate+0x90>)
    65d6:	4798      	blx	r3
    65d8:	0003      	movs	r3, r0
    65da:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
    65dc:	697b      	ldr	r3, [r7, #20]
    65de:	2b00      	cmp	r3, #0
    65e0:	d010      	beq.n	6604 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
    65e2:	2058      	movs	r0, #88	; 0x58
    65e4:	4b19      	ldr	r3, [pc, #100]	; (664c <xTaskCreate+0x90>)
    65e6:	4798      	blx	r3
    65e8:	0003      	movs	r3, r0
    65ea:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
    65ec:	69fb      	ldr	r3, [r7, #28]
    65ee:	2b00      	cmp	r3, #0
    65f0:	d003      	beq.n	65fa <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
    65f2:	69fb      	ldr	r3, [r7, #28]
    65f4:	697a      	ldr	r2, [r7, #20]
    65f6:	631a      	str	r2, [r3, #48]	; 0x30
    65f8:	e006      	b.n	6608 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
    65fa:	697b      	ldr	r3, [r7, #20]
    65fc:	0018      	movs	r0, r3
    65fe:	4b14      	ldr	r3, [pc, #80]	; (6650 <xTaskCreate+0x94>)
    6600:	4798      	blx	r3
    6602:	e001      	b.n	6608 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
    6604:	2300      	movs	r3, #0
    6606:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
    6608:	69fb      	ldr	r3, [r7, #28]
    660a:	2b00      	cmp	r3, #0
    660c:	d016      	beq.n	663c <xTaskCreate+0x80>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
    660e:	1dbb      	adds	r3, r7, #6
    6610:	881a      	ldrh	r2, [r3, #0]
    6612:	683c      	ldr	r4, [r7, #0]
    6614:	68b9      	ldr	r1, [r7, #8]
    6616:	68f8      	ldr	r0, [r7, #12]
    6618:	2300      	movs	r3, #0
    661a:	9303      	str	r3, [sp, #12]
    661c:	69fb      	ldr	r3, [r7, #28]
    661e:	9302      	str	r3, [sp, #8]
    6620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    6622:	9301      	str	r3, [sp, #4]
    6624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    6626:	9300      	str	r3, [sp, #0]
    6628:	0023      	movs	r3, r4
    662a:	4c0a      	ldr	r4, [pc, #40]	; (6654 <xTaskCreate+0x98>)
    662c:	47a0      	blx	r4
			prvAddNewTaskToReadyList( pxNewTCB );
    662e:	69fb      	ldr	r3, [r7, #28]
    6630:	0018      	movs	r0, r3
    6632:	4b09      	ldr	r3, [pc, #36]	; (6658 <xTaskCreate+0x9c>)
    6634:	4798      	blx	r3
			xReturn = pdPASS;
    6636:	2301      	movs	r3, #1
    6638:	61bb      	str	r3, [r7, #24]
    663a:	e002      	b.n	6642 <xTaskCreate+0x86>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    663c:	2301      	movs	r3, #1
    663e:	425b      	negs	r3, r3
    6640:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
    6642:	69bb      	ldr	r3, [r7, #24]
	}
    6644:	0018      	movs	r0, r3
    6646:	46bd      	mov	sp, r7
    6648:	b009      	add	sp, #36	; 0x24
    664a:	bd90      	pop	{r4, r7, pc}
    664c:	0000227d 	.word	0x0000227d
    6650:	000023e5 	.word	0x000023e5
    6654:	0000665d 	.word	0x0000665d
    6658:	0000676d 	.word	0x0000676d

0000665c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
    665c:	b580      	push	{r7, lr}
    665e:	b086      	sub	sp, #24
    6660:	af00      	add	r7, sp, #0
    6662:	60f8      	str	r0, [r7, #12]
    6664:	60b9      	str	r1, [r7, #8]
    6666:	607a      	str	r2, [r7, #4]
    6668:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
    666a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    666c:	6b18      	ldr	r0, [r3, #48]	; 0x30
    666e:	687b      	ldr	r3, [r7, #4]
    6670:	009b      	lsls	r3, r3, #2
    6672:	001a      	movs	r2, r3
    6674:	21a5      	movs	r1, #165	; 0xa5
    6676:	4b39      	ldr	r3, [pc, #228]	; (675c <prvInitialiseNewTask+0x100>)
    6678:	4798      	blx	r3
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    667a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    667c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    667e:	687b      	ldr	r3, [r7, #4]
    6680:	4937      	ldr	r1, [pc, #220]	; (6760 <prvInitialiseNewTask+0x104>)
    6682:	468c      	mov	ip, r1
    6684:	4463      	add	r3, ip
    6686:	009b      	lsls	r3, r3, #2
    6688:	18d3      	adds	r3, r2, r3
    668a:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    668c:	693b      	ldr	r3, [r7, #16]
    668e:	2207      	movs	r2, #7
    6690:	4393      	bics	r3, r2
    6692:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
    6694:	693b      	ldr	r3, [r7, #16]
    6696:	2207      	movs	r2, #7
    6698:	4013      	ands	r3, r2
    669a:	d001      	beq.n	66a0 <prvInitialiseNewTask+0x44>
    669c:	b672      	cpsid	i
    669e:	e7fe      	b.n	669e <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    66a0:	2300      	movs	r3, #0
    66a2:	617b      	str	r3, [r7, #20]
    66a4:	e013      	b.n	66ce <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
    66a6:	68ba      	ldr	r2, [r7, #8]
    66a8:	697b      	ldr	r3, [r7, #20]
    66aa:	18d3      	adds	r3, r2, r3
    66ac:	7818      	ldrb	r0, [r3, #0]
    66ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
    66b0:	2134      	movs	r1, #52	; 0x34
    66b2:	697b      	ldr	r3, [r7, #20]
    66b4:	18d3      	adds	r3, r2, r3
    66b6:	185b      	adds	r3, r3, r1
    66b8:	1c02      	adds	r2, r0, #0
    66ba:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    66bc:	68ba      	ldr	r2, [r7, #8]
    66be:	697b      	ldr	r3, [r7, #20]
    66c0:	18d3      	adds	r3, r2, r3
    66c2:	781b      	ldrb	r3, [r3, #0]
    66c4:	2b00      	cmp	r3, #0
    66c6:	d006      	beq.n	66d6 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    66c8:	697b      	ldr	r3, [r7, #20]
    66ca:	3301      	adds	r3, #1
    66cc:	617b      	str	r3, [r7, #20]
    66ce:	697b      	ldr	r3, [r7, #20]
    66d0:	2b09      	cmp	r3, #9
    66d2:	d9e8      	bls.n	66a6 <prvInitialiseNewTask+0x4a>
    66d4:	e000      	b.n	66d8 <prvInitialiseNewTask+0x7c>
		{
			break;
    66d6:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    66d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    66da:	223d      	movs	r2, #61	; 0x3d
    66dc:	2100      	movs	r1, #0
    66de:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    66e0:	6a3b      	ldr	r3, [r7, #32]
    66e2:	2b04      	cmp	r3, #4
    66e4:	d901      	bls.n	66ea <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    66e6:	2304      	movs	r3, #4
    66e8:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
    66ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
    66ec:	6a3a      	ldr	r2, [r7, #32]
    66ee:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
    66f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    66f2:	6a3a      	ldr	r2, [r7, #32]
    66f4:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
    66f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    66f8:	2200      	movs	r2, #0
    66fa:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
    66fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
    66fe:	3304      	adds	r3, #4
    6700:	0018      	movs	r0, r3
    6702:	4b18      	ldr	r3, [pc, #96]	; (6764 <prvInitialiseNewTask+0x108>)
    6704:	4798      	blx	r3
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
    6706:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6708:	3318      	adds	r3, #24
    670a:	0018      	movs	r0, r3
    670c:	4b15      	ldr	r3, [pc, #84]	; (6764 <prvInitialiseNewTask+0x108>)
    670e:	4798      	blx	r3

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
    6710:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6712:	6aba      	ldr	r2, [r7, #40]	; 0x28
    6714:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    6716:	6a3b      	ldr	r3, [r7, #32]
    6718:	2205      	movs	r2, #5
    671a:	1ad2      	subs	r2, r2, r3
    671c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    671e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
    6720:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6722:	6aba      	ldr	r2, [r7, #40]	; 0x28
    6724:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
    6726:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6728:	2200      	movs	r2, #0
    672a:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    672c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    672e:	2254      	movs	r2, #84	; 0x54
    6730:	2100      	movs	r1, #0
    6732:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    6734:	683a      	ldr	r2, [r7, #0]
    6736:	68f9      	ldr	r1, [r7, #12]
    6738:	693b      	ldr	r3, [r7, #16]
    673a:	0018      	movs	r0, r3
    673c:	4b0a      	ldr	r3, [pc, #40]	; (6768 <prvInitialiseNewTask+0x10c>)
    673e:	4798      	blx	r3
    6740:	0002      	movs	r2, r0
    6742:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6744:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
    6746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6748:	2b00      	cmp	r3, #0
    674a:	d002      	beq.n	6752 <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    674c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    674e:	6aba      	ldr	r2, [r7, #40]	; 0x28
    6750:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
    6752:	46c0      	nop			; (mov r8, r8)
    6754:	46bd      	mov	sp, r7
    6756:	b006      	add	sp, #24
    6758:	bd80      	pop	{r7, pc}
    675a:	46c0      	nop			; (mov r8, r8)
    675c:	0000d8cf 	.word	0x0000d8cf
    6760:	3fffffff 	.word	0x3fffffff
    6764:	00005a8d 	.word	0x00005a8d
    6768:	00002009 	.word	0x00002009

0000676c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
    676c:	b580      	push	{r7, lr}
    676e:	b082      	sub	sp, #8
    6770:	af00      	add	r7, sp, #0
    6772:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
    6774:	4b2b      	ldr	r3, [pc, #172]	; (6824 <prvAddNewTaskToReadyList+0xb8>)
    6776:	4798      	blx	r3
	{
		uxCurrentNumberOfTasks++;
    6778:	4b2b      	ldr	r3, [pc, #172]	; (6828 <prvAddNewTaskToReadyList+0xbc>)
    677a:	681b      	ldr	r3, [r3, #0]
    677c:	1c5a      	adds	r2, r3, #1
    677e:	4b2a      	ldr	r3, [pc, #168]	; (6828 <prvAddNewTaskToReadyList+0xbc>)
    6780:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
    6782:	4b2a      	ldr	r3, [pc, #168]	; (682c <prvAddNewTaskToReadyList+0xc0>)
    6784:	681b      	ldr	r3, [r3, #0]
    6786:	2b00      	cmp	r3, #0
    6788:	d109      	bne.n	679e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
    678a:	4b28      	ldr	r3, [pc, #160]	; (682c <prvAddNewTaskToReadyList+0xc0>)
    678c:	687a      	ldr	r2, [r7, #4]
    678e:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    6790:	4b25      	ldr	r3, [pc, #148]	; (6828 <prvAddNewTaskToReadyList+0xbc>)
    6792:	681b      	ldr	r3, [r3, #0]
    6794:	2b01      	cmp	r3, #1
    6796:	d110      	bne.n	67ba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
    6798:	4b25      	ldr	r3, [pc, #148]	; (6830 <prvAddNewTaskToReadyList+0xc4>)
    679a:	4798      	blx	r3
    679c:	e00d      	b.n	67ba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
    679e:	4b25      	ldr	r3, [pc, #148]	; (6834 <prvAddNewTaskToReadyList+0xc8>)
    67a0:	681b      	ldr	r3, [r3, #0]
    67a2:	2b00      	cmp	r3, #0
    67a4:	d109      	bne.n	67ba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
    67a6:	4b21      	ldr	r3, [pc, #132]	; (682c <prvAddNewTaskToReadyList+0xc0>)
    67a8:	681b      	ldr	r3, [r3, #0]
    67aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    67ac:	687b      	ldr	r3, [r7, #4]
    67ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    67b0:	429a      	cmp	r2, r3
    67b2:	d802      	bhi.n	67ba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
    67b4:	4b1d      	ldr	r3, [pc, #116]	; (682c <prvAddNewTaskToReadyList+0xc0>)
    67b6:	687a      	ldr	r2, [r7, #4]
    67b8:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
    67ba:	4b1f      	ldr	r3, [pc, #124]	; (6838 <prvAddNewTaskToReadyList+0xcc>)
    67bc:	681b      	ldr	r3, [r3, #0]
    67be:	1c5a      	adds	r2, r3, #1
    67c0:	4b1d      	ldr	r3, [pc, #116]	; (6838 <prvAddNewTaskToReadyList+0xcc>)
    67c2:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
    67c4:	4b1c      	ldr	r3, [pc, #112]	; (6838 <prvAddNewTaskToReadyList+0xcc>)
    67c6:	681a      	ldr	r2, [r3, #0]
    67c8:	687b      	ldr	r3, [r7, #4]
    67ca:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
    67cc:	687b      	ldr	r3, [r7, #4]
    67ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    67d0:	4b1a      	ldr	r3, [pc, #104]	; (683c <prvAddNewTaskToReadyList+0xd0>)
    67d2:	681b      	ldr	r3, [r3, #0]
    67d4:	429a      	cmp	r2, r3
    67d6:	d903      	bls.n	67e0 <prvAddNewTaskToReadyList+0x74>
    67d8:	687b      	ldr	r3, [r7, #4]
    67da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    67dc:	4b17      	ldr	r3, [pc, #92]	; (683c <prvAddNewTaskToReadyList+0xd0>)
    67de:	601a      	str	r2, [r3, #0]
    67e0:	687b      	ldr	r3, [r7, #4]
    67e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    67e4:	0013      	movs	r3, r2
    67e6:	009b      	lsls	r3, r3, #2
    67e8:	189b      	adds	r3, r3, r2
    67ea:	009b      	lsls	r3, r3, #2
    67ec:	4a14      	ldr	r2, [pc, #80]	; (6840 <prvAddNewTaskToReadyList+0xd4>)
    67ee:	189a      	adds	r2, r3, r2
    67f0:	687b      	ldr	r3, [r7, #4]
    67f2:	3304      	adds	r3, #4
    67f4:	0019      	movs	r1, r3
    67f6:	0010      	movs	r0, r2
    67f8:	4b12      	ldr	r3, [pc, #72]	; (6844 <prvAddNewTaskToReadyList+0xd8>)
    67fa:	4798      	blx	r3

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
    67fc:	4b12      	ldr	r3, [pc, #72]	; (6848 <prvAddNewTaskToReadyList+0xdc>)
    67fe:	4798      	blx	r3

	if( xSchedulerRunning != pdFALSE )
    6800:	4b0c      	ldr	r3, [pc, #48]	; (6834 <prvAddNewTaskToReadyList+0xc8>)
    6802:	681b      	ldr	r3, [r3, #0]
    6804:	2b00      	cmp	r3, #0
    6806:	d008      	beq.n	681a <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
    6808:	4b08      	ldr	r3, [pc, #32]	; (682c <prvAddNewTaskToReadyList+0xc0>)
    680a:	681b      	ldr	r3, [r3, #0]
    680c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    680e:	687b      	ldr	r3, [r7, #4]
    6810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6812:	429a      	cmp	r2, r3
    6814:	d201      	bcs.n	681a <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
    6816:	4b0d      	ldr	r3, [pc, #52]	; (684c <prvAddNewTaskToReadyList+0xe0>)
    6818:	4798      	blx	r3
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
    681a:	46c0      	nop			; (mov r8, r8)
    681c:	46bd      	mov	sp, r7
    681e:	b002      	add	sp, #8
    6820:	bd80      	pop	{r7, pc}
    6822:	46c0      	nop			; (mov r8, r8)
    6824:	00002151 	.word	0x00002151
    6828:	20005460 	.word	0x20005460
    682c:	20005388 	.word	0x20005388
    6830:	0000731d 	.word	0x0000731d
    6834:	2000546c 	.word	0x2000546c
    6838:	2000547c 	.word	0x2000547c
    683c:	20005468 	.word	0x20005468
    6840:	2000538c 	.word	0x2000538c
    6844:	00005aa3 	.word	0x00005aa3
    6848:	00002175 	.word	0x00002175
    684c:	00002131 	.word	0x00002131

00006850 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
    6850:	b580      	push	{r7, lr}
    6852:	b086      	sub	sp, #24
    6854:	af00      	add	r7, sp, #0
    6856:	6078      	str	r0, [r7, #4]
    6858:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
    685a:	2300      	movs	r3, #0
    685c:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
    685e:	687b      	ldr	r3, [r7, #4]
    6860:	2b00      	cmp	r3, #0
    6862:	d101      	bne.n	6868 <vTaskDelayUntil+0x18>
    6864:	b672      	cpsid	i
    6866:	e7fe      	b.n	6866 <vTaskDelayUntil+0x16>
		configASSERT( ( xTimeIncrement > 0U ) );
    6868:	683b      	ldr	r3, [r7, #0]
    686a:	2b00      	cmp	r3, #0
    686c:	d101      	bne.n	6872 <vTaskDelayUntil+0x22>
    686e:	b672      	cpsid	i
    6870:	e7fe      	b.n	6870 <vTaskDelayUntil+0x20>
		configASSERT( uxSchedulerSuspended == 0 );
    6872:	4b23      	ldr	r3, [pc, #140]	; (6900 <vTaskDelayUntil+0xb0>)
    6874:	681b      	ldr	r3, [r3, #0]
    6876:	2b00      	cmp	r3, #0
    6878:	d001      	beq.n	687e <vTaskDelayUntil+0x2e>
    687a:	b672      	cpsid	i
    687c:	e7fe      	b.n	687c <vTaskDelayUntil+0x2c>

		vTaskSuspendAll();
    687e:	4b21      	ldr	r3, [pc, #132]	; (6904 <vTaskDelayUntil+0xb4>)
    6880:	4798      	blx	r3
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    6882:	4b21      	ldr	r3, [pc, #132]	; (6908 <vTaskDelayUntil+0xb8>)
    6884:	681b      	ldr	r3, [r3, #0]
    6886:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
    6888:	687b      	ldr	r3, [r7, #4]
    688a:	681a      	ldr	r2, [r3, #0]
    688c:	683b      	ldr	r3, [r7, #0]
    688e:	18d3      	adds	r3, r2, r3
    6890:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
    6892:	687b      	ldr	r3, [r7, #4]
    6894:	681a      	ldr	r2, [r3, #0]
    6896:	693b      	ldr	r3, [r7, #16]
    6898:	429a      	cmp	r2, r3
    689a:	d90b      	bls.n	68b4 <vTaskDelayUntil+0x64>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
    689c:	687b      	ldr	r3, [r7, #4]
    689e:	681a      	ldr	r2, [r3, #0]
    68a0:	68fb      	ldr	r3, [r7, #12]
    68a2:	429a      	cmp	r2, r3
    68a4:	d911      	bls.n	68ca <vTaskDelayUntil+0x7a>
    68a6:	68fa      	ldr	r2, [r7, #12]
    68a8:	693b      	ldr	r3, [r7, #16]
    68aa:	429a      	cmp	r2, r3
    68ac:	d90d      	bls.n	68ca <vTaskDelayUntil+0x7a>
				{
					xShouldDelay = pdTRUE;
    68ae:	2301      	movs	r3, #1
    68b0:	617b      	str	r3, [r7, #20]
    68b2:	e00a      	b.n	68ca <vTaskDelayUntil+0x7a>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
    68b4:	687b      	ldr	r3, [r7, #4]
    68b6:	681a      	ldr	r2, [r3, #0]
    68b8:	68fb      	ldr	r3, [r7, #12]
    68ba:	429a      	cmp	r2, r3
    68bc:	d803      	bhi.n	68c6 <vTaskDelayUntil+0x76>
    68be:	68fa      	ldr	r2, [r7, #12]
    68c0:	693b      	ldr	r3, [r7, #16]
    68c2:	429a      	cmp	r2, r3
    68c4:	d901      	bls.n	68ca <vTaskDelayUntil+0x7a>
				{
					xShouldDelay = pdTRUE;
    68c6:	2301      	movs	r3, #1
    68c8:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
    68ca:	687b      	ldr	r3, [r7, #4]
    68cc:	68fa      	ldr	r2, [r7, #12]
    68ce:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
    68d0:	697b      	ldr	r3, [r7, #20]
    68d2:	2b00      	cmp	r3, #0
    68d4:	d006      	beq.n	68e4 <vTaskDelayUntil+0x94>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
    68d6:	68fa      	ldr	r2, [r7, #12]
    68d8:	693b      	ldr	r3, [r7, #16]
    68da:	1ad3      	subs	r3, r2, r3
    68dc:	2100      	movs	r1, #0
    68de:	0018      	movs	r0, r3
    68e0:	4b0a      	ldr	r3, [pc, #40]	; (690c <vTaskDelayUntil+0xbc>)
    68e2:	4798      	blx	r3
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
    68e4:	4b0a      	ldr	r3, [pc, #40]	; (6910 <vTaskDelayUntil+0xc0>)
    68e6:	4798      	blx	r3
    68e8:	0003      	movs	r3, r0
    68ea:	60bb      	str	r3, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    68ec:	68bb      	ldr	r3, [r7, #8]
    68ee:	2b00      	cmp	r3, #0
    68f0:	d101      	bne.n	68f6 <vTaskDelayUntil+0xa6>
		{
			portYIELD_WITHIN_API();
    68f2:	4b08      	ldr	r3, [pc, #32]	; (6914 <vTaskDelayUntil+0xc4>)
    68f4:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    68f6:	46c0      	nop			; (mov r8, r8)
    68f8:	46bd      	mov	sp, r7
    68fa:	b006      	add	sp, #24
    68fc:	bd80      	pop	{r7, pc}
    68fe:	46c0      	nop			; (mov r8, r8)
    6900:	20005488 	.word	0x20005488
    6904:	00006cc5 	.word	0x00006cc5
    6908:	20005464 	.word	0x20005464
    690c:	0000757d 	.word	0x0000757d
    6910:	00006cdd 	.word	0x00006cdd
    6914:	00002131 	.word	0x00002131

00006918 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    6918:	b580      	push	{r7, lr}
    691a:	b084      	sub	sp, #16
    691c:	af00      	add	r7, sp, #0
    691e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
    6920:	2300      	movs	r3, #0
    6922:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    6924:	687b      	ldr	r3, [r7, #4]
    6926:	2b00      	cmp	r3, #0
    6928:	d010      	beq.n	694c <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
    692a:	4b0d      	ldr	r3, [pc, #52]	; (6960 <vTaskDelay+0x48>)
    692c:	681b      	ldr	r3, [r3, #0]
    692e:	2b00      	cmp	r3, #0
    6930:	d001      	beq.n	6936 <vTaskDelay+0x1e>
    6932:	b672      	cpsid	i
    6934:	e7fe      	b.n	6934 <vTaskDelay+0x1c>
			vTaskSuspendAll();
    6936:	4b0b      	ldr	r3, [pc, #44]	; (6964 <vTaskDelay+0x4c>)
    6938:	4798      	blx	r3
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
    693a:	687b      	ldr	r3, [r7, #4]
    693c:	2100      	movs	r1, #0
    693e:	0018      	movs	r0, r3
    6940:	4b09      	ldr	r3, [pc, #36]	; (6968 <vTaskDelay+0x50>)
    6942:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
    6944:	4b09      	ldr	r3, [pc, #36]	; (696c <vTaskDelay+0x54>)
    6946:	4798      	blx	r3
    6948:	0003      	movs	r3, r0
    694a:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    694c:	68fb      	ldr	r3, [r7, #12]
    694e:	2b00      	cmp	r3, #0
    6950:	d101      	bne.n	6956 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
    6952:	4b07      	ldr	r3, [pc, #28]	; (6970 <vTaskDelay+0x58>)
    6954:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    6956:	46c0      	nop			; (mov r8, r8)
    6958:	46bd      	mov	sp, r7
    695a:	b004      	add	sp, #16
    695c:	bd80      	pop	{r7, pc}
    695e:	46c0      	nop			; (mov r8, r8)
    6960:	20005488 	.word	0x20005488
    6964:	00006cc5 	.word	0x00006cc5
    6968:	0000757d 	.word	0x0000757d
    696c:	00006cdd 	.word	0x00006cdd
    6970:	00002131 	.word	0x00002131

00006974 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
    6974:	b580      	push	{r7, lr}
    6976:	b084      	sub	sp, #16
    6978:	af00      	add	r7, sp, #0
    697a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    697c:	4b2b      	ldr	r3, [pc, #172]	; (6a2c <vTaskSuspend+0xb8>)
    697e:	4798      	blx	r3
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
    6980:	687b      	ldr	r3, [r7, #4]
    6982:	2b00      	cmp	r3, #0
    6984:	d102      	bne.n	698c <vTaskSuspend+0x18>
    6986:	4b2a      	ldr	r3, [pc, #168]	; (6a30 <vTaskSuspend+0xbc>)
    6988:	681b      	ldr	r3, [r3, #0]
    698a:	e000      	b.n	698e <vTaskSuspend+0x1a>
    698c:	687b      	ldr	r3, [r7, #4]
    698e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    6990:	68fb      	ldr	r3, [r7, #12]
    6992:	3304      	adds	r3, #4
    6994:	0018      	movs	r0, r3
    6996:	4b27      	ldr	r3, [pc, #156]	; (6a34 <vTaskSuspend+0xc0>)
    6998:	4798      	blx	r3
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    699a:	68fb      	ldr	r3, [r7, #12]
    699c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    699e:	2b00      	cmp	r3, #0
    69a0:	d004      	beq.n	69ac <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    69a2:	68fb      	ldr	r3, [r7, #12]
    69a4:	3318      	adds	r3, #24
    69a6:	0018      	movs	r0, r3
    69a8:	4b22      	ldr	r3, [pc, #136]	; (6a34 <vTaskSuspend+0xc0>)
    69aa:	4798      	blx	r3
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
    69ac:	68fb      	ldr	r3, [r7, #12]
    69ae:	1d1a      	adds	r2, r3, #4
    69b0:	4b21      	ldr	r3, [pc, #132]	; (6a38 <vTaskSuspend+0xc4>)
    69b2:	0011      	movs	r1, r2
    69b4:	0018      	movs	r0, r3
    69b6:	4b21      	ldr	r3, [pc, #132]	; (6a3c <vTaskSuspend+0xc8>)
    69b8:	4798      	blx	r3

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
    69ba:	68fb      	ldr	r3, [r7, #12]
    69bc:	2254      	movs	r2, #84	; 0x54
    69be:	5c9b      	ldrb	r3, [r3, r2]
    69c0:	b2db      	uxtb	r3, r3
    69c2:	2b01      	cmp	r3, #1
    69c4:	d103      	bne.n	69ce <vTaskSuspend+0x5a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    69c6:	68fb      	ldr	r3, [r7, #12]
    69c8:	2254      	movs	r2, #84	; 0x54
    69ca:	2100      	movs	r1, #0
    69cc:	5499      	strb	r1, [r3, r2]
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
    69ce:	4b1c      	ldr	r3, [pc, #112]	; (6a40 <vTaskSuspend+0xcc>)
    69d0:	4798      	blx	r3

		if( xSchedulerRunning != pdFALSE )
    69d2:	4b1c      	ldr	r3, [pc, #112]	; (6a44 <vTaskSuspend+0xd0>)
    69d4:	681b      	ldr	r3, [r3, #0]
    69d6:	2b00      	cmp	r3, #0
    69d8:	d005      	beq.n	69e6 <vTaskSuspend+0x72>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
    69da:	4b14      	ldr	r3, [pc, #80]	; (6a2c <vTaskSuspend+0xb8>)
    69dc:	4798      	blx	r3
			{
				prvResetNextTaskUnblockTime();
    69de:	4b1a      	ldr	r3, [pc, #104]	; (6a48 <vTaskSuspend+0xd4>)
    69e0:	4798      	blx	r3
			}
			taskEXIT_CRITICAL();
    69e2:	4b17      	ldr	r3, [pc, #92]	; (6a40 <vTaskSuspend+0xcc>)
    69e4:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
    69e6:	4b12      	ldr	r3, [pc, #72]	; (6a30 <vTaskSuspend+0xbc>)
    69e8:	681b      	ldr	r3, [r3, #0]
    69ea:	68fa      	ldr	r2, [r7, #12]
    69ec:	429a      	cmp	r2, r3
    69ee:	d118      	bne.n	6a22 <vTaskSuspend+0xae>
		{
			if( xSchedulerRunning != pdFALSE )
    69f0:	4b14      	ldr	r3, [pc, #80]	; (6a44 <vTaskSuspend+0xd0>)
    69f2:	681b      	ldr	r3, [r3, #0]
    69f4:	2b00      	cmp	r3, #0
    69f6:	d008      	beq.n	6a0a <vTaskSuspend+0x96>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
    69f8:	4b14      	ldr	r3, [pc, #80]	; (6a4c <vTaskSuspend+0xd8>)
    69fa:	681b      	ldr	r3, [r3, #0]
    69fc:	2b00      	cmp	r3, #0
    69fe:	d001      	beq.n	6a04 <vTaskSuspend+0x90>
    6a00:	b672      	cpsid	i
    6a02:	e7fe      	b.n	6a02 <vTaskSuspend+0x8e>
				portYIELD_WITHIN_API();
    6a04:	4b12      	ldr	r3, [pc, #72]	; (6a50 <vTaskSuspend+0xdc>)
    6a06:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    6a08:	e00b      	b.n	6a22 <vTaskSuspend+0xae>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
    6a0a:	4b0b      	ldr	r3, [pc, #44]	; (6a38 <vTaskSuspend+0xc4>)
    6a0c:	681a      	ldr	r2, [r3, #0]
    6a0e:	4b11      	ldr	r3, [pc, #68]	; (6a54 <vTaskSuspend+0xe0>)
    6a10:	681b      	ldr	r3, [r3, #0]
    6a12:	429a      	cmp	r2, r3
    6a14:	d103      	bne.n	6a1e <vTaskSuspend+0xaa>
					pxCurrentTCB = NULL;
    6a16:	4b06      	ldr	r3, [pc, #24]	; (6a30 <vTaskSuspend+0xbc>)
    6a18:	2200      	movs	r2, #0
    6a1a:	601a      	str	r2, [r3, #0]
	}
    6a1c:	e001      	b.n	6a22 <vTaskSuspend+0xae>
					vTaskSwitchContext();
    6a1e:	4b0e      	ldr	r3, [pc, #56]	; (6a58 <vTaskSuspend+0xe4>)
    6a20:	4798      	blx	r3
	}
    6a22:	46c0      	nop			; (mov r8, r8)
    6a24:	46bd      	mov	sp, r7
    6a26:	b004      	add	sp, #16
    6a28:	bd80      	pop	{r7, pc}
    6a2a:	46c0      	nop			; (mov r8, r8)
    6a2c:	00002151 	.word	0x00002151
    6a30:	20005388 	.word	0x20005388
    6a34:	00005b53 	.word	0x00005b53
    6a38:	2000544c 	.word	0x2000544c
    6a3c:	00005aa3 	.word	0x00005aa3
    6a40:	00002175 	.word	0x00002175
    6a44:	2000546c 	.word	0x2000546c
    6a48:	0000743d 	.word	0x0000743d
    6a4c:	20005488 	.word	0x20005488
    6a50:	00002131 	.word	0x00002131
    6a54:	20005460 	.word	0x20005460
    6a58:	00006fb5 	.word	0x00006fb5

00006a5c <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
    6a5c:	b580      	push	{r7, lr}
    6a5e:	b084      	sub	sp, #16
    6a60:	af00      	add	r7, sp, #0
    6a62:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
    6a64:	2300      	movs	r3, #0
    6a66:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
    6a68:	687b      	ldr	r3, [r7, #4]
    6a6a:	60bb      	str	r3, [r7, #8]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
    6a6c:	687b      	ldr	r3, [r7, #4]
    6a6e:	2b00      	cmp	r3, #0
    6a70:	d101      	bne.n	6a76 <prvTaskIsTaskSuspended+0x1a>
    6a72:	b672      	cpsid	i
    6a74:	e7fe      	b.n	6a74 <prvTaskIsTaskSuspended+0x18>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
    6a76:	68bb      	ldr	r3, [r7, #8]
    6a78:	695a      	ldr	r2, [r3, #20]
    6a7a:	4b0e      	ldr	r3, [pc, #56]	; (6ab4 <prvTaskIsTaskSuspended+0x58>)
    6a7c:	429a      	cmp	r2, r3
    6a7e:	d101      	bne.n	6a84 <prvTaskIsTaskSuspended+0x28>
    6a80:	2301      	movs	r3, #1
    6a82:	e000      	b.n	6a86 <prvTaskIsTaskSuspended+0x2a>
    6a84:	2300      	movs	r3, #0
    6a86:	2b00      	cmp	r3, #0
    6a88:	d00f      	beq.n	6aaa <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
    6a8a:	68bb      	ldr	r3, [r7, #8]
    6a8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6a8e:	4b0a      	ldr	r3, [pc, #40]	; (6ab8 <prvTaskIsTaskSuspended+0x5c>)
    6a90:	429a      	cmp	r2, r3
    6a92:	d00a      	beq.n	6aaa <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
    6a94:	68bb      	ldr	r3, [r7, #8]
    6a96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6a98:	2b00      	cmp	r3, #0
    6a9a:	d101      	bne.n	6aa0 <prvTaskIsTaskSuspended+0x44>
    6a9c:	2301      	movs	r3, #1
    6a9e:	e000      	b.n	6aa2 <prvTaskIsTaskSuspended+0x46>
    6aa0:	2300      	movs	r3, #0
    6aa2:	2b00      	cmp	r3, #0
    6aa4:	d001      	beq.n	6aaa <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
    6aa6:	2301      	movs	r3, #1
    6aa8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    6aaa:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
    6aac:	0018      	movs	r0, r3
    6aae:	46bd      	mov	sp, r7
    6ab0:	b004      	add	sp, #16
    6ab2:	bd80      	pop	{r7, pc}
    6ab4:	2000544c 	.word	0x2000544c
    6ab8:	20005420 	.word	0x20005420

00006abc <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
    6abc:	b580      	push	{r7, lr}
    6abe:	b084      	sub	sp, #16
    6ac0:	af00      	add	r7, sp, #0
    6ac2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
    6ac4:	687b      	ldr	r3, [r7, #4]
    6ac6:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
    6ac8:	687b      	ldr	r3, [r7, #4]
    6aca:	2b00      	cmp	r3, #0
    6acc:	d101      	bne.n	6ad2 <vTaskResume+0x16>
    6ace:	b672      	cpsid	i
    6ad0:	e7fe      	b.n	6ad0 <vTaskResume+0x14>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
    6ad2:	68fb      	ldr	r3, [r7, #12]
    6ad4:	2b00      	cmp	r3, #0
    6ad6:	d034      	beq.n	6b42 <vTaskResume+0x86>
    6ad8:	4b1c      	ldr	r3, [pc, #112]	; (6b4c <vTaskResume+0x90>)
    6ada:	681b      	ldr	r3, [r3, #0]
    6adc:	68fa      	ldr	r2, [r7, #12]
    6ade:	429a      	cmp	r2, r3
    6ae0:	d02f      	beq.n	6b42 <vTaskResume+0x86>
		{
			taskENTER_CRITICAL();
    6ae2:	4b1b      	ldr	r3, [pc, #108]	; (6b50 <vTaskResume+0x94>)
    6ae4:	4798      	blx	r3
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
    6ae6:	68fb      	ldr	r3, [r7, #12]
    6ae8:	0018      	movs	r0, r3
    6aea:	4b1a      	ldr	r3, [pc, #104]	; (6b54 <vTaskResume+0x98>)
    6aec:	4798      	blx	r3
    6aee:	1e03      	subs	r3, r0, #0
    6af0:	d025      	beq.n	6b3e <vTaskResume+0x82>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
    6af2:	68fb      	ldr	r3, [r7, #12]
    6af4:	3304      	adds	r3, #4
    6af6:	0018      	movs	r0, r3
    6af8:	4b17      	ldr	r3, [pc, #92]	; (6b58 <vTaskResume+0x9c>)
    6afa:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
    6afc:	68fb      	ldr	r3, [r7, #12]
    6afe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6b00:	4b16      	ldr	r3, [pc, #88]	; (6b5c <vTaskResume+0xa0>)
    6b02:	681b      	ldr	r3, [r3, #0]
    6b04:	429a      	cmp	r2, r3
    6b06:	d903      	bls.n	6b10 <vTaskResume+0x54>
    6b08:	68fb      	ldr	r3, [r7, #12]
    6b0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6b0c:	4b13      	ldr	r3, [pc, #76]	; (6b5c <vTaskResume+0xa0>)
    6b0e:	601a      	str	r2, [r3, #0]
    6b10:	68fb      	ldr	r3, [r7, #12]
    6b12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6b14:	0013      	movs	r3, r2
    6b16:	009b      	lsls	r3, r3, #2
    6b18:	189b      	adds	r3, r3, r2
    6b1a:	009b      	lsls	r3, r3, #2
    6b1c:	4a10      	ldr	r2, [pc, #64]	; (6b60 <vTaskResume+0xa4>)
    6b1e:	189a      	adds	r2, r3, r2
    6b20:	68fb      	ldr	r3, [r7, #12]
    6b22:	3304      	adds	r3, #4
    6b24:	0019      	movs	r1, r3
    6b26:	0010      	movs	r0, r2
    6b28:	4b0e      	ldr	r3, [pc, #56]	; (6b64 <vTaskResume+0xa8>)
    6b2a:	4798      	blx	r3

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    6b2c:	68fb      	ldr	r3, [r7, #12]
    6b2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6b30:	4b06      	ldr	r3, [pc, #24]	; (6b4c <vTaskResume+0x90>)
    6b32:	681b      	ldr	r3, [r3, #0]
    6b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6b36:	429a      	cmp	r2, r3
    6b38:	d301      	bcc.n	6b3e <vTaskResume+0x82>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
    6b3a:	4b0b      	ldr	r3, [pc, #44]	; (6b68 <vTaskResume+0xac>)
    6b3c:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
    6b3e:	4b0b      	ldr	r3, [pc, #44]	; (6b6c <vTaskResume+0xb0>)
    6b40:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    6b42:	46c0      	nop			; (mov r8, r8)
    6b44:	46bd      	mov	sp, r7
    6b46:	b004      	add	sp, #16
    6b48:	bd80      	pop	{r7, pc}
    6b4a:	46c0      	nop			; (mov r8, r8)
    6b4c:	20005388 	.word	0x20005388
    6b50:	00002151 	.word	0x00002151
    6b54:	00006a5d 	.word	0x00006a5d
    6b58:	00005b53 	.word	0x00005b53
    6b5c:	20005468 	.word	0x20005468
    6b60:	2000538c 	.word	0x2000538c
    6b64:	00005aa3 	.word	0x00005aa3
    6b68:	00002131 	.word	0x00002131
    6b6c:	00002175 	.word	0x00002175

00006b70 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
    6b70:	b580      	push	{r7, lr}
    6b72:	b086      	sub	sp, #24
    6b74:	af00      	add	r7, sp, #0
    6b76:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
    6b78:	2300      	movs	r3, #0
    6b7a:	617b      	str	r3, [r7, #20]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
    6b7c:	687b      	ldr	r3, [r7, #4]
    6b7e:	613b      	str	r3, [r7, #16]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
    6b80:	687b      	ldr	r3, [r7, #4]
    6b82:	2b00      	cmp	r3, #0
    6b84:	d101      	bne.n	6b8a <xTaskResumeFromISR+0x1a>
    6b86:	b672      	cpsid	i
    6b88:	e7fe      	b.n	6b88 <xTaskResumeFromISR+0x18>
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    6b8a:	4b23      	ldr	r3, [pc, #140]	; (6c18 <xTaskResumeFromISR+0xa8>)
    6b8c:	4798      	blx	r3
    6b8e:	0003      	movs	r3, r0
    6b90:	60fb      	str	r3, [r7, #12]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
    6b92:	693b      	ldr	r3, [r7, #16]
    6b94:	0018      	movs	r0, r3
    6b96:	4b21      	ldr	r3, [pc, #132]	; (6c1c <xTaskResumeFromISR+0xac>)
    6b98:	4798      	blx	r3
    6b9a:	1e03      	subs	r3, r0, #0
    6b9c:	d032      	beq.n	6c04 <xTaskResumeFromISR+0x94>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    6b9e:	4b20      	ldr	r3, [pc, #128]	; (6c20 <xTaskResumeFromISR+0xb0>)
    6ba0:	681b      	ldr	r3, [r3, #0]
    6ba2:	2b00      	cmp	r3, #0
    6ba4:	d126      	bne.n	6bf4 <xTaskResumeFromISR+0x84>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    6ba6:	693b      	ldr	r3, [r7, #16]
    6ba8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6baa:	4b1e      	ldr	r3, [pc, #120]	; (6c24 <xTaskResumeFromISR+0xb4>)
    6bac:	681b      	ldr	r3, [r3, #0]
    6bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6bb0:	429a      	cmp	r2, r3
    6bb2:	d301      	bcc.n	6bb8 <xTaskResumeFromISR+0x48>
					{
						xYieldRequired = pdTRUE;
    6bb4:	2301      	movs	r3, #1
    6bb6:	617b      	str	r3, [r7, #20]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    6bb8:	693b      	ldr	r3, [r7, #16]
    6bba:	3304      	adds	r3, #4
    6bbc:	0018      	movs	r0, r3
    6bbe:	4b1a      	ldr	r3, [pc, #104]	; (6c28 <xTaskResumeFromISR+0xb8>)
    6bc0:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
    6bc2:	693b      	ldr	r3, [r7, #16]
    6bc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6bc6:	4b19      	ldr	r3, [pc, #100]	; (6c2c <xTaskResumeFromISR+0xbc>)
    6bc8:	681b      	ldr	r3, [r3, #0]
    6bca:	429a      	cmp	r2, r3
    6bcc:	d903      	bls.n	6bd6 <xTaskResumeFromISR+0x66>
    6bce:	693b      	ldr	r3, [r7, #16]
    6bd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6bd2:	4b16      	ldr	r3, [pc, #88]	; (6c2c <xTaskResumeFromISR+0xbc>)
    6bd4:	601a      	str	r2, [r3, #0]
    6bd6:	693b      	ldr	r3, [r7, #16]
    6bd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6bda:	0013      	movs	r3, r2
    6bdc:	009b      	lsls	r3, r3, #2
    6bde:	189b      	adds	r3, r3, r2
    6be0:	009b      	lsls	r3, r3, #2
    6be2:	4a13      	ldr	r2, [pc, #76]	; (6c30 <xTaskResumeFromISR+0xc0>)
    6be4:	189a      	adds	r2, r3, r2
    6be6:	693b      	ldr	r3, [r7, #16]
    6be8:	3304      	adds	r3, #4
    6bea:	0019      	movs	r1, r3
    6bec:	0010      	movs	r0, r2
    6bee:	4b11      	ldr	r3, [pc, #68]	; (6c34 <xTaskResumeFromISR+0xc4>)
    6bf0:	4798      	blx	r3
    6bf2:	e007      	b.n	6c04 <xTaskResumeFromISR+0x94>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    6bf4:	693b      	ldr	r3, [r7, #16]
    6bf6:	3318      	adds	r3, #24
    6bf8:	001a      	movs	r2, r3
    6bfa:	4b0f      	ldr	r3, [pc, #60]	; (6c38 <xTaskResumeFromISR+0xc8>)
    6bfc:	0011      	movs	r1, r2
    6bfe:	0018      	movs	r0, r3
    6c00:	4b0c      	ldr	r3, [pc, #48]	; (6c34 <xTaskResumeFromISR+0xc4>)
    6c02:	4798      	blx	r3
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    6c04:	68fb      	ldr	r3, [r7, #12]
    6c06:	0018      	movs	r0, r3
    6c08:	4b0c      	ldr	r3, [pc, #48]	; (6c3c <xTaskResumeFromISR+0xcc>)
    6c0a:	4798      	blx	r3

		return xYieldRequired;
    6c0c:	697b      	ldr	r3, [r7, #20]
	}
    6c0e:	0018      	movs	r0, r3
    6c10:	46bd      	mov	sp, r7
    6c12:	b006      	add	sp, #24
    6c14:	bd80      	pop	{r7, pc}
    6c16:	46c0      	nop			; (mov r8, r8)
    6c18:	000021a5 	.word	0x000021a5
    6c1c:	00006a5d 	.word	0x00006a5d
    6c20:	20005488 	.word	0x20005488
    6c24:	20005388 	.word	0x20005388
    6c28:	00005b53 	.word	0x00005b53
    6c2c:	20005468 	.word	0x20005468
    6c30:	2000538c 	.word	0x2000538c
    6c34:	00005aa3 	.word	0x00005aa3
    6c38:	20005420 	.word	0x20005420
    6c3c:	000021b1 	.word	0x000021b1

00006c40 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    6c40:	b590      	push	{r4, r7, lr}
    6c42:	b085      	sub	sp, #20
    6c44:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
    6c46:	4916      	ldr	r1, [pc, #88]	; (6ca0 <vTaskStartScheduler+0x60>)
    6c48:	4816      	ldr	r0, [pc, #88]	; (6ca4 <vTaskStartScheduler+0x64>)
    6c4a:	4b17      	ldr	r3, [pc, #92]	; (6ca8 <vTaskStartScheduler+0x68>)
    6c4c:	9301      	str	r3, [sp, #4]
    6c4e:	2300      	movs	r3, #0
    6c50:	9300      	str	r3, [sp, #0]
    6c52:	2300      	movs	r3, #0
    6c54:	2282      	movs	r2, #130	; 0x82
    6c56:	4c15      	ldr	r4, [pc, #84]	; (6cac <vTaskStartScheduler+0x6c>)
    6c58:	47a0      	blx	r4
    6c5a:	0003      	movs	r3, r0
    6c5c:	607b      	str	r3, [r7, #4]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    6c5e:	687b      	ldr	r3, [r7, #4]
    6c60:	2b01      	cmp	r3, #1
    6c62:	d103      	bne.n	6c6c <vTaskStartScheduler+0x2c>
		{
			xReturn = xTimerCreateTimerTask();
    6c64:	4b12      	ldr	r3, [pc, #72]	; (6cb0 <vTaskStartScheduler+0x70>)
    6c66:	4798      	blx	r3
    6c68:	0003      	movs	r3, r0
    6c6a:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    6c6c:	687b      	ldr	r3, [r7, #4]
    6c6e:	2b01      	cmp	r3, #1
    6c70:	d10d      	bne.n	6c8e <vTaskStartScheduler+0x4e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
    6c72:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
    6c74:	4b0f      	ldr	r3, [pc, #60]	; (6cb4 <vTaskStartScheduler+0x74>)
    6c76:	2201      	movs	r2, #1
    6c78:	4252      	negs	r2, r2
    6c7a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
    6c7c:	4b0e      	ldr	r3, [pc, #56]	; (6cb8 <vTaskStartScheduler+0x78>)
    6c7e:	2201      	movs	r2, #1
    6c80:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
    6c82:	4b0e      	ldr	r3, [pc, #56]	; (6cbc <vTaskStartScheduler+0x7c>)
    6c84:	2200      	movs	r2, #0
    6c86:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    6c88:	4b0d      	ldr	r3, [pc, #52]	; (6cc0 <vTaskStartScheduler+0x80>)
    6c8a:	4798      	blx	r3
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
    6c8c:	e004      	b.n	6c98 <vTaskStartScheduler+0x58>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
    6c8e:	687b      	ldr	r3, [r7, #4]
    6c90:	3301      	adds	r3, #1
    6c92:	d101      	bne.n	6c98 <vTaskStartScheduler+0x58>
    6c94:	b672      	cpsid	i
    6c96:	e7fe      	b.n	6c96 <vTaskStartScheduler+0x56>
}
    6c98:	46c0      	nop			; (mov r8, r8)
    6c9a:	46bd      	mov	sp, r7
    6c9c:	b003      	add	sp, #12
    6c9e:	bd90      	pop	{r4, r7, pc}
    6ca0:	0000e424 	.word	0x0000e424
    6ca4:	000072ed 	.word	0x000072ed
    6ca8:	20005484 	.word	0x20005484
    6cac:	000065bd 	.word	0x000065bd
    6cb0:	00007631 	.word	0x00007631
    6cb4:	20005480 	.word	0x20005480
    6cb8:	2000546c 	.word	0x2000546c
    6cbc:	20005464 	.word	0x20005464
    6cc0:	000020d9 	.word	0x000020d9

00006cc4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    6cc4:	b580      	push	{r7, lr}
    6cc6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    6cc8:	4b03      	ldr	r3, [pc, #12]	; (6cd8 <vTaskSuspendAll+0x14>)
    6cca:	681b      	ldr	r3, [r3, #0]
    6ccc:	1c5a      	adds	r2, r3, #1
    6cce:	4b02      	ldr	r3, [pc, #8]	; (6cd8 <vTaskSuspendAll+0x14>)
    6cd0:	601a      	str	r2, [r3, #0]
}
    6cd2:	46c0      	nop			; (mov r8, r8)
    6cd4:	46bd      	mov	sp, r7
    6cd6:	bd80      	pop	{r7, pc}
    6cd8:	20005488 	.word	0x20005488

00006cdc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    6cdc:	b580      	push	{r7, lr}
    6cde:	b084      	sub	sp, #16
    6ce0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
    6ce2:	2300      	movs	r3, #0
    6ce4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
    6ce6:	2300      	movs	r3, #0
    6ce8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
    6cea:	4b3a      	ldr	r3, [pc, #232]	; (6dd4 <xTaskResumeAll+0xf8>)
    6cec:	681b      	ldr	r3, [r3, #0]
    6cee:	2b00      	cmp	r3, #0
    6cf0:	d101      	bne.n	6cf6 <xTaskResumeAll+0x1a>
    6cf2:	b672      	cpsid	i
    6cf4:	e7fe      	b.n	6cf4 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    6cf6:	4b38      	ldr	r3, [pc, #224]	; (6dd8 <xTaskResumeAll+0xfc>)
    6cf8:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
    6cfa:	4b36      	ldr	r3, [pc, #216]	; (6dd4 <xTaskResumeAll+0xf8>)
    6cfc:	681b      	ldr	r3, [r3, #0]
    6cfe:	1e5a      	subs	r2, r3, #1
    6d00:	4b34      	ldr	r3, [pc, #208]	; (6dd4 <xTaskResumeAll+0xf8>)
    6d02:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    6d04:	4b33      	ldr	r3, [pc, #204]	; (6dd4 <xTaskResumeAll+0xf8>)
    6d06:	681b      	ldr	r3, [r3, #0]
    6d08:	2b00      	cmp	r3, #0
    6d0a:	d15b      	bne.n	6dc4 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    6d0c:	4b33      	ldr	r3, [pc, #204]	; (6ddc <xTaskResumeAll+0x100>)
    6d0e:	681b      	ldr	r3, [r3, #0]
    6d10:	2b00      	cmp	r3, #0
    6d12:	d057      	beq.n	6dc4 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    6d14:	e02f      	b.n	6d76 <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    6d16:	4b32      	ldr	r3, [pc, #200]	; (6de0 <xTaskResumeAll+0x104>)
    6d18:	68db      	ldr	r3, [r3, #12]
    6d1a:	68db      	ldr	r3, [r3, #12]
    6d1c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    6d1e:	68fb      	ldr	r3, [r7, #12]
    6d20:	3318      	adds	r3, #24
    6d22:	0018      	movs	r0, r3
    6d24:	4b2f      	ldr	r3, [pc, #188]	; (6de4 <xTaskResumeAll+0x108>)
    6d26:	4798      	blx	r3
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    6d28:	68fb      	ldr	r3, [r7, #12]
    6d2a:	3304      	adds	r3, #4
    6d2c:	0018      	movs	r0, r3
    6d2e:	4b2d      	ldr	r3, [pc, #180]	; (6de4 <xTaskResumeAll+0x108>)
    6d30:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
    6d32:	68fb      	ldr	r3, [r7, #12]
    6d34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6d36:	4b2c      	ldr	r3, [pc, #176]	; (6de8 <xTaskResumeAll+0x10c>)
    6d38:	681b      	ldr	r3, [r3, #0]
    6d3a:	429a      	cmp	r2, r3
    6d3c:	d903      	bls.n	6d46 <xTaskResumeAll+0x6a>
    6d3e:	68fb      	ldr	r3, [r7, #12]
    6d40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6d42:	4b29      	ldr	r3, [pc, #164]	; (6de8 <xTaskResumeAll+0x10c>)
    6d44:	601a      	str	r2, [r3, #0]
    6d46:	68fb      	ldr	r3, [r7, #12]
    6d48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6d4a:	0013      	movs	r3, r2
    6d4c:	009b      	lsls	r3, r3, #2
    6d4e:	189b      	adds	r3, r3, r2
    6d50:	009b      	lsls	r3, r3, #2
    6d52:	4a26      	ldr	r2, [pc, #152]	; (6dec <xTaskResumeAll+0x110>)
    6d54:	189a      	adds	r2, r3, r2
    6d56:	68fb      	ldr	r3, [r7, #12]
    6d58:	3304      	adds	r3, #4
    6d5a:	0019      	movs	r1, r3
    6d5c:	0010      	movs	r0, r2
    6d5e:	4b24      	ldr	r3, [pc, #144]	; (6df0 <xTaskResumeAll+0x114>)
    6d60:	4798      	blx	r3

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    6d62:	68fb      	ldr	r3, [r7, #12]
    6d64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6d66:	4b23      	ldr	r3, [pc, #140]	; (6df4 <xTaskResumeAll+0x118>)
    6d68:	681b      	ldr	r3, [r3, #0]
    6d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6d6c:	429a      	cmp	r2, r3
    6d6e:	d302      	bcc.n	6d76 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
    6d70:	4b21      	ldr	r3, [pc, #132]	; (6df8 <xTaskResumeAll+0x11c>)
    6d72:	2201      	movs	r2, #1
    6d74:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    6d76:	4b1a      	ldr	r3, [pc, #104]	; (6de0 <xTaskResumeAll+0x104>)
    6d78:	681b      	ldr	r3, [r3, #0]
    6d7a:	2b00      	cmp	r3, #0
    6d7c:	d1cb      	bne.n	6d16 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
    6d7e:	68fb      	ldr	r3, [r7, #12]
    6d80:	2b00      	cmp	r3, #0
    6d82:	d001      	beq.n	6d88 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
    6d84:	4b1d      	ldr	r3, [pc, #116]	; (6dfc <xTaskResumeAll+0x120>)
    6d86:	4798      	blx	r3
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
    6d88:	4b1d      	ldr	r3, [pc, #116]	; (6e00 <xTaskResumeAll+0x124>)
    6d8a:	681b      	ldr	r3, [r3, #0]
    6d8c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
    6d8e:	687b      	ldr	r3, [r7, #4]
    6d90:	2b00      	cmp	r3, #0
    6d92:	d00f      	beq.n	6db4 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
    6d94:	4b1b      	ldr	r3, [pc, #108]	; (6e04 <xTaskResumeAll+0x128>)
    6d96:	4798      	blx	r3
    6d98:	1e03      	subs	r3, r0, #0
    6d9a:	d002      	beq.n	6da2 <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
    6d9c:	4b16      	ldr	r3, [pc, #88]	; (6df8 <xTaskResumeAll+0x11c>)
    6d9e:	2201      	movs	r2, #1
    6da0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
    6da2:	687b      	ldr	r3, [r7, #4]
    6da4:	3b01      	subs	r3, #1
    6da6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
    6da8:	687b      	ldr	r3, [r7, #4]
    6daa:	2b00      	cmp	r3, #0
    6dac:	d1f2      	bne.n	6d94 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
    6dae:	4b14      	ldr	r3, [pc, #80]	; (6e00 <xTaskResumeAll+0x124>)
    6db0:	2200      	movs	r2, #0
    6db2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
    6db4:	4b10      	ldr	r3, [pc, #64]	; (6df8 <xTaskResumeAll+0x11c>)
    6db6:	681b      	ldr	r3, [r3, #0]
    6db8:	2b00      	cmp	r3, #0
    6dba:	d003      	beq.n	6dc4 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    6dbc:	2301      	movs	r3, #1
    6dbe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    6dc0:	4b11      	ldr	r3, [pc, #68]	; (6e08 <xTaskResumeAll+0x12c>)
    6dc2:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    6dc4:	4b11      	ldr	r3, [pc, #68]	; (6e0c <xTaskResumeAll+0x130>)
    6dc6:	4798      	blx	r3

	return xAlreadyYielded;
    6dc8:	68bb      	ldr	r3, [r7, #8]
}
    6dca:	0018      	movs	r0, r3
    6dcc:	46bd      	mov	sp, r7
    6dce:	b004      	add	sp, #16
    6dd0:	bd80      	pop	{r7, pc}
    6dd2:	46c0      	nop			; (mov r8, r8)
    6dd4:	20005488 	.word	0x20005488
    6dd8:	00002151 	.word	0x00002151
    6ddc:	20005460 	.word	0x20005460
    6de0:	20005420 	.word	0x20005420
    6de4:	00005b53 	.word	0x00005b53
    6de8:	20005468 	.word	0x20005468
    6dec:	2000538c 	.word	0x2000538c
    6df0:	00005aa3 	.word	0x00005aa3
    6df4:	20005388 	.word	0x20005388
    6df8:	20005474 	.word	0x20005474
    6dfc:	0000743d 	.word	0x0000743d
    6e00:	20005470 	.word	0x20005470
    6e04:	00006e2d 	.word	0x00006e2d
    6e08:	00002131 	.word	0x00002131
    6e0c:	00002175 	.word	0x00002175

00006e10 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    6e10:	b580      	push	{r7, lr}
    6e12:	b082      	sub	sp, #8
    6e14:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    6e16:	4b04      	ldr	r3, [pc, #16]	; (6e28 <xTaskGetTickCount+0x18>)
    6e18:	681b      	ldr	r3, [r3, #0]
    6e1a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    6e1c:	687b      	ldr	r3, [r7, #4]
}
    6e1e:	0018      	movs	r0, r3
    6e20:	46bd      	mov	sp, r7
    6e22:	b002      	add	sp, #8
    6e24:	bd80      	pop	{r7, pc}
    6e26:	46c0      	nop			; (mov r8, r8)
    6e28:	20005464 	.word	0x20005464

00006e2c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    6e2c:	b580      	push	{r7, lr}
    6e2e:	b086      	sub	sp, #24
    6e30:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    6e32:	2300      	movs	r3, #0
    6e34:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    6e36:	4b50      	ldr	r3, [pc, #320]	; (6f78 <xTaskIncrementTick+0x14c>)
    6e38:	681b      	ldr	r3, [r3, #0]
    6e3a:	2b00      	cmp	r3, #0
    6e3c:	d000      	beq.n	6e40 <xTaskIncrementTick+0x14>
    6e3e:	e089      	b.n	6f54 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
    6e40:	4b4e      	ldr	r3, [pc, #312]	; (6f7c <xTaskIncrementTick+0x150>)
    6e42:	681b      	ldr	r3, [r3, #0]
    6e44:	3301      	adds	r3, #1
    6e46:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
    6e48:	4b4c      	ldr	r3, [pc, #304]	; (6f7c <xTaskIncrementTick+0x150>)
    6e4a:	693a      	ldr	r2, [r7, #16]
    6e4c:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
    6e4e:	693b      	ldr	r3, [r7, #16]
    6e50:	2b00      	cmp	r3, #0
    6e52:	d117      	bne.n	6e84 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
    6e54:	4b4a      	ldr	r3, [pc, #296]	; (6f80 <xTaskIncrementTick+0x154>)
    6e56:	681b      	ldr	r3, [r3, #0]
    6e58:	681b      	ldr	r3, [r3, #0]
    6e5a:	2b00      	cmp	r3, #0
    6e5c:	d001      	beq.n	6e62 <xTaskIncrementTick+0x36>
    6e5e:	b672      	cpsid	i
    6e60:	e7fe      	b.n	6e60 <xTaskIncrementTick+0x34>
    6e62:	4b47      	ldr	r3, [pc, #284]	; (6f80 <xTaskIncrementTick+0x154>)
    6e64:	681b      	ldr	r3, [r3, #0]
    6e66:	60fb      	str	r3, [r7, #12]
    6e68:	4b46      	ldr	r3, [pc, #280]	; (6f84 <xTaskIncrementTick+0x158>)
    6e6a:	681a      	ldr	r2, [r3, #0]
    6e6c:	4b44      	ldr	r3, [pc, #272]	; (6f80 <xTaskIncrementTick+0x154>)
    6e6e:	601a      	str	r2, [r3, #0]
    6e70:	4b44      	ldr	r3, [pc, #272]	; (6f84 <xTaskIncrementTick+0x158>)
    6e72:	68fa      	ldr	r2, [r7, #12]
    6e74:	601a      	str	r2, [r3, #0]
    6e76:	4b44      	ldr	r3, [pc, #272]	; (6f88 <xTaskIncrementTick+0x15c>)
    6e78:	681b      	ldr	r3, [r3, #0]
    6e7a:	1c5a      	adds	r2, r3, #1
    6e7c:	4b42      	ldr	r3, [pc, #264]	; (6f88 <xTaskIncrementTick+0x15c>)
    6e7e:	601a      	str	r2, [r3, #0]
    6e80:	4b42      	ldr	r3, [pc, #264]	; (6f8c <xTaskIncrementTick+0x160>)
    6e82:	4798      	blx	r3

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
    6e84:	4b42      	ldr	r3, [pc, #264]	; (6f90 <xTaskIncrementTick+0x164>)
    6e86:	681b      	ldr	r3, [r3, #0]
    6e88:	693a      	ldr	r2, [r7, #16]
    6e8a:	429a      	cmp	r2, r3
    6e8c:	d34e      	bcc.n	6f2c <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    6e8e:	4b3c      	ldr	r3, [pc, #240]	; (6f80 <xTaskIncrementTick+0x154>)
    6e90:	681b      	ldr	r3, [r3, #0]
    6e92:	681b      	ldr	r3, [r3, #0]
    6e94:	2b00      	cmp	r3, #0
    6e96:	d101      	bne.n	6e9c <xTaskIncrementTick+0x70>
    6e98:	2301      	movs	r3, #1
    6e9a:	e000      	b.n	6e9e <xTaskIncrementTick+0x72>
    6e9c:	2300      	movs	r3, #0
    6e9e:	2b00      	cmp	r3, #0
    6ea0:	d004      	beq.n	6eac <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    6ea2:	4b3b      	ldr	r3, [pc, #236]	; (6f90 <xTaskIncrementTick+0x164>)
    6ea4:	2201      	movs	r2, #1
    6ea6:	4252      	negs	r2, r2
    6ea8:	601a      	str	r2, [r3, #0]
					break;
    6eaa:	e03f      	b.n	6f2c <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    6eac:	4b34      	ldr	r3, [pc, #208]	; (6f80 <xTaskIncrementTick+0x154>)
    6eae:	681b      	ldr	r3, [r3, #0]
    6eb0:	68db      	ldr	r3, [r3, #12]
    6eb2:	68db      	ldr	r3, [r3, #12]
    6eb4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
    6eb6:	68bb      	ldr	r3, [r7, #8]
    6eb8:	685b      	ldr	r3, [r3, #4]
    6eba:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
    6ebc:	693a      	ldr	r2, [r7, #16]
    6ebe:	687b      	ldr	r3, [r7, #4]
    6ec0:	429a      	cmp	r2, r3
    6ec2:	d203      	bcs.n	6ecc <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
    6ec4:	4b32      	ldr	r3, [pc, #200]	; (6f90 <xTaskIncrementTick+0x164>)
    6ec6:	687a      	ldr	r2, [r7, #4]
    6ec8:	601a      	str	r2, [r3, #0]
						break;
    6eca:	e02f      	b.n	6f2c <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    6ecc:	68bb      	ldr	r3, [r7, #8]
    6ece:	3304      	adds	r3, #4
    6ed0:	0018      	movs	r0, r3
    6ed2:	4b30      	ldr	r3, [pc, #192]	; (6f94 <xTaskIncrementTick+0x168>)
    6ed4:	4798      	blx	r3

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    6ed6:	68bb      	ldr	r3, [r7, #8]
    6ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6eda:	2b00      	cmp	r3, #0
    6edc:	d004      	beq.n	6ee8 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    6ede:	68bb      	ldr	r3, [r7, #8]
    6ee0:	3318      	adds	r3, #24
    6ee2:	0018      	movs	r0, r3
    6ee4:	4b2b      	ldr	r3, [pc, #172]	; (6f94 <xTaskIncrementTick+0x168>)
    6ee6:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
    6ee8:	68bb      	ldr	r3, [r7, #8]
    6eea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6eec:	4b2a      	ldr	r3, [pc, #168]	; (6f98 <xTaskIncrementTick+0x16c>)
    6eee:	681b      	ldr	r3, [r3, #0]
    6ef0:	429a      	cmp	r2, r3
    6ef2:	d903      	bls.n	6efc <xTaskIncrementTick+0xd0>
    6ef4:	68bb      	ldr	r3, [r7, #8]
    6ef6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6ef8:	4b27      	ldr	r3, [pc, #156]	; (6f98 <xTaskIncrementTick+0x16c>)
    6efa:	601a      	str	r2, [r3, #0]
    6efc:	68bb      	ldr	r3, [r7, #8]
    6efe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6f00:	0013      	movs	r3, r2
    6f02:	009b      	lsls	r3, r3, #2
    6f04:	189b      	adds	r3, r3, r2
    6f06:	009b      	lsls	r3, r3, #2
    6f08:	4a24      	ldr	r2, [pc, #144]	; (6f9c <xTaskIncrementTick+0x170>)
    6f0a:	189a      	adds	r2, r3, r2
    6f0c:	68bb      	ldr	r3, [r7, #8]
    6f0e:	3304      	adds	r3, #4
    6f10:	0019      	movs	r1, r3
    6f12:	0010      	movs	r0, r2
    6f14:	4b22      	ldr	r3, [pc, #136]	; (6fa0 <xTaskIncrementTick+0x174>)
    6f16:	4798      	blx	r3
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    6f18:	68bb      	ldr	r3, [r7, #8]
    6f1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6f1c:	4b21      	ldr	r3, [pc, #132]	; (6fa4 <xTaskIncrementTick+0x178>)
    6f1e:	681b      	ldr	r3, [r3, #0]
    6f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6f22:	429a      	cmp	r2, r3
    6f24:	d3b3      	bcc.n	6e8e <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
    6f26:	2301      	movs	r3, #1
    6f28:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    6f2a:	e7b0      	b.n	6e8e <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    6f2c:	4b1d      	ldr	r3, [pc, #116]	; (6fa4 <xTaskIncrementTick+0x178>)
    6f2e:	681b      	ldr	r3, [r3, #0]
    6f30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6f32:	491a      	ldr	r1, [pc, #104]	; (6f9c <xTaskIncrementTick+0x170>)
    6f34:	0013      	movs	r3, r2
    6f36:	009b      	lsls	r3, r3, #2
    6f38:	189b      	adds	r3, r3, r2
    6f3a:	009b      	lsls	r3, r3, #2
    6f3c:	585b      	ldr	r3, [r3, r1]
    6f3e:	2b01      	cmp	r3, #1
    6f40:	d901      	bls.n	6f46 <xTaskIncrementTick+0x11a>
			{
				xSwitchRequired = pdTRUE;
    6f42:	2301      	movs	r3, #1
    6f44:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
    6f46:	4b18      	ldr	r3, [pc, #96]	; (6fa8 <xTaskIncrementTick+0x17c>)
    6f48:	681b      	ldr	r3, [r3, #0]
    6f4a:	2b00      	cmp	r3, #0
    6f4c:	d109      	bne.n	6f62 <xTaskIncrementTick+0x136>
			{
				vApplicationTickHook();
    6f4e:	4b17      	ldr	r3, [pc, #92]	; (6fac <xTaskIncrementTick+0x180>)
    6f50:	4798      	blx	r3
    6f52:	e006      	b.n	6f62 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    6f54:	4b14      	ldr	r3, [pc, #80]	; (6fa8 <xTaskIncrementTick+0x17c>)
    6f56:	681b      	ldr	r3, [r3, #0]
    6f58:	1c5a      	adds	r2, r3, #1
    6f5a:	4b13      	ldr	r3, [pc, #76]	; (6fa8 <xTaskIncrementTick+0x17c>)
    6f5c:	601a      	str	r2, [r3, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
    6f5e:	4b13      	ldr	r3, [pc, #76]	; (6fac <xTaskIncrementTick+0x180>)
    6f60:	4798      	blx	r3
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    6f62:	4b13      	ldr	r3, [pc, #76]	; (6fb0 <xTaskIncrementTick+0x184>)
    6f64:	681b      	ldr	r3, [r3, #0]
    6f66:	2b00      	cmp	r3, #0
    6f68:	d001      	beq.n	6f6e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
    6f6a:	2301      	movs	r3, #1
    6f6c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    6f6e:	697b      	ldr	r3, [r7, #20]
}
    6f70:	0018      	movs	r0, r3
    6f72:	46bd      	mov	sp, r7
    6f74:	b006      	add	sp, #24
    6f76:	bd80      	pop	{r7, pc}
    6f78:	20005488 	.word	0x20005488
    6f7c:	20005464 	.word	0x20005464
    6f80:	20005418 	.word	0x20005418
    6f84:	2000541c 	.word	0x2000541c
    6f88:	20005478 	.word	0x20005478
    6f8c:	0000743d 	.word	0x0000743d
    6f90:	20005480 	.word	0x20005480
    6f94:	00005b53 	.word	0x00005b53
    6f98:	20005468 	.word	0x20005468
    6f9c:	2000538c 	.word	0x2000538c
    6fa0:	00005aa3 	.word	0x00005aa3
    6fa4:	20005388 	.word	0x20005388
    6fa8:	20005470 	.word	0x20005470
    6fac:	0000a991 	.word	0x0000a991
    6fb0:	20005474 	.word	0x20005474

00006fb4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    6fb4:	b580      	push	{r7, lr}
    6fb6:	b084      	sub	sp, #16
    6fb8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    6fba:	4b35      	ldr	r3, [pc, #212]	; (7090 <vTaskSwitchContext+0xdc>)
    6fbc:	681b      	ldr	r3, [r3, #0]
    6fbe:	2b00      	cmp	r3, #0
    6fc0:	d003      	beq.n	6fca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    6fc2:	4b34      	ldr	r3, [pc, #208]	; (7094 <vTaskSwitchContext+0xe0>)
    6fc4:	2201      	movs	r2, #1
    6fc6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    6fc8:	e05d      	b.n	7086 <vTaskSwitchContext+0xd2>
		xYieldPending = pdFALSE;
    6fca:	4b32      	ldr	r3, [pc, #200]	; (7094 <vTaskSwitchContext+0xe0>)
    6fcc:	2200      	movs	r2, #0
    6fce:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
    6fd0:	4b31      	ldr	r3, [pc, #196]	; (7098 <vTaskSwitchContext+0xe4>)
    6fd2:	681b      	ldr	r3, [r3, #0]
    6fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    6fd6:	60bb      	str	r3, [r7, #8]
    6fd8:	4b30      	ldr	r3, [pc, #192]	; (709c <vTaskSwitchContext+0xe8>)
    6fda:	607b      	str	r3, [r7, #4]
    6fdc:	68bb      	ldr	r3, [r7, #8]
    6fde:	681a      	ldr	r2, [r3, #0]
    6fe0:	687b      	ldr	r3, [r7, #4]
    6fe2:	429a      	cmp	r2, r3
    6fe4:	d111      	bne.n	700a <vTaskSwitchContext+0x56>
    6fe6:	68bb      	ldr	r3, [r7, #8]
    6fe8:	3304      	adds	r3, #4
    6fea:	681a      	ldr	r2, [r3, #0]
    6fec:	687b      	ldr	r3, [r7, #4]
    6fee:	429a      	cmp	r2, r3
    6ff0:	d10b      	bne.n	700a <vTaskSwitchContext+0x56>
    6ff2:	68bb      	ldr	r3, [r7, #8]
    6ff4:	3308      	adds	r3, #8
    6ff6:	681a      	ldr	r2, [r3, #0]
    6ff8:	687b      	ldr	r3, [r7, #4]
    6ffa:	429a      	cmp	r2, r3
    6ffc:	d105      	bne.n	700a <vTaskSwitchContext+0x56>
    6ffe:	68bb      	ldr	r3, [r7, #8]
    7000:	330c      	adds	r3, #12
    7002:	681a      	ldr	r2, [r3, #0]
    7004:	687b      	ldr	r3, [r7, #4]
    7006:	429a      	cmp	r2, r3
    7008:	d008      	beq.n	701c <vTaskSwitchContext+0x68>
    700a:	4b23      	ldr	r3, [pc, #140]	; (7098 <vTaskSwitchContext+0xe4>)
    700c:	681a      	ldr	r2, [r3, #0]
    700e:	4b22      	ldr	r3, [pc, #136]	; (7098 <vTaskSwitchContext+0xe4>)
    7010:	681b      	ldr	r3, [r3, #0]
    7012:	3334      	adds	r3, #52	; 0x34
    7014:	0019      	movs	r1, r3
    7016:	0010      	movs	r0, r2
    7018:	4b21      	ldr	r3, [pc, #132]	; (70a0 <vTaskSwitchContext+0xec>)
    701a:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
    701c:	4b21      	ldr	r3, [pc, #132]	; (70a4 <vTaskSwitchContext+0xf0>)
    701e:	681b      	ldr	r3, [r3, #0]
    7020:	60fb      	str	r3, [r7, #12]
    7022:	e007      	b.n	7034 <vTaskSwitchContext+0x80>
    7024:	68fb      	ldr	r3, [r7, #12]
    7026:	2b00      	cmp	r3, #0
    7028:	d101      	bne.n	702e <vTaskSwitchContext+0x7a>
    702a:	b672      	cpsid	i
    702c:	e7fe      	b.n	702c <vTaskSwitchContext+0x78>
    702e:	68fb      	ldr	r3, [r7, #12]
    7030:	3b01      	subs	r3, #1
    7032:	60fb      	str	r3, [r7, #12]
    7034:	491c      	ldr	r1, [pc, #112]	; (70a8 <vTaskSwitchContext+0xf4>)
    7036:	68fa      	ldr	r2, [r7, #12]
    7038:	0013      	movs	r3, r2
    703a:	009b      	lsls	r3, r3, #2
    703c:	189b      	adds	r3, r3, r2
    703e:	009b      	lsls	r3, r3, #2
    7040:	585b      	ldr	r3, [r3, r1]
    7042:	2b00      	cmp	r3, #0
    7044:	d0ee      	beq.n	7024 <vTaskSwitchContext+0x70>
    7046:	68fa      	ldr	r2, [r7, #12]
    7048:	0013      	movs	r3, r2
    704a:	009b      	lsls	r3, r3, #2
    704c:	189b      	adds	r3, r3, r2
    704e:	009b      	lsls	r3, r3, #2
    7050:	4a15      	ldr	r2, [pc, #84]	; (70a8 <vTaskSwitchContext+0xf4>)
    7052:	189b      	adds	r3, r3, r2
    7054:	603b      	str	r3, [r7, #0]
    7056:	683b      	ldr	r3, [r7, #0]
    7058:	685b      	ldr	r3, [r3, #4]
    705a:	685a      	ldr	r2, [r3, #4]
    705c:	683b      	ldr	r3, [r7, #0]
    705e:	605a      	str	r2, [r3, #4]
    7060:	683b      	ldr	r3, [r7, #0]
    7062:	685a      	ldr	r2, [r3, #4]
    7064:	683b      	ldr	r3, [r7, #0]
    7066:	3308      	adds	r3, #8
    7068:	429a      	cmp	r2, r3
    706a:	d104      	bne.n	7076 <vTaskSwitchContext+0xc2>
    706c:	683b      	ldr	r3, [r7, #0]
    706e:	685b      	ldr	r3, [r3, #4]
    7070:	685a      	ldr	r2, [r3, #4]
    7072:	683b      	ldr	r3, [r7, #0]
    7074:	605a      	str	r2, [r3, #4]
    7076:	683b      	ldr	r3, [r7, #0]
    7078:	685b      	ldr	r3, [r3, #4]
    707a:	68da      	ldr	r2, [r3, #12]
    707c:	4b06      	ldr	r3, [pc, #24]	; (7098 <vTaskSwitchContext+0xe4>)
    707e:	601a      	str	r2, [r3, #0]
    7080:	4b08      	ldr	r3, [pc, #32]	; (70a4 <vTaskSwitchContext+0xf0>)
    7082:	68fa      	ldr	r2, [r7, #12]
    7084:	601a      	str	r2, [r3, #0]
}
    7086:	46c0      	nop			; (mov r8, r8)
    7088:	46bd      	mov	sp, r7
    708a:	b004      	add	sp, #16
    708c:	bd80      	pop	{r7, pc}
    708e:	46c0      	nop			; (mov r8, r8)
    7090:	20005488 	.word	0x20005488
    7094:	20005474 	.word	0x20005474
    7098:	20005388 	.word	0x20005388
    709c:	a5a5a5a5 	.word	0xa5a5a5a5
    70a0:	0000a99b 	.word	0x0000a99b
    70a4:	20005468 	.word	0x20005468
    70a8:	2000538c 	.word	0x2000538c

000070ac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    70ac:	b580      	push	{r7, lr}
    70ae:	b082      	sub	sp, #8
    70b0:	af00      	add	r7, sp, #0
    70b2:	6078      	str	r0, [r7, #4]
    70b4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
    70b6:	687b      	ldr	r3, [r7, #4]
    70b8:	2b00      	cmp	r3, #0
    70ba:	d101      	bne.n	70c0 <vTaskPlaceOnEventList+0x14>
    70bc:	b672      	cpsid	i
    70be:	e7fe      	b.n	70be <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    70c0:	4b08      	ldr	r3, [pc, #32]	; (70e4 <vTaskPlaceOnEventList+0x38>)
    70c2:	681b      	ldr	r3, [r3, #0]
    70c4:	3318      	adds	r3, #24
    70c6:	001a      	movs	r2, r3
    70c8:	687b      	ldr	r3, [r7, #4]
    70ca:	0011      	movs	r1, r2
    70cc:	0018      	movs	r0, r3
    70ce:	4b06      	ldr	r3, [pc, #24]	; (70e8 <vTaskPlaceOnEventList+0x3c>)
    70d0:	4798      	blx	r3

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
    70d2:	683b      	ldr	r3, [r7, #0]
    70d4:	2101      	movs	r1, #1
    70d6:	0018      	movs	r0, r3
    70d8:	4b04      	ldr	r3, [pc, #16]	; (70ec <vTaskPlaceOnEventList+0x40>)
    70da:	4798      	blx	r3
}
    70dc:	46c0      	nop			; (mov r8, r8)
    70de:	46bd      	mov	sp, r7
    70e0:	b002      	add	sp, #8
    70e2:	bd80      	pop	{r7, pc}
    70e4:	20005388 	.word	0x20005388
    70e8:	00005ae7 	.word	0x00005ae7
    70ec:	0000757d 	.word	0x0000757d

000070f0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
    70f0:	b580      	push	{r7, lr}
    70f2:	b084      	sub	sp, #16
    70f4:	af00      	add	r7, sp, #0
    70f6:	60f8      	str	r0, [r7, #12]
    70f8:	60b9      	str	r1, [r7, #8]
    70fa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
    70fc:	68fb      	ldr	r3, [r7, #12]
    70fe:	2b00      	cmp	r3, #0
    7100:	d101      	bne.n	7106 <vTaskPlaceOnEventListRestricted+0x16>
    7102:	b672      	cpsid	i
    7104:	e7fe      	b.n	7104 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    7106:	4b0c      	ldr	r3, [pc, #48]	; (7138 <vTaskPlaceOnEventListRestricted+0x48>)
    7108:	681b      	ldr	r3, [r3, #0]
    710a:	3318      	adds	r3, #24
    710c:	001a      	movs	r2, r3
    710e:	68fb      	ldr	r3, [r7, #12]
    7110:	0011      	movs	r1, r2
    7112:	0018      	movs	r0, r3
    7114:	4b09      	ldr	r3, [pc, #36]	; (713c <vTaskPlaceOnEventListRestricted+0x4c>)
    7116:	4798      	blx	r3

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
    7118:	687b      	ldr	r3, [r7, #4]
    711a:	2b00      	cmp	r3, #0
    711c:	d002      	beq.n	7124 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
    711e:	2301      	movs	r3, #1
    7120:	425b      	negs	r3, r3
    7122:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
    7124:	687a      	ldr	r2, [r7, #4]
    7126:	68bb      	ldr	r3, [r7, #8]
    7128:	0011      	movs	r1, r2
    712a:	0018      	movs	r0, r3
    712c:	4b04      	ldr	r3, [pc, #16]	; (7140 <vTaskPlaceOnEventListRestricted+0x50>)
    712e:	4798      	blx	r3
	}
    7130:	46c0      	nop			; (mov r8, r8)
    7132:	46bd      	mov	sp, r7
    7134:	b004      	add	sp, #16
    7136:	bd80      	pop	{r7, pc}
    7138:	20005388 	.word	0x20005388
    713c:	00005aa3 	.word	0x00005aa3
    7140:	0000757d 	.word	0x0000757d

00007144 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    7144:	b580      	push	{r7, lr}
    7146:	b084      	sub	sp, #16
    7148:	af00      	add	r7, sp, #0
    714a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    714c:	687b      	ldr	r3, [r7, #4]
    714e:	68db      	ldr	r3, [r3, #12]
    7150:	68db      	ldr	r3, [r3, #12]
    7152:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
    7154:	68bb      	ldr	r3, [r7, #8]
    7156:	2b00      	cmp	r3, #0
    7158:	d101      	bne.n	715e <xTaskRemoveFromEventList+0x1a>
    715a:	b672      	cpsid	i
    715c:	e7fe      	b.n	715c <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    715e:	68bb      	ldr	r3, [r7, #8]
    7160:	3318      	adds	r3, #24
    7162:	0018      	movs	r0, r3
    7164:	4b1f      	ldr	r3, [pc, #124]	; (71e4 <xTaskRemoveFromEventList+0xa0>)
    7166:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    7168:	4b1f      	ldr	r3, [pc, #124]	; (71e8 <xTaskRemoveFromEventList+0xa4>)
    716a:	681b      	ldr	r3, [r3, #0]
    716c:	2b00      	cmp	r3, #0
    716e:	d11d      	bne.n	71ac <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
    7170:	68bb      	ldr	r3, [r7, #8]
    7172:	3304      	adds	r3, #4
    7174:	0018      	movs	r0, r3
    7176:	4b1b      	ldr	r3, [pc, #108]	; (71e4 <xTaskRemoveFromEventList+0xa0>)
    7178:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
    717a:	68bb      	ldr	r3, [r7, #8]
    717c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    717e:	4b1b      	ldr	r3, [pc, #108]	; (71ec <xTaskRemoveFromEventList+0xa8>)
    7180:	681b      	ldr	r3, [r3, #0]
    7182:	429a      	cmp	r2, r3
    7184:	d903      	bls.n	718e <xTaskRemoveFromEventList+0x4a>
    7186:	68bb      	ldr	r3, [r7, #8]
    7188:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    718a:	4b18      	ldr	r3, [pc, #96]	; (71ec <xTaskRemoveFromEventList+0xa8>)
    718c:	601a      	str	r2, [r3, #0]
    718e:	68bb      	ldr	r3, [r7, #8]
    7190:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7192:	0013      	movs	r3, r2
    7194:	009b      	lsls	r3, r3, #2
    7196:	189b      	adds	r3, r3, r2
    7198:	009b      	lsls	r3, r3, #2
    719a:	4a15      	ldr	r2, [pc, #84]	; (71f0 <xTaskRemoveFromEventList+0xac>)
    719c:	189a      	adds	r2, r3, r2
    719e:	68bb      	ldr	r3, [r7, #8]
    71a0:	3304      	adds	r3, #4
    71a2:	0019      	movs	r1, r3
    71a4:	0010      	movs	r0, r2
    71a6:	4b13      	ldr	r3, [pc, #76]	; (71f4 <xTaskRemoveFromEventList+0xb0>)
    71a8:	4798      	blx	r3
    71aa:	e007      	b.n	71bc <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    71ac:	68bb      	ldr	r3, [r7, #8]
    71ae:	3318      	adds	r3, #24
    71b0:	001a      	movs	r2, r3
    71b2:	4b11      	ldr	r3, [pc, #68]	; (71f8 <xTaskRemoveFromEventList+0xb4>)
    71b4:	0011      	movs	r1, r2
    71b6:	0018      	movs	r0, r3
    71b8:	4b0e      	ldr	r3, [pc, #56]	; (71f4 <xTaskRemoveFromEventList+0xb0>)
    71ba:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    71bc:	68bb      	ldr	r3, [r7, #8]
    71be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    71c0:	4b0e      	ldr	r3, [pc, #56]	; (71fc <xTaskRemoveFromEventList+0xb8>)
    71c2:	681b      	ldr	r3, [r3, #0]
    71c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    71c6:	429a      	cmp	r2, r3
    71c8:	d905      	bls.n	71d6 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    71ca:	2301      	movs	r3, #1
    71cc:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    71ce:	4b0c      	ldr	r3, [pc, #48]	; (7200 <xTaskRemoveFromEventList+0xbc>)
    71d0:	2201      	movs	r2, #1
    71d2:	601a      	str	r2, [r3, #0]
    71d4:	e001      	b.n	71da <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
    71d6:	2300      	movs	r3, #0
    71d8:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    71da:	68fb      	ldr	r3, [r7, #12]
}
    71dc:	0018      	movs	r0, r3
    71de:	46bd      	mov	sp, r7
    71e0:	b004      	add	sp, #16
    71e2:	bd80      	pop	{r7, pc}
    71e4:	00005b53 	.word	0x00005b53
    71e8:	20005488 	.word	0x20005488
    71ec:	20005468 	.word	0x20005468
    71f0:	2000538c 	.word	0x2000538c
    71f4:	00005aa3 	.word	0x00005aa3
    71f8:	20005420 	.word	0x20005420
    71fc:	20005388 	.word	0x20005388
    7200:	20005474 	.word	0x20005474

00007204 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    7204:	b580      	push	{r7, lr}
    7206:	b082      	sub	sp, #8
    7208:	af00      	add	r7, sp, #0
    720a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    720c:	4b05      	ldr	r3, [pc, #20]	; (7224 <vTaskInternalSetTimeOutState+0x20>)
    720e:	681a      	ldr	r2, [r3, #0]
    7210:	687b      	ldr	r3, [r7, #4]
    7212:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    7214:	4b04      	ldr	r3, [pc, #16]	; (7228 <vTaskInternalSetTimeOutState+0x24>)
    7216:	681a      	ldr	r2, [r3, #0]
    7218:	687b      	ldr	r3, [r7, #4]
    721a:	605a      	str	r2, [r3, #4]
}
    721c:	46c0      	nop			; (mov r8, r8)
    721e:	46bd      	mov	sp, r7
    7220:	b002      	add	sp, #8
    7222:	bd80      	pop	{r7, pc}
    7224:	20005478 	.word	0x20005478
    7228:	20005464 	.word	0x20005464

0000722c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    722c:	b580      	push	{r7, lr}
    722e:	b086      	sub	sp, #24
    7230:	af00      	add	r7, sp, #0
    7232:	6078      	str	r0, [r7, #4]
    7234:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
    7236:	687b      	ldr	r3, [r7, #4]
    7238:	2b00      	cmp	r3, #0
    723a:	d101      	bne.n	7240 <xTaskCheckForTimeOut+0x14>
    723c:	b672      	cpsid	i
    723e:	e7fe      	b.n	723e <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
    7240:	683b      	ldr	r3, [r7, #0]
    7242:	2b00      	cmp	r3, #0
    7244:	d101      	bne.n	724a <xTaskCheckForTimeOut+0x1e>
    7246:	b672      	cpsid	i
    7248:	e7fe      	b.n	7248 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
    724a:	4b1e      	ldr	r3, [pc, #120]	; (72c4 <xTaskCheckForTimeOut+0x98>)
    724c:	4798      	blx	r3
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    724e:	4b1e      	ldr	r3, [pc, #120]	; (72c8 <xTaskCheckForTimeOut+0x9c>)
    7250:	681b      	ldr	r3, [r3, #0]
    7252:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
    7254:	687b      	ldr	r3, [r7, #4]
    7256:	685b      	ldr	r3, [r3, #4]
    7258:	693a      	ldr	r2, [r7, #16]
    725a:	1ad3      	subs	r3, r2, r3
    725c:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
    725e:	683b      	ldr	r3, [r7, #0]
    7260:	681b      	ldr	r3, [r3, #0]
    7262:	3301      	adds	r3, #1
    7264:	d102      	bne.n	726c <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
    7266:	2300      	movs	r3, #0
    7268:	617b      	str	r3, [r7, #20]
    726a:	e024      	b.n	72b6 <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    726c:	687b      	ldr	r3, [r7, #4]
    726e:	681a      	ldr	r2, [r3, #0]
    7270:	4b16      	ldr	r3, [pc, #88]	; (72cc <xTaskCheckForTimeOut+0xa0>)
    7272:	681b      	ldr	r3, [r3, #0]
    7274:	429a      	cmp	r2, r3
    7276:	d007      	beq.n	7288 <xTaskCheckForTimeOut+0x5c>
    7278:	687b      	ldr	r3, [r7, #4]
    727a:	685a      	ldr	r2, [r3, #4]
    727c:	693b      	ldr	r3, [r7, #16]
    727e:	429a      	cmp	r2, r3
    7280:	d802      	bhi.n	7288 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
    7282:	2301      	movs	r3, #1
    7284:	617b      	str	r3, [r7, #20]
    7286:	e016      	b.n	72b6 <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
    7288:	683b      	ldr	r3, [r7, #0]
    728a:	681a      	ldr	r2, [r3, #0]
    728c:	68fb      	ldr	r3, [r7, #12]
    728e:	429a      	cmp	r2, r3
    7290:	d90c      	bls.n	72ac <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
    7292:	683b      	ldr	r3, [r7, #0]
    7294:	681a      	ldr	r2, [r3, #0]
    7296:	68fb      	ldr	r3, [r7, #12]
    7298:	1ad2      	subs	r2, r2, r3
    729a:	683b      	ldr	r3, [r7, #0]
    729c:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
    729e:	687b      	ldr	r3, [r7, #4]
    72a0:	0018      	movs	r0, r3
    72a2:	4b0b      	ldr	r3, [pc, #44]	; (72d0 <xTaskCheckForTimeOut+0xa4>)
    72a4:	4798      	blx	r3
			xReturn = pdFALSE;
    72a6:	2300      	movs	r3, #0
    72a8:	617b      	str	r3, [r7, #20]
    72aa:	e004      	b.n	72b6 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
    72ac:	683b      	ldr	r3, [r7, #0]
    72ae:	2200      	movs	r2, #0
    72b0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
    72b2:	2301      	movs	r3, #1
    72b4:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
    72b6:	4b07      	ldr	r3, [pc, #28]	; (72d4 <xTaskCheckForTimeOut+0xa8>)
    72b8:	4798      	blx	r3

	return xReturn;
    72ba:	697b      	ldr	r3, [r7, #20]
}
    72bc:	0018      	movs	r0, r3
    72be:	46bd      	mov	sp, r7
    72c0:	b006      	add	sp, #24
    72c2:	bd80      	pop	{r7, pc}
    72c4:	00002151 	.word	0x00002151
    72c8:	20005464 	.word	0x20005464
    72cc:	20005478 	.word	0x20005478
    72d0:	00007205 	.word	0x00007205
    72d4:	00002175 	.word	0x00002175

000072d8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    72d8:	b580      	push	{r7, lr}
    72da:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
    72dc:	4b02      	ldr	r3, [pc, #8]	; (72e8 <vTaskMissedYield+0x10>)
    72de:	2201      	movs	r2, #1
    72e0:	601a      	str	r2, [r3, #0]
}
    72e2:	46c0      	nop			; (mov r8, r8)
    72e4:	46bd      	mov	sp, r7
    72e6:	bd80      	pop	{r7, pc}
    72e8:	20005474 	.word	0x20005474

000072ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    72ec:	b580      	push	{r7, lr}
    72ee:	b082      	sub	sp, #8
    72f0:	af00      	add	r7, sp, #0
    72f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
    72f4:	4b05      	ldr	r3, [pc, #20]	; (730c <prvIdleTask+0x20>)
    72f6:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
    72f8:	4b05      	ldr	r3, [pc, #20]	; (7310 <prvIdleTask+0x24>)
    72fa:	681b      	ldr	r3, [r3, #0]
    72fc:	2b01      	cmp	r3, #1
    72fe:	d901      	bls.n	7304 <prvIdleTask+0x18>
			{
				taskYIELD();
    7300:	4b04      	ldr	r3, [pc, #16]	; (7314 <prvIdleTask+0x28>)
    7302:	4798      	blx	r3
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
    7304:	4b04      	ldr	r3, [pc, #16]	; (7318 <prvIdleTask+0x2c>)
    7306:	4798      	blx	r3
		prvCheckTasksWaitingTermination();
    7308:	e7f4      	b.n	72f4 <prvIdleTask+0x8>
    730a:	46c0      	nop			; (mov r8, r8)
    730c:	000073a9 	.word	0x000073a9
    7310:	2000538c 	.word	0x2000538c
    7314:	00002131 	.word	0x00002131
    7318:	0000a97d 	.word	0x0000a97d

0000731c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    731c:	b580      	push	{r7, lr}
    731e:	b082      	sub	sp, #8
    7320:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    7322:	2300      	movs	r3, #0
    7324:	607b      	str	r3, [r7, #4]
    7326:	e00c      	b.n	7342 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    7328:	687a      	ldr	r2, [r7, #4]
    732a:	0013      	movs	r3, r2
    732c:	009b      	lsls	r3, r3, #2
    732e:	189b      	adds	r3, r3, r2
    7330:	009b      	lsls	r3, r3, #2
    7332:	4a14      	ldr	r2, [pc, #80]	; (7384 <prvInitialiseTaskLists+0x68>)
    7334:	189b      	adds	r3, r3, r2
    7336:	0018      	movs	r0, r3
    7338:	4b13      	ldr	r3, [pc, #76]	; (7388 <prvInitialiseTaskLists+0x6c>)
    733a:	4798      	blx	r3
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    733c:	687b      	ldr	r3, [r7, #4]
    733e:	3301      	adds	r3, #1
    7340:	607b      	str	r3, [r7, #4]
    7342:	687b      	ldr	r3, [r7, #4]
    7344:	2b04      	cmp	r3, #4
    7346:	d9ef      	bls.n	7328 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
    7348:	4b10      	ldr	r3, [pc, #64]	; (738c <prvInitialiseTaskLists+0x70>)
    734a:	0018      	movs	r0, r3
    734c:	4b0e      	ldr	r3, [pc, #56]	; (7388 <prvInitialiseTaskLists+0x6c>)
    734e:	4798      	blx	r3
	vListInitialise( &xDelayedTaskList2 );
    7350:	4b0f      	ldr	r3, [pc, #60]	; (7390 <prvInitialiseTaskLists+0x74>)
    7352:	0018      	movs	r0, r3
    7354:	4b0c      	ldr	r3, [pc, #48]	; (7388 <prvInitialiseTaskLists+0x6c>)
    7356:	4798      	blx	r3
	vListInitialise( &xPendingReadyList );
    7358:	4b0e      	ldr	r3, [pc, #56]	; (7394 <prvInitialiseTaskLists+0x78>)
    735a:	0018      	movs	r0, r3
    735c:	4b0a      	ldr	r3, [pc, #40]	; (7388 <prvInitialiseTaskLists+0x6c>)
    735e:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    7360:	4b0d      	ldr	r3, [pc, #52]	; (7398 <prvInitialiseTaskLists+0x7c>)
    7362:	0018      	movs	r0, r3
    7364:	4b08      	ldr	r3, [pc, #32]	; (7388 <prvInitialiseTaskLists+0x6c>)
    7366:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
    7368:	4b0c      	ldr	r3, [pc, #48]	; (739c <prvInitialiseTaskLists+0x80>)
    736a:	0018      	movs	r0, r3
    736c:	4b06      	ldr	r3, [pc, #24]	; (7388 <prvInitialiseTaskLists+0x6c>)
    736e:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    7370:	4b0b      	ldr	r3, [pc, #44]	; (73a0 <prvInitialiseTaskLists+0x84>)
    7372:	4a06      	ldr	r2, [pc, #24]	; (738c <prvInitialiseTaskLists+0x70>)
    7374:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    7376:	4b0b      	ldr	r3, [pc, #44]	; (73a4 <prvInitialiseTaskLists+0x88>)
    7378:	4a05      	ldr	r2, [pc, #20]	; (7390 <prvInitialiseTaskLists+0x74>)
    737a:	601a      	str	r2, [r3, #0]
}
    737c:	46c0      	nop			; (mov r8, r8)
    737e:	46bd      	mov	sp, r7
    7380:	b002      	add	sp, #8
    7382:	bd80      	pop	{r7, pc}
    7384:	2000538c 	.word	0x2000538c
    7388:	00005a51 	.word	0x00005a51
    738c:	200053f0 	.word	0x200053f0
    7390:	20005404 	.word	0x20005404
    7394:	20005420 	.word	0x20005420
    7398:	20005434 	.word	0x20005434
    739c:	2000544c 	.word	0x2000544c
    73a0:	20005418 	.word	0x20005418
    73a4:	2000541c 	.word	0x2000541c

000073a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    73a8:	b580      	push	{r7, lr}
    73aa:	b082      	sub	sp, #8
    73ac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    73ae:	e01a      	b.n	73e6 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
    73b0:	4b11      	ldr	r3, [pc, #68]	; (73f8 <prvCheckTasksWaitingTermination+0x50>)
    73b2:	4798      	blx	r3
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    73b4:	4b11      	ldr	r3, [pc, #68]	; (73fc <prvCheckTasksWaitingTermination+0x54>)
    73b6:	68db      	ldr	r3, [r3, #12]
    73b8:	68db      	ldr	r3, [r3, #12]
    73ba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    73bc:	687b      	ldr	r3, [r7, #4]
    73be:	3304      	adds	r3, #4
    73c0:	0018      	movs	r0, r3
    73c2:	4b0f      	ldr	r3, [pc, #60]	; (7400 <prvCheckTasksWaitingTermination+0x58>)
    73c4:	4798      	blx	r3
				--uxCurrentNumberOfTasks;
    73c6:	4b0f      	ldr	r3, [pc, #60]	; (7404 <prvCheckTasksWaitingTermination+0x5c>)
    73c8:	681b      	ldr	r3, [r3, #0]
    73ca:	1e5a      	subs	r2, r3, #1
    73cc:	4b0d      	ldr	r3, [pc, #52]	; (7404 <prvCheckTasksWaitingTermination+0x5c>)
    73ce:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
    73d0:	4b0d      	ldr	r3, [pc, #52]	; (7408 <prvCheckTasksWaitingTermination+0x60>)
    73d2:	681b      	ldr	r3, [r3, #0]
    73d4:	1e5a      	subs	r2, r3, #1
    73d6:	4b0c      	ldr	r3, [pc, #48]	; (7408 <prvCheckTasksWaitingTermination+0x60>)
    73d8:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
    73da:	4b0c      	ldr	r3, [pc, #48]	; (740c <prvCheckTasksWaitingTermination+0x64>)
    73dc:	4798      	blx	r3

			prvDeleteTCB( pxTCB );
    73de:	687b      	ldr	r3, [r7, #4]
    73e0:	0018      	movs	r0, r3
    73e2:	4b0b      	ldr	r3, [pc, #44]	; (7410 <prvCheckTasksWaitingTermination+0x68>)
    73e4:	4798      	blx	r3
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    73e6:	4b08      	ldr	r3, [pc, #32]	; (7408 <prvCheckTasksWaitingTermination+0x60>)
    73e8:	681b      	ldr	r3, [r3, #0]
    73ea:	2b00      	cmp	r3, #0
    73ec:	d1e0      	bne.n	73b0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
    73ee:	46c0      	nop			; (mov r8, r8)
    73f0:	46bd      	mov	sp, r7
    73f2:	b002      	add	sp, #8
    73f4:	bd80      	pop	{r7, pc}
    73f6:	46c0      	nop			; (mov r8, r8)
    73f8:	00002151 	.word	0x00002151
    73fc:	20005434 	.word	0x20005434
    7400:	00005b53 	.word	0x00005b53
    7404:	20005460 	.word	0x20005460
    7408:	20005448 	.word	0x20005448
    740c:	00002175 	.word	0x00002175
    7410:	00007415 	.word	0x00007415

00007414 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    7414:	b580      	push	{r7, lr}
    7416:	b082      	sub	sp, #8
    7418:	af00      	add	r7, sp, #0
    741a:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
    741c:	687b      	ldr	r3, [r7, #4]
    741e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    7420:	0018      	movs	r0, r3
    7422:	4b05      	ldr	r3, [pc, #20]	; (7438 <prvDeleteTCB+0x24>)
    7424:	4798      	blx	r3
			vPortFree( pxTCB );
    7426:	687b      	ldr	r3, [r7, #4]
    7428:	0018      	movs	r0, r3
    742a:	4b03      	ldr	r3, [pc, #12]	; (7438 <prvDeleteTCB+0x24>)
    742c:	4798      	blx	r3
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
    742e:	46c0      	nop			; (mov r8, r8)
    7430:	46bd      	mov	sp, r7
    7432:	b002      	add	sp, #8
    7434:	bd80      	pop	{r7, pc}
    7436:	46c0      	nop			; (mov r8, r8)
    7438:	000023e5 	.word	0x000023e5

0000743c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    743c:	b580      	push	{r7, lr}
    743e:	b082      	sub	sp, #8
    7440:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    7442:	4b0e      	ldr	r3, [pc, #56]	; (747c <prvResetNextTaskUnblockTime+0x40>)
    7444:	681b      	ldr	r3, [r3, #0]
    7446:	681b      	ldr	r3, [r3, #0]
    7448:	2b00      	cmp	r3, #0
    744a:	d101      	bne.n	7450 <prvResetNextTaskUnblockTime+0x14>
    744c:	2301      	movs	r3, #1
    744e:	e000      	b.n	7452 <prvResetNextTaskUnblockTime+0x16>
    7450:	2300      	movs	r3, #0
    7452:	2b00      	cmp	r3, #0
    7454:	d004      	beq.n	7460 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    7456:	4b0a      	ldr	r3, [pc, #40]	; (7480 <prvResetNextTaskUnblockTime+0x44>)
    7458:	2201      	movs	r2, #1
    745a:	4252      	negs	r2, r2
    745c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
    745e:	e008      	b.n	7472 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    7460:	4b06      	ldr	r3, [pc, #24]	; (747c <prvResetNextTaskUnblockTime+0x40>)
    7462:	681b      	ldr	r3, [r3, #0]
    7464:	68db      	ldr	r3, [r3, #12]
    7466:	68db      	ldr	r3, [r3, #12]
    7468:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
    746a:	687b      	ldr	r3, [r7, #4]
    746c:	685a      	ldr	r2, [r3, #4]
    746e:	4b04      	ldr	r3, [pc, #16]	; (7480 <prvResetNextTaskUnblockTime+0x44>)
    7470:	601a      	str	r2, [r3, #0]
}
    7472:	46c0      	nop			; (mov r8, r8)
    7474:	46bd      	mov	sp, r7
    7476:	b002      	add	sp, #8
    7478:	bd80      	pop	{r7, pc}
    747a:	46c0      	nop			; (mov r8, r8)
    747c:	20005418 	.word	0x20005418
    7480:	20005480 	.word	0x20005480

00007484 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    7484:	b580      	push	{r7, lr}
    7486:	b082      	sub	sp, #8
    7488:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    748a:	4b0a      	ldr	r3, [pc, #40]	; (74b4 <xTaskGetSchedulerState+0x30>)
    748c:	681b      	ldr	r3, [r3, #0]
    748e:	2b00      	cmp	r3, #0
    7490:	d102      	bne.n	7498 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    7492:	2301      	movs	r3, #1
    7494:	607b      	str	r3, [r7, #4]
    7496:	e008      	b.n	74aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    7498:	4b07      	ldr	r3, [pc, #28]	; (74b8 <xTaskGetSchedulerState+0x34>)
    749a:	681b      	ldr	r3, [r3, #0]
    749c:	2b00      	cmp	r3, #0
    749e:	d102      	bne.n	74a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
    74a0:	2302      	movs	r3, #2
    74a2:	607b      	str	r3, [r7, #4]
    74a4:	e001      	b.n	74aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    74a6:	2300      	movs	r3, #0
    74a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
    74aa:	687b      	ldr	r3, [r7, #4]
	}
    74ac:	0018      	movs	r0, r3
    74ae:	46bd      	mov	sp, r7
    74b0:	b002      	add	sp, #8
    74b2:	bd80      	pop	{r7, pc}
    74b4:	2000546c 	.word	0x2000546c
    74b8:	20005488 	.word	0x20005488

000074bc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    74bc:	b580      	push	{r7, lr}
    74be:	b084      	sub	sp, #16
    74c0:	af00      	add	r7, sp, #0
    74c2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    74c4:	687b      	ldr	r3, [r7, #4]
    74c6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
    74c8:	2300      	movs	r3, #0
    74ca:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
    74cc:	687b      	ldr	r3, [r7, #4]
    74ce:	2b00      	cmp	r3, #0
    74d0:	d044      	beq.n	755c <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
    74d2:	4b25      	ldr	r3, [pc, #148]	; (7568 <xTaskPriorityDisinherit+0xac>)
    74d4:	681b      	ldr	r3, [r3, #0]
    74d6:	68ba      	ldr	r2, [r7, #8]
    74d8:	429a      	cmp	r2, r3
    74da:	d001      	beq.n	74e0 <xTaskPriorityDisinherit+0x24>
    74dc:	b672      	cpsid	i
    74de:	e7fe      	b.n	74de <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
    74e0:	68bb      	ldr	r3, [r7, #8]
    74e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    74e4:	2b00      	cmp	r3, #0
    74e6:	d101      	bne.n	74ec <xTaskPriorityDisinherit+0x30>
    74e8:	b672      	cpsid	i
    74ea:	e7fe      	b.n	74ea <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
    74ec:	68bb      	ldr	r3, [r7, #8]
    74ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    74f0:	1e5a      	subs	r2, r3, #1
    74f2:	68bb      	ldr	r3, [r7, #8]
    74f4:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    74f6:	68bb      	ldr	r3, [r7, #8]
    74f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    74fa:	68bb      	ldr	r3, [r7, #8]
    74fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    74fe:	429a      	cmp	r2, r3
    7500:	d02c      	beq.n	755c <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    7502:	68bb      	ldr	r3, [r7, #8]
    7504:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7506:	2b00      	cmp	r3, #0
    7508:	d128      	bne.n	755c <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    750a:	68bb      	ldr	r3, [r7, #8]
    750c:	3304      	adds	r3, #4
    750e:	0018      	movs	r0, r3
    7510:	4b16      	ldr	r3, [pc, #88]	; (756c <xTaskPriorityDisinherit+0xb0>)
    7512:	4798      	blx	r3
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    7514:	68bb      	ldr	r3, [r7, #8]
    7516:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    7518:	68bb      	ldr	r3, [r7, #8]
    751a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    751c:	68bb      	ldr	r3, [r7, #8]
    751e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7520:	2205      	movs	r2, #5
    7522:	1ad2      	subs	r2, r2, r3
    7524:	68bb      	ldr	r3, [r7, #8]
    7526:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
    7528:	68bb      	ldr	r3, [r7, #8]
    752a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    752c:	4b10      	ldr	r3, [pc, #64]	; (7570 <xTaskPriorityDisinherit+0xb4>)
    752e:	681b      	ldr	r3, [r3, #0]
    7530:	429a      	cmp	r2, r3
    7532:	d903      	bls.n	753c <xTaskPriorityDisinherit+0x80>
    7534:	68bb      	ldr	r3, [r7, #8]
    7536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7538:	4b0d      	ldr	r3, [pc, #52]	; (7570 <xTaskPriorityDisinherit+0xb4>)
    753a:	601a      	str	r2, [r3, #0]
    753c:	68bb      	ldr	r3, [r7, #8]
    753e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7540:	0013      	movs	r3, r2
    7542:	009b      	lsls	r3, r3, #2
    7544:	189b      	adds	r3, r3, r2
    7546:	009b      	lsls	r3, r3, #2
    7548:	4a0a      	ldr	r2, [pc, #40]	; (7574 <xTaskPriorityDisinherit+0xb8>)
    754a:	189a      	adds	r2, r3, r2
    754c:	68bb      	ldr	r3, [r7, #8]
    754e:	3304      	adds	r3, #4
    7550:	0019      	movs	r1, r3
    7552:	0010      	movs	r0, r2
    7554:	4b08      	ldr	r3, [pc, #32]	; (7578 <xTaskPriorityDisinherit+0xbc>)
    7556:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    7558:	2301      	movs	r3, #1
    755a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    755c:	68fb      	ldr	r3, [r7, #12]
	}
    755e:	0018      	movs	r0, r3
    7560:	46bd      	mov	sp, r7
    7562:	b004      	add	sp, #16
    7564:	bd80      	pop	{r7, pc}
    7566:	46c0      	nop			; (mov r8, r8)
    7568:	20005388 	.word	0x20005388
    756c:	00005b53 	.word	0x00005b53
    7570:	20005468 	.word	0x20005468
    7574:	2000538c 	.word	0x2000538c
    7578:	00005aa3 	.word	0x00005aa3

0000757c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
    757c:	b580      	push	{r7, lr}
    757e:	b084      	sub	sp, #16
    7580:	af00      	add	r7, sp, #0
    7582:	6078      	str	r0, [r7, #4]
    7584:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
    7586:	4b21      	ldr	r3, [pc, #132]	; (760c <prvAddCurrentTaskToDelayedList+0x90>)
    7588:	681b      	ldr	r3, [r3, #0]
    758a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    758c:	4b20      	ldr	r3, [pc, #128]	; (7610 <prvAddCurrentTaskToDelayedList+0x94>)
    758e:	681b      	ldr	r3, [r3, #0]
    7590:	3304      	adds	r3, #4
    7592:	0018      	movs	r0, r3
    7594:	4b1f      	ldr	r3, [pc, #124]	; (7614 <prvAddCurrentTaskToDelayedList+0x98>)
    7596:	4798      	blx	r3
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
    7598:	687b      	ldr	r3, [r7, #4]
    759a:	3301      	adds	r3, #1
    759c:	d10b      	bne.n	75b6 <prvAddCurrentTaskToDelayedList+0x3a>
    759e:	683b      	ldr	r3, [r7, #0]
    75a0:	2b00      	cmp	r3, #0
    75a2:	d008      	beq.n	75b6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
    75a4:	4b1a      	ldr	r3, [pc, #104]	; (7610 <prvAddCurrentTaskToDelayedList+0x94>)
    75a6:	681b      	ldr	r3, [r3, #0]
    75a8:	1d1a      	adds	r2, r3, #4
    75aa:	4b1b      	ldr	r3, [pc, #108]	; (7618 <prvAddCurrentTaskToDelayedList+0x9c>)
    75ac:	0011      	movs	r1, r2
    75ae:	0018      	movs	r0, r3
    75b0:	4b1a      	ldr	r3, [pc, #104]	; (761c <prvAddCurrentTaskToDelayedList+0xa0>)
    75b2:	4798      	blx	r3

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    75b4:	e026      	b.n	7604 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
    75b6:	68fa      	ldr	r2, [r7, #12]
    75b8:	687b      	ldr	r3, [r7, #4]
    75ba:	18d3      	adds	r3, r2, r3
    75bc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
    75be:	4b14      	ldr	r3, [pc, #80]	; (7610 <prvAddCurrentTaskToDelayedList+0x94>)
    75c0:	681b      	ldr	r3, [r3, #0]
    75c2:	68ba      	ldr	r2, [r7, #8]
    75c4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
    75c6:	68ba      	ldr	r2, [r7, #8]
    75c8:	68fb      	ldr	r3, [r7, #12]
    75ca:	429a      	cmp	r2, r3
    75cc:	d209      	bcs.n	75e2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    75ce:	4b14      	ldr	r3, [pc, #80]	; (7620 <prvAddCurrentTaskToDelayedList+0xa4>)
    75d0:	681a      	ldr	r2, [r3, #0]
    75d2:	4b0f      	ldr	r3, [pc, #60]	; (7610 <prvAddCurrentTaskToDelayedList+0x94>)
    75d4:	681b      	ldr	r3, [r3, #0]
    75d6:	3304      	adds	r3, #4
    75d8:	0019      	movs	r1, r3
    75da:	0010      	movs	r0, r2
    75dc:	4b11      	ldr	r3, [pc, #68]	; (7624 <prvAddCurrentTaskToDelayedList+0xa8>)
    75de:	4798      	blx	r3
}
    75e0:	e010      	b.n	7604 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    75e2:	4b11      	ldr	r3, [pc, #68]	; (7628 <prvAddCurrentTaskToDelayedList+0xac>)
    75e4:	681a      	ldr	r2, [r3, #0]
    75e6:	4b0a      	ldr	r3, [pc, #40]	; (7610 <prvAddCurrentTaskToDelayedList+0x94>)
    75e8:	681b      	ldr	r3, [r3, #0]
    75ea:	3304      	adds	r3, #4
    75ec:	0019      	movs	r1, r3
    75ee:	0010      	movs	r0, r2
    75f0:	4b0c      	ldr	r3, [pc, #48]	; (7624 <prvAddCurrentTaskToDelayedList+0xa8>)
    75f2:	4798      	blx	r3
				if( xTimeToWake < xNextTaskUnblockTime )
    75f4:	4b0d      	ldr	r3, [pc, #52]	; (762c <prvAddCurrentTaskToDelayedList+0xb0>)
    75f6:	681b      	ldr	r3, [r3, #0]
    75f8:	68ba      	ldr	r2, [r7, #8]
    75fa:	429a      	cmp	r2, r3
    75fc:	d202      	bcs.n	7604 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
    75fe:	4b0b      	ldr	r3, [pc, #44]	; (762c <prvAddCurrentTaskToDelayedList+0xb0>)
    7600:	68ba      	ldr	r2, [r7, #8]
    7602:	601a      	str	r2, [r3, #0]
}
    7604:	46c0      	nop			; (mov r8, r8)
    7606:	46bd      	mov	sp, r7
    7608:	b004      	add	sp, #16
    760a:	bd80      	pop	{r7, pc}
    760c:	20005464 	.word	0x20005464
    7610:	20005388 	.word	0x20005388
    7614:	00005b53 	.word	0x00005b53
    7618:	2000544c 	.word	0x2000544c
    761c:	00005aa3 	.word	0x00005aa3
    7620:	2000541c 	.word	0x2000541c
    7624:	00005ae7 	.word	0x00005ae7
    7628:	20005418 	.word	0x20005418
    762c:	20005480 	.word	0x20005480

00007630 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    7630:	b590      	push	{r4, r7, lr}
    7632:	b085      	sub	sp, #20
    7634:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
    7636:	2300      	movs	r3, #0
    7638:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    763a:	4b0e      	ldr	r3, [pc, #56]	; (7674 <xTimerCreateTimerTask+0x44>)
    763c:	4798      	blx	r3

	if( xTimerQueue != NULL )
    763e:	4b0e      	ldr	r3, [pc, #56]	; (7678 <xTimerCreateTimerTask+0x48>)
    7640:	681b      	ldr	r3, [r3, #0]
    7642:	2b00      	cmp	r3, #0
    7644:	d00c      	beq.n	7660 <xTimerCreateTimerTask+0x30>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
    7646:	2382      	movs	r3, #130	; 0x82
    7648:	005a      	lsls	r2, r3, #1
    764a:	490c      	ldr	r1, [pc, #48]	; (767c <xTimerCreateTimerTask+0x4c>)
    764c:	480c      	ldr	r0, [pc, #48]	; (7680 <xTimerCreateTimerTask+0x50>)
    764e:	4b0d      	ldr	r3, [pc, #52]	; (7684 <xTimerCreateTimerTask+0x54>)
    7650:	9301      	str	r3, [sp, #4]
    7652:	2304      	movs	r3, #4
    7654:	9300      	str	r3, [sp, #0]
    7656:	2300      	movs	r3, #0
    7658:	4c0b      	ldr	r4, [pc, #44]	; (7688 <xTimerCreateTimerTask+0x58>)
    765a:	47a0      	blx	r4
    765c:	0003      	movs	r3, r0
    765e:	607b      	str	r3, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
    7660:	687b      	ldr	r3, [r7, #4]
    7662:	2b00      	cmp	r3, #0
    7664:	d101      	bne.n	766a <xTimerCreateTimerTask+0x3a>
    7666:	b672      	cpsid	i
    7668:	e7fe      	b.n	7668 <xTimerCreateTimerTask+0x38>
	return xReturn;
    766a:	687b      	ldr	r3, [r7, #4]
}
    766c:	0018      	movs	r0, r3
    766e:	46bd      	mov	sp, r7
    7670:	b003      	add	sp, #12
    7672:	bd90      	pop	{r4, r7, pc}
    7674:	00007c41 	.word	0x00007c41
    7678:	200054bc 	.word	0x200054bc
    767c:	0000e43c 	.word	0x0000e43c
    7680:	00007855 	.word	0x00007855
    7684:	200054c0 	.word	0x200054c0
    7688:	000065bd 	.word	0x000065bd

0000768c <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
    768c:	b590      	push	{r4, r7, lr}
    768e:	b089      	sub	sp, #36	; 0x24
    7690:	af02      	add	r7, sp, #8
    7692:	60f8      	str	r0, [r7, #12]
    7694:	60b9      	str	r1, [r7, #8]
    7696:	607a      	str	r2, [r7, #4]
    7698:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    769a:	202c      	movs	r0, #44	; 0x2c
    769c:	4b0b      	ldr	r3, [pc, #44]	; (76cc <xTimerCreate+0x40>)
    769e:	4798      	blx	r3
    76a0:	0003      	movs	r3, r0
    76a2:	617b      	str	r3, [r7, #20]

		if( pxNewTimer != NULL )
    76a4:	697b      	ldr	r3, [r7, #20]
    76a6:	2b00      	cmp	r3, #0
    76a8:	d00a      	beq.n	76c0 <xTimerCreate+0x34>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
    76aa:	683c      	ldr	r4, [r7, #0]
    76ac:	687a      	ldr	r2, [r7, #4]
    76ae:	68b9      	ldr	r1, [r7, #8]
    76b0:	68f8      	ldr	r0, [r7, #12]
    76b2:	697b      	ldr	r3, [r7, #20]
    76b4:	9301      	str	r3, [sp, #4]
    76b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    76b8:	9300      	str	r3, [sp, #0]
    76ba:	0023      	movs	r3, r4
    76bc:	4c04      	ldr	r4, [pc, #16]	; (76d0 <xTimerCreate+0x44>)
    76be:	47a0      	blx	r4
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
    76c0:	697b      	ldr	r3, [r7, #20]
	}
    76c2:	0018      	movs	r0, r3
    76c4:	46bd      	mov	sp, r7
    76c6:	b007      	add	sp, #28
    76c8:	bd90      	pop	{r4, r7, pc}
    76ca:	46c0      	nop			; (mov r8, r8)
    76cc:	0000227d 	.word	0x0000227d
    76d0:	000076d5 	.word	0x000076d5

000076d4 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
    76d4:	b580      	push	{r7, lr}
    76d6:	b084      	sub	sp, #16
    76d8:	af00      	add	r7, sp, #0
    76da:	60f8      	str	r0, [r7, #12]
    76dc:	60b9      	str	r1, [r7, #8]
    76de:	607a      	str	r2, [r7, #4]
    76e0:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
    76e2:	68bb      	ldr	r3, [r7, #8]
    76e4:	2b00      	cmp	r3, #0
    76e6:	d101      	bne.n	76ec <prvInitialiseNewTimer+0x18>
    76e8:	b672      	cpsid	i
    76ea:	e7fe      	b.n	76ea <prvInitialiseNewTimer+0x16>

	if( pxNewTimer != NULL )
    76ec:	69fb      	ldr	r3, [r7, #28]
    76ee:	2b00      	cmp	r3, #0
    76f0:	d015      	beq.n	771e <prvInitialiseNewTimer+0x4a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
    76f2:	4b0d      	ldr	r3, [pc, #52]	; (7728 <prvInitialiseNewTimer+0x54>)
    76f4:	4798      	blx	r3

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
    76f6:	69fb      	ldr	r3, [r7, #28]
    76f8:	68fa      	ldr	r2, [r7, #12]
    76fa:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    76fc:	69fb      	ldr	r3, [r7, #28]
    76fe:	68ba      	ldr	r2, [r7, #8]
    7700:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
    7702:	69fb      	ldr	r3, [r7, #28]
    7704:	687a      	ldr	r2, [r7, #4]
    7706:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
    7708:	69fb      	ldr	r3, [r7, #28]
    770a:	683a      	ldr	r2, [r7, #0]
    770c:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    770e:	69fb      	ldr	r3, [r7, #28]
    7710:	69ba      	ldr	r2, [r7, #24]
    7712:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    7714:	69fb      	ldr	r3, [r7, #28]
    7716:	3304      	adds	r3, #4
    7718:	0018      	movs	r0, r3
    771a:	4b04      	ldr	r3, [pc, #16]	; (772c <prvInitialiseNewTimer+0x58>)
    771c:	4798      	blx	r3
		traceTIMER_CREATE( pxNewTimer );
	}
}
    771e:	46c0      	nop			; (mov r8, r8)
    7720:	46bd      	mov	sp, r7
    7722:	b004      	add	sp, #16
    7724:	bd80      	pop	{r7, pc}
    7726:	46c0      	nop			; (mov r8, r8)
    7728:	00007c41 	.word	0x00007c41
    772c:	00005a8d 	.word	0x00005a8d

00007730 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    7730:	b590      	push	{r4, r7, lr}
    7732:	b08b      	sub	sp, #44	; 0x2c
    7734:	af00      	add	r7, sp, #0
    7736:	60f8      	str	r0, [r7, #12]
    7738:	60b9      	str	r1, [r7, #8]
    773a:	607a      	str	r2, [r7, #4]
    773c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
    773e:	2300      	movs	r3, #0
    7740:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
    7742:	68fb      	ldr	r3, [r7, #12]
    7744:	2b00      	cmp	r3, #0
    7746:	d101      	bne.n	774c <xTimerGenericCommand+0x1c>
    7748:	b672      	cpsid	i
    774a:	e7fe      	b.n	774a <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    774c:	4b1e      	ldr	r3, [pc, #120]	; (77c8 <xTimerGenericCommand+0x98>)
    774e:	681b      	ldr	r3, [r3, #0]
    7750:	2b00      	cmp	r3, #0
    7752:	d033      	beq.n	77bc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    7754:	2314      	movs	r3, #20
    7756:	18fb      	adds	r3, r7, r3
    7758:	68ba      	ldr	r2, [r7, #8]
    775a:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    775c:	2314      	movs	r3, #20
    775e:	18fb      	adds	r3, r7, r3
    7760:	687a      	ldr	r2, [r7, #4]
    7762:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    7764:	2314      	movs	r3, #20
    7766:	18fb      	adds	r3, r7, r3
    7768:	68fa      	ldr	r2, [r7, #12]
    776a:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    776c:	68bb      	ldr	r3, [r7, #8]
    776e:	2b05      	cmp	r3, #5
    7770:	dc1a      	bgt.n	77a8 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    7772:	4b16      	ldr	r3, [pc, #88]	; (77cc <xTimerGenericCommand+0x9c>)
    7774:	4798      	blx	r3
    7776:	0003      	movs	r3, r0
    7778:	2b02      	cmp	r3, #2
    777a:	d10a      	bne.n	7792 <xTimerGenericCommand+0x62>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    777c:	4b12      	ldr	r3, [pc, #72]	; (77c8 <xTimerGenericCommand+0x98>)
    777e:	6818      	ldr	r0, [r3, #0]
    7780:	6bba      	ldr	r2, [r7, #56]	; 0x38
    7782:	2314      	movs	r3, #20
    7784:	18f9      	adds	r1, r7, r3
    7786:	2300      	movs	r3, #0
    7788:	4c11      	ldr	r4, [pc, #68]	; (77d0 <xTimerGenericCommand+0xa0>)
    778a:	47a0      	blx	r4
    778c:	0003      	movs	r3, r0
    778e:	627b      	str	r3, [r7, #36]	; 0x24
    7790:	e014      	b.n	77bc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    7792:	4b0d      	ldr	r3, [pc, #52]	; (77c8 <xTimerGenericCommand+0x98>)
    7794:	6818      	ldr	r0, [r3, #0]
    7796:	2314      	movs	r3, #20
    7798:	18f9      	adds	r1, r7, r3
    779a:	2300      	movs	r3, #0
    779c:	2200      	movs	r2, #0
    779e:	4c0c      	ldr	r4, [pc, #48]	; (77d0 <xTimerGenericCommand+0xa0>)
    77a0:	47a0      	blx	r4
    77a2:	0003      	movs	r3, r0
    77a4:	627b      	str	r3, [r7, #36]	; 0x24
    77a6:	e009      	b.n	77bc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    77a8:	4b07      	ldr	r3, [pc, #28]	; (77c8 <xTimerGenericCommand+0x98>)
    77aa:	6818      	ldr	r0, [r3, #0]
    77ac:	683a      	ldr	r2, [r7, #0]
    77ae:	2314      	movs	r3, #20
    77b0:	18f9      	adds	r1, r7, r3
    77b2:	2300      	movs	r3, #0
    77b4:	4c07      	ldr	r4, [pc, #28]	; (77d4 <xTimerGenericCommand+0xa4>)
    77b6:	47a0      	blx	r4
    77b8:	0003      	movs	r3, r0
    77ba:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    77bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
    77be:	0018      	movs	r0, r3
    77c0:	46bd      	mov	sp, r7
    77c2:	b00b      	add	sp, #44	; 0x2c
    77c4:	bd90      	pop	{r4, r7, pc}
    77c6:	46c0      	nop			; (mov r8, r8)
    77c8:	200054bc 	.word	0x200054bc
    77cc:	00007485 	.word	0x00007485
    77d0:	00005d25 	.word	0x00005d25
    77d4:	00005f05 	.word	0x00005f05

000077d8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    77d8:	b590      	push	{r4, r7, lr}
    77da:	b087      	sub	sp, #28
    77dc:	af02      	add	r7, sp, #8
    77de:	6078      	str	r0, [r7, #4]
    77e0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    77e2:	4b18      	ldr	r3, [pc, #96]	; (7844 <prvProcessExpiredTimer+0x6c>)
    77e4:	681b      	ldr	r3, [r3, #0]
    77e6:	68db      	ldr	r3, [r3, #12]
    77e8:	68db      	ldr	r3, [r3, #12]
    77ea:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    77ec:	68fb      	ldr	r3, [r7, #12]
    77ee:	3304      	adds	r3, #4
    77f0:	0018      	movs	r0, r3
    77f2:	4b15      	ldr	r3, [pc, #84]	; (7848 <prvProcessExpiredTimer+0x70>)
    77f4:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    77f6:	68fb      	ldr	r3, [r7, #12]
    77f8:	69db      	ldr	r3, [r3, #28]
    77fa:	2b01      	cmp	r3, #1
    77fc:	d119      	bne.n	7832 <prvProcessExpiredTimer+0x5a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
    77fe:	68fb      	ldr	r3, [r7, #12]
    7800:	699a      	ldr	r2, [r3, #24]
    7802:	687b      	ldr	r3, [r7, #4]
    7804:	18d1      	adds	r1, r2, r3
    7806:	687b      	ldr	r3, [r7, #4]
    7808:	683a      	ldr	r2, [r7, #0]
    780a:	68f8      	ldr	r0, [r7, #12]
    780c:	4c0f      	ldr	r4, [pc, #60]	; (784c <prvProcessExpiredTimer+0x74>)
    780e:	47a0      	blx	r4
    7810:	1e03      	subs	r3, r0, #0
    7812:	d00e      	beq.n	7832 <prvProcessExpiredTimer+0x5a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    7814:	687a      	ldr	r2, [r7, #4]
    7816:	68f8      	ldr	r0, [r7, #12]
    7818:	2300      	movs	r3, #0
    781a:	9300      	str	r3, [sp, #0]
    781c:	2300      	movs	r3, #0
    781e:	2100      	movs	r1, #0
    7820:	4c0b      	ldr	r4, [pc, #44]	; (7850 <prvProcessExpiredTimer+0x78>)
    7822:	47a0      	blx	r4
    7824:	0003      	movs	r3, r0
    7826:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
    7828:	68bb      	ldr	r3, [r7, #8]
    782a:	2b00      	cmp	r3, #0
    782c:	d101      	bne.n	7832 <prvProcessExpiredTimer+0x5a>
    782e:	b672      	cpsid	i
    7830:	e7fe      	b.n	7830 <prvProcessExpiredTimer+0x58>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    7832:	68fb      	ldr	r3, [r7, #12]
    7834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    7836:	68fa      	ldr	r2, [r7, #12]
    7838:	0010      	movs	r0, r2
    783a:	4798      	blx	r3
}
    783c:	46c0      	nop			; (mov r8, r8)
    783e:	46bd      	mov	sp, r7
    7840:	b005      	add	sp, #20
    7842:	bd90      	pop	{r4, r7, pc}
    7844:	200054b4 	.word	0x200054b4
    7848:	00005b53 	.word	0x00005b53
    784c:	000079b5 	.word	0x000079b5
    7850:	00007731 	.word	0x00007731

00007854 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    7854:	b580      	push	{r7, lr}
    7856:	b084      	sub	sp, #16
    7858:	af00      	add	r7, sp, #0
    785a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    785c:	2308      	movs	r3, #8
    785e:	18fb      	adds	r3, r7, r3
    7860:	0018      	movs	r0, r3
    7862:	4b06      	ldr	r3, [pc, #24]	; (787c <prvTimerTask+0x28>)
    7864:	4798      	blx	r3
    7866:	0003      	movs	r3, r0
    7868:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    786a:	68ba      	ldr	r2, [r7, #8]
    786c:	68fb      	ldr	r3, [r7, #12]
    786e:	0011      	movs	r1, r2
    7870:	0018      	movs	r0, r3
    7872:	4b03      	ldr	r3, [pc, #12]	; (7880 <prvTimerTask+0x2c>)
    7874:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    7876:	4b03      	ldr	r3, [pc, #12]	; (7884 <prvTimerTask+0x30>)
    7878:	4798      	blx	r3
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    787a:	e7ef      	b.n	785c <prvTimerTask+0x8>
    787c:	0000792d 	.word	0x0000792d
    7880:	00007889 	.word	0x00007889
    7884:	00007a3d 	.word	0x00007a3d

00007888 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
    7888:	b580      	push	{r7, lr}
    788a:	b084      	sub	sp, #16
    788c:	af00      	add	r7, sp, #0
    788e:	6078      	str	r0, [r7, #4]
    7890:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    7892:	4b1e      	ldr	r3, [pc, #120]	; (790c <prvProcessTimerOrBlockTask+0x84>)
    7894:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    7896:	2308      	movs	r3, #8
    7898:	18fb      	adds	r3, r7, r3
    789a:	0018      	movs	r0, r3
    789c:	4b1c      	ldr	r3, [pc, #112]	; (7910 <prvProcessTimerOrBlockTask+0x88>)
    789e:	4798      	blx	r3
    78a0:	0003      	movs	r3, r0
    78a2:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
    78a4:	68bb      	ldr	r3, [r7, #8]
    78a6:	2b00      	cmp	r3, #0
    78a8:	d129      	bne.n	78fe <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    78aa:	683b      	ldr	r3, [r7, #0]
    78ac:	2b00      	cmp	r3, #0
    78ae:	d10c      	bne.n	78ca <prvProcessTimerOrBlockTask+0x42>
    78b0:	687a      	ldr	r2, [r7, #4]
    78b2:	68fb      	ldr	r3, [r7, #12]
    78b4:	429a      	cmp	r2, r3
    78b6:	d808      	bhi.n	78ca <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
    78b8:	4b16      	ldr	r3, [pc, #88]	; (7914 <prvProcessTimerOrBlockTask+0x8c>)
    78ba:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    78bc:	68fa      	ldr	r2, [r7, #12]
    78be:	687b      	ldr	r3, [r7, #4]
    78c0:	0011      	movs	r1, r2
    78c2:	0018      	movs	r0, r3
    78c4:	4b14      	ldr	r3, [pc, #80]	; (7918 <prvProcessTimerOrBlockTask+0x90>)
    78c6:	4798      	blx	r3
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    78c8:	e01b      	b.n	7902 <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
    78ca:	683b      	ldr	r3, [r7, #0]
    78cc:	2b00      	cmp	r3, #0
    78ce:	d006      	beq.n	78de <prvProcessTimerOrBlockTask+0x56>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
    78d0:	4b12      	ldr	r3, [pc, #72]	; (791c <prvProcessTimerOrBlockTask+0x94>)
    78d2:	681b      	ldr	r3, [r3, #0]
    78d4:	681b      	ldr	r3, [r3, #0]
    78d6:	425a      	negs	r2, r3
    78d8:	4153      	adcs	r3, r2
    78da:	b2db      	uxtb	r3, r3
    78dc:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
    78de:	4b10      	ldr	r3, [pc, #64]	; (7920 <prvProcessTimerOrBlockTask+0x98>)
    78e0:	6818      	ldr	r0, [r3, #0]
    78e2:	687a      	ldr	r2, [r7, #4]
    78e4:	68fb      	ldr	r3, [r7, #12]
    78e6:	1ad3      	subs	r3, r2, r3
    78e8:	683a      	ldr	r2, [r7, #0]
    78ea:	0019      	movs	r1, r3
    78ec:	4b0d      	ldr	r3, [pc, #52]	; (7924 <prvProcessTimerOrBlockTask+0x9c>)
    78ee:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
    78f0:	4b08      	ldr	r3, [pc, #32]	; (7914 <prvProcessTimerOrBlockTask+0x8c>)
    78f2:	4798      	blx	r3
    78f4:	1e03      	subs	r3, r0, #0
    78f6:	d104      	bne.n	7902 <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
    78f8:	4b0b      	ldr	r3, [pc, #44]	; (7928 <prvProcessTimerOrBlockTask+0xa0>)
    78fa:	4798      	blx	r3
}
    78fc:	e001      	b.n	7902 <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
    78fe:	4b05      	ldr	r3, [pc, #20]	; (7914 <prvProcessTimerOrBlockTask+0x8c>)
    7900:	4798      	blx	r3
}
    7902:	46c0      	nop			; (mov r8, r8)
    7904:	46bd      	mov	sp, r7
    7906:	b004      	add	sp, #16
    7908:	bd80      	pop	{r7, pc}
    790a:	46c0      	nop			; (mov r8, r8)
    790c:	00006cc5 	.word	0x00006cc5
    7910:	0000796d 	.word	0x0000796d
    7914:	00006cdd 	.word	0x00006cdd
    7918:	000077d9 	.word	0x000077d9
    791c:	200054b8 	.word	0x200054b8
    7920:	200054bc 	.word	0x200054bc
    7924:	000064a1 	.word	0x000064a1
    7928:	00002131 	.word	0x00002131

0000792c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    792c:	b580      	push	{r7, lr}
    792e:	b084      	sub	sp, #16
    7930:	af00      	add	r7, sp, #0
    7932:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    7934:	4b0c      	ldr	r3, [pc, #48]	; (7968 <prvGetNextExpireTime+0x3c>)
    7936:	681b      	ldr	r3, [r3, #0]
    7938:	681b      	ldr	r3, [r3, #0]
    793a:	425a      	negs	r2, r3
    793c:	4153      	adcs	r3, r2
    793e:	b2db      	uxtb	r3, r3
    7940:	001a      	movs	r2, r3
    7942:	687b      	ldr	r3, [r7, #4]
    7944:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
    7946:	687b      	ldr	r3, [r7, #4]
    7948:	681b      	ldr	r3, [r3, #0]
    794a:	2b00      	cmp	r3, #0
    794c:	d105      	bne.n	795a <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    794e:	4b06      	ldr	r3, [pc, #24]	; (7968 <prvGetNextExpireTime+0x3c>)
    7950:	681b      	ldr	r3, [r3, #0]
    7952:	68db      	ldr	r3, [r3, #12]
    7954:	681b      	ldr	r3, [r3, #0]
    7956:	60fb      	str	r3, [r7, #12]
    7958:	e001      	b.n	795e <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    795a:	2300      	movs	r3, #0
    795c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
    795e:	68fb      	ldr	r3, [r7, #12]
}
    7960:	0018      	movs	r0, r3
    7962:	46bd      	mov	sp, r7
    7964:	b004      	add	sp, #16
    7966:	bd80      	pop	{r7, pc}
    7968:	200054b4 	.word	0x200054b4

0000796c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    796c:	b580      	push	{r7, lr}
    796e:	b084      	sub	sp, #16
    7970:	af00      	add	r7, sp, #0
    7972:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    7974:	4b0c      	ldr	r3, [pc, #48]	; (79a8 <prvSampleTimeNow+0x3c>)
    7976:	4798      	blx	r3
    7978:	0003      	movs	r3, r0
    797a:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
    797c:	4b0b      	ldr	r3, [pc, #44]	; (79ac <prvSampleTimeNow+0x40>)
    797e:	681b      	ldr	r3, [r3, #0]
    7980:	68fa      	ldr	r2, [r7, #12]
    7982:	429a      	cmp	r2, r3
    7984:	d205      	bcs.n	7992 <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
    7986:	4b0a      	ldr	r3, [pc, #40]	; (79b0 <prvSampleTimeNow+0x44>)
    7988:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
    798a:	687b      	ldr	r3, [r7, #4]
    798c:	2201      	movs	r2, #1
    798e:	601a      	str	r2, [r3, #0]
    7990:	e002      	b.n	7998 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    7992:	687b      	ldr	r3, [r7, #4]
    7994:	2200      	movs	r2, #0
    7996:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
    7998:	4b04      	ldr	r3, [pc, #16]	; (79ac <prvSampleTimeNow+0x40>)
    799a:	68fa      	ldr	r2, [r7, #12]
    799c:	601a      	str	r2, [r3, #0]

	return xTimeNow;
    799e:	68fb      	ldr	r3, [r7, #12]
}
    79a0:	0018      	movs	r0, r3
    79a2:	46bd      	mov	sp, r7
    79a4:	b004      	add	sp, #16
    79a6:	bd80      	pop	{r7, pc}
    79a8:	00006e11 	.word	0x00006e11
    79ac:	200054c4 	.word	0x200054c4
    79b0:	00007b81 	.word	0x00007b81

000079b4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    79b4:	b580      	push	{r7, lr}
    79b6:	b086      	sub	sp, #24
    79b8:	af00      	add	r7, sp, #0
    79ba:	60f8      	str	r0, [r7, #12]
    79bc:	60b9      	str	r1, [r7, #8]
    79be:	607a      	str	r2, [r7, #4]
    79c0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
    79c2:	2300      	movs	r3, #0
    79c4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    79c6:	68fb      	ldr	r3, [r7, #12]
    79c8:	68ba      	ldr	r2, [r7, #8]
    79ca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    79cc:	68fb      	ldr	r3, [r7, #12]
    79ce:	68fa      	ldr	r2, [r7, #12]
    79d0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
    79d2:	68ba      	ldr	r2, [r7, #8]
    79d4:	687b      	ldr	r3, [r7, #4]
    79d6:	429a      	cmp	r2, r3
    79d8:	d812      	bhi.n	7a00 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    79da:	687a      	ldr	r2, [r7, #4]
    79dc:	683b      	ldr	r3, [r7, #0]
    79de:	1ad2      	subs	r2, r2, r3
    79e0:	68fb      	ldr	r3, [r7, #12]
    79e2:	699b      	ldr	r3, [r3, #24]
    79e4:	429a      	cmp	r2, r3
    79e6:	d302      	bcc.n	79ee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    79e8:	2301      	movs	r3, #1
    79ea:	617b      	str	r3, [r7, #20]
    79ec:	e01b      	b.n	7a26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    79ee:	4b10      	ldr	r3, [pc, #64]	; (7a30 <prvInsertTimerInActiveList+0x7c>)
    79f0:	681a      	ldr	r2, [r3, #0]
    79f2:	68fb      	ldr	r3, [r7, #12]
    79f4:	3304      	adds	r3, #4
    79f6:	0019      	movs	r1, r3
    79f8:	0010      	movs	r0, r2
    79fa:	4b0e      	ldr	r3, [pc, #56]	; (7a34 <prvInsertTimerInActiveList+0x80>)
    79fc:	4798      	blx	r3
    79fe:	e012      	b.n	7a26 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    7a00:	687a      	ldr	r2, [r7, #4]
    7a02:	683b      	ldr	r3, [r7, #0]
    7a04:	429a      	cmp	r2, r3
    7a06:	d206      	bcs.n	7a16 <prvInsertTimerInActiveList+0x62>
    7a08:	68ba      	ldr	r2, [r7, #8]
    7a0a:	683b      	ldr	r3, [r7, #0]
    7a0c:	429a      	cmp	r2, r3
    7a0e:	d302      	bcc.n	7a16 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    7a10:	2301      	movs	r3, #1
    7a12:	617b      	str	r3, [r7, #20]
    7a14:	e007      	b.n	7a26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    7a16:	4b08      	ldr	r3, [pc, #32]	; (7a38 <prvInsertTimerInActiveList+0x84>)
    7a18:	681a      	ldr	r2, [r3, #0]
    7a1a:	68fb      	ldr	r3, [r7, #12]
    7a1c:	3304      	adds	r3, #4
    7a1e:	0019      	movs	r1, r3
    7a20:	0010      	movs	r0, r2
    7a22:	4b04      	ldr	r3, [pc, #16]	; (7a34 <prvInsertTimerInActiveList+0x80>)
    7a24:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
    7a26:	697b      	ldr	r3, [r7, #20]
}
    7a28:	0018      	movs	r0, r3
    7a2a:	46bd      	mov	sp, r7
    7a2c:	b006      	add	sp, #24
    7a2e:	bd80      	pop	{r7, pc}
    7a30:	200054b8 	.word	0x200054b8
    7a34:	00005ae7 	.word	0x00005ae7
    7a38:	200054b4 	.word	0x200054b4

00007a3c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    7a3c:	b590      	push	{r4, r7, lr}
    7a3e:	b08d      	sub	sp, #52	; 0x34
    7a40:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    7a42:	e07e      	b.n	7b42 <prvProcessReceivedCommands+0x106>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
    7a44:	2308      	movs	r3, #8
    7a46:	18fb      	adds	r3, r7, r3
    7a48:	681b      	ldr	r3, [r3, #0]
    7a4a:	2b00      	cmp	r3, #0
    7a4c:	da10      	bge.n	7a70 <prvProcessReceivedCommands+0x34>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
    7a4e:	2308      	movs	r3, #8
    7a50:	18fb      	adds	r3, r7, r3
    7a52:	3304      	adds	r3, #4
    7a54:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
    7a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7a58:	2b00      	cmp	r3, #0
    7a5a:	d101      	bne.n	7a60 <prvProcessReceivedCommands+0x24>
    7a5c:	b672      	cpsid	i
    7a5e:	e7fe      	b.n	7a5e <prvProcessReceivedCommands+0x22>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
    7a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7a62:	681a      	ldr	r2, [r3, #0]
    7a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7a66:	6858      	ldr	r0, [r3, #4]
    7a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7a6a:	689b      	ldr	r3, [r3, #8]
    7a6c:	0019      	movs	r1, r3
    7a6e:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    7a70:	2308      	movs	r3, #8
    7a72:	18fb      	adds	r3, r7, r3
    7a74:	681b      	ldr	r3, [r3, #0]
    7a76:	2b00      	cmp	r3, #0
    7a78:	db63      	blt.n	7b42 <prvProcessReceivedCommands+0x106>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    7a7a:	2308      	movs	r3, #8
    7a7c:	18fb      	adds	r3, r7, r3
    7a7e:	689b      	ldr	r3, [r3, #8]
    7a80:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
    7a82:	6a3b      	ldr	r3, [r7, #32]
    7a84:	695b      	ldr	r3, [r3, #20]
    7a86:	2b00      	cmp	r3, #0
    7a88:	d004      	beq.n	7a94 <prvProcessReceivedCommands+0x58>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    7a8a:	6a3b      	ldr	r3, [r7, #32]
    7a8c:	3304      	adds	r3, #4
    7a8e:	0018      	movs	r0, r3
    7a90:	4b33      	ldr	r3, [pc, #204]	; (7b60 <prvProcessReceivedCommands+0x124>)
    7a92:	4798      	blx	r3
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    7a94:	1d3b      	adds	r3, r7, #4
    7a96:	0018      	movs	r0, r3
    7a98:	4b32      	ldr	r3, [pc, #200]	; (7b64 <prvProcessReceivedCommands+0x128>)
    7a9a:	4798      	blx	r3
    7a9c:	0003      	movs	r3, r0
    7a9e:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
    7aa0:	2308      	movs	r3, #8
    7aa2:	18fb      	adds	r3, r7, r3
    7aa4:	681b      	ldr	r3, [r3, #0]
    7aa6:	2b09      	cmp	r3, #9
    7aa8:	d84a      	bhi.n	7b40 <prvProcessReceivedCommands+0x104>
    7aaa:	009a      	lsls	r2, r3, #2
    7aac:	4b2e      	ldr	r3, [pc, #184]	; (7b68 <prvProcessReceivedCommands+0x12c>)
    7aae:	18d3      	adds	r3, r2, r3
    7ab0:	681b      	ldr	r3, [r3, #0]
    7ab2:	469f      	mov	pc, r3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
    7ab4:	2308      	movs	r3, #8
    7ab6:	18fb      	adds	r3, r7, r3
    7ab8:	685a      	ldr	r2, [r3, #4]
    7aba:	6a3b      	ldr	r3, [r7, #32]
    7abc:	699b      	ldr	r3, [r3, #24]
    7abe:	18d1      	adds	r1, r2, r3
    7ac0:	2308      	movs	r3, #8
    7ac2:	18fb      	adds	r3, r7, r3
    7ac4:	685b      	ldr	r3, [r3, #4]
    7ac6:	69fa      	ldr	r2, [r7, #28]
    7ac8:	6a38      	ldr	r0, [r7, #32]
    7aca:	4c28      	ldr	r4, [pc, #160]	; (7b6c <prvProcessReceivedCommands+0x130>)
    7acc:	47a0      	blx	r4
    7ace:	1e03      	subs	r3, r0, #0
    7ad0:	d037      	beq.n	7b42 <prvProcessReceivedCommands+0x106>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    7ad2:	6a3b      	ldr	r3, [r7, #32]
    7ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    7ad6:	6a3a      	ldr	r2, [r7, #32]
    7ad8:	0010      	movs	r0, r2
    7ada:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    7adc:	6a3b      	ldr	r3, [r7, #32]
    7ade:	69db      	ldr	r3, [r3, #28]
    7ae0:	2b01      	cmp	r3, #1
    7ae2:	d12e      	bne.n	7b42 <prvProcessReceivedCommands+0x106>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    7ae4:	2308      	movs	r3, #8
    7ae6:	18fb      	adds	r3, r7, r3
    7ae8:	685a      	ldr	r2, [r3, #4]
    7aea:	6a3b      	ldr	r3, [r7, #32]
    7aec:	699b      	ldr	r3, [r3, #24]
    7aee:	18d2      	adds	r2, r2, r3
    7af0:	6a38      	ldr	r0, [r7, #32]
    7af2:	2300      	movs	r3, #0
    7af4:	9300      	str	r3, [sp, #0]
    7af6:	2300      	movs	r3, #0
    7af8:	2100      	movs	r1, #0
    7afa:	4c1d      	ldr	r4, [pc, #116]	; (7b70 <prvProcessReceivedCommands+0x134>)
    7afc:	47a0      	blx	r4
    7afe:	0003      	movs	r3, r0
    7b00:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
    7b02:	69bb      	ldr	r3, [r7, #24]
    7b04:	2b00      	cmp	r3, #0
    7b06:	d11c      	bne.n	7b42 <prvProcessReceivedCommands+0x106>
    7b08:	b672      	cpsid	i
    7b0a:	e7fe      	b.n	7b0a <prvProcessReceivedCommands+0xce>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    7b0c:	2308      	movs	r3, #8
    7b0e:	18fb      	adds	r3, r7, r3
    7b10:	685a      	ldr	r2, [r3, #4]
    7b12:	6a3b      	ldr	r3, [r7, #32]
    7b14:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
    7b16:	6a3b      	ldr	r3, [r7, #32]
    7b18:	699b      	ldr	r3, [r3, #24]
    7b1a:	2b00      	cmp	r3, #0
    7b1c:	d101      	bne.n	7b22 <prvProcessReceivedCommands+0xe6>
    7b1e:	b672      	cpsid	i
    7b20:	e7fe      	b.n	7b20 <prvProcessReceivedCommands+0xe4>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    7b22:	6a3b      	ldr	r3, [r7, #32]
    7b24:	699a      	ldr	r2, [r3, #24]
    7b26:	69fb      	ldr	r3, [r7, #28]
    7b28:	18d1      	adds	r1, r2, r3
    7b2a:	69fb      	ldr	r3, [r7, #28]
    7b2c:	69fa      	ldr	r2, [r7, #28]
    7b2e:	6a38      	ldr	r0, [r7, #32]
    7b30:	4c0e      	ldr	r4, [pc, #56]	; (7b6c <prvProcessReceivedCommands+0x130>)
    7b32:	47a0      	blx	r4
					break;
    7b34:	e005      	b.n	7b42 <prvProcessReceivedCommands+0x106>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
    7b36:	6a3b      	ldr	r3, [r7, #32]
    7b38:	0018      	movs	r0, r3
    7b3a:	4b0e      	ldr	r3, [pc, #56]	; (7b74 <prvProcessReceivedCommands+0x138>)
    7b3c:	4798      	blx	r3
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
    7b3e:	e000      	b.n	7b42 <prvProcessReceivedCommands+0x106>

				default	:
					/* Don't expect to get here. */
					break;
    7b40:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    7b42:	4b0d      	ldr	r3, [pc, #52]	; (7b78 <prvProcessReceivedCommands+0x13c>)
    7b44:	681b      	ldr	r3, [r3, #0]
    7b46:	2208      	movs	r2, #8
    7b48:	18b9      	adds	r1, r7, r2
    7b4a:	2200      	movs	r2, #0
    7b4c:	0018      	movs	r0, r3
    7b4e:	4b0b      	ldr	r3, [pc, #44]	; (7b7c <prvProcessReceivedCommands+0x140>)
    7b50:	4798      	blx	r3
    7b52:	1e03      	subs	r3, r0, #0
    7b54:	d000      	beq.n	7b58 <prvProcessReceivedCommands+0x11c>
    7b56:	e775      	b.n	7a44 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
    7b58:	46c0      	nop			; (mov r8, r8)
    7b5a:	46bd      	mov	sp, r7
    7b5c:	b00b      	add	sp, #44	; 0x2c
    7b5e:	bd90      	pop	{r4, r7, pc}
    7b60:	00005b53 	.word	0x00005b53
    7b64:	0000796d 	.word	0x0000796d
    7b68:	0000e44c 	.word	0x0000e44c
    7b6c:	000079b5 	.word	0x000079b5
    7b70:	00007731 	.word	0x00007731
    7b74:	000023e5 	.word	0x000023e5
    7b78:	200054bc 	.word	0x200054bc
    7b7c:	00006025 	.word	0x00006025

00007b80 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    7b80:	b590      	push	{r4, r7, lr}
    7b82:	b089      	sub	sp, #36	; 0x24
    7b84:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    7b86:	e03e      	b.n	7c06 <prvSwitchTimerLists+0x86>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    7b88:	4b28      	ldr	r3, [pc, #160]	; (7c2c <prvSwitchTimerLists+0xac>)
    7b8a:	681b      	ldr	r3, [r3, #0]
    7b8c:	68db      	ldr	r3, [r3, #12]
    7b8e:	681b      	ldr	r3, [r3, #0]
    7b90:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    7b92:	4b26      	ldr	r3, [pc, #152]	; (7c2c <prvSwitchTimerLists+0xac>)
    7b94:	681b      	ldr	r3, [r3, #0]
    7b96:	68db      	ldr	r3, [r3, #12]
    7b98:	68db      	ldr	r3, [r3, #12]
    7b9a:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    7b9c:	693b      	ldr	r3, [r7, #16]
    7b9e:	3304      	adds	r3, #4
    7ba0:	0018      	movs	r0, r3
    7ba2:	4b23      	ldr	r3, [pc, #140]	; (7c30 <prvSwitchTimerLists+0xb0>)
    7ba4:	4798      	blx	r3
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    7ba6:	693b      	ldr	r3, [r7, #16]
    7ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    7baa:	693a      	ldr	r2, [r7, #16]
    7bac:	0010      	movs	r0, r2
    7bae:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    7bb0:	693b      	ldr	r3, [r7, #16]
    7bb2:	69db      	ldr	r3, [r3, #28]
    7bb4:	2b01      	cmp	r3, #1
    7bb6:	d126      	bne.n	7c06 <prvSwitchTimerLists+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    7bb8:	693b      	ldr	r3, [r7, #16]
    7bba:	699a      	ldr	r2, [r3, #24]
    7bbc:	697b      	ldr	r3, [r7, #20]
    7bbe:	18d3      	adds	r3, r2, r3
    7bc0:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
    7bc2:	68fa      	ldr	r2, [r7, #12]
    7bc4:	697b      	ldr	r3, [r7, #20]
    7bc6:	429a      	cmp	r2, r3
    7bc8:	d90e      	bls.n	7be8 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    7bca:	693b      	ldr	r3, [r7, #16]
    7bcc:	68fa      	ldr	r2, [r7, #12]
    7bce:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    7bd0:	693b      	ldr	r3, [r7, #16]
    7bd2:	693a      	ldr	r2, [r7, #16]
    7bd4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    7bd6:	4b15      	ldr	r3, [pc, #84]	; (7c2c <prvSwitchTimerLists+0xac>)
    7bd8:	681a      	ldr	r2, [r3, #0]
    7bda:	693b      	ldr	r3, [r7, #16]
    7bdc:	3304      	adds	r3, #4
    7bde:	0019      	movs	r1, r3
    7be0:	0010      	movs	r0, r2
    7be2:	4b14      	ldr	r3, [pc, #80]	; (7c34 <prvSwitchTimerLists+0xb4>)
    7be4:	4798      	blx	r3
    7be6:	e00e      	b.n	7c06 <prvSwitchTimerLists+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    7be8:	697a      	ldr	r2, [r7, #20]
    7bea:	6938      	ldr	r0, [r7, #16]
    7bec:	2300      	movs	r3, #0
    7bee:	9300      	str	r3, [sp, #0]
    7bf0:	2300      	movs	r3, #0
    7bf2:	2100      	movs	r1, #0
    7bf4:	4c10      	ldr	r4, [pc, #64]	; (7c38 <prvSwitchTimerLists+0xb8>)
    7bf6:	47a0      	blx	r4
    7bf8:	0003      	movs	r3, r0
    7bfa:	60bb      	str	r3, [r7, #8]
				configASSERT( xResult );
    7bfc:	68bb      	ldr	r3, [r7, #8]
    7bfe:	2b00      	cmp	r3, #0
    7c00:	d101      	bne.n	7c06 <prvSwitchTimerLists+0x86>
    7c02:	b672      	cpsid	i
    7c04:	e7fe      	b.n	7c04 <prvSwitchTimerLists+0x84>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    7c06:	4b09      	ldr	r3, [pc, #36]	; (7c2c <prvSwitchTimerLists+0xac>)
    7c08:	681b      	ldr	r3, [r3, #0]
    7c0a:	681b      	ldr	r3, [r3, #0]
    7c0c:	2b00      	cmp	r3, #0
    7c0e:	d1bb      	bne.n	7b88 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    7c10:	4b06      	ldr	r3, [pc, #24]	; (7c2c <prvSwitchTimerLists+0xac>)
    7c12:	681b      	ldr	r3, [r3, #0]
    7c14:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
    7c16:	4b09      	ldr	r3, [pc, #36]	; (7c3c <prvSwitchTimerLists+0xbc>)
    7c18:	681a      	ldr	r2, [r3, #0]
    7c1a:	4b04      	ldr	r3, [pc, #16]	; (7c2c <prvSwitchTimerLists+0xac>)
    7c1c:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
    7c1e:	4b07      	ldr	r3, [pc, #28]	; (7c3c <prvSwitchTimerLists+0xbc>)
    7c20:	687a      	ldr	r2, [r7, #4]
    7c22:	601a      	str	r2, [r3, #0]
}
    7c24:	46c0      	nop			; (mov r8, r8)
    7c26:	46bd      	mov	sp, r7
    7c28:	b007      	add	sp, #28
    7c2a:	bd90      	pop	{r4, r7, pc}
    7c2c:	200054b4 	.word	0x200054b4
    7c30:	00005b53 	.word	0x00005b53
    7c34:	00005ae7 	.word	0x00005ae7
    7c38:	00007731 	.word	0x00007731
    7c3c:	200054b8 	.word	0x200054b8

00007c40 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    7c40:	b580      	push	{r7, lr}
    7c42:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    7c44:	4b15      	ldr	r3, [pc, #84]	; (7c9c <prvCheckForValidListAndQueue+0x5c>)
    7c46:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
    7c48:	4b15      	ldr	r3, [pc, #84]	; (7ca0 <prvCheckForValidListAndQueue+0x60>)
    7c4a:	681b      	ldr	r3, [r3, #0]
    7c4c:	2b00      	cmp	r3, #0
    7c4e:	d120      	bne.n	7c92 <prvCheckForValidListAndQueue+0x52>
		{
			vListInitialise( &xActiveTimerList1 );
    7c50:	4b14      	ldr	r3, [pc, #80]	; (7ca4 <prvCheckForValidListAndQueue+0x64>)
    7c52:	0018      	movs	r0, r3
    7c54:	4b14      	ldr	r3, [pc, #80]	; (7ca8 <prvCheckForValidListAndQueue+0x68>)
    7c56:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
    7c58:	4b14      	ldr	r3, [pc, #80]	; (7cac <prvCheckForValidListAndQueue+0x6c>)
    7c5a:	0018      	movs	r0, r3
    7c5c:	4b12      	ldr	r3, [pc, #72]	; (7ca8 <prvCheckForValidListAndQueue+0x68>)
    7c5e:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
    7c60:	4b13      	ldr	r3, [pc, #76]	; (7cb0 <prvCheckForValidListAndQueue+0x70>)
    7c62:	4a10      	ldr	r2, [pc, #64]	; (7ca4 <prvCheckForValidListAndQueue+0x64>)
    7c64:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
    7c66:	4b13      	ldr	r3, [pc, #76]	; (7cb4 <prvCheckForValidListAndQueue+0x74>)
    7c68:	4a10      	ldr	r2, [pc, #64]	; (7cac <prvCheckForValidListAndQueue+0x6c>)
    7c6a:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    7c6c:	2200      	movs	r2, #0
    7c6e:	2110      	movs	r1, #16
    7c70:	2005      	movs	r0, #5
    7c72:	4b11      	ldr	r3, [pc, #68]	; (7cb8 <prvCheckForValidListAndQueue+0x78>)
    7c74:	4798      	blx	r3
    7c76:	0002      	movs	r2, r0
    7c78:	4b09      	ldr	r3, [pc, #36]	; (7ca0 <prvCheckForValidListAndQueue+0x60>)
    7c7a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
    7c7c:	4b08      	ldr	r3, [pc, #32]	; (7ca0 <prvCheckForValidListAndQueue+0x60>)
    7c7e:	681b      	ldr	r3, [r3, #0]
    7c80:	2b00      	cmp	r3, #0
    7c82:	d006      	beq.n	7c92 <prvCheckForValidListAndQueue+0x52>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
    7c84:	4b06      	ldr	r3, [pc, #24]	; (7ca0 <prvCheckForValidListAndQueue+0x60>)
    7c86:	681b      	ldr	r3, [r3, #0]
    7c88:	4a0c      	ldr	r2, [pc, #48]	; (7cbc <prvCheckForValidListAndQueue+0x7c>)
    7c8a:	0011      	movs	r1, r2
    7c8c:	0018      	movs	r0, r3
    7c8e:	4b0c      	ldr	r3, [pc, #48]	; (7cc0 <prvCheckForValidListAndQueue+0x80>)
    7c90:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    7c92:	4b0c      	ldr	r3, [pc, #48]	; (7cc4 <prvCheckForValidListAndQueue+0x84>)
    7c94:	4798      	blx	r3
}
    7c96:	46c0      	nop			; (mov r8, r8)
    7c98:	46bd      	mov	sp, r7
    7c9a:	bd80      	pop	{r7, pc}
    7c9c:	00002151 	.word	0x00002151
    7ca0:	200054bc 	.word	0x200054bc
    7ca4:	2000548c 	.word	0x2000548c
    7ca8:	00005a51 	.word	0x00005a51
    7cac:	200054a0 	.word	0x200054a0
    7cb0:	200054b4 	.word	0x200054b4
    7cb4:	200054b8 	.word	0x200054b8
    7cb8:	00005c61 	.word	0x00005c61
    7cbc:	0000e444 	.word	0x0000e444
    7cc0:	00006451 	.word	0x00006451
    7cc4:	00002175 	.word	0x00002175

00007cc8 <system_apb_clock_set_mask>:
{
    7cc8:	b580      	push	{r7, lr}
    7cca:	b082      	sub	sp, #8
    7ccc:	af00      	add	r7, sp, #0
    7cce:	0002      	movs	r2, r0
    7cd0:	6039      	str	r1, [r7, #0]
    7cd2:	1dfb      	adds	r3, r7, #7
    7cd4:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    7cd6:	1dfb      	adds	r3, r7, #7
    7cd8:	781b      	ldrb	r3, [r3, #0]
    7cda:	2b01      	cmp	r3, #1
    7cdc:	d00a      	beq.n	7cf4 <system_apb_clock_set_mask+0x2c>
    7cde:	2b02      	cmp	r3, #2
    7ce0:	d00f      	beq.n	7d02 <system_apb_clock_set_mask+0x3a>
    7ce2:	2b00      	cmp	r3, #0
    7ce4:	d114      	bne.n	7d10 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    7ce6:	4b0e      	ldr	r3, [pc, #56]	; (7d20 <system_apb_clock_set_mask+0x58>)
    7ce8:	4a0d      	ldr	r2, [pc, #52]	; (7d20 <system_apb_clock_set_mask+0x58>)
    7cea:	6991      	ldr	r1, [r2, #24]
    7cec:	683a      	ldr	r2, [r7, #0]
    7cee:	430a      	orrs	r2, r1
    7cf0:	619a      	str	r2, [r3, #24]
			break;
    7cf2:	e00f      	b.n	7d14 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    7cf4:	4b0a      	ldr	r3, [pc, #40]	; (7d20 <system_apb_clock_set_mask+0x58>)
    7cf6:	4a0a      	ldr	r2, [pc, #40]	; (7d20 <system_apb_clock_set_mask+0x58>)
    7cf8:	69d1      	ldr	r1, [r2, #28]
    7cfa:	683a      	ldr	r2, [r7, #0]
    7cfc:	430a      	orrs	r2, r1
    7cfe:	61da      	str	r2, [r3, #28]
			break;
    7d00:	e008      	b.n	7d14 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    7d02:	4b07      	ldr	r3, [pc, #28]	; (7d20 <system_apb_clock_set_mask+0x58>)
    7d04:	4a06      	ldr	r2, [pc, #24]	; (7d20 <system_apb_clock_set_mask+0x58>)
    7d06:	6a11      	ldr	r1, [r2, #32]
    7d08:	683a      	ldr	r2, [r7, #0]
    7d0a:	430a      	orrs	r2, r1
    7d0c:	621a      	str	r2, [r3, #32]
			break;
    7d0e:	e001      	b.n	7d14 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    7d10:	2317      	movs	r3, #23
    7d12:	e000      	b.n	7d16 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    7d14:	2300      	movs	r3, #0
}
    7d16:	0018      	movs	r0, r3
    7d18:	46bd      	mov	sp, r7
    7d1a:	b002      	add	sp, #8
    7d1c:	bd80      	pop	{r7, pc}
    7d1e:	46c0      	nop			; (mov r8, r8)
    7d20:	40000400 	.word	0x40000400

00007d24 <wdt_is_syncing>:
 *
 * \retval false If the module has completed synchronization
 * \retval true If the module synchronization is ongoing
 */
static inline bool wdt_is_syncing(void)
{
    7d24:	b580      	push	{r7, lr}
    7d26:	b082      	sub	sp, #8
    7d28:	af00      	add	r7, sp, #0
	Wdt *const WDT_module = WDT;
    7d2a:	4b07      	ldr	r3, [pc, #28]	; (7d48 <wdt_is_syncing+0x24>)
    7d2c:	607b      	str	r3, [r7, #4]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	if (WDT_module->SYNCBUSY.reg) {
#else
	if (WDT_module->STATUS.reg & WDT_STATUS_SYNCBUSY) {
    7d2e:	687b      	ldr	r3, [r7, #4]
    7d30:	79db      	ldrb	r3, [r3, #7]
    7d32:	b2db      	uxtb	r3, r3
    7d34:	b25b      	sxtb	r3, r3
    7d36:	2b00      	cmp	r3, #0
    7d38:	da01      	bge.n	7d3e <wdt_is_syncing+0x1a>
#endif
		return true;
    7d3a:	2301      	movs	r3, #1
    7d3c:	e000      	b.n	7d40 <wdt_is_syncing+0x1c>
	}

	return false;
    7d3e:	2300      	movs	r3, #0
}
    7d40:	0018      	movs	r0, r3
    7d42:	46bd      	mov	sp, r7
    7d44:	b002      	add	sp, #8
    7d46:	bd80      	pop	{r7, pc}
    7d48:	40001000 	.word	0x40001000

00007d4c <wdt_is_locked>:
 *  it cannot be disabled or otherwise reconfigured.
 *
 *  \return Current Watchdog lock state.
 */
static inline bool wdt_is_locked(void)
{
    7d4c:	b580      	push	{r7, lr}
    7d4e:	b082      	sub	sp, #8
    7d50:	af00      	add	r7, sp, #0
	Wdt *const WDT_module = WDT;
    7d52:	4b07      	ldr	r3, [pc, #28]	; (7d70 <wdt_is_locked+0x24>)
    7d54:	607b      	str	r3, [r7, #4]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (WDT_module->CTRLA.reg & WDT_CTRLA_ALWAYSON);
#else
	return (WDT_module->CTRL.reg & WDT_CTRL_ALWAYSON);
    7d56:	687b      	ldr	r3, [r7, #4]
    7d58:	781b      	ldrb	r3, [r3, #0]
    7d5a:	b2db      	uxtb	r3, r3
    7d5c:	001a      	movs	r2, r3
    7d5e:	2380      	movs	r3, #128	; 0x80
    7d60:	4013      	ands	r3, r2
    7d62:	1e5a      	subs	r2, r3, #1
    7d64:	4193      	sbcs	r3, r2
    7d66:	b2db      	uxtb	r3, r3
#endif
}
    7d68:	0018      	movs	r0, r3
    7d6a:	46bd      	mov	sp, r7
    7d6c:	b002      	add	sp, #8
    7d6e:	bd80      	pop	{r7, pc}
    7d70:	40001000 	.word	0x40001000

00007d74 <wdt_set_config>:
	return STATUS_OK;
}
#else
enum status_code wdt_set_config(
		const struct wdt_conf *const config)
{
    7d74:	b580      	push	{r7, lr}
    7d76:	b086      	sub	sp, #24
    7d78:	af00      	add	r7, sp, #0
    7d7a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	Wdt *const WDT_module = WDT;
    7d7c:	4b54      	ldr	r3, [pc, #336]	; (7ed0 <wdt_set_config+0x15c>)
    7d7e:	613b      	str	r3, [r7, #16]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_WDT);
    7d80:	2110      	movs	r1, #16
    7d82:	2000      	movs	r0, #0
    7d84:	4b53      	ldr	r3, [pc, #332]	; (7ed4 <wdt_set_config+0x160>)
    7d86:	4798      	blx	r3

	/* Check of the Watchdog has been locked to be always on, if so, abort */
	if (wdt_is_locked()) {
    7d88:	4b53      	ldr	r3, [pc, #332]	; (7ed8 <wdt_set_config+0x164>)
    7d8a:	4798      	blx	r3
    7d8c:	1e03      	subs	r3, r0, #0
    7d8e:	d001      	beq.n	7d94 <wdt_set_config+0x20>
		return STATUS_ERR_IO;
    7d90:	2310      	movs	r3, #16
    7d92:	e098      	b.n	7ec6 <wdt_set_config+0x152>
	}

	/* Check for an invalid timeout period, abort if found */
	if (config->timeout_period == WDT_PERIOD_NONE) {
    7d94:	687b      	ldr	r3, [r7, #4]
    7d96:	78db      	ldrb	r3, [r3, #3]
    7d98:	2b00      	cmp	r3, #0
    7d9a:	d101      	bne.n	7da0 <wdt_set_config+0x2c>
		return STATUS_ERR_INVALID_ARG;
    7d9c:	2317      	movs	r3, #23
    7d9e:	e092      	b.n	7ec6 <wdt_set_config+0x152>
	}

	/* Make sure the Window and Early Warning periods are not more than the
	 * reset period, abort if either is invalid */
	if ((config->timeout_period < config->window_period) ||
    7da0:	687b      	ldr	r3, [r7, #4]
    7da2:	78da      	ldrb	r2, [r3, #3]
    7da4:	687b      	ldr	r3, [r7, #4]
    7da6:	791b      	ldrb	r3, [r3, #4]
    7da8:	429a      	cmp	r2, r3
    7daa:	d305      	bcc.n	7db8 <wdt_set_config+0x44>
			(config->timeout_period < config->early_warning_period)) {
    7dac:	687b      	ldr	r3, [r7, #4]
    7dae:	78da      	ldrb	r2, [r3, #3]
    7db0:	687b      	ldr	r3, [r7, #4]
    7db2:	795b      	ldrb	r3, [r3, #5]
	if ((config->timeout_period < config->window_period) ||
    7db4:	429a      	cmp	r2, r3
    7db6:	d201      	bcs.n	7dbc <wdt_set_config+0x48>
		return STATUS_ERR_INVALID_ARG;
    7db8:	2317      	movs	r3, #23
    7dba:	e084      	b.n	7ec6 <wdt_set_config+0x152>
	}

	/* Disable the Watchdog module */
	WDT_module->CTRL.reg &= ~WDT_CTRL_ENABLE;
    7dbc:	693b      	ldr	r3, [r7, #16]
    7dbe:	781b      	ldrb	r3, [r3, #0]
    7dc0:	b2db      	uxtb	r3, r3
    7dc2:	2202      	movs	r2, #2
    7dc4:	4393      	bics	r3, r2
    7dc6:	b2da      	uxtb	r2, r3
    7dc8:	693b      	ldr	r3, [r7, #16]
    7dca:	701a      	strb	r2, [r3, #0]

	while (wdt_is_syncing()) {
    7dcc:	46c0      	nop			; (mov r8, r8)
    7dce:	4b43      	ldr	r3, [pc, #268]	; (7edc <wdt_set_config+0x168>)
    7dd0:	4798      	blx	r3
    7dd2:	1e03      	subs	r3, r0, #0
    7dd4:	d1fb      	bne.n	7dce <wdt_set_config+0x5a>
		/* Wait for all hardware modules to complete synchronization */
	}

	if(config->enable == false) {
    7dd6:	687b      	ldr	r3, [r7, #4]
    7dd8:	785b      	ldrb	r3, [r3, #1]
    7dda:	2201      	movs	r2, #1
    7ddc:	4053      	eors	r3, r2
    7dde:	b2db      	uxtb	r3, r3
    7de0:	2b00      	cmp	r3, #0
    7de2:	d001      	beq.n	7de8 <wdt_set_config+0x74>
		return STATUS_OK;
    7de4:	2300      	movs	r3, #0
    7de6:	e06e      	b.n	7ec6 <wdt_set_config+0x152>
	}

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	gclk_chan_conf.source_generator = config->clock_source;
    7de8:	687b      	ldr	r3, [r7, #4]
    7dea:	789a      	ldrb	r2, [r3, #2]
    7dec:	230c      	movs	r3, #12
    7dee:	18fb      	adds	r3, r7, r3
    7df0:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(WDT_GCLK_ID, &gclk_chan_conf);
    7df2:	230c      	movs	r3, #12
    7df4:	18fb      	adds	r3, r7, r3
    7df6:	0019      	movs	r1, r3
    7df8:	2003      	movs	r0, #3
    7dfa:	4b39      	ldr	r3, [pc, #228]	; (7ee0 <wdt_set_config+0x16c>)
    7dfc:	4798      	blx	r3
	system_gclk_chan_enable(WDT_GCLK_ID);
    7dfe:	2003      	movs	r0, #3
    7e00:	4b38      	ldr	r3, [pc, #224]	; (7ee4 <wdt_set_config+0x170>)
    7e02:	4798      	blx	r3
	if (config->always_on) {
    7e04:	687b      	ldr	r3, [r7, #4]
    7e06:	781b      	ldrb	r3, [r3, #0]
    7e08:	2b00      	cmp	r3, #0
    7e0a:	d002      	beq.n	7e12 <wdt_set_config+0x9e>
		system_gclk_chan_lock(WDT_GCLK_ID);
    7e0c:	2003      	movs	r0, #3
    7e0e:	4b36      	ldr	r3, [pc, #216]	; (7ee8 <wdt_set_config+0x174>)
    7e10:	4798      	blx	r3
	}

	uint32_t new_config = 0;
    7e12:	2300      	movs	r3, #0
    7e14:	617b      	str	r3, [r7, #20]

	/* Update the timeout period value with the requested period */
	new_config |= (config->timeout_period - 1) << WDT_CONFIG_PER_Pos;
    7e16:	687b      	ldr	r3, [r7, #4]
    7e18:	78db      	ldrb	r3, [r3, #3]
    7e1a:	3b01      	subs	r3, #1
    7e1c:	001a      	movs	r2, r3
    7e1e:	697b      	ldr	r3, [r7, #20]
    7e20:	4313      	orrs	r3, r2
    7e22:	617b      	str	r3, [r7, #20]

	/* Check if the user has requested a reset window period */
	if (config->window_period != WDT_PERIOD_NONE) {
    7e24:	687b      	ldr	r3, [r7, #4]
    7e26:	791b      	ldrb	r3, [r3, #4]
    7e28:	2b00      	cmp	r3, #0
    7e2a:	d010      	beq.n	7e4e <wdt_set_config+0xda>
		WDT_module->CTRL.reg |= WDT_CTRL_WEN;
    7e2c:	693b      	ldr	r3, [r7, #16]
    7e2e:	781b      	ldrb	r3, [r3, #0]
    7e30:	b2db      	uxtb	r3, r3
    7e32:	2204      	movs	r2, #4
    7e34:	4313      	orrs	r3, r2
    7e36:	b2da      	uxtb	r2, r3
    7e38:	693b      	ldr	r3, [r7, #16]
    7e3a:	701a      	strb	r2, [r3, #0]

		/* Update and enable the timeout period value */
		new_config |= (config->window_period - 1) << WDT_CONFIG_WINDOW_Pos;
    7e3c:	687b      	ldr	r3, [r7, #4]
    7e3e:	791b      	ldrb	r3, [r3, #4]
    7e40:	3b01      	subs	r3, #1
    7e42:	011b      	lsls	r3, r3, #4
    7e44:	001a      	movs	r2, r3
    7e46:	697b      	ldr	r3, [r7, #20]
    7e48:	4313      	orrs	r3, r2
    7e4a:	617b      	str	r3, [r7, #20]
    7e4c:	e007      	b.n	7e5e <wdt_set_config+0xea>
	} else {
		/* Ensure the window enable control flag is cleared */
		WDT_module->CTRL.reg &= ~WDT_CTRL_WEN;
    7e4e:	693b      	ldr	r3, [r7, #16]
    7e50:	781b      	ldrb	r3, [r3, #0]
    7e52:	b2db      	uxtb	r3, r3
    7e54:	2204      	movs	r2, #4
    7e56:	4393      	bics	r3, r2
    7e58:	b2da      	uxtb	r2, r3
    7e5a:	693b      	ldr	r3, [r7, #16]
    7e5c:	701a      	strb	r2, [r3, #0]
	}

	while (wdt_is_syncing()) {
    7e5e:	46c0      	nop			; (mov r8, r8)
    7e60:	4b1e      	ldr	r3, [pc, #120]	; (7edc <wdt_set_config+0x168>)
    7e62:	4798      	blx	r3
    7e64:	1e03      	subs	r3, r0, #0
    7e66:	d1fb      	bne.n	7e60 <wdt_set_config+0xec>
		/* Wait for all hardware modules to complete synchronization */
	}

	/* Write the new Watchdog configuration */
	WDT_module->CONFIG.reg = new_config;
    7e68:	697b      	ldr	r3, [r7, #20]
    7e6a:	b2da      	uxtb	r2, r3
    7e6c:	693b      	ldr	r3, [r7, #16]
    7e6e:	705a      	strb	r2, [r3, #1]

	/* Check if the user has requested an early warning period */
	if (config->early_warning_period != WDT_PERIOD_NONE) {
    7e70:	687b      	ldr	r3, [r7, #4]
    7e72:	795b      	ldrb	r3, [r3, #5]
    7e74:	2b00      	cmp	r3, #0
    7e76:	d00a      	beq.n	7e8e <wdt_set_config+0x11a>
		while (wdt_is_syncing()) {
    7e78:	46c0      	nop			; (mov r8, r8)
    7e7a:	4b18      	ldr	r3, [pc, #96]	; (7edc <wdt_set_config+0x168>)
    7e7c:	4798      	blx	r3
    7e7e:	1e03      	subs	r3, r0, #0
    7e80:	d1fb      	bne.n	7e7a <wdt_set_config+0x106>
			/* Wait for all hardware modules to complete synchronization */
		}

		/* Set the Early Warning period */
		WDT_module->EWCTRL.reg
			= (config->early_warning_period - 1) << WDT_EWCTRL_EWOFFSET_Pos;
    7e82:	687b      	ldr	r3, [r7, #4]
    7e84:	795b      	ldrb	r3, [r3, #5]
    7e86:	3b01      	subs	r3, #1
    7e88:	b2da      	uxtb	r2, r3
    7e8a:	693b      	ldr	r3, [r7, #16]
    7e8c:	709a      	strb	r2, [r3, #2]
	}

	/* Either enable or lock-enable the Watchdog timer depending on the user
	 * settings */
	if (config->always_on) {
    7e8e:	687b      	ldr	r3, [r7, #4]
    7e90:	781b      	ldrb	r3, [r3, #0]
    7e92:	2b00      	cmp	r3, #0
    7e94:	d009      	beq.n	7eaa <wdt_set_config+0x136>
		WDT_module->CTRL.reg |= WDT_CTRL_ALWAYSON;
    7e96:	693b      	ldr	r3, [r7, #16]
    7e98:	781b      	ldrb	r3, [r3, #0]
    7e9a:	b2db      	uxtb	r3, r3
    7e9c:	2280      	movs	r2, #128	; 0x80
    7e9e:	4252      	negs	r2, r2
    7ea0:	4313      	orrs	r3, r2
    7ea2:	b2da      	uxtb	r2, r3
    7ea4:	693b      	ldr	r3, [r7, #16]
    7ea6:	701a      	strb	r2, [r3, #0]
    7ea8:	e007      	b.n	7eba <wdt_set_config+0x146>
	} else {
		WDT_module->CTRL.reg |= WDT_CTRL_ENABLE;
    7eaa:	693b      	ldr	r3, [r7, #16]
    7eac:	781b      	ldrb	r3, [r3, #0]
    7eae:	b2db      	uxtb	r3, r3
    7eb0:	2202      	movs	r2, #2
    7eb2:	4313      	orrs	r3, r2
    7eb4:	b2da      	uxtb	r2, r3
    7eb6:	693b      	ldr	r3, [r7, #16]
    7eb8:	701a      	strb	r2, [r3, #0]
	}

	while (wdt_is_syncing()) {
    7eba:	46c0      	nop			; (mov r8, r8)
    7ebc:	4b07      	ldr	r3, [pc, #28]	; (7edc <wdt_set_config+0x168>)
    7ebe:	4798      	blx	r3
    7ec0:	1e03      	subs	r3, r0, #0
    7ec2:	d1fb      	bne.n	7ebc <wdt_set_config+0x148>
		/* Wait for all hardware modules to complete synchronization */
	}

	return STATUS_OK;
    7ec4:	2300      	movs	r3, #0
}
    7ec6:	0018      	movs	r0, r3
    7ec8:	46bd      	mov	sp, r7
    7eca:	b006      	add	sp, #24
    7ecc:	bd80      	pop	{r7, pc}
    7ece:	46c0      	nop			; (mov r8, r8)
    7ed0:	40001000 	.word	0x40001000
    7ed4:	00007cc9 	.word	0x00007cc9
    7ed8:	00007d4d 	.word	0x00007d4d
    7edc:	00007d25 	.word	0x00007d25
    7ee0:	0000a3a9 	.word	0x0000a3a9
    7ee4:	0000a3ed 	.word	0x0000a3ed
    7ee8:	0000a4cd 	.word	0x0000a4cd

00007eec <wdt_reset_count>:
 * period count elapsed. This function should be called after the window
 * period (if one was set in the module configuration) but before the timeout
 * period to prevent a reset of the system.
 */
void wdt_reset_count(void)
{
    7eec:	b580      	push	{r7, lr}
    7eee:	b082      	sub	sp, #8
    7ef0:	af00      	add	r7, sp, #0
	Wdt *const WDT_module = WDT;
    7ef2:	4b07      	ldr	r3, [pc, #28]	; (7f10 <wdt_reset_count+0x24>)
    7ef4:	607b      	str	r3, [r7, #4]

	/* Disable the Watchdog module */
	WDT_module->CLEAR.reg = WDT_CLEAR_CLEAR_KEY;
    7ef6:	687b      	ldr	r3, [r7, #4]
    7ef8:	22a5      	movs	r2, #165	; 0xa5
    7efa:	721a      	strb	r2, [r3, #8]

	while (wdt_is_syncing()) {
    7efc:	46c0      	nop			; (mov r8, r8)
    7efe:	4b05      	ldr	r3, [pc, #20]	; (7f14 <wdt_reset_count+0x28>)
    7f00:	4798      	blx	r3
    7f02:	1e03      	subs	r3, r0, #0
    7f04:	d1fb      	bne.n	7efe <wdt_reset_count+0x12>
		/* Wait for all hardware modules to complete synchronization */
	}
}
    7f06:	46c0      	nop			; (mov r8, r8)
    7f08:	46bd      	mov	sp, r7
    7f0a:	b002      	add	sp, #8
    7f0c:	bd80      	pop	{r7, pc}
    7f0e:	46c0      	nop			; (mov r8, r8)
    7f10:	40001000 	.word	0x40001000
    7f14:	00007d25 	.word	0x00007d25

00007f18 <wdt_clear_early_warning>:
 *
 *  Clears the Watchdog timer early warning period elapsed flag, so that a new
 *  early warning period can be detected.
 */
static inline void wdt_clear_early_warning(void)
{
    7f18:	b580      	push	{r7, lr}
    7f1a:	b082      	sub	sp, #8
    7f1c:	af00      	add	r7, sp, #0
	Wdt *const WDT_module = WDT;
    7f1e:	4b04      	ldr	r3, [pc, #16]	; (7f30 <wdt_clear_early_warning+0x18>)
    7f20:	607b      	str	r3, [r7, #4]

	WDT_module->INTFLAG.reg = WDT_INTFLAG_EW;
    7f22:	687b      	ldr	r3, [r7, #4]
    7f24:	2201      	movs	r2, #1
    7f26:	719a      	strb	r2, [r3, #6]
}
    7f28:	46c0      	nop			; (mov r8, r8)
    7f2a:	46bd      	mov	sp, r7
    7f2c:	b002      	add	sp, #8
    7f2e:	bd80      	pop	{r7, pc}
    7f30:	40001000 	.word	0x40001000

00007f34 <WDT_Handler>:
	}
}

/** Handler for the WDT hardware module interrupt. */
void WDT_Handler(void)
{
    7f34:	b580      	push	{r7, lr}
    7f36:	af00      	add	r7, sp, #0
	wdt_clear_early_warning();
    7f38:	4b05      	ldr	r3, [pc, #20]	; (7f50 <WDT_Handler+0x1c>)
    7f3a:	4798      	blx	r3

	if (wdt_early_warning_callback) {
    7f3c:	4b05      	ldr	r3, [pc, #20]	; (7f54 <WDT_Handler+0x20>)
    7f3e:	681b      	ldr	r3, [r3, #0]
    7f40:	2b00      	cmp	r3, #0
    7f42:	d002      	beq.n	7f4a <WDT_Handler+0x16>
		wdt_early_warning_callback();
    7f44:	4b03      	ldr	r3, [pc, #12]	; (7f54 <WDT_Handler+0x20>)
    7f46:	681b      	ldr	r3, [r3, #0]
    7f48:	4798      	blx	r3
	}
}
    7f4a:	46c0      	nop			; (mov r8, r8)
    7f4c:	46bd      	mov	sp, r7
    7f4e:	bd80      	pop	{r7, pc}
    7f50:	00007f19 	.word	0x00007f19
    7f54:	20005558 	.word	0x20005558

00007f58 <system_pinmux_get_config_defaults>:
{
    7f58:	b580      	push	{r7, lr}
    7f5a:	b082      	sub	sp, #8
    7f5c:	af00      	add	r7, sp, #0
    7f5e:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    7f60:	687b      	ldr	r3, [r7, #4]
    7f62:	2280      	movs	r2, #128	; 0x80
    7f64:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    7f66:	687b      	ldr	r3, [r7, #4]
    7f68:	2200      	movs	r2, #0
    7f6a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    7f6c:	687b      	ldr	r3, [r7, #4]
    7f6e:	2201      	movs	r2, #1
    7f70:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    7f72:	687b      	ldr	r3, [r7, #4]
    7f74:	2200      	movs	r2, #0
    7f76:	70da      	strb	r2, [r3, #3]
}
    7f78:	46c0      	nop			; (mov r8, r8)
    7f7a:	46bd      	mov	sp, r7
    7f7c:	b002      	add	sp, #8
    7f7e:	bd80      	pop	{r7, pc}

00007f80 <system_pinmux_get_group_from_gpio_pin>:
{
    7f80:	b580      	push	{r7, lr}
    7f82:	b084      	sub	sp, #16
    7f84:	af00      	add	r7, sp, #0
    7f86:	0002      	movs	r2, r0
    7f88:	1dfb      	adds	r3, r7, #7
    7f8a:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    7f8c:	230f      	movs	r3, #15
    7f8e:	18fb      	adds	r3, r7, r3
    7f90:	1dfa      	adds	r2, r7, #7
    7f92:	7812      	ldrb	r2, [r2, #0]
    7f94:	09d2      	lsrs	r2, r2, #7
    7f96:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    7f98:	230e      	movs	r3, #14
    7f9a:	18fb      	adds	r3, r7, r3
    7f9c:	1dfa      	adds	r2, r7, #7
    7f9e:	7812      	ldrb	r2, [r2, #0]
    7fa0:	0952      	lsrs	r2, r2, #5
    7fa2:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    7fa4:	4b0d      	ldr	r3, [pc, #52]	; (7fdc <system_pinmux_get_group_from_gpio_pin+0x5c>)
    7fa6:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    7fa8:	230f      	movs	r3, #15
    7faa:	18fb      	adds	r3, r7, r3
    7fac:	781b      	ldrb	r3, [r3, #0]
    7fae:	2b00      	cmp	r3, #0
    7fb0:	d10f      	bne.n	7fd2 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    7fb2:	230f      	movs	r3, #15
    7fb4:	18fb      	adds	r3, r7, r3
    7fb6:	781b      	ldrb	r3, [r3, #0]
    7fb8:	009b      	lsls	r3, r3, #2
    7fba:	2210      	movs	r2, #16
    7fbc:	4694      	mov	ip, r2
    7fbe:	44bc      	add	ip, r7
    7fc0:	4463      	add	r3, ip
    7fc2:	3b08      	subs	r3, #8
    7fc4:	681a      	ldr	r2, [r3, #0]
    7fc6:	230e      	movs	r3, #14
    7fc8:	18fb      	adds	r3, r7, r3
    7fca:	781b      	ldrb	r3, [r3, #0]
    7fcc:	01db      	lsls	r3, r3, #7
    7fce:	18d3      	adds	r3, r2, r3
    7fd0:	e000      	b.n	7fd4 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    7fd2:	2300      	movs	r3, #0
}
    7fd4:	0018      	movs	r0, r3
    7fd6:	46bd      	mov	sp, r7
    7fd8:	b004      	add	sp, #16
    7fda:	bd80      	pop	{r7, pc}
    7fdc:	41004400 	.word	0x41004400

00007fe0 <port_get_group_from_gpio_pin>:
{
    7fe0:	b580      	push	{r7, lr}
    7fe2:	b082      	sub	sp, #8
    7fe4:	af00      	add	r7, sp, #0
    7fe6:	0002      	movs	r2, r0
    7fe8:	1dfb      	adds	r3, r7, #7
    7fea:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    7fec:	1dfb      	adds	r3, r7, #7
    7fee:	781b      	ldrb	r3, [r3, #0]
    7ff0:	0018      	movs	r0, r3
    7ff2:	4b03      	ldr	r3, [pc, #12]	; (8000 <port_get_group_from_gpio_pin+0x20>)
    7ff4:	4798      	blx	r3
    7ff6:	0003      	movs	r3, r0
}
    7ff8:	0018      	movs	r0, r3
    7ffa:	46bd      	mov	sp, r7
    7ffc:	b002      	add	sp, #8
    7ffe:	bd80      	pop	{r7, pc}
    8000:	00007f81 	.word	0x00007f81

00008004 <port_pin_set_output_level>:
{
    8004:	b580      	push	{r7, lr}
    8006:	b084      	sub	sp, #16
    8008:	af00      	add	r7, sp, #0
    800a:	0002      	movs	r2, r0
    800c:	1dfb      	adds	r3, r7, #7
    800e:	701a      	strb	r2, [r3, #0]
    8010:	1dbb      	adds	r3, r7, #6
    8012:	1c0a      	adds	r2, r1, #0
    8014:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    8016:	1dfb      	adds	r3, r7, #7
    8018:	781b      	ldrb	r3, [r3, #0]
    801a:	0018      	movs	r0, r3
    801c:	4b0d      	ldr	r3, [pc, #52]	; (8054 <port_pin_set_output_level+0x50>)
    801e:	4798      	blx	r3
    8020:	0003      	movs	r3, r0
    8022:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8024:	1dfb      	adds	r3, r7, #7
    8026:	781b      	ldrb	r3, [r3, #0]
    8028:	221f      	movs	r2, #31
    802a:	4013      	ands	r3, r2
    802c:	2201      	movs	r2, #1
    802e:	409a      	lsls	r2, r3
    8030:	0013      	movs	r3, r2
    8032:	60bb      	str	r3, [r7, #8]
	if (level) {
    8034:	1dbb      	adds	r3, r7, #6
    8036:	781b      	ldrb	r3, [r3, #0]
    8038:	2b00      	cmp	r3, #0
    803a:	d003      	beq.n	8044 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    803c:	68fb      	ldr	r3, [r7, #12]
    803e:	68ba      	ldr	r2, [r7, #8]
    8040:	619a      	str	r2, [r3, #24]
}
    8042:	e002      	b.n	804a <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    8044:	68fb      	ldr	r3, [r7, #12]
    8046:	68ba      	ldr	r2, [r7, #8]
    8048:	615a      	str	r2, [r3, #20]
}
    804a:	46c0      	nop			; (mov r8, r8)
    804c:	46bd      	mov	sp, r7
    804e:	b004      	add	sp, #16
    8050:	bd80      	pop	{r7, pc}
    8052:	46c0      	nop			; (mov r8, r8)
    8054:	00007fe1 	.word	0x00007fe1

00008058 <system_gclk_chan_get_config_defaults>:
{
    8058:	b580      	push	{r7, lr}
    805a:	b082      	sub	sp, #8
    805c:	af00      	add	r7, sp, #0
    805e:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    8060:	687b      	ldr	r3, [r7, #4]
    8062:	2200      	movs	r2, #0
    8064:	701a      	strb	r2, [r3, #0]
}
    8066:	46c0      	nop			; (mov r8, r8)
    8068:	46bd      	mov	sp, r7
    806a:	b002      	add	sp, #8
    806c:	bd80      	pop	{r7, pc}
	...

00008070 <system_apb_clock_set_mask>:
{
    8070:	b580      	push	{r7, lr}
    8072:	b082      	sub	sp, #8
    8074:	af00      	add	r7, sp, #0
    8076:	0002      	movs	r2, r0
    8078:	6039      	str	r1, [r7, #0]
    807a:	1dfb      	adds	r3, r7, #7
    807c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    807e:	1dfb      	adds	r3, r7, #7
    8080:	781b      	ldrb	r3, [r3, #0]
    8082:	2b01      	cmp	r3, #1
    8084:	d00a      	beq.n	809c <system_apb_clock_set_mask+0x2c>
    8086:	2b02      	cmp	r3, #2
    8088:	d00f      	beq.n	80aa <system_apb_clock_set_mask+0x3a>
    808a:	2b00      	cmp	r3, #0
    808c:	d114      	bne.n	80b8 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    808e:	4b0e      	ldr	r3, [pc, #56]	; (80c8 <system_apb_clock_set_mask+0x58>)
    8090:	4a0d      	ldr	r2, [pc, #52]	; (80c8 <system_apb_clock_set_mask+0x58>)
    8092:	6991      	ldr	r1, [r2, #24]
    8094:	683a      	ldr	r2, [r7, #0]
    8096:	430a      	orrs	r2, r1
    8098:	619a      	str	r2, [r3, #24]
			break;
    809a:	e00f      	b.n	80bc <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    809c:	4b0a      	ldr	r3, [pc, #40]	; (80c8 <system_apb_clock_set_mask+0x58>)
    809e:	4a0a      	ldr	r2, [pc, #40]	; (80c8 <system_apb_clock_set_mask+0x58>)
    80a0:	69d1      	ldr	r1, [r2, #28]
    80a2:	683a      	ldr	r2, [r7, #0]
    80a4:	430a      	orrs	r2, r1
    80a6:	61da      	str	r2, [r3, #28]
			break;
    80a8:	e008      	b.n	80bc <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    80aa:	4b07      	ldr	r3, [pc, #28]	; (80c8 <system_apb_clock_set_mask+0x58>)
    80ac:	4a06      	ldr	r2, [pc, #24]	; (80c8 <system_apb_clock_set_mask+0x58>)
    80ae:	6a11      	ldr	r1, [r2, #32]
    80b0:	683a      	ldr	r2, [r7, #0]
    80b2:	430a      	orrs	r2, r1
    80b4:	621a      	str	r2, [r3, #32]
			break;
    80b6:	e001      	b.n	80bc <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    80b8:	2317      	movs	r3, #23
    80ba:	e000      	b.n	80be <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    80bc:	2300      	movs	r3, #0
}
    80be:	0018      	movs	r0, r3
    80c0:	46bd      	mov	sp, r7
    80c2:	b002      	add	sp, #8
    80c4:	bd80      	pop	{r7, pc}
    80c6:	46c0      	nop			; (mov r8, r8)
    80c8:	40000400 	.word	0x40000400

000080cc <system_is_debugger_present>:
{
    80cc:	b580      	push	{r7, lr}
    80ce:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    80d0:	4b05      	ldr	r3, [pc, #20]	; (80e8 <system_is_debugger_present+0x1c>)
    80d2:	789b      	ldrb	r3, [r3, #2]
    80d4:	b2db      	uxtb	r3, r3
    80d6:	001a      	movs	r2, r3
    80d8:	2302      	movs	r3, #2
    80da:	4013      	ands	r3, r2
    80dc:	1e5a      	subs	r2, r3, #1
    80de:	4193      	sbcs	r3, r2
    80e0:	b2db      	uxtb	r3, r3
}
    80e2:	0018      	movs	r0, r3
    80e4:	46bd      	mov	sp, r7
    80e6:	bd80      	pop	{r7, pc}
    80e8:	41002000 	.word	0x41002000

000080ec <spi_is_ready_to_write>:
 * \retval true   If the SPI module is ready to write data
 * \retval false  If the SPI module is not ready to write data
 */
static inline bool spi_is_ready_to_write(
		struct spi_module *const module)
{
    80ec:	b580      	push	{r7, lr}
    80ee:	b084      	sub	sp, #16
    80f0:	af00      	add	r7, sp, #0
    80f2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    80f4:	687b      	ldr	r3, [r7, #4]
    80f6:	681b      	ldr	r3, [r3, #0]
    80f8:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    80fa:	68fb      	ldr	r3, [r7, #12]
    80fc:	7e1b      	ldrb	r3, [r3, #24]
    80fe:	b2db      	uxtb	r3, r3
    8100:	001a      	movs	r2, r3
    8102:	2301      	movs	r3, #1
    8104:	4013      	ands	r3, r2
    8106:	1e5a      	subs	r2, r3, #1
    8108:	4193      	sbcs	r3, r2
    810a:	b2db      	uxtb	r3, r3
}
    810c:	0018      	movs	r0, r3
    810e:	46bd      	mov	sp, r7
    8110:	b004      	add	sp, #16
    8112:	bd80      	pop	{r7, pc}

00008114 <spi_is_ready_to_read>:
 * \retval true   If the SPI module is ready to read data
 * \retval false  If the SPI module is not ready to read data
 */
static inline bool spi_is_ready_to_read(
		struct spi_module *const module)
{
    8114:	b580      	push	{r7, lr}
    8116:	b084      	sub	sp, #16
    8118:	af00      	add	r7, sp, #0
    811a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    811c:	687b      	ldr	r3, [r7, #4]
    811e:	681b      	ldr	r3, [r3, #0]
    8120:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8122:	68fb      	ldr	r3, [r7, #12]
    8124:	7e1b      	ldrb	r3, [r3, #24]
    8126:	b2db      	uxtb	r3, r3
    8128:	001a      	movs	r2, r3
    812a:	2304      	movs	r3, #4
    812c:	4013      	ands	r3, r2
    812e:	1e5a      	subs	r2, r3, #1
    8130:	4193      	sbcs	r3, r2
    8132:	b2db      	uxtb	r3, r3
}
    8134:	0018      	movs	r0, r3
    8136:	46bd      	mov	sp, r7
    8138:	b004      	add	sp, #16
    813a:	bd80      	pop	{r7, pc}

0000813c <spi_write>:
 * \retval STATUS_BUSY  If the last write was not completed
 */
static inline enum status_code spi_write(
		struct spi_module *module,
		uint16_t tx_data)
{
    813c:	b580      	push	{r7, lr}
    813e:	b084      	sub	sp, #16
    8140:	af00      	add	r7, sp, #0
    8142:	6078      	str	r0, [r7, #4]
    8144:	000a      	movs	r2, r1
    8146:	1cbb      	adds	r3, r7, #2
    8148:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    814a:	687b      	ldr	r3, [r7, #4]
    814c:	681b      	ldr	r3, [r3, #0]
    814e:	60fb      	str	r3, [r7, #12]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    8150:	687b      	ldr	r3, [r7, #4]
    8152:	0018      	movs	r0, r3
    8154:	4b0a      	ldr	r3, [pc, #40]	; (8180 <spi_write+0x44>)
    8156:	4798      	blx	r3
    8158:	0003      	movs	r3, r0
    815a:	001a      	movs	r2, r3
    815c:	2301      	movs	r3, #1
    815e:	4053      	eors	r3, r2
    8160:	b2db      	uxtb	r3, r3
    8162:	2b00      	cmp	r3, #0
    8164:	d001      	beq.n	816a <spi_write+0x2e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
    8166:	2305      	movs	r3, #5
    8168:	e006      	b.n	8178 <spi_write+0x3c>
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    816a:	1cbb      	adds	r3, r7, #2
    816c:	881b      	ldrh	r3, [r3, #0]
    816e:	05db      	lsls	r3, r3, #23
    8170:	0dda      	lsrs	r2, r3, #23
    8172:	68fb      	ldr	r3, [r7, #12]
    8174:	629a      	str	r2, [r3, #40]	; 0x28

	return STATUS_OK;
    8176:	2300      	movs	r3, #0
}
    8178:	0018      	movs	r0, r3
    817a:	46bd      	mov	sp, r7
    817c:	b004      	add	sp, #16
    817e:	bd80      	pop	{r7, pc}
    8180:	000080ed 	.word	0x000080ed

00008184 <spi_read>:
 * \retval STATUS_ERR_OVERFLOW  If the data is overflown
 */
static inline enum status_code spi_read(
		struct spi_module *const module,
		uint16_t *rx_data)
{
    8184:	b580      	push	{r7, lr}
    8186:	b084      	sub	sp, #16
    8188:	af00      	add	r7, sp, #0
    818a:	6078      	str	r0, [r7, #4]
    818c:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    818e:	687b      	ldr	r3, [r7, #4]
    8190:	681b      	ldr	r3, [r3, #0]
    8192:	60bb      	str	r3, [r7, #8]

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    8194:	687b      	ldr	r3, [r7, #4]
    8196:	0018      	movs	r0, r3
    8198:	4b1b      	ldr	r3, [pc, #108]	; (8208 <spi_read+0x84>)
    819a:	4798      	blx	r3
    819c:	0003      	movs	r3, r0
    819e:	001a      	movs	r2, r3
    81a0:	2301      	movs	r3, #1
    81a2:	4053      	eors	r3, r2
    81a4:	b2db      	uxtb	r3, r3
    81a6:	2b00      	cmp	r3, #0
    81a8:	d001      	beq.n	81ae <spi_read+0x2a>
		/* No data has been received, return */
		return STATUS_ERR_IO;
    81aa:	2310      	movs	r3, #16
    81ac:	e027      	b.n	81fe <spi_read+0x7a>
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    81ae:	230f      	movs	r3, #15
    81b0:	18fb      	adds	r3, r7, r3
    81b2:	2200      	movs	r2, #0
    81b4:	701a      	strb	r2, [r3, #0]

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    81b6:	68bb      	ldr	r3, [r7, #8]
    81b8:	8b5b      	ldrh	r3, [r3, #26]
    81ba:	b29b      	uxth	r3, r3
    81bc:	001a      	movs	r2, r3
    81be:	2304      	movs	r3, #4
    81c0:	4013      	ands	r3, r2
    81c2:	d006      	beq.n	81d2 <spi_read+0x4e>
		retval = STATUS_ERR_OVERFLOW;
    81c4:	230f      	movs	r3, #15
    81c6:	18fb      	adds	r3, r7, r3
    81c8:	221e      	movs	r2, #30
    81ca:	701a      	strb	r2, [r3, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    81cc:	68bb      	ldr	r3, [r7, #8]
    81ce:	2204      	movs	r2, #4
    81d0:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    81d2:	687b      	ldr	r3, [r7, #4]
    81d4:	799b      	ldrb	r3, [r3, #6]
    81d6:	2b01      	cmp	r3, #1
    81d8:	d108      	bne.n	81ec <spi_read+0x68>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    81da:	68bb      	ldr	r3, [r7, #8]
    81dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    81de:	b29b      	uxth	r3, r3
    81e0:	05db      	lsls	r3, r3, #23
    81e2:	0ddb      	lsrs	r3, r3, #23
    81e4:	b29a      	uxth	r2, r3
    81e6:	683b      	ldr	r3, [r7, #0]
    81e8:	801a      	strh	r2, [r3, #0]
    81ea:	e005      	b.n	81f8 <spi_read+0x74>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    81ec:	68bb      	ldr	r3, [r7, #8]
    81ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    81f0:	b2db      	uxtb	r3, r3
    81f2:	b29a      	uxth	r2, r3
    81f4:	683b      	ldr	r3, [r7, #0]
    81f6:	801a      	strh	r2, [r3, #0]
	}

	return retval;
    81f8:	230f      	movs	r3, #15
    81fa:	18fb      	adds	r3, r7, r3
    81fc:	781b      	ldrb	r3, [r3, #0]
}
    81fe:	0018      	movs	r0, r3
    8200:	46bd      	mov	sp, r7
    8202:	b004      	add	sp, #16
    8204:	bd80      	pop	{r7, pc}
    8206:	46c0      	nop			; (mov r8, r8)
    8208:	00008115 	.word	0x00008115

0000820c <_spi_set_config>:
 * \retval STATUS_OK               If the configuration was written
 */
static enum status_code _spi_set_config(
		struct spi_module *const module,
		const struct spi_config *const config)
{
    820c:	b590      	push	{r4, r7, lr}
    820e:	b093      	sub	sp, #76	; 0x4c
    8210:	af00      	add	r7, sp, #0
    8212:	6078      	str	r0, [r7, #4]
    8214:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8216:	687b      	ldr	r3, [r7, #4]
    8218:	681b      	ldr	r3, [r3, #0]
    821a:	637b      	str	r3, [r7, #52]	; 0x34
	Sercom *const hw = module->hw;
    821c:	687b      	ldr	r3, [r7, #4]
    821e:	681b      	ldr	r3, [r3, #0]
    8220:	633b      	str	r3, [r7, #48]	; 0x30

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    8222:	231c      	movs	r3, #28
    8224:	18fb      	adds	r3, r7, r3
    8226:	0018      	movs	r0, r3
    8228:	4b85      	ldr	r3, [pc, #532]	; (8440 <_spi_set_config+0x234>)
    822a:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    822c:	231c      	movs	r3, #28
    822e:	18fb      	adds	r3, r7, r3
    8230:	2200      	movs	r2, #0
    8232:	705a      	strb	r2, [r3, #1]
	if(config->mode == SPI_MODE_SLAVE) {
    8234:	683b      	ldr	r3, [r7, #0]
    8236:	781b      	ldrb	r3, [r3, #0]
    8238:	2b00      	cmp	r3, #0
    823a:	d103      	bne.n	8244 <_spi_set_config+0x38>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    823c:	231c      	movs	r3, #28
    823e:	18fb      	adds	r3, r7, r3
    8240:	2200      	movs	r2, #0
    8242:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    8244:	683b      	ldr	r3, [r7, #0]
    8246:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t pad_pinmuxes[] = {
    8248:	230c      	movs	r3, #12
    824a:	18fb      	adds	r3, r7, r3
    824c:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    824e:	683b      	ldr	r3, [r7, #0]
    8250:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	uint32_t pad_pinmuxes[] = {
    8252:	230c      	movs	r3, #12
    8254:	18fb      	adds	r3, r7, r3
    8256:	605a      	str	r2, [r3, #4]
			config->pinmux_pad2, config->pinmux_pad3
    8258:	683b      	ldr	r3, [r7, #0]
    825a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	uint32_t pad_pinmuxes[] = {
    825c:	230c      	movs	r3, #12
    825e:	18fb      	adds	r3, r7, r3
    8260:	609a      	str	r2, [r3, #8]
			config->pinmux_pad2, config->pinmux_pad3
    8262:	683b      	ldr	r3, [r7, #0]
    8264:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	uint32_t pad_pinmuxes[] = {
    8266:	230c      	movs	r3, #12
    8268:	18fb      	adds	r3, r7, r3
    826a:	60da      	str	r2, [r3, #12]
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    826c:	2347      	movs	r3, #71	; 0x47
    826e:	18fb      	adds	r3, r7, r3
    8270:	2200      	movs	r2, #0
    8272:	701a      	strb	r2, [r3, #0]
    8274:	e02c      	b.n	82d0 <_spi_set_config+0xc4>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    8276:	2347      	movs	r3, #71	; 0x47
    8278:	18fb      	adds	r3, r7, r3
    827a:	781a      	ldrb	r2, [r3, #0]
    827c:	230c      	movs	r3, #12
    827e:	18fb      	adds	r3, r7, r3
    8280:	0092      	lsls	r2, r2, #2
    8282:	58d3      	ldr	r3, [r2, r3]
    8284:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    8286:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    8288:	2b00      	cmp	r3, #0
    828a:	d109      	bne.n	82a0 <_spi_set_config+0x94>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    828c:	2347      	movs	r3, #71	; 0x47
    828e:	18fb      	adds	r3, r7, r3
    8290:	781a      	ldrb	r2, [r3, #0]
    8292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    8294:	0011      	movs	r1, r2
    8296:	0018      	movs	r0, r3
    8298:	4b6a      	ldr	r3, [pc, #424]	; (8444 <_spi_set_config+0x238>)
    829a:	4798      	blx	r3
    829c:	0003      	movs	r3, r0
    829e:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    82a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    82a2:	3301      	adds	r3, #1
    82a4:	d00d      	beq.n	82c2 <_spi_set_config+0xb6>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    82a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    82a8:	b2da      	uxtb	r2, r3
    82aa:	231c      	movs	r3, #28
    82ac:	18fb      	adds	r3, r7, r3
    82ae:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    82b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    82b2:	0c1b      	lsrs	r3, r3, #16
    82b4:	b2db      	uxtb	r3, r3
    82b6:	221c      	movs	r2, #28
    82b8:	18ba      	adds	r2, r7, r2
    82ba:	0011      	movs	r1, r2
    82bc:	0018      	movs	r0, r3
    82be:	4b62      	ldr	r3, [pc, #392]	; (8448 <_spi_set_config+0x23c>)
    82c0:	4798      	blx	r3
	for (uint8_t pad = 0; pad < 4; pad++) {
    82c2:	2347      	movs	r3, #71	; 0x47
    82c4:	18fb      	adds	r3, r7, r3
    82c6:	781a      	ldrb	r2, [r3, #0]
    82c8:	2347      	movs	r3, #71	; 0x47
    82ca:	18fb      	adds	r3, r7, r3
    82cc:	3201      	adds	r2, #1
    82ce:	701a      	strb	r2, [r3, #0]
    82d0:	2347      	movs	r3, #71	; 0x47
    82d2:	18fb      	adds	r3, r7, r3
    82d4:	781b      	ldrb	r3, [r3, #0]
    82d6:	2b03      	cmp	r3, #3
    82d8:	d9cd      	bls.n	8276 <_spi_set_config+0x6a>
		}
	}

	module->mode             = config->mode;
    82da:	683b      	ldr	r3, [r7, #0]
    82dc:	781a      	ldrb	r2, [r3, #0]
    82de:	687b      	ldr	r3, [r7, #4]
    82e0:	715a      	strb	r2, [r3, #5]
	module->character_size   = config->character_size;
    82e2:	683b      	ldr	r3, [r7, #0]
    82e4:	7c1a      	ldrb	r2, [r3, #16]
    82e6:	687b      	ldr	r3, [r7, #4]
    82e8:	719a      	strb	r2, [r3, #6]
	module->receiver_enabled = config->receiver_enable;
    82ea:	683b      	ldr	r3, [r7, #0]
    82ec:	7c9a      	ldrb	r2, [r3, #18]
    82ee:	687b      	ldr	r3, [r7, #4]
    82f0:	71da      	strb	r2, [r3, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    82f2:	683b      	ldr	r3, [r7, #0]
    82f4:	7d1a      	ldrb	r2, [r3, #20]
    82f6:	687b      	ldr	r3, [r7, #4]
    82f8:	721a      	strb	r2, [r3, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    82fa:	230a      	movs	r3, #10
    82fc:	18fb      	adds	r3, r7, r3
    82fe:	2200      	movs	r2, #0
    8300:	801a      	strh	r2, [r3, #0]
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    8302:	2300      	movs	r3, #0
    8304:	63fb      	str	r3, [r7, #60]	; 0x3c
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    8306:	2300      	movs	r3, #0
    8308:	63bb      	str	r3, [r7, #56]	; 0x38

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    830a:	683b      	ldr	r3, [r7, #0]
    830c:	781b      	ldrb	r3, [r3, #0]
    830e:	2b01      	cmp	r3, #1
    8310:	d129      	bne.n	8366 <_spi_set_config+0x15a>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    8312:	687b      	ldr	r3, [r7, #4]
    8314:	681b      	ldr	r3, [r3, #0]
    8316:	0018      	movs	r0, r3
    8318:	4b4c      	ldr	r3, [pc, #304]	; (844c <_spi_set_config+0x240>)
    831a:	4798      	blx	r3
    831c:	0003      	movs	r3, r0
    831e:	62fb      	str	r3, [r7, #44]	; 0x2c
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    8320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8322:	3314      	adds	r3, #20
    8324:	62bb      	str	r3, [r7, #40]	; 0x28
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    8326:	6abb      	ldr	r3, [r7, #40]	; 0x28
    8328:	b2db      	uxtb	r3, r3
    832a:	0018      	movs	r0, r3
    832c:	4b48      	ldr	r3, [pc, #288]	; (8450 <_spi_set_config+0x244>)
    832e:	4798      	blx	r3
    8330:	0003      	movs	r3, r0
    8332:	627b      	str	r3, [r7, #36]	; 0x24

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    8334:	683b      	ldr	r3, [r7, #0]
    8336:	699b      	ldr	r3, [r3, #24]
    8338:	2223      	movs	r2, #35	; 0x23
    833a:	18bc      	adds	r4, r7, r2
    833c:	220a      	movs	r2, #10
    833e:	18ba      	adds	r2, r7, r2
    8340:	6a79      	ldr	r1, [r7, #36]	; 0x24
    8342:	0018      	movs	r0, r3
    8344:	4b43      	ldr	r3, [pc, #268]	; (8454 <_spi_set_config+0x248>)
    8346:	4798      	blx	r3
    8348:	0003      	movs	r3, r0
    834a:	7023      	strb	r3, [r4, #0]
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    834c:	2323      	movs	r3, #35	; 0x23
    834e:	18fb      	adds	r3, r7, r3
    8350:	781b      	ldrb	r3, [r3, #0]
    8352:	2b00      	cmp	r3, #0
    8354:	d001      	beq.n	835a <_spi_set_config+0x14e>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    8356:	2317      	movs	r3, #23
    8358:	e06d      	b.n	8436 <_spi_set_config+0x22a>
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    835a:	230a      	movs	r3, #10
    835c:	18fb      	adds	r3, r7, r3
    835e:	881b      	ldrh	r3, [r3, #0]
    8360:	b2da      	uxtb	r2, r3
    8362:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    8364:	731a      	strb	r2, [r3, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    8366:	683b      	ldr	r3, [r7, #0]
    8368:	781b      	ldrb	r3, [r3, #0]
    836a:	2b00      	cmp	r3, #0
    836c:	d11a      	bne.n	83a4 <_spi_set_config+0x198>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    836e:	683b      	ldr	r3, [r7, #0]
    8370:	699b      	ldr	r3, [r3, #24]
    8372:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    8374:	683b      	ldr	r3, [r7, #0]
    8376:	8b9b      	ldrh	r3, [r3, #28]
    8378:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    837a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    837c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    837e:	683a      	ldr	r2, [r7, #0]
    8380:	7f92      	ldrb	r2, [r2, #30]
    8382:	0011      	movs	r1, r2
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    8384:	683a      	ldr	r2, [r7, #0]
    8386:	7fd2      	ldrb	r2, [r2, #31]
    8388:	0412      	lsls	r2, r2, #16
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    838a:	430a      	orrs	r2, r1
		spi_module->ADDR.reg |=
    838c:	431a      	orrs	r2, r3
    838e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    8390:	625a      	str	r2, [r3, #36]	; 0x24

		if (config->mode_specific.slave.preload_enable) {
    8392:	683b      	ldr	r3, [r7, #0]
    8394:	2220      	movs	r2, #32
    8396:	5c9b      	ldrb	r3, [r3, r2]
    8398:	2b00      	cmp	r3, #0
    839a:	d003      	beq.n	83a4 <_spi_set_config+0x198>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    839c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    839e:	2240      	movs	r2, #64	; 0x40
    83a0:	4313      	orrs	r3, r2
    83a2:	63bb      	str	r3, [r7, #56]	; 0x38
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    83a4:	683b      	ldr	r3, [r7, #0]
    83a6:	685b      	ldr	r3, [r3, #4]
    83a8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    83aa:	4313      	orrs	r3, r2
    83ac:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    83ae:	683b      	ldr	r3, [r7, #0]
    83b0:	689b      	ldr	r3, [r3, #8]
    83b2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    83b4:	4313      	orrs	r3, r2
    83b6:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    83b8:	683b      	ldr	r3, [r7, #0]
    83ba:	68db      	ldr	r3, [r3, #12]
    83bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    83be:	4313      	orrs	r3, r2
    83c0:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set SPI character size */
	ctrlb |= config->character_size;
    83c2:	683b      	ldr	r3, [r7, #0]
    83c4:	7c1b      	ldrb	r3, [r3, #16]
    83c6:	001a      	movs	r2, r3
    83c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    83ca:	4313      	orrs	r3, r2
    83cc:	63bb      	str	r3, [r7, #56]	; 0x38

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    83ce:	683b      	ldr	r3, [r7, #0]
    83d0:	7c5b      	ldrb	r3, [r3, #17]
    83d2:	2b00      	cmp	r3, #0
    83d4:	d103      	bne.n	83de <_spi_set_config+0x1d2>
    83d6:	4b20      	ldr	r3, [pc, #128]	; (8458 <_spi_set_config+0x24c>)
    83d8:	4798      	blx	r3
    83da:	1e03      	subs	r3, r0, #0
    83dc:	d003      	beq.n	83e6 <_spi_set_config+0x1da>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    83de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    83e0:	2280      	movs	r2, #128	; 0x80
    83e2:	4313      	orrs	r3, r2
    83e4:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	if (config->receiver_enable) {
    83e6:	683b      	ldr	r3, [r7, #0]
    83e8:	7c9b      	ldrb	r3, [r3, #18]
    83ea:	2b00      	cmp	r3, #0
    83ec:	d004      	beq.n	83f8 <_spi_set_config+0x1ec>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    83ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    83f0:	2280      	movs	r2, #128	; 0x80
    83f2:	0292      	lsls	r2, r2, #10
    83f4:	4313      	orrs	r3, r2
    83f6:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    83f8:	683b      	ldr	r3, [r7, #0]
    83fa:	7cdb      	ldrb	r3, [r3, #19]
    83fc:	2b00      	cmp	r3, #0
    83fe:	d004      	beq.n	840a <_spi_set_config+0x1fe>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    8400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    8402:	2280      	movs	r2, #128	; 0x80
    8404:	0092      	lsls	r2, r2, #2
    8406:	4313      	orrs	r3, r2
    8408:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    840a:	683b      	ldr	r3, [r7, #0]
    840c:	7d1b      	ldrb	r3, [r3, #20]
    840e:	2b00      	cmp	r3, #0
    8410:	d004      	beq.n	841c <_spi_set_config+0x210>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    8412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    8414:	2280      	movs	r2, #128	; 0x80
    8416:	0192      	lsls	r2, r2, #6
    8418:	4313      	orrs	r3, r2
    841a:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    841c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    841e:	681a      	ldr	r2, [r3, #0]
    8420:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8422:	431a      	orrs	r2, r3
    8424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    8426:	601a      	str	r2, [r3, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    8428:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    842a:	685a      	ldr	r2, [r3, #4]
    842c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    842e:	431a      	orrs	r2, r3
    8430:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    8432:	605a      	str	r2, [r3, #4]

	return STATUS_OK;
    8434:	2300      	movs	r3, #0
}
    8436:	0018      	movs	r0, r3
    8438:	46bd      	mov	sp, r7
    843a:	b013      	add	sp, #76	; 0x4c
    843c:	bd90      	pop	{r4, r7, pc}
    843e:	46c0      	nop			; (mov r8, r8)
    8440:	00007f59 	.word	0x00007f59
    8444:	00008d7d 	.word	0x00008d7d
    8448:	0000a6dd 	.word	0x0000a6dd
    844c:	00008f39 	.word	0x00008f39
    8450:	0000a515 	.word	0x0000a515
    8454:	00008c73 	.word	0x00008c73
    8458:	000080cd 	.word	0x000080cd

0000845c <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    845c:	b590      	push	{r4, r7, lr}
    845e:	b08b      	sub	sp, #44	; 0x2c
    8460:	af00      	add	r7, sp, #0
    8462:	60f8      	str	r0, [r7, #12]
    8464:	60b9      	str	r1, [r7, #8]
    8466:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    8468:	68fb      	ldr	r3, [r7, #12]
    846a:	68ba      	ldr	r2, [r7, #8]
    846c:	601a      	str	r2, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);
    846e:	68fb      	ldr	r3, [r7, #12]
    8470:	681b      	ldr	r3, [r3, #0]
    8472:	623b      	str	r3, [r7, #32]

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    8474:	6a3b      	ldr	r3, [r7, #32]
    8476:	681b      	ldr	r3, [r3, #0]
    8478:	2202      	movs	r2, #2
    847a:	4013      	ands	r3, r2
    847c:	d001      	beq.n	8482 <spi_init+0x26>
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    847e:	231c      	movs	r3, #28
    8480:	e0a6      	b.n	85d0 <spi_init+0x174>
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    8482:	6a3b      	ldr	r3, [r7, #32]
    8484:	681b      	ldr	r3, [r3, #0]
    8486:	2201      	movs	r2, #1
    8488:	4013      	ands	r3, r2
    848a:	d001      	beq.n	8490 <spi_init+0x34>
		return STATUS_BUSY;
    848c:	2305      	movs	r3, #5
    848e:	e09f      	b.n	85d0 <spi_init+0x174>
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    8490:	68fb      	ldr	r3, [r7, #12]
    8492:	681b      	ldr	r3, [r3, #0]
    8494:	0018      	movs	r0, r3
    8496:	4b50      	ldr	r3, [pc, #320]	; (85d8 <spi_init+0x17c>)
    8498:	4798      	blx	r3
    849a:	0003      	movs	r3, r0
    849c:	61fb      	str	r3, [r7, #28]
	}
#elif (SAMC20) || (SAML22)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    849e:	69fb      	ldr	r3, [r7, #28]
    84a0:	3302      	adds	r3, #2
    84a2:	61bb      	str	r3, [r7, #24]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    84a4:	69fb      	ldr	r3, [r7, #28]
    84a6:	3314      	adds	r3, #20
    84a8:	617b      	str	r3, [r7, #20]
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    84aa:	2201      	movs	r2, #1
    84ac:	69bb      	ldr	r3, [r7, #24]
    84ae:	409a      	lsls	r2, r3
    84b0:	0013      	movs	r3, r2
    84b2:	0019      	movs	r1, r3
    84b4:	2002      	movs	r0, #2
    84b6:	4b49      	ldr	r3, [pc, #292]	; (85dc <spi_init+0x180>)
    84b8:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    84ba:	2310      	movs	r3, #16
    84bc:	18fb      	adds	r3, r7, r3
    84be:	0018      	movs	r0, r3
    84c0:	4b47      	ldr	r3, [pc, #284]	; (85e0 <spi_init+0x184>)
    84c2:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    84c4:	687b      	ldr	r3, [r7, #4]
    84c6:	2224      	movs	r2, #36	; 0x24
    84c8:	5c9a      	ldrb	r2, [r3, r2]
    84ca:	2310      	movs	r3, #16
    84cc:	18fb      	adds	r3, r7, r3
    84ce:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    84d0:	697b      	ldr	r3, [r7, #20]
    84d2:	b2db      	uxtb	r3, r3
    84d4:	2210      	movs	r2, #16
    84d6:	18ba      	adds	r2, r7, r2
    84d8:	0011      	movs	r1, r2
    84da:	0018      	movs	r0, r3
    84dc:	4b41      	ldr	r3, [pc, #260]	; (85e4 <spi_init+0x188>)
    84de:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    84e0:	697b      	ldr	r3, [r7, #20]
    84e2:	b2db      	uxtb	r3, r3
    84e4:	0018      	movs	r0, r3
    84e6:	4b40      	ldr	r3, [pc, #256]	; (85e8 <spi_init+0x18c>)
    84e8:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    84ea:	687b      	ldr	r3, [r7, #4]
    84ec:	2224      	movs	r2, #36	; 0x24
    84ee:	5c9b      	ldrb	r3, [r3, r2]
    84f0:	2100      	movs	r1, #0
    84f2:	0018      	movs	r0, r3
    84f4:	4b3d      	ldr	r3, [pc, #244]	; (85ec <spi_init+0x190>)
    84f6:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    84f8:	687b      	ldr	r3, [r7, #4]
    84fa:	781b      	ldrb	r3, [r3, #0]
    84fc:	2b01      	cmp	r3, #1
    84fe:	d105      	bne.n	850c <spi_init+0xb0>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    8500:	6a3b      	ldr	r3, [r7, #32]
    8502:	681b      	ldr	r3, [r3, #0]
    8504:	220c      	movs	r2, #12
    8506:	431a      	orrs	r2, r3
    8508:	6a3b      	ldr	r3, [r7, #32]
    850a:	601a      	str	r2, [r3, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    850c:	687b      	ldr	r3, [r7, #4]
    850e:	781b      	ldrb	r3, [r3, #0]
    8510:	2b00      	cmp	r3, #0
    8512:	d105      	bne.n	8520 <spi_init+0xc4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    8514:	6a3b      	ldr	r3, [r7, #32]
    8516:	681b      	ldr	r3, [r3, #0]
    8518:	2208      	movs	r2, #8
    851a:	431a      	orrs	r2, r3
    851c:	6a3b      	ldr	r3, [r7, #32]
    851e:	601a      	str	r2, [r3, #0]
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    8520:	2327      	movs	r3, #39	; 0x27
    8522:	18fb      	adds	r3, r7, r3
    8524:	2200      	movs	r2, #0
    8526:	701a      	strb	r2, [r3, #0]
    8528:	e010      	b.n	854c <spi_init+0xf0>
		module->callback[i]        = NULL;
    852a:	2327      	movs	r3, #39	; 0x27
    852c:	18fb      	adds	r3, r7, r3
    852e:	781b      	ldrb	r3, [r3, #0]
    8530:	68fa      	ldr	r2, [r7, #12]
    8532:	3302      	adds	r3, #2
    8534:	009b      	lsls	r3, r3, #2
    8536:	18d3      	adds	r3, r2, r3
    8538:	3304      	adds	r3, #4
    853a:	2200      	movs	r2, #0
    853c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    853e:	2327      	movs	r3, #39	; 0x27
    8540:	18fb      	adds	r3, r7, r3
    8542:	781a      	ldrb	r2, [r3, #0]
    8544:	2327      	movs	r3, #39	; 0x27
    8546:	18fb      	adds	r3, r7, r3
    8548:	3201      	adds	r2, #1
    854a:	701a      	strb	r2, [r3, #0]
    854c:	2327      	movs	r3, #39	; 0x27
    854e:	18fb      	adds	r3, r7, r3
    8550:	781b      	ldrb	r3, [r3, #0]
    8552:	2b06      	cmp	r3, #6
    8554:	d9e9      	bls.n	852a <spi_init+0xce>
	}
	module->tx_buffer_ptr              = NULL;
    8556:	68fb      	ldr	r3, [r7, #12]
    8558:	2200      	movs	r2, #0
    855a:	62da      	str	r2, [r3, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    855c:	68fb      	ldr	r3, [r7, #12]
    855e:	2200      	movs	r2, #0
    8560:	629a      	str	r2, [r3, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    8562:	68fb      	ldr	r3, [r7, #12]
    8564:	2200      	movs	r2, #0
    8566:	869a      	strh	r2, [r3, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    8568:	68fb      	ldr	r3, [r7, #12]
    856a:	2200      	movs	r2, #0
    856c:	861a      	strh	r2, [r3, #48]	; 0x30
	module->registered_callback        = 0x00;
    856e:	68fb      	ldr	r3, [r7, #12]
    8570:	2236      	movs	r2, #54	; 0x36
    8572:	2100      	movs	r1, #0
    8574:	5499      	strb	r1, [r3, r2]
	module->enabled_callback           = 0x00;
    8576:	68fb      	ldr	r3, [r7, #12]
    8578:	2237      	movs	r2, #55	; 0x37
    857a:	2100      	movs	r1, #0
    857c:	5499      	strb	r1, [r3, r2]
	module->status                     = STATUS_OK;
    857e:	68fb      	ldr	r3, [r7, #12]
    8580:	2238      	movs	r2, #56	; 0x38
    8582:	2100      	movs	r1, #0
    8584:	5499      	strb	r1, [r3, r2]
	module->dir                        = SPI_DIRECTION_IDLE;
    8586:	68fb      	ldr	r3, [r7, #12]
    8588:	2203      	movs	r2, #3
    858a:	725a      	strb	r2, [r3, #9]
	module->locked                     = false;
    858c:	68fb      	ldr	r3, [r7, #12]
    858e:	2200      	movs	r2, #0
    8590:	711a      	strb	r2, [r3, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    8592:	68fb      	ldr	r3, [r7, #12]
    8594:	681b      	ldr	r3, [r3, #0]
    8596:	2213      	movs	r2, #19
    8598:	18bc      	adds	r4, r7, r2
    859a:	0018      	movs	r0, r3
    859c:	4b0e      	ldr	r3, [pc, #56]	; (85d8 <spi_init+0x17c>)
    859e:	4798      	blx	r3
    85a0:	0003      	movs	r3, r0
    85a2:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    85a4:	4a12      	ldr	r2, [pc, #72]	; (85f0 <spi_init+0x194>)
    85a6:	2313      	movs	r3, #19
    85a8:	18fb      	adds	r3, r7, r3
    85aa:	781b      	ldrb	r3, [r3, #0]
    85ac:	0011      	movs	r1, r2
    85ae:	0018      	movs	r0, r3
    85b0:	4b10      	ldr	r3, [pc, #64]	; (85f4 <spi_init+0x198>)
    85b2:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    85b4:	2313      	movs	r3, #19
    85b6:	18fb      	adds	r3, r7, r3
    85b8:	781a      	ldrb	r2, [r3, #0]
    85ba:	4b0f      	ldr	r3, [pc, #60]	; (85f8 <spi_init+0x19c>)
    85bc:	0092      	lsls	r2, r2, #2
    85be:	68f9      	ldr	r1, [r7, #12]
    85c0:	50d1      	str	r1, [r2, r3]
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
    85c2:	687a      	ldr	r2, [r7, #4]
    85c4:	68fb      	ldr	r3, [r7, #12]
    85c6:	0011      	movs	r1, r2
    85c8:	0018      	movs	r0, r3
    85ca:	4b0c      	ldr	r3, [pc, #48]	; (85fc <spi_init+0x1a0>)
    85cc:	4798      	blx	r3
    85ce:	0003      	movs	r3, r0
}
    85d0:	0018      	movs	r0, r3
    85d2:	46bd      	mov	sp, r7
    85d4:	b00b      	add	sp, #44	; 0x2c
    85d6:	bd90      	pop	{r4, r7, pc}
    85d8:	00008f39 	.word	0x00008f39
    85dc:	00008071 	.word	0x00008071
    85e0:	00008059 	.word	0x00008059
    85e4:	0000a3a9 	.word	0x0000a3a9
    85e8:	0000a3ed 	.word	0x0000a3ed
    85ec:	00008cf1 	.word	0x00008cf1
    85f0:	00008951 	.word	0x00008951
    85f4:	00008f9d 	.word	0x00008f9d
    85f8:	20005560 	.word	0x20005560
    85fc:	0000820d 	.word	0x0000820d

00008600 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    8600:	b580      	push	{r7, lr}
    8602:	b086      	sub	sp, #24
    8604:	af00      	add	r7, sp, #0
    8606:	60f8      	str	r0, [r7, #12]
    8608:	60b9      	str	r1, [r7, #8]
    860a:	1dfb      	adds	r3, r7, #7
    860c:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    860e:	68fb      	ldr	r3, [r7, #12]
    8610:	795b      	ldrb	r3, [r3, #5]
    8612:	2b01      	cmp	r3, #1
    8614:	d001      	beq.n	861a <spi_select_slave+0x1a>
		return STATUS_ERR_UNSUPPORTED_DEV;
    8616:	2315      	movs	r3, #21
    8618:	e05c      	b.n	86d4 <spi_select_slave+0xd4>
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    861a:	68fb      	ldr	r3, [r7, #12]
    861c:	7a1b      	ldrb	r3, [r3, #8]
    861e:	2201      	movs	r2, #1
    8620:	4053      	eors	r3, r2
    8622:	b2db      	uxtb	r3, r3
    8624:	2b00      	cmp	r3, #0
    8626:	d054      	beq.n	86d2 <spi_select_slave+0xd2>
#  endif
	{
		if (select) {
    8628:	1dfb      	adds	r3, r7, #7
    862a:	781b      	ldrb	r3, [r3, #0]
    862c:	2b00      	cmp	r3, #0
    862e:	d04a      	beq.n	86c6 <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    8630:	68bb      	ldr	r3, [r7, #8]
    8632:	785b      	ldrb	r3, [r3, #1]
    8634:	2b00      	cmp	r3, #0
    8636:	d03f      	beq.n	86b8 <spi_select_slave+0xb8>
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    8638:	68fb      	ldr	r3, [r7, #12]
    863a:	0018      	movs	r0, r3
    863c:	4b27      	ldr	r3, [pc, #156]	; (86dc <spi_select_slave+0xdc>)
    863e:	4798      	blx	r3
    8640:	0003      	movs	r3, r0
    8642:	001a      	movs	r2, r3
    8644:	2301      	movs	r3, #1
    8646:	4053      	eors	r3, r2
    8648:	b2db      	uxtb	r3, r3
    864a:	2b00      	cmp	r3, #0
    864c:	d007      	beq.n	865e <spi_select_slave+0x5e>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    864e:	68bb      	ldr	r3, [r7, #8]
    8650:	781b      	ldrb	r3, [r3, #0]
    8652:	2101      	movs	r1, #1
    8654:	0018      	movs	r0, r3
    8656:	4b22      	ldr	r3, [pc, #136]	; (86e0 <spi_select_slave+0xe0>)
    8658:	4798      	blx	r3
					return STATUS_BUSY;
    865a:	2305      	movs	r3, #5
    865c:	e03a      	b.n	86d4 <spi_select_slave+0xd4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    865e:	68bb      	ldr	r3, [r7, #8]
    8660:	781b      	ldrb	r3, [r3, #0]
    8662:	2100      	movs	r1, #0
    8664:	0018      	movs	r0, r3
    8666:	4b1e      	ldr	r3, [pc, #120]	; (86e0 <spi_select_slave+0xe0>)
    8668:	4798      	blx	r3

				/* Write address to slave */
				spi_write(module, slave->address);
    866a:	68bb      	ldr	r3, [r7, #8]
    866c:	789b      	ldrb	r3, [r3, #2]
    866e:	b29a      	uxth	r2, r3
    8670:	68fb      	ldr	r3, [r7, #12]
    8672:	0011      	movs	r1, r2
    8674:	0018      	movs	r0, r3
    8676:	4b1b      	ldr	r3, [pc, #108]	; (86e4 <spi_select_slave+0xe4>)
    8678:	4798      	blx	r3

				if (!(module->receiver_enabled)) {
    867a:	68fb      	ldr	r3, [r7, #12]
    867c:	79db      	ldrb	r3, [r3, #7]
    867e:	2201      	movs	r2, #1
    8680:	4053      	eors	r3, r2
    8682:	b2db      	uxtb	r3, r3
    8684:	2b00      	cmp	r3, #0
    8686:	d024      	beq.n	86d2 <spi_select_slave+0xd2>
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    8688:	46c0      	nop			; (mov r8, r8)
    868a:	68fb      	ldr	r3, [r7, #12]
    868c:	0018      	movs	r0, r3
    868e:	4b16      	ldr	r3, [pc, #88]	; (86e8 <spi_select_slave+0xe8>)
    8690:	4798      	blx	r3
    8692:	0003      	movs	r3, r0
    8694:	001a      	movs	r2, r3
    8696:	2301      	movs	r3, #1
    8698:	4053      	eors	r3, r2
    869a:	b2db      	uxtb	r3, r3
    869c:	2b00      	cmp	r3, #0
    869e:	d1f4      	bne.n	868a <spi_select_slave+0x8a>
					}
					uint16_t flush = 0;
    86a0:	2316      	movs	r3, #22
    86a2:	18fb      	adds	r3, r7, r3
    86a4:	2200      	movs	r2, #0
    86a6:	801a      	strh	r2, [r3, #0]
					spi_read(module, &flush);
    86a8:	2316      	movs	r3, #22
    86aa:	18fa      	adds	r2, r7, r3
    86ac:	68fb      	ldr	r3, [r7, #12]
    86ae:	0011      	movs	r1, r2
    86b0:	0018      	movs	r0, r3
    86b2:	4b0e      	ldr	r3, [pc, #56]	; (86ec <spi_select_slave+0xec>)
    86b4:	4798      	blx	r3
    86b6:	e00c      	b.n	86d2 <spi_select_slave+0xd2>
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    86b8:	68bb      	ldr	r3, [r7, #8]
    86ba:	781b      	ldrb	r3, [r3, #0]
    86bc:	2100      	movs	r1, #0
    86be:	0018      	movs	r0, r3
    86c0:	4b07      	ldr	r3, [pc, #28]	; (86e0 <spi_select_slave+0xe0>)
    86c2:	4798      	blx	r3
    86c4:	e005      	b.n	86d2 <spi_select_slave+0xd2>
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    86c6:	68bb      	ldr	r3, [r7, #8]
    86c8:	781b      	ldrb	r3, [r3, #0]
    86ca:	2101      	movs	r1, #1
    86cc:	0018      	movs	r0, r3
    86ce:	4b04      	ldr	r3, [pc, #16]	; (86e0 <spi_select_slave+0xe0>)
    86d0:	4798      	blx	r3
		}
	}
	return STATUS_OK;
    86d2:	2300      	movs	r3, #0
}
    86d4:	0018      	movs	r0, r3
    86d6:	46bd      	mov	sp, r7
    86d8:	b006      	add	sp, #24
    86da:	bd80      	pop	{r7, pc}
    86dc:	000080ed 	.word	0x000080ed
    86e0:	00008005 	.word	0x00008005
    86e4:	0000813d 	.word	0x0000813d
    86e8:	00008115 	.word	0x00008115
    86ec:	00008185 	.word	0x00008185

000086f0 <_spi_transceive_buffer>:
static void _spi_transceive_buffer(
		struct spi_module *const module,
		uint8_t *tx_data,
		uint8_t *rx_data,
		uint16_t length)
{
    86f0:	b580      	push	{r7, lr}
    86f2:	b086      	sub	sp, #24
    86f4:	af00      	add	r7, sp, #0
    86f6:	60f8      	str	r0, [r7, #12]
    86f8:	60b9      	str	r1, [r7, #8]
    86fa:	607a      	str	r2, [r7, #4]
    86fc:	001a      	movs	r2, r3
    86fe:	1cbb      	adds	r3, r7, #2
    8700:	801a      	strh	r2, [r3, #0]
	Assert(module);
	Assert(tx_data);

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    8702:	68fb      	ldr	r3, [r7, #12]
    8704:	1cba      	adds	r2, r7, #2
    8706:	8812      	ldrh	r2, [r2, #0]
    8708:	869a      	strh	r2, [r3, #52]	; 0x34
	module->remaining_rx_buffer_length = length;
    870a:	68fb      	ldr	r3, [r7, #12]
    870c:	1cba      	adds	r2, r7, #2
    870e:	8812      	ldrh	r2, [r2, #0]
    8710:	861a      	strh	r2, [r3, #48]	; 0x30
	module->rx_buffer_ptr = rx_data;
    8712:	68fb      	ldr	r3, [r7, #12]
    8714:	687a      	ldr	r2, [r7, #4]
    8716:	629a      	str	r2, [r3, #40]	; 0x28
	module->tx_buffer_ptr = tx_data;
    8718:	68fb      	ldr	r3, [r7, #12]
    871a:	68ba      	ldr	r2, [r7, #8]
    871c:	62da      	str	r2, [r3, #44]	; 0x2c
	module->status = STATUS_BUSY;
    871e:	68fb      	ldr	r3, [r7, #12]
    8720:	2238      	movs	r2, #56	; 0x38
    8722:	2105      	movs	r1, #5
    8724:	5499      	strb	r1, [r3, r2]

	module->dir = SPI_DIRECTION_BOTH;
    8726:	68fb      	ldr	r3, [r7, #12]
    8728:	2202      	movs	r2, #2
    872a:	725a      	strb	r2, [r3, #9]

	/* Get a pointer to the hardware module instance */
	SercomSpi *const hw = &(module->hw->SPI);
    872c:	68fb      	ldr	r3, [r7, #12]
    872e:	681b      	ldr	r3, [r3, #0]
    8730:	617b      	str	r3, [r7, #20]

	/* Enable the Data Register Empty and RX Complete Interrupt */
	hw->INTENSET.reg = (SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY |
    8732:	697b      	ldr	r3, [r7, #20]
    8734:	2205      	movs	r2, #5
    8736:	759a      	strb	r2, [r3, #22]
			SPI_INTERRUPT_FLAG_RX_COMPLETE);

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    8738:	68fb      	ldr	r3, [r7, #12]
    873a:	795b      	ldrb	r3, [r3, #5]
    873c:	2b00      	cmp	r3, #0
    873e:	d105      	bne.n	874c <_spi_transceive_buffer+0x5c>
		/* Clear TXC flag if set */
		hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    8740:	697b      	ldr	r3, [r7, #20]
    8742:	2202      	movs	r2, #2
    8744:	761a      	strb	r2, [r3, #24]
		/* Enable transmit complete interrupt for slave */
		hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    8746:	697b      	ldr	r3, [r7, #20]
    8748:	2202      	movs	r2, #2
    874a:	759a      	strb	r2, [r3, #22]
	}
#  endif
}
    874c:	46c0      	nop			; (mov r8, r8)
    874e:	46bd      	mov	sp, r7
    8750:	b006      	add	sp, #24
    8752:	bd80      	pop	{r7, pc}

00008754 <spi_register_callback>:
 */
void spi_register_callback(
		struct spi_module *const module,
		spi_callback_t callback_func,
		enum spi_callback callback_type)
{
    8754:	b580      	push	{r7, lr}
    8756:	b084      	sub	sp, #16
    8758:	af00      	add	r7, sp, #0
    875a:	60f8      	str	r0, [r7, #12]
    875c:	60b9      	str	r1, [r7, #8]
    875e:	1dfb      	adds	r3, r7, #7
    8760:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    8762:	1dfb      	adds	r3, r7, #7
    8764:	781b      	ldrb	r3, [r3, #0]
    8766:	68fa      	ldr	r2, [r7, #12]
    8768:	3302      	adds	r3, #2
    876a:	009b      	lsls	r3, r3, #2
    876c:	18d3      	adds	r3, r2, r3
    876e:	3304      	adds	r3, #4
    8770:	68ba      	ldr	r2, [r7, #8]
    8772:	601a      	str	r2, [r3, #0]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback |= (1 << callback_type);
    8774:	68fb      	ldr	r3, [r7, #12]
    8776:	2236      	movs	r2, #54	; 0x36
    8778:	5c9b      	ldrb	r3, [r3, r2]
    877a:	b25a      	sxtb	r2, r3
    877c:	1dfb      	adds	r3, r7, #7
    877e:	781b      	ldrb	r3, [r3, #0]
    8780:	2101      	movs	r1, #1
    8782:	4099      	lsls	r1, r3
    8784:	000b      	movs	r3, r1
    8786:	b25b      	sxtb	r3, r3
    8788:	4313      	orrs	r3, r2
    878a:	b25b      	sxtb	r3, r3
    878c:	b2d9      	uxtb	r1, r3
    878e:	68fb      	ldr	r3, [r7, #12]
    8790:	2236      	movs	r2, #54	; 0x36
    8792:	5499      	strb	r1, [r3, r2]
}
    8794:	46c0      	nop			; (mov r8, r8)
    8796:	46bd      	mov	sp, r7
    8798:	b004      	add	sp, #16
    879a:	bd80      	pop	{r7, pc}

0000879c <spi_transceive_buffer_job>:
enum status_code spi_transceive_buffer_job(
		struct spi_module *const module,
		uint8_t *tx_data,
		uint8_t *rx_data,
		uint16_t length)
{
    879c:	b590      	push	{r4, r7, lr}
    879e:	b085      	sub	sp, #20
    87a0:	af00      	add	r7, sp, #0
    87a2:	60f8      	str	r0, [r7, #12]
    87a4:	60b9      	str	r1, [r7, #8]
    87a6:	607a      	str	r2, [r7, #4]
    87a8:	001a      	movs	r2, r3
    87aa:	1cbb      	adds	r3, r7, #2
    87ac:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    87ae:	1cbb      	adds	r3, r7, #2
    87b0:	881b      	ldrh	r3, [r3, #0]
    87b2:	2b00      	cmp	r3, #0
    87b4:	d101      	bne.n	87ba <spi_transceive_buffer_job+0x1e>
		return STATUS_ERR_INVALID_ARG;
    87b6:	2317      	movs	r3, #23
    87b8:	e018      	b.n	87ec <spi_transceive_buffer_job+0x50>
	}

	if (!(module->receiver_enabled)) {
    87ba:	68fb      	ldr	r3, [r7, #12]
    87bc:	79db      	ldrb	r3, [r3, #7]
    87be:	2201      	movs	r2, #1
    87c0:	4053      	eors	r3, r2
    87c2:	b2db      	uxtb	r3, r3
    87c4:	2b00      	cmp	r3, #0
    87c6:	d001      	beq.n	87cc <spi_transceive_buffer_job+0x30>
		return STATUS_ERR_DENIED;
    87c8:	231c      	movs	r3, #28
    87ca:	e00f      	b.n	87ec <spi_transceive_buffer_job+0x50>
	}

	/* Check if the SPI is busy transmitting or slave waiting for TXC*/
	if (module->status == STATUS_BUSY) {
    87cc:	68fb      	ldr	r3, [r7, #12]
    87ce:	2238      	movs	r2, #56	; 0x38
    87d0:	5c9b      	ldrb	r3, [r3, r2]
    87d2:	b2db      	uxtb	r3, r3
    87d4:	2b05      	cmp	r3, #5
    87d6:	d101      	bne.n	87dc <spi_transceive_buffer_job+0x40>
		return STATUS_BUSY;
    87d8:	2305      	movs	r3, #5
    87da:	e007      	b.n	87ec <spi_transceive_buffer_job+0x50>
	}

	/* Issue internal transceive */
	_spi_transceive_buffer(module, tx_data, rx_data, length);
    87dc:	1cbb      	adds	r3, r7, #2
    87de:	881b      	ldrh	r3, [r3, #0]
    87e0:	687a      	ldr	r2, [r7, #4]
    87e2:	68b9      	ldr	r1, [r7, #8]
    87e4:	68f8      	ldr	r0, [r7, #12]
    87e6:	4c03      	ldr	r4, [pc, #12]	; (87f4 <spi_transceive_buffer_job+0x58>)
    87e8:	47a0      	blx	r4

	return STATUS_OK;
    87ea:	2300      	movs	r3, #0
}
    87ec:	0018      	movs	r0, r3
    87ee:	46bd      	mov	sp, r7
    87f0:	b005      	add	sp, #20
    87f2:	bd90      	pop	{r4, r7, pc}
    87f4:	000086f1 	.word	0x000086f1

000087f8 <_spi_write>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write(
		struct spi_module *const module)
{
    87f8:	b580      	push	{r7, lr}
    87fa:	b084      	sub	sp, #16
    87fc:	af00      	add	r7, sp, #0
    87fe:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    8800:	687b      	ldr	r3, [r7, #4]
    8802:	681b      	ldr	r3, [r3, #0]
    8804:	60bb      	str	r3, [r7, #8]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    8806:	687b      	ldr	r3, [r7, #4]
    8808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    880a:	781b      	ldrb	r3, [r3, #0]
    880c:	b2da      	uxtb	r2, r3
    880e:	230e      	movs	r3, #14
    8810:	18fb      	adds	r3, r7, r3
    8812:	801a      	strh	r2, [r3, #0]
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    8814:	687b      	ldr	r3, [r7, #4]
    8816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    8818:	1c5a      	adds	r2, r3, #1
    881a:	687b      	ldr	r3, [r7, #4]
    881c:	62da      	str	r2, [r3, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    881e:	687b      	ldr	r3, [r7, #4]
    8820:	799b      	ldrb	r3, [r3, #6]
    8822:	2b01      	cmp	r3, #1
    8824:	d113      	bne.n	884e <_spi_write+0x56>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    8826:	687b      	ldr	r3, [r7, #4]
    8828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    882a:	781b      	ldrb	r3, [r3, #0]
    882c:	b2db      	uxtb	r3, r3
    882e:	021b      	lsls	r3, r3, #8
    8830:	b21a      	sxth	r2, r3
    8832:	230e      	movs	r3, #14
    8834:	18fb      	adds	r3, r7, r3
    8836:	2100      	movs	r1, #0
    8838:	5e5b      	ldrsh	r3, [r3, r1]
    883a:	4313      	orrs	r3, r2
    883c:	b21a      	sxth	r2, r3
    883e:	230e      	movs	r3, #14
    8840:	18fb      	adds	r3, r7, r3
    8842:	801a      	strh	r2, [r3, #0]
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    8844:	687b      	ldr	r3, [r7, #4]
    8846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    8848:	1c5a      	adds	r2, r3, #1
    884a:	687b      	ldr	r3, [r7, #4]
    884c:	62da      	str	r2, [r3, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    884e:	230e      	movs	r3, #14
    8850:	18fb      	adds	r3, r7, r3
    8852:	881b      	ldrh	r3, [r3, #0]
    8854:	05db      	lsls	r3, r3, #23
    8856:	0dda      	lsrs	r2, r3, #23
    8858:	68bb      	ldr	r3, [r7, #8]
    885a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    885c:	687b      	ldr	r3, [r7, #4]
    885e:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    8860:	b29b      	uxth	r3, r3
    8862:	3b01      	subs	r3, #1
    8864:	b29a      	uxth	r2, r3
    8866:	687b      	ldr	r3, [r7, #4]
    8868:	869a      	strh	r2, [r3, #52]	; 0x34
}
    886a:	46c0      	nop			; (mov r8, r8)
    886c:	46bd      	mov	sp, r7
    886e:	b004      	add	sp, #16
    8870:	bd80      	pop	{r7, pc}
	...

00008874 <_spi_write_dummy>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write_dummy(
		struct spi_module *const module)
{
    8874:	b580      	push	{r7, lr}
    8876:	b084      	sub	sp, #16
    8878:	af00      	add	r7, sp, #0
    887a:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    887c:	687b      	ldr	r3, [r7, #4]
    887e:	681b      	ldr	r3, [r3, #0]
    8880:	60fb      	str	r3, [r7, #12]

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    8882:	4b08      	ldr	r3, [pc, #32]	; (88a4 <_spi_write_dummy+0x30>)
    8884:	881b      	ldrh	r3, [r3, #0]
    8886:	001a      	movs	r2, r3
    8888:	68fb      	ldr	r3, [r7, #12]
    888a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    888c:	687b      	ldr	r3, [r7, #4]
    888e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    8890:	b29b      	uxth	r3, r3
    8892:	3b01      	subs	r3, #1
    8894:	b29a      	uxth	r2, r3
    8896:	687b      	ldr	r3, [r7, #4]
    8898:	865a      	strh	r2, [r3, #50]	; 0x32
}
    889a:	46c0      	nop			; (mov r8, r8)
    889c:	46bd      	mov	sp, r7
    889e:	b004      	add	sp, #16
    88a0:	bd80      	pop	{r7, pc}
    88a2:	46c0      	nop			; (mov r8, r8)
    88a4:	2000555c 	.word	0x2000555c

000088a8 <_spi_read_dummy>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
    88a8:	b580      	push	{r7, lr}
    88aa:	b084      	sub	sp, #16
    88ac:	af00      	add	r7, sp, #0
    88ae:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    88b0:	687b      	ldr	r3, [r7, #4]
    88b2:	681b      	ldr	r3, [r3, #0]
    88b4:	60fb      	str	r3, [r7, #12]
	uint16_t flush = 0;
    88b6:	230a      	movs	r3, #10
    88b8:	18fb      	adds	r3, r7, r3
    88ba:	2200      	movs	r2, #0
    88bc:	801a      	strh	r2, [r3, #0]

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    88be:	68fb      	ldr	r3, [r7, #12]
    88c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    88c2:	230a      	movs	r3, #10
    88c4:	18fb      	adds	r3, r7, r3
    88c6:	801a      	strh	r2, [r3, #0]
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    88c8:	687b      	ldr	r3, [r7, #4]
    88ca:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    88cc:	b29b      	uxth	r3, r3
    88ce:	3b01      	subs	r3, #1
    88d0:	b29a      	uxth	r2, r3
    88d2:	687b      	ldr	r3, [r7, #4]
    88d4:	865a      	strh	r2, [r3, #50]	; 0x32
}
    88d6:	46c0      	nop			; (mov r8, r8)
    88d8:	46bd      	mov	sp, r7
    88da:	b004      	add	sp, #16
    88dc:	bd80      	pop	{r7, pc}

000088de <_spi_read>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_read(
		struct spi_module *const module)
{
    88de:	b580      	push	{r7, lr}
    88e0:	b084      	sub	sp, #16
    88e2:	af00      	add	r7, sp, #0
    88e4:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    88e6:	687b      	ldr	r3, [r7, #4]
    88e8:	681b      	ldr	r3, [r3, #0]
    88ea:	60fb      	str	r3, [r7, #12]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    88ec:	68fb      	ldr	r3, [r7, #12]
    88ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    88f0:	b29a      	uxth	r2, r3
    88f2:	230a      	movs	r3, #10
    88f4:	18fb      	adds	r3, r7, r3
    88f6:	05d2      	lsls	r2, r2, #23
    88f8:	0dd2      	lsrs	r2, r2, #23
    88fa:	801a      	strh	r2, [r3, #0]

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    88fc:	687b      	ldr	r3, [r7, #4]
    88fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8900:	220a      	movs	r2, #10
    8902:	18ba      	adds	r2, r7, r2
    8904:	8812      	ldrh	r2, [r2, #0]
    8906:	b2d2      	uxtb	r2, r2
    8908:	701a      	strb	r2, [r3, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    890a:	687b      	ldr	r3, [r7, #4]
    890c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    890e:	1c5a      	adds	r2, r3, #1
    8910:	687b      	ldr	r3, [r7, #4]
    8912:	629a      	str	r2, [r3, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8914:	687b      	ldr	r3, [r7, #4]
    8916:	799b      	ldrb	r3, [r3, #6]
    8918:	2b01      	cmp	r3, #1
    891a:	d10d      	bne.n	8938 <_spi_read+0x5a>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    891c:	687b      	ldr	r3, [r7, #4]
    891e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8920:	220a      	movs	r2, #10
    8922:	18ba      	adds	r2, r7, r2
    8924:	8812      	ldrh	r2, [r2, #0]
    8926:	0a12      	lsrs	r2, r2, #8
    8928:	b292      	uxth	r2, r2
    892a:	b2d2      	uxtb	r2, r2
    892c:	701a      	strb	r2, [r3, #0]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    892e:	687b      	ldr	r3, [r7, #4]
    8930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8932:	1c5a      	adds	r2, r3, #1
    8934:	687b      	ldr	r3, [r7, #4]
    8936:	629a      	str	r2, [r3, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    8938:	687b      	ldr	r3, [r7, #4]
    893a:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    893c:	b29b      	uxth	r3, r3
    893e:	3b01      	subs	r3, #1
    8940:	b29a      	uxth	r2, r3
    8942:	687b      	ldr	r3, [r7, #4]
    8944:	861a      	strh	r2, [r3, #48]	; 0x30
}
    8946:	46c0      	nop			; (mov r8, r8)
    8948:	46bd      	mov	sp, r7
    894a:	b004      	add	sp, #16
    894c:	bd80      	pop	{r7, pc}
	...

00008950 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    8950:	b580      	push	{r7, lr}
    8952:	b086      	sub	sp, #24
    8954:	af00      	add	r7, sp, #0
    8956:	0002      	movs	r2, r0
    8958:	1dfb      	adds	r3, r7, #7
    895a:	701a      	strb	r2, [r3, #0]
	/* Get device instance from the look-up table */
	struct spi_module *module
		= (struct spi_module *)_sercom_instances[instance];
    895c:	1dfb      	adds	r3, r7, #7
    895e:	781a      	ldrb	r2, [r3, #0]
	struct spi_module *module
    8960:	4bb9      	ldr	r3, [pc, #740]	; (8c48 <_spi_interrupt_handler+0x2f8>)
    8962:	0092      	lsls	r2, r2, #2
    8964:	58d3      	ldr	r3, [r2, r3]
    8966:	617b      	str	r3, [r7, #20]

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    8968:	697b      	ldr	r3, [r7, #20]
    896a:	681b      	ldr	r3, [r3, #0]
    896c:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    896e:	697b      	ldr	r3, [r7, #20]
    8970:	2237      	movs	r2, #55	; 0x37
    8972:	5c9a      	ldrb	r2, [r3, r2]
    8974:	697b      	ldr	r3, [r7, #20]
    8976:	2136      	movs	r1, #54	; 0x36
    8978:	5c59      	ldrb	r1, [r3, r1]
	uint8_t callback_mask =
    897a:	230f      	movs	r3, #15
    897c:	18fb      	adds	r3, r7, r3
    897e:	400a      	ands	r2, r1
    8980:	701a      	strb	r2, [r3, #0]

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    8982:	693b      	ldr	r3, [r7, #16]
    8984:	7e1b      	ldrb	r3, [r3, #24]
    8986:	b2da      	uxtb	r2, r3
    8988:	230c      	movs	r3, #12
    898a:	18fb      	adds	r3, r7, r3
    898c:	801a      	strh	r2, [r3, #0]
	interrupt_status &= spi_hw->INTENSET.reg;
    898e:	693b      	ldr	r3, [r7, #16]
    8990:	7d9b      	ldrb	r3, [r3, #22]
    8992:	b2db      	uxtb	r3, r3
    8994:	b29a      	uxth	r2, r3
    8996:	230c      	movs	r3, #12
    8998:	18fb      	adds	r3, r7, r3
    899a:	210c      	movs	r1, #12
    899c:	1879      	adds	r1, r7, r1
    899e:	8809      	ldrh	r1, [r1, #0]
    89a0:	400a      	ands	r2, r1
    89a2:	801a      	strh	r2, [r3, #0]

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    89a4:	230c      	movs	r3, #12
    89a6:	18fb      	adds	r3, r7, r3
    89a8:	881b      	ldrh	r3, [r3, #0]
    89aa:	2201      	movs	r2, #1
    89ac:	4013      	ands	r3, r2
    89ae:	d041      	beq.n	8a34 <_spi_interrupt_handler+0xe4>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    89b0:	697b      	ldr	r3, [r7, #20]
    89b2:	795b      	ldrb	r3, [r3, #5]
    89b4:	2b01      	cmp	r3, #1
    89b6:	d110      	bne.n	89da <_spi_interrupt_handler+0x8a>
			(module->dir == SPI_DIRECTION_READ)) {
    89b8:	697b      	ldr	r3, [r7, #20]
    89ba:	7a5b      	ldrb	r3, [r3, #9]
    89bc:	b2db      	uxtb	r3, r3
		if ((module->mode == SPI_MODE_MASTER) &&
    89be:	2b00      	cmp	r3, #0
    89c0:	d10b      	bne.n	89da <_spi_interrupt_handler+0x8a>
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
    89c2:	697b      	ldr	r3, [r7, #20]
    89c4:	0018      	movs	r0, r3
    89c6:	4ba1      	ldr	r3, [pc, #644]	; (8c4c <_spi_interrupt_handler+0x2fc>)
    89c8:	4798      	blx	r3
			if (module->remaining_dummy_buffer_length == 0) {
    89ca:	697b      	ldr	r3, [r7, #20]
    89cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    89ce:	b29b      	uxth	r3, r3
    89d0:	2b00      	cmp	r3, #0
    89d2:	d102      	bne.n	89da <_spi_interrupt_handler+0x8a>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    89d4:	693b      	ldr	r3, [r7, #16]
    89d6:	2201      	movs	r2, #1
    89d8:	751a      	strb	r2, [r3, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    89da:	697b      	ldr	r3, [r7, #20]
    89dc:	795b      	ldrb	r3, [r3, #5]
		if (0
    89de:	2b01      	cmp	r3, #1
    89e0:	d104      	bne.n	89ec <_spi_interrupt_handler+0x9c>
			(module->dir != SPI_DIRECTION_READ))
    89e2:	697b      	ldr	r3, [r7, #20]
    89e4:	7a5b      	ldrb	r3, [r3, #9]
    89e6:	b2db      	uxtb	r3, r3
		|| ((module->mode == SPI_MODE_MASTER) &&
    89e8:	2b00      	cmp	r3, #0
    89ea:	d108      	bne.n	89fe <_spi_interrupt_handler+0xae>
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    89ec:	697b      	ldr	r3, [r7, #20]
    89ee:	795b      	ldrb	r3, [r3, #5]
    89f0:	2b00      	cmp	r3, #0
    89f2:	d11f      	bne.n	8a34 <_spi_interrupt_handler+0xe4>
			(module->dir != SPI_DIRECTION_READ))
    89f4:	697b      	ldr	r3, [r7, #20]
    89f6:	7a5b      	ldrb	r3, [r3, #9]
    89f8:	b2db      	uxtb	r3, r3
		|| ((module->mode == SPI_MODE_SLAVE) &&
    89fa:	2b00      	cmp	r3, #0
    89fc:	d01a      	beq.n	8a34 <_spi_interrupt_handler+0xe4>
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
    89fe:	697b      	ldr	r3, [r7, #20]
    8a00:	0018      	movs	r0, r3
    8a02:	4b93      	ldr	r3, [pc, #588]	; (8c50 <_spi_interrupt_handler+0x300>)
    8a04:	4798      	blx	r3
			if (module->remaining_tx_buffer_length == 0) {
    8a06:	697b      	ldr	r3, [r7, #20]
    8a08:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    8a0a:	b29b      	uxth	r3, r3
    8a0c:	2b00      	cmp	r3, #0
    8a0e:	d111      	bne.n	8a34 <_spi_interrupt_handler+0xe4>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    8a10:	693b      	ldr	r3, [r7, #16]
    8a12:	2201      	movs	r2, #1
    8a14:	751a      	strb	r2, [r3, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    8a16:	697b      	ldr	r3, [r7, #20]
    8a18:	7a5b      	ldrb	r3, [r3, #9]
    8a1a:	b2db      	uxtb	r3, r3
    8a1c:	2b01      	cmp	r3, #1
    8a1e:	d109      	bne.n	8a34 <_spi_interrupt_handler+0xe4>
						!(module->receiver_enabled)) {
    8a20:	697b      	ldr	r3, [r7, #20]
    8a22:	79db      	ldrb	r3, [r3, #7]
    8a24:	2201      	movs	r2, #1
    8a26:	4053      	eors	r3, r2
    8a28:	b2db      	uxtb	r3, r3
				if (module->dir == SPI_DIRECTION_WRITE &&
    8a2a:	2b00      	cmp	r3, #0
    8a2c:	d002      	beq.n	8a34 <_spi_interrupt_handler+0xe4>
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    8a2e:	693b      	ldr	r3, [r7, #16]
    8a30:	2202      	movs	r2, #2
    8a32:	759a      	strb	r2, [r3, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    8a34:	230c      	movs	r3, #12
    8a36:	18fb      	adds	r3, r7, r3
    8a38:	881b      	ldrh	r3, [r3, #0]
    8a3a:	2204      	movs	r2, #4
    8a3c:	4013      	ands	r3, r2
    8a3e:	d100      	bne.n	8a42 <_spi_interrupt_handler+0xf2>
    8a40:	e07e      	b.n	8b40 <_spi_interrupt_handler+0x1f0>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8a42:	693b      	ldr	r3, [r7, #16]
    8a44:	8b5b      	ldrh	r3, [r3, #26]
    8a46:	b29b      	uxth	r3, r3
    8a48:	001a      	movs	r2, r3
    8a4a:	2304      	movs	r3, #4
    8a4c:	4013      	ands	r3, r2
    8a4e:	d022      	beq.n	8a96 <_spi_interrupt_handler+0x146>
			if (module->dir != SPI_DIRECTION_WRITE) {
    8a50:	697b      	ldr	r3, [r7, #20]
    8a52:	7a5b      	ldrb	r3, [r3, #9]
    8a54:	b2db      	uxtb	r3, r3
    8a56:	2b01      	cmp	r3, #1
    8a58:	d014      	beq.n	8a84 <_spi_interrupt_handler+0x134>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    8a5a:	697b      	ldr	r3, [r7, #20]
    8a5c:	2238      	movs	r2, #56	; 0x38
    8a5e:	211e      	movs	r1, #30
    8a60:	5499      	strb	r1, [r3, r2]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    8a62:	697b      	ldr	r3, [r7, #20]
    8a64:	2203      	movs	r2, #3
    8a66:	725a      	strb	r2, [r3, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    8a68:	693b      	ldr	r3, [r7, #16]
    8a6a:	2205      	movs	r2, #5
    8a6c:	751a      	strb	r2, [r3, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    8a6e:	230f      	movs	r3, #15
    8a70:	18fb      	adds	r3, r7, r3
    8a72:	781b      	ldrb	r3, [r3, #0]
    8a74:	2208      	movs	r2, #8
    8a76:	4013      	ands	r3, r2
    8a78:	d004      	beq.n	8a84 <_spi_interrupt_handler+0x134>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    8a7a:	697b      	ldr	r3, [r7, #20]
    8a7c:	699b      	ldr	r3, [r3, #24]
    8a7e:	697a      	ldr	r2, [r7, #20]
    8a80:	0010      	movs	r0, r2
    8a82:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    8a84:	693b      	ldr	r3, [r7, #16]
    8a86:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    8a88:	230a      	movs	r3, #10
    8a8a:	18fb      	adds	r3, r7, r3
    8a8c:	801a      	strh	r2, [r3, #0]
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8a8e:	693b      	ldr	r3, [r7, #16]
    8a90:	2204      	movs	r2, #4
    8a92:	835a      	strh	r2, [r3, #26]
    8a94:	e054      	b.n	8b40 <_spi_interrupt_handler+0x1f0>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    8a96:	697b      	ldr	r3, [r7, #20]
    8a98:	7a5b      	ldrb	r3, [r3, #9]
    8a9a:	b2db      	uxtb	r3, r3
    8a9c:	2b01      	cmp	r3, #1
    8a9e:	d11e      	bne.n	8ade <_spi_interrupt_handler+0x18e>
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
    8aa0:	697b      	ldr	r3, [r7, #20]
    8aa2:	0018      	movs	r0, r3
    8aa4:	4b6b      	ldr	r3, [pc, #428]	; (8c54 <_spi_interrupt_handler+0x304>)
    8aa6:	4798      	blx	r3
				if (module->remaining_dummy_buffer_length == 0) {
    8aa8:	697b      	ldr	r3, [r7, #20]
    8aaa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    8aac:	b29b      	uxth	r3, r3
    8aae:	2b00      	cmp	r3, #0
    8ab0:	d146      	bne.n	8b40 <_spi_interrupt_handler+0x1f0>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    8ab2:	693b      	ldr	r3, [r7, #16]
    8ab4:	2204      	movs	r2, #4
    8ab6:	751a      	strb	r2, [r3, #20]
					module->status = STATUS_OK;
    8ab8:	697b      	ldr	r3, [r7, #20]
    8aba:	2238      	movs	r2, #56	; 0x38
    8abc:	2100      	movs	r1, #0
    8abe:	5499      	strb	r1, [r3, r2]
					module->dir = SPI_DIRECTION_IDLE;
    8ac0:	697b      	ldr	r3, [r7, #20]
    8ac2:	2203      	movs	r2, #3
    8ac4:	725a      	strb	r2, [r3, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    8ac6:	230f      	movs	r3, #15
    8ac8:	18fb      	adds	r3, r7, r3
    8aca:	781b      	ldrb	r3, [r3, #0]
    8acc:	2201      	movs	r2, #1
    8ace:	4013      	ands	r3, r2
    8ad0:	d036      	beq.n	8b40 <_spi_interrupt_handler+0x1f0>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    8ad2:	697b      	ldr	r3, [r7, #20]
    8ad4:	68db      	ldr	r3, [r3, #12]
    8ad6:	697a      	ldr	r2, [r7, #20]
    8ad8:	0010      	movs	r0, r2
    8ada:	4798      	blx	r3
    8adc:	e030      	b.n	8b40 <_spi_interrupt_handler+0x1f0>
					}
				}
			} else {
				/* Read data register */
				_spi_read(module);
    8ade:	697b      	ldr	r3, [r7, #20]
    8ae0:	0018      	movs	r0, r3
    8ae2:	4b5d      	ldr	r3, [pc, #372]	; (8c58 <_spi_interrupt_handler+0x308>)
    8ae4:	4798      	blx	r3

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    8ae6:	697b      	ldr	r3, [r7, #20]
    8ae8:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    8aea:	b29b      	uxth	r3, r3
    8aec:	2b00      	cmp	r3, #0
    8aee:	d127      	bne.n	8b40 <_spi_interrupt_handler+0x1f0>
					module->status = STATUS_OK;
    8af0:	697b      	ldr	r3, [r7, #20]
    8af2:	2238      	movs	r2, #56	; 0x38
    8af4:	2100      	movs	r1, #0
    8af6:	5499      	strb	r1, [r3, r2]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    8af8:	693b      	ldr	r3, [r7, #16]
    8afa:	2204      	movs	r2, #4
    8afc:	751a      	strb	r2, [r3, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    8afe:	697b      	ldr	r3, [r7, #20]
    8b00:	7a5b      	ldrb	r3, [r3, #9]
    8b02:	b2db      	uxtb	r3, r3
    8b04:	2b02      	cmp	r3, #2
    8b06:	d10b      	bne.n	8b20 <_spi_interrupt_handler+0x1d0>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    8b08:	230f      	movs	r3, #15
    8b0a:	18fb      	adds	r3, r7, r3
    8b0c:	781b      	ldrb	r3, [r3, #0]
    8b0e:	2204      	movs	r2, #4
    8b10:	4013      	ands	r3, r2
    8b12:	d015      	beq.n	8b40 <_spi_interrupt_handler+0x1f0>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    8b14:	697b      	ldr	r3, [r7, #20]
    8b16:	695b      	ldr	r3, [r3, #20]
    8b18:	697a      	ldr	r2, [r7, #20]
    8b1a:	0010      	movs	r0, r2
    8b1c:	4798      	blx	r3
    8b1e:	e00f      	b.n	8b40 <_spi_interrupt_handler+0x1f0>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    8b20:	697b      	ldr	r3, [r7, #20]
    8b22:	7a5b      	ldrb	r3, [r3, #9]
    8b24:	b2db      	uxtb	r3, r3
    8b26:	2b00      	cmp	r3, #0
    8b28:	d10a      	bne.n	8b40 <_spi_interrupt_handler+0x1f0>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    8b2a:	230f      	movs	r3, #15
    8b2c:	18fb      	adds	r3, r7, r3
    8b2e:	781b      	ldrb	r3, [r3, #0]
    8b30:	2202      	movs	r2, #2
    8b32:	4013      	ands	r3, r2
    8b34:	d004      	beq.n	8b40 <_spi_interrupt_handler+0x1f0>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    8b36:	697b      	ldr	r3, [r7, #20]
    8b38:	691b      	ldr	r3, [r3, #16]
    8b3a:	697a      	ldr	r2, [r7, #20]
    8b3c:	0010      	movs	r0, r2
    8b3e:	4798      	blx	r3
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    8b40:	230c      	movs	r3, #12
    8b42:	18fb      	adds	r3, r7, r3
    8b44:	881b      	ldrh	r3, [r3, #0]
    8b46:	2202      	movs	r2, #2
    8b48:	4013      	ands	r3, r2
    8b4a:	d046      	beq.n	8bda <_spi_interrupt_handler+0x28a>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    8b4c:	697b      	ldr	r3, [r7, #20]
    8b4e:	795b      	ldrb	r3, [r3, #5]
    8b50:	2b00      	cmp	r3, #0
    8b52:	d11d      	bne.n	8b90 <_spi_interrupt_handler+0x240>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    8b54:	693b      	ldr	r3, [r7, #16]
    8b56:	2207      	movs	r2, #7
    8b58:	751a      	strb	r2, [r3, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    8b5a:	693b      	ldr	r3, [r7, #16]
    8b5c:	2202      	movs	r2, #2
    8b5e:	761a      	strb	r2, [r3, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    8b60:	697b      	ldr	r3, [r7, #20]
    8b62:	2203      	movs	r2, #3
    8b64:	725a      	strb	r2, [r3, #9]
			module->remaining_tx_buffer_length = 0;
    8b66:	697b      	ldr	r3, [r7, #20]
    8b68:	2200      	movs	r2, #0
    8b6a:	869a      	strh	r2, [r3, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    8b6c:	697b      	ldr	r3, [r7, #20]
    8b6e:	2200      	movs	r2, #0
    8b70:	861a      	strh	r2, [r3, #48]	; 0x30
			module->status = STATUS_OK;
    8b72:	697b      	ldr	r3, [r7, #20]
    8b74:	2238      	movs	r2, #56	; 0x38
    8b76:	2100      	movs	r1, #0
    8b78:	5499      	strb	r1, [r3, r2]

			if (callback_mask &
    8b7a:	230f      	movs	r3, #15
    8b7c:	18fb      	adds	r3, r7, r3
    8b7e:	781b      	ldrb	r3, [r3, #0]
    8b80:	2210      	movs	r2, #16
    8b82:	4013      	ands	r3, r2
    8b84:	d004      	beq.n	8b90 <_spi_interrupt_handler+0x240>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
    8b86:	697b      	ldr	r3, [r7, #20]
    8b88:	69db      	ldr	r3, [r3, #28]
    8b8a:	697a      	ldr	r2, [r7, #20]
    8b8c:	0010      	movs	r0, r2
    8b8e:	4798      	blx	r3
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    8b90:	697b      	ldr	r3, [r7, #20]
    8b92:	795b      	ldrb	r3, [r3, #5]
    8b94:	2b01      	cmp	r3, #1
    8b96:	d120      	bne.n	8bda <_spi_interrupt_handler+0x28a>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    8b98:	697b      	ldr	r3, [r7, #20]
    8b9a:	7a5b      	ldrb	r3, [r3, #9]
    8b9c:	b2db      	uxtb	r3, r3
		if ((module->mode == SPI_MODE_MASTER) &&
    8b9e:	2b01      	cmp	r3, #1
    8ba0:	d11b      	bne.n	8bda <_spi_interrupt_handler+0x28a>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    8ba2:	697b      	ldr	r3, [r7, #20]
    8ba4:	79db      	ldrb	r3, [r3, #7]
    8ba6:	2201      	movs	r2, #1
    8ba8:	4053      	eors	r3, r2
    8baa:	b2db      	uxtb	r3, r3
    8bac:	2b00      	cmp	r3, #0
    8bae:	d014      	beq.n	8bda <_spi_interrupt_handler+0x28a>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    8bb0:	693b      	ldr	r3, [r7, #16]
    8bb2:	2202      	movs	r2, #2
    8bb4:	751a      	strb	r2, [r3, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    8bb6:	697b      	ldr	r3, [r7, #20]
    8bb8:	2203      	movs	r2, #3
    8bba:	725a      	strb	r2, [r3, #9]
			module->status = STATUS_OK;
    8bbc:	697b      	ldr	r3, [r7, #20]
    8bbe:	2238      	movs	r2, #56	; 0x38
    8bc0:	2100      	movs	r1, #0
    8bc2:	5499      	strb	r1, [r3, r2]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    8bc4:	230f      	movs	r3, #15
    8bc6:	18fb      	adds	r3, r7, r3
    8bc8:	781b      	ldrb	r3, [r3, #0]
    8bca:	2201      	movs	r2, #1
    8bcc:	4013      	ands	r3, r2
    8bce:	d004      	beq.n	8bda <_spi_interrupt_handler+0x28a>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    8bd0:	697b      	ldr	r3, [r7, #20]
    8bd2:	68db      	ldr	r3, [r3, #12]
    8bd4:	697a      	ldr	r2, [r7, #20]
    8bd6:	0010      	movs	r0, r2
    8bd8:	4798      	blx	r3
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    8bda:	230c      	movs	r3, #12
    8bdc:	18fb      	adds	r3, r7, r3
    8bde:	881b      	ldrh	r3, [r3, #0]
    8be0:	2208      	movs	r2, #8
    8be2:	4013      	ands	r3, r2
    8be4:	d014      	beq.n	8c10 <_spi_interrupt_handler+0x2c0>
			if (module->mode == SPI_MODE_SLAVE) {
    8be6:	697b      	ldr	r3, [r7, #20]
    8be8:	795b      	ldrb	r3, [r3, #5]
    8bea:	2b00      	cmp	r3, #0
    8bec:	d110      	bne.n	8c10 <_spi_interrupt_handler+0x2c0>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    8bee:	693b      	ldr	r3, [r7, #16]
    8bf0:	2208      	movs	r2, #8
    8bf2:	751a      	strb	r2, [r3, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    8bf4:	693b      	ldr	r3, [r7, #16]
    8bf6:	2208      	movs	r2, #8
    8bf8:	761a      	strb	r2, [r3, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    8bfa:	230f      	movs	r3, #15
    8bfc:	18fb      	adds	r3, r7, r3
    8bfe:	781b      	ldrb	r3, [r3, #0]
    8c00:	2220      	movs	r2, #32
    8c02:	4013      	ands	r3, r2
    8c04:	d004      	beq.n	8c10 <_spi_interrupt_handler+0x2c0>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    8c06:	697b      	ldr	r3, [r7, #20]
    8c08:	6a1b      	ldr	r3, [r3, #32]
    8c0a:	697a      	ldr	r2, [r7, #20]
    8c0c:	0010      	movs	r0, r2
    8c0e:	4798      	blx	r3
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    8c10:	230c      	movs	r3, #12
    8c12:	18fb      	adds	r3, r7, r3
    8c14:	881b      	ldrh	r3, [r3, #0]
    8c16:	2280      	movs	r2, #128	; 0x80
    8c18:	4013      	ands	r3, r2
    8c1a:	d010      	beq.n	8c3e <_spi_interrupt_handler+0x2ee>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    8c1c:	693b      	ldr	r3, [r7, #16]
    8c1e:	2280      	movs	r2, #128	; 0x80
    8c20:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    8c22:	693b      	ldr	r3, [r7, #16]
    8c24:	2280      	movs	r2, #128	; 0x80
    8c26:	761a      	strb	r2, [r3, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    8c28:	230f      	movs	r3, #15
    8c2a:	18fb      	adds	r3, r7, r3
    8c2c:	781b      	ldrb	r3, [r3, #0]
    8c2e:	2240      	movs	r2, #64	; 0x40
    8c30:	4013      	ands	r3, r2
    8c32:	d004      	beq.n	8c3e <_spi_interrupt_handler+0x2ee>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    8c34:	697b      	ldr	r3, [r7, #20]
    8c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    8c38:	697a      	ldr	r2, [r7, #20]
    8c3a:	0010      	movs	r0, r2
    8c3c:	4798      	blx	r3
		}
	}
#  endif
}
    8c3e:	46c0      	nop			; (mov r8, r8)
    8c40:	46bd      	mov	sp, r7
    8c42:	b006      	add	sp, #24
    8c44:	bd80      	pop	{r7, pc}
    8c46:	46c0      	nop			; (mov r8, r8)
    8c48:	20005560 	.word	0x20005560
    8c4c:	00008875 	.word	0x00008875
    8c50:	000087f9 	.word	0x000087f9
    8c54:	000088a9 	.word	0x000088a9
    8c58:	000088df 	.word	0x000088df

00008c5c <system_gclk_chan_get_config_defaults>:
{
    8c5c:	b580      	push	{r7, lr}
    8c5e:	b082      	sub	sp, #8
    8c60:	af00      	add	r7, sp, #0
    8c62:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    8c64:	687b      	ldr	r3, [r7, #4]
    8c66:	2200      	movs	r2, #0
    8c68:	701a      	strb	r2, [r3, #0]
}
    8c6a:	46c0      	nop			; (mov r8, r8)
    8c6c:	46bd      	mov	sp, r7
    8c6e:	b002      	add	sp, #8
    8c70:	bd80      	pop	{r7, pc}

00008c72 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    8c72:	b580      	push	{r7, lr}
    8c74:	b086      	sub	sp, #24
    8c76:	af00      	add	r7, sp, #0
    8c78:	60f8      	str	r0, [r7, #12]
    8c7a:	60b9      	str	r1, [r7, #8]
    8c7c:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
    8c7e:	2316      	movs	r3, #22
    8c80:	18fb      	adds	r3, r7, r3
    8c82:	2200      	movs	r2, #0
    8c84:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
    8c86:	68bb      	ldr	r3, [r7, #8]
    8c88:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    8c8a:	68bb      	ldr	r3, [r7, #8]
    8c8c:	085a      	lsrs	r2, r3, #1
    8c8e:	68fb      	ldr	r3, [r7, #12]
    8c90:	429a      	cmp	r2, r3
    8c92:	d201      	bcs.n	8c98 <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    8c94:	2340      	movs	r3, #64	; 0x40
    8c96:	e026      	b.n	8ce6 <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
    8c98:	68bb      	ldr	r3, [r7, #8]
    8c9a:	085b      	lsrs	r3, r3, #1
    8c9c:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
    8c9e:	e00a      	b.n	8cb6 <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
    8ca0:	693a      	ldr	r2, [r7, #16]
    8ca2:	68fb      	ldr	r3, [r7, #12]
    8ca4:	1ad3      	subs	r3, r2, r3
    8ca6:	613b      	str	r3, [r7, #16]
		baud_calculated++;
    8ca8:	2316      	movs	r3, #22
    8caa:	18fb      	adds	r3, r7, r3
    8cac:	881a      	ldrh	r2, [r3, #0]
    8cae:	2316      	movs	r3, #22
    8cb0:	18fb      	adds	r3, r7, r3
    8cb2:	3201      	adds	r2, #1
    8cb4:	801a      	strh	r2, [r3, #0]
	while (clock_value >= baudrate) {
    8cb6:	693a      	ldr	r2, [r7, #16]
    8cb8:	68fb      	ldr	r3, [r7, #12]
    8cba:	429a      	cmp	r2, r3
    8cbc:	d2f0      	bcs.n	8ca0 <_sercom_get_sync_baud_val+0x2e>
	}
	baud_calculated = baud_calculated - 1;
    8cbe:	2316      	movs	r3, #22
    8cc0:	18fb      	adds	r3, r7, r3
    8cc2:	2216      	movs	r2, #22
    8cc4:	18ba      	adds	r2, r7, r2
    8cc6:	8812      	ldrh	r2, [r2, #0]
    8cc8:	3a01      	subs	r2, #1
    8cca:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    8ccc:	2316      	movs	r3, #22
    8cce:	18fb      	adds	r3, r7, r3
    8cd0:	881b      	ldrh	r3, [r3, #0]
    8cd2:	2bff      	cmp	r3, #255	; 0xff
    8cd4:	d901      	bls.n	8cda <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    8cd6:	2340      	movs	r3, #64	; 0x40
    8cd8:	e005      	b.n	8ce6 <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
    8cda:	687b      	ldr	r3, [r7, #4]
    8cdc:	2216      	movs	r2, #22
    8cde:	18ba      	adds	r2, r7, r2
    8ce0:	8812      	ldrh	r2, [r2, #0]
    8ce2:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
    8ce4:	2300      	movs	r3, #0
	}
}
    8ce6:	0018      	movs	r0, r3
    8ce8:	46bd      	mov	sp, r7
    8cea:	b006      	add	sp, #24
    8cec:	bd80      	pop	{r7, pc}
	...

00008cf0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    8cf0:	b580      	push	{r7, lr}
    8cf2:	b084      	sub	sp, #16
    8cf4:	af00      	add	r7, sp, #0
    8cf6:	0002      	movs	r2, r0
    8cf8:	1dfb      	adds	r3, r7, #7
    8cfa:	701a      	strb	r2, [r3, #0]
    8cfc:	1dbb      	adds	r3, r7, #6
    8cfe:	1c0a      	adds	r2, r1, #0
    8d00:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    8d02:	4b1a      	ldr	r3, [pc, #104]	; (8d6c <sercom_set_gclk_generator+0x7c>)
    8d04:	781b      	ldrb	r3, [r3, #0]
    8d06:	2201      	movs	r2, #1
    8d08:	4053      	eors	r3, r2
    8d0a:	b2db      	uxtb	r3, r3
    8d0c:	2b00      	cmp	r3, #0
    8d0e:	d103      	bne.n	8d18 <sercom_set_gclk_generator+0x28>
    8d10:	1dbb      	adds	r3, r7, #6
    8d12:	781b      	ldrb	r3, [r3, #0]
    8d14:	2b00      	cmp	r3, #0
    8d16:	d01b      	beq.n	8d50 <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    8d18:	230c      	movs	r3, #12
    8d1a:	18fb      	adds	r3, r7, r3
    8d1c:	0018      	movs	r0, r3
    8d1e:	4b14      	ldr	r3, [pc, #80]	; (8d70 <sercom_set_gclk_generator+0x80>)
    8d20:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
    8d22:	230c      	movs	r3, #12
    8d24:	18fb      	adds	r3, r7, r3
    8d26:	1dfa      	adds	r2, r7, #7
    8d28:	7812      	ldrb	r2, [r2, #0]
    8d2a:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    8d2c:	230c      	movs	r3, #12
    8d2e:	18fb      	adds	r3, r7, r3
    8d30:	0019      	movs	r1, r3
    8d32:	2013      	movs	r0, #19
    8d34:	4b0f      	ldr	r3, [pc, #60]	; (8d74 <sercom_set_gclk_generator+0x84>)
    8d36:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    8d38:	2013      	movs	r0, #19
    8d3a:	4b0f      	ldr	r3, [pc, #60]	; (8d78 <sercom_set_gclk_generator+0x88>)
    8d3c:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    8d3e:	4b0b      	ldr	r3, [pc, #44]	; (8d6c <sercom_set_gclk_generator+0x7c>)
    8d40:	1dfa      	adds	r2, r7, #7
    8d42:	7812      	ldrb	r2, [r2, #0]
    8d44:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
    8d46:	4b09      	ldr	r3, [pc, #36]	; (8d6c <sercom_set_gclk_generator+0x7c>)
    8d48:	2201      	movs	r2, #1
    8d4a:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    8d4c:	2300      	movs	r3, #0
    8d4e:	e008      	b.n	8d62 <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
    8d50:	4b06      	ldr	r3, [pc, #24]	; (8d6c <sercom_set_gclk_generator+0x7c>)
    8d52:	785b      	ldrb	r3, [r3, #1]
    8d54:	1dfa      	adds	r2, r7, #7
    8d56:	7812      	ldrb	r2, [r2, #0]
    8d58:	429a      	cmp	r2, r3
    8d5a:	d101      	bne.n	8d60 <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
    8d5c:	2300      	movs	r3, #0
    8d5e:	e000      	b.n	8d62 <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    8d60:	231d      	movs	r3, #29
}
    8d62:	0018      	movs	r0, r3
    8d64:	46bd      	mov	sp, r7
    8d66:	b004      	add	sp, #16
    8d68:	bd80      	pop	{r7, pc}
    8d6a:	46c0      	nop			; (mov r8, r8)
    8d6c:	200054c8 	.word	0x200054c8
    8d70:	00008c5d 	.word	0x00008c5d
    8d74:	0000a3a9 	.word	0x0000a3a9
    8d78:	0000a3ed 	.word	0x0000a3ed

00008d7c <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
    8d7c:	b580      	push	{r7, lr}
    8d7e:	b082      	sub	sp, #8
    8d80:	af00      	add	r7, sp, #0
    8d82:	6078      	str	r0, [r7, #4]
    8d84:	000a      	movs	r2, r1
    8d86:	1cfb      	adds	r3, r7, #3
    8d88:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
    8d8a:	687b      	ldr	r3, [r7, #4]
    8d8c:	4a4d      	ldr	r2, [pc, #308]	; (8ec4 <_sercom_get_default_pad+0x148>)
    8d8e:	4293      	cmp	r3, r2
    8d90:	d03f      	beq.n	8e12 <_sercom_get_default_pad+0x96>
    8d92:	4a4c      	ldr	r2, [pc, #304]	; (8ec4 <_sercom_get_default_pad+0x148>)
    8d94:	4293      	cmp	r3, r2
    8d96:	d806      	bhi.n	8da6 <_sercom_get_default_pad+0x2a>
    8d98:	4a4b      	ldr	r2, [pc, #300]	; (8ec8 <_sercom_get_default_pad+0x14c>)
    8d9a:	4293      	cmp	r3, r2
    8d9c:	d00f      	beq.n	8dbe <_sercom_get_default_pad+0x42>
    8d9e:	4a4b      	ldr	r2, [pc, #300]	; (8ecc <_sercom_get_default_pad+0x150>)
    8da0:	4293      	cmp	r3, r2
    8da2:	d021      	beq.n	8de8 <_sercom_get_default_pad+0x6c>
    8da4:	e089      	b.n	8eba <_sercom_get_default_pad+0x13e>
    8da6:	4a4a      	ldr	r2, [pc, #296]	; (8ed0 <_sercom_get_default_pad+0x154>)
    8da8:	4293      	cmp	r3, r2
    8daa:	d100      	bne.n	8dae <_sercom_get_default_pad+0x32>
    8dac:	e05b      	b.n	8e66 <_sercom_get_default_pad+0xea>
    8dae:	4a49      	ldr	r2, [pc, #292]	; (8ed4 <_sercom_get_default_pad+0x158>)
    8db0:	4293      	cmp	r3, r2
    8db2:	d100      	bne.n	8db6 <_sercom_get_default_pad+0x3a>
    8db4:	e06c      	b.n	8e90 <_sercom_get_default_pad+0x114>
    8db6:	4a48      	ldr	r2, [pc, #288]	; (8ed8 <_sercom_get_default_pad+0x15c>)
    8db8:	4293      	cmp	r3, r2
    8dba:	d03f      	beq.n	8e3c <_sercom_get_default_pad+0xc0>
    8dbc:	e07d      	b.n	8eba <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    8dbe:	1cfb      	adds	r3, r7, #3
    8dc0:	781b      	ldrb	r3, [r3, #0]
    8dc2:	2b01      	cmp	r3, #1
    8dc4:	d00a      	beq.n	8ddc <_sercom_get_default_pad+0x60>
    8dc6:	dc02      	bgt.n	8dce <_sercom_get_default_pad+0x52>
    8dc8:	2b00      	cmp	r3, #0
    8dca:	d005      	beq.n	8dd8 <_sercom_get_default_pad+0x5c>
    8dcc:	e075      	b.n	8eba <_sercom_get_default_pad+0x13e>
    8dce:	2b02      	cmp	r3, #2
    8dd0:	d006      	beq.n	8de0 <_sercom_get_default_pad+0x64>
    8dd2:	2b03      	cmp	r3, #3
    8dd4:	d006      	beq.n	8de4 <_sercom_get_default_pad+0x68>
    8dd6:	e070      	b.n	8eba <_sercom_get_default_pad+0x13e>
    8dd8:	4b40      	ldr	r3, [pc, #256]	; (8edc <_sercom_get_default_pad+0x160>)
    8dda:	e06f      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8ddc:	4b40      	ldr	r3, [pc, #256]	; (8ee0 <_sercom_get_default_pad+0x164>)
    8dde:	e06d      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8de0:	4b40      	ldr	r3, [pc, #256]	; (8ee4 <_sercom_get_default_pad+0x168>)
    8de2:	e06b      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8de4:	4b40      	ldr	r3, [pc, #256]	; (8ee8 <_sercom_get_default_pad+0x16c>)
    8de6:	e069      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8de8:	1cfb      	adds	r3, r7, #3
    8dea:	781b      	ldrb	r3, [r3, #0]
    8dec:	2b01      	cmp	r3, #1
    8dee:	d00a      	beq.n	8e06 <_sercom_get_default_pad+0x8a>
    8df0:	dc02      	bgt.n	8df8 <_sercom_get_default_pad+0x7c>
    8df2:	2b00      	cmp	r3, #0
    8df4:	d005      	beq.n	8e02 <_sercom_get_default_pad+0x86>
    8df6:	e060      	b.n	8eba <_sercom_get_default_pad+0x13e>
    8df8:	2b02      	cmp	r3, #2
    8dfa:	d006      	beq.n	8e0a <_sercom_get_default_pad+0x8e>
    8dfc:	2b03      	cmp	r3, #3
    8dfe:	d006      	beq.n	8e0e <_sercom_get_default_pad+0x92>
    8e00:	e05b      	b.n	8eba <_sercom_get_default_pad+0x13e>
    8e02:	2303      	movs	r3, #3
    8e04:	e05a      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8e06:	4b39      	ldr	r3, [pc, #228]	; (8eec <_sercom_get_default_pad+0x170>)
    8e08:	e058      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8e0a:	4b39      	ldr	r3, [pc, #228]	; (8ef0 <_sercom_get_default_pad+0x174>)
    8e0c:	e056      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8e0e:	4b39      	ldr	r3, [pc, #228]	; (8ef4 <_sercom_get_default_pad+0x178>)
    8e10:	e054      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8e12:	1cfb      	adds	r3, r7, #3
    8e14:	781b      	ldrb	r3, [r3, #0]
    8e16:	2b01      	cmp	r3, #1
    8e18:	d00a      	beq.n	8e30 <_sercom_get_default_pad+0xb4>
    8e1a:	dc02      	bgt.n	8e22 <_sercom_get_default_pad+0xa6>
    8e1c:	2b00      	cmp	r3, #0
    8e1e:	d005      	beq.n	8e2c <_sercom_get_default_pad+0xb0>
    8e20:	e04b      	b.n	8eba <_sercom_get_default_pad+0x13e>
    8e22:	2b02      	cmp	r3, #2
    8e24:	d006      	beq.n	8e34 <_sercom_get_default_pad+0xb8>
    8e26:	2b03      	cmp	r3, #3
    8e28:	d006      	beq.n	8e38 <_sercom_get_default_pad+0xbc>
    8e2a:	e046      	b.n	8eba <_sercom_get_default_pad+0x13e>
    8e2c:	4b32      	ldr	r3, [pc, #200]	; (8ef8 <_sercom_get_default_pad+0x17c>)
    8e2e:	e045      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8e30:	4b32      	ldr	r3, [pc, #200]	; (8efc <_sercom_get_default_pad+0x180>)
    8e32:	e043      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8e34:	4b32      	ldr	r3, [pc, #200]	; (8f00 <_sercom_get_default_pad+0x184>)
    8e36:	e041      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8e38:	4b32      	ldr	r3, [pc, #200]	; (8f04 <_sercom_get_default_pad+0x188>)
    8e3a:	e03f      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8e3c:	1cfb      	adds	r3, r7, #3
    8e3e:	781b      	ldrb	r3, [r3, #0]
    8e40:	2b01      	cmp	r3, #1
    8e42:	d00a      	beq.n	8e5a <_sercom_get_default_pad+0xde>
    8e44:	dc02      	bgt.n	8e4c <_sercom_get_default_pad+0xd0>
    8e46:	2b00      	cmp	r3, #0
    8e48:	d005      	beq.n	8e56 <_sercom_get_default_pad+0xda>
    8e4a:	e036      	b.n	8eba <_sercom_get_default_pad+0x13e>
    8e4c:	2b02      	cmp	r3, #2
    8e4e:	d006      	beq.n	8e5e <_sercom_get_default_pad+0xe2>
    8e50:	2b03      	cmp	r3, #3
    8e52:	d006      	beq.n	8e62 <_sercom_get_default_pad+0xe6>
    8e54:	e031      	b.n	8eba <_sercom_get_default_pad+0x13e>
    8e56:	4b2c      	ldr	r3, [pc, #176]	; (8f08 <_sercom_get_default_pad+0x18c>)
    8e58:	e030      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8e5a:	4b2c      	ldr	r3, [pc, #176]	; (8f0c <_sercom_get_default_pad+0x190>)
    8e5c:	e02e      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8e5e:	4b2c      	ldr	r3, [pc, #176]	; (8f10 <_sercom_get_default_pad+0x194>)
    8e60:	e02c      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8e62:	4b2c      	ldr	r3, [pc, #176]	; (8f14 <_sercom_get_default_pad+0x198>)
    8e64:	e02a      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8e66:	1cfb      	adds	r3, r7, #3
    8e68:	781b      	ldrb	r3, [r3, #0]
    8e6a:	2b01      	cmp	r3, #1
    8e6c:	d00a      	beq.n	8e84 <_sercom_get_default_pad+0x108>
    8e6e:	dc02      	bgt.n	8e76 <_sercom_get_default_pad+0xfa>
    8e70:	2b00      	cmp	r3, #0
    8e72:	d005      	beq.n	8e80 <_sercom_get_default_pad+0x104>
    8e74:	e021      	b.n	8eba <_sercom_get_default_pad+0x13e>
    8e76:	2b02      	cmp	r3, #2
    8e78:	d006      	beq.n	8e88 <_sercom_get_default_pad+0x10c>
    8e7a:	2b03      	cmp	r3, #3
    8e7c:	d006      	beq.n	8e8c <_sercom_get_default_pad+0x110>
    8e7e:	e01c      	b.n	8eba <_sercom_get_default_pad+0x13e>
    8e80:	4b25      	ldr	r3, [pc, #148]	; (8f18 <_sercom_get_default_pad+0x19c>)
    8e82:	e01b      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8e84:	4b25      	ldr	r3, [pc, #148]	; (8f1c <_sercom_get_default_pad+0x1a0>)
    8e86:	e019      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8e88:	4b25      	ldr	r3, [pc, #148]	; (8f20 <_sercom_get_default_pad+0x1a4>)
    8e8a:	e017      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8e8c:	4b25      	ldr	r3, [pc, #148]	; (8f24 <_sercom_get_default_pad+0x1a8>)
    8e8e:	e015      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8e90:	1cfb      	adds	r3, r7, #3
    8e92:	781b      	ldrb	r3, [r3, #0]
    8e94:	2b01      	cmp	r3, #1
    8e96:	d00a      	beq.n	8eae <_sercom_get_default_pad+0x132>
    8e98:	dc02      	bgt.n	8ea0 <_sercom_get_default_pad+0x124>
    8e9a:	2b00      	cmp	r3, #0
    8e9c:	d005      	beq.n	8eaa <_sercom_get_default_pad+0x12e>
    8e9e:	e00c      	b.n	8eba <_sercom_get_default_pad+0x13e>
    8ea0:	2b02      	cmp	r3, #2
    8ea2:	d006      	beq.n	8eb2 <_sercom_get_default_pad+0x136>
    8ea4:	2b03      	cmp	r3, #3
    8ea6:	d006      	beq.n	8eb6 <_sercom_get_default_pad+0x13a>
    8ea8:	e007      	b.n	8eba <_sercom_get_default_pad+0x13e>
    8eaa:	4b1f      	ldr	r3, [pc, #124]	; (8f28 <_sercom_get_default_pad+0x1ac>)
    8eac:	e006      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8eae:	4b1f      	ldr	r3, [pc, #124]	; (8f2c <_sercom_get_default_pad+0x1b0>)
    8eb0:	e004      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8eb2:	4b1f      	ldr	r3, [pc, #124]	; (8f30 <_sercom_get_default_pad+0x1b4>)
    8eb4:	e002      	b.n	8ebc <_sercom_get_default_pad+0x140>
    8eb6:	4b1f      	ldr	r3, [pc, #124]	; (8f34 <_sercom_get_default_pad+0x1b8>)
    8eb8:	e000      	b.n	8ebc <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
    8eba:	2300      	movs	r3, #0
}
    8ebc:	0018      	movs	r0, r3
    8ebe:	46bd      	mov	sp, r7
    8ec0:	b002      	add	sp, #8
    8ec2:	bd80      	pop	{r7, pc}
    8ec4:	42001000 	.word	0x42001000
    8ec8:	42000800 	.word	0x42000800
    8ecc:	42000c00 	.word	0x42000c00
    8ed0:	42001800 	.word	0x42001800
    8ed4:	42001c00 	.word	0x42001c00
    8ed8:	42001400 	.word	0x42001400
    8edc:	00040003 	.word	0x00040003
    8ee0:	00050003 	.word	0x00050003
    8ee4:	00060003 	.word	0x00060003
    8ee8:	00070003 	.word	0x00070003
    8eec:	00010003 	.word	0x00010003
    8ef0:	001e0003 	.word	0x001e0003
    8ef4:	001f0003 	.word	0x001f0003
    8ef8:	00080003 	.word	0x00080003
    8efc:	00090003 	.word	0x00090003
    8f00:	000a0003 	.word	0x000a0003
    8f04:	000b0003 	.word	0x000b0003
    8f08:	00100003 	.word	0x00100003
    8f0c:	00110003 	.word	0x00110003
    8f10:	00120003 	.word	0x00120003
    8f14:	00130003 	.word	0x00130003
    8f18:	000c0003 	.word	0x000c0003
    8f1c:	000d0003 	.word	0x000d0003
    8f20:	000e0003 	.word	0x000e0003
    8f24:	000f0003 	.word	0x000f0003
    8f28:	00160003 	.word	0x00160003
    8f2c:	00170003 	.word	0x00170003
    8f30:	00180003 	.word	0x00180003
    8f34:	00190003 	.word	0x00190003

00008f38 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    8f38:	b590      	push	{r4, r7, lr}
    8f3a:	b08b      	sub	sp, #44	; 0x2c
    8f3c:	af00      	add	r7, sp, #0
    8f3e:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    8f40:	230c      	movs	r3, #12
    8f42:	18fb      	adds	r3, r7, r3
    8f44:	4a0f      	ldr	r2, [pc, #60]	; (8f84 <_sercom_get_sercom_inst_index+0x4c>)
    8f46:	ca13      	ldmia	r2!, {r0, r1, r4}
    8f48:	c313      	stmia	r3!, {r0, r1, r4}
    8f4a:	ca13      	ldmia	r2!, {r0, r1, r4}
    8f4c:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    8f4e:	2300      	movs	r3, #0
    8f50:	627b      	str	r3, [r7, #36]	; 0x24
    8f52:	e00e      	b.n	8f72 <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    8f54:	230c      	movs	r3, #12
    8f56:	18fb      	adds	r3, r7, r3
    8f58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    8f5a:	0092      	lsls	r2, r2, #2
    8f5c:	58d3      	ldr	r3, [r2, r3]
    8f5e:	001a      	movs	r2, r3
    8f60:	687b      	ldr	r3, [r7, #4]
    8f62:	429a      	cmp	r2, r3
    8f64:	d102      	bne.n	8f6c <_sercom_get_sercom_inst_index+0x34>
			return i;
    8f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8f68:	b2db      	uxtb	r3, r3
    8f6a:	e006      	b.n	8f7a <_sercom_get_sercom_inst_index+0x42>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    8f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8f6e:	3301      	adds	r3, #1
    8f70:	627b      	str	r3, [r7, #36]	; 0x24
    8f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8f74:	2b05      	cmp	r3, #5
    8f76:	d9ed      	bls.n	8f54 <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    8f78:	2300      	movs	r3, #0
}
    8f7a:	0018      	movs	r0, r3
    8f7c:	46bd      	mov	sp, r7
    8f7e:	b00b      	add	sp, #44	; 0x2c
    8f80:	bd90      	pop	{r4, r7, pc}
    8f82:	46c0      	nop			; (mov r8, r8)
    8f84:	0000e474 	.word	0x0000e474

00008f88 <_sercom_default_handler>:
 *
 * \param[in] instance SERCOM instance used.
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
    8f88:	b580      	push	{r7, lr}
    8f8a:	b082      	sub	sp, #8
    8f8c:	af00      	add	r7, sp, #0
    8f8e:	0002      	movs	r2, r0
    8f90:	1dfb      	adds	r3, r7, #7
    8f92:	701a      	strb	r2, [r3, #0]
	Assert(false);
}
    8f94:	46c0      	nop			; (mov r8, r8)
    8f96:	46bd      	mov	sp, r7
    8f98:	b002      	add	sp, #8
    8f9a:	bd80      	pop	{r7, pc}

00008f9c <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    8f9c:	b580      	push	{r7, lr}
    8f9e:	b084      	sub	sp, #16
    8fa0:	af00      	add	r7, sp, #0
    8fa2:	0002      	movs	r2, r0
    8fa4:	6039      	str	r1, [r7, #0]
    8fa6:	1dfb      	adds	r3, r7, #7
    8fa8:	701a      	strb	r2, [r3, #0]
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    8faa:	4b13      	ldr	r3, [pc, #76]	; (8ff8 <_sercom_set_handler+0x5c>)
    8fac:	781b      	ldrb	r3, [r3, #0]
    8fae:	2201      	movs	r2, #1
    8fb0:	4053      	eors	r3, r2
    8fb2:	b2db      	uxtb	r3, r3
    8fb4:	2b00      	cmp	r3, #0
    8fb6:	d015      	beq.n	8fe4 <_sercom_set_handler+0x48>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    8fb8:	2300      	movs	r3, #0
    8fba:	60fb      	str	r3, [r7, #12]
    8fbc:	e00c      	b.n	8fd8 <_sercom_set_handler+0x3c>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    8fbe:	4b0f      	ldr	r3, [pc, #60]	; (8ffc <_sercom_set_handler+0x60>)
    8fc0:	68fa      	ldr	r2, [r7, #12]
    8fc2:	0092      	lsls	r2, r2, #2
    8fc4:	490e      	ldr	r1, [pc, #56]	; (9000 <_sercom_set_handler+0x64>)
    8fc6:	50d1      	str	r1, [r2, r3]
			_sercom_instances[i] = NULL;
    8fc8:	4b0e      	ldr	r3, [pc, #56]	; (9004 <_sercom_set_handler+0x68>)
    8fca:	68fa      	ldr	r2, [r7, #12]
    8fcc:	0092      	lsls	r2, r2, #2
    8fce:	2100      	movs	r1, #0
    8fd0:	50d1      	str	r1, [r2, r3]
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    8fd2:	68fb      	ldr	r3, [r7, #12]
    8fd4:	3301      	adds	r3, #1
    8fd6:	60fb      	str	r3, [r7, #12]
    8fd8:	68fb      	ldr	r3, [r7, #12]
    8fda:	2b05      	cmp	r3, #5
    8fdc:	d9ef      	bls.n	8fbe <_sercom_set_handler+0x22>
		}

		_handler_table_initialized = true;
    8fde:	4b06      	ldr	r3, [pc, #24]	; (8ff8 <_sercom_set_handler+0x5c>)
    8fe0:	2201      	movs	r2, #1
    8fe2:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    8fe4:	1dfb      	adds	r3, r7, #7
    8fe6:	781a      	ldrb	r2, [r3, #0]
    8fe8:	4b04      	ldr	r3, [pc, #16]	; (8ffc <_sercom_set_handler+0x60>)
    8fea:	0092      	lsls	r2, r2, #2
    8fec:	6839      	ldr	r1, [r7, #0]
    8fee:	50d1      	str	r1, [r2, r3]
}
    8ff0:	46c0      	nop			; (mov r8, r8)
    8ff2:	46bd      	mov	sp, r7
    8ff4:	b004      	add	sp, #16
    8ff6:	bd80      	pop	{r7, pc}
    8ff8:	200054ca 	.word	0x200054ca
    8ffc:	200054cc 	.word	0x200054cc
    9000:	00008f89 	.word	0x00008f89
    9004:	20005560 	.word	0x20005560

00009008 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    9008:	b590      	push	{r4, r7, lr}
    900a:	b085      	sub	sp, #20
    900c:	af00      	add	r7, sp, #0
    900e:	6078      	str	r0, [r7, #4]
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    9010:	2308      	movs	r3, #8
    9012:	18fb      	adds	r3, r7, r3
    9014:	4a0b      	ldr	r2, [pc, #44]	; (9044 <_sercom_get_interrupt_vector+0x3c>)
    9016:	6811      	ldr	r1, [r2, #0]
    9018:	6019      	str	r1, [r3, #0]
    901a:	8892      	ldrh	r2, [r2, #4]
    901c:	809a      	strh	r2, [r3, #4]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    901e:	230f      	movs	r3, #15
    9020:	18fc      	adds	r4, r7, r3
    9022:	687b      	ldr	r3, [r7, #4]
    9024:	0018      	movs	r0, r3
    9026:	4b08      	ldr	r3, [pc, #32]	; (9048 <_sercom_get_interrupt_vector+0x40>)
    9028:	4798      	blx	r3
    902a:	0003      	movs	r3, r0
    902c:	7023      	strb	r3, [r4, #0]

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    902e:	230f      	movs	r3, #15
    9030:	18fb      	adds	r3, r7, r3
    9032:	781b      	ldrb	r3, [r3, #0]
    9034:	2208      	movs	r2, #8
    9036:	18ba      	adds	r2, r7, r2
    9038:	5cd3      	ldrb	r3, [r2, r3]
    903a:	b25b      	sxtb	r3, r3
}
    903c:	0018      	movs	r0, r3
    903e:	46bd      	mov	sp, r7
    9040:	b005      	add	sp, #20
    9042:	bd90      	pop	{r4, r7, pc}
    9044:	0000e48c 	.word	0x0000e48c
    9048:	00008f39 	.word	0x00008f39

0000904c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    904c:	b580      	push	{r7, lr}
    904e:	af00      	add	r7, sp, #0
    9050:	4b03      	ldr	r3, [pc, #12]	; (9060 <SERCOM0_Handler+0x14>)
    9052:	681b      	ldr	r3, [r3, #0]
    9054:	2000      	movs	r0, #0
    9056:	4798      	blx	r3
    9058:	46c0      	nop			; (mov r8, r8)
    905a:	46bd      	mov	sp, r7
    905c:	bd80      	pop	{r7, pc}
    905e:	46c0      	nop			; (mov r8, r8)
    9060:	200054cc 	.word	0x200054cc

00009064 <SERCOM1_Handler>:
    9064:	b580      	push	{r7, lr}
    9066:	af00      	add	r7, sp, #0
    9068:	4b03      	ldr	r3, [pc, #12]	; (9078 <SERCOM1_Handler+0x14>)
    906a:	685b      	ldr	r3, [r3, #4]
    906c:	2001      	movs	r0, #1
    906e:	4798      	blx	r3
    9070:	46c0      	nop			; (mov r8, r8)
    9072:	46bd      	mov	sp, r7
    9074:	bd80      	pop	{r7, pc}
    9076:	46c0      	nop			; (mov r8, r8)
    9078:	200054cc 	.word	0x200054cc

0000907c <SERCOM2_Handler>:
    907c:	b580      	push	{r7, lr}
    907e:	af00      	add	r7, sp, #0
    9080:	4b03      	ldr	r3, [pc, #12]	; (9090 <SERCOM2_Handler+0x14>)
    9082:	689b      	ldr	r3, [r3, #8]
    9084:	2002      	movs	r0, #2
    9086:	4798      	blx	r3
    9088:	46c0      	nop			; (mov r8, r8)
    908a:	46bd      	mov	sp, r7
    908c:	bd80      	pop	{r7, pc}
    908e:	46c0      	nop			; (mov r8, r8)
    9090:	200054cc 	.word	0x200054cc

00009094 <SERCOM3_Handler>:
    9094:	b580      	push	{r7, lr}
    9096:	af00      	add	r7, sp, #0
    9098:	4b03      	ldr	r3, [pc, #12]	; (90a8 <SERCOM3_Handler+0x14>)
    909a:	68db      	ldr	r3, [r3, #12]
    909c:	2003      	movs	r0, #3
    909e:	4798      	blx	r3
    90a0:	46c0      	nop			; (mov r8, r8)
    90a2:	46bd      	mov	sp, r7
    90a4:	bd80      	pop	{r7, pc}
    90a6:	46c0      	nop			; (mov r8, r8)
    90a8:	200054cc 	.word	0x200054cc

000090ac <SERCOM4_Handler>:
    90ac:	b580      	push	{r7, lr}
    90ae:	af00      	add	r7, sp, #0
    90b0:	4b03      	ldr	r3, [pc, #12]	; (90c0 <SERCOM4_Handler+0x14>)
    90b2:	691b      	ldr	r3, [r3, #16]
    90b4:	2004      	movs	r0, #4
    90b6:	4798      	blx	r3
    90b8:	46c0      	nop			; (mov r8, r8)
    90ba:	46bd      	mov	sp, r7
    90bc:	bd80      	pop	{r7, pc}
    90be:	46c0      	nop			; (mov r8, r8)
    90c0:	200054cc 	.word	0x200054cc

000090c4 <SERCOM5_Handler>:
    90c4:	b580      	push	{r7, lr}
    90c6:	af00      	add	r7, sp, #0
    90c8:	4b03      	ldr	r3, [pc, #12]	; (90d8 <SERCOM5_Handler+0x14>)
    90ca:	695b      	ldr	r3, [r3, #20]
    90cc:	2005      	movs	r0, #5
    90ce:	4798      	blx	r3
    90d0:	46c0      	nop			; (mov r8, r8)
    90d2:	46bd      	mov	sp, r7
    90d4:	bd80      	pop	{r7, pc}
    90d6:	46c0      	nop			; (mov r8, r8)
    90d8:	200054cc 	.word	0x200054cc

000090dc <delay_init>:
 * \brief Initialize the delay driver.
 *
 * Not used in cycle mode.
 */
void delay_init(void)
{
    90dc:	b580      	push	{r7, lr}
    90de:	af00      	add	r7, sp, #0
}
    90e0:	46c0      	nop			; (mov r8, r8)
    90e2:	46bd      	mov	sp, r7
    90e4:	bd80      	pop	{r7, pc}

000090e6 <system_pinmux_get_config_defaults>:
{
    90e6:	b580      	push	{r7, lr}
    90e8:	b082      	sub	sp, #8
    90ea:	af00      	add	r7, sp, #0
    90ec:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    90ee:	687b      	ldr	r3, [r7, #4]
    90f0:	2280      	movs	r2, #128	; 0x80
    90f2:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    90f4:	687b      	ldr	r3, [r7, #4]
    90f6:	2200      	movs	r2, #0
    90f8:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    90fa:	687b      	ldr	r3, [r7, #4]
    90fc:	2201      	movs	r2, #1
    90fe:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    9100:	687b      	ldr	r3, [r7, #4]
    9102:	2200      	movs	r2, #0
    9104:	70da      	strb	r2, [r3, #3]
}
    9106:	46c0      	nop			; (mov r8, r8)
    9108:	46bd      	mov	sp, r7
    910a:	b002      	add	sp, #8
    910c:	bd80      	pop	{r7, pc}
	...

00009110 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    9110:	b580      	push	{r7, lr}
    9112:	b084      	sub	sp, #16
    9114:	af00      	add	r7, sp, #0
    9116:	0002      	movs	r2, r0
    9118:	6039      	str	r1, [r7, #0]
    911a:	1dfb      	adds	r3, r7, #7
    911c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
    911e:	230c      	movs	r3, #12
    9120:	18fb      	adds	r3, r7, r3
    9122:	0018      	movs	r0, r3
    9124:	4b10      	ldr	r3, [pc, #64]	; (9168 <port_pin_set_config+0x58>)
    9126:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
    9128:	230c      	movs	r3, #12
    912a:	18fb      	adds	r3, r7, r3
    912c:	2280      	movs	r2, #128	; 0x80
    912e:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    9130:	683b      	ldr	r3, [r7, #0]
    9132:	781a      	ldrb	r2, [r3, #0]
    9134:	230c      	movs	r3, #12
    9136:	18fb      	adds	r3, r7, r3
    9138:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    913a:	683b      	ldr	r3, [r7, #0]
    913c:	785a      	ldrb	r2, [r3, #1]
    913e:	230c      	movs	r3, #12
    9140:	18fb      	adds	r3, r7, r3
    9142:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    9144:	683b      	ldr	r3, [r7, #0]
    9146:	789a      	ldrb	r2, [r3, #2]
    9148:	230c      	movs	r3, #12
    914a:	18fb      	adds	r3, r7, r3
    914c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    914e:	230c      	movs	r3, #12
    9150:	18fa      	adds	r2, r7, r3
    9152:	1dfb      	adds	r3, r7, #7
    9154:	781b      	ldrb	r3, [r3, #0]
    9156:	0011      	movs	r1, r2
    9158:	0018      	movs	r0, r3
    915a:	4b04      	ldr	r3, [pc, #16]	; (916c <port_pin_set_config+0x5c>)
    915c:	4798      	blx	r3
}
    915e:	46c0      	nop			; (mov r8, r8)
    9160:	46bd      	mov	sp, r7
    9162:	b004      	add	sp, #16
    9164:	bd80      	pop	{r7, pc}
    9166:	46c0      	nop			; (mov r8, r8)
    9168:	000090e7 	.word	0x000090e7
    916c:	0000a6dd 	.word	0x0000a6dd

00009170 <arch_ioport_pin_to_port_id>:
{
    9170:	b580      	push	{r7, lr}
    9172:	b082      	sub	sp, #8
    9174:	af00      	add	r7, sp, #0
    9176:	6078      	str	r0, [r7, #4]
	return pin >> 5;
    9178:	687b      	ldr	r3, [r7, #4]
    917a:	095b      	lsrs	r3, r3, #5
}
    917c:	0018      	movs	r0, r3
    917e:	46bd      	mov	sp, r7
    9180:	b002      	add	sp, #8
    9182:	bd80      	pop	{r7, pc}

00009184 <arch_ioport_port_to_base>:
{
    9184:	b580      	push	{r7, lr}
    9186:	b082      	sub	sp, #8
    9188:	af00      	add	r7, sp, #0
    918a:	6078      	str	r0, [r7, #4]
	return &PORT->Group[port];
    918c:	687b      	ldr	r3, [r7, #4]
    918e:	01db      	lsls	r3, r3, #7
    9190:	4a03      	ldr	r2, [pc, #12]	; (91a0 <arch_ioport_port_to_base+0x1c>)
    9192:	4694      	mov	ip, r2
    9194:	4463      	add	r3, ip
}
    9196:	0018      	movs	r0, r3
    9198:	46bd      	mov	sp, r7
    919a:	b002      	add	sp, #8
    919c:	bd80      	pop	{r7, pc}
    919e:	46c0      	nop			; (mov r8, r8)
    91a0:	41004400 	.word	0x41004400

000091a4 <arch_ioport_pin_to_base>:
{
    91a4:	b580      	push	{r7, lr}
    91a6:	b082      	sub	sp, #8
    91a8:	af00      	add	r7, sp, #0
    91aa:	6078      	str	r0, [r7, #4]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
    91ac:	687b      	ldr	r3, [r7, #4]
    91ae:	0018      	movs	r0, r3
    91b0:	4b05      	ldr	r3, [pc, #20]	; (91c8 <arch_ioport_pin_to_base+0x24>)
    91b2:	4798      	blx	r3
    91b4:	0003      	movs	r3, r0
    91b6:	0018      	movs	r0, r3
    91b8:	4b04      	ldr	r3, [pc, #16]	; (91cc <arch_ioport_pin_to_base+0x28>)
    91ba:	4798      	blx	r3
    91bc:	0003      	movs	r3, r0
}
    91be:	0018      	movs	r0, r3
    91c0:	46bd      	mov	sp, r7
    91c2:	b002      	add	sp, #8
    91c4:	bd80      	pop	{r7, pc}
    91c6:	46c0      	nop			; (mov r8, r8)
    91c8:	00009171 	.word	0x00009171
    91cc:	00009185 	.word	0x00009185

000091d0 <arch_ioport_pin_to_mask>:
{
    91d0:	b580      	push	{r7, lr}
    91d2:	b082      	sub	sp, #8
    91d4:	af00      	add	r7, sp, #0
    91d6:	6078      	str	r0, [r7, #4]
	return 1U << (pin & 0x1F);
    91d8:	687b      	ldr	r3, [r7, #4]
    91da:	221f      	movs	r2, #31
    91dc:	4013      	ands	r3, r2
    91de:	2201      	movs	r2, #1
    91e0:	409a      	lsls	r2, r3
    91e2:	0013      	movs	r3, r2
}
    91e4:	0018      	movs	r0, r3
    91e6:	46bd      	mov	sp, r7
    91e8:	b002      	add	sp, #8
    91ea:	bd80      	pop	{r7, pc}

000091ec <arch_ioport_init>:
{
    91ec:	b580      	push	{r7, lr}
    91ee:	af00      	add	r7, sp, #0
}
    91f0:	46c0      	nop			; (mov r8, r8)
    91f2:	46bd      	mov	sp, r7
    91f4:	bd80      	pop	{r7, pc}
	...

000091f8 <arch_ioport_disable_port>:
{
    91f8:	b580      	push	{r7, lr}
    91fa:	b084      	sub	sp, #16
    91fc:	af00      	add	r7, sp, #0
    91fe:	6078      	str	r0, [r7, #4]
    9200:	6039      	str	r1, [r7, #0]
	volatile PortGroup *base = arch_ioport_port_to_base(port);
    9202:	687b      	ldr	r3, [r7, #4]
    9204:	0018      	movs	r0, r3
    9206:	4b15      	ldr	r3, [pc, #84]	; (925c <arch_ioport_disable_port+0x64>)
    9208:	4798      	blx	r3
    920a:	0003      	movs	r3, r0
    920c:	60bb      	str	r3, [r7, #8]
	for (uint32_t i = 0; i < 32; i++) {
    920e:	2300      	movs	r3, #0
    9210:	60fb      	str	r3, [r7, #12]
    9212:	e01b      	b.n	924c <arch_ioport_disable_port+0x54>
		if (mask & (1 << i)) {
    9214:	2201      	movs	r2, #1
    9216:	68fb      	ldr	r3, [r7, #12]
    9218:	409a      	lsls	r2, r3
    921a:	0013      	movs	r3, r2
    921c:	001a      	movs	r2, r3
    921e:	683b      	ldr	r3, [r7, #0]
    9220:	4013      	ands	r3, r2
    9222:	d010      	beq.n	9246 <arch_ioport_disable_port+0x4e>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    9224:	68ba      	ldr	r2, [r7, #8]
    9226:	2140      	movs	r1, #64	; 0x40
    9228:	68fb      	ldr	r3, [r7, #12]
    922a:	18d3      	adds	r3, r2, r3
    922c:	185b      	adds	r3, r3, r1
    922e:	781b      	ldrb	r3, [r3, #0]
    9230:	b2db      	uxtb	r3, r3
    9232:	2201      	movs	r2, #1
    9234:	4313      	orrs	r3, r2
    9236:	b2d8      	uxtb	r0, r3
    9238:	68ba      	ldr	r2, [r7, #8]
    923a:	2140      	movs	r1, #64	; 0x40
    923c:	68fb      	ldr	r3, [r7, #12]
    923e:	18d3      	adds	r3, r2, r3
    9240:	185b      	adds	r3, r3, r1
    9242:	1c02      	adds	r2, r0, #0
    9244:	701a      	strb	r2, [r3, #0]
	for (uint32_t i = 0; i < 32; i++) {
    9246:	68fb      	ldr	r3, [r7, #12]
    9248:	3301      	adds	r3, #1
    924a:	60fb      	str	r3, [r7, #12]
    924c:	68fb      	ldr	r3, [r7, #12]
    924e:	2b1f      	cmp	r3, #31
    9250:	d9e0      	bls.n	9214 <arch_ioport_disable_port+0x1c>
}
    9252:	46c0      	nop			; (mov r8, r8)
    9254:	46bd      	mov	sp, r7
    9256:	b004      	add	sp, #16
    9258:	bd80      	pop	{r7, pc}
    925a:	46c0      	nop			; (mov r8, r8)
    925c:	00009185 	.word	0x00009185

00009260 <arch_ioport_disable_pin>:
{
    9260:	b590      	push	{r4, r7, lr}
    9262:	b083      	sub	sp, #12
    9264:	af00      	add	r7, sp, #0
    9266:	6078      	str	r0, [r7, #4]
	arch_ioport_disable_port(arch_ioport_pin_to_port_id(pin),
    9268:	687b      	ldr	r3, [r7, #4]
    926a:	0018      	movs	r0, r3
    926c:	4b07      	ldr	r3, [pc, #28]	; (928c <arch_ioport_disable_pin+0x2c>)
    926e:	4798      	blx	r3
    9270:	0004      	movs	r4, r0
    9272:	687b      	ldr	r3, [r7, #4]
    9274:	0018      	movs	r0, r3
    9276:	4b06      	ldr	r3, [pc, #24]	; (9290 <arch_ioport_disable_pin+0x30>)
    9278:	4798      	blx	r3
    927a:	0003      	movs	r3, r0
    927c:	0019      	movs	r1, r3
    927e:	0020      	movs	r0, r4
    9280:	4b04      	ldr	r3, [pc, #16]	; (9294 <arch_ioport_disable_pin+0x34>)
    9282:	4798      	blx	r3
}
    9284:	46c0      	nop			; (mov r8, r8)
    9286:	46bd      	mov	sp, r7
    9288:	b003      	add	sp, #12
    928a:	bd90      	pop	{r4, r7, pc}
    928c:	00009171 	.word	0x00009171
    9290:	000091d1 	.word	0x000091d1
    9294:	000091f9 	.word	0x000091f9

00009298 <arch_ioport_set_port_mode>:
{
    9298:	b580      	push	{r7, lr}
    929a:	b08a      	sub	sp, #40	; 0x28
    929c:	af00      	add	r7, sp, #0
    929e:	60f8      	str	r0, [r7, #12]
    92a0:	60b9      	str	r1, [r7, #8]
    92a2:	607a      	str	r2, [r7, #4]
	PortGroup *base = arch_ioport_port_to_base(port);
    92a4:	68fb      	ldr	r3, [r7, #12]
    92a6:	0018      	movs	r0, r3
    92a8:	4b2b      	ldr	r3, [pc, #172]	; (9358 <arch_ioport_set_port_mode+0xc0>)
    92aa:	4798      	blx	r3
    92ac:	0003      	movs	r3, r0
    92ae:	623b      	str	r3, [r7, #32]
	uint32_t config_mask = 0;
    92b0:	2300      	movs	r3, #0
    92b2:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t config_mux  = 0;
    92b4:	2300      	movs	r3, #0
    92b6:	61fb      	str	r3, [r7, #28]
	config_mask |= PORT_WRCONFIG_INEN;
    92b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    92ba:	2280      	movs	r2, #128	; 0x80
    92bc:	0292      	lsls	r2, r2, #10
    92be:	4313      	orrs	r3, r2
    92c0:	627b      	str	r3, [r7, #36]	; 0x24
	if ((mode & IOPORT_MODE_PULLDOWN) || (mode & IOPORT_MODE_PULLUP)) {
    92c2:	687b      	ldr	r3, [r7, #4]
    92c4:	2220      	movs	r2, #32
    92c6:	4013      	ands	r3, r2
    92c8:	d103      	bne.n	92d2 <arch_ioport_set_port_mode+0x3a>
    92ca:	687b      	ldr	r3, [r7, #4]
    92cc:	2210      	movs	r2, #16
    92ce:	4013      	ands	r3, r2
    92d0:	d004      	beq.n	92dc <arch_ioport_set_port_mode+0x44>
		config_mask |= PORT_WRCONFIG_PULLEN;
    92d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    92d4:	2280      	movs	r2, #128	; 0x80
    92d6:	02d2      	lsls	r2, r2, #11
    92d8:	4313      	orrs	r3, r2
    92da:	627b      	str	r3, [r7, #36]	; 0x24
	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
    92dc:	687b      	ldr	r3, [r7, #4]
    92de:	2280      	movs	r2, #128	; 0x80
    92e0:	4013      	ands	r3, r2
    92e2:	d004      	beq.n	92ee <arch_ioport_set_port_mode+0x56>
		config_mask |= PORT_WRCONFIG_DRVSTR;
    92e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    92e6:	2280      	movs	r2, #128	; 0x80
    92e8:	03d2      	lsls	r2, r2, #15
    92ea:	4313      	orrs	r3, r2
    92ec:	627b      	str	r3, [r7, #36]	; 0x24
	config_mux = (mode & IOPORT_MODE_MUX_MASK) << PORT_WRCONFIG_PMUX_Pos;
    92ee:	687b      	ldr	r3, [r7, #4]
    92f0:	061a      	lsls	r2, r3, #24
    92f2:	23f0      	movs	r3, #240	; 0xf0
    92f4:	051b      	lsls	r3, r3, #20
    92f6:	4013      	ands	r3, r2
    92f8:	61fb      	str	r3, [r7, #28]
	uint32_t lower_pin_mask = (mask & 0xFFFF);
    92fa:	68bb      	ldr	r3, [r7, #8]
    92fc:	041b      	lsls	r3, r3, #16
    92fe:	0c1b      	lsrs	r3, r3, #16
    9300:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (mask >> 16);
    9302:	68bb      	ldr	r3, [r7, #8]
    9304:	0c1b      	lsrs	r3, r3, #16
    9306:	617b      	str	r3, [r7, #20]
			(lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    9308:	69ba      	ldr	r2, [r7, #24]
    930a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    930c:	431a      	orrs	r2, r3
			config_mask | config_mux |
    930e:	69fb      	ldr	r3, [r7, #28]
    9310:	4313      	orrs	r3, r2
			PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    9312:	22a0      	movs	r2, #160	; 0xa0
    9314:	05d2      	lsls	r2, r2, #23
    9316:	431a      	orrs	r2, r3
	base->WRCONFIG.reg =
    9318:	6a3b      	ldr	r3, [r7, #32]
    931a:	629a      	str	r2, [r3, #40]	; 0x28
			(upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    931c:	697a      	ldr	r2, [r7, #20]
    931e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    9320:	431a      	orrs	r2, r3
			config_mask | config_mux |
    9322:	69fb      	ldr	r3, [r7, #28]
    9324:	4313      	orrs	r3, r2
			PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    9326:	22d0      	movs	r2, #208	; 0xd0
    9328:	0612      	lsls	r2, r2, #24
    932a:	431a      	orrs	r2, r3
	base->WRCONFIG.reg =
    932c:	6a3b      	ldr	r3, [r7, #32]
    932e:	629a      	str	r2, [r3, #40]	; 0x28
	if (mode & IOPORT_MODE_PULLDOWN) {
    9330:	687b      	ldr	r3, [r7, #4]
    9332:	2220      	movs	r2, #32
    9334:	4013      	ands	r3, r2
    9336:	d003      	beq.n	9340 <arch_ioport_set_port_mode+0xa8>
		base->OUTCLR.reg = mask;
    9338:	6a3b      	ldr	r3, [r7, #32]
    933a:	68ba      	ldr	r2, [r7, #8]
    933c:	615a      	str	r2, [r3, #20]
}
    933e:	e006      	b.n	934e <arch_ioport_set_port_mode+0xb6>
	else if (mode & IOPORT_MODE_PULLUP) {
    9340:	687b      	ldr	r3, [r7, #4]
    9342:	2210      	movs	r2, #16
    9344:	4013      	ands	r3, r2
    9346:	d002      	beq.n	934e <arch_ioport_set_port_mode+0xb6>
		base->OUTSET.reg = mask;
    9348:	6a3b      	ldr	r3, [r7, #32]
    934a:	68ba      	ldr	r2, [r7, #8]
    934c:	619a      	str	r2, [r3, #24]
}
    934e:	46c0      	nop			; (mov r8, r8)
    9350:	46bd      	mov	sp, r7
    9352:	b00a      	add	sp, #40	; 0x28
    9354:	bd80      	pop	{r7, pc}
    9356:	46c0      	nop			; (mov r8, r8)
    9358:	00009185 	.word	0x00009185

0000935c <arch_ioport_set_pin_mode>:
{
    935c:	b590      	push	{r4, r7, lr}
    935e:	b083      	sub	sp, #12
    9360:	af00      	add	r7, sp, #0
    9362:	6078      	str	r0, [r7, #4]
    9364:	6039      	str	r1, [r7, #0]
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
    9366:	687b      	ldr	r3, [r7, #4]
    9368:	0018      	movs	r0, r3
    936a:	4b08      	ldr	r3, [pc, #32]	; (938c <arch_ioport_set_pin_mode+0x30>)
    936c:	4798      	blx	r3
    936e:	0004      	movs	r4, r0
    9370:	687b      	ldr	r3, [r7, #4]
    9372:	0018      	movs	r0, r3
    9374:	4b06      	ldr	r3, [pc, #24]	; (9390 <arch_ioport_set_pin_mode+0x34>)
    9376:	4798      	blx	r3
    9378:	0001      	movs	r1, r0
    937a:	683b      	ldr	r3, [r7, #0]
    937c:	001a      	movs	r2, r3
    937e:	0020      	movs	r0, r4
    9380:	4b04      	ldr	r3, [pc, #16]	; (9394 <arch_ioport_set_pin_mode+0x38>)
    9382:	4798      	blx	r3
}
    9384:	46c0      	nop			; (mov r8, r8)
    9386:	46bd      	mov	sp, r7
    9388:	b003      	add	sp, #12
    938a:	bd90      	pop	{r4, r7, pc}
    938c:	00009171 	.word	0x00009171
    9390:	000091d1 	.word	0x000091d1
    9394:	00009299 	.word	0x00009299

00009398 <arch_ioport_set_pin_dir>:
{
    9398:	b580      	push	{r7, lr}
    939a:	b084      	sub	sp, #16
    939c:	af00      	add	r7, sp, #0
    939e:	6078      	str	r0, [r7, #4]
    93a0:	000a      	movs	r2, r1
    93a2:	1cfb      	adds	r3, r7, #3
    93a4:	701a      	strb	r2, [r3, #0]
	PortGroup *base = arch_ioport_pin_to_base(pin);
    93a6:	687b      	ldr	r3, [r7, #4]
    93a8:	0018      	movs	r0, r3
    93aa:	4b18      	ldr	r3, [pc, #96]	; (940c <arch_ioport_set_pin_dir+0x74>)
    93ac:	4798      	blx	r3
    93ae:	0003      	movs	r3, r0
    93b0:	60fb      	str	r3, [r7, #12]
	if (dir == IOPORT_DIR_OUTPUT) {
    93b2:	1cfb      	adds	r3, r7, #3
    93b4:	781b      	ldrb	r3, [r3, #0]
    93b6:	2b01      	cmp	r3, #1
    93b8:	d107      	bne.n	93ca <arch_ioport_set_pin_dir+0x32>
		base->DIRSET.reg = arch_ioport_pin_to_mask(pin);
    93ba:	687b      	ldr	r3, [r7, #4]
    93bc:	0018      	movs	r0, r3
    93be:	4b14      	ldr	r3, [pc, #80]	; (9410 <arch_ioport_set_pin_dir+0x78>)
    93c0:	4798      	blx	r3
    93c2:	0002      	movs	r2, r0
    93c4:	68fb      	ldr	r3, [r7, #12]
    93c6:	609a      	str	r2, [r3, #8]
    93c8:	e00a      	b.n	93e0 <arch_ioport_set_pin_dir+0x48>
	} else if (dir == IOPORT_DIR_INPUT) {
    93ca:	1cfb      	adds	r3, r7, #3
    93cc:	781b      	ldrb	r3, [r3, #0]
    93ce:	2b00      	cmp	r3, #0
    93d0:	d106      	bne.n	93e0 <arch_ioport_set_pin_dir+0x48>
		base->DIRCLR.reg = arch_ioport_pin_to_mask(pin);
    93d2:	687b      	ldr	r3, [r7, #4]
    93d4:	0018      	movs	r0, r3
    93d6:	4b0e      	ldr	r3, [pc, #56]	; (9410 <arch_ioport_set_pin_dir+0x78>)
    93d8:	4798      	blx	r3
    93da:	0002      	movs	r2, r0
    93dc:	68fb      	ldr	r3, [r7, #12]
    93de:	605a      	str	r2, [r3, #4]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
    93e0:	68fa      	ldr	r2, [r7, #12]
    93e2:	2140      	movs	r1, #64	; 0x40
    93e4:	687b      	ldr	r3, [r7, #4]
    93e6:	18d3      	adds	r3, r2, r3
    93e8:	185b      	adds	r3, r3, r1
    93ea:	781b      	ldrb	r3, [r3, #0]
    93ec:	b2db      	uxtb	r3, r3
    93ee:	2202      	movs	r2, #2
    93f0:	4313      	orrs	r3, r2
    93f2:	b2d8      	uxtb	r0, r3
    93f4:	68fa      	ldr	r2, [r7, #12]
    93f6:	2140      	movs	r1, #64	; 0x40
    93f8:	687b      	ldr	r3, [r7, #4]
    93fa:	18d3      	adds	r3, r2, r3
    93fc:	185b      	adds	r3, r3, r1
    93fe:	1c02      	adds	r2, r0, #0
    9400:	701a      	strb	r2, [r3, #0]
}
    9402:	46c0      	nop			; (mov r8, r8)
    9404:	46bd      	mov	sp, r7
    9406:	b004      	add	sp, #16
    9408:	bd80      	pop	{r7, pc}
    940a:	46c0      	nop			; (mov r8, r8)
    940c:	000091a5 	.word	0x000091a5
    9410:	000091d1 	.word	0x000091d1

00009414 <arch_ioport_set_pin_level>:
{
    9414:	b590      	push	{r4, r7, lr}
    9416:	b083      	sub	sp, #12
    9418:	af00      	add	r7, sp, #0
    941a:	6078      	str	r0, [r7, #4]
    941c:	000a      	movs	r2, r1
    941e:	1cfb      	adds	r3, r7, #3
    9420:	701a      	strb	r2, [r3, #0]
	if (level) {
    9422:	1cfb      	adds	r3, r7, #3
    9424:	781b      	ldrb	r3, [r3, #0]
    9426:	2b00      	cmp	r3, #0
    9428:	d00b      	beq.n	9442 <arch_ioport_set_pin_level+0x2e>
		arch_ioport_pin_to_base(pin)->OUTSET.reg = arch_ioport_pin_to_mask(pin);
    942a:	687b      	ldr	r3, [r7, #4]
    942c:	0018      	movs	r0, r3
    942e:	4b0c      	ldr	r3, [pc, #48]	; (9460 <arch_ioport_set_pin_level+0x4c>)
    9430:	4798      	blx	r3
    9432:	0004      	movs	r4, r0
    9434:	687b      	ldr	r3, [r7, #4]
    9436:	0018      	movs	r0, r3
    9438:	4b0a      	ldr	r3, [pc, #40]	; (9464 <arch_ioport_set_pin_level+0x50>)
    943a:	4798      	blx	r3
    943c:	0003      	movs	r3, r0
    943e:	61a3      	str	r3, [r4, #24]
}
    9440:	e00a      	b.n	9458 <arch_ioport_set_pin_level+0x44>
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
    9442:	687b      	ldr	r3, [r7, #4]
    9444:	0018      	movs	r0, r3
    9446:	4b06      	ldr	r3, [pc, #24]	; (9460 <arch_ioport_set_pin_level+0x4c>)
    9448:	4798      	blx	r3
    944a:	0004      	movs	r4, r0
    944c:	687b      	ldr	r3, [r7, #4]
    944e:	0018      	movs	r0, r3
    9450:	4b04      	ldr	r3, [pc, #16]	; (9464 <arch_ioport_set_pin_level+0x50>)
    9452:	4798      	blx	r3
    9454:	0003      	movs	r3, r0
    9456:	6163      	str	r3, [r4, #20]
}
    9458:	46c0      	nop			; (mov r8, r8)
    945a:	46bd      	mov	sp, r7
    945c:	b003      	add	sp, #12
    945e:	bd90      	pop	{r4, r7, pc}
    9460:	000091a5 	.word	0x000091a5
    9464:	000091d1 	.word	0x000091d1

00009468 <ioport_init>:
{
    9468:	b580      	push	{r7, lr}
    946a:	af00      	add	r7, sp, #0
	arch_ioport_init();
    946c:	4b02      	ldr	r3, [pc, #8]	; (9478 <ioport_init+0x10>)
    946e:	4798      	blx	r3
}
    9470:	46c0      	nop			; (mov r8, r8)
    9472:	46bd      	mov	sp, r7
    9474:	bd80      	pop	{r7, pc}
    9476:	46c0      	nop			; (mov r8, r8)
    9478:	000091ed 	.word	0x000091ed

0000947c <ioport_disable_pin>:
{
    947c:	b580      	push	{r7, lr}
    947e:	b082      	sub	sp, #8
    9480:	af00      	add	r7, sp, #0
    9482:	6078      	str	r0, [r7, #4]
	arch_ioport_disable_pin(pin);
    9484:	687b      	ldr	r3, [r7, #4]
    9486:	0018      	movs	r0, r3
    9488:	4b02      	ldr	r3, [pc, #8]	; (9494 <ioport_disable_pin+0x18>)
    948a:	4798      	blx	r3
}
    948c:	46c0      	nop			; (mov r8, r8)
    948e:	46bd      	mov	sp, r7
    9490:	b002      	add	sp, #8
    9492:	bd80      	pop	{r7, pc}
    9494:	00009261 	.word	0x00009261

00009498 <ioport_set_pin_mode>:
{
    9498:	b580      	push	{r7, lr}
    949a:	b082      	sub	sp, #8
    949c:	af00      	add	r7, sp, #0
    949e:	6078      	str	r0, [r7, #4]
    94a0:	6039      	str	r1, [r7, #0]
	arch_ioport_set_pin_mode(pin, mode);
    94a2:	683a      	ldr	r2, [r7, #0]
    94a4:	687b      	ldr	r3, [r7, #4]
    94a6:	0011      	movs	r1, r2
    94a8:	0018      	movs	r0, r3
    94aa:	4b03      	ldr	r3, [pc, #12]	; (94b8 <ioport_set_pin_mode+0x20>)
    94ac:	4798      	blx	r3
}
    94ae:	46c0      	nop			; (mov r8, r8)
    94b0:	46bd      	mov	sp, r7
    94b2:	b002      	add	sp, #8
    94b4:	bd80      	pop	{r7, pc}
    94b6:	46c0      	nop			; (mov r8, r8)
    94b8:	0000935d 	.word	0x0000935d

000094bc <ioport_set_pin_dir>:
{
    94bc:	b580      	push	{r7, lr}
    94be:	b082      	sub	sp, #8
    94c0:	af00      	add	r7, sp, #0
    94c2:	6078      	str	r0, [r7, #4]
    94c4:	000a      	movs	r2, r1
    94c6:	1cfb      	adds	r3, r7, #3
    94c8:	701a      	strb	r2, [r3, #0]
	arch_ioport_set_pin_dir(pin, dir);
    94ca:	1cfb      	adds	r3, r7, #3
    94cc:	781a      	ldrb	r2, [r3, #0]
    94ce:	687b      	ldr	r3, [r7, #4]
    94d0:	0011      	movs	r1, r2
    94d2:	0018      	movs	r0, r3
    94d4:	4b02      	ldr	r3, [pc, #8]	; (94e0 <ioport_set_pin_dir+0x24>)
    94d6:	4798      	blx	r3
}
    94d8:	46c0      	nop			; (mov r8, r8)
    94da:	46bd      	mov	sp, r7
    94dc:	b002      	add	sp, #8
    94de:	bd80      	pop	{r7, pc}
    94e0:	00009399 	.word	0x00009399

000094e4 <ioport_set_pin_level>:
{
    94e4:	b580      	push	{r7, lr}
    94e6:	b082      	sub	sp, #8
    94e8:	af00      	add	r7, sp, #0
    94ea:	6078      	str	r0, [r7, #4]
    94ec:	000a      	movs	r2, r1
    94ee:	1cfb      	adds	r3, r7, #3
    94f0:	701a      	strb	r2, [r3, #0]
	arch_ioport_set_pin_level(pin, level);
    94f2:	1cfb      	adds	r3, r7, #3
    94f4:	781a      	ldrb	r2, [r3, #0]
    94f6:	687b      	ldr	r3, [r7, #4]
    94f8:	0011      	movs	r1, r2
    94fa:	0018      	movs	r0, r3
    94fc:	4b02      	ldr	r3, [pc, #8]	; (9508 <ioport_set_pin_level+0x24>)
    94fe:	4798      	blx	r3
}
    9500:	46c0      	nop			; (mov r8, r8)
    9502:	46bd      	mov	sp, r7
    9504:	b002      	add	sp, #8
    9506:	bd80      	pop	{r7, pc}
    9508:	00009415 	.word	0x00009415

0000950c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    950c:	b580      	push	{r7, lr}
    950e:	af00      	add	r7, sp, #0
	ioport_init();
    9510:	4b56      	ldr	r3, [pc, #344]	; (966c <system_board_init+0x160>)
    9512:	4798      	blx	r3
	
	// Set up motor
	ioport_set_pin_dir(MOTOR_ENABLE_GPIO, IOPORT_DIR_OUTPUT);
    9514:	2101      	movs	r1, #1
    9516:	2000      	movs	r0, #0
    9518:	4b55      	ldr	r3, [pc, #340]	; (9670 <system_board_init+0x164>)
    951a:	4798      	blx	r3
	ioport_set_pin_level(MOTOR_ENABLE_GPIO, !MOTOR_ENABLE_ACTIVE_LEVEL);
    951c:	2100      	movs	r1, #0
    951e:	2000      	movs	r0, #0
    9520:	4b54      	ldr	r3, [pc, #336]	; (9674 <system_board_init+0x168>)
    9522:	4798      	blx	r3
	ioport_set_pin_dir(MOTOR_READY_GPIO, IOPORT_DIR_INPUT);
    9524:	2100      	movs	r1, #0
    9526:	2001      	movs	r0, #1
    9528:	4b51      	ldr	r3, [pc, #324]	; (9670 <system_board_init+0x164>)
    952a:	4798      	blx	r3
	ioport_set_pin_mode(MOTOR_READY_GPIO, IOPORT_MODE_PULLDOWN);
    952c:	2120      	movs	r1, #32
    952e:	2001      	movs	r0, #1
    9530:	4b51      	ldr	r3, [pc, #324]	; (9678 <system_board_init+0x16c>)
    9532:	4798      	blx	r3
	ioport_set_pin_mode(MOTOR_SPEED_GPIO, MOTOR_SPEED_GPIO_FLAGS);
    9534:	2101      	movs	r1, #1
    9536:	2002      	movs	r0, #2
    9538:	4b4f      	ldr	r3, [pc, #316]	; (9678 <system_board_init+0x16c>)
    953a:	4798      	blx	r3
	ioport_disable_pin(MOTOR_SPEED_GPIO);
    953c:	2002      	movs	r0, #2
    953e:	4b4f      	ldr	r3, [pc, #316]	; (967c <system_board_init+0x170>)
    9540:	4798      	blx	r3
	ioport_set_pin_mode(MOTOR_NTC_GPIO, MOTOR_NTC_GPIO_FLAGS);
    9542:	2101      	movs	r1, #1
    9544:	2028      	movs	r0, #40	; 0x28
    9546:	4b4c      	ldr	r3, [pc, #304]	; (9678 <system_board_init+0x16c>)
    9548:	4798      	blx	r3
	ioport_disable_pin(MOTOR_NTC_GPIO);
    954a:	2028      	movs	r0, #40	; 0x28
    954c:	4b4b      	ldr	r3, [pc, #300]	; (967c <system_board_init+0x170>)
    954e:	4798      	blx	r3
	
	// Control inputs
	ioport_set_pin_mode(INPUT_POTENTIOMETER_GPIO, INPUT_POTENTIOMETER_GPIO_FLAGS);
    9550:	2101      	movs	r1, #1
    9552:	2029      	movs	r0, #41	; 0x29
    9554:	4b48      	ldr	r3, [pc, #288]	; (9678 <system_board_init+0x16c>)
    9556:	4798      	blx	r3
	ioport_disable_pin(INPUT_POTENTIOMETER_GPIO);
    9558:	2029      	movs	r0, #41	; 0x29
    955a:	4b48      	ldr	r3, [pc, #288]	; (967c <system_board_init+0x170>)
    955c:	4798      	blx	r3
	ioport_set_pin_dir(INPUT_PUSHBUTTON_GPIO, IOPORT_DIR_INPUT);
    955e:	2100      	movs	r1, #0
    9560:	200c      	movs	r0, #12
    9562:	4b43      	ldr	r3, [pc, #268]	; (9670 <system_board_init+0x164>)
    9564:	4798      	blx	r3
	ioport_set_pin_mode(INPUT_PUSHBUTTON_GPIO, IOPORT_MODE_PULLDOWN);
    9566:	2120      	movs	r1, #32
    9568:	200c      	movs	r0, #12
    956a:	4b43      	ldr	r3, [pc, #268]	; (9678 <system_board_init+0x16c>)
    956c:	4798      	blx	r3
	ioport_set_pin_dir(INPUT_ENABLE_GPIO, IOPORT_DIR_INPUT);
    956e:	2100      	movs	r1, #0
    9570:	202b      	movs	r0, #43	; 0x2b
    9572:	4b3f      	ldr	r3, [pc, #252]	; (9670 <system_board_init+0x164>)
    9574:	4798      	blx	r3
	ioport_set_pin_mode(INPUT_ENABLE_GPIO, IOPORT_MODE_PULLDOWN);
    9576:	2120      	movs	r1, #32
    9578:	202b      	movs	r0, #43	; 0x2b
    957a:	4b3f      	ldr	r3, [pc, #252]	; (9678 <system_board_init+0x16c>)
    957c:	4798      	blx	r3
	
	// Pressure sensors
	ioport_set_pin_mode(PRESSURE_SENSOR_0_GPIO, PRESSURE_SENSOR_0_GPIO_FLAGS);
    957e:	2101      	movs	r1, #1
    9580:	2004      	movs	r0, #4
    9582:	4b3d      	ldr	r3, [pc, #244]	; (9678 <system_board_init+0x16c>)
    9584:	4798      	blx	r3
	ioport_disable_pin(PRESSURE_SENSOR_0_GPIO);
    9586:	2004      	movs	r0, #4
    9588:	4b3c      	ldr	r3, [pc, #240]	; (967c <system_board_init+0x170>)
    958a:	4798      	blx	r3
	ioport_set_pin_mode(PRESSURE_SENSOR_1_GPIO, PRESSURE_SENSOR_1_GPIO_FLAGS);
    958c:	2101      	movs	r1, #1
    958e:	2005      	movs	r0, #5
    9590:	4b39      	ldr	r3, [pc, #228]	; (9678 <system_board_init+0x16c>)
    9592:	4798      	blx	r3
	ioport_disable_pin(PRESSURE_SENSOR_1_GPIO);
    9594:	2005      	movs	r0, #5
    9596:	4b39      	ldr	r3, [pc, #228]	; (967c <system_board_init+0x170>)
    9598:	4798      	blx	r3
	ioport_set_pin_mode(PRESSURE_SENSOR_2_GPIO, PRESSURE_SENSOR_2_GPIO_FLAGS);
    959a:	2101      	movs	r1, #1
    959c:	2006      	movs	r0, #6
    959e:	4b36      	ldr	r3, [pc, #216]	; (9678 <system_board_init+0x16c>)
    95a0:	4798      	blx	r3
	ioport_disable_pin(PRESSURE_SENSOR_2_GPIO);
    95a2:	2006      	movs	r0, #6
    95a4:	4b35      	ldr	r3, [pc, #212]	; (967c <system_board_init+0x170>)
    95a6:	4798      	blx	r3
	
	// Flow meter
	ioport_set_pin_mode(FLOW_SENSOR_SDA_GPIO, FLOW_SENSOR_SDA_GPIO_FLAGS);
    95a8:	2102      	movs	r1, #2
    95aa:	2016      	movs	r0, #22
    95ac:	4b32      	ldr	r3, [pc, #200]	; (9678 <system_board_init+0x16c>)
    95ae:	4798      	blx	r3
	ioport_disable_pin(FLOW_SENSOR_SDA_GPIO);
    95b0:	2016      	movs	r0, #22
    95b2:	4b32      	ldr	r3, [pc, #200]	; (967c <system_board_init+0x170>)
    95b4:	4798      	blx	r3
	ioport_set_pin_mode(FLOW_SENSOR_SCL_GPIO, FLOW_SENSOR_SCL_GPIO_FLAGS);
    95b6:	2102      	movs	r1, #2
    95b8:	2017      	movs	r0, #23
    95ba:	4b2f      	ldr	r3, [pc, #188]	; (9678 <system_board_init+0x16c>)
    95bc:	4798      	blx	r3
	ioport_disable_pin(FLOW_SENSOR_SCL_GPIO);
    95be:	2017      	movs	r0, #23
    95c0:	4b2e      	ldr	r3, [pc, #184]	; (967c <system_board_init+0x170>)
    95c2:	4798      	blx	r3
	ioport_set_pin_mode(FLOW_SENSOR_ANALOG_GPIO, FLOW_SENSOR_ANALOG_GPIO_FLAGS);
    95c4:	2101      	movs	r1, #1
    95c6:	2022      	movs	r0, #34	; 0x22
    95c8:	4b2b      	ldr	r3, [pc, #172]	; (9678 <system_board_init+0x16c>)
    95ca:	4798      	blx	r3
	ioport_disable_pin(FLOW_SENSOR_ANALOG_GPIO);
    95cc:	2022      	movs	r0, #34	; 0x22
    95ce:	4b2b      	ldr	r3, [pc, #172]	; (967c <system_board_init+0x170>)
    95d0:	4798      	blx	r3
	
	// Screen
	ioport_set_pin_mode(LCD_SDA_GPIO, LCD_SDA_GPIO_FLAGS);
    95d2:	2102      	movs	r1, #2
    95d4:	2010      	movs	r0, #16
    95d6:	4b28      	ldr	r3, [pc, #160]	; (9678 <system_board_init+0x16c>)
    95d8:	4798      	blx	r3
	ioport_disable_pin(LCD_SDA_GPIO);
    95da:	2010      	movs	r0, #16
    95dc:	4b27      	ldr	r3, [pc, #156]	; (967c <system_board_init+0x170>)
    95de:	4798      	blx	r3
	ioport_set_pin_mode(LCD_SCL_GPIO, LCD_SCL_GPIO_FLAGS);
    95e0:	2102      	movs	r1, #2
    95e2:	2011      	movs	r0, #17
    95e4:	4b24      	ldr	r3, [pc, #144]	; (9678 <system_board_init+0x16c>)
    95e6:	4798      	blx	r3
	ioport_disable_pin(LCD_SCL_GPIO);
    95e8:	2011      	movs	r0, #17
    95ea:	4b24      	ldr	r3, [pc, #144]	; (967c <system_board_init+0x170>)
    95ec:	4798      	blx	r3
	
	// FRAM interface
	ioport_set_pin_dir(FRAM_CS_GPIO, IOPORT_DIR_OUTPUT);
    95ee:	2101      	movs	r1, #1
    95f0:	200b      	movs	r0, #11
    95f2:	4b1f      	ldr	r3, [pc, #124]	; (9670 <system_board_init+0x164>)
    95f4:	4798      	blx	r3
	ioport_set_pin_level(FRAM_CS_GPIO, !FRAM_CS_SELECT_LEVEL);
    95f6:	2101      	movs	r1, #1
    95f8:	200b      	movs	r0, #11
    95fa:	4b1e      	ldr	r3, [pc, #120]	; (9674 <system_board_init+0x168>)
    95fc:	4798      	blx	r3
	ioport_set_pin_mode(FRAM_SCK_GPIO, FRAM_SCK_GPIO_FLAGS);
    95fe:	2102      	movs	r1, #2
    9600:	2009      	movs	r0, #9
    9602:	4b1d      	ldr	r3, [pc, #116]	; (9678 <system_board_init+0x16c>)
    9604:	4798      	blx	r3
	ioport_disable_pin(FRAM_SCK_GPIO);
    9606:	2009      	movs	r0, #9
    9608:	4b1c      	ldr	r3, [pc, #112]	; (967c <system_board_init+0x170>)
    960a:	4798      	blx	r3
	ioport_set_pin_mode(FRAM_MISO_GPIO, FRAM_MISO_GPIO_FLAGS);
    960c:	2102      	movs	r1, #2
    960e:	200a      	movs	r0, #10
    9610:	4b19      	ldr	r3, [pc, #100]	; (9678 <system_board_init+0x16c>)
    9612:	4798      	blx	r3
	ioport_disable_pin(FRAM_MISO_GPIO);
    9614:	200a      	movs	r0, #10
    9616:	4b19      	ldr	r3, [pc, #100]	; (967c <system_board_init+0x170>)
    9618:	4798      	blx	r3
	ioport_set_pin_mode(FRAM_MOSI_GPIO, FRAM_MOSI_GPIO_FLAGS);
    961a:	2102      	movs	r1, #2
    961c:	2008      	movs	r0, #8
    961e:	4b16      	ldr	r3, [pc, #88]	; (9678 <system_board_init+0x16c>)
    9620:	4798      	blx	r3
	ioport_disable_pin(FRAM_MOSI_GPIO);
    9622:	2008      	movs	r0, #8
    9624:	4b15      	ldr	r3, [pc, #84]	; (967c <system_board_init+0x170>)
    9626:	4798      	blx	r3
	
	// Alarm pins
	ioport_set_pin_dir(BUZZER_GPIO, IOPORT_DIR_OUTPUT);
    9628:	2101      	movs	r1, #1
    962a:	2036      	movs	r0, #54	; 0x36
    962c:	4b10      	ldr	r3, [pc, #64]	; (9670 <system_board_init+0x164>)
    962e:	4798      	blx	r3
	ioport_set_pin_level(BUZZER_GPIO, !BUZZER_GPIO_ACTIVE_LEVEL);
    9630:	2100      	movs	r1, #0
    9632:	2036      	movs	r0, #54	; 0x36
    9634:	4b0f      	ldr	r3, [pc, #60]	; (9674 <system_board_init+0x168>)
    9636:	4798      	blx	r3
	ioport_set_pin_dir(WATCHDOG_GPIO, IOPORT_DIR_OUTPUT);
    9638:	2101      	movs	r1, #1
    963a:	2015      	movs	r0, #21
    963c:	4b0c      	ldr	r3, [pc, #48]	; (9670 <system_board_init+0x164>)
    963e:	4798      	blx	r3
	ioport_set_pin_level(WATCHDOG_GPIO, !WATCHDOG_GPIO_ACTIVE_LEVEL);
    9640:	2100      	movs	r1, #0
    9642:	2015      	movs	r0, #21
    9644:	4b0b      	ldr	r3, [pc, #44]	; (9674 <system_board_init+0x168>)
    9646:	4798      	blx	r3

	// Power monitoring
	ioport_set_pin_dir(POWER_MONITOR_GPIO, IOPORT_DIR_INPUT);
    9648:	2100      	movs	r1, #0
    964a:	201c      	movs	r0, #28
    964c:	4b08      	ldr	r3, [pc, #32]	; (9670 <system_board_init+0x164>)
    964e:	4798      	blx	r3
	ioport_set_pin_mode(POWER_MONITOR_GPIO, IOPORT_MODE_PULLDOWN);
    9650:	2120      	movs	r1, #32
    9652:	201c      	movs	r0, #28
    9654:	4b08      	ldr	r3, [pc, #32]	; (9678 <system_board_init+0x16c>)
    9656:	4798      	blx	r3
	
	// Vref
	ioport_set_pin_mode(VREFA_GPIO, VREFA_GPIO_FLAGS);
    9658:	2102      	movs	r1, #2
    965a:	2003      	movs	r0, #3
    965c:	4b06      	ldr	r3, [pc, #24]	; (9678 <system_board_init+0x16c>)
    965e:	4798      	blx	r3
	ioport_disable_pin(VREFA_GPIO);
    9660:	2003      	movs	r0, #3
    9662:	4b06      	ldr	r3, [pc, #24]	; (967c <system_board_init+0x170>)
    9664:	4798      	blx	r3
    9666:	46c0      	nop			; (mov r8, r8)
    9668:	46bd      	mov	sp, r7
    966a:	bd80      	pop	{r7, pc}
    966c:	00009469 	.word	0x00009469
    9670:	000094bd 	.word	0x000094bd
    9674:	000094e5 	.word	0x000094e5
    9678:	00009499 	.word	0x00009499
    967c:	0000947d 	.word	0x0000947d

00009680 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
    9680:	b580      	push	{r7, lr}
    9682:	b082      	sub	sp, #8
    9684:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
    9686:	4b10      	ldr	r3, [pc, #64]	; (96c8 <cpu_irq_enter_critical+0x48>)
    9688:	681b      	ldr	r3, [r3, #0]
    968a:	2b00      	cmp	r3, #0
    968c:	d112      	bne.n	96b4 <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    968e:	f3ef 8310 	mrs	r3, PRIMASK
    9692:	607b      	str	r3, [r7, #4]
  return(result);
    9694:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
    9696:	2b00      	cmp	r3, #0
    9698:	d109      	bne.n	96ae <cpu_irq_enter_critical+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
    969a:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    969c:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    96a0:	4b0a      	ldr	r3, [pc, #40]	; (96cc <cpu_irq_enter_critical+0x4c>)
    96a2:	2200      	movs	r2, #0
    96a4:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    96a6:	4b0a      	ldr	r3, [pc, #40]	; (96d0 <cpu_irq_enter_critical+0x50>)
    96a8:	2201      	movs	r2, #1
    96aa:	701a      	strb	r2, [r3, #0]
    96ac:	e002      	b.n	96b4 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    96ae:	4b08      	ldr	r3, [pc, #32]	; (96d0 <cpu_irq_enter_critical+0x50>)
    96b0:	2200      	movs	r2, #0
    96b2:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    96b4:	4b04      	ldr	r3, [pc, #16]	; (96c8 <cpu_irq_enter_critical+0x48>)
    96b6:	681b      	ldr	r3, [r3, #0]
    96b8:	1c5a      	adds	r2, r3, #1
    96ba:	4b03      	ldr	r3, [pc, #12]	; (96c8 <cpu_irq_enter_critical+0x48>)
    96bc:	601a      	str	r2, [r3, #0]
}
    96be:	46c0      	nop			; (mov r8, r8)
    96c0:	46bd      	mov	sp, r7
    96c2:	b002      	add	sp, #8
    96c4:	bd80      	pop	{r7, pc}
    96c6:	46c0      	nop			; (mov r8, r8)
    96c8:	200054e4 	.word	0x200054e4
    96cc:	20000122 	.word	0x20000122
    96d0:	200054e8 	.word	0x200054e8

000096d4 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
    96d4:	b580      	push	{r7, lr}
    96d6:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    96d8:	4b0b      	ldr	r3, [pc, #44]	; (9708 <cpu_irq_leave_critical+0x34>)
    96da:	681b      	ldr	r3, [r3, #0]
    96dc:	1e5a      	subs	r2, r3, #1
    96de:	4b0a      	ldr	r3, [pc, #40]	; (9708 <cpu_irq_leave_critical+0x34>)
    96e0:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    96e2:	4b09      	ldr	r3, [pc, #36]	; (9708 <cpu_irq_leave_critical+0x34>)
    96e4:	681b      	ldr	r3, [r3, #0]
    96e6:	2b00      	cmp	r3, #0
    96e8:	d10a      	bne.n	9700 <cpu_irq_leave_critical+0x2c>
    96ea:	4b08      	ldr	r3, [pc, #32]	; (970c <cpu_irq_leave_critical+0x38>)
    96ec:	781b      	ldrb	r3, [r3, #0]
    96ee:	b2db      	uxtb	r3, r3
    96f0:	2b00      	cmp	r3, #0
    96f2:	d005      	beq.n	9700 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
    96f4:	4b06      	ldr	r3, [pc, #24]	; (9710 <cpu_irq_leave_critical+0x3c>)
    96f6:	2201      	movs	r2, #1
    96f8:	701a      	strb	r2, [r3, #0]
    96fa:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    96fe:	b662      	cpsie	i
	}
}
    9700:	46c0      	nop			; (mov r8, r8)
    9702:	46bd      	mov	sp, r7
    9704:	bd80      	pop	{r7, pc}
    9706:	46c0      	nop			; (mov r8, r8)
    9708:	200054e4 	.word	0x200054e4
    970c:	200054e8 	.word	0x200054e8
    9710:	20000122 	.word	0x20000122

00009714 <system_gclk_gen_get_config_defaults>:
{
    9714:	b580      	push	{r7, lr}
    9716:	b082      	sub	sp, #8
    9718:	af00      	add	r7, sp, #0
    971a:	6078      	str	r0, [r7, #4]
	config->division_factor    = 1;
    971c:	687b      	ldr	r3, [r7, #4]
    971e:	2201      	movs	r2, #1
    9720:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    9722:	687b      	ldr	r3, [r7, #4]
    9724:	2200      	movs	r2, #0
    9726:	705a      	strb	r2, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    9728:	687b      	ldr	r3, [r7, #4]
    972a:	2206      	movs	r2, #6
    972c:	701a      	strb	r2, [r3, #0]
	config->run_in_standby     = false;
    972e:	687b      	ldr	r3, [r7, #4]
    9730:	2200      	movs	r2, #0
    9732:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    9734:	687b      	ldr	r3, [r7, #4]
    9736:	2200      	movs	r2, #0
    9738:	725a      	strb	r2, [r3, #9]
}
    973a:	46c0      	nop			; (mov r8, r8)
    973c:	46bd      	mov	sp, r7
    973e:	b002      	add	sp, #8
    9740:	bd80      	pop	{r7, pc}
	...

00009744 <system_clock_source_xosc_get_config_defaults>:
{
    9744:	b580      	push	{r7, lr}
    9746:	b082      	sub	sp, #8
    9748:	af00      	add	r7, sp, #0
    974a:	6078      	str	r0, [r7, #4]
	config->external_clock    = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    974c:	687b      	ldr	r3, [r7, #4]
    974e:	2200      	movs	r2, #0
    9750:	701a      	strb	r2, [r3, #0]
	config->startup_time      = SYSTEM_XOSC_STARTUP_16384;
    9752:	687b      	ldr	r3, [r7, #4]
    9754:	220e      	movs	r2, #14
    9756:	705a      	strb	r2, [r3, #1]
	config->auto_gain_control = false;
    9758:	687b      	ldr	r3, [r7, #4]
    975a:	2200      	movs	r2, #0
    975c:	709a      	strb	r2, [r3, #2]
	config->frequency         = 12000000UL;
    975e:	687b      	ldr	r3, [r7, #4]
    9760:	4a05      	ldr	r2, [pc, #20]	; (9778 <system_clock_source_xosc_get_config_defaults+0x34>)
    9762:	605a      	str	r2, [r3, #4]
	config->run_in_standby    = false;
    9764:	687b      	ldr	r3, [r7, #4]
    9766:	2200      	movs	r2, #0
    9768:	721a      	strb	r2, [r3, #8]
	config->on_demand         = false;
    976a:	687b      	ldr	r3, [r7, #4]
    976c:	2200      	movs	r2, #0
    976e:	725a      	strb	r2, [r3, #9]
}
    9770:	46c0      	nop			; (mov r8, r8)
    9772:	46bd      	mov	sp, r7
    9774:	b002      	add	sp, #8
    9776:	bd80      	pop	{r7, pc}
    9778:	00b71b00 	.word	0x00b71b00

0000977c <system_clock_source_osc8m_get_config_defaults>:
{
    977c:	b580      	push	{r7, lr}
    977e:	b082      	sub	sp, #8
    9780:	af00      	add	r7, sp, #0
    9782:	6078      	str	r0, [r7, #4]
	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    9784:	687b      	ldr	r3, [r7, #4]
    9786:	2203      	movs	r2, #3
    9788:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    978a:	687b      	ldr	r3, [r7, #4]
    978c:	2200      	movs	r2, #0
    978e:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    9790:	687b      	ldr	r3, [r7, #4]
    9792:	2201      	movs	r2, #1
    9794:	709a      	strb	r2, [r3, #2]
}
    9796:	46c0      	nop			; (mov r8, r8)
    9798:	46bd      	mov	sp, r7
    979a:	b002      	add	sp, #8
    979c:	bd80      	pop	{r7, pc}

0000979e <system_clock_source_dfll_get_config_defaults>:
{
    979e:	b580      	push	{r7, lr}
    97a0:	b082      	sub	sp, #8
    97a2:	af00      	add	r7, sp, #0
    97a4:	6078      	str	r0, [r7, #4]
	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    97a6:	687b      	ldr	r3, [r7, #4]
    97a8:	2200      	movs	r2, #0
    97aa:	701a      	strb	r2, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    97ac:	687b      	ldr	r3, [r7, #4]
    97ae:	2200      	movs	r2, #0
    97b0:	805a      	strh	r2, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    97b2:	687b      	ldr	r3, [r7, #4]
    97b4:	2200      	movs	r2, #0
    97b6:	809a      	strh	r2, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    97b8:	687b      	ldr	r3, [r7, #4]
    97ba:	2200      	movs	r2, #0
    97bc:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    97be:	687b      	ldr	r3, [r7, #4]
    97c0:	2200      	movs	r2, #0
    97c2:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;
    97c4:	687b      	ldr	r3, [r7, #4]
    97c6:	2201      	movs	r2, #1
    97c8:	705a      	strb	r2, [r3, #1]
	config->coarse_value    = 0x1f / 4; /* Midpoint */
    97ca:	687b      	ldr	r3, [r7, #4]
    97cc:	2207      	movs	r2, #7
    97ce:	721a      	strb	r2, [r3, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
    97d0:	687b      	ldr	r3, [r7, #4]
    97d2:	223f      	movs	r2, #63	; 0x3f
    97d4:	815a      	strh	r2, [r3, #10]
	config->coarse_max_step = 1;
    97d6:	687b      	ldr	r3, [r7, #4]
    97d8:	2201      	movs	r2, #1
    97da:	731a      	strb	r2, [r3, #12]
	config->fine_max_step   = 1;
    97dc:	687b      	ldr	r3, [r7, #4]
    97de:	2201      	movs	r2, #1
    97e0:	81da      	strh	r2, [r3, #14]
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    97e2:	687b      	ldr	r3, [r7, #4]
    97e4:	2206      	movs	r2, #6
    97e6:	821a      	strh	r2, [r3, #16]
}
    97e8:	46c0      	nop			; (mov r8, r8)
    97ea:	46bd      	mov	sp, r7
    97ec:	b002      	add	sp, #8
    97ee:	bd80      	pop	{r7, pc}

000097f0 <system_cpu_clock_set_divider>:
{
    97f0:	b580      	push	{r7, lr}
    97f2:	b082      	sub	sp, #8
    97f4:	af00      	add	r7, sp, #0
    97f6:	0002      	movs	r2, r0
    97f8:	1dfb      	adds	r3, r7, #7
    97fa:	701a      	strb	r2, [r3, #0]
	PM->CPUSEL.reg = (uint32_t)divider;
    97fc:	4a03      	ldr	r2, [pc, #12]	; (980c <system_cpu_clock_set_divider+0x1c>)
    97fe:	1dfb      	adds	r3, r7, #7
    9800:	781b      	ldrb	r3, [r3, #0]
    9802:	7213      	strb	r3, [r2, #8]
}
    9804:	46c0      	nop			; (mov r8, r8)
    9806:	46bd      	mov	sp, r7
    9808:	b002      	add	sp, #8
    980a:	bd80      	pop	{r7, pc}
    980c:	40000400 	.word	0x40000400

00009810 <system_apb_clock_set_divider>:
{
    9810:	b580      	push	{r7, lr}
    9812:	b082      	sub	sp, #8
    9814:	af00      	add	r7, sp, #0
    9816:	0002      	movs	r2, r0
    9818:	1dfb      	adds	r3, r7, #7
    981a:	701a      	strb	r2, [r3, #0]
    981c:	1dbb      	adds	r3, r7, #6
    981e:	1c0a      	adds	r2, r1, #0
    9820:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    9822:	1dfb      	adds	r3, r7, #7
    9824:	781b      	ldrb	r3, [r3, #0]
    9826:	2b01      	cmp	r3, #1
    9828:	d008      	beq.n	983c <system_apb_clock_set_divider+0x2c>
    982a:	2b02      	cmp	r3, #2
    982c:	d00b      	beq.n	9846 <system_apb_clock_set_divider+0x36>
    982e:	2b00      	cmp	r3, #0
    9830:	d10e      	bne.n	9850 <system_apb_clock_set_divider+0x40>
			PM->APBASEL.reg = (uint32_t)divider;
    9832:	4a0b      	ldr	r2, [pc, #44]	; (9860 <system_apb_clock_set_divider+0x50>)
    9834:	1dbb      	adds	r3, r7, #6
    9836:	781b      	ldrb	r3, [r3, #0]
    9838:	7253      	strb	r3, [r2, #9]
			break;
    983a:	e00b      	b.n	9854 <system_apb_clock_set_divider+0x44>
			PM->APBBSEL.reg = (uint32_t)divider;
    983c:	4a08      	ldr	r2, [pc, #32]	; (9860 <system_apb_clock_set_divider+0x50>)
    983e:	1dbb      	adds	r3, r7, #6
    9840:	781b      	ldrb	r3, [r3, #0]
    9842:	7293      	strb	r3, [r2, #10]
			break;
    9844:	e006      	b.n	9854 <system_apb_clock_set_divider+0x44>
			PM->APBCSEL.reg = (uint32_t)divider;
    9846:	4a06      	ldr	r2, [pc, #24]	; (9860 <system_apb_clock_set_divider+0x50>)
    9848:	1dbb      	adds	r3, r7, #6
    984a:	781b      	ldrb	r3, [r3, #0]
    984c:	72d3      	strb	r3, [r2, #11]
			break;
    984e:	e001      	b.n	9854 <system_apb_clock_set_divider+0x44>
			return STATUS_ERR_INVALID_ARG;
    9850:	2317      	movs	r3, #23
    9852:	e000      	b.n	9856 <system_apb_clock_set_divider+0x46>
	return STATUS_OK;
    9854:	2300      	movs	r3, #0
}
    9856:	0018      	movs	r0, r3
    9858:	46bd      	mov	sp, r7
    985a:	b002      	add	sp, #8
    985c:	bd80      	pop	{r7, pc}
    985e:	46c0      	nop			; (mov r8, r8)
    9860:	40000400 	.word	0x40000400

00009864 <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    9864:	b580      	push	{r7, lr}
    9866:	b082      	sub	sp, #8
    9868:	af00      	add	r7, sp, #0
    986a:	0002      	movs	r2, r0
    986c:	1dfb      	adds	r3, r7, #7
    986e:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    9870:	4a08      	ldr	r2, [pc, #32]	; (9894 <system_flash_set_waitstates+0x30>)
    9872:	1dfb      	adds	r3, r7, #7
    9874:	781b      	ldrb	r3, [r3, #0]
    9876:	210f      	movs	r1, #15
    9878:	400b      	ands	r3, r1
    987a:	b2d9      	uxtb	r1, r3
    987c:	6853      	ldr	r3, [r2, #4]
    987e:	200f      	movs	r0, #15
    9880:	4001      	ands	r1, r0
    9882:	0049      	lsls	r1, r1, #1
    9884:	201e      	movs	r0, #30
    9886:	4383      	bics	r3, r0
    9888:	430b      	orrs	r3, r1
    988a:	6053      	str	r3, [r2, #4]
}
    988c:	46c0      	nop			; (mov r8, r8)
    988e:	46bd      	mov	sp, r7
    9890:	b002      	add	sp, #8
    9892:	bd80      	pop	{r7, pc}
    9894:	41004000 	.word	0x41004000

00009898 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    9898:	b580      	push	{r7, lr}
    989a:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    989c:	46c0      	nop			; (mov r8, r8)
    989e:	4b04      	ldr	r3, [pc, #16]	; (98b0 <_system_dfll_wait_for_sync+0x18>)
    98a0:	68db      	ldr	r3, [r3, #12]
    98a2:	2210      	movs	r2, #16
    98a4:	4013      	ands	r3, r2
    98a6:	d0fa      	beq.n	989e <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    98a8:	46c0      	nop			; (mov r8, r8)
    98aa:	46bd      	mov	sp, r7
    98ac:	bd80      	pop	{r7, pc}
    98ae:	46c0      	nop			; (mov r8, r8)
    98b0:	40000800 	.word	0x40000800

000098b4 <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    98b4:	b580      	push	{r7, lr}
    98b6:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    98b8:	4b0c      	ldr	r3, [pc, #48]	; (98ec <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    98ba:	2202      	movs	r2, #2
    98bc:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    98be:	4b0c      	ldr	r3, [pc, #48]	; (98f0 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    98c0:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    98c2:	4a0a      	ldr	r2, [pc, #40]	; (98ec <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    98c4:	4b0b      	ldr	r3, [pc, #44]	; (98f4 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    98c6:	689b      	ldr	r3, [r3, #8]
    98c8:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    98ca:	4a08      	ldr	r2, [pc, #32]	; (98ec <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    98cc:	4b09      	ldr	r3, [pc, #36]	; (98f4 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    98ce:	685b      	ldr	r3, [r3, #4]
    98d0:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    98d2:	4b06      	ldr	r3, [pc, #24]	; (98ec <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    98d4:	2200      	movs	r2, #0
    98d6:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    98d8:	4b05      	ldr	r3, [pc, #20]	; (98f0 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    98da:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    98dc:	4a03      	ldr	r2, [pc, #12]	; (98ec <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    98de:	4b05      	ldr	r3, [pc, #20]	; (98f4 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    98e0:	681b      	ldr	r3, [r3, #0]
    98e2:	b29b      	uxth	r3, r3
    98e4:	8493      	strh	r3, [r2, #36]	; 0x24
}
    98e6:	46c0      	nop			; (mov r8, r8)
    98e8:	46bd      	mov	sp, r7
    98ea:	bd80      	pop	{r7, pc}
    98ec:	40000800 	.word	0x40000800
    98f0:	00009899 	.word	0x00009899
    98f4:	200054ec 	.word	0x200054ec

000098f8 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    98f8:	b580      	push	{r7, lr}
    98fa:	b082      	sub	sp, #8
    98fc:	af00      	add	r7, sp, #0
    98fe:	0002      	movs	r2, r0
    9900:	1dfb      	adds	r3, r7, #7
    9902:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    9904:	1dfb      	adds	r3, r7, #7
    9906:	781b      	ldrb	r3, [r3, #0]
    9908:	2b08      	cmp	r3, #8
    990a:	d841      	bhi.n	9990 <system_clock_source_get_hz+0x98>
    990c:	009a      	lsls	r2, r3, #2
    990e:	4b23      	ldr	r3, [pc, #140]	; (999c <system_clock_source_get_hz+0xa4>)
    9910:	18d3      	adds	r3, r2, r3
    9912:	681b      	ldr	r3, [r3, #0]
    9914:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    9916:	4b22      	ldr	r3, [pc, #136]	; (99a0 <system_clock_source_get_hz+0xa8>)
    9918:	691b      	ldr	r3, [r3, #16]
    991a:	e03a      	b.n	9992 <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    991c:	4b21      	ldr	r3, [pc, #132]	; (99a4 <system_clock_source_get_hz+0xac>)
    991e:	6a1b      	ldr	r3, [r3, #32]
    9920:	059b      	lsls	r3, r3, #22
    9922:	0f9b      	lsrs	r3, r3, #30
    9924:	b2db      	uxtb	r3, r3
    9926:	001a      	movs	r2, r3
    9928:	4b1f      	ldr	r3, [pc, #124]	; (99a8 <system_clock_source_get_hz+0xb0>)
    992a:	40d3      	lsrs	r3, r2
    992c:	e031      	b.n	9992 <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    992e:	2380      	movs	r3, #128	; 0x80
    9930:	021b      	lsls	r3, r3, #8
    9932:	e02e      	b.n	9992 <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    9934:	2380      	movs	r3, #128	; 0x80
    9936:	021b      	lsls	r3, r3, #8
    9938:	e02b      	b.n	9992 <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    993a:	4b19      	ldr	r3, [pc, #100]	; (99a0 <system_clock_source_get_hz+0xa8>)
    993c:	695b      	ldr	r3, [r3, #20]
    993e:	e028      	b.n	9992 <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    9940:	4b17      	ldr	r3, [pc, #92]	; (99a0 <system_clock_source_get_hz+0xa8>)
    9942:	681b      	ldr	r3, [r3, #0]
    9944:	2202      	movs	r2, #2
    9946:	4013      	ands	r3, r2
    9948:	d101      	bne.n	994e <system_clock_source_get_hz+0x56>
			return 0;
    994a:	2300      	movs	r3, #0
    994c:	e021      	b.n	9992 <system_clock_source_get_hz+0x9a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    994e:	4b17      	ldr	r3, [pc, #92]	; (99ac <system_clock_source_get_hz+0xb4>)
    9950:	4798      	blx	r3

		/* Check if operating in closed loop (USB) mode */
		switch(_system_clock_inst.dfll.control &
    9952:	4b13      	ldr	r3, [pc, #76]	; (99a0 <system_clock_source_get_hz+0xa8>)
    9954:	681b      	ldr	r3, [r3, #0]
    9956:	2224      	movs	r2, #36	; 0x24
    9958:	4013      	ands	r3, r2
    995a:	2b04      	cmp	r3, #4
    995c:	d109      	bne.n	9972 <system_clock_source_get_hz+0x7a>
				(SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_USBCRM)) {
		case SYSCTRL_DFLLCTRL_MODE:
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    995e:	2000      	movs	r0, #0
    9960:	4b13      	ldr	r3, [pc, #76]	; (99b0 <system_clock_source_get_hz+0xb8>)
    9962:	4798      	blx	r3
    9964:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
    9966:	4b0e      	ldr	r3, [pc, #56]	; (99a0 <system_clock_source_get_hz+0xa8>)
    9968:	689b      	ldr	r3, [r3, #8]
    996a:	041b      	lsls	r3, r3, #16
    996c:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    996e:	4353      	muls	r3, r2
    9970:	e00f      	b.n	9992 <system_clock_source_get_hz+0x9a>
		default:
			return 48000000UL;
    9972:	4b10      	ldr	r3, [pc, #64]	; (99b4 <system_clock_source_get_hz+0xbc>)
    9974:	e00d      	b.n	9992 <system_clock_source_get_hz+0x9a>
		}

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    9976:	4a0b      	ldr	r2, [pc, #44]	; (99a4 <system_clock_source_get_hz+0xac>)
    9978:	2350      	movs	r3, #80	; 0x50
    997a:	5cd3      	ldrb	r3, [r2, r3]
    997c:	b2db      	uxtb	r3, r3
    997e:	001a      	movs	r2, r3
    9980:	2304      	movs	r3, #4
    9982:	4013      	ands	r3, r2
    9984:	d101      	bne.n	998a <system_clock_source_get_hz+0x92>
			return 0;
    9986:	2300      	movs	r3, #0
    9988:	e003      	b.n	9992 <system_clock_source_get_hz+0x9a>
		}

		return _system_clock_inst.dpll.frequency;
    998a:	4b05      	ldr	r3, [pc, #20]	; (99a0 <system_clock_source_get_hz+0xa8>)
    998c:	68db      	ldr	r3, [r3, #12]
    998e:	e000      	b.n	9992 <system_clock_source_get_hz+0x9a>
#endif

	default:
		return 0;
    9990:	2300      	movs	r3, #0
	}
}
    9992:	0018      	movs	r0, r3
    9994:	46bd      	mov	sp, r7
    9996:	b002      	add	sp, #8
    9998:	bd80      	pop	{r7, pc}
    999a:	46c0      	nop			; (mov r8, r8)
    999c:	0000e494 	.word	0x0000e494
    99a0:	200054ec 	.word	0x200054ec
    99a4:	40000800 	.word	0x40000800
    99a8:	007a1200 	.word	0x007a1200
    99ac:	00009899 	.word	0x00009899
    99b0:	0000a515 	.word	0x0000a515
    99b4:	02dc6c00 	.word	0x02dc6c00

000099b8 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    99b8:	b580      	push	{r7, lr}
    99ba:	b084      	sub	sp, #16
    99bc:	af00      	add	r7, sp, #0
    99be:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    99c0:	4b1a      	ldr	r3, [pc, #104]	; (9a2c <system_clock_source_osc8m_set_config+0x74>)
    99c2:	6a1b      	ldr	r3, [r3, #32]
    99c4:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    99c6:	687b      	ldr	r3, [r7, #4]
    99c8:	781b      	ldrb	r3, [r3, #0]
    99ca:	1c1a      	adds	r2, r3, #0
    99cc:	2303      	movs	r3, #3
    99ce:	4013      	ands	r3, r2
    99d0:	b2da      	uxtb	r2, r3
    99d2:	230d      	movs	r3, #13
    99d4:	18fb      	adds	r3, r7, r3
    99d6:	2103      	movs	r1, #3
    99d8:	400a      	ands	r2, r1
    99da:	0010      	movs	r0, r2
    99dc:	781a      	ldrb	r2, [r3, #0]
    99de:	2103      	movs	r1, #3
    99e0:	438a      	bics	r2, r1
    99e2:	1c11      	adds	r1, r2, #0
    99e4:	1c02      	adds	r2, r0, #0
    99e6:	430a      	orrs	r2, r1
    99e8:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    99ea:	687b      	ldr	r3, [r7, #4]
    99ec:	789a      	ldrb	r2, [r3, #2]
    99ee:	230c      	movs	r3, #12
    99f0:	18fb      	adds	r3, r7, r3
    99f2:	01d0      	lsls	r0, r2, #7
    99f4:	781a      	ldrb	r2, [r3, #0]
    99f6:	217f      	movs	r1, #127	; 0x7f
    99f8:	400a      	ands	r2, r1
    99fa:	1c11      	adds	r1, r2, #0
    99fc:	1c02      	adds	r2, r0, #0
    99fe:	430a      	orrs	r2, r1
    9a00:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    9a02:	687b      	ldr	r3, [r7, #4]
    9a04:	785a      	ldrb	r2, [r3, #1]
    9a06:	230c      	movs	r3, #12
    9a08:	18fb      	adds	r3, r7, r3
    9a0a:	2101      	movs	r1, #1
    9a0c:	400a      	ands	r2, r1
    9a0e:	0190      	lsls	r0, r2, #6
    9a10:	781a      	ldrb	r2, [r3, #0]
    9a12:	2140      	movs	r1, #64	; 0x40
    9a14:	438a      	bics	r2, r1
    9a16:	1c11      	adds	r1, r2, #0
    9a18:	1c02      	adds	r2, r0, #0
    9a1a:	430a      	orrs	r2, r1
    9a1c:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    9a1e:	4b03      	ldr	r3, [pc, #12]	; (9a2c <system_clock_source_osc8m_set_config+0x74>)
    9a20:	68fa      	ldr	r2, [r7, #12]
    9a22:	621a      	str	r2, [r3, #32]
}
    9a24:	46c0      	nop			; (mov r8, r8)
    9a26:	46bd      	mov	sp, r7
    9a28:	b004      	add	sp, #16
    9a2a:	bd80      	pop	{r7, pc}
    9a2c:	40000800 	.word	0x40000800

00009a30 <system_clock_source_xosc_set_config>:
 * \param[in] config  External oscillator configuration structure containing
 *                    the new config
 */
void system_clock_source_xosc_set_config(
		struct system_clock_source_xosc_config *const config)
{
    9a30:	b580      	push	{r7, lr}
    9a32:	b084      	sub	sp, #16
    9a34:	af00      	add	r7, sp, #0
    9a36:	6078      	str	r0, [r7, #4]
	SYSCTRL_XOSC_Type temp = SYSCTRL->XOSC;
    9a38:	4a50      	ldr	r2, [pc, #320]	; (9b7c <system_clock_source_xosc_set_config+0x14c>)
    9a3a:	230c      	movs	r3, #12
    9a3c:	18fb      	adds	r3, r7, r3
    9a3e:	8a12      	ldrh	r2, [r2, #16]
    9a40:	801a      	strh	r2, [r3, #0]

	temp.bit.STARTUP = config->startup_time;
    9a42:	687b      	ldr	r3, [r7, #4]
    9a44:	785b      	ldrb	r3, [r3, #1]
    9a46:	1c1a      	adds	r2, r3, #0
    9a48:	230f      	movs	r3, #15
    9a4a:	4013      	ands	r3, r2
    9a4c:	b2da      	uxtb	r2, r3
    9a4e:	230c      	movs	r3, #12
    9a50:	18fb      	adds	r3, r7, r3
    9a52:	0110      	lsls	r0, r2, #4
    9a54:	785a      	ldrb	r2, [r3, #1]
    9a56:	210f      	movs	r1, #15
    9a58:	400a      	ands	r2, r1
    9a5a:	1c11      	adds	r1, r2, #0
    9a5c:	1c02      	adds	r2, r0, #0
    9a5e:	430a      	orrs	r2, r1
    9a60:	705a      	strb	r2, [r3, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    9a62:	687b      	ldr	r3, [r7, #4]
    9a64:	781b      	ldrb	r3, [r3, #0]
    9a66:	2b00      	cmp	r3, #0
    9a68:	d106      	bne.n	9a78 <system_clock_source_xosc_set_config+0x48>
		temp.bit.XTALEN = 1;
    9a6a:	230c      	movs	r3, #12
    9a6c:	18fb      	adds	r3, r7, r3
    9a6e:	781a      	ldrb	r2, [r3, #0]
    9a70:	2104      	movs	r1, #4
    9a72:	430a      	orrs	r2, r1
    9a74:	701a      	strb	r2, [r3, #0]
    9a76:	e005      	b.n	9a84 <system_clock_source_xosc_set_config+0x54>
	} else {
		temp.bit.XTALEN = 0;
    9a78:	230c      	movs	r3, #12
    9a7a:	18fb      	adds	r3, r7, r3
    9a7c:	781a      	ldrb	r2, [r3, #0]
    9a7e:	2104      	movs	r1, #4
    9a80:	438a      	bics	r2, r1
    9a82:	701a      	strb	r2, [r3, #0]
	}

	temp.bit.AMPGC = config->auto_gain_control;
    9a84:	687b      	ldr	r3, [r7, #4]
    9a86:	789a      	ldrb	r2, [r3, #2]
    9a88:	230c      	movs	r3, #12
    9a8a:	18fb      	adds	r3, r7, r3
    9a8c:	2101      	movs	r1, #1
    9a8e:	400a      	ands	r2, r1
    9a90:	00d0      	lsls	r0, r2, #3
    9a92:	785a      	ldrb	r2, [r3, #1]
    9a94:	2108      	movs	r1, #8
    9a96:	438a      	bics	r2, r1
    9a98:	1c11      	adds	r1, r2, #0
    9a9a:	1c02      	adds	r2, r0, #0
    9a9c:	430a      	orrs	r2, r1
    9a9e:	705a      	strb	r2, [r3, #1]

	/* Set gain */
	if (config->frequency <= 2000000) {
    9aa0:	687b      	ldr	r3, [r7, #4]
    9aa2:	685b      	ldr	r3, [r3, #4]
    9aa4:	4a36      	ldr	r2, [pc, #216]	; (9b80 <system_clock_source_xosc_set_config+0x150>)
    9aa6:	4293      	cmp	r3, r2
    9aa8:	d806      	bhi.n	9ab8 <system_clock_source_xosc_set_config+0x88>
		temp.bit.GAIN = 0;
    9aaa:	230c      	movs	r3, #12
    9aac:	18fb      	adds	r3, r7, r3
    9aae:	785a      	ldrb	r2, [r3, #1]
    9ab0:	2107      	movs	r1, #7
    9ab2:	438a      	bics	r2, r1
    9ab4:	705a      	strb	r2, [r3, #1]
    9ab6:	e03a      	b.n	9b2e <system_clock_source_xosc_set_config+0xfe>
	} else if (config->frequency <= 4000000) {
    9ab8:	687b      	ldr	r3, [r7, #4]
    9aba:	685b      	ldr	r3, [r3, #4]
    9abc:	4a31      	ldr	r2, [pc, #196]	; (9b84 <system_clock_source_xosc_set_config+0x154>)
    9abe:	4293      	cmp	r3, r2
    9ac0:	d809      	bhi.n	9ad6 <system_clock_source_xosc_set_config+0xa6>
		temp.bit.GAIN = 1;
    9ac2:	230c      	movs	r3, #12
    9ac4:	18fb      	adds	r3, r7, r3
    9ac6:	785a      	ldrb	r2, [r3, #1]
    9ac8:	2107      	movs	r1, #7
    9aca:	438a      	bics	r2, r1
    9acc:	1c11      	adds	r1, r2, #0
    9ace:	2201      	movs	r2, #1
    9ad0:	430a      	orrs	r2, r1
    9ad2:	705a      	strb	r2, [r3, #1]
    9ad4:	e02b      	b.n	9b2e <system_clock_source_xosc_set_config+0xfe>
	} else if (config->frequency <= 8000000) {
    9ad6:	687b      	ldr	r3, [r7, #4]
    9ad8:	685b      	ldr	r3, [r3, #4]
    9ada:	4a2b      	ldr	r2, [pc, #172]	; (9b88 <system_clock_source_xosc_set_config+0x158>)
    9adc:	4293      	cmp	r3, r2
    9ade:	d809      	bhi.n	9af4 <system_clock_source_xosc_set_config+0xc4>
		temp.bit.GAIN = 2;
    9ae0:	230c      	movs	r3, #12
    9ae2:	18fb      	adds	r3, r7, r3
    9ae4:	785a      	ldrb	r2, [r3, #1]
    9ae6:	2107      	movs	r1, #7
    9ae8:	438a      	bics	r2, r1
    9aea:	1c11      	adds	r1, r2, #0
    9aec:	2202      	movs	r2, #2
    9aee:	430a      	orrs	r2, r1
    9af0:	705a      	strb	r2, [r3, #1]
    9af2:	e01c      	b.n	9b2e <system_clock_source_xosc_set_config+0xfe>
	} else if (config->frequency <= 16000000) {
    9af4:	687b      	ldr	r3, [r7, #4]
    9af6:	685b      	ldr	r3, [r3, #4]
    9af8:	4a24      	ldr	r2, [pc, #144]	; (9b8c <system_clock_source_xosc_set_config+0x15c>)
    9afa:	4293      	cmp	r3, r2
    9afc:	d809      	bhi.n	9b12 <system_clock_source_xosc_set_config+0xe2>
		temp.bit.GAIN = 3;
    9afe:	230c      	movs	r3, #12
    9b00:	18fb      	adds	r3, r7, r3
    9b02:	785a      	ldrb	r2, [r3, #1]
    9b04:	2107      	movs	r1, #7
    9b06:	438a      	bics	r2, r1
    9b08:	1c11      	adds	r1, r2, #0
    9b0a:	2203      	movs	r2, #3
    9b0c:	430a      	orrs	r2, r1
    9b0e:	705a      	strb	r2, [r3, #1]
    9b10:	e00d      	b.n	9b2e <system_clock_source_xosc_set_config+0xfe>
	} else if (config->frequency <= 32000000) {
    9b12:	687b      	ldr	r3, [r7, #4]
    9b14:	685b      	ldr	r3, [r3, #4]
    9b16:	4a1e      	ldr	r2, [pc, #120]	; (9b90 <system_clock_source_xosc_set_config+0x160>)
    9b18:	4293      	cmp	r3, r2
    9b1a:	d808      	bhi.n	9b2e <system_clock_source_xosc_set_config+0xfe>
		temp.bit.GAIN = 4;
    9b1c:	230c      	movs	r3, #12
    9b1e:	18fb      	adds	r3, r7, r3
    9b20:	785a      	ldrb	r2, [r3, #1]
    9b22:	2107      	movs	r1, #7
    9b24:	438a      	bics	r2, r1
    9b26:	1c11      	adds	r1, r2, #0
    9b28:	2204      	movs	r2, #4
    9b2a:	430a      	orrs	r2, r1
    9b2c:	705a      	strb	r2, [r3, #1]
	}

	temp.bit.ONDEMAND = config->on_demand;
    9b2e:	687b      	ldr	r3, [r7, #4]
    9b30:	7a5a      	ldrb	r2, [r3, #9]
    9b32:	230c      	movs	r3, #12
    9b34:	18fb      	adds	r3, r7, r3
    9b36:	01d0      	lsls	r0, r2, #7
    9b38:	781a      	ldrb	r2, [r3, #0]
    9b3a:	217f      	movs	r1, #127	; 0x7f
    9b3c:	400a      	ands	r2, r1
    9b3e:	1c11      	adds	r1, r2, #0
    9b40:	1c02      	adds	r2, r0, #0
    9b42:	430a      	orrs	r2, r1
    9b44:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    9b46:	687b      	ldr	r3, [r7, #4]
    9b48:	7a1a      	ldrb	r2, [r3, #8]
    9b4a:	230c      	movs	r3, #12
    9b4c:	18fb      	adds	r3, r7, r3
    9b4e:	2101      	movs	r1, #1
    9b50:	400a      	ands	r2, r1
    9b52:	0190      	lsls	r0, r2, #6
    9b54:	781a      	ldrb	r2, [r3, #0]
    9b56:	2140      	movs	r1, #64	; 0x40
    9b58:	438a      	bics	r2, r1
    9b5a:	1c11      	adds	r1, r2, #0
    9b5c:	1c02      	adds	r2, r0, #0
    9b5e:	430a      	orrs	r2, r1
    9b60:	701a      	strb	r2, [r3, #0]

	/* Store XOSC frequency for internal use */
	_system_clock_inst.xosc.frequency = config->frequency;
    9b62:	687b      	ldr	r3, [r7, #4]
    9b64:	685a      	ldr	r2, [r3, #4]
    9b66:	4b0b      	ldr	r3, [pc, #44]	; (9b94 <system_clock_source_xosc_set_config+0x164>)
    9b68:	611a      	str	r2, [r3, #16]

	SYSCTRL->XOSC = temp;
    9b6a:	4a04      	ldr	r2, [pc, #16]	; (9b7c <system_clock_source_xosc_set_config+0x14c>)
    9b6c:	230c      	movs	r3, #12
    9b6e:	18fb      	adds	r3, r7, r3
    9b70:	881b      	ldrh	r3, [r3, #0]
    9b72:	8213      	strh	r3, [r2, #16]
}
    9b74:	46c0      	nop			; (mov r8, r8)
    9b76:	46bd      	mov	sp, r7
    9b78:	b004      	add	sp, #16
    9b7a:	bd80      	pop	{r7, pc}
    9b7c:	40000800 	.word	0x40000800
    9b80:	001e8480 	.word	0x001e8480
    9b84:	003d0900 	.word	0x003d0900
    9b88:	007a1200 	.word	0x007a1200
    9b8c:	00f42400 	.word	0x00f42400
    9b90:	01e84800 	.word	0x01e84800
    9b94:	200054ec 	.word	0x200054ec

00009b98 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    9b98:	b580      	push	{r7, lr}
    9b9a:	b082      	sub	sp, #8
    9b9c:	af00      	add	r7, sp, #0
    9b9e:	6078      	str	r0, [r7, #4]
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    9ba0:	687b      	ldr	r3, [r7, #4]
    9ba2:	7a1b      	ldrb	r3, [r3, #8]
    9ba4:	029b      	lsls	r3, r3, #10
    9ba6:	041b      	lsls	r3, r3, #16
    9ba8:	0c1a      	lsrs	r2, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    9baa:	687b      	ldr	r3, [r7, #4]
    9bac:	895b      	ldrh	r3, [r3, #10]
    9bae:	059b      	lsls	r3, r3, #22
    9bb0:	0d9b      	lsrs	r3, r3, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    9bb2:	431a      	orrs	r2, r3
	_system_clock_inst.dfll.val =
    9bb4:	4b2a      	ldr	r3, [pc, #168]	; (9c60 <system_clock_source_dfll_set_config+0xc8>)
    9bb6:	605a      	str	r2, [r3, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    9bb8:	687b      	ldr	r3, [r7, #4]
    9bba:	799a      	ldrb	r2, [r3, #6]
			(uint32_t)config->stable_tracking |
    9bbc:	687b      	ldr	r3, [r7, #4]
    9bbe:	79db      	ldrb	r3, [r3, #7]
			(uint32_t)config->wakeup_lock     |
    9bc0:	4313      	orrs	r3, r2
    9bc2:	b2db      	uxtb	r3, r3
    9bc4:	001a      	movs	r2, r3
			(uint32_t)config->quick_lock      |
    9bc6:	687b      	ldr	r3, [r7, #4]
    9bc8:	885b      	ldrh	r3, [r3, #2]
			(uint32_t)config->stable_tracking |
    9bca:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
    9bcc:	687a      	ldr	r2, [r7, #4]
    9bce:	8892      	ldrh	r2, [r2, #4]
			(uint32_t)config->quick_lock      |
    9bd0:	431a      	orrs	r2, r3
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    9bd2:	687b      	ldr	r3, [r7, #4]
    9bd4:	785b      	ldrb	r3, [r3, #1]
    9bd6:	01db      	lsls	r3, r3, #7
			(uint32_t)config->chill_cycle     |
    9bd8:	431a      	orrs	r2, r3
	_system_clock_inst.dfll.control =
    9bda:	4b21      	ldr	r3, [pc, #132]	; (9c60 <system_clock_source_dfll_set_config+0xc8>)
    9bdc:	601a      	str	r2, [r3, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    9bde:	687b      	ldr	r3, [r7, #4]
    9be0:	781b      	ldrb	r3, [r3, #0]
    9be2:	2b04      	cmp	r3, #4
    9be4:	d116      	bne.n	9c14 <system_clock_source_dfll_set_config+0x7c>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    9be6:	687b      	ldr	r3, [r7, #4]
    9be8:	7b1b      	ldrb	r3, [r3, #12]
    9bea:	069b      	lsls	r3, r3, #26
    9bec:	001a      	movs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    9bee:	687b      	ldr	r3, [r7, #4]
    9bf0:	89db      	ldrh	r3, [r3, #14]
    9bf2:	041b      	lsls	r3, r3, #16
    9bf4:	0019      	movs	r1, r3
    9bf6:	4b1b      	ldr	r3, [pc, #108]	; (9c64 <system_clock_source_dfll_set_config+0xcc>)
    9bf8:	400b      	ands	r3, r1
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    9bfa:	4313      	orrs	r3, r2
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    9bfc:	687a      	ldr	r2, [r7, #4]
    9bfe:	8a12      	ldrh	r2, [r2, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    9c00:	431a      	orrs	r2, r3
		_system_clock_inst.dfll.mul =
    9c02:	4b17      	ldr	r3, [pc, #92]	; (9c60 <system_clock_source_dfll_set_config+0xc8>)
    9c04:	609a      	str	r2, [r3, #8]

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    9c06:	4b16      	ldr	r3, [pc, #88]	; (9c60 <system_clock_source_dfll_set_config+0xc8>)
    9c08:	681b      	ldr	r3, [r3, #0]
    9c0a:	687a      	ldr	r2, [r7, #4]
    9c0c:	7812      	ldrb	r2, [r2, #0]
    9c0e:	431a      	orrs	r2, r3
    9c10:	4b13      	ldr	r3, [pc, #76]	; (9c60 <system_clock_source_dfll_set_config+0xc8>)
    9c12:	601a      	str	r2, [r3, #0]
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    9c14:	687b      	ldr	r3, [r7, #4]
    9c16:	781b      	ldrb	r3, [r3, #0]
    9c18:	2b20      	cmp	r3, #32
    9c1a:	d11c      	bne.n	9c56 <system_clock_source_dfll_set_config+0xbe>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    9c1c:	687b      	ldr	r3, [r7, #4]
    9c1e:	7b1b      	ldrb	r3, [r3, #12]
    9c20:	069b      	lsls	r3, r3, #26
    9c22:	001a      	movs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    9c24:	687b      	ldr	r3, [r7, #4]
    9c26:	89db      	ldrh	r3, [r3, #14]
    9c28:	041b      	lsls	r3, r3, #16
    9c2a:	0019      	movs	r1, r3
    9c2c:	4b0d      	ldr	r3, [pc, #52]	; (9c64 <system_clock_source_dfll_set_config+0xcc>)
    9c2e:	400b      	ands	r3, r1
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    9c30:	4313      	orrs	r3, r2
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    9c32:	687a      	ldr	r2, [r7, #4]
    9c34:	8a12      	ldrh	r2, [r2, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    9c36:	431a      	orrs	r2, r3
		_system_clock_inst.dfll.mul =
    9c38:	4b09      	ldr	r3, [pc, #36]	; (9c60 <system_clock_source_dfll_set_config+0xc8>)
    9c3a:	609a      	str	r2, [r3, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    9c3c:	4b08      	ldr	r3, [pc, #32]	; (9c60 <system_clock_source_dfll_set_config+0xc8>)
    9c3e:	681b      	ldr	r3, [r3, #0]
    9c40:	687a      	ldr	r2, [r7, #4]
    9c42:	7812      	ldrb	r2, [r2, #0]
    9c44:	2104      	movs	r1, #4
    9c46:	430a      	orrs	r2, r1
    9c48:	b2d2      	uxtb	r2, r2
    9c4a:	4313      	orrs	r3, r2
    9c4c:	2280      	movs	r2, #128	; 0x80
    9c4e:	00d2      	lsls	r2, r2, #3
    9c50:	431a      	orrs	r2, r3
    9c52:	4b03      	ldr	r3, [pc, #12]	; (9c60 <system_clock_source_dfll_set_config+0xc8>)
    9c54:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    9c56:	46c0      	nop			; (mov r8, r8)
    9c58:	46bd      	mov	sp, r7
    9c5a:	b002      	add	sp, #8
    9c5c:	bd80      	pop	{r7, pc}
    9c5e:	46c0      	nop			; (mov r8, r8)
    9c60:	200054ec 	.word	0x200054ec
    9c64:	03ff0000 	.word	0x03ff0000

00009c68 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    9c68:	b580      	push	{r7, lr}
    9c6a:	b082      	sub	sp, #8
    9c6c:	af00      	add	r7, sp, #0
    9c6e:	0002      	movs	r2, r0
    9c70:	1dfb      	adds	r3, r7, #7
    9c72:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    9c74:	1dfb      	adds	r3, r7, #7
    9c76:	781b      	ldrb	r3, [r3, #0]
    9c78:	2b08      	cmp	r3, #8
    9c7a:	d83b      	bhi.n	9cf4 <system_clock_source_enable+0x8c>
    9c7c:	009a      	lsls	r2, r3, #2
    9c7e:	4b21      	ldr	r3, [pc, #132]	; (9d04 <system_clock_source_enable+0x9c>)
    9c80:	18d3      	adds	r3, r2, r3
    9c82:	681b      	ldr	r3, [r3, #0]
    9c84:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    9c86:	4b20      	ldr	r3, [pc, #128]	; (9d08 <system_clock_source_enable+0xa0>)
    9c88:	4a1f      	ldr	r2, [pc, #124]	; (9d08 <system_clock_source_enable+0xa0>)
    9c8a:	6a12      	ldr	r2, [r2, #32]
    9c8c:	2102      	movs	r1, #2
    9c8e:	430a      	orrs	r2, r1
    9c90:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    9c92:	2300      	movs	r3, #0
    9c94:	e031      	b.n	9cfa <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    9c96:	4b1c      	ldr	r3, [pc, #112]	; (9d08 <system_clock_source_enable+0xa0>)
    9c98:	4a1b      	ldr	r2, [pc, #108]	; (9d08 <system_clock_source_enable+0xa0>)
    9c9a:	6992      	ldr	r2, [r2, #24]
    9c9c:	2102      	movs	r1, #2
    9c9e:	430a      	orrs	r2, r1
    9ca0:	619a      	str	r2, [r3, #24]
		break;
    9ca2:	e029      	b.n	9cf8 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    9ca4:	4a18      	ldr	r2, [pc, #96]	; (9d08 <system_clock_source_enable+0xa0>)
    9ca6:	4b18      	ldr	r3, [pc, #96]	; (9d08 <system_clock_source_enable+0xa0>)
    9ca8:	8a1b      	ldrh	r3, [r3, #16]
    9caa:	b29b      	uxth	r3, r3
    9cac:	2102      	movs	r1, #2
    9cae:	430b      	orrs	r3, r1
    9cb0:	b29b      	uxth	r3, r3
    9cb2:	8213      	strh	r3, [r2, #16]
		break;
    9cb4:	e020      	b.n	9cf8 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    9cb6:	4a14      	ldr	r2, [pc, #80]	; (9d08 <system_clock_source_enable+0xa0>)
    9cb8:	4b13      	ldr	r3, [pc, #76]	; (9d08 <system_clock_source_enable+0xa0>)
    9cba:	8a9b      	ldrh	r3, [r3, #20]
    9cbc:	b29b      	uxth	r3, r3
    9cbe:	2102      	movs	r1, #2
    9cc0:	430b      	orrs	r3, r1
    9cc2:	b29b      	uxth	r3, r3
    9cc4:	8293      	strh	r3, [r2, #20]
		break;
    9cc6:	e017      	b.n	9cf8 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    9cc8:	4b10      	ldr	r3, [pc, #64]	; (9d0c <system_clock_source_enable+0xa4>)
    9cca:	681b      	ldr	r3, [r3, #0]
    9ccc:	2202      	movs	r2, #2
    9cce:	431a      	orrs	r2, r3
    9cd0:	4b0e      	ldr	r3, [pc, #56]	; (9d0c <system_clock_source_enable+0xa4>)
    9cd2:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    9cd4:	4b0e      	ldr	r3, [pc, #56]	; (9d10 <system_clock_source_enable+0xa8>)
    9cd6:	4798      	blx	r3
		break;
    9cd8:	e00e      	b.n	9cf8 <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    9cda:	4a0b      	ldr	r2, [pc, #44]	; (9d08 <system_clock_source_enable+0xa0>)
    9cdc:	490a      	ldr	r1, [pc, #40]	; (9d08 <system_clock_source_enable+0xa0>)
    9cde:	2344      	movs	r3, #68	; 0x44
    9ce0:	5ccb      	ldrb	r3, [r1, r3]
    9ce2:	b2db      	uxtb	r3, r3
    9ce4:	2102      	movs	r1, #2
    9ce6:	430b      	orrs	r3, r1
    9ce8:	b2d9      	uxtb	r1, r3
    9cea:	2344      	movs	r3, #68	; 0x44
    9cec:	54d1      	strb	r1, [r2, r3]
		break;
    9cee:	e003      	b.n	9cf8 <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    9cf0:	2300      	movs	r3, #0
    9cf2:	e002      	b.n	9cfa <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    9cf4:	2317      	movs	r3, #23
    9cf6:	e000      	b.n	9cfa <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    9cf8:	2300      	movs	r3, #0
}
    9cfa:	0018      	movs	r0, r3
    9cfc:	46bd      	mov	sp, r7
    9cfe:	b002      	add	sp, #8
    9d00:	bd80      	pop	{r7, pc}
    9d02:	46c0      	nop			; (mov r8, r8)
    9d04:	0000e4b8 	.word	0x0000e4b8
    9d08:	40000800 	.word	0x40000800
    9d0c:	200054ec 	.word	0x200054ec
    9d10:	000098b5 	.word	0x000098b5

00009d14 <system_clock_source_is_ready>:
 * \retval true   Clock source is enabled and ready
 * \retval false  Clock source is disabled or not yet ready
 */
bool system_clock_source_is_ready(
		const enum system_clock_source clock_source)
{
    9d14:	b580      	push	{r7, lr}
    9d16:	b084      	sub	sp, #16
    9d18:	af00      	add	r7, sp, #0
    9d1a:	0002      	movs	r2, r0
    9d1c:	1dfb      	adds	r3, r7, #7
    9d1e:	701a      	strb	r2, [r3, #0]
	uint32_t mask = 0;
    9d20:	2300      	movs	r3, #0
    9d22:	60fb      	str	r3, [r7, #12]

	switch (clock_source) {
    9d24:	1dfb      	adds	r3, r7, #7
    9d26:	781b      	ldrb	r3, [r3, #0]
    9d28:	2b08      	cmp	r3, #8
    9d2a:	d821      	bhi.n	9d70 <system_clock_source_is_ready+0x5c>
    9d2c:	009a      	lsls	r2, r3, #2
    9d2e:	4b18      	ldr	r3, [pc, #96]	; (9d90 <system_clock_source_is_ready+0x7c>)
    9d30:	18d3      	adds	r3, r2, r3
    9d32:	681b      	ldr	r3, [r3, #0]
    9d34:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		mask = SYSCTRL_PCLKSR_OSC8MRDY;
    9d36:	2308      	movs	r3, #8
    9d38:	60fb      	str	r3, [r7, #12]
		break;
    9d3a:	e01b      	b.n	9d74 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		mask = SYSCTRL_PCLKSR_OSC32KRDY;
    9d3c:	2304      	movs	r3, #4
    9d3e:	60fb      	str	r3, [r7, #12]
		break;
    9d40:	e018      	b.n	9d74 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		mask = SYSCTRL_PCLKSR_XOSCRDY;
    9d42:	2301      	movs	r3, #1
    9d44:	60fb      	str	r3, [r7, #12]
		break;
    9d46:	e015      	b.n	9d74 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		mask = SYSCTRL_PCLKSR_XOSC32KRDY;
    9d48:	2302      	movs	r3, #2
    9d4a:	60fb      	str	r3, [r7, #12]
		break;
    9d4c:	e012      	b.n	9d74 <system_clock_source_is_ready+0x60>
	case SYSTEM_CLOCK_SOURCE_DFLL:
		if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
			mask = (SYSCTRL_PCLKSR_DFLLRDY |
			        SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC);
		} else {
			mask = SYSCTRL_PCLKSR_DFLLRDY;
    9d4e:	2310      	movs	r3, #16
    9d50:	60fb      	str	r3, [r7, #12]
		}
		break;
    9d52:	e00f      	b.n	9d74 <system_clock_source_is_ready+0x60>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		return ((SYSCTRL->DPLLSTATUS.reg &
    9d54:	4a0f      	ldr	r2, [pc, #60]	; (9d94 <system_clock_source_is_ready+0x80>)
    9d56:	2350      	movs	r3, #80	; 0x50
    9d58:	5cd3      	ldrb	r3, [r2, r3]
    9d5a:	b2db      	uxtb	r3, r3
    9d5c:	001a      	movs	r2, r3
    9d5e:	2303      	movs	r3, #3
    9d60:	4013      	ands	r3, r2
				(SYSCTRL_DPLLSTATUS_CLKRDY | SYSCTRL_DPLLSTATUS_LOCK)) ==
    9d62:	3b03      	subs	r3, #3
    9d64:	425a      	negs	r2, r3
    9d66:	4153      	adcs	r3, r2
    9d68:	b2db      	uxtb	r3, r3
    9d6a:	e00c      	b.n	9d86 <system_clock_source_is_ready+0x72>
				(SYSCTRL_DPLLSTATUS_CLKRDY | SYSCTRL_DPLLSTATUS_LOCK));
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Not possible to disable */
		return true;
    9d6c:	2301      	movs	r3, #1
    9d6e:	e00a      	b.n	9d86 <system_clock_source_is_ready+0x72>

	default:
		return false;
    9d70:	2300      	movs	r3, #0
    9d72:	e008      	b.n	9d86 <system_clock_source_is_ready+0x72>
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    9d74:	4b07      	ldr	r3, [pc, #28]	; (9d94 <system_clock_source_is_ready+0x80>)
    9d76:	68db      	ldr	r3, [r3, #12]
    9d78:	68fa      	ldr	r2, [r7, #12]
    9d7a:	401a      	ands	r2, r3
    9d7c:	68fb      	ldr	r3, [r7, #12]
    9d7e:	1ad3      	subs	r3, r2, r3
    9d80:	425a      	negs	r2, r3
    9d82:	4153      	adcs	r3, r2
    9d84:	b2db      	uxtb	r3, r3
}
    9d86:	0018      	movs	r0, r3
    9d88:	46bd      	mov	sp, r7
    9d8a:	b004      	add	sp, #16
    9d8c:	bd80      	pop	{r7, pc}
    9d8e:	46c0      	nop			; (mov r8, r8)
    9d90:	0000e4dc 	.word	0x0000e4dc
    9d94:	40000800 	.word	0x40000800

00009d98 <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
    9d98:	b580      	push	{r7, lr}
    9d9a:	b082      	sub	sp, #8
    9d9c:	af00      	add	r7, sp, #0
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    9d9e:	003b      	movs	r3, r7
    9da0:	2202      	movs	r2, #2
    9da2:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    9da4:	2300      	movs	r3, #0
    9da6:	607b      	str	r3, [r7, #4]
    9da8:	e009      	b.n	9dbe <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    9daa:	687b      	ldr	r3, [r7, #4]
    9dac:	b2db      	uxtb	r3, r3
    9dae:	003a      	movs	r2, r7
    9db0:	0011      	movs	r1, r2
    9db2:	0018      	movs	r0, r3
    9db4:	4b05      	ldr	r3, [pc, #20]	; (9dcc <_switch_peripheral_gclk+0x34>)
    9db6:	4798      	blx	r3
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    9db8:	687b      	ldr	r3, [r7, #4]
    9dba:	3301      	adds	r3, #1
    9dbc:	607b      	str	r3, [r7, #4]
    9dbe:	687b      	ldr	r3, [r7, #4]
    9dc0:	2b24      	cmp	r3, #36	; 0x24
    9dc2:	d9f2      	bls.n	9daa <_switch_peripheral_gclk+0x12>
	}
}
    9dc4:	46c0      	nop			; (mov r8, r8)
    9dc6:	46bd      	mov	sp, r7
    9dc8:	b002      	add	sp, #8
    9dca:	bd80      	pop	{r7, pc}
    9dcc:	0000a3a9 	.word	0x0000a3a9

00009dd0 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    9dd0:	b580      	push	{r7, lr}
    9dd2:	b0aa      	sub	sp, #168	; 0xa8
    9dd4:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    9dd6:	4b96      	ldr	r3, [pc, #600]	; (a030 <system_clock_init+0x260>)
    9dd8:	22c2      	movs	r2, #194	; 0xc2
    9dda:	00d2      	lsls	r2, r2, #3
    9ddc:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    9dde:	2001      	movs	r0, #1
    9de0:	4b94      	ldr	r3, [pc, #592]	; (a034 <system_clock_init+0x264>)
    9de2:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
    9de4:	4b94      	ldr	r3, [pc, #592]	; (a038 <system_clock_init+0x268>)
    9de6:	4798      	blx	r3

	/* XOSC */
#if CONF_CLOCK_XOSC_ENABLE == true
	struct system_clock_source_xosc_config xosc_conf;
	system_clock_source_xosc_get_config_defaults(&xosc_conf);
    9de8:	2398      	movs	r3, #152	; 0x98
    9dea:	18fb      	adds	r3, r7, r3
    9dec:	0018      	movs	r0, r3
    9dee:	4b93      	ldr	r3, [pc, #588]	; (a03c <system_clock_init+0x26c>)
    9df0:	4798      	blx	r3

	xosc_conf.external_clock    = CONF_CLOCK_XOSC_EXTERNAL_CRYSTAL;
    9df2:	2398      	movs	r3, #152	; 0x98
    9df4:	18fb      	adds	r3, r7, r3
    9df6:	2200      	movs	r2, #0
    9df8:	701a      	strb	r2, [r3, #0]
	xosc_conf.startup_time      = CONF_CLOCK_XOSC_STARTUP_TIME;
    9dfa:	2398      	movs	r3, #152	; 0x98
    9dfc:	18fb      	adds	r3, r7, r3
    9dfe:	220f      	movs	r2, #15
    9e00:	705a      	strb	r2, [r3, #1]
	xosc_conf.frequency         = CONF_CLOCK_XOSC_EXTERNAL_FREQUENCY;
    9e02:	2398      	movs	r3, #152	; 0x98
    9e04:	18fb      	adds	r3, r7, r3
    9e06:	4a8e      	ldr	r2, [pc, #568]	; (a040 <system_clock_init+0x270>)
    9e08:	605a      	str	r2, [r3, #4]
	xosc_conf.run_in_standby    = CONF_CLOCK_XOSC_RUN_IN_STANDBY;
    9e0a:	2398      	movs	r3, #152	; 0x98
    9e0c:	18fb      	adds	r3, r7, r3
    9e0e:	2200      	movs	r2, #0
    9e10:	721a      	strb	r2, [r3, #8]

	system_clock_source_xosc_set_config(&xosc_conf);
    9e12:	2398      	movs	r3, #152	; 0x98
    9e14:	18fb      	adds	r3, r7, r3
    9e16:	0018      	movs	r0, r3
    9e18:	4b8a      	ldr	r3, [pc, #552]	; (a044 <system_clock_init+0x274>)
    9e1a:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC);
    9e1c:	2000      	movs	r0, #0
    9e1e:	4b8a      	ldr	r3, [pc, #552]	; (a048 <system_clock_init+0x278>)
    9e20:	4798      	blx	r3
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC));
    9e22:	46c0      	nop			; (mov r8, r8)
    9e24:	2000      	movs	r0, #0
    9e26:	4b89      	ldr	r3, [pc, #548]	; (a04c <system_clock_init+0x27c>)
    9e28:	4798      	blx	r3
    9e2a:	0003      	movs	r3, r0
    9e2c:	001a      	movs	r2, r3
    9e2e:	2301      	movs	r3, #1
    9e30:	4053      	eors	r3, r2
    9e32:	b2db      	uxtb	r3, r3
    9e34:	2b00      	cmp	r3, #0
    9e36:	d1f5      	bne.n	9e24 <system_clock_init+0x54>
	if (CONF_CLOCK_XOSC_ON_DEMAND || CONF_CLOCK_XOSC_AUTO_GAIN_CONTROL) {
		SYSCTRL->XOSC.reg |=
    9e38:	497d      	ldr	r1, [pc, #500]	; (a030 <system_clock_init+0x260>)
    9e3a:	4b7d      	ldr	r3, [pc, #500]	; (a030 <system_clock_init+0x260>)
    9e3c:	8a1b      	ldrh	r3, [r3, #16]
    9e3e:	b29b      	uxth	r3, r3
    9e40:	2288      	movs	r2, #136	; 0x88
    9e42:	0112      	lsls	r2, r2, #4
    9e44:	4313      	orrs	r3, r2
    9e46:	b29b      	uxth	r3, r3
    9e48:	820b      	strh	r3, [r1, #16]


	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);
    9e4a:	2384      	movs	r3, #132	; 0x84
    9e4c:	18fb      	adds	r3, r7, r3
    9e4e:	0018      	movs	r0, r3
    9e50:	4b7f      	ldr	r3, [pc, #508]	; (a050 <system_clock_init+0x280>)
    9e52:	4798      	blx	r3

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    9e54:	2384      	movs	r3, #132	; 0x84
    9e56:	18fb      	adds	r3, r7, r3
    9e58:	2200      	movs	r2, #0
    9e5a:	701a      	strb	r2, [r3, #0]
	dfll_conf.on_demand      = false;
    9e5c:	2384      	movs	r3, #132	; 0x84
    9e5e:	18fb      	adds	r3, r7, r3
    9e60:	2200      	movs	r2, #0
    9e62:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    9e64:	4b7b      	ldr	r3, [pc, #492]	; (a054 <system_clock_init+0x284>)
    9e66:	681b      	ldr	r3, [r3, #0]
    9e68:	0e9b      	lsrs	r3, r3, #26
    9e6a:	22a4      	movs	r2, #164	; 0xa4
    9e6c:	18ba      	adds	r2, r7, r2
    9e6e:	6013      	str	r3, [r2, #0]
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    9e70:	23a4      	movs	r3, #164	; 0xa4
    9e72:	18fb      	adds	r3, r7, r3
    9e74:	681b      	ldr	r3, [r3, #0]
    9e76:	2b3f      	cmp	r3, #63	; 0x3f
    9e78:	d103      	bne.n	9e82 <system_clock_init+0xb2>
		coarse = 0x1f;
    9e7a:	231f      	movs	r3, #31
    9e7c:	22a4      	movs	r2, #164	; 0xa4
    9e7e:	18ba      	adds	r2, r7, r2
    9e80:	6013      	str	r3, [r2, #0]
	}
	dfll_conf.coarse_value = coarse;
    9e82:	23a4      	movs	r3, #164	; 0xa4
    9e84:	18fb      	adds	r3, r7, r3
    9e86:	681b      	ldr	r3, [r3, #0]
    9e88:	b2da      	uxtb	r2, r3
    9e8a:	2384      	movs	r3, #132	; 0x84
    9e8c:	18fb      	adds	r3, r7, r3
    9e8e:	721a      	strb	r2, [r3, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN) {
		dfll_conf.fine_value   = CONF_CLOCK_DFLL_FINE_VALUE;
    9e90:	2384      	movs	r3, #132	; 0x84
    9e92:	18fb      	adds	r3, r7, r3
    9e94:	2280      	movs	r2, #128	; 0x80
    9e96:	0092      	lsls	r2, r2, #2
    9e98:	815a      	strh	r2, [r3, #10]
	}

#  if CONF_CLOCK_DFLL_QUICK_LOCK == true
	dfll_conf.quick_lock = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    9e9a:	2384      	movs	r3, #132	; 0x84
    9e9c:	18fb      	adds	r3, r7, r3
    9e9e:	2200      	movs	r2, #0
    9ea0:	805a      	strh	r2, [r3, #2]
#  else
	dfll_conf.quick_lock = SYSTEM_CLOCK_DFLL_QUICK_LOCK_DISABLE;
#  endif

#  if CONF_CLOCK_DFLL_TRACK_AFTER_FINE_LOCK == true
	dfll_conf.stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    9ea2:	2384      	movs	r3, #132	; 0x84
    9ea4:	18fb      	adds	r3, r7, r3
    9ea6:	2200      	movs	r2, #0
    9ea8:	71da      	strb	r2, [r3, #7]
#  else
	dfll_conf.stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_FIX_AFTER_LOCK;
#  endif

#  if CONF_CLOCK_DFLL_KEEP_LOCK_ON_WAKEUP == true
	dfll_conf.wakeup_lock = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    9eaa:	2384      	movs	r3, #132	; 0x84
    9eac:	18fb      	adds	r3, r7, r3
    9eae:	2200      	movs	r2, #0
    9eb0:	719a      	strb	r2, [r3, #6]
#  else
	dfll_conf.wakeup_lock = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_LOSE;
#  endif

#  if CONF_CLOCK_DFLL_ENABLE_CHILL_CYCLE == true
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    9eb2:	2384      	movs	r3, #132	; 0x84
    9eb4:	18fb      	adds	r3, r7, r3
    9eb6:	2200      	movs	r2, #0
    9eb8:	809a      	strh	r2, [r3, #4]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    9eba:	2384      	movs	r3, #132	; 0x84
    9ebc:	18fb      	adds	r3, r7, r3
    9ebe:	2207      	movs	r2, #7
    9ec0:	731a      	strb	r2, [r3, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    9ec2:	2384      	movs	r3, #132	; 0x84
    9ec4:	18fb      	adds	r3, r7, r3
    9ec6:	223f      	movs	r2, #63	; 0x3f
    9ec8:	81da      	strh	r2, [r3, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    9eca:	2384      	movs	r3, #132	; 0x84
    9ecc:	18fb      	adds	r3, r7, r3
    9ece:	0018      	movs	r0, r3
    9ed0:	4b61      	ldr	r3, [pc, #388]	; (a058 <system_clock_init+0x288>)
    9ed2:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    9ed4:	2380      	movs	r3, #128	; 0x80
    9ed6:	18fb      	adds	r3, r7, r3
    9ed8:	0018      	movs	r0, r3
    9eda:	4b60      	ldr	r3, [pc, #384]	; (a05c <system_clock_init+0x28c>)
    9edc:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    9ede:	2380      	movs	r3, #128	; 0x80
    9ee0:	18fb      	adds	r3, r7, r3
    9ee2:	2200      	movs	r2, #0
    9ee4:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    9ee6:	2380      	movs	r3, #128	; 0x80
    9ee8:	18fb      	adds	r3, r7, r3
    9eea:	2201      	movs	r2, #1
    9eec:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    9eee:	2380      	movs	r3, #128	; 0x80
    9ef0:	18fb      	adds	r3, r7, r3
    9ef2:	2200      	movs	r2, #0
    9ef4:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    9ef6:	2380      	movs	r3, #128	; 0x80
    9ef8:	18fb      	adds	r3, r7, r3
    9efa:	0018      	movs	r0, r3
    9efc:	4b58      	ldr	r3, [pc, #352]	; (a060 <system_clock_init+0x290>)
    9efe:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    9f00:	2006      	movs	r0, #6
    9f02:	4b51      	ldr	r3, [pc, #324]	; (a048 <system_clock_init+0x278>)
    9f04:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    9f06:	4b57      	ldr	r3, [pc, #348]	; (a064 <system_clock_init+0x294>)
    9f08:	4798      	blx	r3

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    9f0a:	2368      	movs	r3, #104	; 0x68
    9f0c:	18fb      	adds	r3, r7, r3
    9f0e:	0018      	movs	r0, r3
    9f10:	4b55      	ldr	r3, [pc, #340]	; (a068 <system_clock_init+0x298>)
    9f12:	4798      	blx	r3
    9f14:	2368      	movs	r3, #104	; 0x68
    9f16:	18fb      	adds	r3, r7, r3
    9f18:	2206      	movs	r2, #6
    9f1a:	701a      	strb	r2, [r3, #0]
    9f1c:	2368      	movs	r3, #104	; 0x68
    9f1e:	18fb      	adds	r3, r7, r3
    9f20:	2201      	movs	r2, #1
    9f22:	605a      	str	r2, [r3, #4]
    9f24:	2368      	movs	r3, #104	; 0x68
    9f26:	18fb      	adds	r3, r7, r3
    9f28:	2200      	movs	r2, #0
    9f2a:	721a      	strb	r2, [r3, #8]
    9f2c:	2368      	movs	r3, #104	; 0x68
    9f2e:	18fb      	adds	r3, r7, r3
    9f30:	2200      	movs	r2, #0
    9f32:	725a      	strb	r2, [r3, #9]
    9f34:	2368      	movs	r3, #104	; 0x68
    9f36:	18fb      	adds	r3, r7, r3
    9f38:	0019      	movs	r1, r3
    9f3a:	2001      	movs	r0, #1
    9f3c:	4b4b      	ldr	r3, [pc, #300]	; (a06c <system_clock_init+0x29c>)
    9f3e:	4798      	blx	r3
    9f40:	2001      	movs	r0, #1
    9f42:	4b4b      	ldr	r3, [pc, #300]	; (a070 <system_clock_init+0x2a0>)
    9f44:	4798      	blx	r3
    9f46:	2350      	movs	r3, #80	; 0x50
    9f48:	18fb      	adds	r3, r7, r3
    9f4a:	0018      	movs	r0, r3
    9f4c:	4b46      	ldr	r3, [pc, #280]	; (a068 <system_clock_init+0x298>)
    9f4e:	4798      	blx	r3
    9f50:	2350      	movs	r3, #80	; 0x50
    9f52:	18fb      	adds	r3, r7, r3
    9f54:	2200      	movs	r2, #0
    9f56:	701a      	strb	r2, [r3, #0]
    9f58:	2350      	movs	r3, #80	; 0x50
    9f5a:	18fb      	adds	r3, r7, r3
    9f5c:	2201      	movs	r2, #1
    9f5e:	605a      	str	r2, [r3, #4]
    9f60:	2350      	movs	r3, #80	; 0x50
    9f62:	18fb      	adds	r3, r7, r3
    9f64:	2200      	movs	r2, #0
    9f66:	721a      	strb	r2, [r3, #8]
    9f68:	2350      	movs	r3, #80	; 0x50
    9f6a:	18fb      	adds	r3, r7, r3
    9f6c:	2200      	movs	r2, #0
    9f6e:	725a      	strb	r2, [r3, #9]
    9f70:	2350      	movs	r3, #80	; 0x50
    9f72:	18fb      	adds	r3, r7, r3
    9f74:	0019      	movs	r1, r3
    9f76:	2003      	movs	r0, #3
    9f78:	4b3c      	ldr	r3, [pc, #240]	; (a06c <system_clock_init+0x29c>)
    9f7a:	4798      	blx	r3
    9f7c:	2003      	movs	r0, #3
    9f7e:	4b3c      	ldr	r3, [pc, #240]	; (a070 <system_clock_init+0x2a0>)
    9f80:	4798      	blx	r3
    9f82:	2344      	movs	r3, #68	; 0x44
    9f84:	18fb      	adds	r3, r7, r3
    9f86:	0018      	movs	r0, r3
    9f88:	4b37      	ldr	r3, [pc, #220]	; (a068 <system_clock_init+0x298>)
    9f8a:	4798      	blx	r3
    9f8c:	2344      	movs	r3, #68	; 0x44
    9f8e:	18fb      	adds	r3, r7, r3
    9f90:	2206      	movs	r2, #6
    9f92:	701a      	strb	r2, [r3, #0]
    9f94:	2344      	movs	r3, #68	; 0x44
    9f96:	18fb      	adds	r3, r7, r3
    9f98:	22ff      	movs	r2, #255	; 0xff
    9f9a:	605a      	str	r2, [r3, #4]
    9f9c:	2344      	movs	r3, #68	; 0x44
    9f9e:	18fb      	adds	r3, r7, r3
    9fa0:	2200      	movs	r2, #0
    9fa2:	721a      	strb	r2, [r3, #8]
    9fa4:	2344      	movs	r3, #68	; 0x44
    9fa6:	18fb      	adds	r3, r7, r3
    9fa8:	2200      	movs	r2, #0
    9faa:	725a      	strb	r2, [r3, #9]
    9fac:	2344      	movs	r3, #68	; 0x44
    9fae:	18fb      	adds	r3, r7, r3
    9fb0:	0019      	movs	r1, r3
    9fb2:	2004      	movs	r0, #4
    9fb4:	4b2d      	ldr	r3, [pc, #180]	; (a06c <system_clock_init+0x29c>)
    9fb6:	4798      	blx	r3
    9fb8:	2004      	movs	r0, #4
    9fba:	4b2d      	ldr	r3, [pc, #180]	; (a070 <system_clock_init+0x2a0>)
    9fbc:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    9fbe:	2007      	movs	r0, #7
    9fc0:	4b21      	ldr	r3, [pc, #132]	; (a048 <system_clock_init+0x278>)
    9fc2:	4798      	blx	r3
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    9fc4:	46c0      	nop			; (mov r8, r8)
    9fc6:	2007      	movs	r0, #7
    9fc8:	4b20      	ldr	r3, [pc, #128]	; (a04c <system_clock_init+0x27c>)
    9fca:	4798      	blx	r3
    9fcc:	0003      	movs	r3, r0
    9fce:	001a      	movs	r2, r3
    9fd0:	2301      	movs	r3, #1
    9fd2:	4053      	eors	r3, r2
    9fd4:	b2db      	uxtb	r3, r3
    9fd6:	2b00      	cmp	r3, #0
    9fd8:	d1f5      	bne.n	9fc6 <system_clock_init+0x1f6>

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    9fda:	2000      	movs	r0, #0
    9fdc:	4b25      	ldr	r3, [pc, #148]	; (a074 <system_clock_init+0x2a4>)
    9fde:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    9fe0:	2100      	movs	r1, #0
    9fe2:	2000      	movs	r0, #0
    9fe4:	4b24      	ldr	r3, [pc, #144]	; (a078 <system_clock_init+0x2a8>)
    9fe6:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    9fe8:	2100      	movs	r1, #0
    9fea:	2001      	movs	r0, #1
    9fec:	4b22      	ldr	r3, [pc, #136]	; (a078 <system_clock_init+0x2a8>)
    9fee:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
    9ff0:	2100      	movs	r1, #0
    9ff2:	2002      	movs	r0, #2
    9ff4:	4b20      	ldr	r3, [pc, #128]	; (a078 <system_clock_init+0x2a8>)
    9ff6:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    9ff8:	1d3b      	adds	r3, r7, #4
    9ffa:	0018      	movs	r0, r3
    9ffc:	4b1a      	ldr	r3, [pc, #104]	; (a068 <system_clock_init+0x298>)
    9ffe:	4798      	blx	r3
    a000:	1d3b      	adds	r3, r7, #4
    a002:	2207      	movs	r2, #7
    a004:	701a      	strb	r2, [r3, #0]
    a006:	1d3b      	adds	r3, r7, #4
    a008:	2201      	movs	r2, #1
    a00a:	605a      	str	r2, [r3, #4]
    a00c:	1d3b      	adds	r3, r7, #4
    a00e:	2200      	movs	r2, #0
    a010:	721a      	strb	r2, [r3, #8]
    a012:	1d3b      	adds	r3, r7, #4
    a014:	2200      	movs	r2, #0
    a016:	725a      	strb	r2, [r3, #9]
    a018:	1d3b      	adds	r3, r7, #4
    a01a:	0019      	movs	r1, r3
    a01c:	2000      	movs	r0, #0
    a01e:	4b13      	ldr	r3, [pc, #76]	; (a06c <system_clock_init+0x29c>)
    a020:	4798      	blx	r3
    a022:	2000      	movs	r0, #0
    a024:	4b12      	ldr	r3, [pc, #72]	; (a070 <system_clock_init+0x2a0>)
    a026:	4798      	blx	r3
#endif
}
    a028:	46c0      	nop			; (mov r8, r8)
    a02a:	46bd      	mov	sp, r7
    a02c:	b02a      	add	sp, #168	; 0xa8
    a02e:	bd80      	pop	{r7, pc}
    a030:	40000800 	.word	0x40000800
    a034:	00009865 	.word	0x00009865
    a038:	00009d99 	.word	0x00009d99
    a03c:	00009745 	.word	0x00009745
    a040:	00b71b00 	.word	0x00b71b00
    a044:	00009a31 	.word	0x00009a31
    a048:	00009c69 	.word	0x00009c69
    a04c:	00009d15 	.word	0x00009d15
    a050:	0000979f 	.word	0x0000979f
    a054:	00806024 	.word	0x00806024
    a058:	00009b99 	.word	0x00009b99
    a05c:	0000977d 	.word	0x0000977d
    a060:	000099b9 	.word	0x000099b9
    a064:	0000a121 	.word	0x0000a121
    a068:	00009715 	.word	0x00009715
    a06c:	0000a151 	.word	0x0000a151
    a070:	0000a275 	.word	0x0000a275
    a074:	000097f1 	.word	0x000097f1
    a078:	00009811 	.word	0x00009811

0000a07c <system_apb_clock_set_mask>:
{
    a07c:	b580      	push	{r7, lr}
    a07e:	b082      	sub	sp, #8
    a080:	af00      	add	r7, sp, #0
    a082:	0002      	movs	r2, r0
    a084:	6039      	str	r1, [r7, #0]
    a086:	1dfb      	adds	r3, r7, #7
    a088:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    a08a:	1dfb      	adds	r3, r7, #7
    a08c:	781b      	ldrb	r3, [r3, #0]
    a08e:	2b01      	cmp	r3, #1
    a090:	d00a      	beq.n	a0a8 <system_apb_clock_set_mask+0x2c>
    a092:	2b02      	cmp	r3, #2
    a094:	d00f      	beq.n	a0b6 <system_apb_clock_set_mask+0x3a>
    a096:	2b00      	cmp	r3, #0
    a098:	d114      	bne.n	a0c4 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    a09a:	4b0e      	ldr	r3, [pc, #56]	; (a0d4 <system_apb_clock_set_mask+0x58>)
    a09c:	4a0d      	ldr	r2, [pc, #52]	; (a0d4 <system_apb_clock_set_mask+0x58>)
    a09e:	6991      	ldr	r1, [r2, #24]
    a0a0:	683a      	ldr	r2, [r7, #0]
    a0a2:	430a      	orrs	r2, r1
    a0a4:	619a      	str	r2, [r3, #24]
			break;
    a0a6:	e00f      	b.n	a0c8 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    a0a8:	4b0a      	ldr	r3, [pc, #40]	; (a0d4 <system_apb_clock_set_mask+0x58>)
    a0aa:	4a0a      	ldr	r2, [pc, #40]	; (a0d4 <system_apb_clock_set_mask+0x58>)
    a0ac:	69d1      	ldr	r1, [r2, #28]
    a0ae:	683a      	ldr	r2, [r7, #0]
    a0b0:	430a      	orrs	r2, r1
    a0b2:	61da      	str	r2, [r3, #28]
			break;
    a0b4:	e008      	b.n	a0c8 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    a0b6:	4b07      	ldr	r3, [pc, #28]	; (a0d4 <system_apb_clock_set_mask+0x58>)
    a0b8:	4a06      	ldr	r2, [pc, #24]	; (a0d4 <system_apb_clock_set_mask+0x58>)
    a0ba:	6a11      	ldr	r1, [r2, #32]
    a0bc:	683a      	ldr	r2, [r7, #0]
    a0be:	430a      	orrs	r2, r1
    a0c0:	621a      	str	r2, [r3, #32]
			break;
    a0c2:	e001      	b.n	a0c8 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    a0c4:	2317      	movs	r3, #23
    a0c6:	e000      	b.n	a0ca <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    a0c8:	2300      	movs	r3, #0
}
    a0ca:	0018      	movs	r0, r3
    a0cc:	46bd      	mov	sp, r7
    a0ce:	b002      	add	sp, #8
    a0d0:	bd80      	pop	{r7, pc}
    a0d2:	46c0      	nop			; (mov r8, r8)
    a0d4:	40000400 	.word	0x40000400

0000a0d8 <system_interrupt_enter_critical_section>:
{
    a0d8:	b580      	push	{r7, lr}
    a0da:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    a0dc:	4b02      	ldr	r3, [pc, #8]	; (a0e8 <system_interrupt_enter_critical_section+0x10>)
    a0de:	4798      	blx	r3
}
    a0e0:	46c0      	nop			; (mov r8, r8)
    a0e2:	46bd      	mov	sp, r7
    a0e4:	bd80      	pop	{r7, pc}
    a0e6:	46c0      	nop			; (mov r8, r8)
    a0e8:	00009681 	.word	0x00009681

0000a0ec <system_interrupt_leave_critical_section>:
{
    a0ec:	b580      	push	{r7, lr}
    a0ee:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    a0f0:	4b02      	ldr	r3, [pc, #8]	; (a0fc <system_interrupt_leave_critical_section+0x10>)
    a0f2:	4798      	blx	r3
}
    a0f4:	46c0      	nop			; (mov r8, r8)
    a0f6:	46bd      	mov	sp, r7
    a0f8:	bd80      	pop	{r7, pc}
    a0fa:	46c0      	nop			; (mov r8, r8)
    a0fc:	000096d5 	.word	0x000096d5

0000a100 <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    a100:	b580      	push	{r7, lr}
    a102:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    a104:	4b05      	ldr	r3, [pc, #20]	; (a11c <system_gclk_is_syncing+0x1c>)
    a106:	785b      	ldrb	r3, [r3, #1]
    a108:	b2db      	uxtb	r3, r3
    a10a:	b25b      	sxtb	r3, r3
    a10c:	2b00      	cmp	r3, #0
    a10e:	da01      	bge.n	a114 <system_gclk_is_syncing+0x14>
		return true;
    a110:	2301      	movs	r3, #1
    a112:	e000      	b.n	a116 <system_gclk_is_syncing+0x16>
	}

	return false;
    a114:	2300      	movs	r3, #0
}
    a116:	0018      	movs	r0, r3
    a118:	46bd      	mov	sp, r7
    a11a:	bd80      	pop	{r7, pc}
    a11c:	40000c00 	.word	0x40000c00

0000a120 <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    a120:	b580      	push	{r7, lr}
    a122:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    a124:	2108      	movs	r1, #8
    a126:	2000      	movs	r0, #0
    a128:	4b07      	ldr	r3, [pc, #28]	; (a148 <system_gclk_init+0x28>)
    a12a:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    a12c:	4b07      	ldr	r3, [pc, #28]	; (a14c <system_gclk_init+0x2c>)
    a12e:	2201      	movs	r2, #1
    a130:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    a132:	46c0      	nop			; (mov r8, r8)
    a134:	4b05      	ldr	r3, [pc, #20]	; (a14c <system_gclk_init+0x2c>)
    a136:	781b      	ldrb	r3, [r3, #0]
    a138:	b2db      	uxtb	r3, r3
    a13a:	001a      	movs	r2, r3
    a13c:	2301      	movs	r3, #1
    a13e:	4013      	ands	r3, r2
    a140:	d1f8      	bne.n	a134 <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    a142:	46c0      	nop			; (mov r8, r8)
    a144:	46bd      	mov	sp, r7
    a146:	bd80      	pop	{r7, pc}
    a148:	0000a07d 	.word	0x0000a07d
    a14c:	40000c00 	.word	0x40000c00

0000a150 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    a150:	b580      	push	{r7, lr}
    a152:	b086      	sub	sp, #24
    a154:	af00      	add	r7, sp, #0
    a156:	0002      	movs	r2, r0
    a158:	6039      	str	r1, [r7, #0]
    a15a:	1dfb      	adds	r3, r7, #7
    a15c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    a15e:	1dfb      	adds	r3, r7, #7
    a160:	781b      	ldrb	r3, [r3, #0]
    a162:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    a164:	1dfb      	adds	r3, r7, #7
    a166:	781b      	ldrb	r3, [r3, #0]
    a168:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    a16a:	683b      	ldr	r3, [r7, #0]
    a16c:	781b      	ldrb	r3, [r3, #0]
    a16e:	021b      	lsls	r3, r3, #8
    a170:	001a      	movs	r2, r3
    a172:	697b      	ldr	r3, [r7, #20]
    a174:	4313      	orrs	r3, r2
    a176:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    a178:	683b      	ldr	r3, [r7, #0]
    a17a:	785b      	ldrb	r3, [r3, #1]
    a17c:	2b00      	cmp	r3, #0
    a17e:	d004      	beq.n	a18a <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    a180:	697b      	ldr	r3, [r7, #20]
    a182:	2280      	movs	r2, #128	; 0x80
    a184:	02d2      	lsls	r2, r2, #11
    a186:	4313      	orrs	r3, r2
    a188:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    a18a:	683b      	ldr	r3, [r7, #0]
    a18c:	7a5b      	ldrb	r3, [r3, #9]
    a18e:	2b00      	cmp	r3, #0
    a190:	d004      	beq.n	a19c <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    a192:	697b      	ldr	r3, [r7, #20]
    a194:	2280      	movs	r2, #128	; 0x80
    a196:	0312      	lsls	r2, r2, #12
    a198:	4313      	orrs	r3, r2
    a19a:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    a19c:	683b      	ldr	r3, [r7, #0]
    a19e:	685b      	ldr	r3, [r3, #4]
    a1a0:	2b01      	cmp	r3, #1
    a1a2:	d92c      	bls.n	a1fe <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    a1a4:	683b      	ldr	r3, [r7, #0]
    a1a6:	685a      	ldr	r2, [r3, #4]
    a1a8:	683b      	ldr	r3, [r7, #0]
    a1aa:	685b      	ldr	r3, [r3, #4]
    a1ac:	3b01      	subs	r3, #1
    a1ae:	4013      	ands	r3, r2
    a1b0:	d11a      	bne.n	a1e8 <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    a1b2:	2300      	movs	r3, #0
    a1b4:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    a1b6:	2302      	movs	r3, #2
    a1b8:	60bb      	str	r3, [r7, #8]
    a1ba:	e005      	b.n	a1c8 <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    a1bc:	68fb      	ldr	r3, [r7, #12]
    a1be:	3301      	adds	r3, #1
    a1c0:	60fb      	str	r3, [r7, #12]
						mask <<= 1) {
    a1c2:	68bb      	ldr	r3, [r7, #8]
    a1c4:	005b      	lsls	r3, r3, #1
    a1c6:	60bb      	str	r3, [r7, #8]
			for (mask = (1UL << 1); mask < config->division_factor;
    a1c8:	683b      	ldr	r3, [r7, #0]
    a1ca:	685a      	ldr	r2, [r3, #4]
    a1cc:	68bb      	ldr	r3, [r7, #8]
    a1ce:	429a      	cmp	r2, r3
    a1d0:	d8f4      	bhi.n	a1bc <system_gclk_gen_set_config+0x6c>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    a1d2:	68fb      	ldr	r3, [r7, #12]
    a1d4:	021b      	lsls	r3, r3, #8
    a1d6:	693a      	ldr	r2, [r7, #16]
    a1d8:	4313      	orrs	r3, r2
    a1da:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    a1dc:	697b      	ldr	r3, [r7, #20]
    a1de:	2280      	movs	r2, #128	; 0x80
    a1e0:	0352      	lsls	r2, r2, #13
    a1e2:	4313      	orrs	r3, r2
    a1e4:	617b      	str	r3, [r7, #20]
    a1e6:	e00a      	b.n	a1fe <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    a1e8:	683b      	ldr	r3, [r7, #0]
    a1ea:	685b      	ldr	r3, [r3, #4]
    a1ec:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |=
    a1ee:	693a      	ldr	r2, [r7, #16]
    a1f0:	4313      	orrs	r3, r2
    a1f2:	613b      	str	r3, [r7, #16]

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    a1f4:	697b      	ldr	r3, [r7, #20]
    a1f6:	2280      	movs	r2, #128	; 0x80
    a1f8:	0292      	lsls	r2, r2, #10
    a1fa:	4313      	orrs	r3, r2
    a1fc:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    a1fe:	683b      	ldr	r3, [r7, #0]
    a200:	7a1b      	ldrb	r3, [r3, #8]
    a202:	2b00      	cmp	r3, #0
    a204:	d004      	beq.n	a210 <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    a206:	697b      	ldr	r3, [r7, #20]
    a208:	2280      	movs	r2, #128	; 0x80
    a20a:	0392      	lsls	r2, r2, #14
    a20c:	4313      	orrs	r3, r2
    a20e:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    a210:	46c0      	nop			; (mov r8, r8)
    a212:	4b13      	ldr	r3, [pc, #76]	; (a260 <system_gclk_gen_set_config+0x110>)
    a214:	4798      	blx	r3
    a216:	1e03      	subs	r3, r0, #0
    a218:	d1fb      	bne.n	a212 <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    a21a:	4b12      	ldr	r3, [pc, #72]	; (a264 <system_gclk_gen_set_config+0x114>)
    a21c:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    a21e:	4a12      	ldr	r2, [pc, #72]	; (a268 <system_gclk_gen_set_config+0x118>)
    a220:	1dfb      	adds	r3, r7, #7
    a222:	781b      	ldrb	r3, [r3, #0]
    a224:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    a226:	46c0      	nop			; (mov r8, r8)
    a228:	4b0d      	ldr	r3, [pc, #52]	; (a260 <system_gclk_gen_set_config+0x110>)
    a22a:	4798      	blx	r3
    a22c:	1e03      	subs	r3, r0, #0
    a22e:	d1fb      	bne.n	a228 <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    a230:	4b0e      	ldr	r3, [pc, #56]	; (a26c <system_gclk_gen_set_config+0x11c>)
    a232:	693a      	ldr	r2, [r7, #16]
    a234:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    a236:	46c0      	nop			; (mov r8, r8)
    a238:	4b09      	ldr	r3, [pc, #36]	; (a260 <system_gclk_gen_set_config+0x110>)
    a23a:	4798      	blx	r3
    a23c:	1e03      	subs	r3, r0, #0
    a23e:	d1fb      	bne.n	a238 <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    a240:	4b0a      	ldr	r3, [pc, #40]	; (a26c <system_gclk_gen_set_config+0x11c>)
    a242:	4a0a      	ldr	r2, [pc, #40]	; (a26c <system_gclk_gen_set_config+0x11c>)
    a244:	6851      	ldr	r1, [r2, #4]
    a246:	2280      	movs	r2, #128	; 0x80
    a248:	0252      	lsls	r2, r2, #9
    a24a:	4011      	ands	r1, r2
    a24c:	697a      	ldr	r2, [r7, #20]
    a24e:	430a      	orrs	r2, r1
    a250:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    a252:	4b07      	ldr	r3, [pc, #28]	; (a270 <system_gclk_gen_set_config+0x120>)
    a254:	4798      	blx	r3
}
    a256:	46c0      	nop			; (mov r8, r8)
    a258:	46bd      	mov	sp, r7
    a25a:	b006      	add	sp, #24
    a25c:	bd80      	pop	{r7, pc}
    a25e:	46c0      	nop			; (mov r8, r8)
    a260:	0000a101 	.word	0x0000a101
    a264:	0000a0d9 	.word	0x0000a0d9
    a268:	40000c08 	.word	0x40000c08
    a26c:	40000c00 	.word	0x40000c00
    a270:	0000a0ed 	.word	0x0000a0ed

0000a274 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    a274:	b580      	push	{r7, lr}
    a276:	b082      	sub	sp, #8
    a278:	af00      	add	r7, sp, #0
    a27a:	0002      	movs	r2, r0
    a27c:	1dfb      	adds	r3, r7, #7
    a27e:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    a280:	46c0      	nop			; (mov r8, r8)
    a282:	4b0e      	ldr	r3, [pc, #56]	; (a2bc <system_gclk_gen_enable+0x48>)
    a284:	4798      	blx	r3
    a286:	1e03      	subs	r3, r0, #0
    a288:	d1fb      	bne.n	a282 <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    a28a:	4b0d      	ldr	r3, [pc, #52]	; (a2c0 <system_gclk_gen_enable+0x4c>)
    a28c:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    a28e:	4a0d      	ldr	r2, [pc, #52]	; (a2c4 <system_gclk_gen_enable+0x50>)
    a290:	1dfb      	adds	r3, r7, #7
    a292:	781b      	ldrb	r3, [r3, #0]
    a294:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    a296:	46c0      	nop			; (mov r8, r8)
    a298:	4b08      	ldr	r3, [pc, #32]	; (a2bc <system_gclk_gen_enable+0x48>)
    a29a:	4798      	blx	r3
    a29c:	1e03      	subs	r3, r0, #0
    a29e:	d1fb      	bne.n	a298 <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    a2a0:	4b09      	ldr	r3, [pc, #36]	; (a2c8 <system_gclk_gen_enable+0x54>)
    a2a2:	4a09      	ldr	r2, [pc, #36]	; (a2c8 <system_gclk_gen_enable+0x54>)
    a2a4:	6852      	ldr	r2, [r2, #4]
    a2a6:	2180      	movs	r1, #128	; 0x80
    a2a8:	0249      	lsls	r1, r1, #9
    a2aa:	430a      	orrs	r2, r1
    a2ac:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    a2ae:	4b07      	ldr	r3, [pc, #28]	; (a2cc <system_gclk_gen_enable+0x58>)
    a2b0:	4798      	blx	r3
}
    a2b2:	46c0      	nop			; (mov r8, r8)
    a2b4:	46bd      	mov	sp, r7
    a2b6:	b002      	add	sp, #8
    a2b8:	bd80      	pop	{r7, pc}
    a2ba:	46c0      	nop			; (mov r8, r8)
    a2bc:	0000a101 	.word	0x0000a101
    a2c0:	0000a0d9 	.word	0x0000a0d9
    a2c4:	40000c04 	.word	0x40000c04
    a2c8:	40000c00 	.word	0x40000c00
    a2cc:	0000a0ed 	.word	0x0000a0ed

0000a2d0 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    a2d0:	b580      	push	{r7, lr}
    a2d2:	b086      	sub	sp, #24
    a2d4:	af00      	add	r7, sp, #0
    a2d6:	0002      	movs	r2, r0
    a2d8:	1dfb      	adds	r3, r7, #7
    a2da:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    a2dc:	46c0      	nop			; (mov r8, r8)
    a2de:	4b2a      	ldr	r3, [pc, #168]	; (a388 <system_gclk_gen_get_hz+0xb8>)
    a2e0:	4798      	blx	r3
    a2e2:	1e03      	subs	r3, r0, #0
    a2e4:	d1fb      	bne.n	a2de <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    a2e6:	4b29      	ldr	r3, [pc, #164]	; (a38c <system_gclk_gen_get_hz+0xbc>)
    a2e8:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    a2ea:	4a29      	ldr	r2, [pc, #164]	; (a390 <system_gclk_gen_get_hz+0xc0>)
    a2ec:	1dfb      	adds	r3, r7, #7
    a2ee:	781b      	ldrb	r3, [r3, #0]
    a2f0:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    a2f2:	46c0      	nop			; (mov r8, r8)
    a2f4:	4b24      	ldr	r3, [pc, #144]	; (a388 <system_gclk_gen_get_hz+0xb8>)
    a2f6:	4798      	blx	r3
    a2f8:	1e03      	subs	r3, r0, #0
    a2fa:	d1fb      	bne.n	a2f4 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    a2fc:	4b25      	ldr	r3, [pc, #148]	; (a394 <system_gclk_gen_get_hz+0xc4>)
    a2fe:	685b      	ldr	r3, [r3, #4]
    a300:	04db      	lsls	r3, r3, #19
    a302:	0edb      	lsrs	r3, r3, #27
    a304:	b2db      	uxtb	r3, r3
	uint32_t gen_input_hz = system_clock_source_get_hz(
    a306:	0018      	movs	r0, r3
    a308:	4b23      	ldr	r3, [pc, #140]	; (a398 <system_gclk_gen_get_hz+0xc8>)
    a30a:	4798      	blx	r3
    a30c:	0003      	movs	r3, r0
    a30e:	617b      	str	r3, [r7, #20]

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    a310:	4a1f      	ldr	r2, [pc, #124]	; (a390 <system_gclk_gen_get_hz+0xc0>)
    a312:	1dfb      	adds	r3, r7, #7
    a314:	781b      	ldrb	r3, [r3, #0]
    a316:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    a318:	4b1e      	ldr	r3, [pc, #120]	; (a394 <system_gclk_gen_get_hz+0xc4>)
    a31a:	685b      	ldr	r3, [r3, #4]
    a31c:	02db      	lsls	r3, r3, #11
    a31e:	0fdb      	lsrs	r3, r3, #31
    a320:	b2da      	uxtb	r2, r3
    a322:	2313      	movs	r3, #19
    a324:	18fb      	adds	r3, r7, r3
    a326:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    a328:	4a1c      	ldr	r2, [pc, #112]	; (a39c <system_gclk_gen_get_hz+0xcc>)
    a32a:	1dfb      	adds	r3, r7, #7
    a32c:	781b      	ldrb	r3, [r3, #0]
    a32e:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    a330:	46c0      	nop			; (mov r8, r8)
    a332:	4b15      	ldr	r3, [pc, #84]	; (a388 <system_gclk_gen_get_hz+0xb8>)
    a334:	4798      	blx	r3
    a336:	1e03      	subs	r3, r0, #0
    a338:	d1fb      	bne.n	a332 <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    a33a:	4b16      	ldr	r3, [pc, #88]	; (a394 <system_gclk_gen_get_hz+0xc4>)
    a33c:	689b      	ldr	r3, [r3, #8]
    a33e:	021b      	lsls	r3, r3, #8
    a340:	0c1b      	lsrs	r3, r3, #16
    a342:	b29b      	uxth	r3, r3
    a344:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    a346:	4b16      	ldr	r3, [pc, #88]	; (a3a0 <system_gclk_gen_get_hz+0xd0>)
    a348:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    a34a:	2313      	movs	r3, #19
    a34c:	18fb      	adds	r3, r7, r3
    a34e:	781b      	ldrb	r3, [r3, #0]
    a350:	2b00      	cmp	r3, #0
    a352:	d109      	bne.n	a368 <system_gclk_gen_get_hz+0x98>
    a354:	68fb      	ldr	r3, [r7, #12]
    a356:	2b01      	cmp	r3, #1
    a358:	d906      	bls.n	a368 <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
    a35a:	4b12      	ldr	r3, [pc, #72]	; (a3a4 <system_gclk_gen_get_hz+0xd4>)
    a35c:	68f9      	ldr	r1, [r7, #12]
    a35e:	6978      	ldr	r0, [r7, #20]
    a360:	4798      	blx	r3
    a362:	0003      	movs	r3, r0
    a364:	617b      	str	r3, [r7, #20]
    a366:	e00a      	b.n	a37e <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
    a368:	2313      	movs	r3, #19
    a36a:	18fb      	adds	r3, r7, r3
    a36c:	781b      	ldrb	r3, [r3, #0]
    a36e:	2b00      	cmp	r3, #0
    a370:	d005      	beq.n	a37e <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
    a372:	68fb      	ldr	r3, [r7, #12]
    a374:	3301      	adds	r3, #1
    a376:	697a      	ldr	r2, [r7, #20]
    a378:	40da      	lsrs	r2, r3
    a37a:	0013      	movs	r3, r2
    a37c:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    a37e:	697b      	ldr	r3, [r7, #20]
}
    a380:	0018      	movs	r0, r3
    a382:	46bd      	mov	sp, r7
    a384:	b006      	add	sp, #24
    a386:	bd80      	pop	{r7, pc}
    a388:	0000a101 	.word	0x0000a101
    a38c:	0000a0d9 	.word	0x0000a0d9
    a390:	40000c04 	.word	0x40000c04
    a394:	40000c00 	.word	0x40000c00
    a398:	000098f9 	.word	0x000098f9
    a39c:	40000c08 	.word	0x40000c08
    a3a0:	0000a0ed 	.word	0x0000a0ed
    a3a4:	0000a9b1 	.word	0x0000a9b1

0000a3a8 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    a3a8:	b580      	push	{r7, lr}
    a3aa:	b084      	sub	sp, #16
    a3ac:	af00      	add	r7, sp, #0
    a3ae:	0002      	movs	r2, r0
    a3b0:	6039      	str	r1, [r7, #0]
    a3b2:	1dfb      	adds	r3, r7, #7
    a3b4:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    a3b6:	1dfb      	adds	r3, r7, #7
    a3b8:	781b      	ldrb	r3, [r3, #0]
    a3ba:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    a3bc:	683b      	ldr	r3, [r7, #0]
    a3be:	781b      	ldrb	r3, [r3, #0]
    a3c0:	021b      	lsls	r3, r3, #8
    a3c2:	001a      	movs	r2, r3
    a3c4:	68fb      	ldr	r3, [r7, #12]
    a3c6:	4313      	orrs	r3, r2
    a3c8:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    a3ca:	1dfb      	adds	r3, r7, #7
    a3cc:	781b      	ldrb	r3, [r3, #0]
    a3ce:	0018      	movs	r0, r3
    a3d0:	4b04      	ldr	r3, [pc, #16]	; (a3e4 <system_gclk_chan_set_config+0x3c>)
    a3d2:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    a3d4:	4b04      	ldr	r3, [pc, #16]	; (a3e8 <system_gclk_chan_set_config+0x40>)
    a3d6:	68fa      	ldr	r2, [r7, #12]
    a3d8:	b292      	uxth	r2, r2
    a3da:	805a      	strh	r2, [r3, #2]
}
    a3dc:	46c0      	nop			; (mov r8, r8)
    a3de:	46bd      	mov	sp, r7
    a3e0:	b004      	add	sp, #16
    a3e2:	bd80      	pop	{r7, pc}
    a3e4:	0000a435 	.word	0x0000a435
    a3e8:	40000c00 	.word	0x40000c00

0000a3ec <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    a3ec:	b580      	push	{r7, lr}
    a3ee:	b082      	sub	sp, #8
    a3f0:	af00      	add	r7, sp, #0
    a3f2:	0002      	movs	r2, r0
    a3f4:	1dfb      	adds	r3, r7, #7
    a3f6:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    a3f8:	4b0a      	ldr	r3, [pc, #40]	; (a424 <system_gclk_chan_enable+0x38>)
    a3fa:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    a3fc:	4a0a      	ldr	r2, [pc, #40]	; (a428 <system_gclk_chan_enable+0x3c>)
    a3fe:	1dfb      	adds	r3, r7, #7
    a400:	781b      	ldrb	r3, [r3, #0]
    a402:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    a404:	4909      	ldr	r1, [pc, #36]	; (a42c <system_gclk_chan_enable+0x40>)
    a406:	4b09      	ldr	r3, [pc, #36]	; (a42c <system_gclk_chan_enable+0x40>)
    a408:	885b      	ldrh	r3, [r3, #2]
    a40a:	b29b      	uxth	r3, r3
    a40c:	2280      	movs	r2, #128	; 0x80
    a40e:	01d2      	lsls	r2, r2, #7
    a410:	4313      	orrs	r3, r2
    a412:	b29b      	uxth	r3, r3
    a414:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    a416:	4b06      	ldr	r3, [pc, #24]	; (a430 <system_gclk_chan_enable+0x44>)
    a418:	4798      	blx	r3
}
    a41a:	46c0      	nop			; (mov r8, r8)
    a41c:	46bd      	mov	sp, r7
    a41e:	b002      	add	sp, #8
    a420:	bd80      	pop	{r7, pc}
    a422:	46c0      	nop			; (mov r8, r8)
    a424:	0000a0d9 	.word	0x0000a0d9
    a428:	40000c02 	.word	0x40000c02
    a42c:	40000c00 	.word	0x40000c00
    a430:	0000a0ed 	.word	0x0000a0ed

0000a434 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    a434:	b580      	push	{r7, lr}
    a436:	b084      	sub	sp, #16
    a438:	af00      	add	r7, sp, #0
    a43a:	0002      	movs	r2, r0
    a43c:	1dfb      	adds	r3, r7, #7
    a43e:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    a440:	4b1c      	ldr	r3, [pc, #112]	; (a4b4 <system_gclk_chan_disable+0x80>)
    a442:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    a444:	4a1c      	ldr	r2, [pc, #112]	; (a4b8 <system_gclk_chan_disable+0x84>)
    a446:	1dfb      	adds	r3, r7, #7
    a448:	781b      	ldrb	r3, [r3, #0]
    a44a:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    a44c:	4b1b      	ldr	r3, [pc, #108]	; (a4bc <system_gclk_chan_disable+0x88>)
    a44e:	885b      	ldrh	r3, [r3, #2]
    a450:	051b      	lsls	r3, r3, #20
    a452:	0f1b      	lsrs	r3, r3, #28
    a454:	b2db      	uxtb	r3, r3
    a456:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    a458:	4a18      	ldr	r2, [pc, #96]	; (a4bc <system_gclk_chan_disable+0x88>)
    a45a:	8853      	ldrh	r3, [r2, #2]
    a45c:	4918      	ldr	r1, [pc, #96]	; (a4c0 <system_gclk_chan_disable+0x8c>)
    a45e:	400b      	ands	r3, r1
    a460:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    a462:	4a16      	ldr	r2, [pc, #88]	; (a4bc <system_gclk_chan_disable+0x88>)
    a464:	4b15      	ldr	r3, [pc, #84]	; (a4bc <system_gclk_chan_disable+0x88>)
    a466:	885b      	ldrh	r3, [r3, #2]
    a468:	b29b      	uxth	r3, r3
    a46a:	4916      	ldr	r1, [pc, #88]	; (a4c4 <system_gclk_chan_disable+0x90>)
    a46c:	400b      	ands	r3, r1
    a46e:	b29b      	uxth	r3, r3
    a470:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    a472:	46c0      	nop			; (mov r8, r8)
    a474:	4b11      	ldr	r3, [pc, #68]	; (a4bc <system_gclk_chan_disable+0x88>)
    a476:	885b      	ldrh	r3, [r3, #2]
    a478:	b29b      	uxth	r3, r3
    a47a:	001a      	movs	r2, r3
    a47c:	2380      	movs	r3, #128	; 0x80
    a47e:	01db      	lsls	r3, r3, #7
    a480:	4013      	ands	r3, r2
    a482:	d1f7      	bne.n	a474 <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    a484:	4a0d      	ldr	r2, [pc, #52]	; (a4bc <system_gclk_chan_disable+0x88>)
    a486:	68fb      	ldr	r3, [r7, #12]
    a488:	b2db      	uxtb	r3, r3
    a48a:	1c19      	adds	r1, r3, #0
    a48c:	230f      	movs	r3, #15
    a48e:	400b      	ands	r3, r1
    a490:	b2d9      	uxtb	r1, r3
    a492:	8853      	ldrh	r3, [r2, #2]
    a494:	1c08      	adds	r0, r1, #0
    a496:	210f      	movs	r1, #15
    a498:	4001      	ands	r1, r0
    a49a:	0208      	lsls	r0, r1, #8
    a49c:	4908      	ldr	r1, [pc, #32]	; (a4c0 <system_gclk_chan_disable+0x8c>)
    a49e:	400b      	ands	r3, r1
    a4a0:	1c19      	adds	r1, r3, #0
    a4a2:	1c03      	adds	r3, r0, #0
    a4a4:	430b      	orrs	r3, r1
    a4a6:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    a4a8:	4b07      	ldr	r3, [pc, #28]	; (a4c8 <system_gclk_chan_disable+0x94>)
    a4aa:	4798      	blx	r3
}
    a4ac:	46c0      	nop			; (mov r8, r8)
    a4ae:	46bd      	mov	sp, r7
    a4b0:	b004      	add	sp, #16
    a4b2:	bd80      	pop	{r7, pc}
    a4b4:	0000a0d9 	.word	0x0000a0d9
    a4b8:	40000c02 	.word	0x40000c02
    a4bc:	40000c00 	.word	0x40000c00
    a4c0:	fffff0ff 	.word	0xfffff0ff
    a4c4:	ffffbfff 	.word	0xffffbfff
    a4c8:	0000a0ed 	.word	0x0000a0ed

0000a4cc <system_gclk_chan_lock>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_lock(
		const uint8_t channel)
{
    a4cc:	b580      	push	{r7, lr}
    a4ce:	b082      	sub	sp, #8
    a4d0:	af00      	add	r7, sp, #0
    a4d2:	0002      	movs	r2, r0
    a4d4:	1dfb      	adds	r3, r7, #7
    a4d6:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    a4d8:	4b09      	ldr	r3, [pc, #36]	; (a500 <system_gclk_chan_lock+0x34>)
    a4da:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    a4dc:	4a09      	ldr	r2, [pc, #36]	; (a504 <system_gclk_chan_lock+0x38>)
    a4de:	1dfb      	adds	r3, r7, #7
    a4e0:	781b      	ldrb	r3, [r3, #0]
    a4e2:	7013      	strb	r3, [r2, #0]

	/* Lock the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_WRTLOCK | GCLK_CLKCTRL_CLKEN;
    a4e4:	4a08      	ldr	r2, [pc, #32]	; (a508 <system_gclk_chan_lock+0x3c>)
    a4e6:	4b08      	ldr	r3, [pc, #32]	; (a508 <system_gclk_chan_lock+0x3c>)
    a4e8:	885b      	ldrh	r3, [r3, #2]
    a4ea:	b29b      	uxth	r3, r3
    a4ec:	4907      	ldr	r1, [pc, #28]	; (a50c <system_gclk_chan_lock+0x40>)
    a4ee:	430b      	orrs	r3, r1
    a4f0:	b29b      	uxth	r3, r3
    a4f2:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    a4f4:	4b06      	ldr	r3, [pc, #24]	; (a510 <system_gclk_chan_lock+0x44>)
    a4f6:	4798      	blx	r3
}
    a4f8:	46c0      	nop			; (mov r8, r8)
    a4fa:	46bd      	mov	sp, r7
    a4fc:	b002      	add	sp, #8
    a4fe:	bd80      	pop	{r7, pc}
    a500:	0000a0d9 	.word	0x0000a0d9
    a504:	40000c02 	.word	0x40000c02
    a508:	40000c00 	.word	0x40000c00
    a50c:	ffffc000 	.word	0xffffc000
    a510:	0000a0ed 	.word	0x0000a0ed

0000a514 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    a514:	b580      	push	{r7, lr}
    a516:	b084      	sub	sp, #16
    a518:	af00      	add	r7, sp, #0
    a51a:	0002      	movs	r2, r0
    a51c:	1dfb      	adds	r3, r7, #7
    a51e:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    a520:	4b0d      	ldr	r3, [pc, #52]	; (a558 <system_gclk_chan_get_hz+0x44>)
    a522:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    a524:	4a0d      	ldr	r2, [pc, #52]	; (a55c <system_gclk_chan_get_hz+0x48>)
    a526:	1dfb      	adds	r3, r7, #7
    a528:	781b      	ldrb	r3, [r3, #0]
    a52a:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    a52c:	4b0c      	ldr	r3, [pc, #48]	; (a560 <system_gclk_chan_get_hz+0x4c>)
    a52e:	885b      	ldrh	r3, [r3, #2]
    a530:	051b      	lsls	r3, r3, #20
    a532:	0f1b      	lsrs	r3, r3, #28
    a534:	b2da      	uxtb	r2, r3
    a536:	230f      	movs	r3, #15
    a538:	18fb      	adds	r3, r7, r3
    a53a:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    a53c:	4b09      	ldr	r3, [pc, #36]	; (a564 <system_gclk_chan_get_hz+0x50>)
    a53e:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    a540:	230f      	movs	r3, #15
    a542:	18fb      	adds	r3, r7, r3
    a544:	781b      	ldrb	r3, [r3, #0]
    a546:	0018      	movs	r0, r3
    a548:	4b07      	ldr	r3, [pc, #28]	; (a568 <system_gclk_chan_get_hz+0x54>)
    a54a:	4798      	blx	r3
    a54c:	0003      	movs	r3, r0
}
    a54e:	0018      	movs	r0, r3
    a550:	46bd      	mov	sp, r7
    a552:	b004      	add	sp, #16
    a554:	bd80      	pop	{r7, pc}
    a556:	46c0      	nop			; (mov r8, r8)
    a558:	0000a0d9 	.word	0x0000a0d9
    a55c:	40000c02 	.word	0x40000c02
    a560:	40000c00 	.word	0x40000c00
    a564:	0000a0ed 	.word	0x0000a0ed
    a568:	0000a2d1 	.word	0x0000a2d1

0000a56c <system_pinmux_get_group_from_gpio_pin>:
{
    a56c:	b580      	push	{r7, lr}
    a56e:	b084      	sub	sp, #16
    a570:	af00      	add	r7, sp, #0
    a572:	0002      	movs	r2, r0
    a574:	1dfb      	adds	r3, r7, #7
    a576:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    a578:	230f      	movs	r3, #15
    a57a:	18fb      	adds	r3, r7, r3
    a57c:	1dfa      	adds	r2, r7, #7
    a57e:	7812      	ldrb	r2, [r2, #0]
    a580:	09d2      	lsrs	r2, r2, #7
    a582:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    a584:	230e      	movs	r3, #14
    a586:	18fb      	adds	r3, r7, r3
    a588:	1dfa      	adds	r2, r7, #7
    a58a:	7812      	ldrb	r2, [r2, #0]
    a58c:	0952      	lsrs	r2, r2, #5
    a58e:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    a590:	4b0d      	ldr	r3, [pc, #52]	; (a5c8 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    a592:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    a594:	230f      	movs	r3, #15
    a596:	18fb      	adds	r3, r7, r3
    a598:	781b      	ldrb	r3, [r3, #0]
    a59a:	2b00      	cmp	r3, #0
    a59c:	d10f      	bne.n	a5be <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    a59e:	230f      	movs	r3, #15
    a5a0:	18fb      	adds	r3, r7, r3
    a5a2:	781b      	ldrb	r3, [r3, #0]
    a5a4:	009b      	lsls	r3, r3, #2
    a5a6:	2210      	movs	r2, #16
    a5a8:	4694      	mov	ip, r2
    a5aa:	44bc      	add	ip, r7
    a5ac:	4463      	add	r3, ip
    a5ae:	3b08      	subs	r3, #8
    a5b0:	681a      	ldr	r2, [r3, #0]
    a5b2:	230e      	movs	r3, #14
    a5b4:	18fb      	adds	r3, r7, r3
    a5b6:	781b      	ldrb	r3, [r3, #0]
    a5b8:	01db      	lsls	r3, r3, #7
    a5ba:	18d3      	adds	r3, r2, r3
    a5bc:	e000      	b.n	a5c0 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    a5be:	2300      	movs	r3, #0
}
    a5c0:	0018      	movs	r0, r3
    a5c2:	46bd      	mov	sp, r7
    a5c4:	b004      	add	sp, #16
    a5c6:	bd80      	pop	{r7, pc}
    a5c8:	41004400 	.word	0x41004400

0000a5cc <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    a5cc:	b580      	push	{r7, lr}
    a5ce:	b088      	sub	sp, #32
    a5d0:	af00      	add	r7, sp, #0
    a5d2:	60f8      	str	r0, [r7, #12]
    a5d4:	60b9      	str	r1, [r7, #8]
    a5d6:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    a5d8:	2300      	movs	r3, #0
    a5da:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    a5dc:	687b      	ldr	r3, [r7, #4]
    a5de:	78db      	ldrb	r3, [r3, #3]
    a5e0:	2201      	movs	r2, #1
    a5e2:	4053      	eors	r3, r2
    a5e4:	b2db      	uxtb	r3, r3
    a5e6:	2b00      	cmp	r3, #0
    a5e8:	d035      	beq.n	a656 <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    a5ea:	687b      	ldr	r3, [r7, #4]
    a5ec:	781b      	ldrb	r3, [r3, #0]
    a5ee:	2b80      	cmp	r3, #128	; 0x80
    a5f0:	d00b      	beq.n	a60a <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    a5f2:	69fb      	ldr	r3, [r7, #28]
    a5f4:	2280      	movs	r2, #128	; 0x80
    a5f6:	0252      	lsls	r2, r2, #9
    a5f8:	4313      	orrs	r3, r2
    a5fa:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    a5fc:	687b      	ldr	r3, [r7, #4]
    a5fe:	781b      	ldrb	r3, [r3, #0]
    a600:	061b      	lsls	r3, r3, #24
    a602:	001a      	movs	r2, r3
    a604:	69fb      	ldr	r3, [r7, #28]
    a606:	4313      	orrs	r3, r2
    a608:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    a60a:	687b      	ldr	r3, [r7, #4]
    a60c:	785b      	ldrb	r3, [r3, #1]
    a60e:	2b00      	cmp	r3, #0
    a610:	d003      	beq.n	a61a <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    a612:	687b      	ldr	r3, [r7, #4]
    a614:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    a616:	2b02      	cmp	r3, #2
    a618:	d110      	bne.n	a63c <_system_pinmux_config+0x70>
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    a61a:	69fb      	ldr	r3, [r7, #28]
    a61c:	2280      	movs	r2, #128	; 0x80
    a61e:	0292      	lsls	r2, r2, #10
    a620:	4313      	orrs	r3, r2
    a622:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    a624:	687b      	ldr	r3, [r7, #4]
    a626:	789b      	ldrb	r3, [r3, #2]
    a628:	2b00      	cmp	r3, #0
    a62a:	d004      	beq.n	a636 <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    a62c:	69fb      	ldr	r3, [r7, #28]
    a62e:	2280      	movs	r2, #128	; 0x80
    a630:	02d2      	lsls	r2, r2, #11
    a632:	4313      	orrs	r3, r2
    a634:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    a636:	68fb      	ldr	r3, [r7, #12]
    a638:	68ba      	ldr	r2, [r7, #8]
    a63a:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    a63c:	687b      	ldr	r3, [r7, #4]
    a63e:	785b      	ldrb	r3, [r3, #1]
    a640:	2b01      	cmp	r3, #1
    a642:	d003      	beq.n	a64c <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    a644:	687b      	ldr	r3, [r7, #4]
    a646:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    a648:	2b02      	cmp	r3, #2
    a64a:	d107      	bne.n	a65c <_system_pinmux_config+0x90>
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    a64c:	69fb      	ldr	r3, [r7, #28]
    a64e:	4a22      	ldr	r2, [pc, #136]	; (a6d8 <_system_pinmux_config+0x10c>)
    a650:	4013      	ands	r3, r2
    a652:	61fb      	str	r3, [r7, #28]
    a654:	e002      	b.n	a65c <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    a656:	68fb      	ldr	r3, [r7, #12]
    a658:	68ba      	ldr	r2, [r7, #8]
    a65a:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    a65c:	68bb      	ldr	r3, [r7, #8]
    a65e:	041b      	lsls	r3, r3, #16
    a660:	0c1b      	lsrs	r3, r3, #16
    a662:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    a664:	68bb      	ldr	r3, [r7, #8]
    a666:	0c1b      	lsrs	r3, r3, #16
    a668:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    a66a:	69ba      	ldr	r2, [r7, #24]
    a66c:	69fb      	ldr	r3, [r7, #28]
    a66e:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    a670:	22a0      	movs	r2, #160	; 0xa0
    a672:	05d2      	lsls	r2, r2, #23
    a674:	431a      	orrs	r2, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    a676:	68fb      	ldr	r3, [r7, #12]
    a678:	629a      	str	r2, [r3, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    a67a:	697a      	ldr	r2, [r7, #20]
    a67c:	69fb      	ldr	r3, [r7, #28]
    a67e:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    a680:	22d0      	movs	r2, #208	; 0xd0
    a682:	0612      	lsls	r2, r2, #24
    a684:	431a      	orrs	r2, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    a686:	68fb      	ldr	r3, [r7, #12]
    a688:	629a      	str	r2, [r3, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    a68a:	687b      	ldr	r3, [r7, #4]
    a68c:	78db      	ldrb	r3, [r3, #3]
    a68e:	2201      	movs	r2, #1
    a690:	4053      	eors	r3, r2
    a692:	b2db      	uxtb	r3, r3
    a694:	2b00      	cmp	r3, #0
    a696:	d01a      	beq.n	a6ce <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    a698:	69fa      	ldr	r2, [r7, #28]
    a69a:	2380      	movs	r3, #128	; 0x80
    a69c:	02db      	lsls	r3, r3, #11
    a69e:	4013      	ands	r3, r2
    a6a0:	d00a      	beq.n	a6b8 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    a6a2:	687b      	ldr	r3, [r7, #4]
    a6a4:	789b      	ldrb	r3, [r3, #2]
    a6a6:	2b01      	cmp	r3, #1
    a6a8:	d103      	bne.n	a6b2 <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    a6aa:	68fb      	ldr	r3, [r7, #12]
    a6ac:	68ba      	ldr	r2, [r7, #8]
    a6ae:	619a      	str	r2, [r3, #24]
    a6b0:	e002      	b.n	a6b8 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    a6b2:	68fb      	ldr	r3, [r7, #12]
    a6b4:	68ba      	ldr	r2, [r7, #8]
    a6b6:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    a6b8:	687b      	ldr	r3, [r7, #4]
    a6ba:	785b      	ldrb	r3, [r3, #1]
    a6bc:	2b01      	cmp	r3, #1
    a6be:	d003      	beq.n	a6c8 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    a6c0:	687b      	ldr	r3, [r7, #4]
    a6c2:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    a6c4:	2b02      	cmp	r3, #2
    a6c6:	d102      	bne.n	a6ce <_system_pinmux_config+0x102>
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    a6c8:	68fb      	ldr	r3, [r7, #12]
    a6ca:	68ba      	ldr	r2, [r7, #8]
    a6cc:	609a      	str	r2, [r3, #8]
		}
	}
}
    a6ce:	46c0      	nop			; (mov r8, r8)
    a6d0:	46bd      	mov	sp, r7
    a6d2:	b008      	add	sp, #32
    a6d4:	bd80      	pop	{r7, pc}
    a6d6:	46c0      	nop			; (mov r8, r8)
    a6d8:	fffbffff 	.word	0xfffbffff

0000a6dc <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    a6dc:	b580      	push	{r7, lr}
    a6de:	b084      	sub	sp, #16
    a6e0:	af00      	add	r7, sp, #0
    a6e2:	0002      	movs	r2, r0
    a6e4:	6039      	str	r1, [r7, #0]
    a6e6:	1dfb      	adds	r3, r7, #7
    a6e8:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    a6ea:	1dfb      	adds	r3, r7, #7
    a6ec:	781b      	ldrb	r3, [r3, #0]
    a6ee:	0018      	movs	r0, r3
    a6f0:	4b0a      	ldr	r3, [pc, #40]	; (a71c <system_pinmux_pin_set_config+0x40>)
    a6f2:	4798      	blx	r3
    a6f4:	0003      	movs	r3, r0
    a6f6:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    a6f8:	1dfb      	adds	r3, r7, #7
    a6fa:	781b      	ldrb	r3, [r3, #0]
    a6fc:	221f      	movs	r2, #31
    a6fe:	4013      	ands	r3, r2
    a700:	2201      	movs	r2, #1
    a702:	409a      	lsls	r2, r3
    a704:	0013      	movs	r3, r2
    a706:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    a708:	683a      	ldr	r2, [r7, #0]
    a70a:	68b9      	ldr	r1, [r7, #8]
    a70c:	68fb      	ldr	r3, [r7, #12]
    a70e:	0018      	movs	r0, r3
    a710:	4b03      	ldr	r3, [pc, #12]	; (a720 <system_pinmux_pin_set_config+0x44>)
    a712:	4798      	blx	r3
}
    a714:	46c0      	nop			; (mov r8, r8)
    a716:	46bd      	mov	sp, r7
    a718:	b004      	add	sp, #16
    a71a:	bd80      	pop	{r7, pc}
    a71c:	0000a56d 	.word	0x0000a56d
    a720:	0000a5cd 	.word	0x0000a5cd

0000a724 <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    a724:	b580      	push	{r7, lr}
    a726:	af00      	add	r7, sp, #0
	return;
    a728:	46c0      	nop			; (mov r8, r8)
}
    a72a:	46bd      	mov	sp, r7
    a72c:	bd80      	pop	{r7, pc}
	...

0000a730 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    a730:	b580      	push	{r7, lr}
    a732:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    a734:	4b06      	ldr	r3, [pc, #24]	; (a750 <system_init+0x20>)
    a736:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    a738:	4b06      	ldr	r3, [pc, #24]	; (a754 <system_init+0x24>)
    a73a:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    a73c:	4b06      	ldr	r3, [pc, #24]	; (a758 <system_init+0x28>)
    a73e:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    a740:	4b06      	ldr	r3, [pc, #24]	; (a75c <system_init+0x2c>)
    a742:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    a744:	4b06      	ldr	r3, [pc, #24]	; (a760 <system_init+0x30>)
    a746:	4798      	blx	r3
}
    a748:	46c0      	nop			; (mov r8, r8)
    a74a:	46bd      	mov	sp, r7
    a74c:	bd80      	pop	{r7, pc}
    a74e:	46c0      	nop			; (mov r8, r8)
    a750:	00009dd1 	.word	0x00009dd1
    a754:	0000950d 	.word	0x0000950d
    a758:	0000a725 	.word	0x0000a725
    a75c:	0000a725 	.word	0x0000a725
    a760:	0000a725 	.word	0x0000a725

0000a764 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    a764:	b580      	push	{r7, lr}
    a766:	b082      	sub	sp, #8
    a768:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    a76a:	4b2f      	ldr	r3, [pc, #188]	; (a828 <Reset_Handler+0xc4>)
    a76c:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    a76e:	4b2f      	ldr	r3, [pc, #188]	; (a82c <Reset_Handler+0xc8>)
    a770:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    a772:	687a      	ldr	r2, [r7, #4]
    a774:	683b      	ldr	r3, [r7, #0]
    a776:	429a      	cmp	r2, r3
    a778:	d00c      	beq.n	a794 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    a77a:	e007      	b.n	a78c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    a77c:	683b      	ldr	r3, [r7, #0]
    a77e:	1d1a      	adds	r2, r3, #4
    a780:	603a      	str	r2, [r7, #0]
    a782:	687a      	ldr	r2, [r7, #4]
    a784:	1d11      	adds	r1, r2, #4
    a786:	6079      	str	r1, [r7, #4]
    a788:	6812      	ldr	r2, [r2, #0]
    a78a:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
    a78c:	683a      	ldr	r2, [r7, #0]
    a78e:	4b28      	ldr	r3, [pc, #160]	; (a830 <Reset_Handler+0xcc>)
    a790:	429a      	cmp	r2, r3
    a792:	d3f3      	bcc.n	a77c <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    a794:	4b27      	ldr	r3, [pc, #156]	; (a834 <Reset_Handler+0xd0>)
    a796:	603b      	str	r3, [r7, #0]
    a798:	e004      	b.n	a7a4 <Reset_Handler+0x40>
                *pDest++ = 0;
    a79a:	683b      	ldr	r3, [r7, #0]
    a79c:	1d1a      	adds	r2, r3, #4
    a79e:	603a      	str	r2, [r7, #0]
    a7a0:	2200      	movs	r2, #0
    a7a2:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
    a7a4:	683a      	ldr	r2, [r7, #0]
    a7a6:	4b24      	ldr	r3, [pc, #144]	; (a838 <Reset_Handler+0xd4>)
    a7a8:	429a      	cmp	r2, r3
    a7aa:	d3f6      	bcc.n	a79a <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    a7ac:	4b23      	ldr	r3, [pc, #140]	; (a83c <Reset_Handler+0xd8>)
    a7ae:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    a7b0:	4b23      	ldr	r3, [pc, #140]	; (a840 <Reset_Handler+0xdc>)
    a7b2:	687a      	ldr	r2, [r7, #4]
    a7b4:	21ff      	movs	r1, #255	; 0xff
    a7b6:	438a      	bics	r2, r1
    a7b8:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    a7ba:	4a22      	ldr	r2, [pc, #136]	; (a844 <Reset_Handler+0xe0>)
    a7bc:	2390      	movs	r3, #144	; 0x90
    a7be:	005b      	lsls	r3, r3, #1
    a7c0:	2102      	movs	r1, #2
    a7c2:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    a7c4:	4a20      	ldr	r2, [pc, #128]	; (a848 <Reset_Handler+0xe4>)
    a7c6:	78d3      	ldrb	r3, [r2, #3]
    a7c8:	2103      	movs	r1, #3
    a7ca:	438b      	bics	r3, r1
    a7cc:	1c19      	adds	r1, r3, #0
    a7ce:	2302      	movs	r3, #2
    a7d0:	430b      	orrs	r3, r1
    a7d2:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    a7d4:	4a1c      	ldr	r2, [pc, #112]	; (a848 <Reset_Handler+0xe4>)
    a7d6:	78d3      	ldrb	r3, [r2, #3]
    a7d8:	210c      	movs	r1, #12
    a7da:	438b      	bics	r3, r1
    a7dc:	1c19      	adds	r1, r3, #0
    a7de:	2308      	movs	r3, #8
    a7e0:	430b      	orrs	r3, r1
    a7e2:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    a7e4:	4a19      	ldr	r2, [pc, #100]	; (a84c <Reset_Handler+0xe8>)
    a7e6:	7b93      	ldrb	r3, [r2, #14]
    a7e8:	2130      	movs	r1, #48	; 0x30
    a7ea:	438b      	bics	r3, r1
    a7ec:	1c19      	adds	r1, r3, #0
    a7ee:	2320      	movs	r3, #32
    a7f0:	430b      	orrs	r3, r1
    a7f2:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    a7f4:	4a15      	ldr	r2, [pc, #84]	; (a84c <Reset_Handler+0xe8>)
    a7f6:	7b93      	ldrb	r3, [r2, #14]
    a7f8:	210c      	movs	r1, #12
    a7fa:	438b      	bics	r3, r1
    a7fc:	1c19      	adds	r1, r3, #0
    a7fe:	2308      	movs	r3, #8
    a800:	430b      	orrs	r3, r1
    a802:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    a804:	4a11      	ldr	r2, [pc, #68]	; (a84c <Reset_Handler+0xe8>)
    a806:	7b93      	ldrb	r3, [r2, #14]
    a808:	2103      	movs	r1, #3
    a80a:	438b      	bics	r3, r1
    a80c:	1c19      	adds	r1, r3, #0
    a80e:	2302      	movs	r3, #2
    a810:	430b      	orrs	r3, r1
    a812:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    a814:	4a0e      	ldr	r2, [pc, #56]	; (a850 <Reset_Handler+0xec>)
    a816:	6853      	ldr	r3, [r2, #4]
    a818:	2180      	movs	r1, #128	; 0x80
    a81a:	430b      	orrs	r3, r1
    a81c:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    a81e:	4b0d      	ldr	r3, [pc, #52]	; (a854 <Reset_Handler+0xf0>)
    a820:	4798      	blx	r3

        /* Branch to main function */
        main();
    a822:	4b0d      	ldr	r3, [pc, #52]	; (a858 <Reset_Handler+0xf4>)
    a824:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    a826:	e7fe      	b.n	a826 <Reset_Handler+0xc2>
    a828:	0000e69c 	.word	0x0000e69c
    a82c:	20000000 	.word	0x20000000
    a830:	20000188 	.word	0x20000188
    a834:	20000188 	.word	0x20000188
    a838:	2000557c 	.word	0x2000557c
    a83c:	00000000 	.word	0x00000000
    a840:	e000ed00 	.word	0xe000ed00
    a844:	41007000 	.word	0x41007000
    a848:	41005000 	.word	0x41005000
    a84c:	41004800 	.word	0x41004800
    a850:	41004000 	.word	0x41004000
    a854:	0000d875 	.word	0x0000d875
    a858:	0000a90d 	.word	0x0000a90d

0000a85c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    a85c:	b580      	push	{r7, lr}
    a85e:	af00      	add	r7, sp, #0
        while (1) {
    a860:	e7fe      	b.n	a860 <Dummy_Handler+0x4>
	...

0000a864 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    a864:	b580      	push	{r7, lr}
    a866:	b084      	sub	sp, #16
    a868:	af00      	add	r7, sp, #0
    a86a:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    a86c:	4b0a      	ldr	r3, [pc, #40]	; (a898 <_sbrk+0x34>)
    a86e:	681b      	ldr	r3, [r3, #0]
    a870:	2b00      	cmp	r3, #0
    a872:	d102      	bne.n	a87a <_sbrk+0x16>
		heap = (unsigned char *)&_end;
    a874:	4b08      	ldr	r3, [pc, #32]	; (a898 <_sbrk+0x34>)
    a876:	4a09      	ldr	r2, [pc, #36]	; (a89c <_sbrk+0x38>)
    a878:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    a87a:	4b07      	ldr	r3, [pc, #28]	; (a898 <_sbrk+0x34>)
    a87c:	681b      	ldr	r3, [r3, #0]
    a87e:	60fb      	str	r3, [r7, #12]

	heap += incr;
    a880:	4b05      	ldr	r3, [pc, #20]	; (a898 <_sbrk+0x34>)
    a882:	681a      	ldr	r2, [r3, #0]
    a884:	687b      	ldr	r3, [r7, #4]
    a886:	18d2      	adds	r2, r2, r3
    a888:	4b03      	ldr	r3, [pc, #12]	; (a898 <_sbrk+0x34>)
    a88a:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
    a88c:	68fb      	ldr	r3, [r7, #12]
}
    a88e:	0018      	movs	r0, r3
    a890:	46bd      	mov	sp, r7
    a892:	b004      	add	sp, #16
    a894:	bd80      	pop	{r7, pc}
    a896:	46c0      	nop			; (mov r8, r8)
    a898:	20005504 	.word	0x20005504
    a89c:	20007580 	.word	0x20007580

0000a8a0 <wdt_get_config_defaults>:
{
    a8a0:	b580      	push	{r7, lr}
    a8a2:	b082      	sub	sp, #8
    a8a4:	af00      	add	r7, sp, #0
    a8a6:	6078      	str	r0, [r7, #4]
	config->always_on            = false;
    a8a8:	687b      	ldr	r3, [r7, #4]
    a8aa:	2200      	movs	r2, #0
    a8ac:	701a      	strb	r2, [r3, #0]
	config->enable               = true;
    a8ae:	687b      	ldr	r3, [r7, #4]
    a8b0:	2201      	movs	r2, #1
    a8b2:	705a      	strb	r2, [r3, #1]
	config->clock_source         = GCLK_GENERATOR_4;
    a8b4:	687b      	ldr	r3, [r7, #4]
    a8b6:	2204      	movs	r2, #4
    a8b8:	709a      	strb	r2, [r3, #2]
	config->timeout_period       = WDT_PERIOD_16384CLK;
    a8ba:	687b      	ldr	r3, [r7, #4]
    a8bc:	220c      	movs	r2, #12
    a8be:	70da      	strb	r2, [r3, #3]
	config->window_period        = WDT_PERIOD_NONE;
    a8c0:	687b      	ldr	r3, [r7, #4]
    a8c2:	2200      	movs	r2, #0
    a8c4:	711a      	strb	r2, [r3, #4]
	config->early_warning_period = WDT_PERIOD_NONE;
    a8c6:	687b      	ldr	r3, [r7, #4]
    a8c8:	2200      	movs	r2, #0
    a8ca:	715a      	strb	r2, [r3, #5]
}
    a8cc:	46c0      	nop			; (mov r8, r8)
    a8ce:	46bd      	mov	sp, r7
    a8d0:	b002      	add	sp, #8
    a8d2:	bd80      	pop	{r7, pc}

0000a8d4 <configure_wdt>:

#include <asf.h>
#include "task_monitor.h"

static void configure_wdt(void)
{
    a8d4:	b580      	push	{r7, lr}
    a8d6:	b082      	sub	sp, #8
    a8d8:	af00      	add	r7, sp, #0
	struct wdt_conf config_wdt;
	wdt_get_config_defaults(&config_wdt);
    a8da:	003b      	movs	r3, r7
    a8dc:	0018      	movs	r0, r3
    a8de:	4b09      	ldr	r3, [pc, #36]	; (a904 <configure_wdt+0x30>)
    a8e0:	4798      	blx	r3
	config_wdt.always_on = false; // Can be disabled TODO in final, maybe lock this in, but makes debugging difficult
    a8e2:	003b      	movs	r3, r7
    a8e4:	2200      	movs	r2, #0
    a8e6:	701a      	strb	r2, [r3, #0]
	config_wdt.clock_source = GCLK_GENERATOR_4; // 8MHz / 255 = 32.372 kHz
    a8e8:	003b      	movs	r3, r7
    a8ea:	2204      	movs	r2, #4
    a8ec:	709a      	strb	r2, [r3, #2]
	config_wdt.timeout_period = WDT_PERIOD_16384CLK; // Approx 0.5 seconds
    a8ee:	003b      	movs	r3, r7
    a8f0:	220c      	movs	r2, #12
    a8f2:	70da      	strb	r2, [r3, #3]
	wdt_set_config(&config_wdt);
    a8f4:	003b      	movs	r3, r7
    a8f6:	0018      	movs	r0, r3
    a8f8:	4b03      	ldr	r3, [pc, #12]	; (a908 <configure_wdt+0x34>)
    a8fa:	4798      	blx	r3
}
    a8fc:	46c0      	nop			; (mov r8, r8)
    a8fe:	46bd      	mov	sp, r7
    a900:	b002      	add	sp, #8
    a902:	bd80      	pop	{r7, pc}
    a904:	0000a8a1 	.word	0x0000a8a1
    a908:	00007d75 	.word	0x00007d75

0000a90c <main>:

int main (void)
{
    a90c:	b580      	push	{r7, lr}
    a90e:	af00      	add	r7, sp, #0
	system_init();
    a910:	4b10      	ldr	r3, [pc, #64]	; (a954 <main+0x48>)
    a912:	4798      	blx	r3
	delay_init();
    a914:	4b10      	ldr	r3, [pc, #64]	; (a958 <main+0x4c>)
    a916:	4798      	blx	r3
	
	// Enable WDT
	configure_wdt();
    a918:	4b10      	ldr	r3, [pc, #64]	; (a95c <main+0x50>)
    a91a:	4798      	blx	r3
	
	// Set up application tasks.
	create_monitor_task(taskMONITOR_TASK_STACK_SIZE, taskMONITOR_TASK_PRIORITY);
    a91c:	2380      	movs	r3, #128	; 0x80
    a91e:	005b      	lsls	r3, r3, #1
    a920:	2103      	movs	r1, #3
    a922:	0018      	movs	r0, r3
    a924:	4b0e      	ldr	r3, [pc, #56]	; (a960 <main+0x54>)
    a926:	4798      	blx	r3
	create_control_task(taskCONTROL_TASK_STACK_SIZE, taskCONTROL_TASK_PRIORITY);
    a928:	2380      	movs	r3, #128	; 0x80
    a92a:	009b      	lsls	r3, r3, #2
    a92c:	2102      	movs	r1, #2
    a92e:	0018      	movs	r0, r3
    a930:	4b0c      	ldr	r3, [pc, #48]	; (a964 <main+0x58>)
    a932:	4798      	blx	r3
	create_sensor_task(taskSENSOR_TASK_STACK_SIZE, taskSENSOR_TASK_PRIORITY);
    a934:	2380      	movs	r3, #128	; 0x80
    a936:	009b      	lsls	r3, r3, #2
    a938:	2102      	movs	r1, #2
    a93a:	0018      	movs	r0, r3
    a93c:	4b0a      	ldr	r3, [pc, #40]	; (a968 <main+0x5c>)
    a93e:	4798      	blx	r3
	create_hmi_task(taskHMI_TASK_STACK_SIZE, taskHMI_TASK_PRIORITY);
    a940:	2380      	movs	r3, #128	; 0x80
    a942:	009b      	lsls	r3, r3, #2
    a944:	2101      	movs	r1, #1
    a946:	0018      	movs	r0, r3
    a948:	4b08      	ldr	r3, [pc, #32]	; (a96c <main+0x60>)
    a94a:	4798      	blx	r3

	vTaskStartScheduler();
    a94c:	4b08      	ldr	r3, [pc, #32]	; (a970 <main+0x64>)
    a94e:	4798      	blx	r3
	
	// Should never get here, FreeRTOS tasks should have begun
	for (;;)
    a950:	e7fe      	b.n	a950 <main+0x44>
    a952:	46c0      	nop			; (mov r8, r8)
    a954:	0000a731 	.word	0x0000a731
    a958:	000090dd 	.word	0x000090dd
    a95c:	0000a8d5 	.word	0x0000a8d5
    a960:	0000561d 	.word	0x0000561d
    a964:	00004aa9 	.word	0x00004aa9
    a968:	00005a01 	.word	0x00005a01
    a96c:	00005411 	.word	0x00005411
    a970:	00006c41 	.word	0x00006c41

0000a974 <vApplicationMallocFailedHook>:
/******* FreeRTOS User-Defined Hooks *******/

void vApplicationMallocFailedHook(void);

void vApplicationMallocFailedHook(void)
{
    a974:	b580      	push	{r7, lr}
    a976:	af00      	add	r7, sp, #0
	/* Only called if configUSE_MALLOC_FAILED_HOOK is set to 1 in FreeRTOSConfig.h */
	taskDISABLE_INTERRUPTS();
    a978:	b672      	cpsid	i
	for (;;)
    a97a:	e7fe      	b.n	a97a <vApplicationMallocFailedHook+0x6>

0000a97c <vApplicationIdleHook>:
}

void vApplicationIdleHook(void);

void vApplicationIdleHook(void)
{
    a97c:	b580      	push	{r7, lr}
    a97e:	af00      	add	r7, sp, #0
	/* Only called if configUSE_IDLE_HOOK is not set to 0 in FreeRTOSConfig.h */
	// There must be time spent in idle tick, or system will reset
	wdt_reset_count();
    a980:	4b02      	ldr	r3, [pc, #8]	; (a98c <vApplicationIdleHook+0x10>)
    a982:	4798      	blx	r3
}
    a984:	46c0      	nop			; (mov r8, r8)
    a986:	46bd      	mov	sp, r7
    a988:	bd80      	pop	{r7, pc}
    a98a:	46c0      	nop			; (mov r8, r8)
    a98c:	00007eed 	.word	0x00007eed

0000a990 <vApplicationTickHook>:

void vApplicationTickHook(void);

void vApplicationTickHook(void)
{
    a990:	b580      	push	{r7, lr}
    a992:	af00      	add	r7, sp, #0
	/* This function will be called by each tick interrupt if
	configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h */
}
    a994:	46c0      	nop			; (mov r8, r8)
    a996:	46bd      	mov	sp, r7
    a998:	bd80      	pop	{r7, pc}

0000a99a <vApplicationStackOverflowHook>:

void vApplicationStackOverflowHook(void);

void vApplicationStackOverflowHook(void)
{
    a99a:	b580      	push	{r7, lr}
    a99c:	af00      	add	r7, sp, #0
	/* Only called if configCHECK_FOR_STACK_OVERFLOW is not set to 0 in FreeRTOSConfig.h */
	taskDISABLE_INTERRUPTS();
    a99e:	b672      	cpsid	i
	for (;;)
    a9a0:	e7fe      	b.n	a9a0 <vApplicationStackOverflowHook+0x6>

0000a9a2 <HardFault_Handler>:
	{
	}
}

ISR(HardFault_Handler)
{
    a9a2:	b580      	push	{r7, lr}
    a9a4:	af00      	add	r7, sp, #0
	// Yikes, something really bad happened
	for (;;)
    a9a6:	e7fe      	b.n	a9a6 <HardFault_Handler+0x4>

0000a9a8 <NMI_Handler>:
	{
	}
}

ISR(NMI_Handler)
{
    a9a8:	b580      	push	{r7, lr}
    a9aa:	af00      	add	r7, sp, #0
	// Yikes, something really bad happened
	for (;;)
    a9ac:	e7fe      	b.n	a9ac <NMI_Handler+0x4>
	...

0000a9b0 <__udivsi3>:
    a9b0:	2200      	movs	r2, #0
    a9b2:	0843      	lsrs	r3, r0, #1
    a9b4:	428b      	cmp	r3, r1
    a9b6:	d374      	bcc.n	aaa2 <__udivsi3+0xf2>
    a9b8:	0903      	lsrs	r3, r0, #4
    a9ba:	428b      	cmp	r3, r1
    a9bc:	d35f      	bcc.n	aa7e <__udivsi3+0xce>
    a9be:	0a03      	lsrs	r3, r0, #8
    a9c0:	428b      	cmp	r3, r1
    a9c2:	d344      	bcc.n	aa4e <__udivsi3+0x9e>
    a9c4:	0b03      	lsrs	r3, r0, #12
    a9c6:	428b      	cmp	r3, r1
    a9c8:	d328      	bcc.n	aa1c <__udivsi3+0x6c>
    a9ca:	0c03      	lsrs	r3, r0, #16
    a9cc:	428b      	cmp	r3, r1
    a9ce:	d30d      	bcc.n	a9ec <__udivsi3+0x3c>
    a9d0:	22ff      	movs	r2, #255	; 0xff
    a9d2:	0209      	lsls	r1, r1, #8
    a9d4:	ba12      	rev	r2, r2
    a9d6:	0c03      	lsrs	r3, r0, #16
    a9d8:	428b      	cmp	r3, r1
    a9da:	d302      	bcc.n	a9e2 <__udivsi3+0x32>
    a9dc:	1212      	asrs	r2, r2, #8
    a9de:	0209      	lsls	r1, r1, #8
    a9e0:	d065      	beq.n	aaae <__udivsi3+0xfe>
    a9e2:	0b03      	lsrs	r3, r0, #12
    a9e4:	428b      	cmp	r3, r1
    a9e6:	d319      	bcc.n	aa1c <__udivsi3+0x6c>
    a9e8:	e000      	b.n	a9ec <__udivsi3+0x3c>
    a9ea:	0a09      	lsrs	r1, r1, #8
    a9ec:	0bc3      	lsrs	r3, r0, #15
    a9ee:	428b      	cmp	r3, r1
    a9f0:	d301      	bcc.n	a9f6 <__udivsi3+0x46>
    a9f2:	03cb      	lsls	r3, r1, #15
    a9f4:	1ac0      	subs	r0, r0, r3
    a9f6:	4152      	adcs	r2, r2
    a9f8:	0b83      	lsrs	r3, r0, #14
    a9fa:	428b      	cmp	r3, r1
    a9fc:	d301      	bcc.n	aa02 <__udivsi3+0x52>
    a9fe:	038b      	lsls	r3, r1, #14
    aa00:	1ac0      	subs	r0, r0, r3
    aa02:	4152      	adcs	r2, r2
    aa04:	0b43      	lsrs	r3, r0, #13
    aa06:	428b      	cmp	r3, r1
    aa08:	d301      	bcc.n	aa0e <__udivsi3+0x5e>
    aa0a:	034b      	lsls	r3, r1, #13
    aa0c:	1ac0      	subs	r0, r0, r3
    aa0e:	4152      	adcs	r2, r2
    aa10:	0b03      	lsrs	r3, r0, #12
    aa12:	428b      	cmp	r3, r1
    aa14:	d301      	bcc.n	aa1a <__udivsi3+0x6a>
    aa16:	030b      	lsls	r3, r1, #12
    aa18:	1ac0      	subs	r0, r0, r3
    aa1a:	4152      	adcs	r2, r2
    aa1c:	0ac3      	lsrs	r3, r0, #11
    aa1e:	428b      	cmp	r3, r1
    aa20:	d301      	bcc.n	aa26 <__udivsi3+0x76>
    aa22:	02cb      	lsls	r3, r1, #11
    aa24:	1ac0      	subs	r0, r0, r3
    aa26:	4152      	adcs	r2, r2
    aa28:	0a83      	lsrs	r3, r0, #10
    aa2a:	428b      	cmp	r3, r1
    aa2c:	d301      	bcc.n	aa32 <__udivsi3+0x82>
    aa2e:	028b      	lsls	r3, r1, #10
    aa30:	1ac0      	subs	r0, r0, r3
    aa32:	4152      	adcs	r2, r2
    aa34:	0a43      	lsrs	r3, r0, #9
    aa36:	428b      	cmp	r3, r1
    aa38:	d301      	bcc.n	aa3e <__udivsi3+0x8e>
    aa3a:	024b      	lsls	r3, r1, #9
    aa3c:	1ac0      	subs	r0, r0, r3
    aa3e:	4152      	adcs	r2, r2
    aa40:	0a03      	lsrs	r3, r0, #8
    aa42:	428b      	cmp	r3, r1
    aa44:	d301      	bcc.n	aa4a <__udivsi3+0x9a>
    aa46:	020b      	lsls	r3, r1, #8
    aa48:	1ac0      	subs	r0, r0, r3
    aa4a:	4152      	adcs	r2, r2
    aa4c:	d2cd      	bcs.n	a9ea <__udivsi3+0x3a>
    aa4e:	09c3      	lsrs	r3, r0, #7
    aa50:	428b      	cmp	r3, r1
    aa52:	d301      	bcc.n	aa58 <__udivsi3+0xa8>
    aa54:	01cb      	lsls	r3, r1, #7
    aa56:	1ac0      	subs	r0, r0, r3
    aa58:	4152      	adcs	r2, r2
    aa5a:	0983      	lsrs	r3, r0, #6
    aa5c:	428b      	cmp	r3, r1
    aa5e:	d301      	bcc.n	aa64 <__udivsi3+0xb4>
    aa60:	018b      	lsls	r3, r1, #6
    aa62:	1ac0      	subs	r0, r0, r3
    aa64:	4152      	adcs	r2, r2
    aa66:	0943      	lsrs	r3, r0, #5
    aa68:	428b      	cmp	r3, r1
    aa6a:	d301      	bcc.n	aa70 <__udivsi3+0xc0>
    aa6c:	014b      	lsls	r3, r1, #5
    aa6e:	1ac0      	subs	r0, r0, r3
    aa70:	4152      	adcs	r2, r2
    aa72:	0903      	lsrs	r3, r0, #4
    aa74:	428b      	cmp	r3, r1
    aa76:	d301      	bcc.n	aa7c <__udivsi3+0xcc>
    aa78:	010b      	lsls	r3, r1, #4
    aa7a:	1ac0      	subs	r0, r0, r3
    aa7c:	4152      	adcs	r2, r2
    aa7e:	08c3      	lsrs	r3, r0, #3
    aa80:	428b      	cmp	r3, r1
    aa82:	d301      	bcc.n	aa88 <__udivsi3+0xd8>
    aa84:	00cb      	lsls	r3, r1, #3
    aa86:	1ac0      	subs	r0, r0, r3
    aa88:	4152      	adcs	r2, r2
    aa8a:	0883      	lsrs	r3, r0, #2
    aa8c:	428b      	cmp	r3, r1
    aa8e:	d301      	bcc.n	aa94 <__udivsi3+0xe4>
    aa90:	008b      	lsls	r3, r1, #2
    aa92:	1ac0      	subs	r0, r0, r3
    aa94:	4152      	adcs	r2, r2
    aa96:	0843      	lsrs	r3, r0, #1
    aa98:	428b      	cmp	r3, r1
    aa9a:	d301      	bcc.n	aaa0 <__udivsi3+0xf0>
    aa9c:	004b      	lsls	r3, r1, #1
    aa9e:	1ac0      	subs	r0, r0, r3
    aaa0:	4152      	adcs	r2, r2
    aaa2:	1a41      	subs	r1, r0, r1
    aaa4:	d200      	bcs.n	aaa8 <__udivsi3+0xf8>
    aaa6:	4601      	mov	r1, r0
    aaa8:	4152      	adcs	r2, r2
    aaaa:	4610      	mov	r0, r2
    aaac:	4770      	bx	lr
    aaae:	e7ff      	b.n	aab0 <__udivsi3+0x100>
    aab0:	b501      	push	{r0, lr}
    aab2:	2000      	movs	r0, #0
    aab4:	f000 f806 	bl	aac4 <__aeabi_idiv0>
    aab8:	bd02      	pop	{r1, pc}
    aaba:	46c0      	nop			; (mov r8, r8)

0000aabc <__aeabi_uidivmod>:
    aabc:	2900      	cmp	r1, #0
    aabe:	d0f7      	beq.n	aab0 <__udivsi3+0x100>
    aac0:	e776      	b.n	a9b0 <__udivsi3>
    aac2:	4770      	bx	lr

0000aac4 <__aeabi_idiv0>:
    aac4:	4770      	bx	lr
    aac6:	46c0      	nop			; (mov r8, r8)

0000aac8 <__aeabi_cdrcmple>:
    aac8:	4684      	mov	ip, r0
    aaca:	1c10      	adds	r0, r2, #0
    aacc:	4662      	mov	r2, ip
    aace:	468c      	mov	ip, r1
    aad0:	1c19      	adds	r1, r3, #0
    aad2:	4663      	mov	r3, ip
    aad4:	e000      	b.n	aad8 <__aeabi_cdcmpeq>
    aad6:	46c0      	nop			; (mov r8, r8)

0000aad8 <__aeabi_cdcmpeq>:
    aad8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    aada:	f001 ff1f 	bl	c91c <__ledf2>
    aade:	2800      	cmp	r0, #0
    aae0:	d401      	bmi.n	aae6 <__aeabi_cdcmpeq+0xe>
    aae2:	2100      	movs	r1, #0
    aae4:	42c8      	cmn	r0, r1
    aae6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0000aae8 <__aeabi_dcmpeq>:
    aae8:	b510      	push	{r4, lr}
    aaea:	f001 fe79 	bl	c7e0 <__eqdf2>
    aaee:	4240      	negs	r0, r0
    aaf0:	3001      	adds	r0, #1
    aaf2:	bd10      	pop	{r4, pc}

0000aaf4 <__aeabi_dcmplt>:
    aaf4:	b510      	push	{r4, lr}
    aaf6:	f001 ff11 	bl	c91c <__ledf2>
    aafa:	2800      	cmp	r0, #0
    aafc:	db01      	blt.n	ab02 <__aeabi_dcmplt+0xe>
    aafe:	2000      	movs	r0, #0
    ab00:	bd10      	pop	{r4, pc}
    ab02:	2001      	movs	r0, #1
    ab04:	bd10      	pop	{r4, pc}
    ab06:	46c0      	nop			; (mov r8, r8)

0000ab08 <__aeabi_dcmple>:
    ab08:	b510      	push	{r4, lr}
    ab0a:	f001 ff07 	bl	c91c <__ledf2>
    ab0e:	2800      	cmp	r0, #0
    ab10:	dd01      	ble.n	ab16 <__aeabi_dcmple+0xe>
    ab12:	2000      	movs	r0, #0
    ab14:	bd10      	pop	{r4, pc}
    ab16:	2001      	movs	r0, #1
    ab18:	bd10      	pop	{r4, pc}
    ab1a:	46c0      	nop			; (mov r8, r8)

0000ab1c <__aeabi_dcmpgt>:
    ab1c:	b510      	push	{r4, lr}
    ab1e:	f001 fe99 	bl	c854 <__gedf2>
    ab22:	2800      	cmp	r0, #0
    ab24:	dc01      	bgt.n	ab2a <__aeabi_dcmpgt+0xe>
    ab26:	2000      	movs	r0, #0
    ab28:	bd10      	pop	{r4, pc}
    ab2a:	2001      	movs	r0, #1
    ab2c:	bd10      	pop	{r4, pc}
    ab2e:	46c0      	nop			; (mov r8, r8)

0000ab30 <__aeabi_dcmpge>:
    ab30:	b510      	push	{r4, lr}
    ab32:	f001 fe8f 	bl	c854 <__gedf2>
    ab36:	2800      	cmp	r0, #0
    ab38:	da01      	bge.n	ab3e <__aeabi_dcmpge+0xe>
    ab3a:	2000      	movs	r0, #0
    ab3c:	bd10      	pop	{r4, pc}
    ab3e:	2001      	movs	r0, #1
    ab40:	bd10      	pop	{r4, pc}
    ab42:	46c0      	nop			; (mov r8, r8)

0000ab44 <__aeabi_cfrcmple>:
    ab44:	4684      	mov	ip, r0
    ab46:	1c08      	adds	r0, r1, #0
    ab48:	4661      	mov	r1, ip
    ab4a:	e7ff      	b.n	ab4c <__aeabi_cfcmpeq>

0000ab4c <__aeabi_cfcmpeq>:
    ab4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    ab4e:	f000 fc95 	bl	b47c <__lesf2>
    ab52:	2800      	cmp	r0, #0
    ab54:	d401      	bmi.n	ab5a <__aeabi_cfcmpeq+0xe>
    ab56:	2100      	movs	r1, #0
    ab58:	42c8      	cmn	r0, r1
    ab5a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0000ab5c <__aeabi_fcmpeq>:
    ab5c:	b510      	push	{r4, lr}
    ab5e:	f000 fc27 	bl	b3b0 <__eqsf2>
    ab62:	4240      	negs	r0, r0
    ab64:	3001      	adds	r0, #1
    ab66:	bd10      	pop	{r4, pc}

0000ab68 <__aeabi_fcmplt>:
    ab68:	b510      	push	{r4, lr}
    ab6a:	f000 fc87 	bl	b47c <__lesf2>
    ab6e:	2800      	cmp	r0, #0
    ab70:	db01      	blt.n	ab76 <__aeabi_fcmplt+0xe>
    ab72:	2000      	movs	r0, #0
    ab74:	bd10      	pop	{r4, pc}
    ab76:	2001      	movs	r0, #1
    ab78:	bd10      	pop	{r4, pc}
    ab7a:	46c0      	nop			; (mov r8, r8)

0000ab7c <__aeabi_fcmple>:
    ab7c:	b510      	push	{r4, lr}
    ab7e:	f000 fc7d 	bl	b47c <__lesf2>
    ab82:	2800      	cmp	r0, #0
    ab84:	dd01      	ble.n	ab8a <__aeabi_fcmple+0xe>
    ab86:	2000      	movs	r0, #0
    ab88:	bd10      	pop	{r4, pc}
    ab8a:	2001      	movs	r0, #1
    ab8c:	bd10      	pop	{r4, pc}
    ab8e:	46c0      	nop			; (mov r8, r8)

0000ab90 <__aeabi_fcmpgt>:
    ab90:	b510      	push	{r4, lr}
    ab92:	f000 fc33 	bl	b3fc <__gesf2>
    ab96:	2800      	cmp	r0, #0
    ab98:	dc01      	bgt.n	ab9e <__aeabi_fcmpgt+0xe>
    ab9a:	2000      	movs	r0, #0
    ab9c:	bd10      	pop	{r4, pc}
    ab9e:	2001      	movs	r0, #1
    aba0:	bd10      	pop	{r4, pc}
    aba2:	46c0      	nop			; (mov r8, r8)

0000aba4 <__aeabi_fcmpge>:
    aba4:	b510      	push	{r4, lr}
    aba6:	f000 fc29 	bl	b3fc <__gesf2>
    abaa:	2800      	cmp	r0, #0
    abac:	da01      	bge.n	abb2 <__aeabi_fcmpge+0xe>
    abae:	2000      	movs	r0, #0
    abb0:	bd10      	pop	{r4, pc}
    abb2:	2001      	movs	r0, #1
    abb4:	bd10      	pop	{r4, pc}
    abb6:	46c0      	nop			; (mov r8, r8)

0000abb8 <__aeabi_uldivmod>:
    abb8:	2b00      	cmp	r3, #0
    abba:	d111      	bne.n	abe0 <__aeabi_uldivmod+0x28>
    abbc:	2a00      	cmp	r2, #0
    abbe:	d10f      	bne.n	abe0 <__aeabi_uldivmod+0x28>
    abc0:	2900      	cmp	r1, #0
    abc2:	d100      	bne.n	abc6 <__aeabi_uldivmod+0xe>
    abc4:	2800      	cmp	r0, #0
    abc6:	d002      	beq.n	abce <__aeabi_uldivmod+0x16>
    abc8:	2100      	movs	r1, #0
    abca:	43c9      	mvns	r1, r1
    abcc:	1c08      	adds	r0, r1, #0
    abce:	b407      	push	{r0, r1, r2}
    abd0:	4802      	ldr	r0, [pc, #8]	; (abdc <__aeabi_uldivmod+0x24>)
    abd2:	a102      	add	r1, pc, #8	; (adr r1, abdc <__aeabi_uldivmod+0x24>)
    abd4:	1840      	adds	r0, r0, r1
    abd6:	9002      	str	r0, [sp, #8]
    abd8:	bd03      	pop	{r0, r1, pc}
    abda:	46c0      	nop			; (mov r8, r8)
    abdc:	fffffee9 	.word	0xfffffee9
    abe0:	b403      	push	{r0, r1}
    abe2:	4668      	mov	r0, sp
    abe4:	b501      	push	{r0, lr}
    abe6:	9802      	ldr	r0, [sp, #8]
    abe8:	f000 f848 	bl	ac7c <__udivmoddi4>
    abec:	9b01      	ldr	r3, [sp, #4]
    abee:	469e      	mov	lr, r3
    abf0:	b002      	add	sp, #8
    abf2:	bc0c      	pop	{r2, r3}
    abf4:	4770      	bx	lr
    abf6:	46c0      	nop			; (mov r8, r8)

0000abf8 <__aeabi_lmul>:
    abf8:	b5f0      	push	{r4, r5, r6, r7, lr}
    abfa:	46ce      	mov	lr, r9
    abfc:	4647      	mov	r7, r8
    abfe:	0415      	lsls	r5, r2, #16
    ac00:	0c2d      	lsrs	r5, r5, #16
    ac02:	002e      	movs	r6, r5
    ac04:	b580      	push	{r7, lr}
    ac06:	0407      	lsls	r7, r0, #16
    ac08:	0c14      	lsrs	r4, r2, #16
    ac0a:	0c3f      	lsrs	r7, r7, #16
    ac0c:	4699      	mov	r9, r3
    ac0e:	0c03      	lsrs	r3, r0, #16
    ac10:	437e      	muls	r6, r7
    ac12:	435d      	muls	r5, r3
    ac14:	4367      	muls	r7, r4
    ac16:	4363      	muls	r3, r4
    ac18:	197f      	adds	r7, r7, r5
    ac1a:	0c34      	lsrs	r4, r6, #16
    ac1c:	19e4      	adds	r4, r4, r7
    ac1e:	469c      	mov	ip, r3
    ac20:	42a5      	cmp	r5, r4
    ac22:	d903      	bls.n	ac2c <__aeabi_lmul+0x34>
    ac24:	2380      	movs	r3, #128	; 0x80
    ac26:	025b      	lsls	r3, r3, #9
    ac28:	4698      	mov	r8, r3
    ac2a:	44c4      	add	ip, r8
    ac2c:	464b      	mov	r3, r9
    ac2e:	4351      	muls	r1, r2
    ac30:	4343      	muls	r3, r0
    ac32:	0436      	lsls	r6, r6, #16
    ac34:	0c36      	lsrs	r6, r6, #16
    ac36:	0c25      	lsrs	r5, r4, #16
    ac38:	0424      	lsls	r4, r4, #16
    ac3a:	4465      	add	r5, ip
    ac3c:	19a4      	adds	r4, r4, r6
    ac3e:	1859      	adds	r1, r3, r1
    ac40:	1949      	adds	r1, r1, r5
    ac42:	0020      	movs	r0, r4
    ac44:	bc0c      	pop	{r2, r3}
    ac46:	4690      	mov	r8, r2
    ac48:	4699      	mov	r9, r3
    ac4a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000ac4c <__aeabi_f2uiz>:
    ac4c:	219e      	movs	r1, #158	; 0x9e
    ac4e:	b510      	push	{r4, lr}
    ac50:	05c9      	lsls	r1, r1, #23
    ac52:	1c04      	adds	r4, r0, #0
    ac54:	f7ff ffa6 	bl	aba4 <__aeabi_fcmpge>
    ac58:	2800      	cmp	r0, #0
    ac5a:	d103      	bne.n	ac64 <__aeabi_f2uiz+0x18>
    ac5c:	1c20      	adds	r0, r4, #0
    ac5e:	f000 ff0b 	bl	ba78 <__aeabi_f2iz>
    ac62:	bd10      	pop	{r4, pc}
    ac64:	219e      	movs	r1, #158	; 0x9e
    ac66:	1c20      	adds	r0, r4, #0
    ac68:	05c9      	lsls	r1, r1, #23
    ac6a:	f000 fd69 	bl	b740 <__aeabi_fsub>
    ac6e:	f000 ff03 	bl	ba78 <__aeabi_f2iz>
    ac72:	2380      	movs	r3, #128	; 0x80
    ac74:	061b      	lsls	r3, r3, #24
    ac76:	469c      	mov	ip, r3
    ac78:	4460      	add	r0, ip
    ac7a:	e7f2      	b.n	ac62 <__aeabi_f2uiz+0x16>

0000ac7c <__udivmoddi4>:
    ac7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    ac7e:	4657      	mov	r7, sl
    ac80:	464e      	mov	r6, r9
    ac82:	4645      	mov	r5, r8
    ac84:	46de      	mov	lr, fp
    ac86:	b5e0      	push	{r5, r6, r7, lr}
    ac88:	0004      	movs	r4, r0
    ac8a:	b083      	sub	sp, #12
    ac8c:	000d      	movs	r5, r1
    ac8e:	4692      	mov	sl, r2
    ac90:	4699      	mov	r9, r3
    ac92:	428b      	cmp	r3, r1
    ac94:	d82f      	bhi.n	acf6 <__udivmoddi4+0x7a>
    ac96:	d02c      	beq.n	acf2 <__udivmoddi4+0x76>
    ac98:	4649      	mov	r1, r9
    ac9a:	4650      	mov	r0, sl
    ac9c:	f002 fdde 	bl	d85c <__clzdi2>
    aca0:	0029      	movs	r1, r5
    aca2:	0006      	movs	r6, r0
    aca4:	0020      	movs	r0, r4
    aca6:	f002 fdd9 	bl	d85c <__clzdi2>
    acaa:	1a33      	subs	r3, r6, r0
    acac:	4698      	mov	r8, r3
    acae:	3b20      	subs	r3, #32
    acb0:	469b      	mov	fp, r3
    acb2:	d500      	bpl.n	acb6 <__udivmoddi4+0x3a>
    acb4:	e074      	b.n	ada0 <__udivmoddi4+0x124>
    acb6:	4653      	mov	r3, sl
    acb8:	465a      	mov	r2, fp
    acba:	4093      	lsls	r3, r2
    acbc:	001f      	movs	r7, r3
    acbe:	4653      	mov	r3, sl
    acc0:	4642      	mov	r2, r8
    acc2:	4093      	lsls	r3, r2
    acc4:	001e      	movs	r6, r3
    acc6:	42af      	cmp	r7, r5
    acc8:	d829      	bhi.n	ad1e <__udivmoddi4+0xa2>
    acca:	d026      	beq.n	ad1a <__udivmoddi4+0x9e>
    accc:	465b      	mov	r3, fp
    acce:	1ba4      	subs	r4, r4, r6
    acd0:	41bd      	sbcs	r5, r7
    acd2:	2b00      	cmp	r3, #0
    acd4:	da00      	bge.n	acd8 <__udivmoddi4+0x5c>
    acd6:	e079      	b.n	adcc <__udivmoddi4+0x150>
    acd8:	2200      	movs	r2, #0
    acda:	2300      	movs	r3, #0
    acdc:	9200      	str	r2, [sp, #0]
    acde:	9301      	str	r3, [sp, #4]
    ace0:	2301      	movs	r3, #1
    ace2:	465a      	mov	r2, fp
    ace4:	4093      	lsls	r3, r2
    ace6:	9301      	str	r3, [sp, #4]
    ace8:	2301      	movs	r3, #1
    acea:	4642      	mov	r2, r8
    acec:	4093      	lsls	r3, r2
    acee:	9300      	str	r3, [sp, #0]
    acf0:	e019      	b.n	ad26 <__udivmoddi4+0xaa>
    acf2:	4282      	cmp	r2, r0
    acf4:	d9d0      	bls.n	ac98 <__udivmoddi4+0x1c>
    acf6:	2200      	movs	r2, #0
    acf8:	2300      	movs	r3, #0
    acfa:	9200      	str	r2, [sp, #0]
    acfc:	9301      	str	r3, [sp, #4]
    acfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    ad00:	2b00      	cmp	r3, #0
    ad02:	d001      	beq.n	ad08 <__udivmoddi4+0x8c>
    ad04:	601c      	str	r4, [r3, #0]
    ad06:	605d      	str	r5, [r3, #4]
    ad08:	9800      	ldr	r0, [sp, #0]
    ad0a:	9901      	ldr	r1, [sp, #4]
    ad0c:	b003      	add	sp, #12
    ad0e:	bc3c      	pop	{r2, r3, r4, r5}
    ad10:	4690      	mov	r8, r2
    ad12:	4699      	mov	r9, r3
    ad14:	46a2      	mov	sl, r4
    ad16:	46ab      	mov	fp, r5
    ad18:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ad1a:	42a3      	cmp	r3, r4
    ad1c:	d9d6      	bls.n	accc <__udivmoddi4+0x50>
    ad1e:	2200      	movs	r2, #0
    ad20:	2300      	movs	r3, #0
    ad22:	9200      	str	r2, [sp, #0]
    ad24:	9301      	str	r3, [sp, #4]
    ad26:	4643      	mov	r3, r8
    ad28:	2b00      	cmp	r3, #0
    ad2a:	d0e8      	beq.n	acfe <__udivmoddi4+0x82>
    ad2c:	07fb      	lsls	r3, r7, #31
    ad2e:	0872      	lsrs	r2, r6, #1
    ad30:	431a      	orrs	r2, r3
    ad32:	4646      	mov	r6, r8
    ad34:	087b      	lsrs	r3, r7, #1
    ad36:	e00e      	b.n	ad56 <__udivmoddi4+0xda>
    ad38:	42ab      	cmp	r3, r5
    ad3a:	d101      	bne.n	ad40 <__udivmoddi4+0xc4>
    ad3c:	42a2      	cmp	r2, r4
    ad3e:	d80c      	bhi.n	ad5a <__udivmoddi4+0xde>
    ad40:	1aa4      	subs	r4, r4, r2
    ad42:	419d      	sbcs	r5, r3
    ad44:	2001      	movs	r0, #1
    ad46:	1924      	adds	r4, r4, r4
    ad48:	416d      	adcs	r5, r5
    ad4a:	2100      	movs	r1, #0
    ad4c:	3e01      	subs	r6, #1
    ad4e:	1824      	adds	r4, r4, r0
    ad50:	414d      	adcs	r5, r1
    ad52:	2e00      	cmp	r6, #0
    ad54:	d006      	beq.n	ad64 <__udivmoddi4+0xe8>
    ad56:	42ab      	cmp	r3, r5
    ad58:	d9ee      	bls.n	ad38 <__udivmoddi4+0xbc>
    ad5a:	3e01      	subs	r6, #1
    ad5c:	1924      	adds	r4, r4, r4
    ad5e:	416d      	adcs	r5, r5
    ad60:	2e00      	cmp	r6, #0
    ad62:	d1f8      	bne.n	ad56 <__udivmoddi4+0xda>
    ad64:	465b      	mov	r3, fp
    ad66:	9800      	ldr	r0, [sp, #0]
    ad68:	9901      	ldr	r1, [sp, #4]
    ad6a:	1900      	adds	r0, r0, r4
    ad6c:	4169      	adcs	r1, r5
    ad6e:	2b00      	cmp	r3, #0
    ad70:	db22      	blt.n	adb8 <__udivmoddi4+0x13c>
    ad72:	002b      	movs	r3, r5
    ad74:	465a      	mov	r2, fp
    ad76:	40d3      	lsrs	r3, r2
    ad78:	002a      	movs	r2, r5
    ad7a:	4644      	mov	r4, r8
    ad7c:	40e2      	lsrs	r2, r4
    ad7e:	001c      	movs	r4, r3
    ad80:	465b      	mov	r3, fp
    ad82:	0015      	movs	r5, r2
    ad84:	2b00      	cmp	r3, #0
    ad86:	db2c      	blt.n	ade2 <__udivmoddi4+0x166>
    ad88:	0026      	movs	r6, r4
    ad8a:	409e      	lsls	r6, r3
    ad8c:	0033      	movs	r3, r6
    ad8e:	0026      	movs	r6, r4
    ad90:	4647      	mov	r7, r8
    ad92:	40be      	lsls	r6, r7
    ad94:	0032      	movs	r2, r6
    ad96:	1a80      	subs	r0, r0, r2
    ad98:	4199      	sbcs	r1, r3
    ad9a:	9000      	str	r0, [sp, #0]
    ad9c:	9101      	str	r1, [sp, #4]
    ad9e:	e7ae      	b.n	acfe <__udivmoddi4+0x82>
    ada0:	4642      	mov	r2, r8
    ada2:	2320      	movs	r3, #32
    ada4:	1a9b      	subs	r3, r3, r2
    ada6:	4652      	mov	r2, sl
    ada8:	40da      	lsrs	r2, r3
    adaa:	4641      	mov	r1, r8
    adac:	0013      	movs	r3, r2
    adae:	464a      	mov	r2, r9
    adb0:	408a      	lsls	r2, r1
    adb2:	0017      	movs	r7, r2
    adb4:	431f      	orrs	r7, r3
    adb6:	e782      	b.n	acbe <__udivmoddi4+0x42>
    adb8:	4642      	mov	r2, r8
    adba:	2320      	movs	r3, #32
    adbc:	1a9b      	subs	r3, r3, r2
    adbe:	002a      	movs	r2, r5
    adc0:	4646      	mov	r6, r8
    adc2:	409a      	lsls	r2, r3
    adc4:	0023      	movs	r3, r4
    adc6:	40f3      	lsrs	r3, r6
    adc8:	4313      	orrs	r3, r2
    adca:	e7d5      	b.n	ad78 <__udivmoddi4+0xfc>
    adcc:	4642      	mov	r2, r8
    adce:	2320      	movs	r3, #32
    add0:	2100      	movs	r1, #0
    add2:	1a9b      	subs	r3, r3, r2
    add4:	2200      	movs	r2, #0
    add6:	9100      	str	r1, [sp, #0]
    add8:	9201      	str	r2, [sp, #4]
    adda:	2201      	movs	r2, #1
    addc:	40da      	lsrs	r2, r3
    adde:	9201      	str	r2, [sp, #4]
    ade0:	e782      	b.n	ace8 <__udivmoddi4+0x6c>
    ade2:	4642      	mov	r2, r8
    ade4:	2320      	movs	r3, #32
    ade6:	0026      	movs	r6, r4
    ade8:	1a9b      	subs	r3, r3, r2
    adea:	40de      	lsrs	r6, r3
    adec:	002f      	movs	r7, r5
    adee:	46b4      	mov	ip, r6
    adf0:	4097      	lsls	r7, r2
    adf2:	4666      	mov	r6, ip
    adf4:	003b      	movs	r3, r7
    adf6:	4333      	orrs	r3, r6
    adf8:	e7c9      	b.n	ad8e <__udivmoddi4+0x112>
    adfa:	46c0      	nop			; (mov r8, r8)

0000adfc <__aeabi_fadd>:
    adfc:	b5f0      	push	{r4, r5, r6, r7, lr}
    adfe:	46c6      	mov	lr, r8
    ae00:	024e      	lsls	r6, r1, #9
    ae02:	0247      	lsls	r7, r0, #9
    ae04:	0a76      	lsrs	r6, r6, #9
    ae06:	0a7b      	lsrs	r3, r7, #9
    ae08:	0044      	lsls	r4, r0, #1
    ae0a:	0fc5      	lsrs	r5, r0, #31
    ae0c:	00f7      	lsls	r7, r6, #3
    ae0e:	0048      	lsls	r0, r1, #1
    ae10:	4698      	mov	r8, r3
    ae12:	b500      	push	{lr}
    ae14:	0e24      	lsrs	r4, r4, #24
    ae16:	002a      	movs	r2, r5
    ae18:	00db      	lsls	r3, r3, #3
    ae1a:	0e00      	lsrs	r0, r0, #24
    ae1c:	0fc9      	lsrs	r1, r1, #31
    ae1e:	46bc      	mov	ip, r7
    ae20:	428d      	cmp	r5, r1
    ae22:	d067      	beq.n	aef4 <__aeabi_fadd+0xf8>
    ae24:	1a22      	subs	r2, r4, r0
    ae26:	2a00      	cmp	r2, #0
    ae28:	dc00      	bgt.n	ae2c <__aeabi_fadd+0x30>
    ae2a:	e0a5      	b.n	af78 <__aeabi_fadd+0x17c>
    ae2c:	2800      	cmp	r0, #0
    ae2e:	d13a      	bne.n	aea6 <__aeabi_fadd+0xaa>
    ae30:	2f00      	cmp	r7, #0
    ae32:	d100      	bne.n	ae36 <__aeabi_fadd+0x3a>
    ae34:	e093      	b.n	af5e <__aeabi_fadd+0x162>
    ae36:	1e51      	subs	r1, r2, #1
    ae38:	2900      	cmp	r1, #0
    ae3a:	d000      	beq.n	ae3e <__aeabi_fadd+0x42>
    ae3c:	e0bc      	b.n	afb8 <__aeabi_fadd+0x1bc>
    ae3e:	2401      	movs	r4, #1
    ae40:	1bdb      	subs	r3, r3, r7
    ae42:	015a      	lsls	r2, r3, #5
    ae44:	d546      	bpl.n	aed4 <__aeabi_fadd+0xd8>
    ae46:	019b      	lsls	r3, r3, #6
    ae48:	099e      	lsrs	r6, r3, #6
    ae4a:	0030      	movs	r0, r6
    ae4c:	f002 fce8 	bl	d820 <__clzsi2>
    ae50:	3805      	subs	r0, #5
    ae52:	4086      	lsls	r6, r0
    ae54:	4284      	cmp	r4, r0
    ae56:	dd00      	ble.n	ae5a <__aeabi_fadd+0x5e>
    ae58:	e09d      	b.n	af96 <__aeabi_fadd+0x19a>
    ae5a:	1b04      	subs	r4, r0, r4
    ae5c:	0032      	movs	r2, r6
    ae5e:	2020      	movs	r0, #32
    ae60:	3401      	adds	r4, #1
    ae62:	40e2      	lsrs	r2, r4
    ae64:	1b04      	subs	r4, r0, r4
    ae66:	40a6      	lsls	r6, r4
    ae68:	0033      	movs	r3, r6
    ae6a:	1e5e      	subs	r6, r3, #1
    ae6c:	41b3      	sbcs	r3, r6
    ae6e:	2400      	movs	r4, #0
    ae70:	4313      	orrs	r3, r2
    ae72:	075a      	lsls	r2, r3, #29
    ae74:	d004      	beq.n	ae80 <__aeabi_fadd+0x84>
    ae76:	220f      	movs	r2, #15
    ae78:	401a      	ands	r2, r3
    ae7a:	2a04      	cmp	r2, #4
    ae7c:	d000      	beq.n	ae80 <__aeabi_fadd+0x84>
    ae7e:	3304      	adds	r3, #4
    ae80:	015a      	lsls	r2, r3, #5
    ae82:	d529      	bpl.n	aed8 <__aeabi_fadd+0xdc>
    ae84:	3401      	adds	r4, #1
    ae86:	2cff      	cmp	r4, #255	; 0xff
    ae88:	d100      	bne.n	ae8c <__aeabi_fadd+0x90>
    ae8a:	e081      	b.n	af90 <__aeabi_fadd+0x194>
    ae8c:	002a      	movs	r2, r5
    ae8e:	019b      	lsls	r3, r3, #6
    ae90:	0a5b      	lsrs	r3, r3, #9
    ae92:	b2e4      	uxtb	r4, r4
    ae94:	025b      	lsls	r3, r3, #9
    ae96:	05e4      	lsls	r4, r4, #23
    ae98:	0a58      	lsrs	r0, r3, #9
    ae9a:	07d2      	lsls	r2, r2, #31
    ae9c:	4320      	orrs	r0, r4
    ae9e:	4310      	orrs	r0, r2
    aea0:	bc04      	pop	{r2}
    aea2:	4690      	mov	r8, r2
    aea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    aea6:	2cff      	cmp	r4, #255	; 0xff
    aea8:	d0e3      	beq.n	ae72 <__aeabi_fadd+0x76>
    aeaa:	2180      	movs	r1, #128	; 0x80
    aeac:	0038      	movs	r0, r7
    aeae:	04c9      	lsls	r1, r1, #19
    aeb0:	4308      	orrs	r0, r1
    aeb2:	4684      	mov	ip, r0
    aeb4:	2a1b      	cmp	r2, #27
    aeb6:	dd00      	ble.n	aeba <__aeabi_fadd+0xbe>
    aeb8:	e082      	b.n	afc0 <__aeabi_fadd+0x1c4>
    aeba:	2020      	movs	r0, #32
    aebc:	4661      	mov	r1, ip
    aebe:	40d1      	lsrs	r1, r2
    aec0:	1a82      	subs	r2, r0, r2
    aec2:	4660      	mov	r0, ip
    aec4:	4090      	lsls	r0, r2
    aec6:	0002      	movs	r2, r0
    aec8:	1e50      	subs	r0, r2, #1
    aeca:	4182      	sbcs	r2, r0
    aecc:	430a      	orrs	r2, r1
    aece:	1a9b      	subs	r3, r3, r2
    aed0:	015a      	lsls	r2, r3, #5
    aed2:	d4b8      	bmi.n	ae46 <__aeabi_fadd+0x4a>
    aed4:	075a      	lsls	r2, r3, #29
    aed6:	d1ce      	bne.n	ae76 <__aeabi_fadd+0x7a>
    aed8:	08de      	lsrs	r6, r3, #3
    aeda:	002a      	movs	r2, r5
    aedc:	2cff      	cmp	r4, #255	; 0xff
    aede:	d13a      	bne.n	af56 <__aeabi_fadd+0x15a>
    aee0:	2e00      	cmp	r6, #0
    aee2:	d100      	bne.n	aee6 <__aeabi_fadd+0xea>
    aee4:	e0ae      	b.n	b044 <__aeabi_fadd+0x248>
    aee6:	2380      	movs	r3, #128	; 0x80
    aee8:	03db      	lsls	r3, r3, #15
    aeea:	4333      	orrs	r3, r6
    aeec:	025b      	lsls	r3, r3, #9
    aeee:	0a5b      	lsrs	r3, r3, #9
    aef0:	24ff      	movs	r4, #255	; 0xff
    aef2:	e7cf      	b.n	ae94 <__aeabi_fadd+0x98>
    aef4:	1a21      	subs	r1, r4, r0
    aef6:	2900      	cmp	r1, #0
    aef8:	dd52      	ble.n	afa0 <__aeabi_fadd+0x1a4>
    aefa:	2800      	cmp	r0, #0
    aefc:	d031      	beq.n	af62 <__aeabi_fadd+0x166>
    aefe:	2cff      	cmp	r4, #255	; 0xff
    af00:	d0b7      	beq.n	ae72 <__aeabi_fadd+0x76>
    af02:	2080      	movs	r0, #128	; 0x80
    af04:	003e      	movs	r6, r7
    af06:	04c0      	lsls	r0, r0, #19
    af08:	4306      	orrs	r6, r0
    af0a:	46b4      	mov	ip, r6
    af0c:	291b      	cmp	r1, #27
    af0e:	dd00      	ble.n	af12 <__aeabi_fadd+0x116>
    af10:	e0aa      	b.n	b068 <__aeabi_fadd+0x26c>
    af12:	2620      	movs	r6, #32
    af14:	4660      	mov	r0, ip
    af16:	40c8      	lsrs	r0, r1
    af18:	1a71      	subs	r1, r6, r1
    af1a:	4666      	mov	r6, ip
    af1c:	408e      	lsls	r6, r1
    af1e:	0031      	movs	r1, r6
    af20:	1e4e      	subs	r6, r1, #1
    af22:	41b1      	sbcs	r1, r6
    af24:	4301      	orrs	r1, r0
    af26:	185b      	adds	r3, r3, r1
    af28:	0159      	lsls	r1, r3, #5
    af2a:	d5d3      	bpl.n	aed4 <__aeabi_fadd+0xd8>
    af2c:	3401      	adds	r4, #1
    af2e:	2cff      	cmp	r4, #255	; 0xff
    af30:	d100      	bne.n	af34 <__aeabi_fadd+0x138>
    af32:	e087      	b.n	b044 <__aeabi_fadd+0x248>
    af34:	2201      	movs	r2, #1
    af36:	4978      	ldr	r1, [pc, #480]	; (b118 <__aeabi_fadd+0x31c>)
    af38:	401a      	ands	r2, r3
    af3a:	085b      	lsrs	r3, r3, #1
    af3c:	400b      	ands	r3, r1
    af3e:	4313      	orrs	r3, r2
    af40:	e797      	b.n	ae72 <__aeabi_fadd+0x76>
    af42:	2c00      	cmp	r4, #0
    af44:	d000      	beq.n	af48 <__aeabi_fadd+0x14c>
    af46:	e0a7      	b.n	b098 <__aeabi_fadd+0x29c>
    af48:	2b00      	cmp	r3, #0
    af4a:	d000      	beq.n	af4e <__aeabi_fadd+0x152>
    af4c:	e0b6      	b.n	b0bc <__aeabi_fadd+0x2c0>
    af4e:	1e3b      	subs	r3, r7, #0
    af50:	d162      	bne.n	b018 <__aeabi_fadd+0x21c>
    af52:	2600      	movs	r6, #0
    af54:	2200      	movs	r2, #0
    af56:	0273      	lsls	r3, r6, #9
    af58:	0a5b      	lsrs	r3, r3, #9
    af5a:	b2e4      	uxtb	r4, r4
    af5c:	e79a      	b.n	ae94 <__aeabi_fadd+0x98>
    af5e:	0014      	movs	r4, r2
    af60:	e787      	b.n	ae72 <__aeabi_fadd+0x76>
    af62:	2f00      	cmp	r7, #0
    af64:	d04d      	beq.n	b002 <__aeabi_fadd+0x206>
    af66:	1e48      	subs	r0, r1, #1
    af68:	2800      	cmp	r0, #0
    af6a:	d157      	bne.n	b01c <__aeabi_fadd+0x220>
    af6c:	4463      	add	r3, ip
    af6e:	2401      	movs	r4, #1
    af70:	015a      	lsls	r2, r3, #5
    af72:	d5af      	bpl.n	aed4 <__aeabi_fadd+0xd8>
    af74:	2402      	movs	r4, #2
    af76:	e7dd      	b.n	af34 <__aeabi_fadd+0x138>
    af78:	2a00      	cmp	r2, #0
    af7a:	d124      	bne.n	afc6 <__aeabi_fadd+0x1ca>
    af7c:	1c62      	adds	r2, r4, #1
    af7e:	b2d2      	uxtb	r2, r2
    af80:	2a01      	cmp	r2, #1
    af82:	ddde      	ble.n	af42 <__aeabi_fadd+0x146>
    af84:	1bde      	subs	r6, r3, r7
    af86:	0172      	lsls	r2, r6, #5
    af88:	d535      	bpl.n	aff6 <__aeabi_fadd+0x1fa>
    af8a:	1afe      	subs	r6, r7, r3
    af8c:	000d      	movs	r5, r1
    af8e:	e75c      	b.n	ae4a <__aeabi_fadd+0x4e>
    af90:	002a      	movs	r2, r5
    af92:	2300      	movs	r3, #0
    af94:	e77e      	b.n	ae94 <__aeabi_fadd+0x98>
    af96:	0033      	movs	r3, r6
    af98:	4a60      	ldr	r2, [pc, #384]	; (b11c <__aeabi_fadd+0x320>)
    af9a:	1a24      	subs	r4, r4, r0
    af9c:	4013      	ands	r3, r2
    af9e:	e768      	b.n	ae72 <__aeabi_fadd+0x76>
    afa0:	2900      	cmp	r1, #0
    afa2:	d163      	bne.n	b06c <__aeabi_fadd+0x270>
    afa4:	1c61      	adds	r1, r4, #1
    afa6:	b2c8      	uxtb	r0, r1
    afa8:	2801      	cmp	r0, #1
    afaa:	dd4e      	ble.n	b04a <__aeabi_fadd+0x24e>
    afac:	29ff      	cmp	r1, #255	; 0xff
    afae:	d049      	beq.n	b044 <__aeabi_fadd+0x248>
    afb0:	4463      	add	r3, ip
    afb2:	085b      	lsrs	r3, r3, #1
    afb4:	000c      	movs	r4, r1
    afb6:	e75c      	b.n	ae72 <__aeabi_fadd+0x76>
    afb8:	2aff      	cmp	r2, #255	; 0xff
    afba:	d041      	beq.n	b040 <__aeabi_fadd+0x244>
    afbc:	000a      	movs	r2, r1
    afbe:	e779      	b.n	aeb4 <__aeabi_fadd+0xb8>
    afc0:	2201      	movs	r2, #1
    afc2:	1a9b      	subs	r3, r3, r2
    afc4:	e784      	b.n	aed0 <__aeabi_fadd+0xd4>
    afc6:	2c00      	cmp	r4, #0
    afc8:	d01d      	beq.n	b006 <__aeabi_fadd+0x20a>
    afca:	28ff      	cmp	r0, #255	; 0xff
    afcc:	d022      	beq.n	b014 <__aeabi_fadd+0x218>
    afce:	2480      	movs	r4, #128	; 0x80
    afd0:	04e4      	lsls	r4, r4, #19
    afd2:	4252      	negs	r2, r2
    afd4:	4323      	orrs	r3, r4
    afd6:	2a1b      	cmp	r2, #27
    afd8:	dd00      	ble.n	afdc <__aeabi_fadd+0x1e0>
    afda:	e08a      	b.n	b0f2 <__aeabi_fadd+0x2f6>
    afdc:	001c      	movs	r4, r3
    afde:	2520      	movs	r5, #32
    afe0:	40d4      	lsrs	r4, r2
    afe2:	1aaa      	subs	r2, r5, r2
    afe4:	4093      	lsls	r3, r2
    afe6:	1e5a      	subs	r2, r3, #1
    afe8:	4193      	sbcs	r3, r2
    afea:	4323      	orrs	r3, r4
    afec:	4662      	mov	r2, ip
    afee:	0004      	movs	r4, r0
    aff0:	1ad3      	subs	r3, r2, r3
    aff2:	000d      	movs	r5, r1
    aff4:	e725      	b.n	ae42 <__aeabi_fadd+0x46>
    aff6:	2e00      	cmp	r6, #0
    aff8:	d000      	beq.n	affc <__aeabi_fadd+0x200>
    affa:	e726      	b.n	ae4a <__aeabi_fadd+0x4e>
    affc:	2200      	movs	r2, #0
    affe:	2400      	movs	r4, #0
    b000:	e7a9      	b.n	af56 <__aeabi_fadd+0x15a>
    b002:	000c      	movs	r4, r1
    b004:	e735      	b.n	ae72 <__aeabi_fadd+0x76>
    b006:	2b00      	cmp	r3, #0
    b008:	d04d      	beq.n	b0a6 <__aeabi_fadd+0x2aa>
    b00a:	43d2      	mvns	r2, r2
    b00c:	2a00      	cmp	r2, #0
    b00e:	d0ed      	beq.n	afec <__aeabi_fadd+0x1f0>
    b010:	28ff      	cmp	r0, #255	; 0xff
    b012:	d1e0      	bne.n	afd6 <__aeabi_fadd+0x1da>
    b014:	4663      	mov	r3, ip
    b016:	24ff      	movs	r4, #255	; 0xff
    b018:	000d      	movs	r5, r1
    b01a:	e72a      	b.n	ae72 <__aeabi_fadd+0x76>
    b01c:	29ff      	cmp	r1, #255	; 0xff
    b01e:	d00f      	beq.n	b040 <__aeabi_fadd+0x244>
    b020:	0001      	movs	r1, r0
    b022:	e773      	b.n	af0c <__aeabi_fadd+0x110>
    b024:	2b00      	cmp	r3, #0
    b026:	d061      	beq.n	b0ec <__aeabi_fadd+0x2f0>
    b028:	24ff      	movs	r4, #255	; 0xff
    b02a:	2f00      	cmp	r7, #0
    b02c:	d100      	bne.n	b030 <__aeabi_fadd+0x234>
    b02e:	e720      	b.n	ae72 <__aeabi_fadd+0x76>
    b030:	2280      	movs	r2, #128	; 0x80
    b032:	4641      	mov	r1, r8
    b034:	03d2      	lsls	r2, r2, #15
    b036:	4211      	tst	r1, r2
    b038:	d002      	beq.n	b040 <__aeabi_fadd+0x244>
    b03a:	4216      	tst	r6, r2
    b03c:	d100      	bne.n	b040 <__aeabi_fadd+0x244>
    b03e:	003b      	movs	r3, r7
    b040:	24ff      	movs	r4, #255	; 0xff
    b042:	e716      	b.n	ae72 <__aeabi_fadd+0x76>
    b044:	24ff      	movs	r4, #255	; 0xff
    b046:	2300      	movs	r3, #0
    b048:	e724      	b.n	ae94 <__aeabi_fadd+0x98>
    b04a:	2c00      	cmp	r4, #0
    b04c:	d1ea      	bne.n	b024 <__aeabi_fadd+0x228>
    b04e:	2b00      	cmp	r3, #0
    b050:	d058      	beq.n	b104 <__aeabi_fadd+0x308>
    b052:	2f00      	cmp	r7, #0
    b054:	d100      	bne.n	b058 <__aeabi_fadd+0x25c>
    b056:	e70c      	b.n	ae72 <__aeabi_fadd+0x76>
    b058:	4463      	add	r3, ip
    b05a:	015a      	lsls	r2, r3, #5
    b05c:	d400      	bmi.n	b060 <__aeabi_fadd+0x264>
    b05e:	e739      	b.n	aed4 <__aeabi_fadd+0xd8>
    b060:	4a2e      	ldr	r2, [pc, #184]	; (b11c <__aeabi_fadd+0x320>)
    b062:	000c      	movs	r4, r1
    b064:	4013      	ands	r3, r2
    b066:	e704      	b.n	ae72 <__aeabi_fadd+0x76>
    b068:	2101      	movs	r1, #1
    b06a:	e75c      	b.n	af26 <__aeabi_fadd+0x12a>
    b06c:	2c00      	cmp	r4, #0
    b06e:	d11e      	bne.n	b0ae <__aeabi_fadd+0x2b2>
    b070:	2b00      	cmp	r3, #0
    b072:	d040      	beq.n	b0f6 <__aeabi_fadd+0x2fa>
    b074:	43c9      	mvns	r1, r1
    b076:	2900      	cmp	r1, #0
    b078:	d00b      	beq.n	b092 <__aeabi_fadd+0x296>
    b07a:	28ff      	cmp	r0, #255	; 0xff
    b07c:	d036      	beq.n	b0ec <__aeabi_fadd+0x2f0>
    b07e:	291b      	cmp	r1, #27
    b080:	dc47      	bgt.n	b112 <__aeabi_fadd+0x316>
    b082:	001c      	movs	r4, r3
    b084:	2620      	movs	r6, #32
    b086:	40cc      	lsrs	r4, r1
    b088:	1a71      	subs	r1, r6, r1
    b08a:	408b      	lsls	r3, r1
    b08c:	1e59      	subs	r1, r3, #1
    b08e:	418b      	sbcs	r3, r1
    b090:	4323      	orrs	r3, r4
    b092:	4463      	add	r3, ip
    b094:	0004      	movs	r4, r0
    b096:	e747      	b.n	af28 <__aeabi_fadd+0x12c>
    b098:	2b00      	cmp	r3, #0
    b09a:	d118      	bne.n	b0ce <__aeabi_fadd+0x2d2>
    b09c:	1e3b      	subs	r3, r7, #0
    b09e:	d02d      	beq.n	b0fc <__aeabi_fadd+0x300>
    b0a0:	000d      	movs	r5, r1
    b0a2:	24ff      	movs	r4, #255	; 0xff
    b0a4:	e6e5      	b.n	ae72 <__aeabi_fadd+0x76>
    b0a6:	003b      	movs	r3, r7
    b0a8:	0004      	movs	r4, r0
    b0aa:	000d      	movs	r5, r1
    b0ac:	e6e1      	b.n	ae72 <__aeabi_fadd+0x76>
    b0ae:	28ff      	cmp	r0, #255	; 0xff
    b0b0:	d01c      	beq.n	b0ec <__aeabi_fadd+0x2f0>
    b0b2:	2480      	movs	r4, #128	; 0x80
    b0b4:	04e4      	lsls	r4, r4, #19
    b0b6:	4249      	negs	r1, r1
    b0b8:	4323      	orrs	r3, r4
    b0ba:	e7e0      	b.n	b07e <__aeabi_fadd+0x282>
    b0bc:	2f00      	cmp	r7, #0
    b0be:	d100      	bne.n	b0c2 <__aeabi_fadd+0x2c6>
    b0c0:	e6d7      	b.n	ae72 <__aeabi_fadd+0x76>
    b0c2:	1bde      	subs	r6, r3, r7
    b0c4:	0172      	lsls	r2, r6, #5
    b0c6:	d51f      	bpl.n	b108 <__aeabi_fadd+0x30c>
    b0c8:	1afb      	subs	r3, r7, r3
    b0ca:	000d      	movs	r5, r1
    b0cc:	e6d1      	b.n	ae72 <__aeabi_fadd+0x76>
    b0ce:	24ff      	movs	r4, #255	; 0xff
    b0d0:	2f00      	cmp	r7, #0
    b0d2:	d100      	bne.n	b0d6 <__aeabi_fadd+0x2da>
    b0d4:	e6cd      	b.n	ae72 <__aeabi_fadd+0x76>
    b0d6:	2280      	movs	r2, #128	; 0x80
    b0d8:	4640      	mov	r0, r8
    b0da:	03d2      	lsls	r2, r2, #15
    b0dc:	4210      	tst	r0, r2
    b0de:	d0af      	beq.n	b040 <__aeabi_fadd+0x244>
    b0e0:	4216      	tst	r6, r2
    b0e2:	d1ad      	bne.n	b040 <__aeabi_fadd+0x244>
    b0e4:	003b      	movs	r3, r7
    b0e6:	000d      	movs	r5, r1
    b0e8:	24ff      	movs	r4, #255	; 0xff
    b0ea:	e6c2      	b.n	ae72 <__aeabi_fadd+0x76>
    b0ec:	4663      	mov	r3, ip
    b0ee:	24ff      	movs	r4, #255	; 0xff
    b0f0:	e6bf      	b.n	ae72 <__aeabi_fadd+0x76>
    b0f2:	2301      	movs	r3, #1
    b0f4:	e77a      	b.n	afec <__aeabi_fadd+0x1f0>
    b0f6:	003b      	movs	r3, r7
    b0f8:	0004      	movs	r4, r0
    b0fa:	e6ba      	b.n	ae72 <__aeabi_fadd+0x76>
    b0fc:	2680      	movs	r6, #128	; 0x80
    b0fe:	2200      	movs	r2, #0
    b100:	03f6      	lsls	r6, r6, #15
    b102:	e6f0      	b.n	aee6 <__aeabi_fadd+0xea>
    b104:	003b      	movs	r3, r7
    b106:	e6b4      	b.n	ae72 <__aeabi_fadd+0x76>
    b108:	1e33      	subs	r3, r6, #0
    b10a:	d000      	beq.n	b10e <__aeabi_fadd+0x312>
    b10c:	e6e2      	b.n	aed4 <__aeabi_fadd+0xd8>
    b10e:	2200      	movs	r2, #0
    b110:	e721      	b.n	af56 <__aeabi_fadd+0x15a>
    b112:	2301      	movs	r3, #1
    b114:	e7bd      	b.n	b092 <__aeabi_fadd+0x296>
    b116:	46c0      	nop			; (mov r8, r8)
    b118:	7dffffff 	.word	0x7dffffff
    b11c:	fbffffff 	.word	0xfbffffff

0000b120 <__aeabi_fdiv>:
    b120:	b5f0      	push	{r4, r5, r6, r7, lr}
    b122:	4657      	mov	r7, sl
    b124:	464e      	mov	r6, r9
    b126:	46de      	mov	lr, fp
    b128:	4645      	mov	r5, r8
    b12a:	b5e0      	push	{r5, r6, r7, lr}
    b12c:	0244      	lsls	r4, r0, #9
    b12e:	0043      	lsls	r3, r0, #1
    b130:	0fc6      	lsrs	r6, r0, #31
    b132:	b083      	sub	sp, #12
    b134:	1c0f      	adds	r7, r1, #0
    b136:	0a64      	lsrs	r4, r4, #9
    b138:	0e1b      	lsrs	r3, r3, #24
    b13a:	46b2      	mov	sl, r6
    b13c:	d053      	beq.n	b1e6 <__aeabi_fdiv+0xc6>
    b13e:	2bff      	cmp	r3, #255	; 0xff
    b140:	d027      	beq.n	b192 <__aeabi_fdiv+0x72>
    b142:	2280      	movs	r2, #128	; 0x80
    b144:	00e4      	lsls	r4, r4, #3
    b146:	04d2      	lsls	r2, r2, #19
    b148:	4314      	orrs	r4, r2
    b14a:	227f      	movs	r2, #127	; 0x7f
    b14c:	4252      	negs	r2, r2
    b14e:	4690      	mov	r8, r2
    b150:	4498      	add	r8, r3
    b152:	2300      	movs	r3, #0
    b154:	4699      	mov	r9, r3
    b156:	469b      	mov	fp, r3
    b158:	027d      	lsls	r5, r7, #9
    b15a:	0078      	lsls	r0, r7, #1
    b15c:	0ffb      	lsrs	r3, r7, #31
    b15e:	0a6d      	lsrs	r5, r5, #9
    b160:	0e00      	lsrs	r0, r0, #24
    b162:	9300      	str	r3, [sp, #0]
    b164:	d024      	beq.n	b1b0 <__aeabi_fdiv+0x90>
    b166:	28ff      	cmp	r0, #255	; 0xff
    b168:	d046      	beq.n	b1f8 <__aeabi_fdiv+0xd8>
    b16a:	2380      	movs	r3, #128	; 0x80
    b16c:	2100      	movs	r1, #0
    b16e:	00ed      	lsls	r5, r5, #3
    b170:	04db      	lsls	r3, r3, #19
    b172:	431d      	orrs	r5, r3
    b174:	387f      	subs	r0, #127	; 0x7f
    b176:	4647      	mov	r7, r8
    b178:	1a38      	subs	r0, r7, r0
    b17a:	464f      	mov	r7, r9
    b17c:	430f      	orrs	r7, r1
    b17e:	00bf      	lsls	r7, r7, #2
    b180:	46b9      	mov	r9, r7
    b182:	0033      	movs	r3, r6
    b184:	9a00      	ldr	r2, [sp, #0]
    b186:	4f87      	ldr	r7, [pc, #540]	; (b3a4 <__aeabi_fdiv+0x284>)
    b188:	4053      	eors	r3, r2
    b18a:	464a      	mov	r2, r9
    b18c:	58ba      	ldr	r2, [r7, r2]
    b18e:	9301      	str	r3, [sp, #4]
    b190:	4697      	mov	pc, r2
    b192:	2c00      	cmp	r4, #0
    b194:	d14e      	bne.n	b234 <__aeabi_fdiv+0x114>
    b196:	2308      	movs	r3, #8
    b198:	4699      	mov	r9, r3
    b19a:	33f7      	adds	r3, #247	; 0xf7
    b19c:	4698      	mov	r8, r3
    b19e:	3bfd      	subs	r3, #253	; 0xfd
    b1a0:	469b      	mov	fp, r3
    b1a2:	027d      	lsls	r5, r7, #9
    b1a4:	0078      	lsls	r0, r7, #1
    b1a6:	0ffb      	lsrs	r3, r7, #31
    b1a8:	0a6d      	lsrs	r5, r5, #9
    b1aa:	0e00      	lsrs	r0, r0, #24
    b1ac:	9300      	str	r3, [sp, #0]
    b1ae:	d1da      	bne.n	b166 <__aeabi_fdiv+0x46>
    b1b0:	2d00      	cmp	r5, #0
    b1b2:	d126      	bne.n	b202 <__aeabi_fdiv+0xe2>
    b1b4:	2000      	movs	r0, #0
    b1b6:	2101      	movs	r1, #1
    b1b8:	0033      	movs	r3, r6
    b1ba:	9a00      	ldr	r2, [sp, #0]
    b1bc:	4f7a      	ldr	r7, [pc, #488]	; (b3a8 <__aeabi_fdiv+0x288>)
    b1be:	4053      	eors	r3, r2
    b1c0:	4642      	mov	r2, r8
    b1c2:	1a10      	subs	r0, r2, r0
    b1c4:	464a      	mov	r2, r9
    b1c6:	430a      	orrs	r2, r1
    b1c8:	0092      	lsls	r2, r2, #2
    b1ca:	58ba      	ldr	r2, [r7, r2]
    b1cc:	001d      	movs	r5, r3
    b1ce:	4697      	mov	pc, r2
    b1d0:	9b00      	ldr	r3, [sp, #0]
    b1d2:	002c      	movs	r4, r5
    b1d4:	469a      	mov	sl, r3
    b1d6:	468b      	mov	fp, r1
    b1d8:	465b      	mov	r3, fp
    b1da:	2b02      	cmp	r3, #2
    b1dc:	d131      	bne.n	b242 <__aeabi_fdiv+0x122>
    b1de:	4653      	mov	r3, sl
    b1e0:	21ff      	movs	r1, #255	; 0xff
    b1e2:	2400      	movs	r4, #0
    b1e4:	e038      	b.n	b258 <__aeabi_fdiv+0x138>
    b1e6:	2c00      	cmp	r4, #0
    b1e8:	d117      	bne.n	b21a <__aeabi_fdiv+0xfa>
    b1ea:	2304      	movs	r3, #4
    b1ec:	4699      	mov	r9, r3
    b1ee:	2300      	movs	r3, #0
    b1f0:	4698      	mov	r8, r3
    b1f2:	3301      	adds	r3, #1
    b1f4:	469b      	mov	fp, r3
    b1f6:	e7af      	b.n	b158 <__aeabi_fdiv+0x38>
    b1f8:	20ff      	movs	r0, #255	; 0xff
    b1fa:	2d00      	cmp	r5, #0
    b1fc:	d10b      	bne.n	b216 <__aeabi_fdiv+0xf6>
    b1fe:	2102      	movs	r1, #2
    b200:	e7da      	b.n	b1b8 <__aeabi_fdiv+0x98>
    b202:	0028      	movs	r0, r5
    b204:	f002 fb0c 	bl	d820 <__clzsi2>
    b208:	1f43      	subs	r3, r0, #5
    b20a:	409d      	lsls	r5, r3
    b20c:	2376      	movs	r3, #118	; 0x76
    b20e:	425b      	negs	r3, r3
    b210:	1a18      	subs	r0, r3, r0
    b212:	2100      	movs	r1, #0
    b214:	e7af      	b.n	b176 <__aeabi_fdiv+0x56>
    b216:	2103      	movs	r1, #3
    b218:	e7ad      	b.n	b176 <__aeabi_fdiv+0x56>
    b21a:	0020      	movs	r0, r4
    b21c:	f002 fb00 	bl	d820 <__clzsi2>
    b220:	1f43      	subs	r3, r0, #5
    b222:	409c      	lsls	r4, r3
    b224:	2376      	movs	r3, #118	; 0x76
    b226:	425b      	negs	r3, r3
    b228:	1a1b      	subs	r3, r3, r0
    b22a:	4698      	mov	r8, r3
    b22c:	2300      	movs	r3, #0
    b22e:	4699      	mov	r9, r3
    b230:	469b      	mov	fp, r3
    b232:	e791      	b.n	b158 <__aeabi_fdiv+0x38>
    b234:	230c      	movs	r3, #12
    b236:	4699      	mov	r9, r3
    b238:	33f3      	adds	r3, #243	; 0xf3
    b23a:	4698      	mov	r8, r3
    b23c:	3bfc      	subs	r3, #252	; 0xfc
    b23e:	469b      	mov	fp, r3
    b240:	e78a      	b.n	b158 <__aeabi_fdiv+0x38>
    b242:	2b03      	cmp	r3, #3
    b244:	d100      	bne.n	b248 <__aeabi_fdiv+0x128>
    b246:	e0a5      	b.n	b394 <__aeabi_fdiv+0x274>
    b248:	4655      	mov	r5, sl
    b24a:	2b01      	cmp	r3, #1
    b24c:	d000      	beq.n	b250 <__aeabi_fdiv+0x130>
    b24e:	e081      	b.n	b354 <__aeabi_fdiv+0x234>
    b250:	2301      	movs	r3, #1
    b252:	2100      	movs	r1, #0
    b254:	2400      	movs	r4, #0
    b256:	402b      	ands	r3, r5
    b258:	0264      	lsls	r4, r4, #9
    b25a:	05c9      	lsls	r1, r1, #23
    b25c:	0a60      	lsrs	r0, r4, #9
    b25e:	07db      	lsls	r3, r3, #31
    b260:	4308      	orrs	r0, r1
    b262:	4318      	orrs	r0, r3
    b264:	b003      	add	sp, #12
    b266:	bc3c      	pop	{r2, r3, r4, r5}
    b268:	4690      	mov	r8, r2
    b26a:	4699      	mov	r9, r3
    b26c:	46a2      	mov	sl, r4
    b26e:	46ab      	mov	fp, r5
    b270:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b272:	2480      	movs	r4, #128	; 0x80
    b274:	2300      	movs	r3, #0
    b276:	03e4      	lsls	r4, r4, #15
    b278:	21ff      	movs	r1, #255	; 0xff
    b27a:	e7ed      	b.n	b258 <__aeabi_fdiv+0x138>
    b27c:	21ff      	movs	r1, #255	; 0xff
    b27e:	2400      	movs	r4, #0
    b280:	e7ea      	b.n	b258 <__aeabi_fdiv+0x138>
    b282:	2301      	movs	r3, #1
    b284:	1a59      	subs	r1, r3, r1
    b286:	291b      	cmp	r1, #27
    b288:	dd66      	ble.n	b358 <__aeabi_fdiv+0x238>
    b28a:	9a01      	ldr	r2, [sp, #4]
    b28c:	4013      	ands	r3, r2
    b28e:	2100      	movs	r1, #0
    b290:	2400      	movs	r4, #0
    b292:	e7e1      	b.n	b258 <__aeabi_fdiv+0x138>
    b294:	2380      	movs	r3, #128	; 0x80
    b296:	03db      	lsls	r3, r3, #15
    b298:	421c      	tst	r4, r3
    b29a:	d038      	beq.n	b30e <__aeabi_fdiv+0x1ee>
    b29c:	421d      	tst	r5, r3
    b29e:	d051      	beq.n	b344 <__aeabi_fdiv+0x224>
    b2a0:	431c      	orrs	r4, r3
    b2a2:	0264      	lsls	r4, r4, #9
    b2a4:	0a64      	lsrs	r4, r4, #9
    b2a6:	0033      	movs	r3, r6
    b2a8:	21ff      	movs	r1, #255	; 0xff
    b2aa:	e7d5      	b.n	b258 <__aeabi_fdiv+0x138>
    b2ac:	0163      	lsls	r3, r4, #5
    b2ae:	016c      	lsls	r4, r5, #5
    b2b0:	42a3      	cmp	r3, r4
    b2b2:	d23b      	bcs.n	b32c <__aeabi_fdiv+0x20c>
    b2b4:	261b      	movs	r6, #27
    b2b6:	2100      	movs	r1, #0
    b2b8:	3801      	subs	r0, #1
    b2ba:	2501      	movs	r5, #1
    b2bc:	001f      	movs	r7, r3
    b2be:	0049      	lsls	r1, r1, #1
    b2c0:	005b      	lsls	r3, r3, #1
    b2c2:	2f00      	cmp	r7, #0
    b2c4:	db01      	blt.n	b2ca <__aeabi_fdiv+0x1aa>
    b2c6:	429c      	cmp	r4, r3
    b2c8:	d801      	bhi.n	b2ce <__aeabi_fdiv+0x1ae>
    b2ca:	1b1b      	subs	r3, r3, r4
    b2cc:	4329      	orrs	r1, r5
    b2ce:	3e01      	subs	r6, #1
    b2d0:	2e00      	cmp	r6, #0
    b2d2:	d1f3      	bne.n	b2bc <__aeabi_fdiv+0x19c>
    b2d4:	001c      	movs	r4, r3
    b2d6:	1e63      	subs	r3, r4, #1
    b2d8:	419c      	sbcs	r4, r3
    b2da:	430c      	orrs	r4, r1
    b2dc:	0001      	movs	r1, r0
    b2de:	317f      	adds	r1, #127	; 0x7f
    b2e0:	2900      	cmp	r1, #0
    b2e2:	ddce      	ble.n	b282 <__aeabi_fdiv+0x162>
    b2e4:	0763      	lsls	r3, r4, #29
    b2e6:	d004      	beq.n	b2f2 <__aeabi_fdiv+0x1d2>
    b2e8:	230f      	movs	r3, #15
    b2ea:	4023      	ands	r3, r4
    b2ec:	2b04      	cmp	r3, #4
    b2ee:	d000      	beq.n	b2f2 <__aeabi_fdiv+0x1d2>
    b2f0:	3404      	adds	r4, #4
    b2f2:	0123      	lsls	r3, r4, #4
    b2f4:	d503      	bpl.n	b2fe <__aeabi_fdiv+0x1de>
    b2f6:	0001      	movs	r1, r0
    b2f8:	4b2c      	ldr	r3, [pc, #176]	; (b3ac <__aeabi_fdiv+0x28c>)
    b2fa:	3180      	adds	r1, #128	; 0x80
    b2fc:	401c      	ands	r4, r3
    b2fe:	29fe      	cmp	r1, #254	; 0xfe
    b300:	dd0d      	ble.n	b31e <__aeabi_fdiv+0x1fe>
    b302:	2301      	movs	r3, #1
    b304:	9a01      	ldr	r2, [sp, #4]
    b306:	21ff      	movs	r1, #255	; 0xff
    b308:	4013      	ands	r3, r2
    b30a:	2400      	movs	r4, #0
    b30c:	e7a4      	b.n	b258 <__aeabi_fdiv+0x138>
    b30e:	2380      	movs	r3, #128	; 0x80
    b310:	03db      	lsls	r3, r3, #15
    b312:	431c      	orrs	r4, r3
    b314:	0264      	lsls	r4, r4, #9
    b316:	0a64      	lsrs	r4, r4, #9
    b318:	0033      	movs	r3, r6
    b31a:	21ff      	movs	r1, #255	; 0xff
    b31c:	e79c      	b.n	b258 <__aeabi_fdiv+0x138>
    b31e:	2301      	movs	r3, #1
    b320:	9a01      	ldr	r2, [sp, #4]
    b322:	01a4      	lsls	r4, r4, #6
    b324:	0a64      	lsrs	r4, r4, #9
    b326:	b2c9      	uxtb	r1, r1
    b328:	4013      	ands	r3, r2
    b32a:	e795      	b.n	b258 <__aeabi_fdiv+0x138>
    b32c:	1b1b      	subs	r3, r3, r4
    b32e:	261a      	movs	r6, #26
    b330:	2101      	movs	r1, #1
    b332:	e7c2      	b.n	b2ba <__aeabi_fdiv+0x19a>
    b334:	9b00      	ldr	r3, [sp, #0]
    b336:	468b      	mov	fp, r1
    b338:	469a      	mov	sl, r3
    b33a:	2400      	movs	r4, #0
    b33c:	e74c      	b.n	b1d8 <__aeabi_fdiv+0xb8>
    b33e:	0263      	lsls	r3, r4, #9
    b340:	d5e5      	bpl.n	b30e <__aeabi_fdiv+0x1ee>
    b342:	2500      	movs	r5, #0
    b344:	2480      	movs	r4, #128	; 0x80
    b346:	03e4      	lsls	r4, r4, #15
    b348:	432c      	orrs	r4, r5
    b34a:	0264      	lsls	r4, r4, #9
    b34c:	0a64      	lsrs	r4, r4, #9
    b34e:	9b00      	ldr	r3, [sp, #0]
    b350:	21ff      	movs	r1, #255	; 0xff
    b352:	e781      	b.n	b258 <__aeabi_fdiv+0x138>
    b354:	9501      	str	r5, [sp, #4]
    b356:	e7c1      	b.n	b2dc <__aeabi_fdiv+0x1bc>
    b358:	0023      	movs	r3, r4
    b35a:	2020      	movs	r0, #32
    b35c:	40cb      	lsrs	r3, r1
    b35e:	1a41      	subs	r1, r0, r1
    b360:	408c      	lsls	r4, r1
    b362:	1e61      	subs	r1, r4, #1
    b364:	418c      	sbcs	r4, r1
    b366:	431c      	orrs	r4, r3
    b368:	0763      	lsls	r3, r4, #29
    b36a:	d004      	beq.n	b376 <__aeabi_fdiv+0x256>
    b36c:	230f      	movs	r3, #15
    b36e:	4023      	ands	r3, r4
    b370:	2b04      	cmp	r3, #4
    b372:	d000      	beq.n	b376 <__aeabi_fdiv+0x256>
    b374:	3404      	adds	r4, #4
    b376:	0163      	lsls	r3, r4, #5
    b378:	d505      	bpl.n	b386 <__aeabi_fdiv+0x266>
    b37a:	2301      	movs	r3, #1
    b37c:	9a01      	ldr	r2, [sp, #4]
    b37e:	2101      	movs	r1, #1
    b380:	4013      	ands	r3, r2
    b382:	2400      	movs	r4, #0
    b384:	e768      	b.n	b258 <__aeabi_fdiv+0x138>
    b386:	2301      	movs	r3, #1
    b388:	9a01      	ldr	r2, [sp, #4]
    b38a:	01a4      	lsls	r4, r4, #6
    b38c:	0a64      	lsrs	r4, r4, #9
    b38e:	4013      	ands	r3, r2
    b390:	2100      	movs	r1, #0
    b392:	e761      	b.n	b258 <__aeabi_fdiv+0x138>
    b394:	2380      	movs	r3, #128	; 0x80
    b396:	03db      	lsls	r3, r3, #15
    b398:	431c      	orrs	r4, r3
    b39a:	0264      	lsls	r4, r4, #9
    b39c:	0a64      	lsrs	r4, r4, #9
    b39e:	4653      	mov	r3, sl
    b3a0:	21ff      	movs	r1, #255	; 0xff
    b3a2:	e759      	b.n	b258 <__aeabi_fdiv+0x138>
    b3a4:	0000e500 	.word	0x0000e500
    b3a8:	0000e540 	.word	0x0000e540
    b3ac:	f7ffffff 	.word	0xf7ffffff

0000b3b0 <__eqsf2>:
    b3b0:	b570      	push	{r4, r5, r6, lr}
    b3b2:	0042      	lsls	r2, r0, #1
    b3b4:	0245      	lsls	r5, r0, #9
    b3b6:	024e      	lsls	r6, r1, #9
    b3b8:	004c      	lsls	r4, r1, #1
    b3ba:	0fc3      	lsrs	r3, r0, #31
    b3bc:	0a6d      	lsrs	r5, r5, #9
    b3be:	0e12      	lsrs	r2, r2, #24
    b3c0:	0a76      	lsrs	r6, r6, #9
    b3c2:	0e24      	lsrs	r4, r4, #24
    b3c4:	0fc9      	lsrs	r1, r1, #31
    b3c6:	2001      	movs	r0, #1
    b3c8:	2aff      	cmp	r2, #255	; 0xff
    b3ca:	d006      	beq.n	b3da <__eqsf2+0x2a>
    b3cc:	2cff      	cmp	r4, #255	; 0xff
    b3ce:	d003      	beq.n	b3d8 <__eqsf2+0x28>
    b3d0:	42a2      	cmp	r2, r4
    b3d2:	d101      	bne.n	b3d8 <__eqsf2+0x28>
    b3d4:	42b5      	cmp	r5, r6
    b3d6:	d006      	beq.n	b3e6 <__eqsf2+0x36>
    b3d8:	bd70      	pop	{r4, r5, r6, pc}
    b3da:	2d00      	cmp	r5, #0
    b3dc:	d1fc      	bne.n	b3d8 <__eqsf2+0x28>
    b3de:	2cff      	cmp	r4, #255	; 0xff
    b3e0:	d1fa      	bne.n	b3d8 <__eqsf2+0x28>
    b3e2:	2e00      	cmp	r6, #0
    b3e4:	d1f8      	bne.n	b3d8 <__eqsf2+0x28>
    b3e6:	428b      	cmp	r3, r1
    b3e8:	d006      	beq.n	b3f8 <__eqsf2+0x48>
    b3ea:	2001      	movs	r0, #1
    b3ec:	2a00      	cmp	r2, #0
    b3ee:	d1f3      	bne.n	b3d8 <__eqsf2+0x28>
    b3f0:	0028      	movs	r0, r5
    b3f2:	1e45      	subs	r5, r0, #1
    b3f4:	41a8      	sbcs	r0, r5
    b3f6:	e7ef      	b.n	b3d8 <__eqsf2+0x28>
    b3f8:	2000      	movs	r0, #0
    b3fa:	e7ed      	b.n	b3d8 <__eqsf2+0x28>

0000b3fc <__gesf2>:
    b3fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    b3fe:	0042      	lsls	r2, r0, #1
    b400:	0245      	lsls	r5, r0, #9
    b402:	024c      	lsls	r4, r1, #9
    b404:	0fc3      	lsrs	r3, r0, #31
    b406:	0048      	lsls	r0, r1, #1
    b408:	0a6d      	lsrs	r5, r5, #9
    b40a:	0e12      	lsrs	r2, r2, #24
    b40c:	0a64      	lsrs	r4, r4, #9
    b40e:	0e00      	lsrs	r0, r0, #24
    b410:	0fc9      	lsrs	r1, r1, #31
    b412:	2aff      	cmp	r2, #255	; 0xff
    b414:	d01e      	beq.n	b454 <__gesf2+0x58>
    b416:	28ff      	cmp	r0, #255	; 0xff
    b418:	d021      	beq.n	b45e <__gesf2+0x62>
    b41a:	2a00      	cmp	r2, #0
    b41c:	d10a      	bne.n	b434 <__gesf2+0x38>
    b41e:	426e      	negs	r6, r5
    b420:	416e      	adcs	r6, r5
    b422:	b2f6      	uxtb	r6, r6
    b424:	2800      	cmp	r0, #0
    b426:	d10f      	bne.n	b448 <__gesf2+0x4c>
    b428:	2c00      	cmp	r4, #0
    b42a:	d10d      	bne.n	b448 <__gesf2+0x4c>
    b42c:	2000      	movs	r0, #0
    b42e:	2d00      	cmp	r5, #0
    b430:	d009      	beq.n	b446 <__gesf2+0x4a>
    b432:	e005      	b.n	b440 <__gesf2+0x44>
    b434:	2800      	cmp	r0, #0
    b436:	d101      	bne.n	b43c <__gesf2+0x40>
    b438:	2c00      	cmp	r4, #0
    b43a:	d001      	beq.n	b440 <__gesf2+0x44>
    b43c:	428b      	cmp	r3, r1
    b43e:	d011      	beq.n	b464 <__gesf2+0x68>
    b440:	2101      	movs	r1, #1
    b442:	4258      	negs	r0, r3
    b444:	4308      	orrs	r0, r1
    b446:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b448:	2e00      	cmp	r6, #0
    b44a:	d0f7      	beq.n	b43c <__gesf2+0x40>
    b44c:	2001      	movs	r0, #1
    b44e:	3901      	subs	r1, #1
    b450:	4308      	orrs	r0, r1
    b452:	e7f8      	b.n	b446 <__gesf2+0x4a>
    b454:	2d00      	cmp	r5, #0
    b456:	d0de      	beq.n	b416 <__gesf2+0x1a>
    b458:	2002      	movs	r0, #2
    b45a:	4240      	negs	r0, r0
    b45c:	e7f3      	b.n	b446 <__gesf2+0x4a>
    b45e:	2c00      	cmp	r4, #0
    b460:	d0db      	beq.n	b41a <__gesf2+0x1e>
    b462:	e7f9      	b.n	b458 <__gesf2+0x5c>
    b464:	4282      	cmp	r2, r0
    b466:	dceb      	bgt.n	b440 <__gesf2+0x44>
    b468:	db04      	blt.n	b474 <__gesf2+0x78>
    b46a:	42a5      	cmp	r5, r4
    b46c:	d8e8      	bhi.n	b440 <__gesf2+0x44>
    b46e:	2000      	movs	r0, #0
    b470:	42a5      	cmp	r5, r4
    b472:	d2e8      	bcs.n	b446 <__gesf2+0x4a>
    b474:	2101      	movs	r1, #1
    b476:	1e58      	subs	r0, r3, #1
    b478:	4308      	orrs	r0, r1
    b47a:	e7e4      	b.n	b446 <__gesf2+0x4a>

0000b47c <__lesf2>:
    b47c:	b5f0      	push	{r4, r5, r6, r7, lr}
    b47e:	0042      	lsls	r2, r0, #1
    b480:	024d      	lsls	r5, r1, #9
    b482:	004c      	lsls	r4, r1, #1
    b484:	0246      	lsls	r6, r0, #9
    b486:	0a76      	lsrs	r6, r6, #9
    b488:	0e12      	lsrs	r2, r2, #24
    b48a:	0fc3      	lsrs	r3, r0, #31
    b48c:	0a6d      	lsrs	r5, r5, #9
    b48e:	0e24      	lsrs	r4, r4, #24
    b490:	0fc9      	lsrs	r1, r1, #31
    b492:	2aff      	cmp	r2, #255	; 0xff
    b494:	d016      	beq.n	b4c4 <__lesf2+0x48>
    b496:	2cff      	cmp	r4, #255	; 0xff
    b498:	d018      	beq.n	b4cc <__lesf2+0x50>
    b49a:	2a00      	cmp	r2, #0
    b49c:	d10a      	bne.n	b4b4 <__lesf2+0x38>
    b49e:	4270      	negs	r0, r6
    b4a0:	4170      	adcs	r0, r6
    b4a2:	b2c0      	uxtb	r0, r0
    b4a4:	2c00      	cmp	r4, #0
    b4a6:	d015      	beq.n	b4d4 <__lesf2+0x58>
    b4a8:	2800      	cmp	r0, #0
    b4aa:	d005      	beq.n	b4b8 <__lesf2+0x3c>
    b4ac:	2001      	movs	r0, #1
    b4ae:	3901      	subs	r1, #1
    b4b0:	4308      	orrs	r0, r1
    b4b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b4b4:	2c00      	cmp	r4, #0
    b4b6:	d013      	beq.n	b4e0 <__lesf2+0x64>
    b4b8:	4299      	cmp	r1, r3
    b4ba:	d014      	beq.n	b4e6 <__lesf2+0x6a>
    b4bc:	2001      	movs	r0, #1
    b4be:	425b      	negs	r3, r3
    b4c0:	4318      	orrs	r0, r3
    b4c2:	e7f6      	b.n	b4b2 <__lesf2+0x36>
    b4c4:	2002      	movs	r0, #2
    b4c6:	2e00      	cmp	r6, #0
    b4c8:	d1f3      	bne.n	b4b2 <__lesf2+0x36>
    b4ca:	e7e4      	b.n	b496 <__lesf2+0x1a>
    b4cc:	2002      	movs	r0, #2
    b4ce:	2d00      	cmp	r5, #0
    b4d0:	d1ef      	bne.n	b4b2 <__lesf2+0x36>
    b4d2:	e7e2      	b.n	b49a <__lesf2+0x1e>
    b4d4:	2d00      	cmp	r5, #0
    b4d6:	d1e7      	bne.n	b4a8 <__lesf2+0x2c>
    b4d8:	2000      	movs	r0, #0
    b4da:	2e00      	cmp	r6, #0
    b4dc:	d0e9      	beq.n	b4b2 <__lesf2+0x36>
    b4de:	e7ed      	b.n	b4bc <__lesf2+0x40>
    b4e0:	2d00      	cmp	r5, #0
    b4e2:	d1e9      	bne.n	b4b8 <__lesf2+0x3c>
    b4e4:	e7ea      	b.n	b4bc <__lesf2+0x40>
    b4e6:	42a2      	cmp	r2, r4
    b4e8:	dc06      	bgt.n	b4f8 <__lesf2+0x7c>
    b4ea:	dbdf      	blt.n	b4ac <__lesf2+0x30>
    b4ec:	42ae      	cmp	r6, r5
    b4ee:	d803      	bhi.n	b4f8 <__lesf2+0x7c>
    b4f0:	2000      	movs	r0, #0
    b4f2:	42ae      	cmp	r6, r5
    b4f4:	d3da      	bcc.n	b4ac <__lesf2+0x30>
    b4f6:	e7dc      	b.n	b4b2 <__lesf2+0x36>
    b4f8:	2001      	movs	r0, #1
    b4fa:	4249      	negs	r1, r1
    b4fc:	4308      	orrs	r0, r1
    b4fe:	e7d8      	b.n	b4b2 <__lesf2+0x36>

0000b500 <__aeabi_fmul>:
    b500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b502:	4657      	mov	r7, sl
    b504:	464e      	mov	r6, r9
    b506:	4645      	mov	r5, r8
    b508:	46de      	mov	lr, fp
    b50a:	b5e0      	push	{r5, r6, r7, lr}
    b50c:	0247      	lsls	r7, r0, #9
    b50e:	0046      	lsls	r6, r0, #1
    b510:	4688      	mov	r8, r1
    b512:	0a7f      	lsrs	r7, r7, #9
    b514:	0e36      	lsrs	r6, r6, #24
    b516:	0fc4      	lsrs	r4, r0, #31
    b518:	2e00      	cmp	r6, #0
    b51a:	d047      	beq.n	b5ac <__aeabi_fmul+0xac>
    b51c:	2eff      	cmp	r6, #255	; 0xff
    b51e:	d024      	beq.n	b56a <__aeabi_fmul+0x6a>
    b520:	00fb      	lsls	r3, r7, #3
    b522:	2780      	movs	r7, #128	; 0x80
    b524:	04ff      	lsls	r7, r7, #19
    b526:	431f      	orrs	r7, r3
    b528:	2300      	movs	r3, #0
    b52a:	4699      	mov	r9, r3
    b52c:	469a      	mov	sl, r3
    b52e:	3e7f      	subs	r6, #127	; 0x7f
    b530:	4643      	mov	r3, r8
    b532:	025d      	lsls	r5, r3, #9
    b534:	0058      	lsls	r0, r3, #1
    b536:	0fdb      	lsrs	r3, r3, #31
    b538:	0a6d      	lsrs	r5, r5, #9
    b53a:	0e00      	lsrs	r0, r0, #24
    b53c:	4698      	mov	r8, r3
    b53e:	d043      	beq.n	b5c8 <__aeabi_fmul+0xc8>
    b540:	28ff      	cmp	r0, #255	; 0xff
    b542:	d03b      	beq.n	b5bc <__aeabi_fmul+0xbc>
    b544:	00eb      	lsls	r3, r5, #3
    b546:	2580      	movs	r5, #128	; 0x80
    b548:	2200      	movs	r2, #0
    b54a:	04ed      	lsls	r5, r5, #19
    b54c:	431d      	orrs	r5, r3
    b54e:	387f      	subs	r0, #127	; 0x7f
    b550:	1836      	adds	r6, r6, r0
    b552:	1c73      	adds	r3, r6, #1
    b554:	4641      	mov	r1, r8
    b556:	469b      	mov	fp, r3
    b558:	464b      	mov	r3, r9
    b55a:	4061      	eors	r1, r4
    b55c:	4313      	orrs	r3, r2
    b55e:	2b0f      	cmp	r3, #15
    b560:	d864      	bhi.n	b62c <__aeabi_fmul+0x12c>
    b562:	4875      	ldr	r0, [pc, #468]	; (b738 <__aeabi_fmul+0x238>)
    b564:	009b      	lsls	r3, r3, #2
    b566:	58c3      	ldr	r3, [r0, r3]
    b568:	469f      	mov	pc, r3
    b56a:	2f00      	cmp	r7, #0
    b56c:	d142      	bne.n	b5f4 <__aeabi_fmul+0xf4>
    b56e:	2308      	movs	r3, #8
    b570:	4699      	mov	r9, r3
    b572:	3b06      	subs	r3, #6
    b574:	26ff      	movs	r6, #255	; 0xff
    b576:	469a      	mov	sl, r3
    b578:	e7da      	b.n	b530 <__aeabi_fmul+0x30>
    b57a:	4641      	mov	r1, r8
    b57c:	2a02      	cmp	r2, #2
    b57e:	d028      	beq.n	b5d2 <__aeabi_fmul+0xd2>
    b580:	2a03      	cmp	r2, #3
    b582:	d100      	bne.n	b586 <__aeabi_fmul+0x86>
    b584:	e0ce      	b.n	b724 <__aeabi_fmul+0x224>
    b586:	2a01      	cmp	r2, #1
    b588:	d000      	beq.n	b58c <__aeabi_fmul+0x8c>
    b58a:	e0ac      	b.n	b6e6 <__aeabi_fmul+0x1e6>
    b58c:	4011      	ands	r1, r2
    b58e:	2000      	movs	r0, #0
    b590:	2200      	movs	r2, #0
    b592:	b2cc      	uxtb	r4, r1
    b594:	0240      	lsls	r0, r0, #9
    b596:	05d2      	lsls	r2, r2, #23
    b598:	0a40      	lsrs	r0, r0, #9
    b59a:	07e4      	lsls	r4, r4, #31
    b59c:	4310      	orrs	r0, r2
    b59e:	4320      	orrs	r0, r4
    b5a0:	bc3c      	pop	{r2, r3, r4, r5}
    b5a2:	4690      	mov	r8, r2
    b5a4:	4699      	mov	r9, r3
    b5a6:	46a2      	mov	sl, r4
    b5a8:	46ab      	mov	fp, r5
    b5aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b5ac:	2f00      	cmp	r7, #0
    b5ae:	d115      	bne.n	b5dc <__aeabi_fmul+0xdc>
    b5b0:	2304      	movs	r3, #4
    b5b2:	4699      	mov	r9, r3
    b5b4:	3b03      	subs	r3, #3
    b5b6:	2600      	movs	r6, #0
    b5b8:	469a      	mov	sl, r3
    b5ba:	e7b9      	b.n	b530 <__aeabi_fmul+0x30>
    b5bc:	20ff      	movs	r0, #255	; 0xff
    b5be:	2202      	movs	r2, #2
    b5c0:	2d00      	cmp	r5, #0
    b5c2:	d0c5      	beq.n	b550 <__aeabi_fmul+0x50>
    b5c4:	2203      	movs	r2, #3
    b5c6:	e7c3      	b.n	b550 <__aeabi_fmul+0x50>
    b5c8:	2d00      	cmp	r5, #0
    b5ca:	d119      	bne.n	b600 <__aeabi_fmul+0x100>
    b5cc:	2000      	movs	r0, #0
    b5ce:	2201      	movs	r2, #1
    b5d0:	e7be      	b.n	b550 <__aeabi_fmul+0x50>
    b5d2:	2401      	movs	r4, #1
    b5d4:	22ff      	movs	r2, #255	; 0xff
    b5d6:	400c      	ands	r4, r1
    b5d8:	2000      	movs	r0, #0
    b5da:	e7db      	b.n	b594 <__aeabi_fmul+0x94>
    b5dc:	0038      	movs	r0, r7
    b5de:	f002 f91f 	bl	d820 <__clzsi2>
    b5e2:	2676      	movs	r6, #118	; 0x76
    b5e4:	1f43      	subs	r3, r0, #5
    b5e6:	409f      	lsls	r7, r3
    b5e8:	2300      	movs	r3, #0
    b5ea:	4276      	negs	r6, r6
    b5ec:	1a36      	subs	r6, r6, r0
    b5ee:	4699      	mov	r9, r3
    b5f0:	469a      	mov	sl, r3
    b5f2:	e79d      	b.n	b530 <__aeabi_fmul+0x30>
    b5f4:	230c      	movs	r3, #12
    b5f6:	4699      	mov	r9, r3
    b5f8:	3b09      	subs	r3, #9
    b5fa:	26ff      	movs	r6, #255	; 0xff
    b5fc:	469a      	mov	sl, r3
    b5fe:	e797      	b.n	b530 <__aeabi_fmul+0x30>
    b600:	0028      	movs	r0, r5
    b602:	f002 f90d 	bl	d820 <__clzsi2>
    b606:	1f43      	subs	r3, r0, #5
    b608:	409d      	lsls	r5, r3
    b60a:	2376      	movs	r3, #118	; 0x76
    b60c:	425b      	negs	r3, r3
    b60e:	1a18      	subs	r0, r3, r0
    b610:	2200      	movs	r2, #0
    b612:	e79d      	b.n	b550 <__aeabi_fmul+0x50>
    b614:	2080      	movs	r0, #128	; 0x80
    b616:	2400      	movs	r4, #0
    b618:	03c0      	lsls	r0, r0, #15
    b61a:	22ff      	movs	r2, #255	; 0xff
    b61c:	e7ba      	b.n	b594 <__aeabi_fmul+0x94>
    b61e:	003d      	movs	r5, r7
    b620:	4652      	mov	r2, sl
    b622:	e7ab      	b.n	b57c <__aeabi_fmul+0x7c>
    b624:	003d      	movs	r5, r7
    b626:	0021      	movs	r1, r4
    b628:	4652      	mov	r2, sl
    b62a:	e7a7      	b.n	b57c <__aeabi_fmul+0x7c>
    b62c:	0c3b      	lsrs	r3, r7, #16
    b62e:	469c      	mov	ip, r3
    b630:	042a      	lsls	r2, r5, #16
    b632:	0c12      	lsrs	r2, r2, #16
    b634:	0c2b      	lsrs	r3, r5, #16
    b636:	0014      	movs	r4, r2
    b638:	4660      	mov	r0, ip
    b63a:	4665      	mov	r5, ip
    b63c:	043f      	lsls	r7, r7, #16
    b63e:	0c3f      	lsrs	r7, r7, #16
    b640:	437c      	muls	r4, r7
    b642:	4342      	muls	r2, r0
    b644:	435d      	muls	r5, r3
    b646:	437b      	muls	r3, r7
    b648:	0c27      	lsrs	r7, r4, #16
    b64a:	189b      	adds	r3, r3, r2
    b64c:	18ff      	adds	r7, r7, r3
    b64e:	42ba      	cmp	r2, r7
    b650:	d903      	bls.n	b65a <__aeabi_fmul+0x15a>
    b652:	2380      	movs	r3, #128	; 0x80
    b654:	025b      	lsls	r3, r3, #9
    b656:	469c      	mov	ip, r3
    b658:	4465      	add	r5, ip
    b65a:	0424      	lsls	r4, r4, #16
    b65c:	043a      	lsls	r2, r7, #16
    b65e:	0c24      	lsrs	r4, r4, #16
    b660:	1912      	adds	r2, r2, r4
    b662:	0193      	lsls	r3, r2, #6
    b664:	1e5c      	subs	r4, r3, #1
    b666:	41a3      	sbcs	r3, r4
    b668:	0c3f      	lsrs	r7, r7, #16
    b66a:	0e92      	lsrs	r2, r2, #26
    b66c:	197d      	adds	r5, r7, r5
    b66e:	431a      	orrs	r2, r3
    b670:	01ad      	lsls	r5, r5, #6
    b672:	4315      	orrs	r5, r2
    b674:	012b      	lsls	r3, r5, #4
    b676:	d504      	bpl.n	b682 <__aeabi_fmul+0x182>
    b678:	2301      	movs	r3, #1
    b67a:	465e      	mov	r6, fp
    b67c:	086a      	lsrs	r2, r5, #1
    b67e:	401d      	ands	r5, r3
    b680:	4315      	orrs	r5, r2
    b682:	0032      	movs	r2, r6
    b684:	327f      	adds	r2, #127	; 0x7f
    b686:	2a00      	cmp	r2, #0
    b688:	dd25      	ble.n	b6d6 <__aeabi_fmul+0x1d6>
    b68a:	076b      	lsls	r3, r5, #29
    b68c:	d004      	beq.n	b698 <__aeabi_fmul+0x198>
    b68e:	230f      	movs	r3, #15
    b690:	402b      	ands	r3, r5
    b692:	2b04      	cmp	r3, #4
    b694:	d000      	beq.n	b698 <__aeabi_fmul+0x198>
    b696:	3504      	adds	r5, #4
    b698:	012b      	lsls	r3, r5, #4
    b69a:	d503      	bpl.n	b6a4 <__aeabi_fmul+0x1a4>
    b69c:	0032      	movs	r2, r6
    b69e:	4b27      	ldr	r3, [pc, #156]	; (b73c <__aeabi_fmul+0x23c>)
    b6a0:	3280      	adds	r2, #128	; 0x80
    b6a2:	401d      	ands	r5, r3
    b6a4:	2afe      	cmp	r2, #254	; 0xfe
    b6a6:	dc94      	bgt.n	b5d2 <__aeabi_fmul+0xd2>
    b6a8:	2401      	movs	r4, #1
    b6aa:	01a8      	lsls	r0, r5, #6
    b6ac:	0a40      	lsrs	r0, r0, #9
    b6ae:	b2d2      	uxtb	r2, r2
    b6b0:	400c      	ands	r4, r1
    b6b2:	e76f      	b.n	b594 <__aeabi_fmul+0x94>
    b6b4:	2080      	movs	r0, #128	; 0x80
    b6b6:	03c0      	lsls	r0, r0, #15
    b6b8:	4207      	tst	r7, r0
    b6ba:	d007      	beq.n	b6cc <__aeabi_fmul+0x1cc>
    b6bc:	4205      	tst	r5, r0
    b6be:	d105      	bne.n	b6cc <__aeabi_fmul+0x1cc>
    b6c0:	4328      	orrs	r0, r5
    b6c2:	0240      	lsls	r0, r0, #9
    b6c4:	0a40      	lsrs	r0, r0, #9
    b6c6:	4644      	mov	r4, r8
    b6c8:	22ff      	movs	r2, #255	; 0xff
    b6ca:	e763      	b.n	b594 <__aeabi_fmul+0x94>
    b6cc:	4338      	orrs	r0, r7
    b6ce:	0240      	lsls	r0, r0, #9
    b6d0:	0a40      	lsrs	r0, r0, #9
    b6d2:	22ff      	movs	r2, #255	; 0xff
    b6d4:	e75e      	b.n	b594 <__aeabi_fmul+0x94>
    b6d6:	2401      	movs	r4, #1
    b6d8:	1aa3      	subs	r3, r4, r2
    b6da:	2b1b      	cmp	r3, #27
    b6dc:	dd05      	ble.n	b6ea <__aeabi_fmul+0x1ea>
    b6de:	400c      	ands	r4, r1
    b6e0:	2200      	movs	r2, #0
    b6e2:	2000      	movs	r0, #0
    b6e4:	e756      	b.n	b594 <__aeabi_fmul+0x94>
    b6e6:	465e      	mov	r6, fp
    b6e8:	e7cb      	b.n	b682 <__aeabi_fmul+0x182>
    b6ea:	002a      	movs	r2, r5
    b6ec:	2020      	movs	r0, #32
    b6ee:	40da      	lsrs	r2, r3
    b6f0:	1ac3      	subs	r3, r0, r3
    b6f2:	409d      	lsls	r5, r3
    b6f4:	002b      	movs	r3, r5
    b6f6:	1e5d      	subs	r5, r3, #1
    b6f8:	41ab      	sbcs	r3, r5
    b6fa:	4313      	orrs	r3, r2
    b6fc:	075a      	lsls	r2, r3, #29
    b6fe:	d004      	beq.n	b70a <__aeabi_fmul+0x20a>
    b700:	220f      	movs	r2, #15
    b702:	401a      	ands	r2, r3
    b704:	2a04      	cmp	r2, #4
    b706:	d000      	beq.n	b70a <__aeabi_fmul+0x20a>
    b708:	3304      	adds	r3, #4
    b70a:	015a      	lsls	r2, r3, #5
    b70c:	d504      	bpl.n	b718 <__aeabi_fmul+0x218>
    b70e:	2401      	movs	r4, #1
    b710:	2201      	movs	r2, #1
    b712:	400c      	ands	r4, r1
    b714:	2000      	movs	r0, #0
    b716:	e73d      	b.n	b594 <__aeabi_fmul+0x94>
    b718:	2401      	movs	r4, #1
    b71a:	019b      	lsls	r3, r3, #6
    b71c:	0a58      	lsrs	r0, r3, #9
    b71e:	400c      	ands	r4, r1
    b720:	2200      	movs	r2, #0
    b722:	e737      	b.n	b594 <__aeabi_fmul+0x94>
    b724:	2080      	movs	r0, #128	; 0x80
    b726:	2401      	movs	r4, #1
    b728:	03c0      	lsls	r0, r0, #15
    b72a:	4328      	orrs	r0, r5
    b72c:	0240      	lsls	r0, r0, #9
    b72e:	0a40      	lsrs	r0, r0, #9
    b730:	400c      	ands	r4, r1
    b732:	22ff      	movs	r2, #255	; 0xff
    b734:	e72e      	b.n	b594 <__aeabi_fmul+0x94>
    b736:	46c0      	nop			; (mov r8, r8)
    b738:	0000e580 	.word	0x0000e580
    b73c:	f7ffffff 	.word	0xf7ffffff

0000b740 <__aeabi_fsub>:
    b740:	b5f0      	push	{r4, r5, r6, r7, lr}
    b742:	464f      	mov	r7, r9
    b744:	46d6      	mov	lr, sl
    b746:	4646      	mov	r6, r8
    b748:	0044      	lsls	r4, r0, #1
    b74a:	b5c0      	push	{r6, r7, lr}
    b74c:	0fc2      	lsrs	r2, r0, #31
    b74e:	0247      	lsls	r7, r0, #9
    b750:	0248      	lsls	r0, r1, #9
    b752:	0a40      	lsrs	r0, r0, #9
    b754:	4684      	mov	ip, r0
    b756:	4666      	mov	r6, ip
    b758:	0a7b      	lsrs	r3, r7, #9
    b75a:	0048      	lsls	r0, r1, #1
    b75c:	0fc9      	lsrs	r1, r1, #31
    b75e:	469a      	mov	sl, r3
    b760:	0e24      	lsrs	r4, r4, #24
    b762:	0015      	movs	r5, r2
    b764:	00db      	lsls	r3, r3, #3
    b766:	0e00      	lsrs	r0, r0, #24
    b768:	4689      	mov	r9, r1
    b76a:	00f6      	lsls	r6, r6, #3
    b76c:	28ff      	cmp	r0, #255	; 0xff
    b76e:	d100      	bne.n	b772 <__aeabi_fsub+0x32>
    b770:	e08f      	b.n	b892 <__aeabi_fsub+0x152>
    b772:	2101      	movs	r1, #1
    b774:	464f      	mov	r7, r9
    b776:	404f      	eors	r7, r1
    b778:	0039      	movs	r1, r7
    b77a:	4291      	cmp	r1, r2
    b77c:	d066      	beq.n	b84c <__aeabi_fsub+0x10c>
    b77e:	1a22      	subs	r2, r4, r0
    b780:	2a00      	cmp	r2, #0
    b782:	dc00      	bgt.n	b786 <__aeabi_fsub+0x46>
    b784:	e09d      	b.n	b8c2 <__aeabi_fsub+0x182>
    b786:	2800      	cmp	r0, #0
    b788:	d13d      	bne.n	b806 <__aeabi_fsub+0xc6>
    b78a:	2e00      	cmp	r6, #0
    b78c:	d100      	bne.n	b790 <__aeabi_fsub+0x50>
    b78e:	e08b      	b.n	b8a8 <__aeabi_fsub+0x168>
    b790:	1e51      	subs	r1, r2, #1
    b792:	2900      	cmp	r1, #0
    b794:	d000      	beq.n	b798 <__aeabi_fsub+0x58>
    b796:	e0b5      	b.n	b904 <__aeabi_fsub+0x1c4>
    b798:	2401      	movs	r4, #1
    b79a:	1b9b      	subs	r3, r3, r6
    b79c:	015a      	lsls	r2, r3, #5
    b79e:	d544      	bpl.n	b82a <__aeabi_fsub+0xea>
    b7a0:	019b      	lsls	r3, r3, #6
    b7a2:	099f      	lsrs	r7, r3, #6
    b7a4:	0038      	movs	r0, r7
    b7a6:	f002 f83b 	bl	d820 <__clzsi2>
    b7aa:	3805      	subs	r0, #5
    b7ac:	4087      	lsls	r7, r0
    b7ae:	4284      	cmp	r4, r0
    b7b0:	dd00      	ble.n	b7b4 <__aeabi_fsub+0x74>
    b7b2:	e096      	b.n	b8e2 <__aeabi_fsub+0x1a2>
    b7b4:	1b04      	subs	r4, r0, r4
    b7b6:	003a      	movs	r2, r7
    b7b8:	2020      	movs	r0, #32
    b7ba:	3401      	adds	r4, #1
    b7bc:	40e2      	lsrs	r2, r4
    b7be:	1b04      	subs	r4, r0, r4
    b7c0:	40a7      	lsls	r7, r4
    b7c2:	003b      	movs	r3, r7
    b7c4:	1e5f      	subs	r7, r3, #1
    b7c6:	41bb      	sbcs	r3, r7
    b7c8:	2400      	movs	r4, #0
    b7ca:	4313      	orrs	r3, r2
    b7cc:	075a      	lsls	r2, r3, #29
    b7ce:	d004      	beq.n	b7da <__aeabi_fsub+0x9a>
    b7d0:	220f      	movs	r2, #15
    b7d2:	401a      	ands	r2, r3
    b7d4:	2a04      	cmp	r2, #4
    b7d6:	d000      	beq.n	b7da <__aeabi_fsub+0x9a>
    b7d8:	3304      	adds	r3, #4
    b7da:	015a      	lsls	r2, r3, #5
    b7dc:	d527      	bpl.n	b82e <__aeabi_fsub+0xee>
    b7de:	3401      	adds	r4, #1
    b7e0:	2cff      	cmp	r4, #255	; 0xff
    b7e2:	d100      	bne.n	b7e6 <__aeabi_fsub+0xa6>
    b7e4:	e079      	b.n	b8da <__aeabi_fsub+0x19a>
    b7e6:	2201      	movs	r2, #1
    b7e8:	019b      	lsls	r3, r3, #6
    b7ea:	0a5b      	lsrs	r3, r3, #9
    b7ec:	b2e4      	uxtb	r4, r4
    b7ee:	402a      	ands	r2, r5
    b7f0:	025b      	lsls	r3, r3, #9
    b7f2:	05e4      	lsls	r4, r4, #23
    b7f4:	0a58      	lsrs	r0, r3, #9
    b7f6:	07d2      	lsls	r2, r2, #31
    b7f8:	4320      	orrs	r0, r4
    b7fa:	4310      	orrs	r0, r2
    b7fc:	bc1c      	pop	{r2, r3, r4}
    b7fe:	4690      	mov	r8, r2
    b800:	4699      	mov	r9, r3
    b802:	46a2      	mov	sl, r4
    b804:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b806:	2cff      	cmp	r4, #255	; 0xff
    b808:	d0e0      	beq.n	b7cc <__aeabi_fsub+0x8c>
    b80a:	2180      	movs	r1, #128	; 0x80
    b80c:	04c9      	lsls	r1, r1, #19
    b80e:	430e      	orrs	r6, r1
    b810:	2a1b      	cmp	r2, #27
    b812:	dc7b      	bgt.n	b90c <__aeabi_fsub+0x1cc>
    b814:	0031      	movs	r1, r6
    b816:	2020      	movs	r0, #32
    b818:	40d1      	lsrs	r1, r2
    b81a:	1a82      	subs	r2, r0, r2
    b81c:	4096      	lsls	r6, r2
    b81e:	1e72      	subs	r2, r6, #1
    b820:	4196      	sbcs	r6, r2
    b822:	430e      	orrs	r6, r1
    b824:	1b9b      	subs	r3, r3, r6
    b826:	015a      	lsls	r2, r3, #5
    b828:	d4ba      	bmi.n	b7a0 <__aeabi_fsub+0x60>
    b82a:	075a      	lsls	r2, r3, #29
    b82c:	d1d0      	bne.n	b7d0 <__aeabi_fsub+0x90>
    b82e:	2201      	movs	r2, #1
    b830:	08df      	lsrs	r7, r3, #3
    b832:	402a      	ands	r2, r5
    b834:	2cff      	cmp	r4, #255	; 0xff
    b836:	d133      	bne.n	b8a0 <__aeabi_fsub+0x160>
    b838:	2f00      	cmp	r7, #0
    b83a:	d100      	bne.n	b83e <__aeabi_fsub+0xfe>
    b83c:	e0a8      	b.n	b990 <__aeabi_fsub+0x250>
    b83e:	2380      	movs	r3, #128	; 0x80
    b840:	03db      	lsls	r3, r3, #15
    b842:	433b      	orrs	r3, r7
    b844:	025b      	lsls	r3, r3, #9
    b846:	0a5b      	lsrs	r3, r3, #9
    b848:	24ff      	movs	r4, #255	; 0xff
    b84a:	e7d1      	b.n	b7f0 <__aeabi_fsub+0xb0>
    b84c:	1a21      	subs	r1, r4, r0
    b84e:	2900      	cmp	r1, #0
    b850:	dd4c      	ble.n	b8ec <__aeabi_fsub+0x1ac>
    b852:	2800      	cmp	r0, #0
    b854:	d02a      	beq.n	b8ac <__aeabi_fsub+0x16c>
    b856:	2cff      	cmp	r4, #255	; 0xff
    b858:	d0b8      	beq.n	b7cc <__aeabi_fsub+0x8c>
    b85a:	2080      	movs	r0, #128	; 0x80
    b85c:	04c0      	lsls	r0, r0, #19
    b85e:	4306      	orrs	r6, r0
    b860:	291b      	cmp	r1, #27
    b862:	dd00      	ble.n	b866 <__aeabi_fsub+0x126>
    b864:	e0af      	b.n	b9c6 <__aeabi_fsub+0x286>
    b866:	0030      	movs	r0, r6
    b868:	2720      	movs	r7, #32
    b86a:	40c8      	lsrs	r0, r1
    b86c:	1a79      	subs	r1, r7, r1
    b86e:	408e      	lsls	r6, r1
    b870:	1e71      	subs	r1, r6, #1
    b872:	418e      	sbcs	r6, r1
    b874:	4306      	orrs	r6, r0
    b876:	199b      	adds	r3, r3, r6
    b878:	0159      	lsls	r1, r3, #5
    b87a:	d5d6      	bpl.n	b82a <__aeabi_fsub+0xea>
    b87c:	3401      	adds	r4, #1
    b87e:	2cff      	cmp	r4, #255	; 0xff
    b880:	d100      	bne.n	b884 <__aeabi_fsub+0x144>
    b882:	e085      	b.n	b990 <__aeabi_fsub+0x250>
    b884:	2201      	movs	r2, #1
    b886:	497a      	ldr	r1, [pc, #488]	; (ba70 <__aeabi_fsub+0x330>)
    b888:	401a      	ands	r2, r3
    b88a:	085b      	lsrs	r3, r3, #1
    b88c:	400b      	ands	r3, r1
    b88e:	4313      	orrs	r3, r2
    b890:	e79c      	b.n	b7cc <__aeabi_fsub+0x8c>
    b892:	2e00      	cmp	r6, #0
    b894:	d000      	beq.n	b898 <__aeabi_fsub+0x158>
    b896:	e770      	b.n	b77a <__aeabi_fsub+0x3a>
    b898:	e76b      	b.n	b772 <__aeabi_fsub+0x32>
    b89a:	1e3b      	subs	r3, r7, #0
    b89c:	d1c5      	bne.n	b82a <__aeabi_fsub+0xea>
    b89e:	2200      	movs	r2, #0
    b8a0:	027b      	lsls	r3, r7, #9
    b8a2:	0a5b      	lsrs	r3, r3, #9
    b8a4:	b2e4      	uxtb	r4, r4
    b8a6:	e7a3      	b.n	b7f0 <__aeabi_fsub+0xb0>
    b8a8:	0014      	movs	r4, r2
    b8aa:	e78f      	b.n	b7cc <__aeabi_fsub+0x8c>
    b8ac:	2e00      	cmp	r6, #0
    b8ae:	d04d      	beq.n	b94c <__aeabi_fsub+0x20c>
    b8b0:	1e48      	subs	r0, r1, #1
    b8b2:	2800      	cmp	r0, #0
    b8b4:	d157      	bne.n	b966 <__aeabi_fsub+0x226>
    b8b6:	199b      	adds	r3, r3, r6
    b8b8:	2401      	movs	r4, #1
    b8ba:	015a      	lsls	r2, r3, #5
    b8bc:	d5b5      	bpl.n	b82a <__aeabi_fsub+0xea>
    b8be:	2402      	movs	r4, #2
    b8c0:	e7e0      	b.n	b884 <__aeabi_fsub+0x144>
    b8c2:	2a00      	cmp	r2, #0
    b8c4:	d125      	bne.n	b912 <__aeabi_fsub+0x1d2>
    b8c6:	1c62      	adds	r2, r4, #1
    b8c8:	b2d2      	uxtb	r2, r2
    b8ca:	2a01      	cmp	r2, #1
    b8cc:	dd72      	ble.n	b9b4 <__aeabi_fsub+0x274>
    b8ce:	1b9f      	subs	r7, r3, r6
    b8d0:	017a      	lsls	r2, r7, #5
    b8d2:	d535      	bpl.n	b940 <__aeabi_fsub+0x200>
    b8d4:	1af7      	subs	r7, r6, r3
    b8d6:	000d      	movs	r5, r1
    b8d8:	e764      	b.n	b7a4 <__aeabi_fsub+0x64>
    b8da:	2201      	movs	r2, #1
    b8dc:	2300      	movs	r3, #0
    b8de:	402a      	ands	r2, r5
    b8e0:	e786      	b.n	b7f0 <__aeabi_fsub+0xb0>
    b8e2:	003b      	movs	r3, r7
    b8e4:	4a63      	ldr	r2, [pc, #396]	; (ba74 <__aeabi_fsub+0x334>)
    b8e6:	1a24      	subs	r4, r4, r0
    b8e8:	4013      	ands	r3, r2
    b8ea:	e76f      	b.n	b7cc <__aeabi_fsub+0x8c>
    b8ec:	2900      	cmp	r1, #0
    b8ee:	d16c      	bne.n	b9ca <__aeabi_fsub+0x28a>
    b8f0:	1c61      	adds	r1, r4, #1
    b8f2:	b2c8      	uxtb	r0, r1
    b8f4:	2801      	cmp	r0, #1
    b8f6:	dd4e      	ble.n	b996 <__aeabi_fsub+0x256>
    b8f8:	29ff      	cmp	r1, #255	; 0xff
    b8fa:	d049      	beq.n	b990 <__aeabi_fsub+0x250>
    b8fc:	199b      	adds	r3, r3, r6
    b8fe:	085b      	lsrs	r3, r3, #1
    b900:	000c      	movs	r4, r1
    b902:	e763      	b.n	b7cc <__aeabi_fsub+0x8c>
    b904:	2aff      	cmp	r2, #255	; 0xff
    b906:	d041      	beq.n	b98c <__aeabi_fsub+0x24c>
    b908:	000a      	movs	r2, r1
    b90a:	e781      	b.n	b810 <__aeabi_fsub+0xd0>
    b90c:	2601      	movs	r6, #1
    b90e:	1b9b      	subs	r3, r3, r6
    b910:	e789      	b.n	b826 <__aeabi_fsub+0xe6>
    b912:	2c00      	cmp	r4, #0
    b914:	d01c      	beq.n	b950 <__aeabi_fsub+0x210>
    b916:	28ff      	cmp	r0, #255	; 0xff
    b918:	d021      	beq.n	b95e <__aeabi_fsub+0x21e>
    b91a:	2480      	movs	r4, #128	; 0x80
    b91c:	04e4      	lsls	r4, r4, #19
    b91e:	4252      	negs	r2, r2
    b920:	4323      	orrs	r3, r4
    b922:	2a1b      	cmp	r2, #27
    b924:	dd00      	ble.n	b928 <__aeabi_fsub+0x1e8>
    b926:	e096      	b.n	ba56 <__aeabi_fsub+0x316>
    b928:	001c      	movs	r4, r3
    b92a:	2520      	movs	r5, #32
    b92c:	40d4      	lsrs	r4, r2
    b92e:	1aaa      	subs	r2, r5, r2
    b930:	4093      	lsls	r3, r2
    b932:	1e5a      	subs	r2, r3, #1
    b934:	4193      	sbcs	r3, r2
    b936:	4323      	orrs	r3, r4
    b938:	1af3      	subs	r3, r6, r3
    b93a:	0004      	movs	r4, r0
    b93c:	000d      	movs	r5, r1
    b93e:	e72d      	b.n	b79c <__aeabi_fsub+0x5c>
    b940:	2f00      	cmp	r7, #0
    b942:	d000      	beq.n	b946 <__aeabi_fsub+0x206>
    b944:	e72e      	b.n	b7a4 <__aeabi_fsub+0x64>
    b946:	2200      	movs	r2, #0
    b948:	2400      	movs	r4, #0
    b94a:	e7a9      	b.n	b8a0 <__aeabi_fsub+0x160>
    b94c:	000c      	movs	r4, r1
    b94e:	e73d      	b.n	b7cc <__aeabi_fsub+0x8c>
    b950:	2b00      	cmp	r3, #0
    b952:	d058      	beq.n	ba06 <__aeabi_fsub+0x2c6>
    b954:	43d2      	mvns	r2, r2
    b956:	2a00      	cmp	r2, #0
    b958:	d0ee      	beq.n	b938 <__aeabi_fsub+0x1f8>
    b95a:	28ff      	cmp	r0, #255	; 0xff
    b95c:	d1e1      	bne.n	b922 <__aeabi_fsub+0x1e2>
    b95e:	0033      	movs	r3, r6
    b960:	24ff      	movs	r4, #255	; 0xff
    b962:	000d      	movs	r5, r1
    b964:	e732      	b.n	b7cc <__aeabi_fsub+0x8c>
    b966:	29ff      	cmp	r1, #255	; 0xff
    b968:	d010      	beq.n	b98c <__aeabi_fsub+0x24c>
    b96a:	0001      	movs	r1, r0
    b96c:	e778      	b.n	b860 <__aeabi_fsub+0x120>
    b96e:	2b00      	cmp	r3, #0
    b970:	d06e      	beq.n	ba50 <__aeabi_fsub+0x310>
    b972:	24ff      	movs	r4, #255	; 0xff
    b974:	2e00      	cmp	r6, #0
    b976:	d100      	bne.n	b97a <__aeabi_fsub+0x23a>
    b978:	e728      	b.n	b7cc <__aeabi_fsub+0x8c>
    b97a:	2280      	movs	r2, #128	; 0x80
    b97c:	4651      	mov	r1, sl
    b97e:	03d2      	lsls	r2, r2, #15
    b980:	4211      	tst	r1, r2
    b982:	d003      	beq.n	b98c <__aeabi_fsub+0x24c>
    b984:	4661      	mov	r1, ip
    b986:	4211      	tst	r1, r2
    b988:	d100      	bne.n	b98c <__aeabi_fsub+0x24c>
    b98a:	0033      	movs	r3, r6
    b98c:	24ff      	movs	r4, #255	; 0xff
    b98e:	e71d      	b.n	b7cc <__aeabi_fsub+0x8c>
    b990:	24ff      	movs	r4, #255	; 0xff
    b992:	2300      	movs	r3, #0
    b994:	e72c      	b.n	b7f0 <__aeabi_fsub+0xb0>
    b996:	2c00      	cmp	r4, #0
    b998:	d1e9      	bne.n	b96e <__aeabi_fsub+0x22e>
    b99a:	2b00      	cmp	r3, #0
    b99c:	d063      	beq.n	ba66 <__aeabi_fsub+0x326>
    b99e:	2e00      	cmp	r6, #0
    b9a0:	d100      	bne.n	b9a4 <__aeabi_fsub+0x264>
    b9a2:	e713      	b.n	b7cc <__aeabi_fsub+0x8c>
    b9a4:	199b      	adds	r3, r3, r6
    b9a6:	015a      	lsls	r2, r3, #5
    b9a8:	d400      	bmi.n	b9ac <__aeabi_fsub+0x26c>
    b9aa:	e73e      	b.n	b82a <__aeabi_fsub+0xea>
    b9ac:	4a31      	ldr	r2, [pc, #196]	; (ba74 <__aeabi_fsub+0x334>)
    b9ae:	000c      	movs	r4, r1
    b9b0:	4013      	ands	r3, r2
    b9b2:	e70b      	b.n	b7cc <__aeabi_fsub+0x8c>
    b9b4:	2c00      	cmp	r4, #0
    b9b6:	d11e      	bne.n	b9f6 <__aeabi_fsub+0x2b6>
    b9b8:	2b00      	cmp	r3, #0
    b9ba:	d12f      	bne.n	ba1c <__aeabi_fsub+0x2dc>
    b9bc:	2e00      	cmp	r6, #0
    b9be:	d04f      	beq.n	ba60 <__aeabi_fsub+0x320>
    b9c0:	0033      	movs	r3, r6
    b9c2:	000d      	movs	r5, r1
    b9c4:	e702      	b.n	b7cc <__aeabi_fsub+0x8c>
    b9c6:	2601      	movs	r6, #1
    b9c8:	e755      	b.n	b876 <__aeabi_fsub+0x136>
    b9ca:	2c00      	cmp	r4, #0
    b9cc:	d11f      	bne.n	ba0e <__aeabi_fsub+0x2ce>
    b9ce:	2b00      	cmp	r3, #0
    b9d0:	d043      	beq.n	ba5a <__aeabi_fsub+0x31a>
    b9d2:	43c9      	mvns	r1, r1
    b9d4:	2900      	cmp	r1, #0
    b9d6:	d00b      	beq.n	b9f0 <__aeabi_fsub+0x2b0>
    b9d8:	28ff      	cmp	r0, #255	; 0xff
    b9da:	d039      	beq.n	ba50 <__aeabi_fsub+0x310>
    b9dc:	291b      	cmp	r1, #27
    b9de:	dc44      	bgt.n	ba6a <__aeabi_fsub+0x32a>
    b9e0:	001c      	movs	r4, r3
    b9e2:	2720      	movs	r7, #32
    b9e4:	40cc      	lsrs	r4, r1
    b9e6:	1a79      	subs	r1, r7, r1
    b9e8:	408b      	lsls	r3, r1
    b9ea:	1e59      	subs	r1, r3, #1
    b9ec:	418b      	sbcs	r3, r1
    b9ee:	4323      	orrs	r3, r4
    b9f0:	199b      	adds	r3, r3, r6
    b9f2:	0004      	movs	r4, r0
    b9f4:	e740      	b.n	b878 <__aeabi_fsub+0x138>
    b9f6:	2b00      	cmp	r3, #0
    b9f8:	d11a      	bne.n	ba30 <__aeabi_fsub+0x2f0>
    b9fa:	2e00      	cmp	r6, #0
    b9fc:	d124      	bne.n	ba48 <__aeabi_fsub+0x308>
    b9fe:	2780      	movs	r7, #128	; 0x80
    ba00:	2200      	movs	r2, #0
    ba02:	03ff      	lsls	r7, r7, #15
    ba04:	e71b      	b.n	b83e <__aeabi_fsub+0xfe>
    ba06:	0033      	movs	r3, r6
    ba08:	0004      	movs	r4, r0
    ba0a:	000d      	movs	r5, r1
    ba0c:	e6de      	b.n	b7cc <__aeabi_fsub+0x8c>
    ba0e:	28ff      	cmp	r0, #255	; 0xff
    ba10:	d01e      	beq.n	ba50 <__aeabi_fsub+0x310>
    ba12:	2480      	movs	r4, #128	; 0x80
    ba14:	04e4      	lsls	r4, r4, #19
    ba16:	4249      	negs	r1, r1
    ba18:	4323      	orrs	r3, r4
    ba1a:	e7df      	b.n	b9dc <__aeabi_fsub+0x29c>
    ba1c:	2e00      	cmp	r6, #0
    ba1e:	d100      	bne.n	ba22 <__aeabi_fsub+0x2e2>
    ba20:	e6d4      	b.n	b7cc <__aeabi_fsub+0x8c>
    ba22:	1b9f      	subs	r7, r3, r6
    ba24:	017a      	lsls	r2, r7, #5
    ba26:	d400      	bmi.n	ba2a <__aeabi_fsub+0x2ea>
    ba28:	e737      	b.n	b89a <__aeabi_fsub+0x15a>
    ba2a:	1af3      	subs	r3, r6, r3
    ba2c:	000d      	movs	r5, r1
    ba2e:	e6cd      	b.n	b7cc <__aeabi_fsub+0x8c>
    ba30:	24ff      	movs	r4, #255	; 0xff
    ba32:	2e00      	cmp	r6, #0
    ba34:	d100      	bne.n	ba38 <__aeabi_fsub+0x2f8>
    ba36:	e6c9      	b.n	b7cc <__aeabi_fsub+0x8c>
    ba38:	2280      	movs	r2, #128	; 0x80
    ba3a:	4650      	mov	r0, sl
    ba3c:	03d2      	lsls	r2, r2, #15
    ba3e:	4210      	tst	r0, r2
    ba40:	d0a4      	beq.n	b98c <__aeabi_fsub+0x24c>
    ba42:	4660      	mov	r0, ip
    ba44:	4210      	tst	r0, r2
    ba46:	d1a1      	bne.n	b98c <__aeabi_fsub+0x24c>
    ba48:	0033      	movs	r3, r6
    ba4a:	000d      	movs	r5, r1
    ba4c:	24ff      	movs	r4, #255	; 0xff
    ba4e:	e6bd      	b.n	b7cc <__aeabi_fsub+0x8c>
    ba50:	0033      	movs	r3, r6
    ba52:	24ff      	movs	r4, #255	; 0xff
    ba54:	e6ba      	b.n	b7cc <__aeabi_fsub+0x8c>
    ba56:	2301      	movs	r3, #1
    ba58:	e76e      	b.n	b938 <__aeabi_fsub+0x1f8>
    ba5a:	0033      	movs	r3, r6
    ba5c:	0004      	movs	r4, r0
    ba5e:	e6b5      	b.n	b7cc <__aeabi_fsub+0x8c>
    ba60:	2700      	movs	r7, #0
    ba62:	2200      	movs	r2, #0
    ba64:	e71c      	b.n	b8a0 <__aeabi_fsub+0x160>
    ba66:	0033      	movs	r3, r6
    ba68:	e6b0      	b.n	b7cc <__aeabi_fsub+0x8c>
    ba6a:	2301      	movs	r3, #1
    ba6c:	e7c0      	b.n	b9f0 <__aeabi_fsub+0x2b0>
    ba6e:	46c0      	nop			; (mov r8, r8)
    ba70:	7dffffff 	.word	0x7dffffff
    ba74:	fbffffff 	.word	0xfbffffff

0000ba78 <__aeabi_f2iz>:
    ba78:	0241      	lsls	r1, r0, #9
    ba7a:	0043      	lsls	r3, r0, #1
    ba7c:	0fc2      	lsrs	r2, r0, #31
    ba7e:	0a49      	lsrs	r1, r1, #9
    ba80:	0e1b      	lsrs	r3, r3, #24
    ba82:	2000      	movs	r0, #0
    ba84:	2b7e      	cmp	r3, #126	; 0x7e
    ba86:	dd0d      	ble.n	baa4 <__aeabi_f2iz+0x2c>
    ba88:	2b9d      	cmp	r3, #157	; 0x9d
    ba8a:	dc0c      	bgt.n	baa6 <__aeabi_f2iz+0x2e>
    ba8c:	2080      	movs	r0, #128	; 0x80
    ba8e:	0400      	lsls	r0, r0, #16
    ba90:	4301      	orrs	r1, r0
    ba92:	2b95      	cmp	r3, #149	; 0x95
    ba94:	dc0a      	bgt.n	baac <__aeabi_f2iz+0x34>
    ba96:	2096      	movs	r0, #150	; 0x96
    ba98:	1ac3      	subs	r3, r0, r3
    ba9a:	40d9      	lsrs	r1, r3
    ba9c:	4248      	negs	r0, r1
    ba9e:	2a00      	cmp	r2, #0
    baa0:	d100      	bne.n	baa4 <__aeabi_f2iz+0x2c>
    baa2:	0008      	movs	r0, r1
    baa4:	4770      	bx	lr
    baa6:	4b03      	ldr	r3, [pc, #12]	; (bab4 <__aeabi_f2iz+0x3c>)
    baa8:	18d0      	adds	r0, r2, r3
    baaa:	e7fb      	b.n	baa4 <__aeabi_f2iz+0x2c>
    baac:	3b96      	subs	r3, #150	; 0x96
    baae:	4099      	lsls	r1, r3
    bab0:	e7f4      	b.n	ba9c <__aeabi_f2iz+0x24>
    bab2:	46c0      	nop			; (mov r8, r8)
    bab4:	7fffffff 	.word	0x7fffffff

0000bab8 <__aeabi_i2f>:
    bab8:	b570      	push	{r4, r5, r6, lr}
    baba:	2800      	cmp	r0, #0
    babc:	d030      	beq.n	bb20 <__aeabi_i2f+0x68>
    babe:	17c3      	asrs	r3, r0, #31
    bac0:	18c4      	adds	r4, r0, r3
    bac2:	405c      	eors	r4, r3
    bac4:	0fc5      	lsrs	r5, r0, #31
    bac6:	0020      	movs	r0, r4
    bac8:	f001 feaa 	bl	d820 <__clzsi2>
    bacc:	239e      	movs	r3, #158	; 0x9e
    bace:	1a1b      	subs	r3, r3, r0
    bad0:	2b96      	cmp	r3, #150	; 0x96
    bad2:	dc0d      	bgt.n	baf0 <__aeabi_i2f+0x38>
    bad4:	2296      	movs	r2, #150	; 0x96
    bad6:	1ad2      	subs	r2, r2, r3
    bad8:	4094      	lsls	r4, r2
    bada:	002a      	movs	r2, r5
    badc:	0264      	lsls	r4, r4, #9
    bade:	0a64      	lsrs	r4, r4, #9
    bae0:	b2db      	uxtb	r3, r3
    bae2:	0264      	lsls	r4, r4, #9
    bae4:	05db      	lsls	r3, r3, #23
    bae6:	0a60      	lsrs	r0, r4, #9
    bae8:	07d2      	lsls	r2, r2, #31
    baea:	4318      	orrs	r0, r3
    baec:	4310      	orrs	r0, r2
    baee:	bd70      	pop	{r4, r5, r6, pc}
    baf0:	2b99      	cmp	r3, #153	; 0x99
    baf2:	dc19      	bgt.n	bb28 <__aeabi_i2f+0x70>
    baf4:	2299      	movs	r2, #153	; 0x99
    baf6:	1ad2      	subs	r2, r2, r3
    baf8:	2a00      	cmp	r2, #0
    bafa:	dd29      	ble.n	bb50 <__aeabi_i2f+0x98>
    bafc:	4094      	lsls	r4, r2
    bafe:	0022      	movs	r2, r4
    bb00:	4c14      	ldr	r4, [pc, #80]	; (bb54 <__aeabi_i2f+0x9c>)
    bb02:	4014      	ands	r4, r2
    bb04:	0751      	lsls	r1, r2, #29
    bb06:	d004      	beq.n	bb12 <__aeabi_i2f+0x5a>
    bb08:	210f      	movs	r1, #15
    bb0a:	400a      	ands	r2, r1
    bb0c:	2a04      	cmp	r2, #4
    bb0e:	d000      	beq.n	bb12 <__aeabi_i2f+0x5a>
    bb10:	3404      	adds	r4, #4
    bb12:	0162      	lsls	r2, r4, #5
    bb14:	d413      	bmi.n	bb3e <__aeabi_i2f+0x86>
    bb16:	01a4      	lsls	r4, r4, #6
    bb18:	0a64      	lsrs	r4, r4, #9
    bb1a:	b2db      	uxtb	r3, r3
    bb1c:	002a      	movs	r2, r5
    bb1e:	e7e0      	b.n	bae2 <__aeabi_i2f+0x2a>
    bb20:	2200      	movs	r2, #0
    bb22:	2300      	movs	r3, #0
    bb24:	2400      	movs	r4, #0
    bb26:	e7dc      	b.n	bae2 <__aeabi_i2f+0x2a>
    bb28:	2205      	movs	r2, #5
    bb2a:	0021      	movs	r1, r4
    bb2c:	1a12      	subs	r2, r2, r0
    bb2e:	40d1      	lsrs	r1, r2
    bb30:	22b9      	movs	r2, #185	; 0xb9
    bb32:	1ad2      	subs	r2, r2, r3
    bb34:	4094      	lsls	r4, r2
    bb36:	1e62      	subs	r2, r4, #1
    bb38:	4194      	sbcs	r4, r2
    bb3a:	430c      	orrs	r4, r1
    bb3c:	e7da      	b.n	baf4 <__aeabi_i2f+0x3c>
    bb3e:	4b05      	ldr	r3, [pc, #20]	; (bb54 <__aeabi_i2f+0x9c>)
    bb40:	002a      	movs	r2, r5
    bb42:	401c      	ands	r4, r3
    bb44:	239f      	movs	r3, #159	; 0x9f
    bb46:	01a4      	lsls	r4, r4, #6
    bb48:	1a1b      	subs	r3, r3, r0
    bb4a:	0a64      	lsrs	r4, r4, #9
    bb4c:	b2db      	uxtb	r3, r3
    bb4e:	e7c8      	b.n	bae2 <__aeabi_i2f+0x2a>
    bb50:	0022      	movs	r2, r4
    bb52:	e7d5      	b.n	bb00 <__aeabi_i2f+0x48>
    bb54:	fbffffff 	.word	0xfbffffff

0000bb58 <__aeabi_dadd>:
    bb58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bb5a:	4645      	mov	r5, r8
    bb5c:	46de      	mov	lr, fp
    bb5e:	4657      	mov	r7, sl
    bb60:	464e      	mov	r6, r9
    bb62:	030c      	lsls	r4, r1, #12
    bb64:	b5e0      	push	{r5, r6, r7, lr}
    bb66:	004e      	lsls	r6, r1, #1
    bb68:	0fc9      	lsrs	r1, r1, #31
    bb6a:	4688      	mov	r8, r1
    bb6c:	000d      	movs	r5, r1
    bb6e:	0a61      	lsrs	r1, r4, #9
    bb70:	0f44      	lsrs	r4, r0, #29
    bb72:	430c      	orrs	r4, r1
    bb74:	00c7      	lsls	r7, r0, #3
    bb76:	0319      	lsls	r1, r3, #12
    bb78:	0058      	lsls	r0, r3, #1
    bb7a:	0fdb      	lsrs	r3, r3, #31
    bb7c:	469b      	mov	fp, r3
    bb7e:	0a4b      	lsrs	r3, r1, #9
    bb80:	0f51      	lsrs	r1, r2, #29
    bb82:	430b      	orrs	r3, r1
    bb84:	0d76      	lsrs	r6, r6, #21
    bb86:	0d40      	lsrs	r0, r0, #21
    bb88:	0019      	movs	r1, r3
    bb8a:	00d2      	lsls	r2, r2, #3
    bb8c:	45d8      	cmp	r8, fp
    bb8e:	d100      	bne.n	bb92 <__aeabi_dadd+0x3a>
    bb90:	e0ae      	b.n	bcf0 <__aeabi_dadd+0x198>
    bb92:	1a35      	subs	r5, r6, r0
    bb94:	2d00      	cmp	r5, #0
    bb96:	dc00      	bgt.n	bb9a <__aeabi_dadd+0x42>
    bb98:	e0f6      	b.n	bd88 <__aeabi_dadd+0x230>
    bb9a:	2800      	cmp	r0, #0
    bb9c:	d10f      	bne.n	bbbe <__aeabi_dadd+0x66>
    bb9e:	4313      	orrs	r3, r2
    bba0:	d100      	bne.n	bba4 <__aeabi_dadd+0x4c>
    bba2:	e0db      	b.n	bd5c <__aeabi_dadd+0x204>
    bba4:	1e6b      	subs	r3, r5, #1
    bba6:	2b00      	cmp	r3, #0
    bba8:	d000      	beq.n	bbac <__aeabi_dadd+0x54>
    bbaa:	e137      	b.n	be1c <__aeabi_dadd+0x2c4>
    bbac:	1aba      	subs	r2, r7, r2
    bbae:	4297      	cmp	r7, r2
    bbb0:	41bf      	sbcs	r7, r7
    bbb2:	1a64      	subs	r4, r4, r1
    bbb4:	427f      	negs	r7, r7
    bbb6:	1be4      	subs	r4, r4, r7
    bbb8:	2601      	movs	r6, #1
    bbba:	0017      	movs	r7, r2
    bbbc:	e024      	b.n	bc08 <__aeabi_dadd+0xb0>
    bbbe:	4bc6      	ldr	r3, [pc, #792]	; (bed8 <__aeabi_dadd+0x380>)
    bbc0:	429e      	cmp	r6, r3
    bbc2:	d04d      	beq.n	bc60 <__aeabi_dadd+0x108>
    bbc4:	2380      	movs	r3, #128	; 0x80
    bbc6:	041b      	lsls	r3, r3, #16
    bbc8:	4319      	orrs	r1, r3
    bbca:	2d38      	cmp	r5, #56	; 0x38
    bbcc:	dd00      	ble.n	bbd0 <__aeabi_dadd+0x78>
    bbce:	e107      	b.n	bde0 <__aeabi_dadd+0x288>
    bbd0:	2d1f      	cmp	r5, #31
    bbd2:	dd00      	ble.n	bbd6 <__aeabi_dadd+0x7e>
    bbd4:	e138      	b.n	be48 <__aeabi_dadd+0x2f0>
    bbd6:	2020      	movs	r0, #32
    bbd8:	1b43      	subs	r3, r0, r5
    bbda:	469a      	mov	sl, r3
    bbdc:	000b      	movs	r3, r1
    bbde:	4650      	mov	r0, sl
    bbe0:	4083      	lsls	r3, r0
    bbe2:	4699      	mov	r9, r3
    bbe4:	0013      	movs	r3, r2
    bbe6:	4648      	mov	r0, r9
    bbe8:	40eb      	lsrs	r3, r5
    bbea:	4318      	orrs	r0, r3
    bbec:	0003      	movs	r3, r0
    bbee:	4650      	mov	r0, sl
    bbf0:	4082      	lsls	r2, r0
    bbf2:	1e50      	subs	r0, r2, #1
    bbf4:	4182      	sbcs	r2, r0
    bbf6:	40e9      	lsrs	r1, r5
    bbf8:	431a      	orrs	r2, r3
    bbfa:	1aba      	subs	r2, r7, r2
    bbfc:	1a61      	subs	r1, r4, r1
    bbfe:	4297      	cmp	r7, r2
    bc00:	41a4      	sbcs	r4, r4
    bc02:	0017      	movs	r7, r2
    bc04:	4264      	negs	r4, r4
    bc06:	1b0c      	subs	r4, r1, r4
    bc08:	0223      	lsls	r3, r4, #8
    bc0a:	d562      	bpl.n	bcd2 <__aeabi_dadd+0x17a>
    bc0c:	0264      	lsls	r4, r4, #9
    bc0e:	0a65      	lsrs	r5, r4, #9
    bc10:	2d00      	cmp	r5, #0
    bc12:	d100      	bne.n	bc16 <__aeabi_dadd+0xbe>
    bc14:	e0df      	b.n	bdd6 <__aeabi_dadd+0x27e>
    bc16:	0028      	movs	r0, r5
    bc18:	f001 fe02 	bl	d820 <__clzsi2>
    bc1c:	0003      	movs	r3, r0
    bc1e:	3b08      	subs	r3, #8
    bc20:	2b1f      	cmp	r3, #31
    bc22:	dd00      	ble.n	bc26 <__aeabi_dadd+0xce>
    bc24:	e0d2      	b.n	bdcc <__aeabi_dadd+0x274>
    bc26:	2220      	movs	r2, #32
    bc28:	003c      	movs	r4, r7
    bc2a:	1ad2      	subs	r2, r2, r3
    bc2c:	409d      	lsls	r5, r3
    bc2e:	40d4      	lsrs	r4, r2
    bc30:	409f      	lsls	r7, r3
    bc32:	4325      	orrs	r5, r4
    bc34:	429e      	cmp	r6, r3
    bc36:	dd00      	ble.n	bc3a <__aeabi_dadd+0xe2>
    bc38:	e0c4      	b.n	bdc4 <__aeabi_dadd+0x26c>
    bc3a:	1b9e      	subs	r6, r3, r6
    bc3c:	1c73      	adds	r3, r6, #1
    bc3e:	2b1f      	cmp	r3, #31
    bc40:	dd00      	ble.n	bc44 <__aeabi_dadd+0xec>
    bc42:	e0f1      	b.n	be28 <__aeabi_dadd+0x2d0>
    bc44:	2220      	movs	r2, #32
    bc46:	0038      	movs	r0, r7
    bc48:	0029      	movs	r1, r5
    bc4a:	1ad2      	subs	r2, r2, r3
    bc4c:	40d8      	lsrs	r0, r3
    bc4e:	4091      	lsls	r1, r2
    bc50:	4097      	lsls	r7, r2
    bc52:	002c      	movs	r4, r5
    bc54:	4301      	orrs	r1, r0
    bc56:	1e78      	subs	r0, r7, #1
    bc58:	4187      	sbcs	r7, r0
    bc5a:	40dc      	lsrs	r4, r3
    bc5c:	2600      	movs	r6, #0
    bc5e:	430f      	orrs	r7, r1
    bc60:	077b      	lsls	r3, r7, #29
    bc62:	d009      	beq.n	bc78 <__aeabi_dadd+0x120>
    bc64:	230f      	movs	r3, #15
    bc66:	403b      	ands	r3, r7
    bc68:	2b04      	cmp	r3, #4
    bc6a:	d005      	beq.n	bc78 <__aeabi_dadd+0x120>
    bc6c:	1d3b      	adds	r3, r7, #4
    bc6e:	42bb      	cmp	r3, r7
    bc70:	41bf      	sbcs	r7, r7
    bc72:	427f      	negs	r7, r7
    bc74:	19e4      	adds	r4, r4, r7
    bc76:	001f      	movs	r7, r3
    bc78:	0223      	lsls	r3, r4, #8
    bc7a:	d52c      	bpl.n	bcd6 <__aeabi_dadd+0x17e>
    bc7c:	4b96      	ldr	r3, [pc, #600]	; (bed8 <__aeabi_dadd+0x380>)
    bc7e:	3601      	adds	r6, #1
    bc80:	429e      	cmp	r6, r3
    bc82:	d100      	bne.n	bc86 <__aeabi_dadd+0x12e>
    bc84:	e09a      	b.n	bdbc <__aeabi_dadd+0x264>
    bc86:	4645      	mov	r5, r8
    bc88:	4b94      	ldr	r3, [pc, #592]	; (bedc <__aeabi_dadd+0x384>)
    bc8a:	08ff      	lsrs	r7, r7, #3
    bc8c:	401c      	ands	r4, r3
    bc8e:	0760      	lsls	r0, r4, #29
    bc90:	0576      	lsls	r6, r6, #21
    bc92:	0264      	lsls	r4, r4, #9
    bc94:	4307      	orrs	r7, r0
    bc96:	0b24      	lsrs	r4, r4, #12
    bc98:	0d76      	lsrs	r6, r6, #21
    bc9a:	2100      	movs	r1, #0
    bc9c:	0324      	lsls	r4, r4, #12
    bc9e:	0b23      	lsrs	r3, r4, #12
    bca0:	0d0c      	lsrs	r4, r1, #20
    bca2:	4a8f      	ldr	r2, [pc, #572]	; (bee0 <__aeabi_dadd+0x388>)
    bca4:	0524      	lsls	r4, r4, #20
    bca6:	431c      	orrs	r4, r3
    bca8:	4014      	ands	r4, r2
    bcaa:	0533      	lsls	r3, r6, #20
    bcac:	4323      	orrs	r3, r4
    bcae:	005b      	lsls	r3, r3, #1
    bcb0:	07ed      	lsls	r5, r5, #31
    bcb2:	085b      	lsrs	r3, r3, #1
    bcb4:	432b      	orrs	r3, r5
    bcb6:	0038      	movs	r0, r7
    bcb8:	0019      	movs	r1, r3
    bcba:	bc3c      	pop	{r2, r3, r4, r5}
    bcbc:	4690      	mov	r8, r2
    bcbe:	4699      	mov	r9, r3
    bcc0:	46a2      	mov	sl, r4
    bcc2:	46ab      	mov	fp, r5
    bcc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bcc6:	4664      	mov	r4, ip
    bcc8:	4304      	orrs	r4, r0
    bcca:	d100      	bne.n	bcce <__aeabi_dadd+0x176>
    bccc:	e211      	b.n	c0f2 <__aeabi_dadd+0x59a>
    bcce:	0004      	movs	r4, r0
    bcd0:	4667      	mov	r7, ip
    bcd2:	077b      	lsls	r3, r7, #29
    bcd4:	d1c6      	bne.n	bc64 <__aeabi_dadd+0x10c>
    bcd6:	4645      	mov	r5, r8
    bcd8:	0760      	lsls	r0, r4, #29
    bcda:	08ff      	lsrs	r7, r7, #3
    bcdc:	4307      	orrs	r7, r0
    bcde:	08e4      	lsrs	r4, r4, #3
    bce0:	4b7d      	ldr	r3, [pc, #500]	; (bed8 <__aeabi_dadd+0x380>)
    bce2:	429e      	cmp	r6, r3
    bce4:	d030      	beq.n	bd48 <__aeabi_dadd+0x1f0>
    bce6:	0324      	lsls	r4, r4, #12
    bce8:	0576      	lsls	r6, r6, #21
    bcea:	0b24      	lsrs	r4, r4, #12
    bcec:	0d76      	lsrs	r6, r6, #21
    bcee:	e7d4      	b.n	bc9a <__aeabi_dadd+0x142>
    bcf0:	1a33      	subs	r3, r6, r0
    bcf2:	469a      	mov	sl, r3
    bcf4:	2b00      	cmp	r3, #0
    bcf6:	dd78      	ble.n	bdea <__aeabi_dadd+0x292>
    bcf8:	2800      	cmp	r0, #0
    bcfa:	d031      	beq.n	bd60 <__aeabi_dadd+0x208>
    bcfc:	4876      	ldr	r0, [pc, #472]	; (bed8 <__aeabi_dadd+0x380>)
    bcfe:	4286      	cmp	r6, r0
    bd00:	d0ae      	beq.n	bc60 <__aeabi_dadd+0x108>
    bd02:	2080      	movs	r0, #128	; 0x80
    bd04:	0400      	lsls	r0, r0, #16
    bd06:	4301      	orrs	r1, r0
    bd08:	4653      	mov	r3, sl
    bd0a:	2b38      	cmp	r3, #56	; 0x38
    bd0c:	dc00      	bgt.n	bd10 <__aeabi_dadd+0x1b8>
    bd0e:	e0e9      	b.n	bee4 <__aeabi_dadd+0x38c>
    bd10:	430a      	orrs	r2, r1
    bd12:	1e51      	subs	r1, r2, #1
    bd14:	418a      	sbcs	r2, r1
    bd16:	2100      	movs	r1, #0
    bd18:	19d2      	adds	r2, r2, r7
    bd1a:	42ba      	cmp	r2, r7
    bd1c:	41bf      	sbcs	r7, r7
    bd1e:	1909      	adds	r1, r1, r4
    bd20:	427c      	negs	r4, r7
    bd22:	0017      	movs	r7, r2
    bd24:	190c      	adds	r4, r1, r4
    bd26:	0223      	lsls	r3, r4, #8
    bd28:	d5d3      	bpl.n	bcd2 <__aeabi_dadd+0x17a>
    bd2a:	4b6b      	ldr	r3, [pc, #428]	; (bed8 <__aeabi_dadd+0x380>)
    bd2c:	3601      	adds	r6, #1
    bd2e:	429e      	cmp	r6, r3
    bd30:	d100      	bne.n	bd34 <__aeabi_dadd+0x1dc>
    bd32:	e13a      	b.n	bfaa <__aeabi_dadd+0x452>
    bd34:	2001      	movs	r0, #1
    bd36:	4b69      	ldr	r3, [pc, #420]	; (bedc <__aeabi_dadd+0x384>)
    bd38:	401c      	ands	r4, r3
    bd3a:	087b      	lsrs	r3, r7, #1
    bd3c:	4007      	ands	r7, r0
    bd3e:	431f      	orrs	r7, r3
    bd40:	07e0      	lsls	r0, r4, #31
    bd42:	4307      	orrs	r7, r0
    bd44:	0864      	lsrs	r4, r4, #1
    bd46:	e78b      	b.n	bc60 <__aeabi_dadd+0x108>
    bd48:	0023      	movs	r3, r4
    bd4a:	433b      	orrs	r3, r7
    bd4c:	d100      	bne.n	bd50 <__aeabi_dadd+0x1f8>
    bd4e:	e1cb      	b.n	c0e8 <__aeabi_dadd+0x590>
    bd50:	2280      	movs	r2, #128	; 0x80
    bd52:	0312      	lsls	r2, r2, #12
    bd54:	4314      	orrs	r4, r2
    bd56:	0324      	lsls	r4, r4, #12
    bd58:	0b24      	lsrs	r4, r4, #12
    bd5a:	e79e      	b.n	bc9a <__aeabi_dadd+0x142>
    bd5c:	002e      	movs	r6, r5
    bd5e:	e77f      	b.n	bc60 <__aeabi_dadd+0x108>
    bd60:	0008      	movs	r0, r1
    bd62:	4310      	orrs	r0, r2
    bd64:	d100      	bne.n	bd68 <__aeabi_dadd+0x210>
    bd66:	e0b4      	b.n	bed2 <__aeabi_dadd+0x37a>
    bd68:	1e58      	subs	r0, r3, #1
    bd6a:	2800      	cmp	r0, #0
    bd6c:	d000      	beq.n	bd70 <__aeabi_dadd+0x218>
    bd6e:	e0de      	b.n	bf2e <__aeabi_dadd+0x3d6>
    bd70:	18ba      	adds	r2, r7, r2
    bd72:	42ba      	cmp	r2, r7
    bd74:	419b      	sbcs	r3, r3
    bd76:	1864      	adds	r4, r4, r1
    bd78:	425b      	negs	r3, r3
    bd7a:	18e4      	adds	r4, r4, r3
    bd7c:	0017      	movs	r7, r2
    bd7e:	2601      	movs	r6, #1
    bd80:	0223      	lsls	r3, r4, #8
    bd82:	d5a6      	bpl.n	bcd2 <__aeabi_dadd+0x17a>
    bd84:	2602      	movs	r6, #2
    bd86:	e7d5      	b.n	bd34 <__aeabi_dadd+0x1dc>
    bd88:	2d00      	cmp	r5, #0
    bd8a:	d16e      	bne.n	be6a <__aeabi_dadd+0x312>
    bd8c:	1c70      	adds	r0, r6, #1
    bd8e:	0540      	lsls	r0, r0, #21
    bd90:	0d40      	lsrs	r0, r0, #21
    bd92:	2801      	cmp	r0, #1
    bd94:	dc00      	bgt.n	bd98 <__aeabi_dadd+0x240>
    bd96:	e0f9      	b.n	bf8c <__aeabi_dadd+0x434>
    bd98:	1ab8      	subs	r0, r7, r2
    bd9a:	4684      	mov	ip, r0
    bd9c:	4287      	cmp	r7, r0
    bd9e:	4180      	sbcs	r0, r0
    bda0:	1ae5      	subs	r5, r4, r3
    bda2:	4240      	negs	r0, r0
    bda4:	1a2d      	subs	r5, r5, r0
    bda6:	0228      	lsls	r0, r5, #8
    bda8:	d400      	bmi.n	bdac <__aeabi_dadd+0x254>
    bdaa:	e089      	b.n	bec0 <__aeabi_dadd+0x368>
    bdac:	1bd7      	subs	r7, r2, r7
    bdae:	42ba      	cmp	r2, r7
    bdb0:	4192      	sbcs	r2, r2
    bdb2:	1b1c      	subs	r4, r3, r4
    bdb4:	4252      	negs	r2, r2
    bdb6:	1aa5      	subs	r5, r4, r2
    bdb8:	46d8      	mov	r8, fp
    bdba:	e729      	b.n	bc10 <__aeabi_dadd+0xb8>
    bdbc:	4645      	mov	r5, r8
    bdbe:	2400      	movs	r4, #0
    bdc0:	2700      	movs	r7, #0
    bdc2:	e76a      	b.n	bc9a <__aeabi_dadd+0x142>
    bdc4:	4c45      	ldr	r4, [pc, #276]	; (bedc <__aeabi_dadd+0x384>)
    bdc6:	1af6      	subs	r6, r6, r3
    bdc8:	402c      	ands	r4, r5
    bdca:	e749      	b.n	bc60 <__aeabi_dadd+0x108>
    bdcc:	003d      	movs	r5, r7
    bdce:	3828      	subs	r0, #40	; 0x28
    bdd0:	4085      	lsls	r5, r0
    bdd2:	2700      	movs	r7, #0
    bdd4:	e72e      	b.n	bc34 <__aeabi_dadd+0xdc>
    bdd6:	0038      	movs	r0, r7
    bdd8:	f001 fd22 	bl	d820 <__clzsi2>
    bddc:	3020      	adds	r0, #32
    bdde:	e71d      	b.n	bc1c <__aeabi_dadd+0xc4>
    bde0:	430a      	orrs	r2, r1
    bde2:	1e51      	subs	r1, r2, #1
    bde4:	418a      	sbcs	r2, r1
    bde6:	2100      	movs	r1, #0
    bde8:	e707      	b.n	bbfa <__aeabi_dadd+0xa2>
    bdea:	2b00      	cmp	r3, #0
    bdec:	d000      	beq.n	bdf0 <__aeabi_dadd+0x298>
    bdee:	e0f3      	b.n	bfd8 <__aeabi_dadd+0x480>
    bdf0:	1c70      	adds	r0, r6, #1
    bdf2:	0543      	lsls	r3, r0, #21
    bdf4:	0d5b      	lsrs	r3, r3, #21
    bdf6:	2b01      	cmp	r3, #1
    bdf8:	dc00      	bgt.n	bdfc <__aeabi_dadd+0x2a4>
    bdfa:	e0ad      	b.n	bf58 <__aeabi_dadd+0x400>
    bdfc:	4b36      	ldr	r3, [pc, #216]	; (bed8 <__aeabi_dadd+0x380>)
    bdfe:	4298      	cmp	r0, r3
    be00:	d100      	bne.n	be04 <__aeabi_dadd+0x2ac>
    be02:	e0d1      	b.n	bfa8 <__aeabi_dadd+0x450>
    be04:	18ba      	adds	r2, r7, r2
    be06:	42ba      	cmp	r2, r7
    be08:	41bf      	sbcs	r7, r7
    be0a:	1864      	adds	r4, r4, r1
    be0c:	427f      	negs	r7, r7
    be0e:	19e4      	adds	r4, r4, r7
    be10:	07e7      	lsls	r7, r4, #31
    be12:	0852      	lsrs	r2, r2, #1
    be14:	4317      	orrs	r7, r2
    be16:	0864      	lsrs	r4, r4, #1
    be18:	0006      	movs	r6, r0
    be1a:	e721      	b.n	bc60 <__aeabi_dadd+0x108>
    be1c:	482e      	ldr	r0, [pc, #184]	; (bed8 <__aeabi_dadd+0x380>)
    be1e:	4285      	cmp	r5, r0
    be20:	d100      	bne.n	be24 <__aeabi_dadd+0x2cc>
    be22:	e093      	b.n	bf4c <__aeabi_dadd+0x3f4>
    be24:	001d      	movs	r5, r3
    be26:	e6d0      	b.n	bbca <__aeabi_dadd+0x72>
    be28:	0029      	movs	r1, r5
    be2a:	3e1f      	subs	r6, #31
    be2c:	40f1      	lsrs	r1, r6
    be2e:	2b20      	cmp	r3, #32
    be30:	d100      	bne.n	be34 <__aeabi_dadd+0x2dc>
    be32:	e08d      	b.n	bf50 <__aeabi_dadd+0x3f8>
    be34:	2240      	movs	r2, #64	; 0x40
    be36:	1ad3      	subs	r3, r2, r3
    be38:	409d      	lsls	r5, r3
    be3a:	432f      	orrs	r7, r5
    be3c:	1e7d      	subs	r5, r7, #1
    be3e:	41af      	sbcs	r7, r5
    be40:	2400      	movs	r4, #0
    be42:	430f      	orrs	r7, r1
    be44:	2600      	movs	r6, #0
    be46:	e744      	b.n	bcd2 <__aeabi_dadd+0x17a>
    be48:	002b      	movs	r3, r5
    be4a:	0008      	movs	r0, r1
    be4c:	3b20      	subs	r3, #32
    be4e:	40d8      	lsrs	r0, r3
    be50:	0003      	movs	r3, r0
    be52:	2d20      	cmp	r5, #32
    be54:	d100      	bne.n	be58 <__aeabi_dadd+0x300>
    be56:	e07d      	b.n	bf54 <__aeabi_dadd+0x3fc>
    be58:	2040      	movs	r0, #64	; 0x40
    be5a:	1b45      	subs	r5, r0, r5
    be5c:	40a9      	lsls	r1, r5
    be5e:	430a      	orrs	r2, r1
    be60:	1e51      	subs	r1, r2, #1
    be62:	418a      	sbcs	r2, r1
    be64:	2100      	movs	r1, #0
    be66:	431a      	orrs	r2, r3
    be68:	e6c7      	b.n	bbfa <__aeabi_dadd+0xa2>
    be6a:	2e00      	cmp	r6, #0
    be6c:	d050      	beq.n	bf10 <__aeabi_dadd+0x3b8>
    be6e:	4e1a      	ldr	r6, [pc, #104]	; (bed8 <__aeabi_dadd+0x380>)
    be70:	42b0      	cmp	r0, r6
    be72:	d057      	beq.n	bf24 <__aeabi_dadd+0x3cc>
    be74:	2680      	movs	r6, #128	; 0x80
    be76:	426b      	negs	r3, r5
    be78:	4699      	mov	r9, r3
    be7a:	0436      	lsls	r6, r6, #16
    be7c:	4334      	orrs	r4, r6
    be7e:	464b      	mov	r3, r9
    be80:	2b38      	cmp	r3, #56	; 0x38
    be82:	dd00      	ble.n	be86 <__aeabi_dadd+0x32e>
    be84:	e0d6      	b.n	c034 <__aeabi_dadd+0x4dc>
    be86:	2b1f      	cmp	r3, #31
    be88:	dd00      	ble.n	be8c <__aeabi_dadd+0x334>
    be8a:	e135      	b.n	c0f8 <__aeabi_dadd+0x5a0>
    be8c:	2620      	movs	r6, #32
    be8e:	1af5      	subs	r5, r6, r3
    be90:	0026      	movs	r6, r4
    be92:	40ae      	lsls	r6, r5
    be94:	46b2      	mov	sl, r6
    be96:	003e      	movs	r6, r7
    be98:	40de      	lsrs	r6, r3
    be9a:	46ac      	mov	ip, r5
    be9c:	0035      	movs	r5, r6
    be9e:	4656      	mov	r6, sl
    bea0:	432e      	orrs	r6, r5
    bea2:	4665      	mov	r5, ip
    bea4:	40af      	lsls	r7, r5
    bea6:	1e7d      	subs	r5, r7, #1
    bea8:	41af      	sbcs	r7, r5
    beaa:	40dc      	lsrs	r4, r3
    beac:	4337      	orrs	r7, r6
    beae:	1bd7      	subs	r7, r2, r7
    beb0:	42ba      	cmp	r2, r7
    beb2:	4192      	sbcs	r2, r2
    beb4:	1b0c      	subs	r4, r1, r4
    beb6:	4252      	negs	r2, r2
    beb8:	1aa4      	subs	r4, r4, r2
    beba:	0006      	movs	r6, r0
    bebc:	46d8      	mov	r8, fp
    bebe:	e6a3      	b.n	bc08 <__aeabi_dadd+0xb0>
    bec0:	4664      	mov	r4, ip
    bec2:	4667      	mov	r7, ip
    bec4:	432c      	orrs	r4, r5
    bec6:	d000      	beq.n	beca <__aeabi_dadd+0x372>
    bec8:	e6a2      	b.n	bc10 <__aeabi_dadd+0xb8>
    beca:	2500      	movs	r5, #0
    becc:	2600      	movs	r6, #0
    bece:	2700      	movs	r7, #0
    bed0:	e706      	b.n	bce0 <__aeabi_dadd+0x188>
    bed2:	001e      	movs	r6, r3
    bed4:	e6c4      	b.n	bc60 <__aeabi_dadd+0x108>
    bed6:	46c0      	nop			; (mov r8, r8)
    bed8:	000007ff 	.word	0x000007ff
    bedc:	ff7fffff 	.word	0xff7fffff
    bee0:	800fffff 	.word	0x800fffff
    bee4:	2b1f      	cmp	r3, #31
    bee6:	dc63      	bgt.n	bfb0 <__aeabi_dadd+0x458>
    bee8:	2020      	movs	r0, #32
    beea:	1ac3      	subs	r3, r0, r3
    beec:	0008      	movs	r0, r1
    beee:	4098      	lsls	r0, r3
    bef0:	469c      	mov	ip, r3
    bef2:	4683      	mov	fp, r0
    bef4:	4653      	mov	r3, sl
    bef6:	0010      	movs	r0, r2
    bef8:	40d8      	lsrs	r0, r3
    befa:	0003      	movs	r3, r0
    befc:	4658      	mov	r0, fp
    befe:	4318      	orrs	r0, r3
    bf00:	4663      	mov	r3, ip
    bf02:	409a      	lsls	r2, r3
    bf04:	1e53      	subs	r3, r2, #1
    bf06:	419a      	sbcs	r2, r3
    bf08:	4653      	mov	r3, sl
    bf0a:	4302      	orrs	r2, r0
    bf0c:	40d9      	lsrs	r1, r3
    bf0e:	e703      	b.n	bd18 <__aeabi_dadd+0x1c0>
    bf10:	0026      	movs	r6, r4
    bf12:	433e      	orrs	r6, r7
    bf14:	d006      	beq.n	bf24 <__aeabi_dadd+0x3cc>
    bf16:	43eb      	mvns	r3, r5
    bf18:	4699      	mov	r9, r3
    bf1a:	2b00      	cmp	r3, #0
    bf1c:	d0c7      	beq.n	beae <__aeabi_dadd+0x356>
    bf1e:	4e94      	ldr	r6, [pc, #592]	; (c170 <__aeabi_dadd+0x618>)
    bf20:	42b0      	cmp	r0, r6
    bf22:	d1ac      	bne.n	be7e <__aeabi_dadd+0x326>
    bf24:	000c      	movs	r4, r1
    bf26:	0017      	movs	r7, r2
    bf28:	0006      	movs	r6, r0
    bf2a:	46d8      	mov	r8, fp
    bf2c:	e698      	b.n	bc60 <__aeabi_dadd+0x108>
    bf2e:	4b90      	ldr	r3, [pc, #576]	; (c170 <__aeabi_dadd+0x618>)
    bf30:	459a      	cmp	sl, r3
    bf32:	d00b      	beq.n	bf4c <__aeabi_dadd+0x3f4>
    bf34:	4682      	mov	sl, r0
    bf36:	e6e7      	b.n	bd08 <__aeabi_dadd+0x1b0>
    bf38:	2800      	cmp	r0, #0
    bf3a:	d000      	beq.n	bf3e <__aeabi_dadd+0x3e6>
    bf3c:	e09e      	b.n	c07c <__aeabi_dadd+0x524>
    bf3e:	0018      	movs	r0, r3
    bf40:	4310      	orrs	r0, r2
    bf42:	d100      	bne.n	bf46 <__aeabi_dadd+0x3ee>
    bf44:	e0e9      	b.n	c11a <__aeabi_dadd+0x5c2>
    bf46:	001c      	movs	r4, r3
    bf48:	0017      	movs	r7, r2
    bf4a:	46d8      	mov	r8, fp
    bf4c:	4e88      	ldr	r6, [pc, #544]	; (c170 <__aeabi_dadd+0x618>)
    bf4e:	e687      	b.n	bc60 <__aeabi_dadd+0x108>
    bf50:	2500      	movs	r5, #0
    bf52:	e772      	b.n	be3a <__aeabi_dadd+0x2e2>
    bf54:	2100      	movs	r1, #0
    bf56:	e782      	b.n	be5e <__aeabi_dadd+0x306>
    bf58:	0023      	movs	r3, r4
    bf5a:	433b      	orrs	r3, r7
    bf5c:	2e00      	cmp	r6, #0
    bf5e:	d000      	beq.n	bf62 <__aeabi_dadd+0x40a>
    bf60:	e0ab      	b.n	c0ba <__aeabi_dadd+0x562>
    bf62:	2b00      	cmp	r3, #0
    bf64:	d100      	bne.n	bf68 <__aeabi_dadd+0x410>
    bf66:	e0e7      	b.n	c138 <__aeabi_dadd+0x5e0>
    bf68:	000b      	movs	r3, r1
    bf6a:	4313      	orrs	r3, r2
    bf6c:	d100      	bne.n	bf70 <__aeabi_dadd+0x418>
    bf6e:	e677      	b.n	bc60 <__aeabi_dadd+0x108>
    bf70:	18ba      	adds	r2, r7, r2
    bf72:	42ba      	cmp	r2, r7
    bf74:	41bf      	sbcs	r7, r7
    bf76:	1864      	adds	r4, r4, r1
    bf78:	427f      	negs	r7, r7
    bf7a:	19e4      	adds	r4, r4, r7
    bf7c:	0223      	lsls	r3, r4, #8
    bf7e:	d400      	bmi.n	bf82 <__aeabi_dadd+0x42a>
    bf80:	e0f2      	b.n	c168 <__aeabi_dadd+0x610>
    bf82:	4b7c      	ldr	r3, [pc, #496]	; (c174 <__aeabi_dadd+0x61c>)
    bf84:	0017      	movs	r7, r2
    bf86:	401c      	ands	r4, r3
    bf88:	0006      	movs	r6, r0
    bf8a:	e669      	b.n	bc60 <__aeabi_dadd+0x108>
    bf8c:	0020      	movs	r0, r4
    bf8e:	4338      	orrs	r0, r7
    bf90:	2e00      	cmp	r6, #0
    bf92:	d1d1      	bne.n	bf38 <__aeabi_dadd+0x3e0>
    bf94:	2800      	cmp	r0, #0
    bf96:	d15b      	bne.n	c050 <__aeabi_dadd+0x4f8>
    bf98:	001c      	movs	r4, r3
    bf9a:	4314      	orrs	r4, r2
    bf9c:	d100      	bne.n	bfa0 <__aeabi_dadd+0x448>
    bf9e:	e0a8      	b.n	c0f2 <__aeabi_dadd+0x59a>
    bfa0:	001c      	movs	r4, r3
    bfa2:	0017      	movs	r7, r2
    bfa4:	46d8      	mov	r8, fp
    bfa6:	e65b      	b.n	bc60 <__aeabi_dadd+0x108>
    bfa8:	0006      	movs	r6, r0
    bfaa:	2400      	movs	r4, #0
    bfac:	2700      	movs	r7, #0
    bfae:	e697      	b.n	bce0 <__aeabi_dadd+0x188>
    bfb0:	4650      	mov	r0, sl
    bfb2:	000b      	movs	r3, r1
    bfb4:	3820      	subs	r0, #32
    bfb6:	40c3      	lsrs	r3, r0
    bfb8:	4699      	mov	r9, r3
    bfba:	4653      	mov	r3, sl
    bfbc:	2b20      	cmp	r3, #32
    bfbe:	d100      	bne.n	bfc2 <__aeabi_dadd+0x46a>
    bfc0:	e095      	b.n	c0ee <__aeabi_dadd+0x596>
    bfc2:	2340      	movs	r3, #64	; 0x40
    bfc4:	4650      	mov	r0, sl
    bfc6:	1a1b      	subs	r3, r3, r0
    bfc8:	4099      	lsls	r1, r3
    bfca:	430a      	orrs	r2, r1
    bfcc:	1e51      	subs	r1, r2, #1
    bfce:	418a      	sbcs	r2, r1
    bfd0:	464b      	mov	r3, r9
    bfd2:	2100      	movs	r1, #0
    bfd4:	431a      	orrs	r2, r3
    bfd6:	e69f      	b.n	bd18 <__aeabi_dadd+0x1c0>
    bfd8:	2e00      	cmp	r6, #0
    bfda:	d130      	bne.n	c03e <__aeabi_dadd+0x4e6>
    bfdc:	0026      	movs	r6, r4
    bfde:	433e      	orrs	r6, r7
    bfe0:	d067      	beq.n	c0b2 <__aeabi_dadd+0x55a>
    bfe2:	43db      	mvns	r3, r3
    bfe4:	469a      	mov	sl, r3
    bfe6:	2b00      	cmp	r3, #0
    bfe8:	d01c      	beq.n	c024 <__aeabi_dadd+0x4cc>
    bfea:	4e61      	ldr	r6, [pc, #388]	; (c170 <__aeabi_dadd+0x618>)
    bfec:	42b0      	cmp	r0, r6
    bfee:	d060      	beq.n	c0b2 <__aeabi_dadd+0x55a>
    bff0:	4653      	mov	r3, sl
    bff2:	2b38      	cmp	r3, #56	; 0x38
    bff4:	dd00      	ble.n	bff8 <__aeabi_dadd+0x4a0>
    bff6:	e096      	b.n	c126 <__aeabi_dadd+0x5ce>
    bff8:	2b1f      	cmp	r3, #31
    bffa:	dd00      	ble.n	bffe <__aeabi_dadd+0x4a6>
    bffc:	e09f      	b.n	c13e <__aeabi_dadd+0x5e6>
    bffe:	2620      	movs	r6, #32
    c000:	1af3      	subs	r3, r6, r3
    c002:	0026      	movs	r6, r4
    c004:	409e      	lsls	r6, r3
    c006:	469c      	mov	ip, r3
    c008:	46b3      	mov	fp, r6
    c00a:	4653      	mov	r3, sl
    c00c:	003e      	movs	r6, r7
    c00e:	40de      	lsrs	r6, r3
    c010:	0033      	movs	r3, r6
    c012:	465e      	mov	r6, fp
    c014:	431e      	orrs	r6, r3
    c016:	4663      	mov	r3, ip
    c018:	409f      	lsls	r7, r3
    c01a:	1e7b      	subs	r3, r7, #1
    c01c:	419f      	sbcs	r7, r3
    c01e:	4653      	mov	r3, sl
    c020:	40dc      	lsrs	r4, r3
    c022:	4337      	orrs	r7, r6
    c024:	18bf      	adds	r7, r7, r2
    c026:	4297      	cmp	r7, r2
    c028:	4192      	sbcs	r2, r2
    c02a:	1864      	adds	r4, r4, r1
    c02c:	4252      	negs	r2, r2
    c02e:	18a4      	adds	r4, r4, r2
    c030:	0006      	movs	r6, r0
    c032:	e678      	b.n	bd26 <__aeabi_dadd+0x1ce>
    c034:	4327      	orrs	r7, r4
    c036:	1e7c      	subs	r4, r7, #1
    c038:	41a7      	sbcs	r7, r4
    c03a:	2400      	movs	r4, #0
    c03c:	e737      	b.n	beae <__aeabi_dadd+0x356>
    c03e:	4e4c      	ldr	r6, [pc, #304]	; (c170 <__aeabi_dadd+0x618>)
    c040:	42b0      	cmp	r0, r6
    c042:	d036      	beq.n	c0b2 <__aeabi_dadd+0x55a>
    c044:	2680      	movs	r6, #128	; 0x80
    c046:	425b      	negs	r3, r3
    c048:	0436      	lsls	r6, r6, #16
    c04a:	469a      	mov	sl, r3
    c04c:	4334      	orrs	r4, r6
    c04e:	e7cf      	b.n	bff0 <__aeabi_dadd+0x498>
    c050:	0018      	movs	r0, r3
    c052:	4310      	orrs	r0, r2
    c054:	d100      	bne.n	c058 <__aeabi_dadd+0x500>
    c056:	e603      	b.n	bc60 <__aeabi_dadd+0x108>
    c058:	1ab8      	subs	r0, r7, r2
    c05a:	4684      	mov	ip, r0
    c05c:	4567      	cmp	r7, ip
    c05e:	41ad      	sbcs	r5, r5
    c060:	1ae0      	subs	r0, r4, r3
    c062:	426d      	negs	r5, r5
    c064:	1b40      	subs	r0, r0, r5
    c066:	0205      	lsls	r5, r0, #8
    c068:	d400      	bmi.n	c06c <__aeabi_dadd+0x514>
    c06a:	e62c      	b.n	bcc6 <__aeabi_dadd+0x16e>
    c06c:	1bd7      	subs	r7, r2, r7
    c06e:	42ba      	cmp	r2, r7
    c070:	4192      	sbcs	r2, r2
    c072:	1b1c      	subs	r4, r3, r4
    c074:	4252      	negs	r2, r2
    c076:	1aa4      	subs	r4, r4, r2
    c078:	46d8      	mov	r8, fp
    c07a:	e5f1      	b.n	bc60 <__aeabi_dadd+0x108>
    c07c:	0018      	movs	r0, r3
    c07e:	4310      	orrs	r0, r2
    c080:	d100      	bne.n	c084 <__aeabi_dadd+0x52c>
    c082:	e763      	b.n	bf4c <__aeabi_dadd+0x3f4>
    c084:	08f8      	lsrs	r0, r7, #3
    c086:	0767      	lsls	r7, r4, #29
    c088:	4307      	orrs	r7, r0
    c08a:	2080      	movs	r0, #128	; 0x80
    c08c:	08e4      	lsrs	r4, r4, #3
    c08e:	0300      	lsls	r0, r0, #12
    c090:	4204      	tst	r4, r0
    c092:	d008      	beq.n	c0a6 <__aeabi_dadd+0x54e>
    c094:	08dd      	lsrs	r5, r3, #3
    c096:	4205      	tst	r5, r0
    c098:	d105      	bne.n	c0a6 <__aeabi_dadd+0x54e>
    c09a:	08d2      	lsrs	r2, r2, #3
    c09c:	0759      	lsls	r1, r3, #29
    c09e:	4311      	orrs	r1, r2
    c0a0:	000f      	movs	r7, r1
    c0a2:	002c      	movs	r4, r5
    c0a4:	46d8      	mov	r8, fp
    c0a6:	0f7b      	lsrs	r3, r7, #29
    c0a8:	00e4      	lsls	r4, r4, #3
    c0aa:	431c      	orrs	r4, r3
    c0ac:	00ff      	lsls	r7, r7, #3
    c0ae:	4e30      	ldr	r6, [pc, #192]	; (c170 <__aeabi_dadd+0x618>)
    c0b0:	e5d6      	b.n	bc60 <__aeabi_dadd+0x108>
    c0b2:	000c      	movs	r4, r1
    c0b4:	0017      	movs	r7, r2
    c0b6:	0006      	movs	r6, r0
    c0b8:	e5d2      	b.n	bc60 <__aeabi_dadd+0x108>
    c0ba:	2b00      	cmp	r3, #0
    c0bc:	d038      	beq.n	c130 <__aeabi_dadd+0x5d8>
    c0be:	000b      	movs	r3, r1
    c0c0:	4313      	orrs	r3, r2
    c0c2:	d100      	bne.n	c0c6 <__aeabi_dadd+0x56e>
    c0c4:	e742      	b.n	bf4c <__aeabi_dadd+0x3f4>
    c0c6:	08f8      	lsrs	r0, r7, #3
    c0c8:	0767      	lsls	r7, r4, #29
    c0ca:	4307      	orrs	r7, r0
    c0cc:	2080      	movs	r0, #128	; 0x80
    c0ce:	08e4      	lsrs	r4, r4, #3
    c0d0:	0300      	lsls	r0, r0, #12
    c0d2:	4204      	tst	r4, r0
    c0d4:	d0e7      	beq.n	c0a6 <__aeabi_dadd+0x54e>
    c0d6:	08cb      	lsrs	r3, r1, #3
    c0d8:	4203      	tst	r3, r0
    c0da:	d1e4      	bne.n	c0a6 <__aeabi_dadd+0x54e>
    c0dc:	08d2      	lsrs	r2, r2, #3
    c0de:	0749      	lsls	r1, r1, #29
    c0e0:	4311      	orrs	r1, r2
    c0e2:	000f      	movs	r7, r1
    c0e4:	001c      	movs	r4, r3
    c0e6:	e7de      	b.n	c0a6 <__aeabi_dadd+0x54e>
    c0e8:	2700      	movs	r7, #0
    c0ea:	2400      	movs	r4, #0
    c0ec:	e5d5      	b.n	bc9a <__aeabi_dadd+0x142>
    c0ee:	2100      	movs	r1, #0
    c0f0:	e76b      	b.n	bfca <__aeabi_dadd+0x472>
    c0f2:	2500      	movs	r5, #0
    c0f4:	2700      	movs	r7, #0
    c0f6:	e5f3      	b.n	bce0 <__aeabi_dadd+0x188>
    c0f8:	464e      	mov	r6, r9
    c0fa:	0025      	movs	r5, r4
    c0fc:	3e20      	subs	r6, #32
    c0fe:	40f5      	lsrs	r5, r6
    c100:	464b      	mov	r3, r9
    c102:	002e      	movs	r6, r5
    c104:	2b20      	cmp	r3, #32
    c106:	d02d      	beq.n	c164 <__aeabi_dadd+0x60c>
    c108:	2540      	movs	r5, #64	; 0x40
    c10a:	1aed      	subs	r5, r5, r3
    c10c:	40ac      	lsls	r4, r5
    c10e:	4327      	orrs	r7, r4
    c110:	1e7c      	subs	r4, r7, #1
    c112:	41a7      	sbcs	r7, r4
    c114:	2400      	movs	r4, #0
    c116:	4337      	orrs	r7, r6
    c118:	e6c9      	b.n	beae <__aeabi_dadd+0x356>
    c11a:	2480      	movs	r4, #128	; 0x80
    c11c:	2500      	movs	r5, #0
    c11e:	0324      	lsls	r4, r4, #12
    c120:	4e13      	ldr	r6, [pc, #76]	; (c170 <__aeabi_dadd+0x618>)
    c122:	2700      	movs	r7, #0
    c124:	e5dc      	b.n	bce0 <__aeabi_dadd+0x188>
    c126:	4327      	orrs	r7, r4
    c128:	1e7c      	subs	r4, r7, #1
    c12a:	41a7      	sbcs	r7, r4
    c12c:	2400      	movs	r4, #0
    c12e:	e779      	b.n	c024 <__aeabi_dadd+0x4cc>
    c130:	000c      	movs	r4, r1
    c132:	0017      	movs	r7, r2
    c134:	4e0e      	ldr	r6, [pc, #56]	; (c170 <__aeabi_dadd+0x618>)
    c136:	e593      	b.n	bc60 <__aeabi_dadd+0x108>
    c138:	000c      	movs	r4, r1
    c13a:	0017      	movs	r7, r2
    c13c:	e590      	b.n	bc60 <__aeabi_dadd+0x108>
    c13e:	4656      	mov	r6, sl
    c140:	0023      	movs	r3, r4
    c142:	3e20      	subs	r6, #32
    c144:	40f3      	lsrs	r3, r6
    c146:	4699      	mov	r9, r3
    c148:	4653      	mov	r3, sl
    c14a:	2b20      	cmp	r3, #32
    c14c:	d00e      	beq.n	c16c <__aeabi_dadd+0x614>
    c14e:	2340      	movs	r3, #64	; 0x40
    c150:	4656      	mov	r6, sl
    c152:	1b9b      	subs	r3, r3, r6
    c154:	409c      	lsls	r4, r3
    c156:	4327      	orrs	r7, r4
    c158:	1e7c      	subs	r4, r7, #1
    c15a:	41a7      	sbcs	r7, r4
    c15c:	464b      	mov	r3, r9
    c15e:	2400      	movs	r4, #0
    c160:	431f      	orrs	r7, r3
    c162:	e75f      	b.n	c024 <__aeabi_dadd+0x4cc>
    c164:	2400      	movs	r4, #0
    c166:	e7d2      	b.n	c10e <__aeabi_dadd+0x5b6>
    c168:	0017      	movs	r7, r2
    c16a:	e5b2      	b.n	bcd2 <__aeabi_dadd+0x17a>
    c16c:	2400      	movs	r4, #0
    c16e:	e7f2      	b.n	c156 <__aeabi_dadd+0x5fe>
    c170:	000007ff 	.word	0x000007ff
    c174:	ff7fffff 	.word	0xff7fffff

0000c178 <__aeabi_ddiv>:
    c178:	b5f0      	push	{r4, r5, r6, r7, lr}
    c17a:	4657      	mov	r7, sl
    c17c:	4645      	mov	r5, r8
    c17e:	46de      	mov	lr, fp
    c180:	464e      	mov	r6, r9
    c182:	b5e0      	push	{r5, r6, r7, lr}
    c184:	004c      	lsls	r4, r1, #1
    c186:	030e      	lsls	r6, r1, #12
    c188:	b087      	sub	sp, #28
    c18a:	4683      	mov	fp, r0
    c18c:	4692      	mov	sl, r2
    c18e:	001d      	movs	r5, r3
    c190:	4680      	mov	r8, r0
    c192:	0b36      	lsrs	r6, r6, #12
    c194:	0d64      	lsrs	r4, r4, #21
    c196:	0fcf      	lsrs	r7, r1, #31
    c198:	2c00      	cmp	r4, #0
    c19a:	d04f      	beq.n	c23c <__aeabi_ddiv+0xc4>
    c19c:	4b6f      	ldr	r3, [pc, #444]	; (c35c <__aeabi_ddiv+0x1e4>)
    c19e:	429c      	cmp	r4, r3
    c1a0:	d035      	beq.n	c20e <__aeabi_ddiv+0x96>
    c1a2:	2380      	movs	r3, #128	; 0x80
    c1a4:	0f42      	lsrs	r2, r0, #29
    c1a6:	041b      	lsls	r3, r3, #16
    c1a8:	00f6      	lsls	r6, r6, #3
    c1aa:	4313      	orrs	r3, r2
    c1ac:	4333      	orrs	r3, r6
    c1ae:	4699      	mov	r9, r3
    c1b0:	00c3      	lsls	r3, r0, #3
    c1b2:	4698      	mov	r8, r3
    c1b4:	4b6a      	ldr	r3, [pc, #424]	; (c360 <__aeabi_ddiv+0x1e8>)
    c1b6:	2600      	movs	r6, #0
    c1b8:	469c      	mov	ip, r3
    c1ba:	2300      	movs	r3, #0
    c1bc:	4464      	add	r4, ip
    c1be:	9303      	str	r3, [sp, #12]
    c1c0:	032b      	lsls	r3, r5, #12
    c1c2:	0b1b      	lsrs	r3, r3, #12
    c1c4:	469b      	mov	fp, r3
    c1c6:	006b      	lsls	r3, r5, #1
    c1c8:	0fed      	lsrs	r5, r5, #31
    c1ca:	4650      	mov	r0, sl
    c1cc:	0d5b      	lsrs	r3, r3, #21
    c1ce:	9501      	str	r5, [sp, #4]
    c1d0:	d05e      	beq.n	c290 <__aeabi_ddiv+0x118>
    c1d2:	4a62      	ldr	r2, [pc, #392]	; (c35c <__aeabi_ddiv+0x1e4>)
    c1d4:	4293      	cmp	r3, r2
    c1d6:	d053      	beq.n	c280 <__aeabi_ddiv+0x108>
    c1d8:	465a      	mov	r2, fp
    c1da:	00d1      	lsls	r1, r2, #3
    c1dc:	2280      	movs	r2, #128	; 0x80
    c1de:	0f40      	lsrs	r0, r0, #29
    c1e0:	0412      	lsls	r2, r2, #16
    c1e2:	4302      	orrs	r2, r0
    c1e4:	430a      	orrs	r2, r1
    c1e6:	4693      	mov	fp, r2
    c1e8:	4652      	mov	r2, sl
    c1ea:	00d1      	lsls	r1, r2, #3
    c1ec:	4a5c      	ldr	r2, [pc, #368]	; (c360 <__aeabi_ddiv+0x1e8>)
    c1ee:	4694      	mov	ip, r2
    c1f0:	2200      	movs	r2, #0
    c1f2:	4463      	add	r3, ip
    c1f4:	0038      	movs	r0, r7
    c1f6:	4068      	eors	r0, r5
    c1f8:	4684      	mov	ip, r0
    c1fa:	9002      	str	r0, [sp, #8]
    c1fc:	1ae4      	subs	r4, r4, r3
    c1fe:	4316      	orrs	r6, r2
    c200:	2e0f      	cmp	r6, #15
    c202:	d900      	bls.n	c206 <__aeabi_ddiv+0x8e>
    c204:	e0b4      	b.n	c370 <__aeabi_ddiv+0x1f8>
    c206:	4b57      	ldr	r3, [pc, #348]	; (c364 <__aeabi_ddiv+0x1ec>)
    c208:	00b6      	lsls	r6, r6, #2
    c20a:	599b      	ldr	r3, [r3, r6]
    c20c:	469f      	mov	pc, r3
    c20e:	0003      	movs	r3, r0
    c210:	4333      	orrs	r3, r6
    c212:	4699      	mov	r9, r3
    c214:	d16c      	bne.n	c2f0 <__aeabi_ddiv+0x178>
    c216:	2300      	movs	r3, #0
    c218:	4698      	mov	r8, r3
    c21a:	3302      	adds	r3, #2
    c21c:	2608      	movs	r6, #8
    c21e:	9303      	str	r3, [sp, #12]
    c220:	e7ce      	b.n	c1c0 <__aeabi_ddiv+0x48>
    c222:	46cb      	mov	fp, r9
    c224:	4641      	mov	r1, r8
    c226:	9a03      	ldr	r2, [sp, #12]
    c228:	9701      	str	r7, [sp, #4]
    c22a:	2a02      	cmp	r2, #2
    c22c:	d165      	bne.n	c2fa <__aeabi_ddiv+0x182>
    c22e:	9b01      	ldr	r3, [sp, #4]
    c230:	4c4a      	ldr	r4, [pc, #296]	; (c35c <__aeabi_ddiv+0x1e4>)
    c232:	469c      	mov	ip, r3
    c234:	2300      	movs	r3, #0
    c236:	2200      	movs	r2, #0
    c238:	4698      	mov	r8, r3
    c23a:	e06b      	b.n	c314 <__aeabi_ddiv+0x19c>
    c23c:	0003      	movs	r3, r0
    c23e:	4333      	orrs	r3, r6
    c240:	4699      	mov	r9, r3
    c242:	d04e      	beq.n	c2e2 <__aeabi_ddiv+0x16a>
    c244:	2e00      	cmp	r6, #0
    c246:	d100      	bne.n	c24a <__aeabi_ddiv+0xd2>
    c248:	e1bc      	b.n	c5c4 <__aeabi_ddiv+0x44c>
    c24a:	0030      	movs	r0, r6
    c24c:	f001 fae8 	bl	d820 <__clzsi2>
    c250:	0003      	movs	r3, r0
    c252:	3b0b      	subs	r3, #11
    c254:	2b1c      	cmp	r3, #28
    c256:	dd00      	ble.n	c25a <__aeabi_ddiv+0xe2>
    c258:	e1ac      	b.n	c5b4 <__aeabi_ddiv+0x43c>
    c25a:	221d      	movs	r2, #29
    c25c:	1ad3      	subs	r3, r2, r3
    c25e:	465a      	mov	r2, fp
    c260:	0001      	movs	r1, r0
    c262:	40da      	lsrs	r2, r3
    c264:	3908      	subs	r1, #8
    c266:	408e      	lsls	r6, r1
    c268:	0013      	movs	r3, r2
    c26a:	4333      	orrs	r3, r6
    c26c:	4699      	mov	r9, r3
    c26e:	465b      	mov	r3, fp
    c270:	408b      	lsls	r3, r1
    c272:	4698      	mov	r8, r3
    c274:	2300      	movs	r3, #0
    c276:	4c3c      	ldr	r4, [pc, #240]	; (c368 <__aeabi_ddiv+0x1f0>)
    c278:	2600      	movs	r6, #0
    c27a:	1a24      	subs	r4, r4, r0
    c27c:	9303      	str	r3, [sp, #12]
    c27e:	e79f      	b.n	c1c0 <__aeabi_ddiv+0x48>
    c280:	4651      	mov	r1, sl
    c282:	465a      	mov	r2, fp
    c284:	4311      	orrs	r1, r2
    c286:	d129      	bne.n	c2dc <__aeabi_ddiv+0x164>
    c288:	2200      	movs	r2, #0
    c28a:	4693      	mov	fp, r2
    c28c:	3202      	adds	r2, #2
    c28e:	e7b1      	b.n	c1f4 <__aeabi_ddiv+0x7c>
    c290:	4659      	mov	r1, fp
    c292:	4301      	orrs	r1, r0
    c294:	d01e      	beq.n	c2d4 <__aeabi_ddiv+0x15c>
    c296:	465b      	mov	r3, fp
    c298:	2b00      	cmp	r3, #0
    c29a:	d100      	bne.n	c29e <__aeabi_ddiv+0x126>
    c29c:	e19e      	b.n	c5dc <__aeabi_ddiv+0x464>
    c29e:	4658      	mov	r0, fp
    c2a0:	f001 fabe 	bl	d820 <__clzsi2>
    c2a4:	0003      	movs	r3, r0
    c2a6:	3b0b      	subs	r3, #11
    c2a8:	2b1c      	cmp	r3, #28
    c2aa:	dd00      	ble.n	c2ae <__aeabi_ddiv+0x136>
    c2ac:	e18f      	b.n	c5ce <__aeabi_ddiv+0x456>
    c2ae:	0002      	movs	r2, r0
    c2b0:	4659      	mov	r1, fp
    c2b2:	3a08      	subs	r2, #8
    c2b4:	4091      	lsls	r1, r2
    c2b6:	468b      	mov	fp, r1
    c2b8:	211d      	movs	r1, #29
    c2ba:	1acb      	subs	r3, r1, r3
    c2bc:	4651      	mov	r1, sl
    c2be:	40d9      	lsrs	r1, r3
    c2c0:	000b      	movs	r3, r1
    c2c2:	4659      	mov	r1, fp
    c2c4:	430b      	orrs	r3, r1
    c2c6:	4651      	mov	r1, sl
    c2c8:	469b      	mov	fp, r3
    c2ca:	4091      	lsls	r1, r2
    c2cc:	4b26      	ldr	r3, [pc, #152]	; (c368 <__aeabi_ddiv+0x1f0>)
    c2ce:	2200      	movs	r2, #0
    c2d0:	1a1b      	subs	r3, r3, r0
    c2d2:	e78f      	b.n	c1f4 <__aeabi_ddiv+0x7c>
    c2d4:	2300      	movs	r3, #0
    c2d6:	2201      	movs	r2, #1
    c2d8:	469b      	mov	fp, r3
    c2da:	e78b      	b.n	c1f4 <__aeabi_ddiv+0x7c>
    c2dc:	4651      	mov	r1, sl
    c2de:	2203      	movs	r2, #3
    c2e0:	e788      	b.n	c1f4 <__aeabi_ddiv+0x7c>
    c2e2:	2300      	movs	r3, #0
    c2e4:	4698      	mov	r8, r3
    c2e6:	3301      	adds	r3, #1
    c2e8:	2604      	movs	r6, #4
    c2ea:	2400      	movs	r4, #0
    c2ec:	9303      	str	r3, [sp, #12]
    c2ee:	e767      	b.n	c1c0 <__aeabi_ddiv+0x48>
    c2f0:	2303      	movs	r3, #3
    c2f2:	46b1      	mov	r9, r6
    c2f4:	9303      	str	r3, [sp, #12]
    c2f6:	260c      	movs	r6, #12
    c2f8:	e762      	b.n	c1c0 <__aeabi_ddiv+0x48>
    c2fa:	2a03      	cmp	r2, #3
    c2fc:	d100      	bne.n	c300 <__aeabi_ddiv+0x188>
    c2fe:	e25c      	b.n	c7ba <__aeabi_ddiv+0x642>
    c300:	9b01      	ldr	r3, [sp, #4]
    c302:	2a01      	cmp	r2, #1
    c304:	d000      	beq.n	c308 <__aeabi_ddiv+0x190>
    c306:	e1e4      	b.n	c6d2 <__aeabi_ddiv+0x55a>
    c308:	4013      	ands	r3, r2
    c30a:	469c      	mov	ip, r3
    c30c:	2300      	movs	r3, #0
    c30e:	2400      	movs	r4, #0
    c310:	2200      	movs	r2, #0
    c312:	4698      	mov	r8, r3
    c314:	2100      	movs	r1, #0
    c316:	0312      	lsls	r2, r2, #12
    c318:	0b13      	lsrs	r3, r2, #12
    c31a:	0d0a      	lsrs	r2, r1, #20
    c31c:	0512      	lsls	r2, r2, #20
    c31e:	431a      	orrs	r2, r3
    c320:	0523      	lsls	r3, r4, #20
    c322:	4c12      	ldr	r4, [pc, #72]	; (c36c <__aeabi_ddiv+0x1f4>)
    c324:	4640      	mov	r0, r8
    c326:	4022      	ands	r2, r4
    c328:	4313      	orrs	r3, r2
    c32a:	4662      	mov	r2, ip
    c32c:	005b      	lsls	r3, r3, #1
    c32e:	07d2      	lsls	r2, r2, #31
    c330:	085b      	lsrs	r3, r3, #1
    c332:	4313      	orrs	r3, r2
    c334:	0019      	movs	r1, r3
    c336:	b007      	add	sp, #28
    c338:	bc3c      	pop	{r2, r3, r4, r5}
    c33a:	4690      	mov	r8, r2
    c33c:	4699      	mov	r9, r3
    c33e:	46a2      	mov	sl, r4
    c340:	46ab      	mov	fp, r5
    c342:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c344:	2300      	movs	r3, #0
    c346:	2280      	movs	r2, #128	; 0x80
    c348:	469c      	mov	ip, r3
    c34a:	0312      	lsls	r2, r2, #12
    c34c:	4698      	mov	r8, r3
    c34e:	4c03      	ldr	r4, [pc, #12]	; (c35c <__aeabi_ddiv+0x1e4>)
    c350:	e7e0      	b.n	c314 <__aeabi_ddiv+0x19c>
    c352:	2300      	movs	r3, #0
    c354:	4c01      	ldr	r4, [pc, #4]	; (c35c <__aeabi_ddiv+0x1e4>)
    c356:	2200      	movs	r2, #0
    c358:	4698      	mov	r8, r3
    c35a:	e7db      	b.n	c314 <__aeabi_ddiv+0x19c>
    c35c:	000007ff 	.word	0x000007ff
    c360:	fffffc01 	.word	0xfffffc01
    c364:	0000e5c0 	.word	0x0000e5c0
    c368:	fffffc0d 	.word	0xfffffc0d
    c36c:	800fffff 	.word	0x800fffff
    c370:	45d9      	cmp	r9, fp
    c372:	d900      	bls.n	c376 <__aeabi_ddiv+0x1fe>
    c374:	e139      	b.n	c5ea <__aeabi_ddiv+0x472>
    c376:	d100      	bne.n	c37a <__aeabi_ddiv+0x202>
    c378:	e134      	b.n	c5e4 <__aeabi_ddiv+0x46c>
    c37a:	2300      	movs	r3, #0
    c37c:	4646      	mov	r6, r8
    c37e:	464d      	mov	r5, r9
    c380:	469a      	mov	sl, r3
    c382:	3c01      	subs	r4, #1
    c384:	465b      	mov	r3, fp
    c386:	0e0a      	lsrs	r2, r1, #24
    c388:	021b      	lsls	r3, r3, #8
    c38a:	431a      	orrs	r2, r3
    c38c:	020b      	lsls	r3, r1, #8
    c38e:	0c17      	lsrs	r7, r2, #16
    c390:	9303      	str	r3, [sp, #12]
    c392:	0413      	lsls	r3, r2, #16
    c394:	0c1b      	lsrs	r3, r3, #16
    c396:	0039      	movs	r1, r7
    c398:	0028      	movs	r0, r5
    c39a:	4690      	mov	r8, r2
    c39c:	9301      	str	r3, [sp, #4]
    c39e:	f7fe fb07 	bl	a9b0 <__udivsi3>
    c3a2:	0002      	movs	r2, r0
    c3a4:	9b01      	ldr	r3, [sp, #4]
    c3a6:	4683      	mov	fp, r0
    c3a8:	435a      	muls	r2, r3
    c3aa:	0028      	movs	r0, r5
    c3ac:	0039      	movs	r1, r7
    c3ae:	4691      	mov	r9, r2
    c3b0:	f7fe fb84 	bl	aabc <__aeabi_uidivmod>
    c3b4:	0c35      	lsrs	r5, r6, #16
    c3b6:	0409      	lsls	r1, r1, #16
    c3b8:	430d      	orrs	r5, r1
    c3ba:	45a9      	cmp	r9, r5
    c3bc:	d90d      	bls.n	c3da <__aeabi_ddiv+0x262>
    c3be:	465b      	mov	r3, fp
    c3c0:	4445      	add	r5, r8
    c3c2:	3b01      	subs	r3, #1
    c3c4:	45a8      	cmp	r8, r5
    c3c6:	d900      	bls.n	c3ca <__aeabi_ddiv+0x252>
    c3c8:	e13a      	b.n	c640 <__aeabi_ddiv+0x4c8>
    c3ca:	45a9      	cmp	r9, r5
    c3cc:	d800      	bhi.n	c3d0 <__aeabi_ddiv+0x258>
    c3ce:	e137      	b.n	c640 <__aeabi_ddiv+0x4c8>
    c3d0:	2302      	movs	r3, #2
    c3d2:	425b      	negs	r3, r3
    c3d4:	469c      	mov	ip, r3
    c3d6:	4445      	add	r5, r8
    c3d8:	44e3      	add	fp, ip
    c3da:	464b      	mov	r3, r9
    c3dc:	1aeb      	subs	r3, r5, r3
    c3de:	0039      	movs	r1, r7
    c3e0:	0018      	movs	r0, r3
    c3e2:	9304      	str	r3, [sp, #16]
    c3e4:	f7fe fae4 	bl	a9b0 <__udivsi3>
    c3e8:	9b01      	ldr	r3, [sp, #4]
    c3ea:	0005      	movs	r5, r0
    c3ec:	4343      	muls	r3, r0
    c3ee:	0039      	movs	r1, r7
    c3f0:	9804      	ldr	r0, [sp, #16]
    c3f2:	4699      	mov	r9, r3
    c3f4:	f7fe fb62 	bl	aabc <__aeabi_uidivmod>
    c3f8:	0433      	lsls	r3, r6, #16
    c3fa:	0409      	lsls	r1, r1, #16
    c3fc:	0c1b      	lsrs	r3, r3, #16
    c3fe:	430b      	orrs	r3, r1
    c400:	4599      	cmp	r9, r3
    c402:	d909      	bls.n	c418 <__aeabi_ddiv+0x2a0>
    c404:	4443      	add	r3, r8
    c406:	1e6a      	subs	r2, r5, #1
    c408:	4598      	cmp	r8, r3
    c40a:	d900      	bls.n	c40e <__aeabi_ddiv+0x296>
    c40c:	e11a      	b.n	c644 <__aeabi_ddiv+0x4cc>
    c40e:	4599      	cmp	r9, r3
    c410:	d800      	bhi.n	c414 <__aeabi_ddiv+0x29c>
    c412:	e117      	b.n	c644 <__aeabi_ddiv+0x4cc>
    c414:	3d02      	subs	r5, #2
    c416:	4443      	add	r3, r8
    c418:	464a      	mov	r2, r9
    c41a:	1a9b      	subs	r3, r3, r2
    c41c:	465a      	mov	r2, fp
    c41e:	0412      	lsls	r2, r2, #16
    c420:	432a      	orrs	r2, r5
    c422:	9903      	ldr	r1, [sp, #12]
    c424:	4693      	mov	fp, r2
    c426:	0c10      	lsrs	r0, r2, #16
    c428:	0c0a      	lsrs	r2, r1, #16
    c42a:	4691      	mov	r9, r2
    c42c:	0409      	lsls	r1, r1, #16
    c42e:	465a      	mov	r2, fp
    c430:	0c09      	lsrs	r1, r1, #16
    c432:	464e      	mov	r6, r9
    c434:	000d      	movs	r5, r1
    c436:	0412      	lsls	r2, r2, #16
    c438:	0c12      	lsrs	r2, r2, #16
    c43a:	4345      	muls	r5, r0
    c43c:	9105      	str	r1, [sp, #20]
    c43e:	4351      	muls	r1, r2
    c440:	4372      	muls	r2, r6
    c442:	4370      	muls	r0, r6
    c444:	1952      	adds	r2, r2, r5
    c446:	0c0e      	lsrs	r6, r1, #16
    c448:	18b2      	adds	r2, r6, r2
    c44a:	4295      	cmp	r5, r2
    c44c:	d903      	bls.n	c456 <__aeabi_ddiv+0x2de>
    c44e:	2580      	movs	r5, #128	; 0x80
    c450:	026d      	lsls	r5, r5, #9
    c452:	46ac      	mov	ip, r5
    c454:	4460      	add	r0, ip
    c456:	0c15      	lsrs	r5, r2, #16
    c458:	0409      	lsls	r1, r1, #16
    c45a:	0412      	lsls	r2, r2, #16
    c45c:	0c09      	lsrs	r1, r1, #16
    c45e:	1828      	adds	r0, r5, r0
    c460:	1852      	adds	r2, r2, r1
    c462:	4283      	cmp	r3, r0
    c464:	d200      	bcs.n	c468 <__aeabi_ddiv+0x2f0>
    c466:	e0ce      	b.n	c606 <__aeabi_ddiv+0x48e>
    c468:	d100      	bne.n	c46c <__aeabi_ddiv+0x2f4>
    c46a:	e0c8      	b.n	c5fe <__aeabi_ddiv+0x486>
    c46c:	1a1d      	subs	r5, r3, r0
    c46e:	4653      	mov	r3, sl
    c470:	1a9e      	subs	r6, r3, r2
    c472:	45b2      	cmp	sl, r6
    c474:	4192      	sbcs	r2, r2
    c476:	4252      	negs	r2, r2
    c478:	1aab      	subs	r3, r5, r2
    c47a:	469a      	mov	sl, r3
    c47c:	4598      	cmp	r8, r3
    c47e:	d100      	bne.n	c482 <__aeabi_ddiv+0x30a>
    c480:	e117      	b.n	c6b2 <__aeabi_ddiv+0x53a>
    c482:	0039      	movs	r1, r7
    c484:	0018      	movs	r0, r3
    c486:	f7fe fa93 	bl	a9b0 <__udivsi3>
    c48a:	9b01      	ldr	r3, [sp, #4]
    c48c:	0005      	movs	r5, r0
    c48e:	4343      	muls	r3, r0
    c490:	0039      	movs	r1, r7
    c492:	4650      	mov	r0, sl
    c494:	9304      	str	r3, [sp, #16]
    c496:	f7fe fb11 	bl	aabc <__aeabi_uidivmod>
    c49a:	9804      	ldr	r0, [sp, #16]
    c49c:	040b      	lsls	r3, r1, #16
    c49e:	0c31      	lsrs	r1, r6, #16
    c4a0:	4319      	orrs	r1, r3
    c4a2:	4288      	cmp	r0, r1
    c4a4:	d909      	bls.n	c4ba <__aeabi_ddiv+0x342>
    c4a6:	4441      	add	r1, r8
    c4a8:	1e6b      	subs	r3, r5, #1
    c4aa:	4588      	cmp	r8, r1
    c4ac:	d900      	bls.n	c4b0 <__aeabi_ddiv+0x338>
    c4ae:	e107      	b.n	c6c0 <__aeabi_ddiv+0x548>
    c4b0:	4288      	cmp	r0, r1
    c4b2:	d800      	bhi.n	c4b6 <__aeabi_ddiv+0x33e>
    c4b4:	e104      	b.n	c6c0 <__aeabi_ddiv+0x548>
    c4b6:	3d02      	subs	r5, #2
    c4b8:	4441      	add	r1, r8
    c4ba:	9b04      	ldr	r3, [sp, #16]
    c4bc:	1acb      	subs	r3, r1, r3
    c4be:	0018      	movs	r0, r3
    c4c0:	0039      	movs	r1, r7
    c4c2:	9304      	str	r3, [sp, #16]
    c4c4:	f7fe fa74 	bl	a9b0 <__udivsi3>
    c4c8:	9b01      	ldr	r3, [sp, #4]
    c4ca:	4682      	mov	sl, r0
    c4cc:	4343      	muls	r3, r0
    c4ce:	0039      	movs	r1, r7
    c4d0:	9804      	ldr	r0, [sp, #16]
    c4d2:	9301      	str	r3, [sp, #4]
    c4d4:	f7fe faf2 	bl	aabc <__aeabi_uidivmod>
    c4d8:	9801      	ldr	r0, [sp, #4]
    c4da:	040b      	lsls	r3, r1, #16
    c4dc:	0431      	lsls	r1, r6, #16
    c4de:	0c09      	lsrs	r1, r1, #16
    c4e0:	4319      	orrs	r1, r3
    c4e2:	4288      	cmp	r0, r1
    c4e4:	d90d      	bls.n	c502 <__aeabi_ddiv+0x38a>
    c4e6:	4653      	mov	r3, sl
    c4e8:	4441      	add	r1, r8
    c4ea:	3b01      	subs	r3, #1
    c4ec:	4588      	cmp	r8, r1
    c4ee:	d900      	bls.n	c4f2 <__aeabi_ddiv+0x37a>
    c4f0:	e0e8      	b.n	c6c4 <__aeabi_ddiv+0x54c>
    c4f2:	4288      	cmp	r0, r1
    c4f4:	d800      	bhi.n	c4f8 <__aeabi_ddiv+0x380>
    c4f6:	e0e5      	b.n	c6c4 <__aeabi_ddiv+0x54c>
    c4f8:	2302      	movs	r3, #2
    c4fa:	425b      	negs	r3, r3
    c4fc:	469c      	mov	ip, r3
    c4fe:	4441      	add	r1, r8
    c500:	44e2      	add	sl, ip
    c502:	9b01      	ldr	r3, [sp, #4]
    c504:	042d      	lsls	r5, r5, #16
    c506:	1ace      	subs	r6, r1, r3
    c508:	4651      	mov	r1, sl
    c50a:	4329      	orrs	r1, r5
    c50c:	9d05      	ldr	r5, [sp, #20]
    c50e:	464f      	mov	r7, r9
    c510:	002a      	movs	r2, r5
    c512:	040b      	lsls	r3, r1, #16
    c514:	0c08      	lsrs	r0, r1, #16
    c516:	0c1b      	lsrs	r3, r3, #16
    c518:	435a      	muls	r2, r3
    c51a:	4345      	muls	r5, r0
    c51c:	437b      	muls	r3, r7
    c51e:	4378      	muls	r0, r7
    c520:	195b      	adds	r3, r3, r5
    c522:	0c17      	lsrs	r7, r2, #16
    c524:	18fb      	adds	r3, r7, r3
    c526:	429d      	cmp	r5, r3
    c528:	d903      	bls.n	c532 <__aeabi_ddiv+0x3ba>
    c52a:	2580      	movs	r5, #128	; 0x80
    c52c:	026d      	lsls	r5, r5, #9
    c52e:	46ac      	mov	ip, r5
    c530:	4460      	add	r0, ip
    c532:	0c1d      	lsrs	r5, r3, #16
    c534:	0412      	lsls	r2, r2, #16
    c536:	041b      	lsls	r3, r3, #16
    c538:	0c12      	lsrs	r2, r2, #16
    c53a:	1828      	adds	r0, r5, r0
    c53c:	189b      	adds	r3, r3, r2
    c53e:	4286      	cmp	r6, r0
    c540:	d200      	bcs.n	c544 <__aeabi_ddiv+0x3cc>
    c542:	e093      	b.n	c66c <__aeabi_ddiv+0x4f4>
    c544:	d100      	bne.n	c548 <__aeabi_ddiv+0x3d0>
    c546:	e08e      	b.n	c666 <__aeabi_ddiv+0x4ee>
    c548:	2301      	movs	r3, #1
    c54a:	4319      	orrs	r1, r3
    c54c:	4ba0      	ldr	r3, [pc, #640]	; (c7d0 <__aeabi_ddiv+0x658>)
    c54e:	18e3      	adds	r3, r4, r3
    c550:	2b00      	cmp	r3, #0
    c552:	dc00      	bgt.n	c556 <__aeabi_ddiv+0x3de>
    c554:	e099      	b.n	c68a <__aeabi_ddiv+0x512>
    c556:	074a      	lsls	r2, r1, #29
    c558:	d000      	beq.n	c55c <__aeabi_ddiv+0x3e4>
    c55a:	e09e      	b.n	c69a <__aeabi_ddiv+0x522>
    c55c:	465a      	mov	r2, fp
    c55e:	01d2      	lsls	r2, r2, #7
    c560:	d506      	bpl.n	c570 <__aeabi_ddiv+0x3f8>
    c562:	465a      	mov	r2, fp
    c564:	4b9b      	ldr	r3, [pc, #620]	; (c7d4 <__aeabi_ddiv+0x65c>)
    c566:	401a      	ands	r2, r3
    c568:	2380      	movs	r3, #128	; 0x80
    c56a:	4693      	mov	fp, r2
    c56c:	00db      	lsls	r3, r3, #3
    c56e:	18e3      	adds	r3, r4, r3
    c570:	4a99      	ldr	r2, [pc, #612]	; (c7d8 <__aeabi_ddiv+0x660>)
    c572:	4293      	cmp	r3, r2
    c574:	dd68      	ble.n	c648 <__aeabi_ddiv+0x4d0>
    c576:	2301      	movs	r3, #1
    c578:	9a02      	ldr	r2, [sp, #8]
    c57a:	4c98      	ldr	r4, [pc, #608]	; (c7dc <__aeabi_ddiv+0x664>)
    c57c:	401a      	ands	r2, r3
    c57e:	2300      	movs	r3, #0
    c580:	4694      	mov	ip, r2
    c582:	4698      	mov	r8, r3
    c584:	2200      	movs	r2, #0
    c586:	e6c5      	b.n	c314 <__aeabi_ddiv+0x19c>
    c588:	2280      	movs	r2, #128	; 0x80
    c58a:	464b      	mov	r3, r9
    c58c:	0312      	lsls	r2, r2, #12
    c58e:	4213      	tst	r3, r2
    c590:	d00a      	beq.n	c5a8 <__aeabi_ddiv+0x430>
    c592:	465b      	mov	r3, fp
    c594:	4213      	tst	r3, r2
    c596:	d106      	bne.n	c5a6 <__aeabi_ddiv+0x42e>
    c598:	431a      	orrs	r2, r3
    c59a:	0312      	lsls	r2, r2, #12
    c59c:	0b12      	lsrs	r2, r2, #12
    c59e:	46ac      	mov	ip, r5
    c5a0:	4688      	mov	r8, r1
    c5a2:	4c8e      	ldr	r4, [pc, #568]	; (c7dc <__aeabi_ddiv+0x664>)
    c5a4:	e6b6      	b.n	c314 <__aeabi_ddiv+0x19c>
    c5a6:	464b      	mov	r3, r9
    c5a8:	431a      	orrs	r2, r3
    c5aa:	0312      	lsls	r2, r2, #12
    c5ac:	0b12      	lsrs	r2, r2, #12
    c5ae:	46bc      	mov	ip, r7
    c5b0:	4c8a      	ldr	r4, [pc, #552]	; (c7dc <__aeabi_ddiv+0x664>)
    c5b2:	e6af      	b.n	c314 <__aeabi_ddiv+0x19c>
    c5b4:	0003      	movs	r3, r0
    c5b6:	465a      	mov	r2, fp
    c5b8:	3b28      	subs	r3, #40	; 0x28
    c5ba:	409a      	lsls	r2, r3
    c5bc:	2300      	movs	r3, #0
    c5be:	4691      	mov	r9, r2
    c5c0:	4698      	mov	r8, r3
    c5c2:	e657      	b.n	c274 <__aeabi_ddiv+0xfc>
    c5c4:	4658      	mov	r0, fp
    c5c6:	f001 f92b 	bl	d820 <__clzsi2>
    c5ca:	3020      	adds	r0, #32
    c5cc:	e640      	b.n	c250 <__aeabi_ddiv+0xd8>
    c5ce:	0003      	movs	r3, r0
    c5d0:	4652      	mov	r2, sl
    c5d2:	3b28      	subs	r3, #40	; 0x28
    c5d4:	409a      	lsls	r2, r3
    c5d6:	2100      	movs	r1, #0
    c5d8:	4693      	mov	fp, r2
    c5da:	e677      	b.n	c2cc <__aeabi_ddiv+0x154>
    c5dc:	f001 f920 	bl	d820 <__clzsi2>
    c5e0:	3020      	adds	r0, #32
    c5e2:	e65f      	b.n	c2a4 <__aeabi_ddiv+0x12c>
    c5e4:	4588      	cmp	r8, r1
    c5e6:	d200      	bcs.n	c5ea <__aeabi_ddiv+0x472>
    c5e8:	e6c7      	b.n	c37a <__aeabi_ddiv+0x202>
    c5ea:	464b      	mov	r3, r9
    c5ec:	07de      	lsls	r6, r3, #31
    c5ee:	085d      	lsrs	r5, r3, #1
    c5f0:	4643      	mov	r3, r8
    c5f2:	085b      	lsrs	r3, r3, #1
    c5f4:	431e      	orrs	r6, r3
    c5f6:	4643      	mov	r3, r8
    c5f8:	07db      	lsls	r3, r3, #31
    c5fa:	469a      	mov	sl, r3
    c5fc:	e6c2      	b.n	c384 <__aeabi_ddiv+0x20c>
    c5fe:	2500      	movs	r5, #0
    c600:	4592      	cmp	sl, r2
    c602:	d300      	bcc.n	c606 <__aeabi_ddiv+0x48e>
    c604:	e733      	b.n	c46e <__aeabi_ddiv+0x2f6>
    c606:	9e03      	ldr	r6, [sp, #12]
    c608:	4659      	mov	r1, fp
    c60a:	46b4      	mov	ip, r6
    c60c:	44e2      	add	sl, ip
    c60e:	45b2      	cmp	sl, r6
    c610:	41ad      	sbcs	r5, r5
    c612:	426d      	negs	r5, r5
    c614:	4445      	add	r5, r8
    c616:	18eb      	adds	r3, r5, r3
    c618:	3901      	subs	r1, #1
    c61a:	4598      	cmp	r8, r3
    c61c:	d207      	bcs.n	c62e <__aeabi_ddiv+0x4b6>
    c61e:	4298      	cmp	r0, r3
    c620:	d900      	bls.n	c624 <__aeabi_ddiv+0x4ac>
    c622:	e07f      	b.n	c724 <__aeabi_ddiv+0x5ac>
    c624:	d100      	bne.n	c628 <__aeabi_ddiv+0x4b0>
    c626:	e0bc      	b.n	c7a2 <__aeabi_ddiv+0x62a>
    c628:	1a1d      	subs	r5, r3, r0
    c62a:	468b      	mov	fp, r1
    c62c:	e71f      	b.n	c46e <__aeabi_ddiv+0x2f6>
    c62e:	4598      	cmp	r8, r3
    c630:	d1fa      	bne.n	c628 <__aeabi_ddiv+0x4b0>
    c632:	9d03      	ldr	r5, [sp, #12]
    c634:	4555      	cmp	r5, sl
    c636:	d9f2      	bls.n	c61e <__aeabi_ddiv+0x4a6>
    c638:	4643      	mov	r3, r8
    c63a:	468b      	mov	fp, r1
    c63c:	1a1d      	subs	r5, r3, r0
    c63e:	e716      	b.n	c46e <__aeabi_ddiv+0x2f6>
    c640:	469b      	mov	fp, r3
    c642:	e6ca      	b.n	c3da <__aeabi_ddiv+0x262>
    c644:	0015      	movs	r5, r2
    c646:	e6e7      	b.n	c418 <__aeabi_ddiv+0x2a0>
    c648:	465a      	mov	r2, fp
    c64a:	08c9      	lsrs	r1, r1, #3
    c64c:	0752      	lsls	r2, r2, #29
    c64e:	430a      	orrs	r2, r1
    c650:	055b      	lsls	r3, r3, #21
    c652:	4690      	mov	r8, r2
    c654:	0d5c      	lsrs	r4, r3, #21
    c656:	465a      	mov	r2, fp
    c658:	2301      	movs	r3, #1
    c65a:	9902      	ldr	r1, [sp, #8]
    c65c:	0252      	lsls	r2, r2, #9
    c65e:	4019      	ands	r1, r3
    c660:	0b12      	lsrs	r2, r2, #12
    c662:	468c      	mov	ip, r1
    c664:	e656      	b.n	c314 <__aeabi_ddiv+0x19c>
    c666:	2b00      	cmp	r3, #0
    c668:	d100      	bne.n	c66c <__aeabi_ddiv+0x4f4>
    c66a:	e76f      	b.n	c54c <__aeabi_ddiv+0x3d4>
    c66c:	4446      	add	r6, r8
    c66e:	1e4a      	subs	r2, r1, #1
    c670:	45b0      	cmp	r8, r6
    c672:	d929      	bls.n	c6c8 <__aeabi_ddiv+0x550>
    c674:	0011      	movs	r1, r2
    c676:	4286      	cmp	r6, r0
    c678:	d000      	beq.n	c67c <__aeabi_ddiv+0x504>
    c67a:	e765      	b.n	c548 <__aeabi_ddiv+0x3d0>
    c67c:	9a03      	ldr	r2, [sp, #12]
    c67e:	4293      	cmp	r3, r2
    c680:	d000      	beq.n	c684 <__aeabi_ddiv+0x50c>
    c682:	e761      	b.n	c548 <__aeabi_ddiv+0x3d0>
    c684:	e762      	b.n	c54c <__aeabi_ddiv+0x3d4>
    c686:	2101      	movs	r1, #1
    c688:	4249      	negs	r1, r1
    c68a:	2001      	movs	r0, #1
    c68c:	1ac2      	subs	r2, r0, r3
    c68e:	2a38      	cmp	r2, #56	; 0x38
    c690:	dd21      	ble.n	c6d6 <__aeabi_ddiv+0x55e>
    c692:	9b02      	ldr	r3, [sp, #8]
    c694:	4003      	ands	r3, r0
    c696:	469c      	mov	ip, r3
    c698:	e638      	b.n	c30c <__aeabi_ddiv+0x194>
    c69a:	220f      	movs	r2, #15
    c69c:	400a      	ands	r2, r1
    c69e:	2a04      	cmp	r2, #4
    c6a0:	d100      	bne.n	c6a4 <__aeabi_ddiv+0x52c>
    c6a2:	e75b      	b.n	c55c <__aeabi_ddiv+0x3e4>
    c6a4:	000a      	movs	r2, r1
    c6a6:	1d11      	adds	r1, r2, #4
    c6a8:	4291      	cmp	r1, r2
    c6aa:	4192      	sbcs	r2, r2
    c6ac:	4252      	negs	r2, r2
    c6ae:	4493      	add	fp, r2
    c6b0:	e754      	b.n	c55c <__aeabi_ddiv+0x3e4>
    c6b2:	4b47      	ldr	r3, [pc, #284]	; (c7d0 <__aeabi_ddiv+0x658>)
    c6b4:	18e3      	adds	r3, r4, r3
    c6b6:	2b00      	cmp	r3, #0
    c6b8:	dde5      	ble.n	c686 <__aeabi_ddiv+0x50e>
    c6ba:	2201      	movs	r2, #1
    c6bc:	4252      	negs	r2, r2
    c6be:	e7f2      	b.n	c6a6 <__aeabi_ddiv+0x52e>
    c6c0:	001d      	movs	r5, r3
    c6c2:	e6fa      	b.n	c4ba <__aeabi_ddiv+0x342>
    c6c4:	469a      	mov	sl, r3
    c6c6:	e71c      	b.n	c502 <__aeabi_ddiv+0x38a>
    c6c8:	42b0      	cmp	r0, r6
    c6ca:	d839      	bhi.n	c740 <__aeabi_ddiv+0x5c8>
    c6cc:	d06e      	beq.n	c7ac <__aeabi_ddiv+0x634>
    c6ce:	0011      	movs	r1, r2
    c6d0:	e73a      	b.n	c548 <__aeabi_ddiv+0x3d0>
    c6d2:	9302      	str	r3, [sp, #8]
    c6d4:	e73a      	b.n	c54c <__aeabi_ddiv+0x3d4>
    c6d6:	2a1f      	cmp	r2, #31
    c6d8:	dc3c      	bgt.n	c754 <__aeabi_ddiv+0x5dc>
    c6da:	2320      	movs	r3, #32
    c6dc:	1a9b      	subs	r3, r3, r2
    c6de:	000c      	movs	r4, r1
    c6e0:	4658      	mov	r0, fp
    c6e2:	4099      	lsls	r1, r3
    c6e4:	4098      	lsls	r0, r3
    c6e6:	1e4b      	subs	r3, r1, #1
    c6e8:	4199      	sbcs	r1, r3
    c6ea:	465b      	mov	r3, fp
    c6ec:	40d4      	lsrs	r4, r2
    c6ee:	40d3      	lsrs	r3, r2
    c6f0:	4320      	orrs	r0, r4
    c6f2:	4308      	orrs	r0, r1
    c6f4:	001a      	movs	r2, r3
    c6f6:	0743      	lsls	r3, r0, #29
    c6f8:	d009      	beq.n	c70e <__aeabi_ddiv+0x596>
    c6fa:	230f      	movs	r3, #15
    c6fc:	4003      	ands	r3, r0
    c6fe:	2b04      	cmp	r3, #4
    c700:	d005      	beq.n	c70e <__aeabi_ddiv+0x596>
    c702:	0001      	movs	r1, r0
    c704:	1d08      	adds	r0, r1, #4
    c706:	4288      	cmp	r0, r1
    c708:	419b      	sbcs	r3, r3
    c70a:	425b      	negs	r3, r3
    c70c:	18d2      	adds	r2, r2, r3
    c70e:	0213      	lsls	r3, r2, #8
    c710:	d53a      	bpl.n	c788 <__aeabi_ddiv+0x610>
    c712:	2301      	movs	r3, #1
    c714:	9a02      	ldr	r2, [sp, #8]
    c716:	2401      	movs	r4, #1
    c718:	401a      	ands	r2, r3
    c71a:	2300      	movs	r3, #0
    c71c:	4694      	mov	ip, r2
    c71e:	4698      	mov	r8, r3
    c720:	2200      	movs	r2, #0
    c722:	e5f7      	b.n	c314 <__aeabi_ddiv+0x19c>
    c724:	2102      	movs	r1, #2
    c726:	4249      	negs	r1, r1
    c728:	468c      	mov	ip, r1
    c72a:	9d03      	ldr	r5, [sp, #12]
    c72c:	44e3      	add	fp, ip
    c72e:	46ac      	mov	ip, r5
    c730:	44e2      	add	sl, ip
    c732:	45aa      	cmp	sl, r5
    c734:	41ad      	sbcs	r5, r5
    c736:	426d      	negs	r5, r5
    c738:	4445      	add	r5, r8
    c73a:	18ed      	adds	r5, r5, r3
    c73c:	1a2d      	subs	r5, r5, r0
    c73e:	e696      	b.n	c46e <__aeabi_ddiv+0x2f6>
    c740:	1e8a      	subs	r2, r1, #2
    c742:	9903      	ldr	r1, [sp, #12]
    c744:	004d      	lsls	r5, r1, #1
    c746:	428d      	cmp	r5, r1
    c748:	4189      	sbcs	r1, r1
    c74a:	4249      	negs	r1, r1
    c74c:	4441      	add	r1, r8
    c74e:	1876      	adds	r6, r6, r1
    c750:	9503      	str	r5, [sp, #12]
    c752:	e78f      	b.n	c674 <__aeabi_ddiv+0x4fc>
    c754:	201f      	movs	r0, #31
    c756:	4240      	negs	r0, r0
    c758:	1ac3      	subs	r3, r0, r3
    c75a:	4658      	mov	r0, fp
    c75c:	40d8      	lsrs	r0, r3
    c75e:	0003      	movs	r3, r0
    c760:	2a20      	cmp	r2, #32
    c762:	d028      	beq.n	c7b6 <__aeabi_ddiv+0x63e>
    c764:	2040      	movs	r0, #64	; 0x40
    c766:	465d      	mov	r5, fp
    c768:	1a82      	subs	r2, r0, r2
    c76a:	4095      	lsls	r5, r2
    c76c:	4329      	orrs	r1, r5
    c76e:	1e4a      	subs	r2, r1, #1
    c770:	4191      	sbcs	r1, r2
    c772:	4319      	orrs	r1, r3
    c774:	2307      	movs	r3, #7
    c776:	2200      	movs	r2, #0
    c778:	400b      	ands	r3, r1
    c77a:	d009      	beq.n	c790 <__aeabi_ddiv+0x618>
    c77c:	230f      	movs	r3, #15
    c77e:	2200      	movs	r2, #0
    c780:	400b      	ands	r3, r1
    c782:	0008      	movs	r0, r1
    c784:	2b04      	cmp	r3, #4
    c786:	d1bd      	bne.n	c704 <__aeabi_ddiv+0x58c>
    c788:	0001      	movs	r1, r0
    c78a:	0753      	lsls	r3, r2, #29
    c78c:	0252      	lsls	r2, r2, #9
    c78e:	0b12      	lsrs	r2, r2, #12
    c790:	08c9      	lsrs	r1, r1, #3
    c792:	4319      	orrs	r1, r3
    c794:	2301      	movs	r3, #1
    c796:	4688      	mov	r8, r1
    c798:	9902      	ldr	r1, [sp, #8]
    c79a:	2400      	movs	r4, #0
    c79c:	4019      	ands	r1, r3
    c79e:	468c      	mov	ip, r1
    c7a0:	e5b8      	b.n	c314 <__aeabi_ddiv+0x19c>
    c7a2:	4552      	cmp	r2, sl
    c7a4:	d8be      	bhi.n	c724 <__aeabi_ddiv+0x5ac>
    c7a6:	468b      	mov	fp, r1
    c7a8:	2500      	movs	r5, #0
    c7aa:	e660      	b.n	c46e <__aeabi_ddiv+0x2f6>
    c7ac:	9d03      	ldr	r5, [sp, #12]
    c7ae:	429d      	cmp	r5, r3
    c7b0:	d3c6      	bcc.n	c740 <__aeabi_ddiv+0x5c8>
    c7b2:	0011      	movs	r1, r2
    c7b4:	e762      	b.n	c67c <__aeabi_ddiv+0x504>
    c7b6:	2500      	movs	r5, #0
    c7b8:	e7d8      	b.n	c76c <__aeabi_ddiv+0x5f4>
    c7ba:	2280      	movs	r2, #128	; 0x80
    c7bc:	465b      	mov	r3, fp
    c7be:	0312      	lsls	r2, r2, #12
    c7c0:	431a      	orrs	r2, r3
    c7c2:	9b01      	ldr	r3, [sp, #4]
    c7c4:	0312      	lsls	r2, r2, #12
    c7c6:	0b12      	lsrs	r2, r2, #12
    c7c8:	469c      	mov	ip, r3
    c7ca:	4688      	mov	r8, r1
    c7cc:	4c03      	ldr	r4, [pc, #12]	; (c7dc <__aeabi_ddiv+0x664>)
    c7ce:	e5a1      	b.n	c314 <__aeabi_ddiv+0x19c>
    c7d0:	000003ff 	.word	0x000003ff
    c7d4:	feffffff 	.word	0xfeffffff
    c7d8:	000007fe 	.word	0x000007fe
    c7dc:	000007ff 	.word	0x000007ff

0000c7e0 <__eqdf2>:
    c7e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    c7e2:	464f      	mov	r7, r9
    c7e4:	4646      	mov	r6, r8
    c7e6:	46d6      	mov	lr, sl
    c7e8:	005c      	lsls	r4, r3, #1
    c7ea:	b5c0      	push	{r6, r7, lr}
    c7ec:	031f      	lsls	r7, r3, #12
    c7ee:	0fdb      	lsrs	r3, r3, #31
    c7f0:	469a      	mov	sl, r3
    c7f2:	4b17      	ldr	r3, [pc, #92]	; (c850 <__eqdf2+0x70>)
    c7f4:	030e      	lsls	r6, r1, #12
    c7f6:	004d      	lsls	r5, r1, #1
    c7f8:	4684      	mov	ip, r0
    c7fa:	4680      	mov	r8, r0
    c7fc:	0b36      	lsrs	r6, r6, #12
    c7fe:	0d6d      	lsrs	r5, r5, #21
    c800:	0fc9      	lsrs	r1, r1, #31
    c802:	4691      	mov	r9, r2
    c804:	0b3f      	lsrs	r7, r7, #12
    c806:	0d64      	lsrs	r4, r4, #21
    c808:	2001      	movs	r0, #1
    c80a:	429d      	cmp	r5, r3
    c80c:	d008      	beq.n	c820 <__eqdf2+0x40>
    c80e:	429c      	cmp	r4, r3
    c810:	d001      	beq.n	c816 <__eqdf2+0x36>
    c812:	42a5      	cmp	r5, r4
    c814:	d00b      	beq.n	c82e <__eqdf2+0x4e>
    c816:	bc1c      	pop	{r2, r3, r4}
    c818:	4690      	mov	r8, r2
    c81a:	4699      	mov	r9, r3
    c81c:	46a2      	mov	sl, r4
    c81e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c820:	4663      	mov	r3, ip
    c822:	4333      	orrs	r3, r6
    c824:	d1f7      	bne.n	c816 <__eqdf2+0x36>
    c826:	42ac      	cmp	r4, r5
    c828:	d1f5      	bne.n	c816 <__eqdf2+0x36>
    c82a:	433a      	orrs	r2, r7
    c82c:	d1f3      	bne.n	c816 <__eqdf2+0x36>
    c82e:	2001      	movs	r0, #1
    c830:	42be      	cmp	r6, r7
    c832:	d1f0      	bne.n	c816 <__eqdf2+0x36>
    c834:	45c8      	cmp	r8, r9
    c836:	d1ee      	bne.n	c816 <__eqdf2+0x36>
    c838:	4551      	cmp	r1, sl
    c83a:	d007      	beq.n	c84c <__eqdf2+0x6c>
    c83c:	2d00      	cmp	r5, #0
    c83e:	d1ea      	bne.n	c816 <__eqdf2+0x36>
    c840:	4663      	mov	r3, ip
    c842:	431e      	orrs	r6, r3
    c844:	0030      	movs	r0, r6
    c846:	1e46      	subs	r6, r0, #1
    c848:	41b0      	sbcs	r0, r6
    c84a:	e7e4      	b.n	c816 <__eqdf2+0x36>
    c84c:	2000      	movs	r0, #0
    c84e:	e7e2      	b.n	c816 <__eqdf2+0x36>
    c850:	000007ff 	.word	0x000007ff

0000c854 <__gedf2>:
    c854:	b5f0      	push	{r4, r5, r6, r7, lr}
    c856:	4645      	mov	r5, r8
    c858:	46de      	mov	lr, fp
    c85a:	4657      	mov	r7, sl
    c85c:	464e      	mov	r6, r9
    c85e:	b5e0      	push	{r5, r6, r7, lr}
    c860:	031f      	lsls	r7, r3, #12
    c862:	0b3d      	lsrs	r5, r7, #12
    c864:	4f2c      	ldr	r7, [pc, #176]	; (c918 <__gedf2+0xc4>)
    c866:	030e      	lsls	r6, r1, #12
    c868:	004c      	lsls	r4, r1, #1
    c86a:	46ab      	mov	fp, r5
    c86c:	005d      	lsls	r5, r3, #1
    c86e:	4684      	mov	ip, r0
    c870:	0b36      	lsrs	r6, r6, #12
    c872:	0d64      	lsrs	r4, r4, #21
    c874:	0fc9      	lsrs	r1, r1, #31
    c876:	4690      	mov	r8, r2
    c878:	0d6d      	lsrs	r5, r5, #21
    c87a:	0fdb      	lsrs	r3, r3, #31
    c87c:	42bc      	cmp	r4, r7
    c87e:	d02a      	beq.n	c8d6 <__gedf2+0x82>
    c880:	4f25      	ldr	r7, [pc, #148]	; (c918 <__gedf2+0xc4>)
    c882:	42bd      	cmp	r5, r7
    c884:	d02d      	beq.n	c8e2 <__gedf2+0x8e>
    c886:	2c00      	cmp	r4, #0
    c888:	d10f      	bne.n	c8aa <__gedf2+0x56>
    c88a:	4330      	orrs	r0, r6
    c88c:	0007      	movs	r7, r0
    c88e:	4681      	mov	r9, r0
    c890:	4278      	negs	r0, r7
    c892:	4178      	adcs	r0, r7
    c894:	b2c0      	uxtb	r0, r0
    c896:	2d00      	cmp	r5, #0
    c898:	d117      	bne.n	c8ca <__gedf2+0x76>
    c89a:	465f      	mov	r7, fp
    c89c:	433a      	orrs	r2, r7
    c89e:	d114      	bne.n	c8ca <__gedf2+0x76>
    c8a0:	464b      	mov	r3, r9
    c8a2:	2000      	movs	r0, #0
    c8a4:	2b00      	cmp	r3, #0
    c8a6:	d00a      	beq.n	c8be <__gedf2+0x6a>
    c8a8:	e006      	b.n	c8b8 <__gedf2+0x64>
    c8aa:	2d00      	cmp	r5, #0
    c8ac:	d102      	bne.n	c8b4 <__gedf2+0x60>
    c8ae:	4658      	mov	r0, fp
    c8b0:	4302      	orrs	r2, r0
    c8b2:	d001      	beq.n	c8b8 <__gedf2+0x64>
    c8b4:	4299      	cmp	r1, r3
    c8b6:	d018      	beq.n	c8ea <__gedf2+0x96>
    c8b8:	4248      	negs	r0, r1
    c8ba:	2101      	movs	r1, #1
    c8bc:	4308      	orrs	r0, r1
    c8be:	bc3c      	pop	{r2, r3, r4, r5}
    c8c0:	4690      	mov	r8, r2
    c8c2:	4699      	mov	r9, r3
    c8c4:	46a2      	mov	sl, r4
    c8c6:	46ab      	mov	fp, r5
    c8c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c8ca:	2800      	cmp	r0, #0
    c8cc:	d0f2      	beq.n	c8b4 <__gedf2+0x60>
    c8ce:	2001      	movs	r0, #1
    c8d0:	3b01      	subs	r3, #1
    c8d2:	4318      	orrs	r0, r3
    c8d4:	e7f3      	b.n	c8be <__gedf2+0x6a>
    c8d6:	0037      	movs	r7, r6
    c8d8:	4307      	orrs	r7, r0
    c8da:	d0d1      	beq.n	c880 <__gedf2+0x2c>
    c8dc:	2002      	movs	r0, #2
    c8de:	4240      	negs	r0, r0
    c8e0:	e7ed      	b.n	c8be <__gedf2+0x6a>
    c8e2:	465f      	mov	r7, fp
    c8e4:	4317      	orrs	r7, r2
    c8e6:	d0ce      	beq.n	c886 <__gedf2+0x32>
    c8e8:	e7f8      	b.n	c8dc <__gedf2+0x88>
    c8ea:	42ac      	cmp	r4, r5
    c8ec:	dce4      	bgt.n	c8b8 <__gedf2+0x64>
    c8ee:	da03      	bge.n	c8f8 <__gedf2+0xa4>
    c8f0:	1e48      	subs	r0, r1, #1
    c8f2:	2101      	movs	r1, #1
    c8f4:	4308      	orrs	r0, r1
    c8f6:	e7e2      	b.n	c8be <__gedf2+0x6a>
    c8f8:	455e      	cmp	r6, fp
    c8fa:	d8dd      	bhi.n	c8b8 <__gedf2+0x64>
    c8fc:	d006      	beq.n	c90c <__gedf2+0xb8>
    c8fe:	2000      	movs	r0, #0
    c900:	455e      	cmp	r6, fp
    c902:	d2dc      	bcs.n	c8be <__gedf2+0x6a>
    c904:	2301      	movs	r3, #1
    c906:	1e48      	subs	r0, r1, #1
    c908:	4318      	orrs	r0, r3
    c90a:	e7d8      	b.n	c8be <__gedf2+0x6a>
    c90c:	45c4      	cmp	ip, r8
    c90e:	d8d3      	bhi.n	c8b8 <__gedf2+0x64>
    c910:	2000      	movs	r0, #0
    c912:	45c4      	cmp	ip, r8
    c914:	d3f6      	bcc.n	c904 <__gedf2+0xb0>
    c916:	e7d2      	b.n	c8be <__gedf2+0x6a>
    c918:	000007ff 	.word	0x000007ff

0000c91c <__ledf2>:
    c91c:	b5f0      	push	{r4, r5, r6, r7, lr}
    c91e:	464e      	mov	r6, r9
    c920:	4645      	mov	r5, r8
    c922:	46de      	mov	lr, fp
    c924:	4657      	mov	r7, sl
    c926:	005c      	lsls	r4, r3, #1
    c928:	b5e0      	push	{r5, r6, r7, lr}
    c92a:	031f      	lsls	r7, r3, #12
    c92c:	0fdb      	lsrs	r3, r3, #31
    c92e:	4699      	mov	r9, r3
    c930:	4b2a      	ldr	r3, [pc, #168]	; (c9dc <__ledf2+0xc0>)
    c932:	030e      	lsls	r6, r1, #12
    c934:	004d      	lsls	r5, r1, #1
    c936:	0fc9      	lsrs	r1, r1, #31
    c938:	4684      	mov	ip, r0
    c93a:	0b36      	lsrs	r6, r6, #12
    c93c:	0d6d      	lsrs	r5, r5, #21
    c93e:	468b      	mov	fp, r1
    c940:	4690      	mov	r8, r2
    c942:	0b3f      	lsrs	r7, r7, #12
    c944:	0d64      	lsrs	r4, r4, #21
    c946:	429d      	cmp	r5, r3
    c948:	d020      	beq.n	c98c <__ledf2+0x70>
    c94a:	4b24      	ldr	r3, [pc, #144]	; (c9dc <__ledf2+0xc0>)
    c94c:	429c      	cmp	r4, r3
    c94e:	d022      	beq.n	c996 <__ledf2+0x7a>
    c950:	2d00      	cmp	r5, #0
    c952:	d112      	bne.n	c97a <__ledf2+0x5e>
    c954:	4330      	orrs	r0, r6
    c956:	4243      	negs	r3, r0
    c958:	4143      	adcs	r3, r0
    c95a:	b2db      	uxtb	r3, r3
    c95c:	2c00      	cmp	r4, #0
    c95e:	d01f      	beq.n	c9a0 <__ledf2+0x84>
    c960:	2b00      	cmp	r3, #0
    c962:	d00c      	beq.n	c97e <__ledf2+0x62>
    c964:	464b      	mov	r3, r9
    c966:	2001      	movs	r0, #1
    c968:	3b01      	subs	r3, #1
    c96a:	4303      	orrs	r3, r0
    c96c:	0018      	movs	r0, r3
    c96e:	bc3c      	pop	{r2, r3, r4, r5}
    c970:	4690      	mov	r8, r2
    c972:	4699      	mov	r9, r3
    c974:	46a2      	mov	sl, r4
    c976:	46ab      	mov	fp, r5
    c978:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c97a:	2c00      	cmp	r4, #0
    c97c:	d016      	beq.n	c9ac <__ledf2+0x90>
    c97e:	45cb      	cmp	fp, r9
    c980:	d017      	beq.n	c9b2 <__ledf2+0x96>
    c982:	465b      	mov	r3, fp
    c984:	4259      	negs	r1, r3
    c986:	2301      	movs	r3, #1
    c988:	430b      	orrs	r3, r1
    c98a:	e7ef      	b.n	c96c <__ledf2+0x50>
    c98c:	0031      	movs	r1, r6
    c98e:	2302      	movs	r3, #2
    c990:	4301      	orrs	r1, r0
    c992:	d1eb      	bne.n	c96c <__ledf2+0x50>
    c994:	e7d9      	b.n	c94a <__ledf2+0x2e>
    c996:	0039      	movs	r1, r7
    c998:	2302      	movs	r3, #2
    c99a:	4311      	orrs	r1, r2
    c99c:	d1e6      	bne.n	c96c <__ledf2+0x50>
    c99e:	e7d7      	b.n	c950 <__ledf2+0x34>
    c9a0:	433a      	orrs	r2, r7
    c9a2:	d1dd      	bne.n	c960 <__ledf2+0x44>
    c9a4:	2300      	movs	r3, #0
    c9a6:	2800      	cmp	r0, #0
    c9a8:	d0e0      	beq.n	c96c <__ledf2+0x50>
    c9aa:	e7ea      	b.n	c982 <__ledf2+0x66>
    c9ac:	433a      	orrs	r2, r7
    c9ae:	d1e6      	bne.n	c97e <__ledf2+0x62>
    c9b0:	e7e7      	b.n	c982 <__ledf2+0x66>
    c9b2:	42a5      	cmp	r5, r4
    c9b4:	dce5      	bgt.n	c982 <__ledf2+0x66>
    c9b6:	db05      	blt.n	c9c4 <__ledf2+0xa8>
    c9b8:	42be      	cmp	r6, r7
    c9ba:	d8e2      	bhi.n	c982 <__ledf2+0x66>
    c9bc:	d007      	beq.n	c9ce <__ledf2+0xb2>
    c9be:	2300      	movs	r3, #0
    c9c0:	42be      	cmp	r6, r7
    c9c2:	d2d3      	bcs.n	c96c <__ledf2+0x50>
    c9c4:	4659      	mov	r1, fp
    c9c6:	2301      	movs	r3, #1
    c9c8:	3901      	subs	r1, #1
    c9ca:	430b      	orrs	r3, r1
    c9cc:	e7ce      	b.n	c96c <__ledf2+0x50>
    c9ce:	45c4      	cmp	ip, r8
    c9d0:	d8d7      	bhi.n	c982 <__ledf2+0x66>
    c9d2:	2300      	movs	r3, #0
    c9d4:	45c4      	cmp	ip, r8
    c9d6:	d3f5      	bcc.n	c9c4 <__ledf2+0xa8>
    c9d8:	e7c8      	b.n	c96c <__ledf2+0x50>
    c9da:	46c0      	nop			; (mov r8, r8)
    c9dc:	000007ff 	.word	0x000007ff

0000c9e0 <__aeabi_dmul>:
    c9e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    c9e2:	4657      	mov	r7, sl
    c9e4:	4645      	mov	r5, r8
    c9e6:	46de      	mov	lr, fp
    c9e8:	464e      	mov	r6, r9
    c9ea:	b5e0      	push	{r5, r6, r7, lr}
    c9ec:	030c      	lsls	r4, r1, #12
    c9ee:	4698      	mov	r8, r3
    c9f0:	004e      	lsls	r6, r1, #1
    c9f2:	0b23      	lsrs	r3, r4, #12
    c9f4:	b087      	sub	sp, #28
    c9f6:	0007      	movs	r7, r0
    c9f8:	4692      	mov	sl, r2
    c9fa:	469b      	mov	fp, r3
    c9fc:	0d76      	lsrs	r6, r6, #21
    c9fe:	0fcd      	lsrs	r5, r1, #31
    ca00:	2e00      	cmp	r6, #0
    ca02:	d06b      	beq.n	cadc <__aeabi_dmul+0xfc>
    ca04:	4b6d      	ldr	r3, [pc, #436]	; (cbbc <__aeabi_dmul+0x1dc>)
    ca06:	429e      	cmp	r6, r3
    ca08:	d035      	beq.n	ca76 <__aeabi_dmul+0x96>
    ca0a:	2480      	movs	r4, #128	; 0x80
    ca0c:	465b      	mov	r3, fp
    ca0e:	0f42      	lsrs	r2, r0, #29
    ca10:	0424      	lsls	r4, r4, #16
    ca12:	00db      	lsls	r3, r3, #3
    ca14:	4314      	orrs	r4, r2
    ca16:	431c      	orrs	r4, r3
    ca18:	00c3      	lsls	r3, r0, #3
    ca1a:	4699      	mov	r9, r3
    ca1c:	4b68      	ldr	r3, [pc, #416]	; (cbc0 <__aeabi_dmul+0x1e0>)
    ca1e:	46a3      	mov	fp, r4
    ca20:	469c      	mov	ip, r3
    ca22:	2300      	movs	r3, #0
    ca24:	2700      	movs	r7, #0
    ca26:	4466      	add	r6, ip
    ca28:	9302      	str	r3, [sp, #8]
    ca2a:	4643      	mov	r3, r8
    ca2c:	031c      	lsls	r4, r3, #12
    ca2e:	005a      	lsls	r2, r3, #1
    ca30:	0fdb      	lsrs	r3, r3, #31
    ca32:	4650      	mov	r0, sl
    ca34:	0b24      	lsrs	r4, r4, #12
    ca36:	0d52      	lsrs	r2, r2, #21
    ca38:	4698      	mov	r8, r3
    ca3a:	d100      	bne.n	ca3e <__aeabi_dmul+0x5e>
    ca3c:	e076      	b.n	cb2c <__aeabi_dmul+0x14c>
    ca3e:	4b5f      	ldr	r3, [pc, #380]	; (cbbc <__aeabi_dmul+0x1dc>)
    ca40:	429a      	cmp	r2, r3
    ca42:	d06d      	beq.n	cb20 <__aeabi_dmul+0x140>
    ca44:	2380      	movs	r3, #128	; 0x80
    ca46:	0f41      	lsrs	r1, r0, #29
    ca48:	041b      	lsls	r3, r3, #16
    ca4a:	430b      	orrs	r3, r1
    ca4c:	495c      	ldr	r1, [pc, #368]	; (cbc0 <__aeabi_dmul+0x1e0>)
    ca4e:	00e4      	lsls	r4, r4, #3
    ca50:	468c      	mov	ip, r1
    ca52:	431c      	orrs	r4, r3
    ca54:	00c3      	lsls	r3, r0, #3
    ca56:	2000      	movs	r0, #0
    ca58:	4462      	add	r2, ip
    ca5a:	4641      	mov	r1, r8
    ca5c:	18b6      	adds	r6, r6, r2
    ca5e:	4069      	eors	r1, r5
    ca60:	1c72      	adds	r2, r6, #1
    ca62:	9101      	str	r1, [sp, #4]
    ca64:	4694      	mov	ip, r2
    ca66:	4307      	orrs	r7, r0
    ca68:	2f0f      	cmp	r7, #15
    ca6a:	d900      	bls.n	ca6e <__aeabi_dmul+0x8e>
    ca6c:	e0b0      	b.n	cbd0 <__aeabi_dmul+0x1f0>
    ca6e:	4a55      	ldr	r2, [pc, #340]	; (cbc4 <__aeabi_dmul+0x1e4>)
    ca70:	00bf      	lsls	r7, r7, #2
    ca72:	59d2      	ldr	r2, [r2, r7]
    ca74:	4697      	mov	pc, r2
    ca76:	465b      	mov	r3, fp
    ca78:	4303      	orrs	r3, r0
    ca7a:	4699      	mov	r9, r3
    ca7c:	d000      	beq.n	ca80 <__aeabi_dmul+0xa0>
    ca7e:	e087      	b.n	cb90 <__aeabi_dmul+0x1b0>
    ca80:	2300      	movs	r3, #0
    ca82:	469b      	mov	fp, r3
    ca84:	3302      	adds	r3, #2
    ca86:	2708      	movs	r7, #8
    ca88:	9302      	str	r3, [sp, #8]
    ca8a:	e7ce      	b.n	ca2a <__aeabi_dmul+0x4a>
    ca8c:	4642      	mov	r2, r8
    ca8e:	9201      	str	r2, [sp, #4]
    ca90:	2802      	cmp	r0, #2
    ca92:	d067      	beq.n	cb64 <__aeabi_dmul+0x184>
    ca94:	2803      	cmp	r0, #3
    ca96:	d100      	bne.n	ca9a <__aeabi_dmul+0xba>
    ca98:	e20e      	b.n	ceb8 <__aeabi_dmul+0x4d8>
    ca9a:	2801      	cmp	r0, #1
    ca9c:	d000      	beq.n	caa0 <__aeabi_dmul+0xc0>
    ca9e:	e162      	b.n	cd66 <__aeabi_dmul+0x386>
    caa0:	2300      	movs	r3, #0
    caa2:	2400      	movs	r4, #0
    caa4:	2200      	movs	r2, #0
    caa6:	4699      	mov	r9, r3
    caa8:	9901      	ldr	r1, [sp, #4]
    caaa:	4001      	ands	r1, r0
    caac:	b2cd      	uxtb	r5, r1
    caae:	2100      	movs	r1, #0
    cab0:	0312      	lsls	r2, r2, #12
    cab2:	0d0b      	lsrs	r3, r1, #20
    cab4:	0b12      	lsrs	r2, r2, #12
    cab6:	051b      	lsls	r3, r3, #20
    cab8:	4313      	orrs	r3, r2
    caba:	4a43      	ldr	r2, [pc, #268]	; (cbc8 <__aeabi_dmul+0x1e8>)
    cabc:	0524      	lsls	r4, r4, #20
    cabe:	4013      	ands	r3, r2
    cac0:	431c      	orrs	r4, r3
    cac2:	0064      	lsls	r4, r4, #1
    cac4:	07ed      	lsls	r5, r5, #31
    cac6:	0864      	lsrs	r4, r4, #1
    cac8:	432c      	orrs	r4, r5
    caca:	4648      	mov	r0, r9
    cacc:	0021      	movs	r1, r4
    cace:	b007      	add	sp, #28
    cad0:	bc3c      	pop	{r2, r3, r4, r5}
    cad2:	4690      	mov	r8, r2
    cad4:	4699      	mov	r9, r3
    cad6:	46a2      	mov	sl, r4
    cad8:	46ab      	mov	fp, r5
    cada:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cadc:	4303      	orrs	r3, r0
    cade:	4699      	mov	r9, r3
    cae0:	d04f      	beq.n	cb82 <__aeabi_dmul+0x1a2>
    cae2:	465b      	mov	r3, fp
    cae4:	2b00      	cmp	r3, #0
    cae6:	d100      	bne.n	caea <__aeabi_dmul+0x10a>
    cae8:	e189      	b.n	cdfe <__aeabi_dmul+0x41e>
    caea:	4658      	mov	r0, fp
    caec:	f000 fe98 	bl	d820 <__clzsi2>
    caf0:	0003      	movs	r3, r0
    caf2:	3b0b      	subs	r3, #11
    caf4:	2b1c      	cmp	r3, #28
    caf6:	dd00      	ble.n	cafa <__aeabi_dmul+0x11a>
    caf8:	e17a      	b.n	cdf0 <__aeabi_dmul+0x410>
    cafa:	221d      	movs	r2, #29
    cafc:	1ad3      	subs	r3, r2, r3
    cafe:	003a      	movs	r2, r7
    cb00:	0001      	movs	r1, r0
    cb02:	465c      	mov	r4, fp
    cb04:	40da      	lsrs	r2, r3
    cb06:	3908      	subs	r1, #8
    cb08:	408c      	lsls	r4, r1
    cb0a:	0013      	movs	r3, r2
    cb0c:	408f      	lsls	r7, r1
    cb0e:	4323      	orrs	r3, r4
    cb10:	469b      	mov	fp, r3
    cb12:	46b9      	mov	r9, r7
    cb14:	2300      	movs	r3, #0
    cb16:	4e2d      	ldr	r6, [pc, #180]	; (cbcc <__aeabi_dmul+0x1ec>)
    cb18:	2700      	movs	r7, #0
    cb1a:	1a36      	subs	r6, r6, r0
    cb1c:	9302      	str	r3, [sp, #8]
    cb1e:	e784      	b.n	ca2a <__aeabi_dmul+0x4a>
    cb20:	4653      	mov	r3, sl
    cb22:	4323      	orrs	r3, r4
    cb24:	d12a      	bne.n	cb7c <__aeabi_dmul+0x19c>
    cb26:	2400      	movs	r4, #0
    cb28:	2002      	movs	r0, #2
    cb2a:	e796      	b.n	ca5a <__aeabi_dmul+0x7a>
    cb2c:	4653      	mov	r3, sl
    cb2e:	4323      	orrs	r3, r4
    cb30:	d020      	beq.n	cb74 <__aeabi_dmul+0x194>
    cb32:	2c00      	cmp	r4, #0
    cb34:	d100      	bne.n	cb38 <__aeabi_dmul+0x158>
    cb36:	e157      	b.n	cde8 <__aeabi_dmul+0x408>
    cb38:	0020      	movs	r0, r4
    cb3a:	f000 fe71 	bl	d820 <__clzsi2>
    cb3e:	0003      	movs	r3, r0
    cb40:	3b0b      	subs	r3, #11
    cb42:	2b1c      	cmp	r3, #28
    cb44:	dd00      	ble.n	cb48 <__aeabi_dmul+0x168>
    cb46:	e149      	b.n	cddc <__aeabi_dmul+0x3fc>
    cb48:	211d      	movs	r1, #29
    cb4a:	1acb      	subs	r3, r1, r3
    cb4c:	4651      	mov	r1, sl
    cb4e:	0002      	movs	r2, r0
    cb50:	40d9      	lsrs	r1, r3
    cb52:	4653      	mov	r3, sl
    cb54:	3a08      	subs	r2, #8
    cb56:	4094      	lsls	r4, r2
    cb58:	4093      	lsls	r3, r2
    cb5a:	430c      	orrs	r4, r1
    cb5c:	4a1b      	ldr	r2, [pc, #108]	; (cbcc <__aeabi_dmul+0x1ec>)
    cb5e:	1a12      	subs	r2, r2, r0
    cb60:	2000      	movs	r0, #0
    cb62:	e77a      	b.n	ca5a <__aeabi_dmul+0x7a>
    cb64:	2501      	movs	r5, #1
    cb66:	9b01      	ldr	r3, [sp, #4]
    cb68:	4c14      	ldr	r4, [pc, #80]	; (cbbc <__aeabi_dmul+0x1dc>)
    cb6a:	401d      	ands	r5, r3
    cb6c:	2300      	movs	r3, #0
    cb6e:	2200      	movs	r2, #0
    cb70:	4699      	mov	r9, r3
    cb72:	e79c      	b.n	caae <__aeabi_dmul+0xce>
    cb74:	2400      	movs	r4, #0
    cb76:	2200      	movs	r2, #0
    cb78:	2001      	movs	r0, #1
    cb7a:	e76e      	b.n	ca5a <__aeabi_dmul+0x7a>
    cb7c:	4653      	mov	r3, sl
    cb7e:	2003      	movs	r0, #3
    cb80:	e76b      	b.n	ca5a <__aeabi_dmul+0x7a>
    cb82:	2300      	movs	r3, #0
    cb84:	469b      	mov	fp, r3
    cb86:	3301      	adds	r3, #1
    cb88:	2704      	movs	r7, #4
    cb8a:	2600      	movs	r6, #0
    cb8c:	9302      	str	r3, [sp, #8]
    cb8e:	e74c      	b.n	ca2a <__aeabi_dmul+0x4a>
    cb90:	2303      	movs	r3, #3
    cb92:	4681      	mov	r9, r0
    cb94:	270c      	movs	r7, #12
    cb96:	9302      	str	r3, [sp, #8]
    cb98:	e747      	b.n	ca2a <__aeabi_dmul+0x4a>
    cb9a:	2280      	movs	r2, #128	; 0x80
    cb9c:	2300      	movs	r3, #0
    cb9e:	2500      	movs	r5, #0
    cba0:	0312      	lsls	r2, r2, #12
    cba2:	4699      	mov	r9, r3
    cba4:	4c05      	ldr	r4, [pc, #20]	; (cbbc <__aeabi_dmul+0x1dc>)
    cba6:	e782      	b.n	caae <__aeabi_dmul+0xce>
    cba8:	465c      	mov	r4, fp
    cbaa:	464b      	mov	r3, r9
    cbac:	9802      	ldr	r0, [sp, #8]
    cbae:	e76f      	b.n	ca90 <__aeabi_dmul+0xb0>
    cbb0:	465c      	mov	r4, fp
    cbb2:	464b      	mov	r3, r9
    cbb4:	9501      	str	r5, [sp, #4]
    cbb6:	9802      	ldr	r0, [sp, #8]
    cbb8:	e76a      	b.n	ca90 <__aeabi_dmul+0xb0>
    cbba:	46c0      	nop			; (mov r8, r8)
    cbbc:	000007ff 	.word	0x000007ff
    cbc0:	fffffc01 	.word	0xfffffc01
    cbc4:	0000e600 	.word	0x0000e600
    cbc8:	800fffff 	.word	0x800fffff
    cbcc:	fffffc0d 	.word	0xfffffc0d
    cbd0:	464a      	mov	r2, r9
    cbd2:	4649      	mov	r1, r9
    cbd4:	0c17      	lsrs	r7, r2, #16
    cbd6:	0c1a      	lsrs	r2, r3, #16
    cbd8:	041b      	lsls	r3, r3, #16
    cbda:	0c1b      	lsrs	r3, r3, #16
    cbdc:	0408      	lsls	r0, r1, #16
    cbde:	0019      	movs	r1, r3
    cbe0:	0c00      	lsrs	r0, r0, #16
    cbe2:	4341      	muls	r1, r0
    cbe4:	0015      	movs	r5, r2
    cbe6:	4688      	mov	r8, r1
    cbe8:	0019      	movs	r1, r3
    cbea:	437d      	muls	r5, r7
    cbec:	4379      	muls	r1, r7
    cbee:	9503      	str	r5, [sp, #12]
    cbf0:	4689      	mov	r9, r1
    cbf2:	0029      	movs	r1, r5
    cbf4:	0015      	movs	r5, r2
    cbf6:	4345      	muls	r5, r0
    cbf8:	444d      	add	r5, r9
    cbfa:	9502      	str	r5, [sp, #8]
    cbfc:	4645      	mov	r5, r8
    cbfe:	0c2d      	lsrs	r5, r5, #16
    cc00:	46aa      	mov	sl, r5
    cc02:	9d02      	ldr	r5, [sp, #8]
    cc04:	4455      	add	r5, sl
    cc06:	45a9      	cmp	r9, r5
    cc08:	d906      	bls.n	cc18 <__aeabi_dmul+0x238>
    cc0a:	468a      	mov	sl, r1
    cc0c:	2180      	movs	r1, #128	; 0x80
    cc0e:	0249      	lsls	r1, r1, #9
    cc10:	4689      	mov	r9, r1
    cc12:	44ca      	add	sl, r9
    cc14:	4651      	mov	r1, sl
    cc16:	9103      	str	r1, [sp, #12]
    cc18:	0c29      	lsrs	r1, r5, #16
    cc1a:	9104      	str	r1, [sp, #16]
    cc1c:	4641      	mov	r1, r8
    cc1e:	0409      	lsls	r1, r1, #16
    cc20:	042d      	lsls	r5, r5, #16
    cc22:	0c09      	lsrs	r1, r1, #16
    cc24:	4688      	mov	r8, r1
    cc26:	0029      	movs	r1, r5
    cc28:	0c25      	lsrs	r5, r4, #16
    cc2a:	0424      	lsls	r4, r4, #16
    cc2c:	4441      	add	r1, r8
    cc2e:	0c24      	lsrs	r4, r4, #16
    cc30:	9105      	str	r1, [sp, #20]
    cc32:	0021      	movs	r1, r4
    cc34:	4341      	muls	r1, r0
    cc36:	4688      	mov	r8, r1
    cc38:	0021      	movs	r1, r4
    cc3a:	4379      	muls	r1, r7
    cc3c:	468a      	mov	sl, r1
    cc3e:	4368      	muls	r0, r5
    cc40:	4641      	mov	r1, r8
    cc42:	4450      	add	r0, sl
    cc44:	4681      	mov	r9, r0
    cc46:	0c08      	lsrs	r0, r1, #16
    cc48:	4448      	add	r0, r9
    cc4a:	436f      	muls	r7, r5
    cc4c:	4582      	cmp	sl, r0
    cc4e:	d903      	bls.n	cc58 <__aeabi_dmul+0x278>
    cc50:	2180      	movs	r1, #128	; 0x80
    cc52:	0249      	lsls	r1, r1, #9
    cc54:	4689      	mov	r9, r1
    cc56:	444f      	add	r7, r9
    cc58:	0c01      	lsrs	r1, r0, #16
    cc5a:	4689      	mov	r9, r1
    cc5c:	0039      	movs	r1, r7
    cc5e:	4449      	add	r1, r9
    cc60:	9102      	str	r1, [sp, #8]
    cc62:	4641      	mov	r1, r8
    cc64:	040f      	lsls	r7, r1, #16
    cc66:	9904      	ldr	r1, [sp, #16]
    cc68:	0c3f      	lsrs	r7, r7, #16
    cc6a:	4688      	mov	r8, r1
    cc6c:	0400      	lsls	r0, r0, #16
    cc6e:	19c0      	adds	r0, r0, r7
    cc70:	4480      	add	r8, r0
    cc72:	4641      	mov	r1, r8
    cc74:	9104      	str	r1, [sp, #16]
    cc76:	4659      	mov	r1, fp
    cc78:	0c0f      	lsrs	r7, r1, #16
    cc7a:	0409      	lsls	r1, r1, #16
    cc7c:	0c09      	lsrs	r1, r1, #16
    cc7e:	4688      	mov	r8, r1
    cc80:	4359      	muls	r1, r3
    cc82:	468a      	mov	sl, r1
    cc84:	0039      	movs	r1, r7
    cc86:	4351      	muls	r1, r2
    cc88:	4689      	mov	r9, r1
    cc8a:	4641      	mov	r1, r8
    cc8c:	434a      	muls	r2, r1
    cc8e:	4651      	mov	r1, sl
    cc90:	0c09      	lsrs	r1, r1, #16
    cc92:	468b      	mov	fp, r1
    cc94:	437b      	muls	r3, r7
    cc96:	18d2      	adds	r2, r2, r3
    cc98:	445a      	add	r2, fp
    cc9a:	4293      	cmp	r3, r2
    cc9c:	d903      	bls.n	cca6 <__aeabi_dmul+0x2c6>
    cc9e:	2380      	movs	r3, #128	; 0x80
    cca0:	025b      	lsls	r3, r3, #9
    cca2:	469b      	mov	fp, r3
    cca4:	44d9      	add	r9, fp
    cca6:	4651      	mov	r1, sl
    cca8:	0409      	lsls	r1, r1, #16
    ccaa:	0c09      	lsrs	r1, r1, #16
    ccac:	468a      	mov	sl, r1
    ccae:	4641      	mov	r1, r8
    ccb0:	4361      	muls	r1, r4
    ccb2:	437c      	muls	r4, r7
    ccb4:	0c13      	lsrs	r3, r2, #16
    ccb6:	0412      	lsls	r2, r2, #16
    ccb8:	444b      	add	r3, r9
    ccba:	4452      	add	r2, sl
    ccbc:	46a1      	mov	r9, r4
    ccbe:	468a      	mov	sl, r1
    ccc0:	003c      	movs	r4, r7
    ccc2:	4641      	mov	r1, r8
    ccc4:	436c      	muls	r4, r5
    ccc6:	434d      	muls	r5, r1
    ccc8:	4651      	mov	r1, sl
    ccca:	444d      	add	r5, r9
    cccc:	0c0f      	lsrs	r7, r1, #16
    ccce:	197d      	adds	r5, r7, r5
    ccd0:	45a9      	cmp	r9, r5
    ccd2:	d903      	bls.n	ccdc <__aeabi_dmul+0x2fc>
    ccd4:	2180      	movs	r1, #128	; 0x80
    ccd6:	0249      	lsls	r1, r1, #9
    ccd8:	4688      	mov	r8, r1
    ccda:	4444      	add	r4, r8
    ccdc:	9f04      	ldr	r7, [sp, #16]
    ccde:	9903      	ldr	r1, [sp, #12]
    cce0:	46b8      	mov	r8, r7
    cce2:	4441      	add	r1, r8
    cce4:	468b      	mov	fp, r1
    cce6:	4583      	cmp	fp, r0
    cce8:	4180      	sbcs	r0, r0
    ccea:	4241      	negs	r1, r0
    ccec:	4688      	mov	r8, r1
    ccee:	4651      	mov	r1, sl
    ccf0:	0408      	lsls	r0, r1, #16
    ccf2:	042f      	lsls	r7, r5, #16
    ccf4:	0c00      	lsrs	r0, r0, #16
    ccf6:	183f      	adds	r7, r7, r0
    ccf8:	4658      	mov	r0, fp
    ccfa:	9902      	ldr	r1, [sp, #8]
    ccfc:	1810      	adds	r0, r2, r0
    ccfe:	4689      	mov	r9, r1
    cd00:	4290      	cmp	r0, r2
    cd02:	4192      	sbcs	r2, r2
    cd04:	444f      	add	r7, r9
    cd06:	46ba      	mov	sl, r7
    cd08:	4252      	negs	r2, r2
    cd0a:	4699      	mov	r9, r3
    cd0c:	4693      	mov	fp, r2
    cd0e:	44c2      	add	sl, r8
    cd10:	44d1      	add	r9, sl
    cd12:	44cb      	add	fp, r9
    cd14:	428f      	cmp	r7, r1
    cd16:	41bf      	sbcs	r7, r7
    cd18:	45c2      	cmp	sl, r8
    cd1a:	4189      	sbcs	r1, r1
    cd1c:	4599      	cmp	r9, r3
    cd1e:	419b      	sbcs	r3, r3
    cd20:	4593      	cmp	fp, r2
    cd22:	4192      	sbcs	r2, r2
    cd24:	427f      	negs	r7, r7
    cd26:	4249      	negs	r1, r1
    cd28:	0c2d      	lsrs	r5, r5, #16
    cd2a:	4252      	negs	r2, r2
    cd2c:	430f      	orrs	r7, r1
    cd2e:	425b      	negs	r3, r3
    cd30:	4313      	orrs	r3, r2
    cd32:	197f      	adds	r7, r7, r5
    cd34:	18ff      	adds	r7, r7, r3
    cd36:	465b      	mov	r3, fp
    cd38:	193c      	adds	r4, r7, r4
    cd3a:	0ddb      	lsrs	r3, r3, #23
    cd3c:	9a05      	ldr	r2, [sp, #20]
    cd3e:	0264      	lsls	r4, r4, #9
    cd40:	431c      	orrs	r4, r3
    cd42:	0243      	lsls	r3, r0, #9
    cd44:	4313      	orrs	r3, r2
    cd46:	1e5d      	subs	r5, r3, #1
    cd48:	41ab      	sbcs	r3, r5
    cd4a:	465a      	mov	r2, fp
    cd4c:	0dc0      	lsrs	r0, r0, #23
    cd4e:	4303      	orrs	r3, r0
    cd50:	0252      	lsls	r2, r2, #9
    cd52:	4313      	orrs	r3, r2
    cd54:	01e2      	lsls	r2, r4, #7
    cd56:	d556      	bpl.n	ce06 <__aeabi_dmul+0x426>
    cd58:	2001      	movs	r0, #1
    cd5a:	085a      	lsrs	r2, r3, #1
    cd5c:	4003      	ands	r3, r0
    cd5e:	4313      	orrs	r3, r2
    cd60:	07e2      	lsls	r2, r4, #31
    cd62:	4313      	orrs	r3, r2
    cd64:	0864      	lsrs	r4, r4, #1
    cd66:	485a      	ldr	r0, [pc, #360]	; (ced0 <__aeabi_dmul+0x4f0>)
    cd68:	4460      	add	r0, ip
    cd6a:	2800      	cmp	r0, #0
    cd6c:	dd4d      	ble.n	ce0a <__aeabi_dmul+0x42a>
    cd6e:	075a      	lsls	r2, r3, #29
    cd70:	d009      	beq.n	cd86 <__aeabi_dmul+0x3a6>
    cd72:	220f      	movs	r2, #15
    cd74:	401a      	ands	r2, r3
    cd76:	2a04      	cmp	r2, #4
    cd78:	d005      	beq.n	cd86 <__aeabi_dmul+0x3a6>
    cd7a:	1d1a      	adds	r2, r3, #4
    cd7c:	429a      	cmp	r2, r3
    cd7e:	419b      	sbcs	r3, r3
    cd80:	425b      	negs	r3, r3
    cd82:	18e4      	adds	r4, r4, r3
    cd84:	0013      	movs	r3, r2
    cd86:	01e2      	lsls	r2, r4, #7
    cd88:	d504      	bpl.n	cd94 <__aeabi_dmul+0x3b4>
    cd8a:	2080      	movs	r0, #128	; 0x80
    cd8c:	4a51      	ldr	r2, [pc, #324]	; (ced4 <__aeabi_dmul+0x4f4>)
    cd8e:	00c0      	lsls	r0, r0, #3
    cd90:	4014      	ands	r4, r2
    cd92:	4460      	add	r0, ip
    cd94:	4a50      	ldr	r2, [pc, #320]	; (ced8 <__aeabi_dmul+0x4f8>)
    cd96:	4290      	cmp	r0, r2
    cd98:	dd00      	ble.n	cd9c <__aeabi_dmul+0x3bc>
    cd9a:	e6e3      	b.n	cb64 <__aeabi_dmul+0x184>
    cd9c:	2501      	movs	r5, #1
    cd9e:	08db      	lsrs	r3, r3, #3
    cda0:	0762      	lsls	r2, r4, #29
    cda2:	431a      	orrs	r2, r3
    cda4:	0264      	lsls	r4, r4, #9
    cda6:	9b01      	ldr	r3, [sp, #4]
    cda8:	4691      	mov	r9, r2
    cdaa:	0b22      	lsrs	r2, r4, #12
    cdac:	0544      	lsls	r4, r0, #21
    cdae:	0d64      	lsrs	r4, r4, #21
    cdb0:	401d      	ands	r5, r3
    cdb2:	e67c      	b.n	caae <__aeabi_dmul+0xce>
    cdb4:	2280      	movs	r2, #128	; 0x80
    cdb6:	4659      	mov	r1, fp
    cdb8:	0312      	lsls	r2, r2, #12
    cdba:	4211      	tst	r1, r2
    cdbc:	d008      	beq.n	cdd0 <__aeabi_dmul+0x3f0>
    cdbe:	4214      	tst	r4, r2
    cdc0:	d106      	bne.n	cdd0 <__aeabi_dmul+0x3f0>
    cdc2:	4322      	orrs	r2, r4
    cdc4:	0312      	lsls	r2, r2, #12
    cdc6:	0b12      	lsrs	r2, r2, #12
    cdc8:	4645      	mov	r5, r8
    cdca:	4699      	mov	r9, r3
    cdcc:	4c43      	ldr	r4, [pc, #268]	; (cedc <__aeabi_dmul+0x4fc>)
    cdce:	e66e      	b.n	caae <__aeabi_dmul+0xce>
    cdd0:	465b      	mov	r3, fp
    cdd2:	431a      	orrs	r2, r3
    cdd4:	0312      	lsls	r2, r2, #12
    cdd6:	0b12      	lsrs	r2, r2, #12
    cdd8:	4c40      	ldr	r4, [pc, #256]	; (cedc <__aeabi_dmul+0x4fc>)
    cdda:	e668      	b.n	caae <__aeabi_dmul+0xce>
    cddc:	0003      	movs	r3, r0
    cdde:	4654      	mov	r4, sl
    cde0:	3b28      	subs	r3, #40	; 0x28
    cde2:	409c      	lsls	r4, r3
    cde4:	2300      	movs	r3, #0
    cde6:	e6b9      	b.n	cb5c <__aeabi_dmul+0x17c>
    cde8:	f000 fd1a 	bl	d820 <__clzsi2>
    cdec:	3020      	adds	r0, #32
    cdee:	e6a6      	b.n	cb3e <__aeabi_dmul+0x15e>
    cdf0:	0003      	movs	r3, r0
    cdf2:	3b28      	subs	r3, #40	; 0x28
    cdf4:	409f      	lsls	r7, r3
    cdf6:	2300      	movs	r3, #0
    cdf8:	46bb      	mov	fp, r7
    cdfa:	4699      	mov	r9, r3
    cdfc:	e68a      	b.n	cb14 <__aeabi_dmul+0x134>
    cdfe:	f000 fd0f 	bl	d820 <__clzsi2>
    ce02:	3020      	adds	r0, #32
    ce04:	e674      	b.n	caf0 <__aeabi_dmul+0x110>
    ce06:	46b4      	mov	ip, r6
    ce08:	e7ad      	b.n	cd66 <__aeabi_dmul+0x386>
    ce0a:	2501      	movs	r5, #1
    ce0c:	1a2a      	subs	r2, r5, r0
    ce0e:	2a38      	cmp	r2, #56	; 0x38
    ce10:	dd06      	ble.n	ce20 <__aeabi_dmul+0x440>
    ce12:	9b01      	ldr	r3, [sp, #4]
    ce14:	2400      	movs	r4, #0
    ce16:	401d      	ands	r5, r3
    ce18:	2300      	movs	r3, #0
    ce1a:	2200      	movs	r2, #0
    ce1c:	4699      	mov	r9, r3
    ce1e:	e646      	b.n	caae <__aeabi_dmul+0xce>
    ce20:	2a1f      	cmp	r2, #31
    ce22:	dc21      	bgt.n	ce68 <__aeabi_dmul+0x488>
    ce24:	2520      	movs	r5, #32
    ce26:	0020      	movs	r0, r4
    ce28:	1aad      	subs	r5, r5, r2
    ce2a:	001e      	movs	r6, r3
    ce2c:	40ab      	lsls	r3, r5
    ce2e:	40a8      	lsls	r0, r5
    ce30:	40d6      	lsrs	r6, r2
    ce32:	1e5d      	subs	r5, r3, #1
    ce34:	41ab      	sbcs	r3, r5
    ce36:	4330      	orrs	r0, r6
    ce38:	4318      	orrs	r0, r3
    ce3a:	40d4      	lsrs	r4, r2
    ce3c:	0743      	lsls	r3, r0, #29
    ce3e:	d009      	beq.n	ce54 <__aeabi_dmul+0x474>
    ce40:	230f      	movs	r3, #15
    ce42:	4003      	ands	r3, r0
    ce44:	2b04      	cmp	r3, #4
    ce46:	d005      	beq.n	ce54 <__aeabi_dmul+0x474>
    ce48:	0003      	movs	r3, r0
    ce4a:	1d18      	adds	r0, r3, #4
    ce4c:	4298      	cmp	r0, r3
    ce4e:	419b      	sbcs	r3, r3
    ce50:	425b      	negs	r3, r3
    ce52:	18e4      	adds	r4, r4, r3
    ce54:	0223      	lsls	r3, r4, #8
    ce56:	d521      	bpl.n	ce9c <__aeabi_dmul+0x4bc>
    ce58:	2501      	movs	r5, #1
    ce5a:	9b01      	ldr	r3, [sp, #4]
    ce5c:	2401      	movs	r4, #1
    ce5e:	401d      	ands	r5, r3
    ce60:	2300      	movs	r3, #0
    ce62:	2200      	movs	r2, #0
    ce64:	4699      	mov	r9, r3
    ce66:	e622      	b.n	caae <__aeabi_dmul+0xce>
    ce68:	251f      	movs	r5, #31
    ce6a:	0021      	movs	r1, r4
    ce6c:	426d      	negs	r5, r5
    ce6e:	1a28      	subs	r0, r5, r0
    ce70:	40c1      	lsrs	r1, r0
    ce72:	0008      	movs	r0, r1
    ce74:	2a20      	cmp	r2, #32
    ce76:	d01d      	beq.n	ceb4 <__aeabi_dmul+0x4d4>
    ce78:	355f      	adds	r5, #95	; 0x5f
    ce7a:	1aaa      	subs	r2, r5, r2
    ce7c:	4094      	lsls	r4, r2
    ce7e:	4323      	orrs	r3, r4
    ce80:	1e5c      	subs	r4, r3, #1
    ce82:	41a3      	sbcs	r3, r4
    ce84:	2507      	movs	r5, #7
    ce86:	4303      	orrs	r3, r0
    ce88:	401d      	ands	r5, r3
    ce8a:	2200      	movs	r2, #0
    ce8c:	2d00      	cmp	r5, #0
    ce8e:	d009      	beq.n	cea4 <__aeabi_dmul+0x4c4>
    ce90:	220f      	movs	r2, #15
    ce92:	2400      	movs	r4, #0
    ce94:	401a      	ands	r2, r3
    ce96:	0018      	movs	r0, r3
    ce98:	2a04      	cmp	r2, #4
    ce9a:	d1d6      	bne.n	ce4a <__aeabi_dmul+0x46a>
    ce9c:	0003      	movs	r3, r0
    ce9e:	0765      	lsls	r5, r4, #29
    cea0:	0264      	lsls	r4, r4, #9
    cea2:	0b22      	lsrs	r2, r4, #12
    cea4:	08db      	lsrs	r3, r3, #3
    cea6:	432b      	orrs	r3, r5
    cea8:	2501      	movs	r5, #1
    ceaa:	4699      	mov	r9, r3
    ceac:	9b01      	ldr	r3, [sp, #4]
    ceae:	2400      	movs	r4, #0
    ceb0:	401d      	ands	r5, r3
    ceb2:	e5fc      	b.n	caae <__aeabi_dmul+0xce>
    ceb4:	2400      	movs	r4, #0
    ceb6:	e7e2      	b.n	ce7e <__aeabi_dmul+0x49e>
    ceb8:	2280      	movs	r2, #128	; 0x80
    ceba:	2501      	movs	r5, #1
    cebc:	0312      	lsls	r2, r2, #12
    cebe:	4322      	orrs	r2, r4
    cec0:	9901      	ldr	r1, [sp, #4]
    cec2:	0312      	lsls	r2, r2, #12
    cec4:	0b12      	lsrs	r2, r2, #12
    cec6:	400d      	ands	r5, r1
    cec8:	4699      	mov	r9, r3
    ceca:	4c04      	ldr	r4, [pc, #16]	; (cedc <__aeabi_dmul+0x4fc>)
    cecc:	e5ef      	b.n	caae <__aeabi_dmul+0xce>
    cece:	46c0      	nop			; (mov r8, r8)
    ced0:	000003ff 	.word	0x000003ff
    ced4:	feffffff 	.word	0xfeffffff
    ced8:	000007fe 	.word	0x000007fe
    cedc:	000007ff 	.word	0x000007ff

0000cee0 <__aeabi_dsub>:
    cee0:	b5f0      	push	{r4, r5, r6, r7, lr}
    cee2:	4646      	mov	r6, r8
    cee4:	46d6      	mov	lr, sl
    cee6:	464f      	mov	r7, r9
    cee8:	030c      	lsls	r4, r1, #12
    ceea:	b5c0      	push	{r6, r7, lr}
    ceec:	0fcd      	lsrs	r5, r1, #31
    ceee:	004e      	lsls	r6, r1, #1
    cef0:	0a61      	lsrs	r1, r4, #9
    cef2:	0f44      	lsrs	r4, r0, #29
    cef4:	430c      	orrs	r4, r1
    cef6:	00c1      	lsls	r1, r0, #3
    cef8:	0058      	lsls	r0, r3, #1
    cefa:	0d40      	lsrs	r0, r0, #21
    cefc:	4684      	mov	ip, r0
    cefe:	468a      	mov	sl, r1
    cf00:	000f      	movs	r7, r1
    cf02:	0319      	lsls	r1, r3, #12
    cf04:	0f50      	lsrs	r0, r2, #29
    cf06:	0a49      	lsrs	r1, r1, #9
    cf08:	4301      	orrs	r1, r0
    cf0a:	48c6      	ldr	r0, [pc, #792]	; (d224 <__aeabi_dsub+0x344>)
    cf0c:	0d76      	lsrs	r6, r6, #21
    cf0e:	46a8      	mov	r8, r5
    cf10:	0fdb      	lsrs	r3, r3, #31
    cf12:	00d2      	lsls	r2, r2, #3
    cf14:	4584      	cmp	ip, r0
    cf16:	d100      	bne.n	cf1a <__aeabi_dsub+0x3a>
    cf18:	e0d8      	b.n	d0cc <__aeabi_dsub+0x1ec>
    cf1a:	2001      	movs	r0, #1
    cf1c:	4043      	eors	r3, r0
    cf1e:	42ab      	cmp	r3, r5
    cf20:	d100      	bne.n	cf24 <__aeabi_dsub+0x44>
    cf22:	e0a6      	b.n	d072 <__aeabi_dsub+0x192>
    cf24:	4660      	mov	r0, ip
    cf26:	1a35      	subs	r5, r6, r0
    cf28:	2d00      	cmp	r5, #0
    cf2a:	dc00      	bgt.n	cf2e <__aeabi_dsub+0x4e>
    cf2c:	e105      	b.n	d13a <__aeabi_dsub+0x25a>
    cf2e:	2800      	cmp	r0, #0
    cf30:	d110      	bne.n	cf54 <__aeabi_dsub+0x74>
    cf32:	000b      	movs	r3, r1
    cf34:	4313      	orrs	r3, r2
    cf36:	d100      	bne.n	cf3a <__aeabi_dsub+0x5a>
    cf38:	e0d7      	b.n	d0ea <__aeabi_dsub+0x20a>
    cf3a:	1e6b      	subs	r3, r5, #1
    cf3c:	2b00      	cmp	r3, #0
    cf3e:	d000      	beq.n	cf42 <__aeabi_dsub+0x62>
    cf40:	e14b      	b.n	d1da <__aeabi_dsub+0x2fa>
    cf42:	4653      	mov	r3, sl
    cf44:	1a9f      	subs	r7, r3, r2
    cf46:	45ba      	cmp	sl, r7
    cf48:	4180      	sbcs	r0, r0
    cf4a:	1a64      	subs	r4, r4, r1
    cf4c:	4240      	negs	r0, r0
    cf4e:	1a24      	subs	r4, r4, r0
    cf50:	2601      	movs	r6, #1
    cf52:	e01e      	b.n	cf92 <__aeabi_dsub+0xb2>
    cf54:	4bb3      	ldr	r3, [pc, #716]	; (d224 <__aeabi_dsub+0x344>)
    cf56:	429e      	cmp	r6, r3
    cf58:	d048      	beq.n	cfec <__aeabi_dsub+0x10c>
    cf5a:	2380      	movs	r3, #128	; 0x80
    cf5c:	041b      	lsls	r3, r3, #16
    cf5e:	4319      	orrs	r1, r3
    cf60:	2d38      	cmp	r5, #56	; 0x38
    cf62:	dd00      	ble.n	cf66 <__aeabi_dsub+0x86>
    cf64:	e119      	b.n	d19a <__aeabi_dsub+0x2ba>
    cf66:	2d1f      	cmp	r5, #31
    cf68:	dd00      	ble.n	cf6c <__aeabi_dsub+0x8c>
    cf6a:	e14c      	b.n	d206 <__aeabi_dsub+0x326>
    cf6c:	2320      	movs	r3, #32
    cf6e:	000f      	movs	r7, r1
    cf70:	1b5b      	subs	r3, r3, r5
    cf72:	0010      	movs	r0, r2
    cf74:	409a      	lsls	r2, r3
    cf76:	409f      	lsls	r7, r3
    cf78:	40e8      	lsrs	r0, r5
    cf7a:	1e53      	subs	r3, r2, #1
    cf7c:	419a      	sbcs	r2, r3
    cf7e:	40e9      	lsrs	r1, r5
    cf80:	4307      	orrs	r7, r0
    cf82:	4317      	orrs	r7, r2
    cf84:	4653      	mov	r3, sl
    cf86:	1bdf      	subs	r7, r3, r7
    cf88:	1a61      	subs	r1, r4, r1
    cf8a:	45ba      	cmp	sl, r7
    cf8c:	41a4      	sbcs	r4, r4
    cf8e:	4264      	negs	r4, r4
    cf90:	1b0c      	subs	r4, r1, r4
    cf92:	0223      	lsls	r3, r4, #8
    cf94:	d400      	bmi.n	cf98 <__aeabi_dsub+0xb8>
    cf96:	e0c5      	b.n	d124 <__aeabi_dsub+0x244>
    cf98:	0264      	lsls	r4, r4, #9
    cf9a:	0a65      	lsrs	r5, r4, #9
    cf9c:	2d00      	cmp	r5, #0
    cf9e:	d100      	bne.n	cfa2 <__aeabi_dsub+0xc2>
    cfa0:	e0f6      	b.n	d190 <__aeabi_dsub+0x2b0>
    cfa2:	0028      	movs	r0, r5
    cfa4:	f000 fc3c 	bl	d820 <__clzsi2>
    cfa8:	0003      	movs	r3, r0
    cfaa:	3b08      	subs	r3, #8
    cfac:	2b1f      	cmp	r3, #31
    cfae:	dd00      	ble.n	cfb2 <__aeabi_dsub+0xd2>
    cfb0:	e0e9      	b.n	d186 <__aeabi_dsub+0x2a6>
    cfb2:	2220      	movs	r2, #32
    cfb4:	003c      	movs	r4, r7
    cfb6:	1ad2      	subs	r2, r2, r3
    cfb8:	409d      	lsls	r5, r3
    cfba:	40d4      	lsrs	r4, r2
    cfbc:	409f      	lsls	r7, r3
    cfbe:	4325      	orrs	r5, r4
    cfc0:	429e      	cmp	r6, r3
    cfc2:	dd00      	ble.n	cfc6 <__aeabi_dsub+0xe6>
    cfc4:	e0db      	b.n	d17e <__aeabi_dsub+0x29e>
    cfc6:	1b9e      	subs	r6, r3, r6
    cfc8:	1c73      	adds	r3, r6, #1
    cfca:	2b1f      	cmp	r3, #31
    cfcc:	dd00      	ble.n	cfd0 <__aeabi_dsub+0xf0>
    cfce:	e10a      	b.n	d1e6 <__aeabi_dsub+0x306>
    cfd0:	2220      	movs	r2, #32
    cfd2:	0038      	movs	r0, r7
    cfd4:	1ad2      	subs	r2, r2, r3
    cfd6:	0029      	movs	r1, r5
    cfd8:	4097      	lsls	r7, r2
    cfda:	002c      	movs	r4, r5
    cfdc:	4091      	lsls	r1, r2
    cfde:	40d8      	lsrs	r0, r3
    cfe0:	1e7a      	subs	r2, r7, #1
    cfe2:	4197      	sbcs	r7, r2
    cfe4:	40dc      	lsrs	r4, r3
    cfe6:	2600      	movs	r6, #0
    cfe8:	4301      	orrs	r1, r0
    cfea:	430f      	orrs	r7, r1
    cfec:	077b      	lsls	r3, r7, #29
    cfee:	d009      	beq.n	d004 <__aeabi_dsub+0x124>
    cff0:	230f      	movs	r3, #15
    cff2:	403b      	ands	r3, r7
    cff4:	2b04      	cmp	r3, #4
    cff6:	d005      	beq.n	d004 <__aeabi_dsub+0x124>
    cff8:	1d3b      	adds	r3, r7, #4
    cffa:	42bb      	cmp	r3, r7
    cffc:	41bf      	sbcs	r7, r7
    cffe:	427f      	negs	r7, r7
    d000:	19e4      	adds	r4, r4, r7
    d002:	001f      	movs	r7, r3
    d004:	0223      	lsls	r3, r4, #8
    d006:	d525      	bpl.n	d054 <__aeabi_dsub+0x174>
    d008:	4b86      	ldr	r3, [pc, #536]	; (d224 <__aeabi_dsub+0x344>)
    d00a:	3601      	adds	r6, #1
    d00c:	429e      	cmp	r6, r3
    d00e:	d100      	bne.n	d012 <__aeabi_dsub+0x132>
    d010:	e0af      	b.n	d172 <__aeabi_dsub+0x292>
    d012:	4b85      	ldr	r3, [pc, #532]	; (d228 <__aeabi_dsub+0x348>)
    d014:	2501      	movs	r5, #1
    d016:	401c      	ands	r4, r3
    d018:	4643      	mov	r3, r8
    d01a:	0762      	lsls	r2, r4, #29
    d01c:	08ff      	lsrs	r7, r7, #3
    d01e:	0264      	lsls	r4, r4, #9
    d020:	0576      	lsls	r6, r6, #21
    d022:	4317      	orrs	r7, r2
    d024:	0b24      	lsrs	r4, r4, #12
    d026:	0d76      	lsrs	r6, r6, #21
    d028:	401d      	ands	r5, r3
    d02a:	2100      	movs	r1, #0
    d02c:	0324      	lsls	r4, r4, #12
    d02e:	0b23      	lsrs	r3, r4, #12
    d030:	0d0c      	lsrs	r4, r1, #20
    d032:	4a7e      	ldr	r2, [pc, #504]	; (d22c <__aeabi_dsub+0x34c>)
    d034:	0524      	lsls	r4, r4, #20
    d036:	431c      	orrs	r4, r3
    d038:	4014      	ands	r4, r2
    d03a:	0533      	lsls	r3, r6, #20
    d03c:	4323      	orrs	r3, r4
    d03e:	005b      	lsls	r3, r3, #1
    d040:	07ed      	lsls	r5, r5, #31
    d042:	085b      	lsrs	r3, r3, #1
    d044:	432b      	orrs	r3, r5
    d046:	0038      	movs	r0, r7
    d048:	0019      	movs	r1, r3
    d04a:	bc1c      	pop	{r2, r3, r4}
    d04c:	4690      	mov	r8, r2
    d04e:	4699      	mov	r9, r3
    d050:	46a2      	mov	sl, r4
    d052:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d054:	2501      	movs	r5, #1
    d056:	4643      	mov	r3, r8
    d058:	0762      	lsls	r2, r4, #29
    d05a:	08ff      	lsrs	r7, r7, #3
    d05c:	4317      	orrs	r7, r2
    d05e:	08e4      	lsrs	r4, r4, #3
    d060:	401d      	ands	r5, r3
    d062:	4b70      	ldr	r3, [pc, #448]	; (d224 <__aeabi_dsub+0x344>)
    d064:	429e      	cmp	r6, r3
    d066:	d036      	beq.n	d0d6 <__aeabi_dsub+0x1f6>
    d068:	0324      	lsls	r4, r4, #12
    d06a:	0576      	lsls	r6, r6, #21
    d06c:	0b24      	lsrs	r4, r4, #12
    d06e:	0d76      	lsrs	r6, r6, #21
    d070:	e7db      	b.n	d02a <__aeabi_dsub+0x14a>
    d072:	4663      	mov	r3, ip
    d074:	1af3      	subs	r3, r6, r3
    d076:	2b00      	cmp	r3, #0
    d078:	dc00      	bgt.n	d07c <__aeabi_dsub+0x19c>
    d07a:	e094      	b.n	d1a6 <__aeabi_dsub+0x2c6>
    d07c:	4660      	mov	r0, ip
    d07e:	2800      	cmp	r0, #0
    d080:	d035      	beq.n	d0ee <__aeabi_dsub+0x20e>
    d082:	4868      	ldr	r0, [pc, #416]	; (d224 <__aeabi_dsub+0x344>)
    d084:	4286      	cmp	r6, r0
    d086:	d0b1      	beq.n	cfec <__aeabi_dsub+0x10c>
    d088:	2780      	movs	r7, #128	; 0x80
    d08a:	043f      	lsls	r7, r7, #16
    d08c:	4339      	orrs	r1, r7
    d08e:	2b38      	cmp	r3, #56	; 0x38
    d090:	dc00      	bgt.n	d094 <__aeabi_dsub+0x1b4>
    d092:	e0fd      	b.n	d290 <__aeabi_dsub+0x3b0>
    d094:	430a      	orrs	r2, r1
    d096:	0017      	movs	r7, r2
    d098:	2100      	movs	r1, #0
    d09a:	1e7a      	subs	r2, r7, #1
    d09c:	4197      	sbcs	r7, r2
    d09e:	4457      	add	r7, sl
    d0a0:	4557      	cmp	r7, sl
    d0a2:	4180      	sbcs	r0, r0
    d0a4:	1909      	adds	r1, r1, r4
    d0a6:	4244      	negs	r4, r0
    d0a8:	190c      	adds	r4, r1, r4
    d0aa:	0223      	lsls	r3, r4, #8
    d0ac:	d53a      	bpl.n	d124 <__aeabi_dsub+0x244>
    d0ae:	4b5d      	ldr	r3, [pc, #372]	; (d224 <__aeabi_dsub+0x344>)
    d0b0:	3601      	adds	r6, #1
    d0b2:	429e      	cmp	r6, r3
    d0b4:	d100      	bne.n	d0b8 <__aeabi_dsub+0x1d8>
    d0b6:	e14b      	b.n	d350 <__aeabi_dsub+0x470>
    d0b8:	2201      	movs	r2, #1
    d0ba:	4b5b      	ldr	r3, [pc, #364]	; (d228 <__aeabi_dsub+0x348>)
    d0bc:	401c      	ands	r4, r3
    d0be:	087b      	lsrs	r3, r7, #1
    d0c0:	4017      	ands	r7, r2
    d0c2:	431f      	orrs	r7, r3
    d0c4:	07e2      	lsls	r2, r4, #31
    d0c6:	4317      	orrs	r7, r2
    d0c8:	0864      	lsrs	r4, r4, #1
    d0ca:	e78f      	b.n	cfec <__aeabi_dsub+0x10c>
    d0cc:	0008      	movs	r0, r1
    d0ce:	4310      	orrs	r0, r2
    d0d0:	d000      	beq.n	d0d4 <__aeabi_dsub+0x1f4>
    d0d2:	e724      	b.n	cf1e <__aeabi_dsub+0x3e>
    d0d4:	e721      	b.n	cf1a <__aeabi_dsub+0x3a>
    d0d6:	0023      	movs	r3, r4
    d0d8:	433b      	orrs	r3, r7
    d0da:	d100      	bne.n	d0de <__aeabi_dsub+0x1fe>
    d0dc:	e1b9      	b.n	d452 <__aeabi_dsub+0x572>
    d0de:	2280      	movs	r2, #128	; 0x80
    d0e0:	0312      	lsls	r2, r2, #12
    d0e2:	4314      	orrs	r4, r2
    d0e4:	0324      	lsls	r4, r4, #12
    d0e6:	0b24      	lsrs	r4, r4, #12
    d0e8:	e79f      	b.n	d02a <__aeabi_dsub+0x14a>
    d0ea:	002e      	movs	r6, r5
    d0ec:	e77e      	b.n	cfec <__aeabi_dsub+0x10c>
    d0ee:	0008      	movs	r0, r1
    d0f0:	4310      	orrs	r0, r2
    d0f2:	d100      	bne.n	d0f6 <__aeabi_dsub+0x216>
    d0f4:	e0ca      	b.n	d28c <__aeabi_dsub+0x3ac>
    d0f6:	1e58      	subs	r0, r3, #1
    d0f8:	4684      	mov	ip, r0
    d0fa:	2800      	cmp	r0, #0
    d0fc:	d000      	beq.n	d100 <__aeabi_dsub+0x220>
    d0fe:	e0e7      	b.n	d2d0 <__aeabi_dsub+0x3f0>
    d100:	4452      	add	r2, sl
    d102:	4552      	cmp	r2, sl
    d104:	4180      	sbcs	r0, r0
    d106:	1864      	adds	r4, r4, r1
    d108:	4240      	negs	r0, r0
    d10a:	1824      	adds	r4, r4, r0
    d10c:	0017      	movs	r7, r2
    d10e:	2601      	movs	r6, #1
    d110:	0223      	lsls	r3, r4, #8
    d112:	d507      	bpl.n	d124 <__aeabi_dsub+0x244>
    d114:	2602      	movs	r6, #2
    d116:	e7cf      	b.n	d0b8 <__aeabi_dsub+0x1d8>
    d118:	4664      	mov	r4, ip
    d11a:	432c      	orrs	r4, r5
    d11c:	d100      	bne.n	d120 <__aeabi_dsub+0x240>
    d11e:	e1b3      	b.n	d488 <__aeabi_dsub+0x5a8>
    d120:	002c      	movs	r4, r5
    d122:	4667      	mov	r7, ip
    d124:	077b      	lsls	r3, r7, #29
    d126:	d000      	beq.n	d12a <__aeabi_dsub+0x24a>
    d128:	e762      	b.n	cff0 <__aeabi_dsub+0x110>
    d12a:	0763      	lsls	r3, r4, #29
    d12c:	08ff      	lsrs	r7, r7, #3
    d12e:	431f      	orrs	r7, r3
    d130:	2501      	movs	r5, #1
    d132:	4643      	mov	r3, r8
    d134:	08e4      	lsrs	r4, r4, #3
    d136:	401d      	ands	r5, r3
    d138:	e793      	b.n	d062 <__aeabi_dsub+0x182>
    d13a:	2d00      	cmp	r5, #0
    d13c:	d178      	bne.n	d230 <__aeabi_dsub+0x350>
    d13e:	1c75      	adds	r5, r6, #1
    d140:	056d      	lsls	r5, r5, #21
    d142:	0d6d      	lsrs	r5, r5, #21
    d144:	2d01      	cmp	r5, #1
    d146:	dc00      	bgt.n	d14a <__aeabi_dsub+0x26a>
    d148:	e0f2      	b.n	d330 <__aeabi_dsub+0x450>
    d14a:	4650      	mov	r0, sl
    d14c:	1a80      	subs	r0, r0, r2
    d14e:	4582      	cmp	sl, r0
    d150:	41bf      	sbcs	r7, r7
    d152:	1a65      	subs	r5, r4, r1
    d154:	427f      	negs	r7, r7
    d156:	1bed      	subs	r5, r5, r7
    d158:	4684      	mov	ip, r0
    d15a:	0228      	lsls	r0, r5, #8
    d15c:	d400      	bmi.n	d160 <__aeabi_dsub+0x280>
    d15e:	e08c      	b.n	d27a <__aeabi_dsub+0x39a>
    d160:	4650      	mov	r0, sl
    d162:	1a17      	subs	r7, r2, r0
    d164:	42ba      	cmp	r2, r7
    d166:	4192      	sbcs	r2, r2
    d168:	1b0c      	subs	r4, r1, r4
    d16a:	4255      	negs	r5, r2
    d16c:	1b65      	subs	r5, r4, r5
    d16e:	4698      	mov	r8, r3
    d170:	e714      	b.n	cf9c <__aeabi_dsub+0xbc>
    d172:	2501      	movs	r5, #1
    d174:	4643      	mov	r3, r8
    d176:	2400      	movs	r4, #0
    d178:	401d      	ands	r5, r3
    d17a:	2700      	movs	r7, #0
    d17c:	e755      	b.n	d02a <__aeabi_dsub+0x14a>
    d17e:	4c2a      	ldr	r4, [pc, #168]	; (d228 <__aeabi_dsub+0x348>)
    d180:	1af6      	subs	r6, r6, r3
    d182:	402c      	ands	r4, r5
    d184:	e732      	b.n	cfec <__aeabi_dsub+0x10c>
    d186:	003d      	movs	r5, r7
    d188:	3828      	subs	r0, #40	; 0x28
    d18a:	4085      	lsls	r5, r0
    d18c:	2700      	movs	r7, #0
    d18e:	e717      	b.n	cfc0 <__aeabi_dsub+0xe0>
    d190:	0038      	movs	r0, r7
    d192:	f000 fb45 	bl	d820 <__clzsi2>
    d196:	3020      	adds	r0, #32
    d198:	e706      	b.n	cfa8 <__aeabi_dsub+0xc8>
    d19a:	430a      	orrs	r2, r1
    d19c:	0017      	movs	r7, r2
    d19e:	2100      	movs	r1, #0
    d1a0:	1e7a      	subs	r2, r7, #1
    d1a2:	4197      	sbcs	r7, r2
    d1a4:	e6ee      	b.n	cf84 <__aeabi_dsub+0xa4>
    d1a6:	2b00      	cmp	r3, #0
    d1a8:	d000      	beq.n	d1ac <__aeabi_dsub+0x2cc>
    d1aa:	e0e5      	b.n	d378 <__aeabi_dsub+0x498>
    d1ac:	1c73      	adds	r3, r6, #1
    d1ae:	469c      	mov	ip, r3
    d1b0:	055b      	lsls	r3, r3, #21
    d1b2:	0d5b      	lsrs	r3, r3, #21
    d1b4:	2b01      	cmp	r3, #1
    d1b6:	dc00      	bgt.n	d1ba <__aeabi_dsub+0x2da>
    d1b8:	e09f      	b.n	d2fa <__aeabi_dsub+0x41a>
    d1ba:	4b1a      	ldr	r3, [pc, #104]	; (d224 <__aeabi_dsub+0x344>)
    d1bc:	459c      	cmp	ip, r3
    d1be:	d100      	bne.n	d1c2 <__aeabi_dsub+0x2e2>
    d1c0:	e0c5      	b.n	d34e <__aeabi_dsub+0x46e>
    d1c2:	4452      	add	r2, sl
    d1c4:	4552      	cmp	r2, sl
    d1c6:	4180      	sbcs	r0, r0
    d1c8:	1864      	adds	r4, r4, r1
    d1ca:	4240      	negs	r0, r0
    d1cc:	1824      	adds	r4, r4, r0
    d1ce:	07e7      	lsls	r7, r4, #31
    d1d0:	0852      	lsrs	r2, r2, #1
    d1d2:	4317      	orrs	r7, r2
    d1d4:	0864      	lsrs	r4, r4, #1
    d1d6:	4666      	mov	r6, ip
    d1d8:	e708      	b.n	cfec <__aeabi_dsub+0x10c>
    d1da:	4812      	ldr	r0, [pc, #72]	; (d224 <__aeabi_dsub+0x344>)
    d1dc:	4285      	cmp	r5, r0
    d1de:	d100      	bne.n	d1e2 <__aeabi_dsub+0x302>
    d1e0:	e085      	b.n	d2ee <__aeabi_dsub+0x40e>
    d1e2:	001d      	movs	r5, r3
    d1e4:	e6bc      	b.n	cf60 <__aeabi_dsub+0x80>
    d1e6:	0029      	movs	r1, r5
    d1e8:	3e1f      	subs	r6, #31
    d1ea:	40f1      	lsrs	r1, r6
    d1ec:	2b20      	cmp	r3, #32
    d1ee:	d100      	bne.n	d1f2 <__aeabi_dsub+0x312>
    d1f0:	e07f      	b.n	d2f2 <__aeabi_dsub+0x412>
    d1f2:	2240      	movs	r2, #64	; 0x40
    d1f4:	1ad3      	subs	r3, r2, r3
    d1f6:	409d      	lsls	r5, r3
    d1f8:	432f      	orrs	r7, r5
    d1fa:	1e7d      	subs	r5, r7, #1
    d1fc:	41af      	sbcs	r7, r5
    d1fe:	2400      	movs	r4, #0
    d200:	430f      	orrs	r7, r1
    d202:	2600      	movs	r6, #0
    d204:	e78e      	b.n	d124 <__aeabi_dsub+0x244>
    d206:	002b      	movs	r3, r5
    d208:	000f      	movs	r7, r1
    d20a:	3b20      	subs	r3, #32
    d20c:	40df      	lsrs	r7, r3
    d20e:	2d20      	cmp	r5, #32
    d210:	d071      	beq.n	d2f6 <__aeabi_dsub+0x416>
    d212:	2340      	movs	r3, #64	; 0x40
    d214:	1b5d      	subs	r5, r3, r5
    d216:	40a9      	lsls	r1, r5
    d218:	430a      	orrs	r2, r1
    d21a:	1e51      	subs	r1, r2, #1
    d21c:	418a      	sbcs	r2, r1
    d21e:	2100      	movs	r1, #0
    d220:	4317      	orrs	r7, r2
    d222:	e6af      	b.n	cf84 <__aeabi_dsub+0xa4>
    d224:	000007ff 	.word	0x000007ff
    d228:	ff7fffff 	.word	0xff7fffff
    d22c:	800fffff 	.word	0x800fffff
    d230:	2e00      	cmp	r6, #0
    d232:	d03e      	beq.n	d2b2 <__aeabi_dsub+0x3d2>
    d234:	4eb3      	ldr	r6, [pc, #716]	; (d504 <__aeabi_dsub+0x624>)
    d236:	45b4      	cmp	ip, r6
    d238:	d045      	beq.n	d2c6 <__aeabi_dsub+0x3e6>
    d23a:	2680      	movs	r6, #128	; 0x80
    d23c:	0436      	lsls	r6, r6, #16
    d23e:	426d      	negs	r5, r5
    d240:	4334      	orrs	r4, r6
    d242:	2d38      	cmp	r5, #56	; 0x38
    d244:	dd00      	ble.n	d248 <__aeabi_dsub+0x368>
    d246:	e0a8      	b.n	d39a <__aeabi_dsub+0x4ba>
    d248:	2d1f      	cmp	r5, #31
    d24a:	dd00      	ble.n	d24e <__aeabi_dsub+0x36e>
    d24c:	e11f      	b.n	d48e <__aeabi_dsub+0x5ae>
    d24e:	2620      	movs	r6, #32
    d250:	0027      	movs	r7, r4
    d252:	4650      	mov	r0, sl
    d254:	1b76      	subs	r6, r6, r5
    d256:	40b7      	lsls	r7, r6
    d258:	40e8      	lsrs	r0, r5
    d25a:	4307      	orrs	r7, r0
    d25c:	4650      	mov	r0, sl
    d25e:	40b0      	lsls	r0, r6
    d260:	1e46      	subs	r6, r0, #1
    d262:	41b0      	sbcs	r0, r6
    d264:	40ec      	lsrs	r4, r5
    d266:	4338      	orrs	r0, r7
    d268:	1a17      	subs	r7, r2, r0
    d26a:	42ba      	cmp	r2, r7
    d26c:	4192      	sbcs	r2, r2
    d26e:	1b0c      	subs	r4, r1, r4
    d270:	4252      	negs	r2, r2
    d272:	1aa4      	subs	r4, r4, r2
    d274:	4666      	mov	r6, ip
    d276:	4698      	mov	r8, r3
    d278:	e68b      	b.n	cf92 <__aeabi_dsub+0xb2>
    d27a:	4664      	mov	r4, ip
    d27c:	4667      	mov	r7, ip
    d27e:	432c      	orrs	r4, r5
    d280:	d000      	beq.n	d284 <__aeabi_dsub+0x3a4>
    d282:	e68b      	b.n	cf9c <__aeabi_dsub+0xbc>
    d284:	2500      	movs	r5, #0
    d286:	2600      	movs	r6, #0
    d288:	2700      	movs	r7, #0
    d28a:	e6ea      	b.n	d062 <__aeabi_dsub+0x182>
    d28c:	001e      	movs	r6, r3
    d28e:	e6ad      	b.n	cfec <__aeabi_dsub+0x10c>
    d290:	2b1f      	cmp	r3, #31
    d292:	dc60      	bgt.n	d356 <__aeabi_dsub+0x476>
    d294:	2720      	movs	r7, #32
    d296:	1af8      	subs	r0, r7, r3
    d298:	000f      	movs	r7, r1
    d29a:	4684      	mov	ip, r0
    d29c:	4087      	lsls	r7, r0
    d29e:	0010      	movs	r0, r2
    d2a0:	40d8      	lsrs	r0, r3
    d2a2:	4307      	orrs	r7, r0
    d2a4:	4660      	mov	r0, ip
    d2a6:	4082      	lsls	r2, r0
    d2a8:	1e50      	subs	r0, r2, #1
    d2aa:	4182      	sbcs	r2, r0
    d2ac:	40d9      	lsrs	r1, r3
    d2ae:	4317      	orrs	r7, r2
    d2b0:	e6f5      	b.n	d09e <__aeabi_dsub+0x1be>
    d2b2:	0026      	movs	r6, r4
    d2b4:	4650      	mov	r0, sl
    d2b6:	4306      	orrs	r6, r0
    d2b8:	d005      	beq.n	d2c6 <__aeabi_dsub+0x3e6>
    d2ba:	43ed      	mvns	r5, r5
    d2bc:	2d00      	cmp	r5, #0
    d2be:	d0d3      	beq.n	d268 <__aeabi_dsub+0x388>
    d2c0:	4e90      	ldr	r6, [pc, #576]	; (d504 <__aeabi_dsub+0x624>)
    d2c2:	45b4      	cmp	ip, r6
    d2c4:	d1bd      	bne.n	d242 <__aeabi_dsub+0x362>
    d2c6:	000c      	movs	r4, r1
    d2c8:	0017      	movs	r7, r2
    d2ca:	4666      	mov	r6, ip
    d2cc:	4698      	mov	r8, r3
    d2ce:	e68d      	b.n	cfec <__aeabi_dsub+0x10c>
    d2d0:	488c      	ldr	r0, [pc, #560]	; (d504 <__aeabi_dsub+0x624>)
    d2d2:	4283      	cmp	r3, r0
    d2d4:	d00b      	beq.n	d2ee <__aeabi_dsub+0x40e>
    d2d6:	4663      	mov	r3, ip
    d2d8:	e6d9      	b.n	d08e <__aeabi_dsub+0x1ae>
    d2da:	2d00      	cmp	r5, #0
    d2dc:	d000      	beq.n	d2e0 <__aeabi_dsub+0x400>
    d2de:	e096      	b.n	d40e <__aeabi_dsub+0x52e>
    d2e0:	0008      	movs	r0, r1
    d2e2:	4310      	orrs	r0, r2
    d2e4:	d100      	bne.n	d2e8 <__aeabi_dsub+0x408>
    d2e6:	e0e2      	b.n	d4ae <__aeabi_dsub+0x5ce>
    d2e8:	000c      	movs	r4, r1
    d2ea:	0017      	movs	r7, r2
    d2ec:	4698      	mov	r8, r3
    d2ee:	4e85      	ldr	r6, [pc, #532]	; (d504 <__aeabi_dsub+0x624>)
    d2f0:	e67c      	b.n	cfec <__aeabi_dsub+0x10c>
    d2f2:	2500      	movs	r5, #0
    d2f4:	e780      	b.n	d1f8 <__aeabi_dsub+0x318>
    d2f6:	2100      	movs	r1, #0
    d2f8:	e78e      	b.n	d218 <__aeabi_dsub+0x338>
    d2fa:	0023      	movs	r3, r4
    d2fc:	4650      	mov	r0, sl
    d2fe:	4303      	orrs	r3, r0
    d300:	2e00      	cmp	r6, #0
    d302:	d000      	beq.n	d306 <__aeabi_dsub+0x426>
    d304:	e0a8      	b.n	d458 <__aeabi_dsub+0x578>
    d306:	2b00      	cmp	r3, #0
    d308:	d100      	bne.n	d30c <__aeabi_dsub+0x42c>
    d30a:	e0de      	b.n	d4ca <__aeabi_dsub+0x5ea>
    d30c:	000b      	movs	r3, r1
    d30e:	4313      	orrs	r3, r2
    d310:	d100      	bne.n	d314 <__aeabi_dsub+0x434>
    d312:	e66b      	b.n	cfec <__aeabi_dsub+0x10c>
    d314:	4452      	add	r2, sl
    d316:	4552      	cmp	r2, sl
    d318:	4180      	sbcs	r0, r0
    d31a:	1864      	adds	r4, r4, r1
    d31c:	4240      	negs	r0, r0
    d31e:	1824      	adds	r4, r4, r0
    d320:	0017      	movs	r7, r2
    d322:	0223      	lsls	r3, r4, #8
    d324:	d400      	bmi.n	d328 <__aeabi_dsub+0x448>
    d326:	e6fd      	b.n	d124 <__aeabi_dsub+0x244>
    d328:	4b77      	ldr	r3, [pc, #476]	; (d508 <__aeabi_dsub+0x628>)
    d32a:	4666      	mov	r6, ip
    d32c:	401c      	ands	r4, r3
    d32e:	e65d      	b.n	cfec <__aeabi_dsub+0x10c>
    d330:	0025      	movs	r5, r4
    d332:	4650      	mov	r0, sl
    d334:	4305      	orrs	r5, r0
    d336:	2e00      	cmp	r6, #0
    d338:	d1cf      	bne.n	d2da <__aeabi_dsub+0x3fa>
    d33a:	2d00      	cmp	r5, #0
    d33c:	d14f      	bne.n	d3de <__aeabi_dsub+0x4fe>
    d33e:	000c      	movs	r4, r1
    d340:	4314      	orrs	r4, r2
    d342:	d100      	bne.n	d346 <__aeabi_dsub+0x466>
    d344:	e0a0      	b.n	d488 <__aeabi_dsub+0x5a8>
    d346:	000c      	movs	r4, r1
    d348:	0017      	movs	r7, r2
    d34a:	4698      	mov	r8, r3
    d34c:	e64e      	b.n	cfec <__aeabi_dsub+0x10c>
    d34e:	4666      	mov	r6, ip
    d350:	2400      	movs	r4, #0
    d352:	2700      	movs	r7, #0
    d354:	e685      	b.n	d062 <__aeabi_dsub+0x182>
    d356:	001f      	movs	r7, r3
    d358:	0008      	movs	r0, r1
    d35a:	3f20      	subs	r7, #32
    d35c:	40f8      	lsrs	r0, r7
    d35e:	0007      	movs	r7, r0
    d360:	2b20      	cmp	r3, #32
    d362:	d100      	bne.n	d366 <__aeabi_dsub+0x486>
    d364:	e08e      	b.n	d484 <__aeabi_dsub+0x5a4>
    d366:	2040      	movs	r0, #64	; 0x40
    d368:	1ac3      	subs	r3, r0, r3
    d36a:	4099      	lsls	r1, r3
    d36c:	430a      	orrs	r2, r1
    d36e:	1e51      	subs	r1, r2, #1
    d370:	418a      	sbcs	r2, r1
    d372:	2100      	movs	r1, #0
    d374:	4317      	orrs	r7, r2
    d376:	e692      	b.n	d09e <__aeabi_dsub+0x1be>
    d378:	2e00      	cmp	r6, #0
    d37a:	d114      	bne.n	d3a6 <__aeabi_dsub+0x4c6>
    d37c:	0026      	movs	r6, r4
    d37e:	4650      	mov	r0, sl
    d380:	4306      	orrs	r6, r0
    d382:	d062      	beq.n	d44a <__aeabi_dsub+0x56a>
    d384:	43db      	mvns	r3, r3
    d386:	2b00      	cmp	r3, #0
    d388:	d15c      	bne.n	d444 <__aeabi_dsub+0x564>
    d38a:	1887      	adds	r7, r0, r2
    d38c:	4297      	cmp	r7, r2
    d38e:	4192      	sbcs	r2, r2
    d390:	1864      	adds	r4, r4, r1
    d392:	4252      	negs	r2, r2
    d394:	18a4      	adds	r4, r4, r2
    d396:	4666      	mov	r6, ip
    d398:	e687      	b.n	d0aa <__aeabi_dsub+0x1ca>
    d39a:	4650      	mov	r0, sl
    d39c:	4320      	orrs	r0, r4
    d39e:	1e44      	subs	r4, r0, #1
    d3a0:	41a0      	sbcs	r0, r4
    d3a2:	2400      	movs	r4, #0
    d3a4:	e760      	b.n	d268 <__aeabi_dsub+0x388>
    d3a6:	4e57      	ldr	r6, [pc, #348]	; (d504 <__aeabi_dsub+0x624>)
    d3a8:	45b4      	cmp	ip, r6
    d3aa:	d04e      	beq.n	d44a <__aeabi_dsub+0x56a>
    d3ac:	2680      	movs	r6, #128	; 0x80
    d3ae:	0436      	lsls	r6, r6, #16
    d3b0:	425b      	negs	r3, r3
    d3b2:	4334      	orrs	r4, r6
    d3b4:	2b38      	cmp	r3, #56	; 0x38
    d3b6:	dd00      	ble.n	d3ba <__aeabi_dsub+0x4da>
    d3b8:	e07f      	b.n	d4ba <__aeabi_dsub+0x5da>
    d3ba:	2b1f      	cmp	r3, #31
    d3bc:	dd00      	ble.n	d3c0 <__aeabi_dsub+0x4e0>
    d3be:	e08b      	b.n	d4d8 <__aeabi_dsub+0x5f8>
    d3c0:	2620      	movs	r6, #32
    d3c2:	0027      	movs	r7, r4
    d3c4:	4650      	mov	r0, sl
    d3c6:	1af6      	subs	r6, r6, r3
    d3c8:	40b7      	lsls	r7, r6
    d3ca:	40d8      	lsrs	r0, r3
    d3cc:	4307      	orrs	r7, r0
    d3ce:	4650      	mov	r0, sl
    d3d0:	40b0      	lsls	r0, r6
    d3d2:	1e46      	subs	r6, r0, #1
    d3d4:	41b0      	sbcs	r0, r6
    d3d6:	4307      	orrs	r7, r0
    d3d8:	40dc      	lsrs	r4, r3
    d3da:	18bf      	adds	r7, r7, r2
    d3dc:	e7d6      	b.n	d38c <__aeabi_dsub+0x4ac>
    d3de:	000d      	movs	r5, r1
    d3e0:	4315      	orrs	r5, r2
    d3e2:	d100      	bne.n	d3e6 <__aeabi_dsub+0x506>
    d3e4:	e602      	b.n	cfec <__aeabi_dsub+0x10c>
    d3e6:	4650      	mov	r0, sl
    d3e8:	1a80      	subs	r0, r0, r2
    d3ea:	4582      	cmp	sl, r0
    d3ec:	41bf      	sbcs	r7, r7
    d3ee:	1a65      	subs	r5, r4, r1
    d3f0:	427f      	negs	r7, r7
    d3f2:	1bed      	subs	r5, r5, r7
    d3f4:	4684      	mov	ip, r0
    d3f6:	0228      	lsls	r0, r5, #8
    d3f8:	d400      	bmi.n	d3fc <__aeabi_dsub+0x51c>
    d3fa:	e68d      	b.n	d118 <__aeabi_dsub+0x238>
    d3fc:	4650      	mov	r0, sl
    d3fe:	1a17      	subs	r7, r2, r0
    d400:	42ba      	cmp	r2, r7
    d402:	4192      	sbcs	r2, r2
    d404:	1b0c      	subs	r4, r1, r4
    d406:	4252      	negs	r2, r2
    d408:	1aa4      	subs	r4, r4, r2
    d40a:	4698      	mov	r8, r3
    d40c:	e5ee      	b.n	cfec <__aeabi_dsub+0x10c>
    d40e:	000d      	movs	r5, r1
    d410:	4315      	orrs	r5, r2
    d412:	d100      	bne.n	d416 <__aeabi_dsub+0x536>
    d414:	e76b      	b.n	d2ee <__aeabi_dsub+0x40e>
    d416:	4650      	mov	r0, sl
    d418:	0767      	lsls	r7, r4, #29
    d41a:	08c0      	lsrs	r0, r0, #3
    d41c:	4307      	orrs	r7, r0
    d41e:	2080      	movs	r0, #128	; 0x80
    d420:	08e4      	lsrs	r4, r4, #3
    d422:	0300      	lsls	r0, r0, #12
    d424:	4204      	tst	r4, r0
    d426:	d007      	beq.n	d438 <__aeabi_dsub+0x558>
    d428:	08cd      	lsrs	r5, r1, #3
    d42a:	4205      	tst	r5, r0
    d42c:	d104      	bne.n	d438 <__aeabi_dsub+0x558>
    d42e:	002c      	movs	r4, r5
    d430:	4698      	mov	r8, r3
    d432:	08d7      	lsrs	r7, r2, #3
    d434:	0749      	lsls	r1, r1, #29
    d436:	430f      	orrs	r7, r1
    d438:	0f7b      	lsrs	r3, r7, #29
    d43a:	00e4      	lsls	r4, r4, #3
    d43c:	431c      	orrs	r4, r3
    d43e:	00ff      	lsls	r7, r7, #3
    d440:	4e30      	ldr	r6, [pc, #192]	; (d504 <__aeabi_dsub+0x624>)
    d442:	e5d3      	b.n	cfec <__aeabi_dsub+0x10c>
    d444:	4e2f      	ldr	r6, [pc, #188]	; (d504 <__aeabi_dsub+0x624>)
    d446:	45b4      	cmp	ip, r6
    d448:	d1b4      	bne.n	d3b4 <__aeabi_dsub+0x4d4>
    d44a:	000c      	movs	r4, r1
    d44c:	0017      	movs	r7, r2
    d44e:	4666      	mov	r6, ip
    d450:	e5cc      	b.n	cfec <__aeabi_dsub+0x10c>
    d452:	2700      	movs	r7, #0
    d454:	2400      	movs	r4, #0
    d456:	e5e8      	b.n	d02a <__aeabi_dsub+0x14a>
    d458:	2b00      	cmp	r3, #0
    d45a:	d039      	beq.n	d4d0 <__aeabi_dsub+0x5f0>
    d45c:	000b      	movs	r3, r1
    d45e:	4313      	orrs	r3, r2
    d460:	d100      	bne.n	d464 <__aeabi_dsub+0x584>
    d462:	e744      	b.n	d2ee <__aeabi_dsub+0x40e>
    d464:	08c0      	lsrs	r0, r0, #3
    d466:	0767      	lsls	r7, r4, #29
    d468:	4307      	orrs	r7, r0
    d46a:	2080      	movs	r0, #128	; 0x80
    d46c:	08e4      	lsrs	r4, r4, #3
    d46e:	0300      	lsls	r0, r0, #12
    d470:	4204      	tst	r4, r0
    d472:	d0e1      	beq.n	d438 <__aeabi_dsub+0x558>
    d474:	08cb      	lsrs	r3, r1, #3
    d476:	4203      	tst	r3, r0
    d478:	d1de      	bne.n	d438 <__aeabi_dsub+0x558>
    d47a:	08d7      	lsrs	r7, r2, #3
    d47c:	0749      	lsls	r1, r1, #29
    d47e:	430f      	orrs	r7, r1
    d480:	001c      	movs	r4, r3
    d482:	e7d9      	b.n	d438 <__aeabi_dsub+0x558>
    d484:	2100      	movs	r1, #0
    d486:	e771      	b.n	d36c <__aeabi_dsub+0x48c>
    d488:	2500      	movs	r5, #0
    d48a:	2700      	movs	r7, #0
    d48c:	e5e9      	b.n	d062 <__aeabi_dsub+0x182>
    d48e:	002e      	movs	r6, r5
    d490:	0027      	movs	r7, r4
    d492:	3e20      	subs	r6, #32
    d494:	40f7      	lsrs	r7, r6
    d496:	2d20      	cmp	r5, #32
    d498:	d02f      	beq.n	d4fa <__aeabi_dsub+0x61a>
    d49a:	2640      	movs	r6, #64	; 0x40
    d49c:	1b75      	subs	r5, r6, r5
    d49e:	40ac      	lsls	r4, r5
    d4a0:	4650      	mov	r0, sl
    d4a2:	4320      	orrs	r0, r4
    d4a4:	1e44      	subs	r4, r0, #1
    d4a6:	41a0      	sbcs	r0, r4
    d4a8:	2400      	movs	r4, #0
    d4aa:	4338      	orrs	r0, r7
    d4ac:	e6dc      	b.n	d268 <__aeabi_dsub+0x388>
    d4ae:	2480      	movs	r4, #128	; 0x80
    d4b0:	2500      	movs	r5, #0
    d4b2:	0324      	lsls	r4, r4, #12
    d4b4:	4e13      	ldr	r6, [pc, #76]	; (d504 <__aeabi_dsub+0x624>)
    d4b6:	2700      	movs	r7, #0
    d4b8:	e5d3      	b.n	d062 <__aeabi_dsub+0x182>
    d4ba:	4650      	mov	r0, sl
    d4bc:	4320      	orrs	r0, r4
    d4be:	0007      	movs	r7, r0
    d4c0:	1e78      	subs	r0, r7, #1
    d4c2:	4187      	sbcs	r7, r0
    d4c4:	2400      	movs	r4, #0
    d4c6:	18bf      	adds	r7, r7, r2
    d4c8:	e760      	b.n	d38c <__aeabi_dsub+0x4ac>
    d4ca:	000c      	movs	r4, r1
    d4cc:	0017      	movs	r7, r2
    d4ce:	e58d      	b.n	cfec <__aeabi_dsub+0x10c>
    d4d0:	000c      	movs	r4, r1
    d4d2:	0017      	movs	r7, r2
    d4d4:	4e0b      	ldr	r6, [pc, #44]	; (d504 <__aeabi_dsub+0x624>)
    d4d6:	e589      	b.n	cfec <__aeabi_dsub+0x10c>
    d4d8:	001e      	movs	r6, r3
    d4da:	0027      	movs	r7, r4
    d4dc:	3e20      	subs	r6, #32
    d4de:	40f7      	lsrs	r7, r6
    d4e0:	2b20      	cmp	r3, #32
    d4e2:	d00c      	beq.n	d4fe <__aeabi_dsub+0x61e>
    d4e4:	2640      	movs	r6, #64	; 0x40
    d4e6:	1af3      	subs	r3, r6, r3
    d4e8:	409c      	lsls	r4, r3
    d4ea:	4650      	mov	r0, sl
    d4ec:	4320      	orrs	r0, r4
    d4ee:	1e44      	subs	r4, r0, #1
    d4f0:	41a0      	sbcs	r0, r4
    d4f2:	4307      	orrs	r7, r0
    d4f4:	2400      	movs	r4, #0
    d4f6:	18bf      	adds	r7, r7, r2
    d4f8:	e748      	b.n	d38c <__aeabi_dsub+0x4ac>
    d4fa:	2400      	movs	r4, #0
    d4fc:	e7d0      	b.n	d4a0 <__aeabi_dsub+0x5c0>
    d4fe:	2400      	movs	r4, #0
    d500:	e7f3      	b.n	d4ea <__aeabi_dsub+0x60a>
    d502:	46c0      	nop			; (mov r8, r8)
    d504:	000007ff 	.word	0x000007ff
    d508:	ff7fffff 	.word	0xff7fffff

0000d50c <__aeabi_d2iz>:
    d50c:	b530      	push	{r4, r5, lr}
    d50e:	4d13      	ldr	r5, [pc, #76]	; (d55c <__aeabi_d2iz+0x50>)
    d510:	030a      	lsls	r2, r1, #12
    d512:	004b      	lsls	r3, r1, #1
    d514:	0b12      	lsrs	r2, r2, #12
    d516:	0d5b      	lsrs	r3, r3, #21
    d518:	0fc9      	lsrs	r1, r1, #31
    d51a:	2400      	movs	r4, #0
    d51c:	42ab      	cmp	r3, r5
    d51e:	dd10      	ble.n	d542 <__aeabi_d2iz+0x36>
    d520:	4c0f      	ldr	r4, [pc, #60]	; (d560 <__aeabi_d2iz+0x54>)
    d522:	42a3      	cmp	r3, r4
    d524:	dc0f      	bgt.n	d546 <__aeabi_d2iz+0x3a>
    d526:	2480      	movs	r4, #128	; 0x80
    d528:	4d0e      	ldr	r5, [pc, #56]	; (d564 <__aeabi_d2iz+0x58>)
    d52a:	0364      	lsls	r4, r4, #13
    d52c:	4322      	orrs	r2, r4
    d52e:	1aed      	subs	r5, r5, r3
    d530:	2d1f      	cmp	r5, #31
    d532:	dd0b      	ble.n	d54c <__aeabi_d2iz+0x40>
    d534:	480c      	ldr	r0, [pc, #48]	; (d568 <__aeabi_d2iz+0x5c>)
    d536:	1ac3      	subs	r3, r0, r3
    d538:	40da      	lsrs	r2, r3
    d53a:	4254      	negs	r4, r2
    d53c:	2900      	cmp	r1, #0
    d53e:	d100      	bne.n	d542 <__aeabi_d2iz+0x36>
    d540:	0014      	movs	r4, r2
    d542:	0020      	movs	r0, r4
    d544:	bd30      	pop	{r4, r5, pc}
    d546:	4b09      	ldr	r3, [pc, #36]	; (d56c <__aeabi_d2iz+0x60>)
    d548:	18cc      	adds	r4, r1, r3
    d54a:	e7fa      	b.n	d542 <__aeabi_d2iz+0x36>
    d54c:	4c08      	ldr	r4, [pc, #32]	; (d570 <__aeabi_d2iz+0x64>)
    d54e:	40e8      	lsrs	r0, r5
    d550:	46a4      	mov	ip, r4
    d552:	4463      	add	r3, ip
    d554:	409a      	lsls	r2, r3
    d556:	4302      	orrs	r2, r0
    d558:	e7ef      	b.n	d53a <__aeabi_d2iz+0x2e>
    d55a:	46c0      	nop			; (mov r8, r8)
    d55c:	000003fe 	.word	0x000003fe
    d560:	0000041d 	.word	0x0000041d
    d564:	00000433 	.word	0x00000433
    d568:	00000413 	.word	0x00000413
    d56c:	7fffffff 	.word	0x7fffffff
    d570:	fffffbed 	.word	0xfffffbed

0000d574 <__aeabi_i2d>:
    d574:	b570      	push	{r4, r5, r6, lr}
    d576:	2800      	cmp	r0, #0
    d578:	d030      	beq.n	d5dc <__aeabi_i2d+0x68>
    d57a:	17c3      	asrs	r3, r0, #31
    d57c:	18c4      	adds	r4, r0, r3
    d57e:	405c      	eors	r4, r3
    d580:	0fc5      	lsrs	r5, r0, #31
    d582:	0020      	movs	r0, r4
    d584:	f000 f94c 	bl	d820 <__clzsi2>
    d588:	4b17      	ldr	r3, [pc, #92]	; (d5e8 <__aeabi_i2d+0x74>)
    d58a:	4a18      	ldr	r2, [pc, #96]	; (d5ec <__aeabi_i2d+0x78>)
    d58c:	1a1b      	subs	r3, r3, r0
    d58e:	1ad2      	subs	r2, r2, r3
    d590:	2a1f      	cmp	r2, #31
    d592:	dd18      	ble.n	d5c6 <__aeabi_i2d+0x52>
    d594:	4a16      	ldr	r2, [pc, #88]	; (d5f0 <__aeabi_i2d+0x7c>)
    d596:	1ad2      	subs	r2, r2, r3
    d598:	4094      	lsls	r4, r2
    d59a:	2200      	movs	r2, #0
    d59c:	0324      	lsls	r4, r4, #12
    d59e:	055b      	lsls	r3, r3, #21
    d5a0:	0b24      	lsrs	r4, r4, #12
    d5a2:	0d5b      	lsrs	r3, r3, #21
    d5a4:	2100      	movs	r1, #0
    d5a6:	0010      	movs	r0, r2
    d5a8:	0324      	lsls	r4, r4, #12
    d5aa:	0d0a      	lsrs	r2, r1, #20
    d5ac:	0b24      	lsrs	r4, r4, #12
    d5ae:	0512      	lsls	r2, r2, #20
    d5b0:	4322      	orrs	r2, r4
    d5b2:	4c10      	ldr	r4, [pc, #64]	; (d5f4 <__aeabi_i2d+0x80>)
    d5b4:	051b      	lsls	r3, r3, #20
    d5b6:	4022      	ands	r2, r4
    d5b8:	4313      	orrs	r3, r2
    d5ba:	005b      	lsls	r3, r3, #1
    d5bc:	07ed      	lsls	r5, r5, #31
    d5be:	085b      	lsrs	r3, r3, #1
    d5c0:	432b      	orrs	r3, r5
    d5c2:	0019      	movs	r1, r3
    d5c4:	bd70      	pop	{r4, r5, r6, pc}
    d5c6:	0021      	movs	r1, r4
    d5c8:	4091      	lsls	r1, r2
    d5ca:	000a      	movs	r2, r1
    d5cc:	210b      	movs	r1, #11
    d5ce:	1a08      	subs	r0, r1, r0
    d5d0:	40c4      	lsrs	r4, r0
    d5d2:	055b      	lsls	r3, r3, #21
    d5d4:	0324      	lsls	r4, r4, #12
    d5d6:	0b24      	lsrs	r4, r4, #12
    d5d8:	0d5b      	lsrs	r3, r3, #21
    d5da:	e7e3      	b.n	d5a4 <__aeabi_i2d+0x30>
    d5dc:	2500      	movs	r5, #0
    d5de:	2300      	movs	r3, #0
    d5e0:	2400      	movs	r4, #0
    d5e2:	2200      	movs	r2, #0
    d5e4:	e7de      	b.n	d5a4 <__aeabi_i2d+0x30>
    d5e6:	46c0      	nop			; (mov r8, r8)
    d5e8:	0000041e 	.word	0x0000041e
    d5ec:	00000433 	.word	0x00000433
    d5f0:	00000413 	.word	0x00000413
    d5f4:	800fffff 	.word	0x800fffff

0000d5f8 <__aeabi_ui2d>:
    d5f8:	b510      	push	{r4, lr}
    d5fa:	1e04      	subs	r4, r0, #0
    d5fc:	d028      	beq.n	d650 <__aeabi_ui2d+0x58>
    d5fe:	f000 f90f 	bl	d820 <__clzsi2>
    d602:	4b15      	ldr	r3, [pc, #84]	; (d658 <__aeabi_ui2d+0x60>)
    d604:	4a15      	ldr	r2, [pc, #84]	; (d65c <__aeabi_ui2d+0x64>)
    d606:	1a1b      	subs	r3, r3, r0
    d608:	1ad2      	subs	r2, r2, r3
    d60a:	2a1f      	cmp	r2, #31
    d60c:	dd15      	ble.n	d63a <__aeabi_ui2d+0x42>
    d60e:	4a14      	ldr	r2, [pc, #80]	; (d660 <__aeabi_ui2d+0x68>)
    d610:	1ad2      	subs	r2, r2, r3
    d612:	4094      	lsls	r4, r2
    d614:	2200      	movs	r2, #0
    d616:	0324      	lsls	r4, r4, #12
    d618:	055b      	lsls	r3, r3, #21
    d61a:	0b24      	lsrs	r4, r4, #12
    d61c:	0d5b      	lsrs	r3, r3, #21
    d61e:	2100      	movs	r1, #0
    d620:	0010      	movs	r0, r2
    d622:	0324      	lsls	r4, r4, #12
    d624:	0d0a      	lsrs	r2, r1, #20
    d626:	0b24      	lsrs	r4, r4, #12
    d628:	0512      	lsls	r2, r2, #20
    d62a:	4322      	orrs	r2, r4
    d62c:	4c0d      	ldr	r4, [pc, #52]	; (d664 <__aeabi_ui2d+0x6c>)
    d62e:	051b      	lsls	r3, r3, #20
    d630:	4022      	ands	r2, r4
    d632:	4313      	orrs	r3, r2
    d634:	005b      	lsls	r3, r3, #1
    d636:	0859      	lsrs	r1, r3, #1
    d638:	bd10      	pop	{r4, pc}
    d63a:	0021      	movs	r1, r4
    d63c:	4091      	lsls	r1, r2
    d63e:	000a      	movs	r2, r1
    d640:	210b      	movs	r1, #11
    d642:	1a08      	subs	r0, r1, r0
    d644:	40c4      	lsrs	r4, r0
    d646:	055b      	lsls	r3, r3, #21
    d648:	0324      	lsls	r4, r4, #12
    d64a:	0b24      	lsrs	r4, r4, #12
    d64c:	0d5b      	lsrs	r3, r3, #21
    d64e:	e7e6      	b.n	d61e <__aeabi_ui2d+0x26>
    d650:	2300      	movs	r3, #0
    d652:	2400      	movs	r4, #0
    d654:	2200      	movs	r2, #0
    d656:	e7e2      	b.n	d61e <__aeabi_ui2d+0x26>
    d658:	0000041e 	.word	0x0000041e
    d65c:	00000433 	.word	0x00000433
    d660:	00000413 	.word	0x00000413
    d664:	800fffff 	.word	0x800fffff

0000d668 <__aeabi_f2d>:
    d668:	0041      	lsls	r1, r0, #1
    d66a:	0e09      	lsrs	r1, r1, #24
    d66c:	1c4b      	adds	r3, r1, #1
    d66e:	b570      	push	{r4, r5, r6, lr}
    d670:	b2db      	uxtb	r3, r3
    d672:	0246      	lsls	r6, r0, #9
    d674:	0a75      	lsrs	r5, r6, #9
    d676:	0fc4      	lsrs	r4, r0, #31
    d678:	2b01      	cmp	r3, #1
    d67a:	dd14      	ble.n	d6a6 <__aeabi_f2d+0x3e>
    d67c:	23e0      	movs	r3, #224	; 0xe0
    d67e:	009b      	lsls	r3, r3, #2
    d680:	076d      	lsls	r5, r5, #29
    d682:	0b36      	lsrs	r6, r6, #12
    d684:	18cb      	adds	r3, r1, r3
    d686:	2100      	movs	r1, #0
    d688:	0d0a      	lsrs	r2, r1, #20
    d68a:	0028      	movs	r0, r5
    d68c:	0512      	lsls	r2, r2, #20
    d68e:	4d1c      	ldr	r5, [pc, #112]	; (d700 <__aeabi_f2d+0x98>)
    d690:	4332      	orrs	r2, r6
    d692:	055b      	lsls	r3, r3, #21
    d694:	402a      	ands	r2, r5
    d696:	085b      	lsrs	r3, r3, #1
    d698:	4313      	orrs	r3, r2
    d69a:	005b      	lsls	r3, r3, #1
    d69c:	07e4      	lsls	r4, r4, #31
    d69e:	085b      	lsrs	r3, r3, #1
    d6a0:	4323      	orrs	r3, r4
    d6a2:	0019      	movs	r1, r3
    d6a4:	bd70      	pop	{r4, r5, r6, pc}
    d6a6:	2900      	cmp	r1, #0
    d6a8:	d114      	bne.n	d6d4 <__aeabi_f2d+0x6c>
    d6aa:	2d00      	cmp	r5, #0
    d6ac:	d01e      	beq.n	d6ec <__aeabi_f2d+0x84>
    d6ae:	0028      	movs	r0, r5
    d6b0:	f000 f8b6 	bl	d820 <__clzsi2>
    d6b4:	280a      	cmp	r0, #10
    d6b6:	dc1c      	bgt.n	d6f2 <__aeabi_f2d+0x8a>
    d6b8:	230b      	movs	r3, #11
    d6ba:	002a      	movs	r2, r5
    d6bc:	1a1b      	subs	r3, r3, r0
    d6be:	40da      	lsrs	r2, r3
    d6c0:	0003      	movs	r3, r0
    d6c2:	3315      	adds	r3, #21
    d6c4:	409d      	lsls	r5, r3
    d6c6:	4b0f      	ldr	r3, [pc, #60]	; (d704 <__aeabi_f2d+0x9c>)
    d6c8:	0312      	lsls	r2, r2, #12
    d6ca:	1a1b      	subs	r3, r3, r0
    d6cc:	055b      	lsls	r3, r3, #21
    d6ce:	0b16      	lsrs	r6, r2, #12
    d6d0:	0d5b      	lsrs	r3, r3, #21
    d6d2:	e7d8      	b.n	d686 <__aeabi_f2d+0x1e>
    d6d4:	2d00      	cmp	r5, #0
    d6d6:	d006      	beq.n	d6e6 <__aeabi_f2d+0x7e>
    d6d8:	0b32      	lsrs	r2, r6, #12
    d6da:	2680      	movs	r6, #128	; 0x80
    d6dc:	0336      	lsls	r6, r6, #12
    d6de:	076d      	lsls	r5, r5, #29
    d6e0:	4316      	orrs	r6, r2
    d6e2:	4b09      	ldr	r3, [pc, #36]	; (d708 <__aeabi_f2d+0xa0>)
    d6e4:	e7cf      	b.n	d686 <__aeabi_f2d+0x1e>
    d6e6:	4b08      	ldr	r3, [pc, #32]	; (d708 <__aeabi_f2d+0xa0>)
    d6e8:	2600      	movs	r6, #0
    d6ea:	e7cc      	b.n	d686 <__aeabi_f2d+0x1e>
    d6ec:	2300      	movs	r3, #0
    d6ee:	2600      	movs	r6, #0
    d6f0:	e7c9      	b.n	d686 <__aeabi_f2d+0x1e>
    d6f2:	0003      	movs	r3, r0
    d6f4:	002a      	movs	r2, r5
    d6f6:	3b0b      	subs	r3, #11
    d6f8:	409a      	lsls	r2, r3
    d6fa:	2500      	movs	r5, #0
    d6fc:	e7e3      	b.n	d6c6 <__aeabi_f2d+0x5e>
    d6fe:	46c0      	nop			; (mov r8, r8)
    d700:	800fffff 	.word	0x800fffff
    d704:	00000389 	.word	0x00000389
    d708:	000007ff 	.word	0x000007ff

0000d70c <__aeabi_d2f>:
    d70c:	b5f0      	push	{r4, r5, r6, r7, lr}
    d70e:	004c      	lsls	r4, r1, #1
    d710:	0d64      	lsrs	r4, r4, #21
    d712:	030b      	lsls	r3, r1, #12
    d714:	1c62      	adds	r2, r4, #1
    d716:	0f45      	lsrs	r5, r0, #29
    d718:	0a5b      	lsrs	r3, r3, #9
    d71a:	0552      	lsls	r2, r2, #21
    d71c:	432b      	orrs	r3, r5
    d71e:	0fc9      	lsrs	r1, r1, #31
    d720:	00c5      	lsls	r5, r0, #3
    d722:	0d52      	lsrs	r2, r2, #21
    d724:	2a01      	cmp	r2, #1
    d726:	dd28      	ble.n	d77a <__aeabi_d2f+0x6e>
    d728:	4a3a      	ldr	r2, [pc, #232]	; (d814 <__aeabi_d2f+0x108>)
    d72a:	18a6      	adds	r6, r4, r2
    d72c:	2efe      	cmp	r6, #254	; 0xfe
    d72e:	dc1b      	bgt.n	d768 <__aeabi_d2f+0x5c>
    d730:	2e00      	cmp	r6, #0
    d732:	dd3e      	ble.n	d7b2 <__aeabi_d2f+0xa6>
    d734:	0180      	lsls	r0, r0, #6
    d736:	0002      	movs	r2, r0
    d738:	1e50      	subs	r0, r2, #1
    d73a:	4182      	sbcs	r2, r0
    d73c:	0f6d      	lsrs	r5, r5, #29
    d73e:	432a      	orrs	r2, r5
    d740:	00db      	lsls	r3, r3, #3
    d742:	4313      	orrs	r3, r2
    d744:	075a      	lsls	r2, r3, #29
    d746:	d004      	beq.n	d752 <__aeabi_d2f+0x46>
    d748:	220f      	movs	r2, #15
    d74a:	401a      	ands	r2, r3
    d74c:	2a04      	cmp	r2, #4
    d74e:	d000      	beq.n	d752 <__aeabi_d2f+0x46>
    d750:	3304      	adds	r3, #4
    d752:	2280      	movs	r2, #128	; 0x80
    d754:	04d2      	lsls	r2, r2, #19
    d756:	401a      	ands	r2, r3
    d758:	d05a      	beq.n	d810 <__aeabi_d2f+0x104>
    d75a:	3601      	adds	r6, #1
    d75c:	2eff      	cmp	r6, #255	; 0xff
    d75e:	d003      	beq.n	d768 <__aeabi_d2f+0x5c>
    d760:	019b      	lsls	r3, r3, #6
    d762:	0a5b      	lsrs	r3, r3, #9
    d764:	b2f4      	uxtb	r4, r6
    d766:	e001      	b.n	d76c <__aeabi_d2f+0x60>
    d768:	24ff      	movs	r4, #255	; 0xff
    d76a:	2300      	movs	r3, #0
    d76c:	0258      	lsls	r0, r3, #9
    d76e:	05e4      	lsls	r4, r4, #23
    d770:	0a40      	lsrs	r0, r0, #9
    d772:	07c9      	lsls	r1, r1, #31
    d774:	4320      	orrs	r0, r4
    d776:	4308      	orrs	r0, r1
    d778:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d77a:	2c00      	cmp	r4, #0
    d77c:	d007      	beq.n	d78e <__aeabi_d2f+0x82>
    d77e:	431d      	orrs	r5, r3
    d780:	d0f2      	beq.n	d768 <__aeabi_d2f+0x5c>
    d782:	2080      	movs	r0, #128	; 0x80
    d784:	00db      	lsls	r3, r3, #3
    d786:	0480      	lsls	r0, r0, #18
    d788:	4303      	orrs	r3, r0
    d78a:	26ff      	movs	r6, #255	; 0xff
    d78c:	e7da      	b.n	d744 <__aeabi_d2f+0x38>
    d78e:	432b      	orrs	r3, r5
    d790:	d003      	beq.n	d79a <__aeabi_d2f+0x8e>
    d792:	2305      	movs	r3, #5
    d794:	08db      	lsrs	r3, r3, #3
    d796:	2cff      	cmp	r4, #255	; 0xff
    d798:	d003      	beq.n	d7a2 <__aeabi_d2f+0x96>
    d79a:	025b      	lsls	r3, r3, #9
    d79c:	0a5b      	lsrs	r3, r3, #9
    d79e:	b2e4      	uxtb	r4, r4
    d7a0:	e7e4      	b.n	d76c <__aeabi_d2f+0x60>
    d7a2:	2b00      	cmp	r3, #0
    d7a4:	d032      	beq.n	d80c <__aeabi_d2f+0x100>
    d7a6:	2080      	movs	r0, #128	; 0x80
    d7a8:	03c0      	lsls	r0, r0, #15
    d7aa:	4303      	orrs	r3, r0
    d7ac:	025b      	lsls	r3, r3, #9
    d7ae:	0a5b      	lsrs	r3, r3, #9
    d7b0:	e7dc      	b.n	d76c <__aeabi_d2f+0x60>
    d7b2:	0032      	movs	r2, r6
    d7b4:	3217      	adds	r2, #23
    d7b6:	db14      	blt.n	d7e2 <__aeabi_d2f+0xd6>
    d7b8:	2280      	movs	r2, #128	; 0x80
    d7ba:	271e      	movs	r7, #30
    d7bc:	0412      	lsls	r2, r2, #16
    d7be:	4313      	orrs	r3, r2
    d7c0:	1bbf      	subs	r7, r7, r6
    d7c2:	2f1f      	cmp	r7, #31
    d7c4:	dc0f      	bgt.n	d7e6 <__aeabi_d2f+0xda>
    d7c6:	4a14      	ldr	r2, [pc, #80]	; (d818 <__aeabi_d2f+0x10c>)
    d7c8:	4694      	mov	ip, r2
    d7ca:	4464      	add	r4, ip
    d7cc:	002a      	movs	r2, r5
    d7ce:	40a5      	lsls	r5, r4
    d7d0:	002e      	movs	r6, r5
    d7d2:	40a3      	lsls	r3, r4
    d7d4:	1e75      	subs	r5, r6, #1
    d7d6:	41ae      	sbcs	r6, r5
    d7d8:	40fa      	lsrs	r2, r7
    d7da:	4333      	orrs	r3, r6
    d7dc:	4313      	orrs	r3, r2
    d7de:	2600      	movs	r6, #0
    d7e0:	e7b0      	b.n	d744 <__aeabi_d2f+0x38>
    d7e2:	2400      	movs	r4, #0
    d7e4:	e7d5      	b.n	d792 <__aeabi_d2f+0x86>
    d7e6:	2202      	movs	r2, #2
    d7e8:	4252      	negs	r2, r2
    d7ea:	1b96      	subs	r6, r2, r6
    d7ec:	001a      	movs	r2, r3
    d7ee:	40f2      	lsrs	r2, r6
    d7f0:	2f20      	cmp	r7, #32
    d7f2:	d009      	beq.n	d808 <__aeabi_d2f+0xfc>
    d7f4:	4809      	ldr	r0, [pc, #36]	; (d81c <__aeabi_d2f+0x110>)
    d7f6:	4684      	mov	ip, r0
    d7f8:	4464      	add	r4, ip
    d7fa:	40a3      	lsls	r3, r4
    d7fc:	432b      	orrs	r3, r5
    d7fe:	1e5d      	subs	r5, r3, #1
    d800:	41ab      	sbcs	r3, r5
    d802:	2600      	movs	r6, #0
    d804:	4313      	orrs	r3, r2
    d806:	e79d      	b.n	d744 <__aeabi_d2f+0x38>
    d808:	2300      	movs	r3, #0
    d80a:	e7f7      	b.n	d7fc <__aeabi_d2f+0xf0>
    d80c:	2300      	movs	r3, #0
    d80e:	e7ad      	b.n	d76c <__aeabi_d2f+0x60>
    d810:	0034      	movs	r4, r6
    d812:	e7bf      	b.n	d794 <__aeabi_d2f+0x88>
    d814:	fffffc80 	.word	0xfffffc80
    d818:	fffffc82 	.word	0xfffffc82
    d81c:	fffffca2 	.word	0xfffffca2

0000d820 <__clzsi2>:
    d820:	211c      	movs	r1, #28
    d822:	2301      	movs	r3, #1
    d824:	041b      	lsls	r3, r3, #16
    d826:	4298      	cmp	r0, r3
    d828:	d301      	bcc.n	d82e <__clzsi2+0xe>
    d82a:	0c00      	lsrs	r0, r0, #16
    d82c:	3910      	subs	r1, #16
    d82e:	0a1b      	lsrs	r3, r3, #8
    d830:	4298      	cmp	r0, r3
    d832:	d301      	bcc.n	d838 <__clzsi2+0x18>
    d834:	0a00      	lsrs	r0, r0, #8
    d836:	3908      	subs	r1, #8
    d838:	091b      	lsrs	r3, r3, #4
    d83a:	4298      	cmp	r0, r3
    d83c:	d301      	bcc.n	d842 <__clzsi2+0x22>
    d83e:	0900      	lsrs	r0, r0, #4
    d840:	3904      	subs	r1, #4
    d842:	a202      	add	r2, pc, #8	; (adr r2, d84c <__clzsi2+0x2c>)
    d844:	5c10      	ldrb	r0, [r2, r0]
    d846:	1840      	adds	r0, r0, r1
    d848:	4770      	bx	lr
    d84a:	46c0      	nop			; (mov r8, r8)
    d84c:	02020304 	.word	0x02020304
    d850:	01010101 	.word	0x01010101
	...

0000d85c <__clzdi2>:
    d85c:	b510      	push	{r4, lr}
    d85e:	2900      	cmp	r1, #0
    d860:	d103      	bne.n	d86a <__clzdi2+0xe>
    d862:	f7ff ffdd 	bl	d820 <__clzsi2>
    d866:	3020      	adds	r0, #32
    d868:	e002      	b.n	d870 <__clzdi2+0x14>
    d86a:	1c08      	adds	r0, r1, #0
    d86c:	f7ff ffd8 	bl	d820 <__clzsi2>
    d870:	bd10      	pop	{r4, pc}
    d872:	46c0      	nop			; (mov r8, r8)

0000d874 <__libc_init_array>:
    d874:	b570      	push	{r4, r5, r6, lr}
    d876:	2600      	movs	r6, #0
    d878:	4d0c      	ldr	r5, [pc, #48]	; (d8ac <__libc_init_array+0x38>)
    d87a:	4c0d      	ldr	r4, [pc, #52]	; (d8b0 <__libc_init_array+0x3c>)
    d87c:	1b64      	subs	r4, r4, r5
    d87e:	10a4      	asrs	r4, r4, #2
    d880:	42a6      	cmp	r6, r4
    d882:	d109      	bne.n	d898 <__libc_init_array+0x24>
    d884:	2600      	movs	r6, #0
    d886:	f000 fef5 	bl	e674 <_init>
    d88a:	4d0a      	ldr	r5, [pc, #40]	; (d8b4 <__libc_init_array+0x40>)
    d88c:	4c0a      	ldr	r4, [pc, #40]	; (d8b8 <__libc_init_array+0x44>)
    d88e:	1b64      	subs	r4, r4, r5
    d890:	10a4      	asrs	r4, r4, #2
    d892:	42a6      	cmp	r6, r4
    d894:	d105      	bne.n	d8a2 <__libc_init_array+0x2e>
    d896:	bd70      	pop	{r4, r5, r6, pc}
    d898:	00b3      	lsls	r3, r6, #2
    d89a:	58eb      	ldr	r3, [r5, r3]
    d89c:	4798      	blx	r3
    d89e:	3601      	adds	r6, #1
    d8a0:	e7ee      	b.n	d880 <__libc_init_array+0xc>
    d8a2:	00b3      	lsls	r3, r6, #2
    d8a4:	58eb      	ldr	r3, [r5, r3]
    d8a6:	4798      	blx	r3
    d8a8:	3601      	adds	r6, #1
    d8aa:	e7f2      	b.n	d892 <__libc_init_array+0x1e>
    d8ac:	0000e680 	.word	0x0000e680
    d8b0:	0000e680 	.word	0x0000e680
    d8b4:	0000e680 	.word	0x0000e680
    d8b8:	0000e684 	.word	0x0000e684

0000d8bc <memcpy>:
    d8bc:	2300      	movs	r3, #0
    d8be:	b510      	push	{r4, lr}
    d8c0:	429a      	cmp	r2, r3
    d8c2:	d100      	bne.n	d8c6 <memcpy+0xa>
    d8c4:	bd10      	pop	{r4, pc}
    d8c6:	5ccc      	ldrb	r4, [r1, r3]
    d8c8:	54c4      	strb	r4, [r0, r3]
    d8ca:	3301      	adds	r3, #1
    d8cc:	e7f8      	b.n	d8c0 <memcpy+0x4>

0000d8ce <memset>:
    d8ce:	0003      	movs	r3, r0
    d8d0:	1882      	adds	r2, r0, r2
    d8d2:	4293      	cmp	r3, r2
    d8d4:	d100      	bne.n	d8d8 <memset+0xa>
    d8d6:	4770      	bx	lr
    d8d8:	7019      	strb	r1, [r3, #0]
    d8da:	3301      	adds	r3, #1
    d8dc:	e7f9      	b.n	d8d2 <memset+0x4>
	...

0000d8e0 <sniprintf>:
    d8e0:	b40c      	push	{r2, r3}
    d8e2:	b530      	push	{r4, r5, lr}
    d8e4:	4b16      	ldr	r3, [pc, #88]	; (d940 <sniprintf+0x60>)
    d8e6:	b09d      	sub	sp, #116	; 0x74
    d8e8:	1e0c      	subs	r4, r1, #0
    d8ea:	681d      	ldr	r5, [r3, #0]
    d8ec:	da08      	bge.n	d900 <sniprintf+0x20>
    d8ee:	238b      	movs	r3, #139	; 0x8b
    d8f0:	2001      	movs	r0, #1
    d8f2:	602b      	str	r3, [r5, #0]
    d8f4:	4240      	negs	r0, r0
    d8f6:	b01d      	add	sp, #116	; 0x74
    d8f8:	bc30      	pop	{r4, r5}
    d8fa:	bc08      	pop	{r3}
    d8fc:	b002      	add	sp, #8
    d8fe:	4718      	bx	r3
    d900:	2382      	movs	r3, #130	; 0x82
    d902:	a902      	add	r1, sp, #8
    d904:	009b      	lsls	r3, r3, #2
    d906:	818b      	strh	r3, [r1, #12]
    d908:	2300      	movs	r3, #0
    d90a:	9002      	str	r0, [sp, #8]
    d90c:	6108      	str	r0, [r1, #16]
    d90e:	429c      	cmp	r4, r3
    d910:	d000      	beq.n	d914 <sniprintf+0x34>
    d912:	1e63      	subs	r3, r4, #1
    d914:	608b      	str	r3, [r1, #8]
    d916:	614b      	str	r3, [r1, #20]
    d918:	2301      	movs	r3, #1
    d91a:	425b      	negs	r3, r3
    d91c:	81cb      	strh	r3, [r1, #14]
    d91e:	9a20      	ldr	r2, [sp, #128]	; 0x80
    d920:	ab21      	add	r3, sp, #132	; 0x84
    d922:	0028      	movs	r0, r5
    d924:	9301      	str	r3, [sp, #4]
    d926:	f000 f899 	bl	da5c <_svfiprintf_r>
    d92a:	1c43      	adds	r3, r0, #1
    d92c:	da01      	bge.n	d932 <sniprintf+0x52>
    d92e:	238b      	movs	r3, #139	; 0x8b
    d930:	602b      	str	r3, [r5, #0]
    d932:	2c00      	cmp	r4, #0
    d934:	d0df      	beq.n	d8f6 <sniprintf+0x16>
    d936:	2300      	movs	r3, #0
    d938:	9a02      	ldr	r2, [sp, #8]
    d93a:	7013      	strb	r3, [r2, #0]
    d93c:	e7db      	b.n	d8f6 <sniprintf+0x16>
    d93e:	46c0      	nop			; (mov r8, r8)
    d940:	20000124 	.word	0x20000124

0000d944 <siprintf>:
    d944:	b40e      	push	{r1, r2, r3}
    d946:	b510      	push	{r4, lr}
    d948:	b09d      	sub	sp, #116	; 0x74
    d94a:	a902      	add	r1, sp, #8
    d94c:	9002      	str	r0, [sp, #8]
    d94e:	6108      	str	r0, [r1, #16]
    d950:	480b      	ldr	r0, [pc, #44]	; (d980 <siprintf+0x3c>)
    d952:	2482      	movs	r4, #130	; 0x82
    d954:	6088      	str	r0, [r1, #8]
    d956:	6148      	str	r0, [r1, #20]
    d958:	2001      	movs	r0, #1
    d95a:	4240      	negs	r0, r0
    d95c:	ab1f      	add	r3, sp, #124	; 0x7c
    d95e:	81c8      	strh	r0, [r1, #14]
    d960:	4808      	ldr	r0, [pc, #32]	; (d984 <siprintf+0x40>)
    d962:	cb04      	ldmia	r3!, {r2}
    d964:	00a4      	lsls	r4, r4, #2
    d966:	6800      	ldr	r0, [r0, #0]
    d968:	9301      	str	r3, [sp, #4]
    d96a:	818c      	strh	r4, [r1, #12]
    d96c:	f000 f876 	bl	da5c <_svfiprintf_r>
    d970:	2300      	movs	r3, #0
    d972:	9a02      	ldr	r2, [sp, #8]
    d974:	7013      	strb	r3, [r2, #0]
    d976:	b01d      	add	sp, #116	; 0x74
    d978:	bc10      	pop	{r4}
    d97a:	bc08      	pop	{r3}
    d97c:	b003      	add	sp, #12
    d97e:	4718      	bx	r3
    d980:	7fffffff 	.word	0x7fffffff
    d984:	20000124 	.word	0x20000124

0000d988 <strlen>:
    d988:	2300      	movs	r3, #0
    d98a:	5cc2      	ldrb	r2, [r0, r3]
    d98c:	3301      	adds	r3, #1
    d98e:	2a00      	cmp	r2, #0
    d990:	d1fb      	bne.n	d98a <strlen+0x2>
    d992:	1e58      	subs	r0, r3, #1
    d994:	4770      	bx	lr
	...

0000d998 <__ssputs_r>:
    d998:	b5f0      	push	{r4, r5, r6, r7, lr}
    d99a:	688e      	ldr	r6, [r1, #8]
    d99c:	b085      	sub	sp, #20
    d99e:	0007      	movs	r7, r0
    d9a0:	000c      	movs	r4, r1
    d9a2:	9203      	str	r2, [sp, #12]
    d9a4:	9301      	str	r3, [sp, #4]
    d9a6:	429e      	cmp	r6, r3
    d9a8:	d839      	bhi.n	da1e <__ssputs_r+0x86>
    d9aa:	2390      	movs	r3, #144	; 0x90
    d9ac:	898a      	ldrh	r2, [r1, #12]
    d9ae:	00db      	lsls	r3, r3, #3
    d9b0:	421a      	tst	r2, r3
    d9b2:	d034      	beq.n	da1e <__ssputs_r+0x86>
    d9b4:	2503      	movs	r5, #3
    d9b6:	6909      	ldr	r1, [r1, #16]
    d9b8:	6823      	ldr	r3, [r4, #0]
    d9ba:	1a5b      	subs	r3, r3, r1
    d9bc:	9302      	str	r3, [sp, #8]
    d9be:	6963      	ldr	r3, [r4, #20]
    d9c0:	9802      	ldr	r0, [sp, #8]
    d9c2:	435d      	muls	r5, r3
    d9c4:	0feb      	lsrs	r3, r5, #31
    d9c6:	195d      	adds	r5, r3, r5
    d9c8:	9b01      	ldr	r3, [sp, #4]
    d9ca:	106d      	asrs	r5, r5, #1
    d9cc:	3301      	adds	r3, #1
    d9ce:	181b      	adds	r3, r3, r0
    d9d0:	42ab      	cmp	r3, r5
    d9d2:	d900      	bls.n	d9d6 <__ssputs_r+0x3e>
    d9d4:	001d      	movs	r5, r3
    d9d6:	0553      	lsls	r3, r2, #21
    d9d8:	d532      	bpl.n	da40 <__ssputs_r+0xa8>
    d9da:	0029      	movs	r1, r5
    d9dc:	0038      	movs	r0, r7
    d9de:	f000 fb31 	bl	e044 <_malloc_r>
    d9e2:	1e06      	subs	r6, r0, #0
    d9e4:	d109      	bne.n	d9fa <__ssputs_r+0x62>
    d9e6:	230c      	movs	r3, #12
    d9e8:	603b      	str	r3, [r7, #0]
    d9ea:	2340      	movs	r3, #64	; 0x40
    d9ec:	2001      	movs	r0, #1
    d9ee:	89a2      	ldrh	r2, [r4, #12]
    d9f0:	4240      	negs	r0, r0
    d9f2:	4313      	orrs	r3, r2
    d9f4:	81a3      	strh	r3, [r4, #12]
    d9f6:	b005      	add	sp, #20
    d9f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d9fa:	9a02      	ldr	r2, [sp, #8]
    d9fc:	6921      	ldr	r1, [r4, #16]
    d9fe:	f7ff ff5d 	bl	d8bc <memcpy>
    da02:	89a3      	ldrh	r3, [r4, #12]
    da04:	4a14      	ldr	r2, [pc, #80]	; (da58 <__ssputs_r+0xc0>)
    da06:	401a      	ands	r2, r3
    da08:	2380      	movs	r3, #128	; 0x80
    da0a:	4313      	orrs	r3, r2
    da0c:	81a3      	strh	r3, [r4, #12]
    da0e:	9b02      	ldr	r3, [sp, #8]
    da10:	6126      	str	r6, [r4, #16]
    da12:	18f6      	adds	r6, r6, r3
    da14:	6026      	str	r6, [r4, #0]
    da16:	6165      	str	r5, [r4, #20]
    da18:	9e01      	ldr	r6, [sp, #4]
    da1a:	1aed      	subs	r5, r5, r3
    da1c:	60a5      	str	r5, [r4, #8]
    da1e:	9b01      	ldr	r3, [sp, #4]
    da20:	42b3      	cmp	r3, r6
    da22:	d200      	bcs.n	da26 <__ssputs_r+0x8e>
    da24:	001e      	movs	r6, r3
    da26:	0032      	movs	r2, r6
    da28:	9903      	ldr	r1, [sp, #12]
    da2a:	6820      	ldr	r0, [r4, #0]
    da2c:	f000 faad 	bl	df8a <memmove>
    da30:	68a3      	ldr	r3, [r4, #8]
    da32:	2000      	movs	r0, #0
    da34:	1b9b      	subs	r3, r3, r6
    da36:	60a3      	str	r3, [r4, #8]
    da38:	6823      	ldr	r3, [r4, #0]
    da3a:	199e      	adds	r6, r3, r6
    da3c:	6026      	str	r6, [r4, #0]
    da3e:	e7da      	b.n	d9f6 <__ssputs_r+0x5e>
    da40:	002a      	movs	r2, r5
    da42:	0038      	movs	r0, r7
    da44:	f000 fb5c 	bl	e100 <_realloc_r>
    da48:	1e06      	subs	r6, r0, #0
    da4a:	d1e0      	bne.n	da0e <__ssputs_r+0x76>
    da4c:	6921      	ldr	r1, [r4, #16]
    da4e:	0038      	movs	r0, r7
    da50:	f000 faae 	bl	dfb0 <_free_r>
    da54:	e7c7      	b.n	d9e6 <__ssputs_r+0x4e>
    da56:	46c0      	nop			; (mov r8, r8)
    da58:	fffffb7f 	.word	0xfffffb7f

0000da5c <_svfiprintf_r>:
    da5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    da5e:	b09f      	sub	sp, #124	; 0x7c
    da60:	9002      	str	r0, [sp, #8]
    da62:	9305      	str	r3, [sp, #20]
    da64:	898b      	ldrh	r3, [r1, #12]
    da66:	000f      	movs	r7, r1
    da68:	0016      	movs	r6, r2
    da6a:	061b      	lsls	r3, r3, #24
    da6c:	d511      	bpl.n	da92 <_svfiprintf_r+0x36>
    da6e:	690b      	ldr	r3, [r1, #16]
    da70:	2b00      	cmp	r3, #0
    da72:	d10e      	bne.n	da92 <_svfiprintf_r+0x36>
    da74:	2140      	movs	r1, #64	; 0x40
    da76:	f000 fae5 	bl	e044 <_malloc_r>
    da7a:	6038      	str	r0, [r7, #0]
    da7c:	6138      	str	r0, [r7, #16]
    da7e:	2800      	cmp	r0, #0
    da80:	d105      	bne.n	da8e <_svfiprintf_r+0x32>
    da82:	230c      	movs	r3, #12
    da84:	9a02      	ldr	r2, [sp, #8]
    da86:	3801      	subs	r0, #1
    da88:	6013      	str	r3, [r2, #0]
    da8a:	b01f      	add	sp, #124	; 0x7c
    da8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    da8e:	2340      	movs	r3, #64	; 0x40
    da90:	617b      	str	r3, [r7, #20]
    da92:	2300      	movs	r3, #0
    da94:	ad06      	add	r5, sp, #24
    da96:	616b      	str	r3, [r5, #20]
    da98:	3320      	adds	r3, #32
    da9a:	766b      	strb	r3, [r5, #25]
    da9c:	3310      	adds	r3, #16
    da9e:	76ab      	strb	r3, [r5, #26]
    daa0:	0034      	movs	r4, r6
    daa2:	7823      	ldrb	r3, [r4, #0]
    daa4:	2b00      	cmp	r3, #0
    daa6:	d147      	bne.n	db38 <_svfiprintf_r+0xdc>
    daa8:	1ba3      	subs	r3, r4, r6
    daaa:	9304      	str	r3, [sp, #16]
    daac:	d00d      	beq.n	daca <_svfiprintf_r+0x6e>
    daae:	1ba3      	subs	r3, r4, r6
    dab0:	0032      	movs	r2, r6
    dab2:	0039      	movs	r1, r7
    dab4:	9802      	ldr	r0, [sp, #8]
    dab6:	f7ff ff6f 	bl	d998 <__ssputs_r>
    daba:	1c43      	adds	r3, r0, #1
    dabc:	d100      	bne.n	dac0 <_svfiprintf_r+0x64>
    dabe:	e0b5      	b.n	dc2c <_svfiprintf_r+0x1d0>
    dac0:	696a      	ldr	r2, [r5, #20]
    dac2:	9b04      	ldr	r3, [sp, #16]
    dac4:	4694      	mov	ip, r2
    dac6:	4463      	add	r3, ip
    dac8:	616b      	str	r3, [r5, #20]
    daca:	7823      	ldrb	r3, [r4, #0]
    dacc:	2b00      	cmp	r3, #0
    dace:	d100      	bne.n	dad2 <_svfiprintf_r+0x76>
    dad0:	e0ac      	b.n	dc2c <_svfiprintf_r+0x1d0>
    dad2:	2201      	movs	r2, #1
    dad4:	2300      	movs	r3, #0
    dad6:	4252      	negs	r2, r2
    dad8:	606a      	str	r2, [r5, #4]
    dada:	a902      	add	r1, sp, #8
    dadc:	3254      	adds	r2, #84	; 0x54
    dade:	1852      	adds	r2, r2, r1
    dae0:	3401      	adds	r4, #1
    dae2:	602b      	str	r3, [r5, #0]
    dae4:	60eb      	str	r3, [r5, #12]
    dae6:	60ab      	str	r3, [r5, #8]
    dae8:	7013      	strb	r3, [r2, #0]
    daea:	65ab      	str	r3, [r5, #88]	; 0x58
    daec:	4e58      	ldr	r6, [pc, #352]	; (dc50 <_svfiprintf_r+0x1f4>)
    daee:	2205      	movs	r2, #5
    daf0:	7821      	ldrb	r1, [r4, #0]
    daf2:	0030      	movs	r0, r6
    daf4:	f000 fa3e 	bl	df74 <memchr>
    daf8:	1c62      	adds	r2, r4, #1
    dafa:	2800      	cmp	r0, #0
    dafc:	d120      	bne.n	db40 <_svfiprintf_r+0xe4>
    dafe:	6829      	ldr	r1, [r5, #0]
    db00:	06cb      	lsls	r3, r1, #27
    db02:	d504      	bpl.n	db0e <_svfiprintf_r+0xb2>
    db04:	2353      	movs	r3, #83	; 0x53
    db06:	ae02      	add	r6, sp, #8
    db08:	3020      	adds	r0, #32
    db0a:	199b      	adds	r3, r3, r6
    db0c:	7018      	strb	r0, [r3, #0]
    db0e:	070b      	lsls	r3, r1, #28
    db10:	d504      	bpl.n	db1c <_svfiprintf_r+0xc0>
    db12:	2353      	movs	r3, #83	; 0x53
    db14:	202b      	movs	r0, #43	; 0x2b
    db16:	ae02      	add	r6, sp, #8
    db18:	199b      	adds	r3, r3, r6
    db1a:	7018      	strb	r0, [r3, #0]
    db1c:	7823      	ldrb	r3, [r4, #0]
    db1e:	2b2a      	cmp	r3, #42	; 0x2a
    db20:	d016      	beq.n	db50 <_svfiprintf_r+0xf4>
    db22:	2000      	movs	r0, #0
    db24:	210a      	movs	r1, #10
    db26:	9b09      	ldr	r3, [sp, #36]	; 0x24
    db28:	7822      	ldrb	r2, [r4, #0]
    db2a:	3a30      	subs	r2, #48	; 0x30
    db2c:	2a09      	cmp	r2, #9
    db2e:	d955      	bls.n	dbdc <_svfiprintf_r+0x180>
    db30:	2800      	cmp	r0, #0
    db32:	d015      	beq.n	db60 <_svfiprintf_r+0x104>
    db34:	9309      	str	r3, [sp, #36]	; 0x24
    db36:	e013      	b.n	db60 <_svfiprintf_r+0x104>
    db38:	2b25      	cmp	r3, #37	; 0x25
    db3a:	d0b5      	beq.n	daa8 <_svfiprintf_r+0x4c>
    db3c:	3401      	adds	r4, #1
    db3e:	e7b0      	b.n	daa2 <_svfiprintf_r+0x46>
    db40:	2301      	movs	r3, #1
    db42:	1b80      	subs	r0, r0, r6
    db44:	4083      	lsls	r3, r0
    db46:	6829      	ldr	r1, [r5, #0]
    db48:	0014      	movs	r4, r2
    db4a:	430b      	orrs	r3, r1
    db4c:	602b      	str	r3, [r5, #0]
    db4e:	e7cd      	b.n	daec <_svfiprintf_r+0x90>
    db50:	9b05      	ldr	r3, [sp, #20]
    db52:	1d18      	adds	r0, r3, #4
    db54:	681b      	ldr	r3, [r3, #0]
    db56:	9005      	str	r0, [sp, #20]
    db58:	2b00      	cmp	r3, #0
    db5a:	db39      	blt.n	dbd0 <_svfiprintf_r+0x174>
    db5c:	9309      	str	r3, [sp, #36]	; 0x24
    db5e:	0014      	movs	r4, r2
    db60:	7823      	ldrb	r3, [r4, #0]
    db62:	2b2e      	cmp	r3, #46	; 0x2e
    db64:	d10b      	bne.n	db7e <_svfiprintf_r+0x122>
    db66:	7863      	ldrb	r3, [r4, #1]
    db68:	1c62      	adds	r2, r4, #1
    db6a:	2b2a      	cmp	r3, #42	; 0x2a
    db6c:	d13e      	bne.n	dbec <_svfiprintf_r+0x190>
    db6e:	9b05      	ldr	r3, [sp, #20]
    db70:	3402      	adds	r4, #2
    db72:	1d1a      	adds	r2, r3, #4
    db74:	681b      	ldr	r3, [r3, #0]
    db76:	9205      	str	r2, [sp, #20]
    db78:	2b00      	cmp	r3, #0
    db7a:	db34      	blt.n	dbe6 <_svfiprintf_r+0x18a>
    db7c:	9307      	str	r3, [sp, #28]
    db7e:	4e35      	ldr	r6, [pc, #212]	; (dc54 <_svfiprintf_r+0x1f8>)
    db80:	7821      	ldrb	r1, [r4, #0]
    db82:	2203      	movs	r2, #3
    db84:	0030      	movs	r0, r6
    db86:	f000 f9f5 	bl	df74 <memchr>
    db8a:	2800      	cmp	r0, #0
    db8c:	d006      	beq.n	db9c <_svfiprintf_r+0x140>
    db8e:	2340      	movs	r3, #64	; 0x40
    db90:	1b80      	subs	r0, r0, r6
    db92:	4083      	lsls	r3, r0
    db94:	682a      	ldr	r2, [r5, #0]
    db96:	3401      	adds	r4, #1
    db98:	4313      	orrs	r3, r2
    db9a:	602b      	str	r3, [r5, #0]
    db9c:	7821      	ldrb	r1, [r4, #0]
    db9e:	2206      	movs	r2, #6
    dba0:	482d      	ldr	r0, [pc, #180]	; (dc58 <_svfiprintf_r+0x1fc>)
    dba2:	1c66      	adds	r6, r4, #1
    dba4:	7629      	strb	r1, [r5, #24]
    dba6:	f000 f9e5 	bl	df74 <memchr>
    dbaa:	2800      	cmp	r0, #0
    dbac:	d046      	beq.n	dc3c <_svfiprintf_r+0x1e0>
    dbae:	4b2b      	ldr	r3, [pc, #172]	; (dc5c <_svfiprintf_r+0x200>)
    dbb0:	2b00      	cmp	r3, #0
    dbb2:	d12f      	bne.n	dc14 <_svfiprintf_r+0x1b8>
    dbb4:	6829      	ldr	r1, [r5, #0]
    dbb6:	9b05      	ldr	r3, [sp, #20]
    dbb8:	2207      	movs	r2, #7
    dbba:	05c9      	lsls	r1, r1, #23
    dbbc:	d528      	bpl.n	dc10 <_svfiprintf_r+0x1b4>
    dbbe:	189b      	adds	r3, r3, r2
    dbc0:	4393      	bics	r3, r2
    dbc2:	3308      	adds	r3, #8
    dbc4:	9305      	str	r3, [sp, #20]
    dbc6:	696b      	ldr	r3, [r5, #20]
    dbc8:	9a03      	ldr	r2, [sp, #12]
    dbca:	189b      	adds	r3, r3, r2
    dbcc:	616b      	str	r3, [r5, #20]
    dbce:	e767      	b.n	daa0 <_svfiprintf_r+0x44>
    dbd0:	425b      	negs	r3, r3
    dbd2:	60eb      	str	r3, [r5, #12]
    dbd4:	2302      	movs	r3, #2
    dbd6:	430b      	orrs	r3, r1
    dbd8:	602b      	str	r3, [r5, #0]
    dbda:	e7c0      	b.n	db5e <_svfiprintf_r+0x102>
    dbdc:	434b      	muls	r3, r1
    dbde:	3401      	adds	r4, #1
    dbe0:	189b      	adds	r3, r3, r2
    dbe2:	2001      	movs	r0, #1
    dbe4:	e7a0      	b.n	db28 <_svfiprintf_r+0xcc>
    dbe6:	2301      	movs	r3, #1
    dbe8:	425b      	negs	r3, r3
    dbea:	e7c7      	b.n	db7c <_svfiprintf_r+0x120>
    dbec:	2300      	movs	r3, #0
    dbee:	0014      	movs	r4, r2
    dbf0:	200a      	movs	r0, #10
    dbf2:	001a      	movs	r2, r3
    dbf4:	606b      	str	r3, [r5, #4]
    dbf6:	7821      	ldrb	r1, [r4, #0]
    dbf8:	3930      	subs	r1, #48	; 0x30
    dbfa:	2909      	cmp	r1, #9
    dbfc:	d903      	bls.n	dc06 <_svfiprintf_r+0x1aa>
    dbfe:	2b00      	cmp	r3, #0
    dc00:	d0bd      	beq.n	db7e <_svfiprintf_r+0x122>
    dc02:	9207      	str	r2, [sp, #28]
    dc04:	e7bb      	b.n	db7e <_svfiprintf_r+0x122>
    dc06:	4342      	muls	r2, r0
    dc08:	3401      	adds	r4, #1
    dc0a:	1852      	adds	r2, r2, r1
    dc0c:	2301      	movs	r3, #1
    dc0e:	e7f2      	b.n	dbf6 <_svfiprintf_r+0x19a>
    dc10:	3307      	adds	r3, #7
    dc12:	e7d5      	b.n	dbc0 <_svfiprintf_r+0x164>
    dc14:	ab05      	add	r3, sp, #20
    dc16:	9300      	str	r3, [sp, #0]
    dc18:	003a      	movs	r2, r7
    dc1a:	4b11      	ldr	r3, [pc, #68]	; (dc60 <_svfiprintf_r+0x204>)
    dc1c:	0029      	movs	r1, r5
    dc1e:	9802      	ldr	r0, [sp, #8]
    dc20:	e000      	b.n	dc24 <_svfiprintf_r+0x1c8>
    dc22:	bf00      	nop
    dc24:	9003      	str	r0, [sp, #12]
    dc26:	9b03      	ldr	r3, [sp, #12]
    dc28:	3301      	adds	r3, #1
    dc2a:	d1cc      	bne.n	dbc6 <_svfiprintf_r+0x16a>
    dc2c:	89bb      	ldrh	r3, [r7, #12]
    dc2e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    dc30:	065b      	lsls	r3, r3, #25
    dc32:	d400      	bmi.n	dc36 <_svfiprintf_r+0x1da>
    dc34:	e729      	b.n	da8a <_svfiprintf_r+0x2e>
    dc36:	2001      	movs	r0, #1
    dc38:	4240      	negs	r0, r0
    dc3a:	e726      	b.n	da8a <_svfiprintf_r+0x2e>
    dc3c:	ab05      	add	r3, sp, #20
    dc3e:	9300      	str	r3, [sp, #0]
    dc40:	003a      	movs	r2, r7
    dc42:	4b07      	ldr	r3, [pc, #28]	; (dc60 <_svfiprintf_r+0x204>)
    dc44:	0029      	movs	r1, r5
    dc46:	9802      	ldr	r0, [sp, #8]
    dc48:	f000 f87a 	bl	dd40 <_printf_i>
    dc4c:	e7ea      	b.n	dc24 <_svfiprintf_r+0x1c8>
    dc4e:	46c0      	nop			; (mov r8, r8)
    dc50:	0000e640 	.word	0x0000e640
    dc54:	0000e646 	.word	0x0000e646
    dc58:	0000e64a 	.word	0x0000e64a
    dc5c:	00000000 	.word	0x00000000
    dc60:	0000d999 	.word	0x0000d999

0000dc64 <_printf_common>:
    dc64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    dc66:	0015      	movs	r5, r2
    dc68:	9301      	str	r3, [sp, #4]
    dc6a:	688a      	ldr	r2, [r1, #8]
    dc6c:	690b      	ldr	r3, [r1, #16]
    dc6e:	9000      	str	r0, [sp, #0]
    dc70:	000c      	movs	r4, r1
    dc72:	4293      	cmp	r3, r2
    dc74:	da00      	bge.n	dc78 <_printf_common+0x14>
    dc76:	0013      	movs	r3, r2
    dc78:	0022      	movs	r2, r4
    dc7a:	602b      	str	r3, [r5, #0]
    dc7c:	3243      	adds	r2, #67	; 0x43
    dc7e:	7812      	ldrb	r2, [r2, #0]
    dc80:	2a00      	cmp	r2, #0
    dc82:	d001      	beq.n	dc88 <_printf_common+0x24>
    dc84:	3301      	adds	r3, #1
    dc86:	602b      	str	r3, [r5, #0]
    dc88:	6823      	ldr	r3, [r4, #0]
    dc8a:	069b      	lsls	r3, r3, #26
    dc8c:	d502      	bpl.n	dc94 <_printf_common+0x30>
    dc8e:	682b      	ldr	r3, [r5, #0]
    dc90:	3302      	adds	r3, #2
    dc92:	602b      	str	r3, [r5, #0]
    dc94:	2706      	movs	r7, #6
    dc96:	6823      	ldr	r3, [r4, #0]
    dc98:	401f      	ands	r7, r3
    dc9a:	d027      	beq.n	dcec <_printf_common+0x88>
    dc9c:	0023      	movs	r3, r4
    dc9e:	3343      	adds	r3, #67	; 0x43
    dca0:	781b      	ldrb	r3, [r3, #0]
    dca2:	1e5a      	subs	r2, r3, #1
    dca4:	4193      	sbcs	r3, r2
    dca6:	6822      	ldr	r2, [r4, #0]
    dca8:	0692      	lsls	r2, r2, #26
    dcaa:	d430      	bmi.n	dd0e <_printf_common+0xaa>
    dcac:	0022      	movs	r2, r4
    dcae:	9901      	ldr	r1, [sp, #4]
    dcb0:	3243      	adds	r2, #67	; 0x43
    dcb2:	9800      	ldr	r0, [sp, #0]
    dcb4:	9e08      	ldr	r6, [sp, #32]
    dcb6:	47b0      	blx	r6
    dcb8:	1c43      	adds	r3, r0, #1
    dcba:	d025      	beq.n	dd08 <_printf_common+0xa4>
    dcbc:	2306      	movs	r3, #6
    dcbe:	6820      	ldr	r0, [r4, #0]
    dcc0:	682a      	ldr	r2, [r5, #0]
    dcc2:	68e1      	ldr	r1, [r4, #12]
    dcc4:	4003      	ands	r3, r0
    dcc6:	2500      	movs	r5, #0
    dcc8:	2b04      	cmp	r3, #4
    dcca:	d103      	bne.n	dcd4 <_printf_common+0x70>
    dccc:	1a8d      	subs	r5, r1, r2
    dcce:	43eb      	mvns	r3, r5
    dcd0:	17db      	asrs	r3, r3, #31
    dcd2:	401d      	ands	r5, r3
    dcd4:	68a3      	ldr	r3, [r4, #8]
    dcd6:	6922      	ldr	r2, [r4, #16]
    dcd8:	4293      	cmp	r3, r2
    dcda:	dd01      	ble.n	dce0 <_printf_common+0x7c>
    dcdc:	1a9b      	subs	r3, r3, r2
    dcde:	18ed      	adds	r5, r5, r3
    dce0:	2700      	movs	r7, #0
    dce2:	42bd      	cmp	r5, r7
    dce4:	d120      	bne.n	dd28 <_printf_common+0xc4>
    dce6:	2000      	movs	r0, #0
    dce8:	e010      	b.n	dd0c <_printf_common+0xa8>
    dcea:	3701      	adds	r7, #1
    dcec:	68e3      	ldr	r3, [r4, #12]
    dcee:	682a      	ldr	r2, [r5, #0]
    dcf0:	1a9b      	subs	r3, r3, r2
    dcf2:	429f      	cmp	r7, r3
    dcf4:	dad2      	bge.n	dc9c <_printf_common+0x38>
    dcf6:	0022      	movs	r2, r4
    dcf8:	2301      	movs	r3, #1
    dcfa:	3219      	adds	r2, #25
    dcfc:	9901      	ldr	r1, [sp, #4]
    dcfe:	9800      	ldr	r0, [sp, #0]
    dd00:	9e08      	ldr	r6, [sp, #32]
    dd02:	47b0      	blx	r6
    dd04:	1c43      	adds	r3, r0, #1
    dd06:	d1f0      	bne.n	dcea <_printf_common+0x86>
    dd08:	2001      	movs	r0, #1
    dd0a:	4240      	negs	r0, r0
    dd0c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    dd0e:	2030      	movs	r0, #48	; 0x30
    dd10:	18e1      	adds	r1, r4, r3
    dd12:	3143      	adds	r1, #67	; 0x43
    dd14:	7008      	strb	r0, [r1, #0]
    dd16:	0021      	movs	r1, r4
    dd18:	1c5a      	adds	r2, r3, #1
    dd1a:	3145      	adds	r1, #69	; 0x45
    dd1c:	7809      	ldrb	r1, [r1, #0]
    dd1e:	18a2      	adds	r2, r4, r2
    dd20:	3243      	adds	r2, #67	; 0x43
    dd22:	3302      	adds	r3, #2
    dd24:	7011      	strb	r1, [r2, #0]
    dd26:	e7c1      	b.n	dcac <_printf_common+0x48>
    dd28:	0022      	movs	r2, r4
    dd2a:	2301      	movs	r3, #1
    dd2c:	321a      	adds	r2, #26
    dd2e:	9901      	ldr	r1, [sp, #4]
    dd30:	9800      	ldr	r0, [sp, #0]
    dd32:	9e08      	ldr	r6, [sp, #32]
    dd34:	47b0      	blx	r6
    dd36:	1c43      	adds	r3, r0, #1
    dd38:	d0e6      	beq.n	dd08 <_printf_common+0xa4>
    dd3a:	3701      	adds	r7, #1
    dd3c:	e7d1      	b.n	dce2 <_printf_common+0x7e>
	...

0000dd40 <_printf_i>:
    dd40:	b5f0      	push	{r4, r5, r6, r7, lr}
    dd42:	b08b      	sub	sp, #44	; 0x2c
    dd44:	9206      	str	r2, [sp, #24]
    dd46:	000a      	movs	r2, r1
    dd48:	3243      	adds	r2, #67	; 0x43
    dd4a:	9307      	str	r3, [sp, #28]
    dd4c:	9005      	str	r0, [sp, #20]
    dd4e:	9204      	str	r2, [sp, #16]
    dd50:	7e0a      	ldrb	r2, [r1, #24]
    dd52:	000c      	movs	r4, r1
    dd54:	9b10      	ldr	r3, [sp, #64]	; 0x40
    dd56:	2a6e      	cmp	r2, #110	; 0x6e
    dd58:	d100      	bne.n	dd5c <_printf_i+0x1c>
    dd5a:	e08f      	b.n	de7c <_printf_i+0x13c>
    dd5c:	d817      	bhi.n	dd8e <_printf_i+0x4e>
    dd5e:	2a63      	cmp	r2, #99	; 0x63
    dd60:	d02c      	beq.n	ddbc <_printf_i+0x7c>
    dd62:	d808      	bhi.n	dd76 <_printf_i+0x36>
    dd64:	2a00      	cmp	r2, #0
    dd66:	d100      	bne.n	dd6a <_printf_i+0x2a>
    dd68:	e099      	b.n	de9e <_printf_i+0x15e>
    dd6a:	2a58      	cmp	r2, #88	; 0x58
    dd6c:	d054      	beq.n	de18 <_printf_i+0xd8>
    dd6e:	0026      	movs	r6, r4
    dd70:	3642      	adds	r6, #66	; 0x42
    dd72:	7032      	strb	r2, [r6, #0]
    dd74:	e029      	b.n	ddca <_printf_i+0x8a>
    dd76:	2a64      	cmp	r2, #100	; 0x64
    dd78:	d001      	beq.n	dd7e <_printf_i+0x3e>
    dd7a:	2a69      	cmp	r2, #105	; 0x69
    dd7c:	d1f7      	bne.n	dd6e <_printf_i+0x2e>
    dd7e:	6821      	ldr	r1, [r4, #0]
    dd80:	681a      	ldr	r2, [r3, #0]
    dd82:	0608      	lsls	r0, r1, #24
    dd84:	d523      	bpl.n	ddce <_printf_i+0x8e>
    dd86:	1d11      	adds	r1, r2, #4
    dd88:	6019      	str	r1, [r3, #0]
    dd8a:	6815      	ldr	r5, [r2, #0]
    dd8c:	e025      	b.n	ddda <_printf_i+0x9a>
    dd8e:	2a73      	cmp	r2, #115	; 0x73
    dd90:	d100      	bne.n	dd94 <_printf_i+0x54>
    dd92:	e088      	b.n	dea6 <_printf_i+0x166>
    dd94:	d808      	bhi.n	dda8 <_printf_i+0x68>
    dd96:	2a6f      	cmp	r2, #111	; 0x6f
    dd98:	d029      	beq.n	ddee <_printf_i+0xae>
    dd9a:	2a70      	cmp	r2, #112	; 0x70
    dd9c:	d1e7      	bne.n	dd6e <_printf_i+0x2e>
    dd9e:	2220      	movs	r2, #32
    dda0:	6809      	ldr	r1, [r1, #0]
    dda2:	430a      	orrs	r2, r1
    dda4:	6022      	str	r2, [r4, #0]
    dda6:	e003      	b.n	ddb0 <_printf_i+0x70>
    dda8:	2a75      	cmp	r2, #117	; 0x75
    ddaa:	d020      	beq.n	ddee <_printf_i+0xae>
    ddac:	2a78      	cmp	r2, #120	; 0x78
    ddae:	d1de      	bne.n	dd6e <_printf_i+0x2e>
    ddb0:	0022      	movs	r2, r4
    ddb2:	2178      	movs	r1, #120	; 0x78
    ddb4:	3245      	adds	r2, #69	; 0x45
    ddb6:	7011      	strb	r1, [r2, #0]
    ddb8:	4a6c      	ldr	r2, [pc, #432]	; (df6c <_printf_i+0x22c>)
    ddba:	e030      	b.n	de1e <_printf_i+0xde>
    ddbc:	000e      	movs	r6, r1
    ddbe:	681a      	ldr	r2, [r3, #0]
    ddc0:	3642      	adds	r6, #66	; 0x42
    ddc2:	1d11      	adds	r1, r2, #4
    ddc4:	6019      	str	r1, [r3, #0]
    ddc6:	6813      	ldr	r3, [r2, #0]
    ddc8:	7033      	strb	r3, [r6, #0]
    ddca:	2301      	movs	r3, #1
    ddcc:	e079      	b.n	dec2 <_printf_i+0x182>
    ddce:	0649      	lsls	r1, r1, #25
    ddd0:	d5d9      	bpl.n	dd86 <_printf_i+0x46>
    ddd2:	1d11      	adds	r1, r2, #4
    ddd4:	6019      	str	r1, [r3, #0]
    ddd6:	2300      	movs	r3, #0
    ddd8:	5ed5      	ldrsh	r5, [r2, r3]
    ddda:	2d00      	cmp	r5, #0
    dddc:	da03      	bge.n	dde6 <_printf_i+0xa6>
    ddde:	232d      	movs	r3, #45	; 0x2d
    dde0:	9a04      	ldr	r2, [sp, #16]
    dde2:	426d      	negs	r5, r5
    dde4:	7013      	strb	r3, [r2, #0]
    dde6:	4b62      	ldr	r3, [pc, #392]	; (df70 <_printf_i+0x230>)
    dde8:	270a      	movs	r7, #10
    ddea:	9303      	str	r3, [sp, #12]
    ddec:	e02f      	b.n	de4e <_printf_i+0x10e>
    ddee:	6820      	ldr	r0, [r4, #0]
    ddf0:	6819      	ldr	r1, [r3, #0]
    ddf2:	0605      	lsls	r5, r0, #24
    ddf4:	d503      	bpl.n	ddfe <_printf_i+0xbe>
    ddf6:	1d08      	adds	r0, r1, #4
    ddf8:	6018      	str	r0, [r3, #0]
    ddfa:	680d      	ldr	r5, [r1, #0]
    ddfc:	e005      	b.n	de0a <_printf_i+0xca>
    ddfe:	0640      	lsls	r0, r0, #25
    de00:	d5f9      	bpl.n	ddf6 <_printf_i+0xb6>
    de02:	680d      	ldr	r5, [r1, #0]
    de04:	1d08      	adds	r0, r1, #4
    de06:	6018      	str	r0, [r3, #0]
    de08:	b2ad      	uxth	r5, r5
    de0a:	4b59      	ldr	r3, [pc, #356]	; (df70 <_printf_i+0x230>)
    de0c:	2708      	movs	r7, #8
    de0e:	9303      	str	r3, [sp, #12]
    de10:	2a6f      	cmp	r2, #111	; 0x6f
    de12:	d018      	beq.n	de46 <_printf_i+0x106>
    de14:	270a      	movs	r7, #10
    de16:	e016      	b.n	de46 <_printf_i+0x106>
    de18:	3145      	adds	r1, #69	; 0x45
    de1a:	700a      	strb	r2, [r1, #0]
    de1c:	4a54      	ldr	r2, [pc, #336]	; (df70 <_printf_i+0x230>)
    de1e:	9203      	str	r2, [sp, #12]
    de20:	681a      	ldr	r2, [r3, #0]
    de22:	6821      	ldr	r1, [r4, #0]
    de24:	1d10      	adds	r0, r2, #4
    de26:	6018      	str	r0, [r3, #0]
    de28:	6815      	ldr	r5, [r2, #0]
    de2a:	0608      	lsls	r0, r1, #24
    de2c:	d522      	bpl.n	de74 <_printf_i+0x134>
    de2e:	07cb      	lsls	r3, r1, #31
    de30:	d502      	bpl.n	de38 <_printf_i+0xf8>
    de32:	2320      	movs	r3, #32
    de34:	4319      	orrs	r1, r3
    de36:	6021      	str	r1, [r4, #0]
    de38:	2710      	movs	r7, #16
    de3a:	2d00      	cmp	r5, #0
    de3c:	d103      	bne.n	de46 <_printf_i+0x106>
    de3e:	2320      	movs	r3, #32
    de40:	6822      	ldr	r2, [r4, #0]
    de42:	439a      	bics	r2, r3
    de44:	6022      	str	r2, [r4, #0]
    de46:	0023      	movs	r3, r4
    de48:	2200      	movs	r2, #0
    de4a:	3343      	adds	r3, #67	; 0x43
    de4c:	701a      	strb	r2, [r3, #0]
    de4e:	6863      	ldr	r3, [r4, #4]
    de50:	60a3      	str	r3, [r4, #8]
    de52:	2b00      	cmp	r3, #0
    de54:	db5c      	blt.n	df10 <_printf_i+0x1d0>
    de56:	2204      	movs	r2, #4
    de58:	6821      	ldr	r1, [r4, #0]
    de5a:	4391      	bics	r1, r2
    de5c:	6021      	str	r1, [r4, #0]
    de5e:	2d00      	cmp	r5, #0
    de60:	d158      	bne.n	df14 <_printf_i+0x1d4>
    de62:	9e04      	ldr	r6, [sp, #16]
    de64:	2b00      	cmp	r3, #0
    de66:	d064      	beq.n	df32 <_printf_i+0x1f2>
    de68:	0026      	movs	r6, r4
    de6a:	9b03      	ldr	r3, [sp, #12]
    de6c:	3642      	adds	r6, #66	; 0x42
    de6e:	781b      	ldrb	r3, [r3, #0]
    de70:	7033      	strb	r3, [r6, #0]
    de72:	e05e      	b.n	df32 <_printf_i+0x1f2>
    de74:	0648      	lsls	r0, r1, #25
    de76:	d5da      	bpl.n	de2e <_printf_i+0xee>
    de78:	b2ad      	uxth	r5, r5
    de7a:	e7d8      	b.n	de2e <_printf_i+0xee>
    de7c:	6809      	ldr	r1, [r1, #0]
    de7e:	681a      	ldr	r2, [r3, #0]
    de80:	0608      	lsls	r0, r1, #24
    de82:	d505      	bpl.n	de90 <_printf_i+0x150>
    de84:	1d11      	adds	r1, r2, #4
    de86:	6019      	str	r1, [r3, #0]
    de88:	6813      	ldr	r3, [r2, #0]
    de8a:	6962      	ldr	r2, [r4, #20]
    de8c:	601a      	str	r2, [r3, #0]
    de8e:	e006      	b.n	de9e <_printf_i+0x15e>
    de90:	0649      	lsls	r1, r1, #25
    de92:	d5f7      	bpl.n	de84 <_printf_i+0x144>
    de94:	1d11      	adds	r1, r2, #4
    de96:	6019      	str	r1, [r3, #0]
    de98:	6813      	ldr	r3, [r2, #0]
    de9a:	8aa2      	ldrh	r2, [r4, #20]
    de9c:	801a      	strh	r2, [r3, #0]
    de9e:	2300      	movs	r3, #0
    dea0:	9e04      	ldr	r6, [sp, #16]
    dea2:	6123      	str	r3, [r4, #16]
    dea4:	e054      	b.n	df50 <_printf_i+0x210>
    dea6:	681a      	ldr	r2, [r3, #0]
    dea8:	1d11      	adds	r1, r2, #4
    deaa:	6019      	str	r1, [r3, #0]
    deac:	6816      	ldr	r6, [r2, #0]
    deae:	2100      	movs	r1, #0
    deb0:	6862      	ldr	r2, [r4, #4]
    deb2:	0030      	movs	r0, r6
    deb4:	f000 f85e 	bl	df74 <memchr>
    deb8:	2800      	cmp	r0, #0
    deba:	d001      	beq.n	dec0 <_printf_i+0x180>
    debc:	1b80      	subs	r0, r0, r6
    debe:	6060      	str	r0, [r4, #4]
    dec0:	6863      	ldr	r3, [r4, #4]
    dec2:	6123      	str	r3, [r4, #16]
    dec4:	2300      	movs	r3, #0
    dec6:	9a04      	ldr	r2, [sp, #16]
    dec8:	7013      	strb	r3, [r2, #0]
    deca:	e041      	b.n	df50 <_printf_i+0x210>
    decc:	6923      	ldr	r3, [r4, #16]
    dece:	0032      	movs	r2, r6
    ded0:	9906      	ldr	r1, [sp, #24]
    ded2:	9805      	ldr	r0, [sp, #20]
    ded4:	9d07      	ldr	r5, [sp, #28]
    ded6:	47a8      	blx	r5
    ded8:	1c43      	adds	r3, r0, #1
    deda:	d043      	beq.n	df64 <_printf_i+0x224>
    dedc:	6823      	ldr	r3, [r4, #0]
    dede:	2500      	movs	r5, #0
    dee0:	079b      	lsls	r3, r3, #30
    dee2:	d40f      	bmi.n	df04 <_printf_i+0x1c4>
    dee4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    dee6:	68e0      	ldr	r0, [r4, #12]
    dee8:	4298      	cmp	r0, r3
    deea:	da3d      	bge.n	df68 <_printf_i+0x228>
    deec:	0018      	movs	r0, r3
    deee:	e03b      	b.n	df68 <_printf_i+0x228>
    def0:	0022      	movs	r2, r4
    def2:	2301      	movs	r3, #1
    def4:	3219      	adds	r2, #25
    def6:	9906      	ldr	r1, [sp, #24]
    def8:	9805      	ldr	r0, [sp, #20]
    defa:	9e07      	ldr	r6, [sp, #28]
    defc:	47b0      	blx	r6
    defe:	1c43      	adds	r3, r0, #1
    df00:	d030      	beq.n	df64 <_printf_i+0x224>
    df02:	3501      	adds	r5, #1
    df04:	68e3      	ldr	r3, [r4, #12]
    df06:	9a09      	ldr	r2, [sp, #36]	; 0x24
    df08:	1a9b      	subs	r3, r3, r2
    df0a:	429d      	cmp	r5, r3
    df0c:	dbf0      	blt.n	def0 <_printf_i+0x1b0>
    df0e:	e7e9      	b.n	dee4 <_printf_i+0x1a4>
    df10:	2d00      	cmp	r5, #0
    df12:	d0a9      	beq.n	de68 <_printf_i+0x128>
    df14:	9e04      	ldr	r6, [sp, #16]
    df16:	0028      	movs	r0, r5
    df18:	0039      	movs	r1, r7
    df1a:	f7fc fdcf 	bl	aabc <__aeabi_uidivmod>
    df1e:	9b03      	ldr	r3, [sp, #12]
    df20:	3e01      	subs	r6, #1
    df22:	5c5b      	ldrb	r3, [r3, r1]
    df24:	0028      	movs	r0, r5
    df26:	7033      	strb	r3, [r6, #0]
    df28:	0039      	movs	r1, r7
    df2a:	f7fc fd41 	bl	a9b0 <__udivsi3>
    df2e:	1e05      	subs	r5, r0, #0
    df30:	d1f1      	bne.n	df16 <_printf_i+0x1d6>
    df32:	2f08      	cmp	r7, #8
    df34:	d109      	bne.n	df4a <_printf_i+0x20a>
    df36:	6823      	ldr	r3, [r4, #0]
    df38:	07db      	lsls	r3, r3, #31
    df3a:	d506      	bpl.n	df4a <_printf_i+0x20a>
    df3c:	6863      	ldr	r3, [r4, #4]
    df3e:	6922      	ldr	r2, [r4, #16]
    df40:	4293      	cmp	r3, r2
    df42:	dc02      	bgt.n	df4a <_printf_i+0x20a>
    df44:	2330      	movs	r3, #48	; 0x30
    df46:	3e01      	subs	r6, #1
    df48:	7033      	strb	r3, [r6, #0]
    df4a:	9b04      	ldr	r3, [sp, #16]
    df4c:	1b9b      	subs	r3, r3, r6
    df4e:	6123      	str	r3, [r4, #16]
    df50:	9b07      	ldr	r3, [sp, #28]
    df52:	aa09      	add	r2, sp, #36	; 0x24
    df54:	9300      	str	r3, [sp, #0]
    df56:	0021      	movs	r1, r4
    df58:	9b06      	ldr	r3, [sp, #24]
    df5a:	9805      	ldr	r0, [sp, #20]
    df5c:	f7ff fe82 	bl	dc64 <_printf_common>
    df60:	1c43      	adds	r3, r0, #1
    df62:	d1b3      	bne.n	decc <_printf_i+0x18c>
    df64:	2001      	movs	r0, #1
    df66:	4240      	negs	r0, r0
    df68:	b00b      	add	sp, #44	; 0x2c
    df6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    df6c:	0000e662 	.word	0x0000e662
    df70:	0000e651 	.word	0x0000e651

0000df74 <memchr>:
    df74:	b2c9      	uxtb	r1, r1
    df76:	1882      	adds	r2, r0, r2
    df78:	4290      	cmp	r0, r2
    df7a:	d101      	bne.n	df80 <memchr+0xc>
    df7c:	2000      	movs	r0, #0
    df7e:	4770      	bx	lr
    df80:	7803      	ldrb	r3, [r0, #0]
    df82:	428b      	cmp	r3, r1
    df84:	d0fb      	beq.n	df7e <memchr+0xa>
    df86:	3001      	adds	r0, #1
    df88:	e7f6      	b.n	df78 <memchr+0x4>

0000df8a <memmove>:
    df8a:	b510      	push	{r4, lr}
    df8c:	4288      	cmp	r0, r1
    df8e:	d902      	bls.n	df96 <memmove+0xc>
    df90:	188b      	adds	r3, r1, r2
    df92:	4298      	cmp	r0, r3
    df94:	d308      	bcc.n	dfa8 <memmove+0x1e>
    df96:	2300      	movs	r3, #0
    df98:	429a      	cmp	r2, r3
    df9a:	d007      	beq.n	dfac <memmove+0x22>
    df9c:	5ccc      	ldrb	r4, [r1, r3]
    df9e:	54c4      	strb	r4, [r0, r3]
    dfa0:	3301      	adds	r3, #1
    dfa2:	e7f9      	b.n	df98 <memmove+0xe>
    dfa4:	5c8b      	ldrb	r3, [r1, r2]
    dfa6:	5483      	strb	r3, [r0, r2]
    dfa8:	3a01      	subs	r2, #1
    dfaa:	d2fb      	bcs.n	dfa4 <memmove+0x1a>
    dfac:	bd10      	pop	{r4, pc}
	...

0000dfb0 <_free_r>:
    dfb0:	b570      	push	{r4, r5, r6, lr}
    dfb2:	0005      	movs	r5, r0
    dfb4:	2900      	cmp	r1, #0
    dfb6:	d010      	beq.n	dfda <_free_r+0x2a>
    dfb8:	1f0c      	subs	r4, r1, #4
    dfba:	6823      	ldr	r3, [r4, #0]
    dfbc:	2b00      	cmp	r3, #0
    dfbe:	da00      	bge.n	dfc2 <_free_r+0x12>
    dfc0:	18e4      	adds	r4, r4, r3
    dfc2:	0028      	movs	r0, r5
    dfc4:	f000 f8d4 	bl	e170 <__malloc_lock>
    dfc8:	4a1d      	ldr	r2, [pc, #116]	; (e040 <_free_r+0x90>)
    dfca:	6813      	ldr	r3, [r2, #0]
    dfcc:	2b00      	cmp	r3, #0
    dfce:	d105      	bne.n	dfdc <_free_r+0x2c>
    dfd0:	6063      	str	r3, [r4, #4]
    dfd2:	6014      	str	r4, [r2, #0]
    dfd4:	0028      	movs	r0, r5
    dfd6:	f000 f8cc 	bl	e172 <__malloc_unlock>
    dfda:	bd70      	pop	{r4, r5, r6, pc}
    dfdc:	42a3      	cmp	r3, r4
    dfde:	d909      	bls.n	dff4 <_free_r+0x44>
    dfe0:	6821      	ldr	r1, [r4, #0]
    dfe2:	1860      	adds	r0, r4, r1
    dfe4:	4283      	cmp	r3, r0
    dfe6:	d1f3      	bne.n	dfd0 <_free_r+0x20>
    dfe8:	6818      	ldr	r0, [r3, #0]
    dfea:	685b      	ldr	r3, [r3, #4]
    dfec:	1841      	adds	r1, r0, r1
    dfee:	6021      	str	r1, [r4, #0]
    dff0:	e7ee      	b.n	dfd0 <_free_r+0x20>
    dff2:	0013      	movs	r3, r2
    dff4:	685a      	ldr	r2, [r3, #4]
    dff6:	2a00      	cmp	r2, #0
    dff8:	d001      	beq.n	dffe <_free_r+0x4e>
    dffa:	42a2      	cmp	r2, r4
    dffc:	d9f9      	bls.n	dff2 <_free_r+0x42>
    dffe:	6819      	ldr	r1, [r3, #0]
    e000:	1858      	adds	r0, r3, r1
    e002:	42a0      	cmp	r0, r4
    e004:	d10b      	bne.n	e01e <_free_r+0x6e>
    e006:	6820      	ldr	r0, [r4, #0]
    e008:	1809      	adds	r1, r1, r0
    e00a:	1858      	adds	r0, r3, r1
    e00c:	6019      	str	r1, [r3, #0]
    e00e:	4282      	cmp	r2, r0
    e010:	d1e0      	bne.n	dfd4 <_free_r+0x24>
    e012:	6810      	ldr	r0, [r2, #0]
    e014:	6852      	ldr	r2, [r2, #4]
    e016:	1841      	adds	r1, r0, r1
    e018:	6019      	str	r1, [r3, #0]
    e01a:	605a      	str	r2, [r3, #4]
    e01c:	e7da      	b.n	dfd4 <_free_r+0x24>
    e01e:	42a0      	cmp	r0, r4
    e020:	d902      	bls.n	e028 <_free_r+0x78>
    e022:	230c      	movs	r3, #12
    e024:	602b      	str	r3, [r5, #0]
    e026:	e7d5      	b.n	dfd4 <_free_r+0x24>
    e028:	6821      	ldr	r1, [r4, #0]
    e02a:	1860      	adds	r0, r4, r1
    e02c:	4282      	cmp	r2, r0
    e02e:	d103      	bne.n	e038 <_free_r+0x88>
    e030:	6810      	ldr	r0, [r2, #0]
    e032:	6852      	ldr	r2, [r2, #4]
    e034:	1841      	adds	r1, r0, r1
    e036:	6021      	str	r1, [r4, #0]
    e038:	6062      	str	r2, [r4, #4]
    e03a:	605c      	str	r4, [r3, #4]
    e03c:	e7ca      	b.n	dfd4 <_free_r+0x24>
    e03e:	46c0      	nop			; (mov r8, r8)
    e040:	20005508 	.word	0x20005508

0000e044 <_malloc_r>:
    e044:	2303      	movs	r3, #3
    e046:	b570      	push	{r4, r5, r6, lr}
    e048:	1ccd      	adds	r5, r1, #3
    e04a:	439d      	bics	r5, r3
    e04c:	3508      	adds	r5, #8
    e04e:	0006      	movs	r6, r0
    e050:	2d0c      	cmp	r5, #12
    e052:	d21e      	bcs.n	e092 <_malloc_r+0x4e>
    e054:	250c      	movs	r5, #12
    e056:	42a9      	cmp	r1, r5
    e058:	d81d      	bhi.n	e096 <_malloc_r+0x52>
    e05a:	0030      	movs	r0, r6
    e05c:	f000 f888 	bl	e170 <__malloc_lock>
    e060:	4a25      	ldr	r2, [pc, #148]	; (e0f8 <_malloc_r+0xb4>)
    e062:	6814      	ldr	r4, [r2, #0]
    e064:	0021      	movs	r1, r4
    e066:	2900      	cmp	r1, #0
    e068:	d119      	bne.n	e09e <_malloc_r+0x5a>
    e06a:	4c24      	ldr	r4, [pc, #144]	; (e0fc <_malloc_r+0xb8>)
    e06c:	6823      	ldr	r3, [r4, #0]
    e06e:	2b00      	cmp	r3, #0
    e070:	d103      	bne.n	e07a <_malloc_r+0x36>
    e072:	0030      	movs	r0, r6
    e074:	f000 f86a 	bl	e14c <_sbrk_r>
    e078:	6020      	str	r0, [r4, #0]
    e07a:	0029      	movs	r1, r5
    e07c:	0030      	movs	r0, r6
    e07e:	f000 f865 	bl	e14c <_sbrk_r>
    e082:	1c43      	adds	r3, r0, #1
    e084:	d12c      	bne.n	e0e0 <_malloc_r+0x9c>
    e086:	230c      	movs	r3, #12
    e088:	0030      	movs	r0, r6
    e08a:	6033      	str	r3, [r6, #0]
    e08c:	f000 f871 	bl	e172 <__malloc_unlock>
    e090:	e003      	b.n	e09a <_malloc_r+0x56>
    e092:	2d00      	cmp	r5, #0
    e094:	dadf      	bge.n	e056 <_malloc_r+0x12>
    e096:	230c      	movs	r3, #12
    e098:	6033      	str	r3, [r6, #0]
    e09a:	2000      	movs	r0, #0
    e09c:	bd70      	pop	{r4, r5, r6, pc}
    e09e:	680b      	ldr	r3, [r1, #0]
    e0a0:	1b5b      	subs	r3, r3, r5
    e0a2:	d41a      	bmi.n	e0da <_malloc_r+0x96>
    e0a4:	2b0b      	cmp	r3, #11
    e0a6:	d903      	bls.n	e0b0 <_malloc_r+0x6c>
    e0a8:	600b      	str	r3, [r1, #0]
    e0aa:	18cc      	adds	r4, r1, r3
    e0ac:	6025      	str	r5, [r4, #0]
    e0ae:	e003      	b.n	e0b8 <_malloc_r+0x74>
    e0b0:	428c      	cmp	r4, r1
    e0b2:	d10e      	bne.n	e0d2 <_malloc_r+0x8e>
    e0b4:	6863      	ldr	r3, [r4, #4]
    e0b6:	6013      	str	r3, [r2, #0]
    e0b8:	0030      	movs	r0, r6
    e0ba:	f000 f85a 	bl	e172 <__malloc_unlock>
    e0be:	0020      	movs	r0, r4
    e0c0:	2207      	movs	r2, #7
    e0c2:	300b      	adds	r0, #11
    e0c4:	1d23      	adds	r3, r4, #4
    e0c6:	4390      	bics	r0, r2
    e0c8:	1ac3      	subs	r3, r0, r3
    e0ca:	d0e7      	beq.n	e09c <_malloc_r+0x58>
    e0cc:	425a      	negs	r2, r3
    e0ce:	50e2      	str	r2, [r4, r3]
    e0d0:	e7e4      	b.n	e09c <_malloc_r+0x58>
    e0d2:	684b      	ldr	r3, [r1, #4]
    e0d4:	6063      	str	r3, [r4, #4]
    e0d6:	000c      	movs	r4, r1
    e0d8:	e7ee      	b.n	e0b8 <_malloc_r+0x74>
    e0da:	000c      	movs	r4, r1
    e0dc:	6849      	ldr	r1, [r1, #4]
    e0de:	e7c2      	b.n	e066 <_malloc_r+0x22>
    e0e0:	2303      	movs	r3, #3
    e0e2:	1cc4      	adds	r4, r0, #3
    e0e4:	439c      	bics	r4, r3
    e0e6:	42a0      	cmp	r0, r4
    e0e8:	d0e0      	beq.n	e0ac <_malloc_r+0x68>
    e0ea:	1a21      	subs	r1, r4, r0
    e0ec:	0030      	movs	r0, r6
    e0ee:	f000 f82d 	bl	e14c <_sbrk_r>
    e0f2:	1c43      	adds	r3, r0, #1
    e0f4:	d1da      	bne.n	e0ac <_malloc_r+0x68>
    e0f6:	e7c6      	b.n	e086 <_malloc_r+0x42>
    e0f8:	20005508 	.word	0x20005508
    e0fc:	2000550c 	.word	0x2000550c

0000e100 <_realloc_r>:
    e100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e102:	0007      	movs	r7, r0
    e104:	000d      	movs	r5, r1
    e106:	0016      	movs	r6, r2
    e108:	2900      	cmp	r1, #0
    e10a:	d105      	bne.n	e118 <_realloc_r+0x18>
    e10c:	0011      	movs	r1, r2
    e10e:	f7ff ff99 	bl	e044 <_malloc_r>
    e112:	0004      	movs	r4, r0
    e114:	0020      	movs	r0, r4
    e116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e118:	2a00      	cmp	r2, #0
    e11a:	d103      	bne.n	e124 <_realloc_r+0x24>
    e11c:	f7ff ff48 	bl	dfb0 <_free_r>
    e120:	0034      	movs	r4, r6
    e122:	e7f7      	b.n	e114 <_realloc_r+0x14>
    e124:	f000 f826 	bl	e174 <_malloc_usable_size_r>
    e128:	002c      	movs	r4, r5
    e12a:	4286      	cmp	r6, r0
    e12c:	d9f2      	bls.n	e114 <_realloc_r+0x14>
    e12e:	0031      	movs	r1, r6
    e130:	0038      	movs	r0, r7
    e132:	f7ff ff87 	bl	e044 <_malloc_r>
    e136:	1e04      	subs	r4, r0, #0
    e138:	d0ec      	beq.n	e114 <_realloc_r+0x14>
    e13a:	0029      	movs	r1, r5
    e13c:	0032      	movs	r2, r6
    e13e:	f7ff fbbd 	bl	d8bc <memcpy>
    e142:	0029      	movs	r1, r5
    e144:	0038      	movs	r0, r7
    e146:	f7ff ff33 	bl	dfb0 <_free_r>
    e14a:	e7e3      	b.n	e114 <_realloc_r+0x14>

0000e14c <_sbrk_r>:
    e14c:	2300      	movs	r3, #0
    e14e:	b570      	push	{r4, r5, r6, lr}
    e150:	4c06      	ldr	r4, [pc, #24]	; (e16c <_sbrk_r+0x20>)
    e152:	0005      	movs	r5, r0
    e154:	0008      	movs	r0, r1
    e156:	6023      	str	r3, [r4, #0]
    e158:	f7fc fb84 	bl	a864 <_sbrk>
    e15c:	1c43      	adds	r3, r0, #1
    e15e:	d103      	bne.n	e168 <_sbrk_r+0x1c>
    e160:	6823      	ldr	r3, [r4, #0]
    e162:	2b00      	cmp	r3, #0
    e164:	d000      	beq.n	e168 <_sbrk_r+0x1c>
    e166:	602b      	str	r3, [r5, #0]
    e168:	bd70      	pop	{r4, r5, r6, pc}
    e16a:	46c0      	nop			; (mov r8, r8)
    e16c:	20005578 	.word	0x20005578

0000e170 <__malloc_lock>:
    e170:	4770      	bx	lr

0000e172 <__malloc_unlock>:
    e172:	4770      	bx	lr

0000e174 <_malloc_usable_size_r>:
    e174:	1f0b      	subs	r3, r1, #4
    e176:	681b      	ldr	r3, [r3, #0]
    e178:	1f18      	subs	r0, r3, #4
    e17a:	2b00      	cmp	r3, #0
    e17c:	da01      	bge.n	e182 <_malloc_usable_size_r+0xe>
    e17e:	580b      	ldr	r3, [r1, r0]
    e180:	18c0      	adds	r0, r0, r3
    e182:	4770      	bx	lr
    e184:	00000002 	.word	0x00000002
    e188:	00000003 	.word	0x00000003
    e18c:	00000028 	.word	0x00000028
    e190:	00000029 	.word	0x00000029
    e194:	00000004 	.word	0x00000004
    e198:	00000005 	.word	0x00000005
    e19c:	00000006 	.word	0x00000006
    e1a0:	00000007 	.word	0x00000007
    e1a4:	0000ffff 	.word	0x0000ffff
    e1a8:	0000ffff 	.word	0x0000ffff
    e1ac:	00000022 	.word	0x00000022
    e1b0:	00000023 	.word	0x00000023
    e1b4:	0000ffff 	.word	0x0000ffff
    e1b8:	0000ffff 	.word	0x0000ffff
    e1bc:	0000ffff 	.word	0x0000ffff
    e1c0:	0000ffff 	.word	0x0000ffff
    e1c4:	00000008 	.word	0x00000008
    e1c8:	00000009 	.word	0x00000009
    e1cc:	0000000a 	.word	0x0000000a
    e1d0:	0000000b 	.word	0x0000000b
    e1d4:	000004da 	.word	0x000004da
    e1d8:	000004e0 	.word	0x000004e0
    e1dc:	000004e0 	.word	0x000004e0
    e1e0:	000004e0 	.word	0x000004e0
    e1e4:	000004e0 	.word	0x000004e0
    e1e8:	000004e0 	.word	0x000004e0
    e1ec:	000004e0 	.word	0x000004e0
    e1f0:	000004e0 	.word	0x000004e0
    e1f4:	000004e0 	.word	0x000004e0
    e1f8:	000004e0 	.word	0x000004e0
    e1fc:	000004e0 	.word	0x000004e0
    e200:	000004e0 	.word	0x000004e0
    e204:	000004e0 	.word	0x000004e0
    e208:	000004e0 	.word	0x000004e0
    e20c:	000004e0 	.word	0x000004e0
    e210:	000004e0 	.word	0x000004e0
    e214:	000004b8 	.word	0x000004b8
    e218:	000004e0 	.word	0x000004e0
    e21c:	000004e0 	.word	0x000004e0
    e220:	000004e0 	.word	0x000004e0
    e224:	000004e0 	.word	0x000004e0
    e228:	000004e0 	.word	0x000004e0
    e22c:	000004e0 	.word	0x000004e0
    e230:	000004e0 	.word	0x000004e0
    e234:	000004e0 	.word	0x000004e0
    e238:	000004e0 	.word	0x000004e0
    e23c:	000004e0 	.word	0x000004e0
    e240:	000004e0 	.word	0x000004e0
    e244:	000004e0 	.word	0x000004e0
    e248:	000004e0 	.word	0x000004e0
    e24c:	000004e0 	.word	0x000004e0
    e250:	000004e0 	.word	0x000004e0
    e254:	000004d4 	.word	0x000004d4
    e258:	000004e0 	.word	0x000004e0
    e25c:	000004e0 	.word	0x000004e0
    e260:	000004e0 	.word	0x000004e0
    e264:	000004e0 	.word	0x000004e0
    e268:	000004e0 	.word	0x000004e0
    e26c:	000004e0 	.word	0x000004e0
    e270:	000004e0 	.word	0x000004e0
    e274:	000004e0 	.word	0x000004e0
    e278:	000004e0 	.word	0x000004e0
    e27c:	000004e0 	.word	0x000004e0
    e280:	000004e0 	.word	0x000004e0
    e284:	000004e0 	.word	0x000004e0
    e288:	000004e0 	.word	0x000004e0
    e28c:	000004e0 	.word	0x000004e0
    e290:	000004e0 	.word	0x000004e0
    e294:	000004ce 	.word	0x000004ce
    e298:	00000476 	.word	0x00000476
    e29c:	0000048c 	.word	0x0000048c
    e2a0:	000004a2 	.word	0x000004a2
    e2a4:	0000045c 	.word	0x0000045c
    e2a8:	20776f4c 	.word	0x20776f4c
    e2ac:	74736f43 	.word	0x74736f43
    e2b0:	6e655620 	.word	0x6e655620
    e2b4:	616c6974 	.word	0x616c6974
    e2b8:	00726f74 	.word	0x00726f74
    e2bc:	544e4556 	.word	0x544e4556
    e2c0:	004e4f3a 	.word	0x004e4f3a
    e2c4:	544e4556 	.word	0x544e4556
    e2c8:	46464f3a 	.word	0x46464f3a
    e2cc:	00000000 	.word	0x00000000
    e2d0:	69253a56 	.word	0x69253a56
    e2d4:	00006c6d 	.word	0x00006c6d
    e2d8:	50454550 	.word	0x50454550
    e2dc:	6369253a 	.word	0x6369253a
    e2e0:	3032486d 	.word	0x3032486d
    e2e4:	00000000 	.word	0x00000000
    e2e8:	253a4549 	.word	0x253a4549
    e2ec:	69252e69 	.word	0x69252e69
    e2f0:	0000313a 	.word	0x0000313a
    e2f4:	3a504950 	.word	0x3a504950
    e2f8:	6d636925 	.word	0x6d636925
    e2fc:	00303248 	.word	0x00303248
    e300:	3a4d5042 	.word	0x3a4d5042
    e304:	00006925 	.word	0x00006925
    e308:	20544553 	.word	0x20544553
    e30c:	3a4d5042 	.word	0x3a4d5042
    e310:	00006925 	.word	0x00006925
    e314:	20544553 	.word	0x20544553
    e318:	50454550 	.word	0x50454550
    e31c:	6369253a 	.word	0x6369253a
    e320:	3032486d 	.word	0x3032486d
    e324:	00000000 	.word	0x00000000
    e328:	20544553 	.word	0x20544553
    e32c:	3a504950 	.word	0x3a504950
    e330:	6d636925 	.word	0x6d636925
    e334:	00303248 	.word	0x00303248
    e338:	20544553 	.word	0x20544553
    e33c:	3a453a49 	.word	0x3a453a49
    e340:	2e692520 	.word	0x2e692520
    e344:	313a6925 	.word	0x313a6925
    e348:	00000000 	.word	0x00000000
    e34c:	4f525245 	.word	0x4f525245
    e350:	003a5352 	.word	0x003a5352
    e354:	574f4c46 	.word	0x574f4c46
    e358:	00000000 	.word	0x00000000
    e35c:	53455250 	.word	0x53455250
    e360:	534e5320 	.word	0x534e5320
    e364:	00000000 	.word	0x00000000
    e368:	20544f4d 	.word	0x20544f4d
    e36c:	4c494146 	.word	0x4c494146
    e370:	00000000 	.word	0x00000000
    e374:	20544f4d 	.word	0x20544f4d
    e378:	504d4554 	.word	0x504d4554
    e37c:	00000000 	.word	0x00000000
    e380:	54544553 	.word	0x54544553
    e384:	414f4c20 	.word	0x414f4c20
    e388:	00000044 	.word	0x00000044
    e38c:	49522050 	.word	0x49522050
    e390:	00004553 	.word	0x00004553
    e394:	000040a8 	.word	0x000040a8
    e398:	0000405e 	.word	0x0000405e
    e39c:	0000406e 	.word	0x0000406e
    e3a0:	0000407e 	.word	0x0000407e
    e3a4:	0000408e 	.word	0x0000408e
    e3a8:	544e4f43 	.word	0x544e4f43
    e3ac:	004c4f52 	.word	0x004c4f52
    e3b0:	00004f44 	.word	0x00004f44
    e3b4:	00004f4c 	.word	0x00004f4c
    e3b8:	00004f54 	.word	0x00004f54
    e3bc:	00004f5c 	.word	0x00004f5c
    e3c0:	00004f64 	.word	0x00004f64
    e3c4:	0000509e 	.word	0x0000509e
    e3c8:	00004f98 	.word	0x00004f98
    e3cc:	00004fd6 	.word	0x00004fd6
    e3d0:	00005014 	.word	0x00005014
    e3d4:	00005052 	.word	0x00005052
    e3d8:	45524353 	.word	0x45524353
    e3dc:	545f4e45 	.word	0x545f4e45
    e3e0:	00004d49 	.word	0x00004d49
    e3e4:	45524353 	.word	0x45524353
    e3e8:	435f4e45 	.word	0x435f4e45
    e3ec:	00004748 	.word	0x00004748
    e3f0:	5f433249 	.word	0x5f433249
    e3f4:	454d4954 	.word	0x454d4954
    e3f8:	0054554f 	.word	0x0054554f
    e3fc:	00494d48 	.word	0x00494d48
    e400:	00433249 	.word	0x00433249
    e404:	494e4f4d 	.word	0x494e4f4d
    e408:	00524f54 	.word	0x00524f54
    e40c:	41444954 	.word	0x41444954
    e410:	0000564c 	.word	0x0000564c
    e414:	574f4c46 	.word	0x574f4c46
    e418:	00000053 	.word	0x00000053
    e41c:	534e4553 	.word	0x534e4553
    e420:	0000524f 	.word	0x0000524f
    e424:	454c4449 	.word	0x454c4449
    e428:	00000000 	.word	0x00000000
    e42c:	09632509 	.word	0x09632509
    e430:	25097525 	.word	0x25097525
    e434:	75250975 	.word	0x75250975
    e438:	00000a0d 	.word	0x00000a0d
    e43c:	20726d54 	.word	0x20726d54
    e440:	00637653 	.word	0x00637653
    e444:	51726d54 	.word	0x51726d54
    e448:	00000000 	.word	0x00000000
    e44c:	00007ab4 	.word	0x00007ab4
    e450:	00007ab4 	.word	0x00007ab4
    e454:	00007ab4 	.word	0x00007ab4
    e458:	00007b42 	.word	0x00007b42
    e45c:	00007b0c 	.word	0x00007b0c
    e460:	00007b36 	.word	0x00007b36
    e464:	00007ab4 	.word	0x00007ab4
    e468:	00007ab4 	.word	0x00007ab4
    e46c:	00007b42 	.word	0x00007b42
    e470:	00007b0c 	.word	0x00007b0c
    e474:	42000800 	.word	0x42000800
    e478:	42000c00 	.word	0x42000c00
    e47c:	42001000 	.word	0x42001000
    e480:	42001400 	.word	0x42001400
    e484:	42001800 	.word	0x42001800
    e488:	42001c00 	.word	0x42001c00
    e48c:	0c0b0a09 	.word	0x0c0b0a09
    e490:	00000e0d 	.word	0x00000e0d
    e494:	00009916 	.word	0x00009916
    e498:	00009990 	.word	0x00009990
    e49c:	00009990 	.word	0x00009990
    e4a0:	00009934 	.word	0x00009934
    e4a4:	0000992e 	.word	0x0000992e
    e4a8:	0000993a 	.word	0x0000993a
    e4ac:	0000991c 	.word	0x0000991c
    e4b0:	00009940 	.word	0x00009940
    e4b4:	00009976 	.word	0x00009976
    e4b8:	00009ca4 	.word	0x00009ca4
    e4bc:	00009cf4 	.word	0x00009cf4
    e4c0:	00009cf4 	.word	0x00009cf4
    e4c4:	00009cf0 	.word	0x00009cf0
    e4c8:	00009c96 	.word	0x00009c96
    e4cc:	00009cb6 	.word	0x00009cb6
    e4d0:	00009c86 	.word	0x00009c86
    e4d4:	00009cc8 	.word	0x00009cc8
    e4d8:	00009cda 	.word	0x00009cda
    e4dc:	00009d42 	.word	0x00009d42
    e4e0:	00009d70 	.word	0x00009d70
    e4e4:	00009d70 	.word	0x00009d70
    e4e8:	00009d6c 	.word	0x00009d6c
    e4ec:	00009d3c 	.word	0x00009d3c
    e4f0:	00009d48 	.word	0x00009d48
    e4f4:	00009d36 	.word	0x00009d36
    e4f8:	00009d4e 	.word	0x00009d4e
    e4fc:	00009d54 	.word	0x00009d54
    e500:	0000b2ac 	.word	0x0000b2ac
    e504:	0000b27c 	.word	0x0000b27c
    e508:	0000b28e 	.word	0x0000b28e
    e50c:	0000b1d0 	.word	0x0000b1d0
    e510:	0000b28e 	.word	0x0000b28e
    e514:	0000b272 	.word	0x0000b272
    e518:	0000b28e 	.word	0x0000b28e
    e51c:	0000b1d0 	.word	0x0000b1d0
    e520:	0000b27c 	.word	0x0000b27c
    e524:	0000b27c 	.word	0x0000b27c
    e528:	0000b272 	.word	0x0000b272
    e52c:	0000b1d0 	.word	0x0000b1d0
    e530:	0000b1d8 	.word	0x0000b1d8
    e534:	0000b1d8 	.word	0x0000b1d8
    e538:	0000b1d8 	.word	0x0000b1d8
    e53c:	0000b294 	.word	0x0000b294
    e540:	0000b27c 	.word	0x0000b27c
    e544:	0000b27c 	.word	0x0000b27c
    e548:	0000b250 	.word	0x0000b250
    e54c:	0000b334 	.word	0x0000b334
    e550:	0000b250 	.word	0x0000b250
    e554:	0000b272 	.word	0x0000b272
    e558:	0000b250 	.word	0x0000b250
    e55c:	0000b334 	.word	0x0000b334
    e560:	0000b27c 	.word	0x0000b27c
    e564:	0000b27c 	.word	0x0000b27c
    e568:	0000b272 	.word	0x0000b272
    e56c:	0000b334 	.word	0x0000b334
    e570:	0000b1d8 	.word	0x0000b1d8
    e574:	0000b1d8 	.word	0x0000b1d8
    e578:	0000b1d8 	.word	0x0000b1d8
    e57c:	0000b33e 	.word	0x0000b33e
    e580:	0000b62c 	.word	0x0000b62c
    e584:	0000b57c 	.word	0x0000b57c
    e588:	0000b57c 	.word	0x0000b57c
    e58c:	0000b57a 	.word	0x0000b57a
    e590:	0000b61e 	.word	0x0000b61e
    e594:	0000b61e 	.word	0x0000b61e
    e598:	0000b614 	.word	0x0000b614
    e59c:	0000b57a 	.word	0x0000b57a
    e5a0:	0000b61e 	.word	0x0000b61e
    e5a4:	0000b614 	.word	0x0000b614
    e5a8:	0000b61e 	.word	0x0000b61e
    e5ac:	0000b57a 	.word	0x0000b57a
    e5b0:	0000b624 	.word	0x0000b624
    e5b4:	0000b624 	.word	0x0000b624
    e5b8:	0000b624 	.word	0x0000b624
    e5bc:	0000b6b4 	.word	0x0000b6b4
    e5c0:	0000c370 	.word	0x0000c370
    e5c4:	0000c352 	.word	0x0000c352
    e5c8:	0000c30c 	.word	0x0000c30c
    e5cc:	0000c22a 	.word	0x0000c22a
    e5d0:	0000c30c 	.word	0x0000c30c
    e5d4:	0000c344 	.word	0x0000c344
    e5d8:	0000c30c 	.word	0x0000c30c
    e5dc:	0000c22a 	.word	0x0000c22a
    e5e0:	0000c352 	.word	0x0000c352
    e5e4:	0000c352 	.word	0x0000c352
    e5e8:	0000c344 	.word	0x0000c344
    e5ec:	0000c22a 	.word	0x0000c22a
    e5f0:	0000c222 	.word	0x0000c222
    e5f4:	0000c222 	.word	0x0000c222
    e5f8:	0000c222 	.word	0x0000c222
    e5fc:	0000c588 	.word	0x0000c588
    e600:	0000cbd0 	.word	0x0000cbd0
    e604:	0000ca90 	.word	0x0000ca90
    e608:	0000ca90 	.word	0x0000ca90
    e60c:	0000ca8c 	.word	0x0000ca8c
    e610:	0000cba8 	.word	0x0000cba8
    e614:	0000cba8 	.word	0x0000cba8
    e618:	0000cb9a 	.word	0x0000cb9a
    e61c:	0000ca8c 	.word	0x0000ca8c
    e620:	0000cba8 	.word	0x0000cba8
    e624:	0000cb9a 	.word	0x0000cb9a
    e628:	0000cba8 	.word	0x0000cba8
    e62c:	0000ca8c 	.word	0x0000ca8c
    e630:	0000cbb0 	.word	0x0000cbb0
    e634:	0000cbb0 	.word	0x0000cbb0
    e638:	0000cbb0 	.word	0x0000cbb0
    e63c:	0000cdb4 	.word	0x0000cdb4
    e640:	2b302d23 	.word	0x2b302d23
    e644:	6c680020 	.word	0x6c680020
    e648:	6665004c 	.word	0x6665004c
    e64c:	47464567 	.word	0x47464567
    e650:	00          	.byte	0x00
    e651:	30          	.byte	0x30
    e652:	3231      	.short	0x3231
    e654:	36353433 	.word	0x36353433
    e658:	41393837 	.word	0x41393837
    e65c:	45444342 	.word	0x45444342
    e660:	31300046 	.word	0x31300046
    e664:	35343332 	.word	0x35343332
    e668:	39383736 	.word	0x39383736
    e66c:	64636261 	.word	0x64636261
    e670:	00006665 	.word	0x00006665

0000e674 <_init>:
    e674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e676:	46c0      	nop			; (mov r8, r8)
    e678:	bcf8      	pop	{r3, r4, r5, r6, r7}
    e67a:	bc08      	pop	{r3}
    e67c:	469e      	mov	lr, r3
    e67e:	4770      	bx	lr

0000e680 <__init_array_start>:
    e680:	000000dd 	.word	0x000000dd

0000e684 <_fini>:
    e684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e686:	46c0      	nop			; (mov r8, r8)
    e688:	bcf8      	pop	{r3, r4, r5, r6, r7}
    e68a:	bc08      	pop	{r3}
    e68c:	469e      	mov	lr, r3
    e68e:	4770      	bx	lr

0000e690 <__fini_array_start>:
    e690:	000000b5 	.word	0x000000b5

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	2800      	cmp	r0, #0
20000008:	d1fa      	bne.n	20000000 <portable_delay_cycles>
		"SUB r0, r0, #1 \n"
#endif
		"CMP r0, #0  \n"
		"BNE loop         "
	);
}
2000000a:	4770      	bx	lr

2000000c <uxCriticalNesting>:
2000000c:	aaaa aaaa                                   ....

20000010 <sht75_crc_table>:
20000010:	3100 5362 f5c4 97a6 88b9 eadb 4c7d 2e1f     .1bS........}L..
20000020:	7243 1021 b687 d4e5 cbfa a998 0f3e 6d5c     Cr!.........>.\m
20000030:	b786 d5e4 7342 1120 0e3f 6c5d cafb a899     ....Bs .?.]l....
20000040:	f4c5 96a7 3001 5263 4d7c 2f1e 89b8 ebda     .....0cR|M./....
20000050:	0c3d 6e5f c8f9 aa9b b584 d7e6 7140 1322     =._n........@q".
20000060:	4f7e 2d1c 8bba e9d8 f6c7 94a5 3203 5061     ~O.-.........2aP
20000070:	8abb e8d9 4e7f 2c1d 3302 5160 f7c6 95a4     .....N.,.3`Q....
20000080:	c9f8 ab9a 0d3c 6f5e 7041 1223 b485 d6e7     ....<.^oAp#.....
20000090:	4b7a 2918 8fbe eddc f2c3 90a1 3607 5465     zK.).........6eT
200000a0:	0839 6a5b ccfd ae9f b180 d3e2 7544 1726     9.[j........Du&.
200000b0:	cdfc af9e 0938 6b5a 7445 1627 b081 d2e3     ....8.ZkEt'.....
200000c0:	8ebf ecdd 4a7b 2819 3706 5564 f3c2 91a0     ....{J.(.7dU....
200000d0:	7647 1425 b283 d0e1 cffe ad9c 0b3a 6958     Gv%.........:.Xi
200000e0:	3504 5766 f1c0 93a2 8cbd eedf 4879 2a1b     .5fW........yH.*
200000f0:	f0c1 92a3 3405 5667 4978 2b1a 8dbc efde     .....4gVxI.+....
20000100:	b382 d1e0 7746 1524 0a3b 6859 ceff ac9d     ....Fw$.;.Yh....

20000110 <flow_request_to_send.14197>:
20000110:	8484                                             .

20000111 <flow_request_to_send.14201>:
20000111:	0084 a800                                        ...

20000114 <intro_screen>:
20000114:	e2a8 0000                                   ....

20000118 <on_screen_buffer.14273>:
20000118:	41fe 0000                                   .A..

2000011c <cursor_set.14310>:
2000011c:	45fe 0100                                        .E.

2000011f <settings_changed>:
2000011f:	0101                                             .

20000120 <display_main_page>:
20000120:	0101                                             .

20000121 <rising.14212>:
20000121:	0101                                             .

20000122 <g_interrupt_enabled>:
20000122:	0001                                        ..

20000124 <_impure_ptr>:
20000124:	0128 2000                                   (.. 

20000128 <impure_data>:
	...
