<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: Firmware/Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_dcache.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32h5xx__ll__dcache_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32h5xx_ll_dcache.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h5xx__ll__dcache_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion ------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef STM32H5xx_LL_DCACHE_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define STM32H5xx_LL_DCACHE_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes -----------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h5xx_8h.html">stm32h5xx.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined (DCACHE1)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">#define LL_DCACHE_COMMAND_NO_OPERATION                    (0x00000000)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#define LL_DCACHE_COMMAND_CLEAN_BY_ADDR                   DCACHE_CR_CACHECMD_0</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#define LL_DCACHE_COMMAND_INVALIDATE_BY_ADDR              DCACHE_CR_CACHECMD_1</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#define LL_DCACHE_COMMAND_CLEAN_INVALIDATE_BY_ADDR        (DCACHE_CR_CACHECMD_0|DCACHE_CR_CACHECMD_1)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#define LL_DCACHE_READ_BURST_WRAP         0U                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#define LL_DCACHE_READ_BURST_INCR         DCACHE_CR_HBURST    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#define LL_DCACHE_SR_ERRF              DCACHE_SR_ERRF      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#define LL_DCACHE_SR_BUSYF             DCACHE_SR_BUSYF     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define LL_DCACHE_SR_CMDENDF           DCACHE_SR_CMDENDF   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#define LL_DCACHE_SR_BSYENDF           DCACHE_SR_BSYENDF   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#define LL_DCACHE_SR_BUSYCMDF          DCACHE_SR_BUSYCMDF  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#define LL_DCACHE_FCR_CERRF            DCACHE_FCR_CERRF    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#define LL_DCACHE_FCR_CBSYENDF         DCACHE_FCR_CBSYENDF </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#define LL_DCACHE_FCR_CCMDENDF         DCACHE_FCR_CCMDENDF </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define LL_DCACHE_IER_BSYENDIE         DCACHE_IER_BSYENDIE </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define LL_DCACHE_IER_ERRIE            DCACHE_IER_ERRIE    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define LL_DCACHE_IER_CMDENDIE         DCACHE_IER_CMDENDIE </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define LL_DCACHE_MONITOR_READ_HIT        DCACHE_CR_RHITMEN   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define LL_DCACHE_MONITOR_READ_MISS       DCACHE_CR_RMISSMEN  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define LL_DCACHE_MONITOR_WRITE_HIT       DCACHE_CR_WHITMEN   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define LL_DCACHE_MONITOR_WRITE_MISS      DCACHE_CR_WMISSMEN  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define LL_DCACHE_MONITOR_ALL             (DCACHE_CR_RHITMEN | DCACHE_CR_RMISSMEN \</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">                                           | DCACHE_CR_WHITMEN | DCACHE_CR_WMISSMEN)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">/* Exported macros --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#define LL_DCACHE_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define LL_DCACHE_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DCACHE_Enable(<a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>{</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7981dd75d34bded0d347795dcf77e80b">DCACHE_CR_EN</a>);</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>}</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DCACHE_Disable(<a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>{</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7981dd75d34bded0d347795dcf77e80b">DCACHE_CR_EN</a>);</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>}</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DCACHE_IsEnabled(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>{</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7981dd75d34bded0d347795dcf77e80b">DCACHE_CR_EN</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7981dd75d34bded0d347795dcf77e80b">DCACHE_CR_EN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>}</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DCACHE_SetStartAddress(<a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx, uint32_t addr)</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>{</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga5969a89c760ebe2843483fcfbe5a5cb6">CMDRSADDRR</a>, addr);</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>}</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DCACHE_GetStartAddress(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>{</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga5969a89c760ebe2843483fcfbe5a5cb6">CMDRSADDRR</a>));</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>}</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DCACHE_SetEndAddress(<a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx, uint32_t addr)</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>{</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadc895fa67d9d521a7437f57be5f34ec6">CMDREADDRR</a>, addr);</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>}</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DCACHE_GetEndAddress(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>{</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gadc895fa67d9d521a7437f57be5f34ec6">CMDREADDRR</a>));</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>}</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DCACHE_SetCommand(<a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx, uint32_t Command)</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>{</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <span class="comment">/* Set dcache command */</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga28f41c908a577909b447c573d96a42f4">DCACHE_CR_CACHECMD</a>, Command);</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>}</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DCACHE_GetCommand(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>{</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  <span class="comment">/*Get Dcache Command */</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga28f41c908a577909b447c573d96a42f4">DCACHE_CR_CACHECMD</a>));</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>}</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DCACHE_StartCommand(<a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>{</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8d11dd83a037c42ac9be824a56e5ba56">DCACHE_CR_STARTCMD</a>);</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>}</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DCACHE_SetReadBurstType(<a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx, uint32_t ReadBurstType)</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>{</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga598d594c27af3cb55fd4083bec145392">DCACHE_CR_HBURST</a>, ReadBurstType);</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>}</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DCACHE_GetReadBurstType(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>{</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga598d594c27af3cb55fd4083bec145392">DCACHE_CR_HBURST</a>));</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>}</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DCACHE_Invalidate(<a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>{</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21199213924575b3ec2afe492e51379c">DCACHE_CR_CACHEINV</a>);</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>}</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DCACHE_EnableMonitors(<a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx, uint32_t Monitors)</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>{</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, Monitors);</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>}</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DCACHE_DisableMonitors(<a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx, uint32_t Monitors)</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>{</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, Monitors);</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>}</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DCACHE_IsEnabledMonitors(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx, uint32_t Monitors)</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>{</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  <span class="keywordflow">return</span> (((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga82891ecb524d4606654210f4c7a5e336">DCACHE_CR_WMISSMEN</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae1bcb1c50dcf726bcb7de76ab825bd60">DCACHE_CR_WHITMEN</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga367e4d476395e0619961ded716ffb7d4">DCACHE_CR_RMISSMEN</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9bb31204620865579a1fe952c66899b">DCACHE_CR_RHITMEN</a>))\</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>            &amp; Monitors) == (Monitors)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>}</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DCACHE_ResetMonitors(<a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx, uint32_t Monitors)</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>{</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <span class="comment">/* Reset */</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, (Monitors &lt;&lt; 2U));</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  <span class="comment">/* Release reset */</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, (Monitors &lt;&lt; 2U));</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>}</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DCACHE_Monitor_GetReadHitValue(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>{</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  <span class="keywordflow">return</span> DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga82302d123af7054d43830576c8049617">RHMONR</a>;</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>}</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DCACHE_Monitor_GetReadMissValue(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>{</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  <span class="keywordflow">return</span> DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga00e43adc5e36f7e6ef94b89fba493522">RMMONR</a>;</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>}</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DCACHE_Monitor_GetWriteHitValue(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>{</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>  <span class="keywordflow">return</span> DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga011cbdcb4100dc315ada51dd913460cb">WHMONR</a>;</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>}</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DCACHE_Monitor_GetWriteMissValue(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>{</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>  <span class="keywordflow">return</span> DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaff1b0ce1d57e0023f4f4aecfd2e4703a">WMMONR</a>;</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>}</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DCACHE_EnableIT_BSYEND(<a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>{</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5d3cc14f7b6564175a87c98d20b65bdc">DCACHE_IER_BSYENDIE</a>);</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>}</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DCACHE_DisableIT_BSYEND(<a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>{</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5d3cc14f7b6564175a87c98d20b65bdc">DCACHE_IER_BSYENDIE</a>);</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>}</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DCACHE_IsEnabledIT_BSYEND(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>{</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5d3cc14f7b6564175a87c98d20b65bdc">DCACHE_IER_BSYENDIE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5d3cc14f7b6564175a87c98d20b65bdc">DCACHE_IER_BSYENDIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>}</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DCACHE_EnableIT_ERR(<a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>{</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0e0db17ec405aefd8af3ed0e3f3152c4">DCACHE_IER_ERRIE</a>);</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>}</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DCACHE_DisableIT_ERR(<a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>{</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0e0db17ec405aefd8af3ed0e3f3152c4">DCACHE_IER_ERRIE</a>);</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>}</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DCACHE_IsEnabledIT_ERR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>{</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0e0db17ec405aefd8af3ed0e3f3152c4">DCACHE_IER_ERRIE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0e0db17ec405aefd8af3ed0e3f3152c4">DCACHE_IER_ERRIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>}</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DCACHE_EnableIT_CMDEND(<a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>{</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1768decafac98c636c438b2878bc792a">DCACHE_IER_CMDENDIE</a>);</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>}</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DCACHE_DisableIT_CMDEND(<a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>{</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1768decafac98c636c438b2878bc792a">DCACHE_IER_CMDENDIE</a>);</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>}</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DCACHE_IsEnabledIT_CMDEND(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>{</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1768decafac98c636c438b2878bc792a">DCACHE_IER_CMDENDIE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1768decafac98c636c438b2878bc792a">DCACHE_IER_CMDENDIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>}</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DCACHE_ClearFlag_BSYEND(<a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>{</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga5d5cc7f32884945503dd29f8f6cbb415">FCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4c5655a55132f704aa1a3f231b51c158">DCACHE_FCR_CBSYENDF</a>);</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>}</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DCACHE_ClearFlag_ERR(<a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>{</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga5d5cc7f32884945503dd29f8f6cbb415">FCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9cbeed00acbac46f38710312a7fcdf1">DCACHE_FCR_CERRF</a>);</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>}</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DCACHE_ClearFlag_CMDEND(<a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>{</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga5d5cc7f32884945503dd29f8f6cbb415">FCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4932abe859eafea34fa3aad3b844dffb">DCACHE_FCR_CCMDENDF</a>);</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>}</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DCACHE_IsActiveFlag_BUSY(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>{</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8973ea92c643369484175052a6127f25">DCACHE_SR_BUSYF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8973ea92c643369484175052a6127f25">DCACHE_SR_BUSYF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>}</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DCACHE_IsActiveFlag_BSYEND(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>{</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabda13df0510ee39048af32e181cff286">DCACHE_SR_BSYENDF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabda13df0510ee39048af32e181cff286">DCACHE_SR_BSYENDF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>}</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DCACHE_IsActiveFlag_ERR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>{</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae1a987fb0778805a2e748134eba3cd22">DCACHE_SR_ERRF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae1a987fb0778805a2e748134eba3cd22">DCACHE_SR_ERRF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>}</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DCACHE_IsActiveFlag_BUSYCMD(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>{</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5b41309013338632ab675e85df513aa6">DCACHE_SR_BUSYCMDF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5b41309013338632ab675e85df513aa6">DCACHE_SR_BUSYCMDF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>}</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DCACHE_IsActiveFlag_CMDEND(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a> *DCACHEx)</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>{</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DCACHEx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae256328d6ea73b2acb18adbf0fdfd369">DCACHE_SR_CMDENDF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae256328d6ea73b2acb18adbf0fdfd369">DCACHE_SR_CMDENDF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>}</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span> </div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">#endif </span><span class="comment">/* DCACHE1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span> </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>}</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span> </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="preprocessor">#endif </span><span class="comment">/* STM32H5xx_LL_DCACHE_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition</b> <a href="cmsis__armcc_8h_source.html#l00064">cmsis_armcc.h:64</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00155">stm32h5xx.h:155</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00153">stm32h5xx.h:153</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00161">stm32h5xx.h:161</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00165">stm32h5xx.h:165</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00157">stm32h5xx.h:157</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_gae7f188a4d26c9e713a48414783421071"><div class="ttname"><a href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a></div><div class="ttdeci">#define READ_REG(REG)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00163">stm32h5xx.h:163</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga00e43adc5e36f7e6ef94b89fba493522"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga00e43adc5e36f7e6ef94b89fba493522">DCACHE_TypeDef::RMMONR</a></div><div class="ttdeci">__IO uint32_t RMMONR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00917">stm32h563xx.h:917</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga011cbdcb4100dc315ada51dd913460cb"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga011cbdcb4100dc315ada51dd913460cb">DCACHE_TypeDef::WHMONR</a></div><div class="ttdeci">__IO uint32_t WHMONR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00919">stm32h563xx.h:919</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga5969a89c760ebe2843483fcfbe5a5cb6"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga5969a89c760ebe2843483fcfbe5a5cb6">DCACHE_TypeDef::CMDRSADDRR</a></div><div class="ttdeci">__IO uint32_t CMDRSADDRR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00921">stm32h563xx.h:921</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga5d5cc7f32884945503dd29f8f6cbb415"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga5d5cc7f32884945503dd29f8f6cbb415">DCACHE_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00915">stm32h563xx.h:915</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">DCACHE_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00914">stm32h563xx.h:914</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga82302d123af7054d43830576c8049617"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga82302d123af7054d43830576c8049617">DCACHE_TypeDef::RHMONR</a></div><div class="ttdeci">__IO uint32_t RHMONR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00916">stm32h563xx.h:916</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">DCACHE_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00912">stm32h563xx.h:912</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gadc895fa67d9d521a7437f57be5f34ec6"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gadc895fa67d9d521a7437f57be5f34ec6">DCACHE_TypeDef::CMDREADDRR</a></div><div class="ttdeci">__IO uint32_t CMDREADDRR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00922">stm32h563xx.h:922</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gaf6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">DCACHE_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00913">stm32h563xx.h:913</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gaff1b0ce1d57e0023f4f4aecfd2e4703a"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gaff1b0ce1d57e0023f4f4aecfd2e4703a">DCACHE_TypeDef::WMMONR</a></div><div class="ttdeci">__IO uint32_t WMMONR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00920">stm32h563xx.h:920</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0e0db17ec405aefd8af3ed0e3f3152c4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0e0db17ec405aefd8af3ed0e3f3152c4">DCACHE_IER_ERRIE</a></div><div class="ttdeci">#define DCACHE_IER_ERRIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11793">stm32h563xx.h:11793</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1768decafac98c636c438b2878bc792a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1768decafac98c636c438b2878bc792a">DCACHE_IER_CMDENDIE</a></div><div class="ttdeci">#define DCACHE_IER_CMDENDIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11796">stm32h563xx.h:11796</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga21199213924575b3ec2afe492e51379c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21199213924575b3ec2afe492e51379c">DCACHE_CR_CACHEINV</a></div><div class="ttdeci">#define DCACHE_CR_CACHEINV</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11732">stm32h563xx.h:11732</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga28f41c908a577909b447c573d96a42f4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga28f41c908a577909b447c573d96a42f4">DCACHE_CR_CACHECMD</a></div><div class="ttdeci">#define DCACHE_CR_CACHECMD</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11735">stm32h563xx.h:11735</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga367e4d476395e0619961ded716ffb7d4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga367e4d476395e0619961ded716ffb7d4">DCACHE_CR_RMISSMEN</a></div><div class="ttdeci">#define DCACHE_CR_RMISSMEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11747">stm32h563xx.h:11747</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4932abe859eafea34fa3aad3b844dffb"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4932abe859eafea34fa3aad3b844dffb">DCACHE_FCR_CCMDENDF</a></div><div class="ttdeci">#define DCACHE_FCR_CCMDENDF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11807">stm32h563xx.h:11807</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4c5655a55132f704aa1a3f231b51c158"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4c5655a55132f704aa1a3f231b51c158">DCACHE_FCR_CBSYENDF</a></div><div class="ttdeci">#define DCACHE_FCR_CBSYENDF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11801">stm32h563xx.h:11801</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga598d594c27af3cb55fd4083bec145392"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga598d594c27af3cb55fd4083bec145392">DCACHE_CR_HBURST</a></div><div class="ttdeci">#define DCACHE_CR_HBURST</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11768">stm32h563xx.h:11768</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5b41309013338632ab675e85df513aa6"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5b41309013338632ab675e85df513aa6">DCACHE_SR_BUSYCMDF</a></div><div class="ttdeci">#define DCACHE_SR_BUSYCMDF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11782">stm32h563xx.h:11782</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5d3cc14f7b6564175a87c98d20b65bdc"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5d3cc14f7b6564175a87c98d20b65bdc">DCACHE_IER_BSYENDIE</a></div><div class="ttdeci">#define DCACHE_IER_BSYENDIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11790">stm32h563xx.h:11790</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7981dd75d34bded0d347795dcf77e80b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7981dd75d34bded0d347795dcf77e80b">DCACHE_CR_EN</a></div><div class="ttdeci">#define DCACHE_CR_EN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11729">stm32h563xx.h:11729</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga82891ecb524d4606654210f4c7a5e336"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga82891ecb524d4606654210f4c7a5e336">DCACHE_CR_WMISSMEN</a></div><div class="ttdeci">#define DCACHE_CR_WMISSMEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11759">stm32h563xx.h:11759</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8973ea92c643369484175052a6127f25"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8973ea92c643369484175052a6127f25">DCACHE_SR_BUSYF</a></div><div class="ttdeci">#define DCACHE_SR_BUSYF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11773">stm32h563xx.h:11773</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8d11dd83a037c42ac9be824a56e5ba56"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8d11dd83a037c42ac9be824a56e5ba56">DCACHE_CR_STARTCMD</a></div><div class="ttdeci">#define DCACHE_CR_STARTCMD</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11741">stm32h563xx.h:11741</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa9bb31204620865579a1fe952c66899b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9bb31204620865579a1fe952c66899b">DCACHE_CR_RHITMEN</a></div><div class="ttdeci">#define DCACHE_CR_RHITMEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11744">stm32h563xx.h:11744</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa9cbeed00acbac46f38710312a7fcdf1"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9cbeed00acbac46f38710312a7fcdf1">DCACHE_FCR_CERRF</a></div><div class="ttdeci">#define DCACHE_FCR_CERRF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11804">stm32h563xx.h:11804</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabda13df0510ee39048af32e181cff286"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabda13df0510ee39048af32e181cff286">DCACHE_SR_BSYENDF</a></div><div class="ttdeci">#define DCACHE_SR_BSYENDF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11776">stm32h563xx.h:11776</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae1a987fb0778805a2e748134eba3cd22"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae1a987fb0778805a2e748134eba3cd22">DCACHE_SR_ERRF</a></div><div class="ttdeci">#define DCACHE_SR_ERRF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11779">stm32h563xx.h:11779</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae1bcb1c50dcf726bcb7de76ab825bd60"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae1bcb1c50dcf726bcb7de76ab825bd60">DCACHE_CR_WHITMEN</a></div><div class="ttdeci">#define DCACHE_CR_WHITMEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11756">stm32h563xx.h:11756</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae256328d6ea73b2acb18adbf0fdfd369"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae256328d6ea73b2acb18adbf0fdfd369">DCACHE_SR_CMDENDF</a></div><div class="ttdeci">#define DCACHE_SR_CMDENDF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11785">stm32h563xx.h:11785</a></div></div>
<div class="ttc" id="astm32h5xx_8h_html"><div class="ttname"><a href="stm32h5xx_8h.html">stm32h5xx.h</a></div><div class="ttdoc">CMSIS STM32H5xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astruct_d_c_a_c_h_e___type_def_html"><div class="ttname"><a href="struct_d_c_a_c_h_e___type_def.html">DCACHE_TypeDef</a></div><div class="ttdoc">Data Cache.</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00910">stm32h563xx.h:911</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_f86e3d2d729eeb8991b01a437a807aa5.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0ffb97dd1c0741626f6b666905986dda.html">STM32H5xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_6fe25a8774aa16aa41e19fdc2b8f0421.html">Inc</a></li><li class="navelem"><a class="el" href="stm32h5xx__ll__dcache_8h.html">stm32h5xx_ll_dcache.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
