###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Sun Nov  2 12:46:26 2025
#  Design:            MCU
#  Command:           report_ccopt_skew_groups -file rpt/MCU.report_ccopt_skew_groups.postcts
###############################################################

Skew Group Structure:
=====================

-----------------------------------------------------------------------------------------
Skew Group                            Sources    Constrained Sinks    Unconstrained Sinks
-----------------------------------------------------------------------------------------
clk_cpu/prelayout_constraint_mode        1             1746                    67
clk_sck0/prelayout_constraint_mode       1               71                     2
clk_sck1/prelayout_constraint_mode       1               71                     2
mclk/prelayout_constraint_mode           1             2051                   107
smclk/prelayout_constraint_mode          1              672                     6
-----------------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode         -        0.359     0.512     0.486        0.016       ignored                  -         0.153              -
                                clk_sck0/prelayout_constraint_mode        -        0.413     0.416     0.414        0.001       ignored                  -         0.004              -
                                clk_sck1/prelayout_constraint_mode        -        0.373     0.374     0.374        0.000       ignored                  -         0.001              -
                                mclk/prelayout_constraint_mode            -        0.574     0.725     0.703        0.016       ignored                  -         0.151              -
                                smclk/prelayout_constraint_mode           -        0.529     0.693     0.664        0.029       ignored                  -         0.164              -
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     none         0.359     0.512     0.487        0.016       auto computed        0.154         0.153    100% {0.359, 0.512}
                                clk_sck0/prelayout_constraint_mode    none         0.414     0.418     0.416        0.001       auto computed        0.154         0.004    100% {0.414, 0.418}
                                clk_sck1/prelayout_constraint_mode    none         0.375     0.376     0.376        0.000       auto computed        0.154         0.001    100% {0.375, 0.376}
                                mclk/prelayout_constraint_mode        none         0.580     0.732     0.709        0.016       auto computed        0.154         0.152    100% {0.580, 0.732}
                                smclk/prelayout_constraint_mode       none         0.529     0.693     0.666        0.030       auto computed       *0.154         0.164    99.7% {0.540, 0.693}
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode         -        0.133     0.204     0.186        0.008       ignored                  -         0.071              -
                                clk_sck0/prelayout_constraint_mode        -        0.155     0.161     0.159        0.001       ignored                  -         0.005              -
                                clk_sck1/prelayout_constraint_mode        -        0.143     0.147     0.146        0.001       ignored                  -         0.004              -
                                mclk/prelayout_constraint_mode            -        0.207     0.276     0.261        0.007       ignored                  -         0.069              -
                                smclk/prelayout_constraint_mode           -        0.202     0.273     0.258        0.011       ignored                  -         0.071              -
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode         -        0.133     0.204     0.186        0.008       ignored                  -         0.071              -
                                clk_sck0/prelayout_constraint_mode        -        0.156     0.161     0.160        0.001       ignored                  -         0.005              -
                                clk_sck1/prelayout_constraint_mode        -        0.144     0.148     0.147        0.001       ignored                  -         0.004              -
                                mclk/prelayout_constraint_mode            -        0.209     0.278     0.262        0.007       ignored                  -         0.069              -
                                smclk/prelayout_constraint_mode           -        0.202     0.273     0.259        0.011       ignored                  -         0.071              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode     0.359        1      0.512        2
-    min adddec0/mem_sel_int_reg[0]/CK
-    max gpio3/PxOUT_reg[0]/CK
                                clk_sck0/prelayout_constraint_mode    0.413        9      0.416       10
-    min spi0/s_tx_sreg_reg[14]/CK
-    max spi0/s_counter_reg[5]/CK
                                clk_sck1/prelayout_constraint_mode    0.373       17      0.374       18
-    min spi1/s_spi_tcif_reg/CKN
-    max spi1/s_counter_reg[5]/CK
                                mclk/prelayout_constraint_mode        0.574       25      0.725       26
-    min core/irq_restore_ack_reg/CK
-    max timer0/timer_value_reg[29]/CK
                                smclk/prelayout_constraint_mode       0.529       33      0.693       34
-    min i2c0/CGMaster/EnLat_reg/CK
-    max uart0/rx_sr_reg[8]/CK
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     0.359        3      0.512        4
-    min adddec0/mem_sel_int_reg[0]/CK
-    max gpio3/PxOUT_reg[0]/CK
                                clk_sck0/prelayout_constraint_mode    0.414       11      0.418       12
-    min spi0/s_tx_sreg_reg[14]/CK
-    max spi0/s_counter_reg[5]/CK
                                clk_sck1/prelayout_constraint_mode    0.375       19      0.376       20
-    min spi1/s_spi_tcif_reg/CKN
-    max spi1/s_counter_reg[5]/CK
                                mclk/prelayout_constraint_mode        0.580       27      0.732       28
-    min core/irq_restore_ack_reg/CK
-    max timer0/timer_value_reg[29]/CK
                                smclk/prelayout_constraint_mode       0.529       35      0.693       36
-    min i2c0/CGMaster/EnLat_reg/CK
-    max i2c1/MasterState_reg[4]/CK
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode     0.133        5      0.204        6
-    min adddec0/mem_sel_int_reg[0]/CK
-    max adddec0/mab_out_reg[20]/CKN
                                clk_sck0/prelayout_constraint_mode    0.155       13      0.161       14
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_rx_sreg_reg[29]/CKN
                                clk_sck1/prelayout_constraint_mode    0.143       21      0.147       22
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_tx_sreg_reg[23]/CK
                                mclk/prelayout_constraint_mode        0.207       29      0.276       30
-    min timer1/divider_counter_reg[0]/CK
-    max core/csr_unit_inst/minstret_reg[18]/CK
                                smclk/prelayout_constraint_mode       0.202       37      0.273       38
-    min i2c0/CGMaster/EnLat_reg/CK
-    max timer0/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0/CK
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode     0.133        7      0.204        8
-    min adddec0/mem_sel_int_reg[0]/CK
-    max adddec0/mab_out_reg[20]/CKN
                                clk_sck0/prelayout_constraint_mode    0.156       15      0.161       16
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_rx_sreg_reg[29]/CKN
                                clk_sck1/prelayout_constraint_mode    0.144       23      0.148       24
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_tx_sreg_reg[23]/CK
                                mclk/prelayout_constraint_mode        0.209       31      0.278       32
-    min timer1/divider_counter_reg[0]/CK
-    max core/csr_unit_inst/minstret_reg[17]/CK
                                smclk/prelayout_constraint_mode       0.202       39      0.273       40
-    min i2c0/CGMaster/EnLat_reg/CK
-    max timer0/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0/CK
----------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 1
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_int_reg[0]/CK
Delay     : 0.359

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH   rise   -       0.000   0.067  0.073  (354.500,385.100)  -            3    
adddec0/CTS_ccl_a_inv_00312/A
-     INVX6BA10TH       rise   0.000   0.000   0.067  -      (359.300,419.100)   38.800   -       
adddec0/CTS_ccl_a_inv_00312/Y
-     INVX6BA10TH       rise   0.053   0.053   0.055  0.034  (359.500,419.300)    0.400      2    
adddec0/CTS_ccl_a_inv_00304/A
-     INVX16BA10TH      fall   0.000   0.053   0.047  -      (359.700,423.100)    4.000   -       
adddec0/CTS_ccl_a_inv_00304/Y
-     INVX16BA10TH      fall   0.108   0.161   0.151  0.319  (359.700,423.500)    0.400     22    
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.009   0.170   0.179  -      (448.100,383.700)  128.200   -       
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.188   0.359   0.115  0.005  (445.500,383.500)    2.800      3    
adddec0/mem_sel_int_reg[0]/CK
-     DFFQX4MA10TH      rise   0.000   0.359   0.115  -      (447.900,387.100)    6.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 2
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : gpio3/PxOUT_reg[3]/CK
Delay     : 0.512

---------------------------------------------------------------------------------------------------------
Name  Lib cell           Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH    rise   -       0.000   0.067  0.073  (354.500,385.100)  -            3    
adddec0/CTS_ccl_a_inv_00312/A
-     INVX6BA10TH        rise   0.000   0.000   0.067  -      (359.300,419.100)   38.800   -       
adddec0/CTS_ccl_a_inv_00312/Y
-     INVX6BA10TH        rise   0.053   0.053   0.055  0.034  (359.500,419.300)    0.400      2    
adddec0/CTS_ccl_a_inv_00304/A
-     INVX16BA10TH       fall   0.000   0.053   0.047  -      (359.700,423.100)    4.000   -       
adddec0/CTS_ccl_a_inv_00304/Y
-     INVX16BA10TH       fall   0.108   0.161   0.151  0.319  (359.700,423.500)    0.400     22    
adddec0/gen_cg_periph[13].cg_periph/CG1/CK
-     PREICGX5BA10TH     rise   0.003   0.164   0.178  -      (345.100,568.300)  159.400   -       
adddec0/gen_cg_periph[13].cg_periph/CG1/ECK
-     PREICGX5BA10TH     rise   0.158   0.322   0.090  0.042  (347.900,569.100)    3.600      8    
gpio3/RC_CG_HIER_INST123/RC_CGIC_INST/CK
-     PREICGX1BA10TH     rise   0.001   0.323   0.090  -      (353.300,635.700)   72.000   -       
gpio3/RC_CG_HIER_INST123/RC_CGIC_INST/ECK
-     PREICGX1BA10TH     rise   0.189   0.512   0.156  0.015  (350.700,635.700)    2.600      8    
gpio3/PxOUT_reg[3]/CK
-     SDFFRPQX0P5MA10TH  rise   0.000   0.512   0.156  -      (345.700,636.900)    6.200   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 3
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_int_reg[0]/CK
Delay     : 0.359

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH   rise   -       0.000   0.067  0.073  (354.500,385.100)  -            3    
adddec0/CTS_ccl_a_inv_00312/A
-     INVX6BA10TH       rise   0.000   0.000   0.067  -      (359.300,419.100)   38.800   -       
adddec0/CTS_ccl_a_inv_00312/Y
-     INVX6BA10TH       rise   0.053   0.053   0.055  0.034  (359.500,419.300)    0.400      2    
adddec0/CTS_ccl_a_inv_00304/A
-     INVX16BA10TH      fall   0.000   0.053   0.047  -      (359.700,423.100)    4.000   -       
adddec0/CTS_ccl_a_inv_00304/Y
-     INVX16BA10TH      fall   0.108   0.161   0.151  0.319  (359.700,423.500)    0.400     22    
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.009   0.171   0.179  -      (448.100,383.700)  128.200   -       
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.188   0.359   0.115  0.005  (445.500,383.500)    2.800      3    
adddec0/mem_sel_int_reg[0]/CK
-     DFFQX4MA10TH      rise   0.000   0.359   0.115  -      (447.900,387.100)    6.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 4
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : gpio3/PxOUT_reg[3]/CK
Delay     : 0.512

---------------------------------------------------------------------------------------------------------
Name  Lib cell           Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH    rise   -       0.000   0.067  0.073  (354.500,385.100)  -            3    
adddec0/CTS_ccl_a_inv_00312/A
-     INVX6BA10TH        rise   0.000   0.000   0.067  -      (359.300,419.100)   38.800   -       
adddec0/CTS_ccl_a_inv_00312/Y
-     INVX6BA10TH        rise   0.053   0.053   0.055  0.034  (359.500,419.300)    0.400      2    
adddec0/CTS_ccl_a_inv_00304/A
-     INVX16BA10TH       fall   0.000   0.053   0.047  -      (359.700,423.100)    4.000   -       
adddec0/CTS_ccl_a_inv_00304/Y
-     INVX16BA10TH       fall   0.108   0.161   0.151  0.319  (359.700,423.500)    0.400     22    
adddec0/gen_cg_periph[13].cg_periph/CG1/CK
-     PREICGX5BA10TH     rise   0.003   0.164   0.178  -      (345.100,568.300)  159.400   -       
adddec0/gen_cg_periph[13].cg_periph/CG1/ECK
-     PREICGX5BA10TH     rise   0.158   0.322   0.090  0.042  (347.900,569.100)    3.600      8    
gpio3/RC_CG_HIER_INST123/RC_CGIC_INST/CK
-     PREICGX1BA10TH     rise   0.001   0.323   0.090  -      (353.300,635.700)   72.000   -       
gpio3/RC_CG_HIER_INST123/RC_CGIC_INST/ECK
-     PREICGX1BA10TH     rise   0.189   0.512   0.156  0.015  (350.700,635.700)    2.600      8    
gpio3/PxOUT_reg[3]/CK
-     SDFFRPQX0P5MA10TH  rise   0.000   0.512   0.156  -      (345.700,636.900)    6.200   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 5
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_int_reg[0]/CK
Delay     : 0.133

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH   rise   -       0.000   0.031  0.074  (354.500,385.100)  -            3    
adddec0/CTS_ccl_a_inv_00312/A
-     INVX6BA10TH       rise   0.000   0.000   0.031  -      (359.300,419.100)   38.800   -       
adddec0/CTS_ccl_a_inv_00312/Y
-     INVX6BA10TH       rise   0.020   0.021   0.026  0.036  (359.500,419.300)    0.400      2    
adddec0/CTS_ccl_a_inv_00304/A
-     INVX16BA10TH      fall   0.000   0.021   0.023  -      (359.700,423.100)    4.000   -       
adddec0/CTS_ccl_a_inv_00304/Y
-     INVX16BA10TH      fall   0.041   0.062   0.064  0.304  (359.700,423.500)    0.400     22    
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.009   0.071   0.081  -      (448.100,383.700)  128.200   -       
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.062   0.133   0.050  0.006  (445.500,383.500)    2.800      3    
adddec0/mem_sel_int_reg[0]/CK
-     DFFQX4MA10TH      rise   0.000   0.133   0.050  -      (447.900,387.100)    6.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 6
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mab_out_reg[20]/CKN
Delay     : 0.204

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   -       0.000   0.031  0.074  (354.500,385.100)  -            3    
adddec0/CTS_ccl_a_inv_00312/A
-     INVX6BA10TH      rise   0.000   0.000   0.031  -      (359.300,419.100)   38.800   -       
adddec0/CTS_ccl_a_inv_00312/Y
-     INVX6BA10TH      rise   0.020   0.021   0.026  0.036  (359.500,419.300)    0.400      2    
adddec0/CTS_ccl_a_inv_00304/A
-     INVX16BA10TH     fall   0.000   0.021   0.023  -      (359.700,423.100)    4.000   -       
adddec0/CTS_ccl_a_inv_00304/Y
-     INVX16BA10TH     fall   0.041   0.062   0.064  0.304  (359.700,423.500)    0.400     22    
adddec0/CTS_ccl_inv_00301/A
-     INVX1BA10TH      rise   0.002   0.064   0.078  -      (327.300,424.900)   33.800   -       
adddec0/CTS_ccl_inv_00301/Y
-     INVX1BA10TH      rise   0.043   0.107   0.057  0.013  (327.500,424.300)    0.800      1    
adddec0/CTS_ccl_a_inv_00299/A
-     INVX7P5BA10TH    fall   0.000   0.107   0.049  -      (328.900,424.900)    2.000   -       
adddec0/CTS_ccl_a_inv_00299/Y
-     INVX7P5BA10TH    fall   0.075   0.182   0.115  0.258  (328.900,425.100)    0.200     80    
adddec0/mab_out_reg[20]/CKN
-     DFFNQX1MA10TH    rise   0.022   0.204   0.143  -      (675.900,340.900)  431.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 7
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_int_reg[0]/CK
Delay     : 0.133

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH   rise   -       0.000   0.031  0.074  (354.500,385.100)  -            3    
adddec0/CTS_ccl_a_inv_00312/A
-     INVX6BA10TH       rise   0.000   0.000   0.031  -      (359.300,419.100)   38.800   -       
adddec0/CTS_ccl_a_inv_00312/Y
-     INVX6BA10TH       rise   0.020   0.021   0.026  0.036  (359.500,419.300)    0.400      2    
adddec0/CTS_ccl_a_inv_00304/A
-     INVX16BA10TH      fall   0.000   0.021   0.023  -      (359.700,423.100)    4.000   -       
adddec0/CTS_ccl_a_inv_00304/Y
-     INVX16BA10TH      fall   0.041   0.062   0.064  0.304  (359.700,423.500)    0.400     22    
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.009   0.071   0.081  -      (448.100,383.700)  128.200   -       
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.062   0.133   0.050  0.006  (445.500,383.500)    2.800      3    
adddec0/mem_sel_int_reg[0]/CK
-     DFFQX4MA10TH      rise   0.000   0.133   0.050  -      (447.900,387.100)    6.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 8
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mab_out_reg[20]/CKN
Delay     : 0.204

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   -       0.000   0.031  0.074  (354.500,385.100)  -            3    
adddec0/CTS_ccl_a_inv_00312/A
-     INVX6BA10TH      rise   0.000   0.000   0.031  -      (359.300,419.100)   38.800   -       
adddec0/CTS_ccl_a_inv_00312/Y
-     INVX6BA10TH      rise   0.020   0.021   0.026  0.036  (359.500,419.300)    0.400      2    
adddec0/CTS_ccl_a_inv_00304/A
-     INVX16BA10TH     fall   0.000   0.021   0.023  -      (359.700,423.100)    4.000   -       
adddec0/CTS_ccl_a_inv_00304/Y
-     INVX16BA10TH     fall   0.041   0.062   0.064  0.304  (359.700,423.500)    0.400     22    
adddec0/CTS_ccl_inv_00301/A
-     INVX1BA10TH      rise   0.002   0.064   0.078  -      (327.300,424.900)   33.800   -       
adddec0/CTS_ccl_inv_00301/Y
-     INVX1BA10TH      rise   0.043   0.107   0.057  0.013  (327.500,424.300)    0.800      1    
adddec0/CTS_ccl_a_inv_00299/A
-     INVX7P5BA10TH    fall   0.000   0.107   0.049  -      (328.900,424.900)    2.000   -       
adddec0/CTS_ccl_a_inv_00299/Y
-     INVX7P5BA10TH    fall   0.075   0.182   0.115  0.258  (328.900,425.100)    0.200     80    
adddec0/mab_out_reg[20]/CKN
-     DFFNQX1MA10TH    rise   0.022   0.204   0.143  -      (675.900,340.900)  431.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 9
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[14]/CK
Delay     : 0.413

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.108  0.010  (1186.000,397.615)  -            2    
CTS_ccl_inv_00412/A
-     INVX3BA10TH      rise   0.000   0.000   0.108  -      (1180.100,399.100)    7.385   -       
CTS_ccl_inv_00412/Y
-     INVX3BA10TH      rise   0.062   0.062   0.047  0.013  (1180.100,399.500)    0.400      1    
CTS_ccl_inv_00409/A
-     INVX5BA10TH      fall   0.000   0.062   0.047  -      (1178.700,427.100)   29.000   -       
CTS_ccl_inv_00409/Y
-     INVX5BA10TH      fall   0.081   0.143   0.096  0.061  (1178.500,427.300)    0.400      1    
spi0/g27139/A
-     XOR2X3MA10TH     rise   0.005   0.148   0.115  -      (755.700,426.900)   423.200   -       
spi0/g27139/Y
-     XOR2X3MA10TH     rise   0.098   0.246   0.130  0.014  (754.700,427.700)     1.800      1    
spi0/CTS_cid_inv_00521/A
-     INVX7P5BA10TH    rise   0.000   0.246   0.130  -      (744.500,427.100)    10.800   -       
spi0/CTS_cid_inv_00521/Y
-     INVX7P5BA10TH    rise   0.079   0.326   0.072  0.055  (744.500,426.900)     0.200      2    
spi0/CTS_ccl_a_inv_00404/A
-     INVX11BA10TH     fall   0.003   0.328   0.067  -      (585.100,436.900)   169.400   -       
spi0/CTS_ccl_a_inv_00404/Y
-     INVX11BA10TH     fall   0.084   0.412   0.090  0.131  (585.100,436.500)     0.400     66    
spi0/s_tx_sreg_reg[14]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.413   0.107  -      (588.700,432.900)     7.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 10
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[1]/CK
Delay     :  0.416

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.108  0.010  (1186.000,397.615)  -           2     
CTS_ccl_inv_00412/A
-     INVX3BA10TH      rise   0.000   0.000   0.108  -      (1180.100,399.100)    7.385   -       
CTS_ccl_inv_00412/Y
-     INVX3BA10TH      rise   0.062   0.062   0.047  0.013  (1180.100,399.500)    0.400     1     
CTS_ccl_inv_00409/A
-     INVX5BA10TH      fall   0.000   0.062   0.047  -      (1178.700,427.100)   29.000   -       
CTS_ccl_inv_00409/Y
-     INVX5BA10TH      fall   0.081   0.143   0.096  0.061  (1178.500,427.300)    0.400     1     
spi0/g27139/A
-     XOR2X3MA10TH     rise   0.005   0.148   0.115  -      (755.700,426.900)   423.200   -       
spi0/g27139/Y
-     XOR2X3MA10TH     rise   0.098   0.246   0.130  0.014  (754.700,427.700)     1.800     1     
spi0/CTS_cid_inv_00521/A
-     INVX7P5BA10TH    rise   0.000   0.246   0.130  -      (744.500,427.100)    10.800   -       
spi0/CTS_cid_inv_00521/Y
-     INVX7P5BA10TH    rise   0.079   0.326   0.072  0.055  (744.500,426.900)     0.200     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX5BA10TH   fall   0.003   0.328   0.067  -      (562.100,451.700)   207.200   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX5BA10TH   fall   0.088   0.416   0.034  0.010  (559.300,450.900)     3.600     5     
spi0/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.416   0.034  -      (551.100,451.100)     8.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 11
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[14]/CK
Delay     :  0.414

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.108  0.010  (1186.000,397.615)  -            2    
CTS_ccl_inv_00412/A
-     INVX3BA10TH      rise   0.000   0.000   0.108  -      (1180.100,399.100)    7.385   -       
CTS_ccl_inv_00412/Y
-     INVX3BA10TH      rise   0.062   0.062   0.047  0.013  (1180.100,399.500)    0.400      1    
CTS_ccl_inv_00409/A
-     INVX5BA10TH      fall   0.000   0.062   0.047  -      (1178.700,427.100)   29.000   -       
CTS_ccl_inv_00409/Y
-     INVX5BA10TH      fall   0.081   0.144   0.096  0.061  (1178.500,427.300)    0.400      1    
spi0/g27139/A
-     XOR2X3MA10TH     rise   0.005   0.149   0.115  -      (755.700,426.900)   423.200   -       
spi0/g27139/Y
-     XOR2X3MA10TH     rise   0.098   0.246   0.134  0.014  (754.700,427.700)     1.800      1    
spi0/CTS_cid_inv_00521/A
-     INVX7P5BA10TH    rise   0.000   0.247   0.134  -      (744.500,427.100)    10.800   -       
spi0/CTS_cid_inv_00521/Y
-     INVX7P5BA10TH    rise   0.081   0.327   0.072  0.055  (744.500,426.900)     0.200      2    
spi0/CTS_ccl_a_inv_00404/A
-     INVX11BA10TH     fall   0.003   0.330   0.068  -      (585.100,436.900)   169.400   -       
spi0/CTS_ccl_a_inv_00404/Y
-     INVX11BA10TH     fall   0.084   0.414   0.090  0.131  (585.100,436.500)     0.400     66    
spi0/s_tx_sreg_reg[14]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.414   0.107  -      (588.700,432.900)     7.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 12
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[1]/CK
Delay     :  0.418

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.108  0.010  (1186.000,397.615)  -           2     
CTS_ccl_inv_00412/A
-     INVX3BA10TH      rise   0.000   0.000   0.108  -      (1180.100,399.100)    7.385   -       
CTS_ccl_inv_00412/Y
-     INVX3BA10TH      rise   0.062   0.062   0.047  0.013  (1180.100,399.500)    0.400     1     
CTS_ccl_inv_00409/A
-     INVX5BA10TH      fall   0.000   0.062   0.047  -      (1178.700,427.100)   29.000   -       
CTS_ccl_inv_00409/Y
-     INVX5BA10TH      fall   0.081   0.144   0.096  0.061  (1178.500,427.300)    0.400     1     
spi0/g27139/A
-     XOR2X3MA10TH     rise   0.005   0.149   0.115  -      (755.700,426.900)   423.200   -       
spi0/g27139/Y
-     XOR2X3MA10TH     rise   0.098   0.246   0.134  0.014  (754.700,427.700)     1.800     1     
spi0/CTS_cid_inv_00521/A
-     INVX7P5BA10TH    rise   0.000   0.247   0.134  -      (744.500,427.100)    10.800   -       
spi0/CTS_cid_inv_00521/Y
-     INVX7P5BA10TH    rise   0.081   0.327   0.072  0.055  (744.500,426.900)     0.200     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX5BA10TH   fall   0.003   0.330   0.068  -      (562.100,451.700)   207.200   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX5BA10TH   fall   0.088   0.418   0.034  0.010  (559.300,450.900)     3.600     5     
spi0/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.418   0.034  -      (551.100,451.100)     8.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 13
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.155

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.049  0.011  (1186.000,397.615)  -           2     
CTS_ccl_inv_00412/A
-     INVX3BA10TH     rise   0.000   0.000   0.049  -      (1180.100,399.100)    7.385   -       
CTS_ccl_inv_00412/Y
-     INVX3BA10TH     rise   0.021   0.021   0.022  0.014  (1180.100,399.500)    0.400     1     
CTS_ccl_inv_00409/A
-     INVX5BA10TH     fall   0.000   0.021   0.024  -      (1178.700,427.100)   29.000   -       
CTS_ccl_inv_00409/Y
-     INVX5BA10TH     fall   0.033   0.055   0.042  0.061  (1178.500,427.300)    0.400     1     
spi0/g27139/A
-     XOR2X3MA10TH    rise   0.005   0.060   0.052  -      (755.700,426.900)   423.200   -       
spi0/g27139/Y
-     XOR2X3MA10TH    rise   0.033   0.093   0.051  0.014  (754.700,427.700)     1.800     1     
spi0/CTS_cid_inv_00521/A
-     INVX7P5BA10TH   rise   0.000   0.093   0.051  -      (744.500,427.100)    10.800   -       
spi0/CTS_cid_inv_00521/Y
-     INVX7P5BA10TH   rise   0.026   0.119   0.033  0.055  (744.500,426.900)     0.200     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.003   0.122   0.032  -      (562.100,451.700)   207.200   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.034   0.155   0.015  0.010  (559.300,450.900)     3.600     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.155   0.015  -      (550.900,452.700)    10.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 14
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[1]/CKN
Delay     :  0.161

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.049  0.011  (1186.000,397.615)  -            2    
CTS_ccl_inv_00412/A
-     INVX3BA10TH      rise   0.000   0.000   0.049  -      (1180.100,399.100)    7.385   -       
CTS_ccl_inv_00412/Y
-     INVX3BA10TH      rise   0.021   0.021   0.022  0.014  (1180.100,399.500)    0.400      1    
CTS_ccl_inv_00409/A
-     INVX5BA10TH      fall   0.000   0.021   0.024  -      (1178.700,427.100)   29.000   -       
CTS_ccl_inv_00409/Y
-     INVX5BA10TH      fall   0.033   0.055   0.042  0.061  (1178.500,427.300)    0.400      1    
spi0/g27139/A
-     XOR2X3MA10TH     rise   0.005   0.060   0.052  -      (755.700,426.900)   423.200   -       
spi0/g27139/Y
-     XOR2X3MA10TH     rise   0.033   0.093   0.051  0.014  (754.700,427.700)     1.800      1    
spi0/CTS_cid_inv_00521/A
-     INVX7P5BA10TH    rise   0.000   0.093   0.051  -      (744.500,427.100)    10.800   -       
spi0/CTS_cid_inv_00521/Y
-     INVX7P5BA10TH    rise   0.026   0.119   0.033  0.055  (744.500,426.900)     0.200      2    
spi0/CTS_ccl_a_inv_00404/A
-     INVX11BA10TH     fall   0.003   0.122   0.032  -      (585.100,436.900)   169.400   -       
spi0/CTS_ccl_a_inv_00404/Y
-     INVX11BA10TH     fall   0.036   0.158   0.043  0.136  (585.100,436.500)     0.400     66    
spi0/s_rx_sreg_reg[1]/CKN
-     DFFNRPQX1MA10TH  rise   0.003   0.161   0.051  -      (497.900,440.900)    91.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 15
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.156

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.049  0.011  (1186.000,397.615)  -           2     
CTS_ccl_inv_00412/A
-     INVX3BA10TH     rise   0.000   0.000   0.049  -      (1180.100,399.100)    7.385   -       
CTS_ccl_inv_00412/Y
-     INVX3BA10TH     rise   0.021   0.021   0.022  0.014  (1180.100,399.500)    0.400     1     
CTS_ccl_inv_00409/A
-     INVX5BA10TH     fall   0.000   0.021   0.024  -      (1178.700,427.100)   29.000   -       
CTS_ccl_inv_00409/Y
-     INVX5BA10TH     fall   0.033   0.055   0.042  0.061  (1178.500,427.300)    0.400     1     
spi0/g27139/A
-     XOR2X3MA10TH    rise   0.005   0.060   0.052  -      (755.700,426.900)   423.200   -       
spi0/g27139/Y
-     XOR2X3MA10TH    rise   0.033   0.093   0.052  0.014  (754.700,427.700)     1.800     1     
spi0/CTS_cid_inv_00521/A
-     INVX7P5BA10TH   rise   0.000   0.093   0.052  -      (744.500,427.100)    10.800   -       
spi0/CTS_cid_inv_00521/Y
-     INVX7P5BA10TH   rise   0.027   0.120   0.033  0.055  (744.500,426.900)     0.200     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.003   0.123   0.032  -      (562.100,451.700)   207.200   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.034   0.156   0.015  0.010  (559.300,450.900)     3.600     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.156   0.015  -      (550.900,452.700)    10.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 16
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[1]/CKN
Delay     :  0.161

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.049  0.011  (1186.000,397.615)  -            2    
CTS_ccl_inv_00412/A
-     INVX3BA10TH      rise   0.000   0.000   0.049  -      (1180.100,399.100)    7.385   -       
CTS_ccl_inv_00412/Y
-     INVX3BA10TH      rise   0.021   0.021   0.022  0.014  (1180.100,399.500)    0.400      1    
CTS_ccl_inv_00409/A
-     INVX5BA10TH      fall   0.000   0.021   0.024  -      (1178.700,427.100)   29.000   -       
CTS_ccl_inv_00409/Y
-     INVX5BA10TH      fall   0.033   0.055   0.042  0.061  (1178.500,427.300)    0.400      1    
spi0/g27139/A
-     XOR2X3MA10TH     rise   0.005   0.060   0.052  -      (755.700,426.900)   423.200   -       
spi0/g27139/Y
-     XOR2X3MA10TH     rise   0.033   0.093   0.052  0.014  (754.700,427.700)     1.800      1    
spi0/CTS_cid_inv_00521/A
-     INVX7P5BA10TH    rise   0.000   0.093   0.052  -      (744.500,427.100)    10.800   -       
spi0/CTS_cid_inv_00521/Y
-     INVX7P5BA10TH    rise   0.027   0.120   0.033  0.055  (744.500,426.900)     0.200      2    
spi0/CTS_ccl_a_inv_00404/A
-     INVX11BA10TH     fall   0.003   0.122   0.032  -      (585.100,436.900)   169.400   -       
spi0/CTS_ccl_a_inv_00404/Y
-     INVX11BA10TH     fall   0.036   0.158   0.043  0.136  (585.100,436.500)     0.400     66    
spi0/s_rx_sreg_reg[1]/CKN
-     DFFNRPQX1MA10TH  rise   0.003   0.161   0.051  -      (497.900,440.900)    91.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 17
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_spi_tcif_reg/CKN
Delay     :  0.373

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.073  0.007  (646.215,0.000)    -            1    
CTS_cid_inv_00477/A
-     INVX3BA10TH      rise   0.000   0.000   0.073  -      (642.900,7.100)     10.415   -       
CTS_cid_inv_00477/Y
-     INVX3BA10TH      rise   0.057   0.057   0.061  0.018  (642.900,7.500)      0.400      1    
CTS_cid_inv_00476/A
-     INVX11BA10TH     fall   0.000   0.057   0.051  -      (640.500,7.100)      2.800   -       
CTS_cid_inv_00476/Y
-     INVX11BA10TH     fall   0.058   0.116   0.064  0.085  (640.500,7.500)      0.400      2    
spi1/g17114/A
-     XOR2X3MA10TH     rise   0.009   0.125   0.077  -      (331.100,297.100)  599.000   -       
spi1/g17114/Y
-     XOR2X3MA10TH     rise   0.078   0.203   0.109  0.011  (332.100,296.300)    1.800      1    
spi1/CTS_cid_inv_00543/A
-     INVX6BA10TH      rise   0.000   0.203   0.109  -      (327.500,296.900)    5.200   -       
spi1/CTS_cid_inv_00543/Y
-     INVX6BA10TH      rise   0.081   0.284   0.086  0.054  (327.700,296.700)    0.400      2    
spi1/CTS_ccl_a_inv_00380/A
-     INVX11BA10TH     fall   0.003   0.287   0.074  -      (178.300,356.900)  209.600   -       
spi1/CTS_ccl_a_inv_00380/Y
-     INVX11BA10TH     fall   0.086   0.373   0.088  0.128  (178.300,356.500)    0.400     66    
spi1/s_spi_tcif_reg/CKN
-     DFFNRPQX1MA10TH  rise   0.000   0.373   0.104  -      (204.300,355.100)   27.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 18
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[1]/CK
Delay     :  0.374

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.073  0.007  (646.215,0.000)    -           1     
CTS_cid_inv_00477/A
-     INVX3BA10TH      rise   0.000   0.000   0.073  -      (642.900,7.100)     10.415   -       
CTS_cid_inv_00477/Y
-     INVX3BA10TH      rise   0.057   0.057   0.061  0.018  (642.900,7.500)      0.400     1     
CTS_cid_inv_00476/A
-     INVX11BA10TH     fall   0.000   0.057   0.051  -      (640.500,7.100)      2.800   -       
CTS_cid_inv_00476/Y
-     INVX11BA10TH     fall   0.058   0.116   0.064  0.085  (640.500,7.500)      0.400     2     
spi1/g17114/A
-     XOR2X3MA10TH     rise   0.009   0.125   0.077  -      (331.100,297.100)  599.000   -       
spi1/g17114/Y
-     XOR2X3MA10TH     rise   0.078   0.203   0.109  0.011  (332.100,296.300)    1.800     1     
spi1/CTS_cid_inv_00543/A
-     INVX6BA10TH      rise   0.000   0.203   0.109  -      (327.500,296.900)    5.200   -       
spi1/CTS_cid_inv_00543/Y
-     INVX6BA10TH      rise   0.081   0.284   0.086  0.054  (327.700,296.700)    0.400     2     
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/CK
-     PREICGX6BA10TH   fall   0.003   0.287   0.074  -      (175.100,359.700)  215.600   -       
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/ECK
-     PREICGX6BA10TH   fall   0.087   0.374   0.030  0.009  (172.300,358.900)    3.600     5     
spi1/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.374   0.030  -      (173.100,368.900)   10.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 19
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_spi_tcif_reg/CKN
Delay     :  0.375

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.073  0.007  (646.215,0.000)    -            1    
CTS_cid_inv_00477/A
-     INVX3BA10TH      rise   0.000   0.000   0.073  -      (642.900,7.100)     10.415   -       
CTS_cid_inv_00477/Y
-     INVX3BA10TH      rise   0.057   0.058   0.061  0.018  (642.900,7.500)      0.400      1    
CTS_cid_inv_00476/A
-     INVX11BA10TH     fall   0.000   0.058   0.051  -      (640.500,7.100)      2.800   -       
CTS_cid_inv_00476/Y
-     INVX11BA10TH     fall   0.058   0.116   0.064  0.085  (640.500,7.500)      0.400      2    
spi1/g17114/A
-     XOR2X3MA10TH     rise   0.009   0.125   0.077  -      (331.100,297.100)  599.000   -       
spi1/g17114/Y
-     XOR2X3MA10TH     rise   0.078   0.203   0.115  0.011  (332.100,296.300)    1.800      1    
spi1/CTS_cid_inv_00543/A
-     INVX6BA10TH      rise   0.000   0.204   0.115  -      (327.500,296.900)    5.200   -       
spi1/CTS_cid_inv_00543/Y
-     INVX6BA10TH      rise   0.083   0.286   0.086  0.054  (327.700,296.700)    0.400      2    
spi1/CTS_ccl_a_inv_00380/A
-     INVX11BA10TH     fall   0.003   0.290   0.075  -      (178.300,356.900)  209.600   -       
spi1/CTS_ccl_a_inv_00380/Y
-     INVX11BA10TH     fall   0.086   0.375   0.088  0.128  (178.300,356.500)    0.400     66    
spi1/s_spi_tcif_reg/CKN
-     DFFNRPQX1MA10TH  rise   0.000   0.375   0.104  -      (204.300,355.100)   27.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 20
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[1]/CK
Delay     :  0.376

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.073  0.007  (646.215,0.000)    -           1     
CTS_cid_inv_00477/A
-     INVX3BA10TH      rise   0.000   0.000   0.073  -      (642.900,7.100)     10.415   -       
CTS_cid_inv_00477/Y
-     INVX3BA10TH      rise   0.057   0.058   0.061  0.018  (642.900,7.500)      0.400     1     
CTS_cid_inv_00476/A
-     INVX11BA10TH     fall   0.000   0.058   0.051  -      (640.500,7.100)      2.800   -       
CTS_cid_inv_00476/Y
-     INVX11BA10TH     fall   0.058   0.116   0.064  0.085  (640.500,7.500)      0.400     2     
spi1/g17114/A
-     XOR2X3MA10TH     rise   0.009   0.125   0.077  -      (331.100,297.100)  599.000   -       
spi1/g17114/Y
-     XOR2X3MA10TH     rise   0.078   0.203   0.115  0.011  (332.100,296.300)    1.800     1     
spi1/CTS_cid_inv_00543/A
-     INVX6BA10TH      rise   0.000   0.204   0.115  -      (327.500,296.900)    5.200   -       
spi1/CTS_cid_inv_00543/Y
-     INVX6BA10TH      rise   0.083   0.286   0.086  0.054  (327.700,296.700)    0.400     2     
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/CK
-     PREICGX6BA10TH   fall   0.003   0.290   0.075  -      (175.100,359.700)  215.600   -       
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/ECK
-     PREICGX6BA10TH   fall   0.087   0.376   0.030  0.009  (172.300,358.900)    3.600     5     
spi1/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.376   0.030  -      (173.100,368.900)   10.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 21
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.143

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.033  0.007  (646.215,0.000)    -           1     
CTS_cid_inv_00477/A
-     INVX3BA10TH     rise   0.000   0.000   0.033  -      (642.900,7.100)     10.415   -       
CTS_cid_inv_00477/Y
-     INVX3BA10TH     rise   0.022   0.022   0.028  0.019  (642.900,7.500)      0.400     1     
CTS_cid_inv_00476/A
-     INVX11BA10TH    fall   0.000   0.022   0.025  -      (640.500,7.100)      2.800   -       
CTS_cid_inv_00476/Y
-     INVX11BA10TH    fall   0.022   0.044   0.028  0.085  (640.500,7.500)      0.400     2     
spi1/g17114/A
-     XOR2X3MA10TH    rise   0.009   0.053   0.038  -      (331.100,297.100)  599.000   -       
spi1/g17114/Y
-     XOR2X3MA10TH    rise   0.027   0.080   0.042  0.011  (332.100,296.300)    1.800     1     
spi1/CTS_cid_inv_00543/A
-     INVX6BA10TH     rise   0.000   0.080   0.042  -      (327.500,296.900)    5.200   -       
spi1/CTS_cid_inv_00543/Y
-     INVX6BA10TH     rise   0.027   0.107   0.039  0.054  (327.700,296.700)    0.400     2     
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/CK
-     PREICGX6BA10TH  fall   0.003   0.111   0.035  -      (175.100,359.700)  215.600   -       
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/ECK
-     PREICGX6BA10TH  fall   0.033   0.143   0.014  0.009  (172.300,358.900)    3.600     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.143   0.014  -      (171.700,363.300)    5.000   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 22
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[13]/CK
Delay     :  0.147

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.033  0.007  (646.215,0.000)    -            1    
CTS_cid_inv_00477/A
-     INVX3BA10TH      rise   0.000   0.000   0.033  -      (642.900,7.100)     10.415   -       
CTS_cid_inv_00477/Y
-     INVX3BA10TH      rise   0.022   0.022   0.028  0.019  (642.900,7.500)      0.400      1    
CTS_cid_inv_00476/A
-     INVX11BA10TH     fall   0.000   0.022   0.025  -      (640.500,7.100)      2.800   -       
CTS_cid_inv_00476/Y
-     INVX11BA10TH     fall   0.022   0.044   0.028  0.085  (640.500,7.500)      0.400      2    
spi1/g17114/A
-     XOR2X3MA10TH     rise   0.009   0.053   0.038  -      (331.100,297.100)  599.000   -       
spi1/g17114/Y
-     XOR2X3MA10TH     rise   0.027   0.080   0.042  0.011  (332.100,296.300)    1.800      1    
spi1/CTS_cid_inv_00543/A
-     INVX6BA10TH      rise   0.000   0.080   0.042  -      (327.500,296.900)    5.200   -       
spi1/CTS_cid_inv_00543/Y
-     INVX6BA10TH      rise   0.027   0.107   0.039  0.054  (327.700,296.700)    0.400      2    
spi1/CTS_ccl_a_inv_00380/A
-     INVX11BA10TH     fall   0.003   0.111   0.035  -      (178.300,356.900)  209.600   -       
spi1/CTS_ccl_a_inv_00380/Y
-     INVX11BA10TH     fall   0.035   0.146   0.041  0.133  (178.300,356.500)    0.400     66    
spi1/s_tx_sreg_reg[13]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.147   0.048  -      (188.300,407.100)   60.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 23
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.144

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.033  0.007  (646.215,0.000)    -           1     
CTS_cid_inv_00477/A
-     INVX3BA10TH     rise   0.000   0.000   0.033  -      (642.900,7.100)     10.415   -       
CTS_cid_inv_00477/Y
-     INVX3BA10TH     rise   0.022   0.022   0.028  0.019  (642.900,7.500)      0.400     1     
CTS_cid_inv_00476/A
-     INVX11BA10TH    fall   0.000   0.022   0.025  -      (640.500,7.100)      2.800   -       
CTS_cid_inv_00476/Y
-     INVX11BA10TH    fall   0.022   0.044   0.028  0.085  (640.500,7.500)      0.400     2     
spi1/g17114/A
-     XOR2X3MA10TH    rise   0.009   0.053   0.038  -      (331.100,297.100)  599.000   -       
spi1/g17114/Y
-     XOR2X3MA10TH    rise   0.027   0.080   0.044  0.011  (332.100,296.300)    1.800     1     
spi1/CTS_cid_inv_00543/A
-     INVX6BA10TH     rise   0.000   0.080   0.044  -      (327.500,296.900)    5.200   -       
spi1/CTS_cid_inv_00543/Y
-     INVX6BA10TH     rise   0.028   0.108   0.039  0.054  (327.700,296.700)    0.400     2     
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/CK
-     PREICGX6BA10TH  fall   0.003   0.111   0.035  -      (175.100,359.700)  215.600   -       
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/ECK
-     PREICGX6BA10TH  fall   0.033   0.144   0.014  0.009  (172.300,358.900)    3.600     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.144   0.014  -      (171.700,363.300)    5.000   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 24
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[13]/CK
Delay     :  0.148

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.033  0.007  (646.215,0.000)    -            1    
CTS_cid_inv_00477/A
-     INVX3BA10TH      rise   0.000   0.000   0.033  -      (642.900,7.100)     10.415   -       
CTS_cid_inv_00477/Y
-     INVX3BA10TH      rise   0.022   0.022   0.028  0.019  (642.900,7.500)      0.400      1    
CTS_cid_inv_00476/A
-     INVX11BA10TH     fall   0.000   0.022   0.025  -      (640.500,7.100)      2.800   -       
CTS_cid_inv_00476/Y
-     INVX11BA10TH     fall   0.022   0.044   0.028  0.085  (640.500,7.500)      0.400      2    
spi1/g17114/A
-     XOR2X3MA10TH     rise   0.009   0.053   0.038  -      (331.100,297.100)  599.000   -       
spi1/g17114/Y
-     XOR2X3MA10TH     rise   0.027   0.080   0.044  0.011  (332.100,296.300)    1.800      1    
spi1/CTS_cid_inv_00543/A
-     INVX6BA10TH      rise   0.000   0.080   0.044  -      (327.500,296.900)    5.200   -       
spi1/CTS_cid_inv_00543/Y
-     INVX6BA10TH      rise   0.028   0.108   0.039  0.054  (327.700,296.700)    0.400      2    
spi1/CTS_ccl_a_inv_00380/A
-     INVX11BA10TH     fall   0.003   0.111   0.035  -      (178.300,356.900)  209.600   -       
spi1/CTS_ccl_a_inv_00380/Y
-     INVX11BA10TH     fall   0.035   0.146   0.041  0.133  (178.300,356.500)    0.400     66    
spi1/s_tx_sreg_reg[13]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.148   0.048  -      (188.300,407.100)   60.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 25
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_restore_ack_reg/CK
Delay     :  0.574

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.334  0.008  (243.900,449.300)  -            1    
system0/CTS_ccl_a_inv_00377/A
-     INVX4BA10TH      rise   0.000   0.000   0.334  -      (250.500,448.900)    7.000   -       
system0/CTS_ccl_a_inv_00377/Y
-     INVX4BA10TH      rise   0.076   0.076   0.079  0.006  (251.300,448.900)    0.800      1    
system0/CTS_ccl_a_inv_00373/A
-     INVX3BA10TH      fall   0.000   0.076   0.074  -      (255.900,447.100)    6.400   -       
system0/CTS_ccl_a_inv_00373/Y
-     INVX3BA10TH      fall   0.116   0.192   0.133  0.053  (255.900,447.500)    0.400      5    
core/cg_clk_cpu/CG1/CK
-     PREICGX13BA10TH  rise   0.002   0.194   0.160  -      (350.700,384.300)  158.000   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   0.131   0.325   0.067  0.073  (354.500,385.100)    4.600      3    
core/CTS_ccl_inv_00326/A
-     INVX1BA10TH      rise   0.002   0.328   0.067  -      (540.300,315.100)  255.800   -       
core/CTS_ccl_inv_00326/Y
-     INVX1BA10TH      rise   0.063   0.391   0.080  0.008  (540.500,315.700)    0.800      1    
core/CTS_ccl_a_inv_00315/A
-     INVX3BA10TH      fall   0.000   0.391   0.063  -      (553.300,316.900)   14.000   -       
core/CTS_ccl_a_inv_00315/Y
-     INVX3BA10TH      fall   0.182   0.573   0.244  0.098  (553.300,316.500)    0.400     15    
core/irq_restore_ack_reg/CK
-     DFFRPQX1MA10TH   rise   0.001   0.574   0.294  -      (443.300,344.700)  138.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 26
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : timer0/timer_value_reg[25]/CK
Delay     :  0.725

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.334  0.008  (243.900,449.300)  -            1    
system0/CTS_ccl_a_inv_00377/A
-     INVX4BA10TH      rise   0.000   0.000   0.334  -      (250.500,448.900)    7.000   -       
system0/CTS_ccl_a_inv_00377/Y
-     INVX4BA10TH      rise   0.076   0.076   0.079  0.006  (251.300,448.900)    0.800      1    
system0/CTS_ccl_a_inv_00373/A
-     INVX3BA10TH      fall   0.000   0.076   0.074  -      (255.900,447.100)    6.400   -       
system0/CTS_ccl_a_inv_00373/Y
-     INVX3BA10TH      fall   0.116   0.192   0.133  0.053  (255.900,447.500)    0.400      5    
timer0/clk_mux/MuxGen[1].CG1/CK
-     PREICGX2BA10TH   rise   0.002   0.194   0.160  -      (280.300,384.300)   87.600   -       
timer0/clk_mux/MuxGen[1].CG1/ECK
-     PREICGX2BA10TH   rise   0.132   0.326   0.050  0.006  (277.500,385.100)    3.600      1    
timer0/clk_mux/g83/B
-     NOR2X2AA10TH     rise   0.000   0.326   0.050  -      (265.100,384.900)   12.600   -       
timer0/clk_mux/g83/Y
-     NOR2X2AA10TH     rise   0.073   0.398   0.329  0.032  (264.700,385.500)    1.000      1    
timer0/clk_mux/g82/B
-     NAND2BX6MA10TH   fall   0.001   0.399   0.092  -      (213.500,298.900)  137.800   -       
timer0/clk_mux/g82/Y
-     NAND2BX6MA10TH   fall   0.062   0.461   0.041  0.011  (213.300,298.700)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX6BA10TH   rise   0.000   0.461   0.045  -      (208.300,295.700)    8.000   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX6BA10TH   rise   0.085   0.546   0.041  0.013  (205.500,294.900)    3.600      1    
timer0/g12000/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.546   0.041  -      (208.900,291.100)    7.200   -       
timer0/g12000/Y
-     AOI2XB1X8MA10TH  rise   0.046   0.592   0.060  0.017  (209.300,291.700)    1.000      1    
timer0/g11894/A0
-     OAI21X8MA10TH    fall   0.000   0.593   0.048  -      (222.700,296.900)   18.600   -       
timer0/g11894/Y
-     OAI21X8MA10TH    fall   0.132   0.725   0.112  0.071  (222.700,297.100)    0.200     38    
timer0/timer_value_reg[25]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.725   0.190  -      (232.300,276.900)   29.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 27
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_restore_ack_reg/CK
Delay     :  0.580

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.369  0.008  (243.900,449.300)  -            1    
system0/CTS_ccl_a_inv_00377/A
-     INVX4BA10TH      rise   0.000   0.000   0.369  -      (250.500,448.900)    7.000   -       
system0/CTS_ccl_a_inv_00377/Y
-     INVX4BA10TH      rise   0.080   0.080   0.080  0.006  (251.300,448.900)    0.800      1    
system0/CTS_ccl_a_inv_00373/A
-     INVX3BA10TH      fall   0.000   0.080   0.079  -      (255.900,447.100)    6.400   -       
system0/CTS_ccl_a_inv_00373/Y
-     INVX3BA10TH      fall   0.118   0.198   0.133  0.053  (255.900,447.500)    0.400      5    
core/cg_clk_cpu/CG1/CK
-     PREICGX13BA10TH  rise   0.002   0.199   0.160  -      (350.700,384.300)  158.000   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   0.131   0.331   0.067  0.073  (354.500,385.100)    4.600      3    
core/CTS_ccl_inv_00326/A
-     INVX1BA10TH      rise   0.002   0.333   0.067  -      (540.300,315.100)  255.800   -       
core/CTS_ccl_inv_00326/Y
-     INVX1BA10TH      rise   0.063   0.396   0.080  0.008  (540.500,315.700)    0.800      1    
core/CTS_ccl_a_inv_00315/A
-     INVX3BA10TH      fall   0.000   0.396   0.063  -      (553.300,316.900)   14.000   -       
core/CTS_ccl_a_inv_00315/Y
-     INVX3BA10TH      fall   0.182   0.579   0.244  0.098  (553.300,316.500)    0.400     15    
core/irq_restore_ack_reg/CK
-     DFFRPQX1MA10TH   rise   0.001   0.580   0.294  -      (443.300,344.700)  138.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 28
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : timer0/timer_value_reg[25]/CK
Delay     :  0.732

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.369  0.008  (243.900,449.300)  -            1    
system0/CTS_ccl_a_inv_00377/A
-     INVX4BA10TH      rise   0.000   0.000   0.369  -      (250.500,448.900)    7.000   -       
system0/CTS_ccl_a_inv_00377/Y
-     INVX4BA10TH      rise   0.080   0.080   0.080  0.006  (251.300,448.900)    0.800      1    
system0/CTS_ccl_a_inv_00373/A
-     INVX3BA10TH      fall   0.000   0.080   0.079  -      (255.900,447.100)    6.400   -       
system0/CTS_ccl_a_inv_00373/Y
-     INVX3BA10TH      fall   0.118   0.198   0.133  0.053  (255.900,447.500)    0.400      5    
timer0/clk_mux/MuxGen[1].CG1/CK
-     PREICGX2BA10TH   rise   0.002   0.199   0.160  -      (280.300,384.300)   87.600   -       
timer0/clk_mux/MuxGen[1].CG1/ECK
-     PREICGX2BA10TH   rise   0.132   0.331   0.050  0.006  (277.500,385.100)    3.600      1    
timer0/clk_mux/g83/B
-     NOR2X2AA10TH     rise   0.000   0.331   0.050  -      (265.100,384.900)   12.600   -       
timer0/clk_mux/g83/Y
-     NOR2X2AA10TH     rise   0.073   0.404   0.329  0.032  (264.700,385.500)    1.000      1    
timer0/clk_mux/g82/B
-     NAND2BX6MA10TH   fall   0.001   0.405   0.092  -      (213.500,298.900)  137.800   -       
timer0/clk_mux/g82/Y
-     NAND2BX6MA10TH   fall   0.062   0.466   0.070  0.011  (213.300,298.700)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX6BA10TH   rise   0.000   0.466   0.049  -      (208.300,295.700)    8.000   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX6BA10TH   rise   0.086   0.553   0.041  0.013  (205.500,294.900)    3.600      1    
timer0/g12000/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.553   0.041  -      (208.900,291.100)    7.200   -       
timer0/g12000/Y
-     AOI2XB1X8MA10TH  rise   0.046   0.599   0.060  0.017  (209.300,291.700)    1.000      1    
timer0/g11894/A0
-     OAI21X8MA10TH    fall   0.000   0.599   0.048  -      (222.700,296.900)   18.600   -       
timer0/g11894/Y
-     OAI21X8MA10TH    fall   0.132   0.731   0.112  0.071  (222.700,297.100)    0.200     38    
timer0/timer_value_reg[25]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.732   0.190  -      (232.300,276.900)   29.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 29
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : timer1/divider_counter_reg[0]/CK
Delay     :  0.207

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.123  0.008  (243.900,449.300)  -           1     
system0/CTS_ccl_a_inv_00377/A
-     INVX4BA10TH      rise   0.000   0.000   0.123  -      (250.500,448.900)   7.000    -       
system0/CTS_ccl_a_inv_00377/Y
-     INVX4BA10TH      rise   0.014   0.014   0.032  0.006  (251.300,448.900)   0.800      1     
system0/CTS_ccl_a_inv_00373/A
-     INVX3BA10TH      fall   0.000   0.014   0.030  -      (255.900,447.100)   6.400    -       
system0/CTS_ccl_a_inv_00373/Y
-     INVX3BA10TH      fall   0.046   0.061   0.057  0.050  (255.900,447.500)   0.400      5     
timer1/clk_mux/MuxGen[1].CG1/CK
-     PREICGX2BA10TH   rise   0.000   0.061   0.069  -      (263.700,447.700)   8.000    -       
timer1/clk_mux/MuxGen[1].CG1/ECK
-     PREICGX2BA10TH   rise   0.040   0.102   0.017  0.002  (260.900,446.900)   3.600      1     
timer1/clk_mux/g83/B
-     NOR2X1AA10TH     rise   0.000   0.102   0.017  -      (258.500,447.100)   2.600    -       
timer1/clk_mux/g83/Y
-     NOR2X1AA10TH     rise   0.022   0.124   0.103  0.011  (258.300,447.300)   0.400      1     
timer1/clk_mux/g82/B
-     NAND2BX6MA10TH   fall   0.000   0.124   0.030  -      (260.900,450.900)   6.200    -       
timer1/clk_mux/g82/Y
-     NAND2BX6MA10TH   fall   0.020   0.144   0.018  0.013  (260.700,450.700)   0.400      2     
timer1/clock_gate_divider/CG1/CK
-     PREICGX2BA10TH   rise   0.000   0.144   0.020  -      (262.100,455.700)   6.400    -       
timer1/clock_gate_divider/CG1/ECK
-     PREICGX2BA10TH   rise   0.037   0.181   0.023  0.007  (264.900,454.900)   3.600      2     
timer1/CTS_cci_inv_00085/A
-     INVX1BA10TH      rise   0.000   0.181   0.023  -      (267.500,456.900)   4.600    -       
timer1/CTS_cci_inv_00085/Y
-     INVX1BA10TH      rise   0.013   0.194   0.016  0.003  (267.300,456.300)   0.800      1     
timer1/CTS_ccl_a_inv_00082/A
-     INVX1BA10TH      fall   0.000   0.194   0.013  -      (266.700,456.900)   1.200    -       
timer1/CTS_ccl_a_inv_00082/Y
-     INVX1BA10TH      fall   0.013   0.207   0.012  0.003  (266.900,456.300)   0.800      1     
timer1/divider_counter_reg[0]/CK
-     DFFRPQNX1MA10TH  rise   0.000   0.207   0.015  -      (267.500,448.900)   8.000    -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 30
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/csr_unit_inst/minstret_reg[14]/CK
Delay     :  0.276

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.123  0.008  (243.900,449.300)  -            1    
system0/CTS_ccl_a_inv_00377/A
-     INVX4BA10TH      rise   0.000   0.000   0.123  -      (250.500,448.900)    7.000   -       
system0/CTS_ccl_a_inv_00377/Y
-     INVX4BA10TH      rise   0.014   0.014   0.032  0.006  (251.300,448.900)    0.800      1    
system0/CTS_ccl_a_inv_00373/A
-     INVX3BA10TH      fall   0.000   0.014   0.030  -      (255.900,447.100)    6.400   -       
system0/CTS_ccl_a_inv_00373/Y
-     INVX3BA10TH      fall   0.046   0.061   0.057  0.050  (255.900,447.500)    0.400      5    
CTS_ccl_a_inv_00353/A
-     INVX5BA10TH      rise   0.001   0.061   0.069  -      (271.700,447.100)   16.200   -       
CTS_ccl_a_inv_00353/Y
-     INVX5BA10TH      rise   0.048   0.110   0.072  0.086  (271.500,447.300)    0.400      2    
CTS_ccl_a_inv_00345/A
-     INVX11BA10TH     fall   0.001   0.110   0.061  -      (277.900,447.100)    6.600   -       
CTS_ccl_a_inv_00345/Y
-     INVX11BA10TH     fall   0.036   0.146   0.047  0.130  (277.900,447.500)    0.400     10    
core/csr_unit_inst/RC_CG_HIER_INST47/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.015   0.161   0.059  -      (741.100,303.700)  607.000   -       
core/csr_unit_inst/RC_CG_HIER_INST47/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.114   0.276   0.147  0.072  (738.300,302.900)    3.600     32    
core/csr_unit_inst/minstret_reg[14]/CK
-     SDFFRPQX1MA10TH  rise   0.001   0.276   0.147  -      (782.300,296.900)   50.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 31
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : timer1/divider_counter_reg[0]/CK
Delay     :  0.209

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.138  0.008  (243.900,449.300)  -           1     
system0/CTS_ccl_a_inv_00377/A
-     INVX4BA10TH      rise   0.000   0.000   0.138  -      (250.500,448.900)   7.000    -       
system0/CTS_ccl_a_inv_00377/Y
-     INVX4BA10TH      rise   0.015   0.015   0.032  0.006  (251.300,448.900)   0.800      1     
system0/CTS_ccl_a_inv_00373/A
-     INVX3BA10TH      fall   0.000   0.015   0.032  -      (255.900,447.100)   6.400    -       
system0/CTS_ccl_a_inv_00373/Y
-     INVX3BA10TH      fall   0.047   0.062   0.057  0.050  (255.900,447.500)   0.400      5     
timer1/clk_mux/MuxGen[1].CG1/CK
-     PREICGX2BA10TH   rise   0.000   0.062   0.070  -      (263.700,447.700)   8.000    -       
timer1/clk_mux/MuxGen[1].CG1/ECK
-     PREICGX2BA10TH   rise   0.041   0.103   0.017  0.002  (260.900,446.900)   3.600      1     
timer1/clk_mux/g83/B
-     NOR2X1AA10TH     rise   0.000   0.103   0.017  -      (258.500,447.100)   2.600    -       
timer1/clk_mux/g83/Y
-     NOR2X1AA10TH     rise   0.022   0.125   0.103  0.011  (258.300,447.300)   0.400      1     
timer1/clk_mux/g82/B
-     NAND2BX6MA10TH   fall   0.000   0.125   0.030  -      (260.900,450.900)   6.200    -       
timer1/clk_mux/g82/Y
-     NAND2BX6MA10TH   fall   0.020   0.145   0.025  0.013  (260.700,450.700)   0.400      2     
timer1/clock_gate_divider/CG1/CK
-     PREICGX2BA10TH   rise   0.000   0.145   0.023  -      (262.100,455.700)   6.400    -       
timer1/clock_gate_divider/CG1/ECK
-     PREICGX2BA10TH   rise   0.038   0.183   0.023  0.007  (264.900,454.900)   3.600      2     
timer1/CTS_cci_inv_00085/A
-     INVX1BA10TH      rise   0.000   0.183   0.023  -      (267.500,456.900)   4.600    -       
timer1/CTS_cci_inv_00085/Y
-     INVX1BA10TH      rise   0.013   0.196   0.016  0.003  (267.300,456.300)   0.800      1     
timer1/CTS_ccl_a_inv_00082/A
-     INVX1BA10TH      fall   0.000   0.196   0.013  -      (266.700,456.900)   1.200    -       
timer1/CTS_ccl_a_inv_00082/Y
-     INVX1BA10TH      fall   0.013   0.209   0.012  0.003  (266.900,456.300)   0.800      1     
timer1/divider_counter_reg[0]/CK
-     DFFRPQNX1MA10TH  rise   0.000   0.209   0.015  -      (267.500,448.900)   8.000    -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 32
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/csr_unit_inst/minstret_reg[14]/CK
Delay     :  0.278

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.138  0.008  (243.900,449.300)  -            1    
system0/CTS_ccl_a_inv_00377/A
-     INVX4BA10TH      rise   0.000   0.000   0.138  -      (250.500,448.900)    7.000   -       
system0/CTS_ccl_a_inv_00377/Y
-     INVX4BA10TH      rise   0.015   0.015   0.032  0.006  (251.300,448.900)    0.800      1    
system0/CTS_ccl_a_inv_00373/A
-     INVX3BA10TH      fall   0.000   0.015   0.032  -      (255.900,447.100)    6.400   -       
system0/CTS_ccl_a_inv_00373/Y
-     INVX3BA10TH      fall   0.047   0.062   0.057  0.050  (255.900,447.500)    0.400      5    
CTS_ccl_a_inv_00353/A
-     INVX5BA10TH      rise   0.001   0.062   0.070  -      (271.700,447.100)   16.200   -       
CTS_ccl_a_inv_00353/Y
-     INVX5BA10TH      rise   0.049   0.111   0.072  0.086  (271.500,447.300)    0.400      2    
CTS_ccl_a_inv_00345/A
-     INVX11BA10TH     fall   0.001   0.111   0.062  -      (277.900,447.100)    6.600   -       
CTS_ccl_a_inv_00345/Y
-     INVX11BA10TH     fall   0.036   0.147   0.047  0.130  (277.900,447.500)    0.400     10    
core/csr_unit_inst/RC_CG_HIER_INST47/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.015   0.163   0.060  -      (741.100,303.700)  607.000   -       
core/csr_unit_inst/RC_CG_HIER_INST47/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.114   0.277   0.147  0.072  (738.300,302.900)    3.600     32    
core/csr_unit_inst/minstret_reg[14]/CK
-     SDFFRPQX1MA10TH  rise   0.001   0.278   0.147  -      (782.300,296.900)   50.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 33
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c0/CGMaster/EnLat_reg/CK
Delay     :  0.529

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.075  0.006  (285.500,420.300)  -           1     
system0/CTS_ccl_a_inv_00220/A
-     INVX3BA10TH      rise   0.000   0.000   0.075  -      (288.700,420.900)    3.800   -       
system0/CTS_ccl_a_inv_00220/Y
-     INVX3BA10TH      rise   0.054   0.054   0.051  0.015  (288.700,420.500)    0.400     1     
system0/CTS_ccl_a_inv_00216/A
-     INVX5BA10TH      fall   0.000   0.054   0.044  -      (309.700,439.100)   39.600   -       
system0/CTS_ccl_a_inv_00216/Y
-     INVX5BA10TH      fall   0.065   0.119   0.072  0.046  (309.500,439.300)    0.400     4     
i2c0/CGMaster/CG0/CG1/CK
-     PREICGX3BA10TH   rise   0.001   0.120   0.086  -      (386.300,456.300)   93.800   -       
i2c0/CGMaster/CG0/CG1/ECK
-     PREICGX3BA10TH   rise   0.102   0.223   0.043  0.007  (388.900,456.700)    3.000     2     
i2c0/CGMaster/CTS_ccl_a_inv_00148/A
-     INVX1BA10TH      rise   0.000   0.223   0.043  -      (391.900,460.900)    7.200   -       
i2c0/CGMaster/CTS_ccl_a_inv_00148/Y
-     INVX1BA10TH      rise   0.056   0.279   0.082  0.008  (391.700,460.300)    0.800     1     
i2c0/CGMaster/CTS_ccl_a_inv_00144/A
-     INVX1BA10TH      fall   0.000   0.279   0.065  -      (373.700,475.100)   32.800   -       
i2c0/CGMaster/CTS_ccl_a_inv_00144/Y
-     INVX1BA10TH      fall   0.082   0.361   0.081  0.010  (373.500,475.700)    0.800     2     
i2c0/CGMaster/CTS_ccl_inv_00141/A
-     INVX1BA10TH      rise   0.000   0.361   0.103  -      (373.700,464.900)   11.000   -       
i2c0/CGMaster/CTS_ccl_inv_00141/Y
-     INVX1BA10TH      rise   0.052   0.413   0.038  0.002  (373.500,464.300)    0.800     1     
i2c0/CGMaster/CTS_cdb_inv_00834/A
-     INVX1BA10TH      fall   0.000   0.413   0.036  -      (372.100,464.900)    2.000   -       
i2c0/CGMaster/CTS_cdb_inv_00834/Y
-     INVX1BA10TH      fall   0.032   0.446   0.024  0.002  (371.900,464.300)    0.800     1     
i2c0/CGMaster/CTS_cdb_inv_00835/A
-     INVX1BA10TH      rise   0.000   0.446   0.030  -      (371.300,464.900)    1.200   -       
i2c0/CGMaster/CTS_cdb_inv_00835/Y
-     INVX1BA10TH      rise   0.032   0.477   0.039  0.003  (371.500,464.300)    0.800     1     
i2c0/CGMaster/CTS_ccl_a_inv_00139/A
-     INVX1BA10TH      fall   0.000   0.477   0.031  -      (374.500,464.900)    3.600   -       
i2c0/CGMaster/CTS_ccl_a_inv_00139/Y
-     INVX1BA10TH      fall   0.052   0.529   0.054  0.006  (374.700,464.300)    0.800     1     
i2c0/CGMaster/EnLat_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.529   0.068  -      (385.900,483.100)   30.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 34
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : uart0/rx_sr_reg[0]/CK
Delay     :  0.693

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.075  0.006  (285.500,420.300)  -           1     
system0/CTS_ccl_a_inv_00220/A
-     INVX3BA10TH     rise   0.000   0.000   0.075  -      (288.700,420.900)    3.800   -       
system0/CTS_ccl_a_inv_00220/Y
-     INVX3BA10TH     rise   0.054   0.054   0.051  0.015  (288.700,420.500)    0.400     1     
system0/CTS_ccl_a_inv_00216/A
-     INVX5BA10TH     fall   0.000   0.054   0.044  -      (309.700,439.100)   39.600   -       
system0/CTS_ccl_a_inv_00216/Y
-     INVX5BA10TH     fall   0.065   0.119   0.072  0.046  (309.500,439.300)    0.400     4     
CTS_cci_inv_00213/A
-     INVX4BA10TH     rise   0.001   0.121   0.086  -      (376.900,464.900)   93.000   -       
CTS_cci_inv_00213/Y
-     INVX4BA10TH     rise   0.063   0.184   0.064  0.026  (377.700,464.900)    0.800     1     
CTS_ccl_a_inv_00209/A
-     INVX16BA10TH    fall   0.000   0.184   0.055  -      (377.900,468.900)    4.200   -       
CTS_ccl_a_inv_00209/Y
-     INVX16BA10TH    fall   0.056   0.240   0.053  0.101  (377.900,468.500)    0.400     6     
uart0/cgu_baud_clk_src/CG1/CK
-     PREICGX6BA10TH  rise   0.001   0.241   0.062  -      (352.300,463.700)   30.400   -       
uart0/cgu_baud_clk_src/CG1/ECK
-     PREICGX6BA10TH  rise   0.107   0.347   0.064  0.031  (349.500,462.900)    3.600     2     
uart0/cg_clk_baud/CG1/CK
-     PREICGX5BA10TH  rise   0.000   0.348   0.064  -      (352.700,512.300)   52.600   -       
uart0/cg_clk_baud/CG1/ECK
-     PREICGX5BA10TH  rise   0.091   0.439   0.041  0.010  (355.500,513.100)    3.600     2     
uart0/CTS_cci_inv_00069/A
-     INVX3BA10TH     rise   0.000   0.439   0.041  -      (355.100,519.100)    6.400   -       
uart0/CTS_cci_inv_00069/Y
-     INVX3BA10TH     rise   0.034   0.473   0.034  0.009  (355.100,519.500)    0.400     1     
uart0/CTS_ccl_a_inv_00064/A
-     INVX5BA10TH     fall   0.000   0.473   0.029  -      (351.900,520.900)    4.600   -       
uart0/CTS_ccl_a_inv_00064/Y
-     INVX5BA10TH     fall   0.046   0.518   0.050  0.030  (352.100,520.700)    0.400     8     
uart0/RC_CG_HIER_INST295/RC_CGIC_INST/CK
-     PREICGX1BA10TH  rise   0.000   0.518   0.059  -      (348.100,540.300)   23.600   -       
uart0/RC_CG_HIER_INST295/RC_CGIC_INST/ECK
-     PREICGX1BA10TH  rise   0.174   0.693   0.147  0.014  (345.500,540.300)    2.600     9     
uart0/rx_sr_reg[0]/CK
-     DFFQX0P5MA10TH  rise   0.000   0.693   0.147  -      (345.500,539.100)    1.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 35
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c0/CGMaster/EnLat_reg/CK
Delay     :  0.529

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.075  0.006  (285.500,420.300)  -           1     
system0/CTS_ccl_a_inv_00220/A
-     INVX3BA10TH      rise   0.000   0.000   0.075  -      (288.700,420.900)    3.800   -       
system0/CTS_ccl_a_inv_00220/Y
-     INVX3BA10TH      rise   0.054   0.054   0.051  0.015  (288.700,420.500)    0.400     1     
system0/CTS_ccl_a_inv_00216/A
-     INVX5BA10TH      fall   0.000   0.054   0.044  -      (309.700,439.100)   39.600   -       
system0/CTS_ccl_a_inv_00216/Y
-     INVX5BA10TH      fall   0.065   0.119   0.072  0.046  (309.500,439.300)    0.400     4     
i2c0/CGMaster/CG0/CG1/CK
-     PREICGX3BA10TH   rise   0.001   0.121   0.086  -      (386.300,456.300)   93.800   -       
i2c0/CGMaster/CG0/CG1/ECK
-     PREICGX3BA10TH   rise   0.102   0.223   0.043  0.007  (388.900,456.700)    3.000     2     
i2c0/CGMaster/CTS_ccl_a_inv_00148/A
-     INVX1BA10TH      rise   0.000   0.223   0.043  -      (391.900,460.900)    7.200   -       
i2c0/CGMaster/CTS_ccl_a_inv_00148/Y
-     INVX1BA10TH      rise   0.056   0.279   0.082  0.008  (391.700,460.300)    0.800     1     
i2c0/CGMaster/CTS_ccl_a_inv_00144/A
-     INVX1BA10TH      fall   0.000   0.279   0.065  -      (373.700,475.100)   32.800   -       
i2c0/CGMaster/CTS_ccl_a_inv_00144/Y
-     INVX1BA10TH      fall   0.082   0.361   0.081  0.010  (373.500,475.700)    0.800     2     
i2c0/CGMaster/CTS_ccl_inv_00141/A
-     INVX1BA10TH      rise   0.000   0.361   0.103  -      (373.700,464.900)   11.000   -       
i2c0/CGMaster/CTS_ccl_inv_00141/Y
-     INVX1BA10TH      rise   0.052   0.414   0.038  0.002  (373.500,464.300)    0.800     1     
i2c0/CGMaster/CTS_cdb_inv_00834/A
-     INVX1BA10TH      fall   0.000   0.414   0.036  -      (372.100,464.900)    2.000   -       
i2c0/CGMaster/CTS_cdb_inv_00834/Y
-     INVX1BA10TH      fall   0.032   0.446   0.024  0.002  (371.900,464.300)    0.800     1     
i2c0/CGMaster/CTS_cdb_inv_00835/A
-     INVX1BA10TH      rise   0.000   0.446   0.030  -      (371.300,464.900)    1.200   -       
i2c0/CGMaster/CTS_cdb_inv_00835/Y
-     INVX1BA10TH      rise   0.032   0.478   0.039  0.003  (371.500,464.300)    0.800     1     
i2c0/CGMaster/CTS_ccl_a_inv_00139/A
-     INVX1BA10TH      fall   0.000   0.478   0.031  -      (374.500,464.900)    3.600   -       
i2c0/CGMaster/CTS_ccl_a_inv_00139/Y
-     INVX1BA10TH      fall   0.052   0.529   0.054  0.006  (374.700,464.300)    0.800     1     
i2c0/CGMaster/EnLat_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.529   0.068  -      (385.900,483.100)   30.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 36
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c1/MasterState_reg[0]/CK
Delay     :  0.693

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.075  0.006  (285.500,420.300)  -           1     
system0/CTS_ccl_a_inv_00220/A
-     INVX3BA10TH       rise   0.000   0.000   0.075  -      (288.700,420.900)    3.800   -       
system0/CTS_ccl_a_inv_00220/Y
-     INVX3BA10TH       rise   0.054   0.054   0.051  0.015  (288.700,420.500)    0.400     1     
system0/CTS_ccl_a_inv_00216/A
-     INVX5BA10TH       fall   0.000   0.054   0.044  -      (309.700,439.100)   39.600   -       
system0/CTS_ccl_a_inv_00216/Y
-     INVX5BA10TH       fall   0.065   0.119   0.072  0.046  (309.500,439.300)    0.400     4     
i2c1/CGMaster/CG0/CG1/CK
-     PREICGX3BA10TH    rise   0.002   0.121   0.086  -      (439.100,472.300)  162.600   -       
i2c1/CGMaster/CG0/CG1/ECK
-     PREICGX3BA10TH    rise   0.111   0.232   0.054  0.011  (441.700,472.700)    3.000     2     
i2c1/CGMaster/g1543/A0
-     AOI221X3MA10TH    rise   0.000   0.232   0.054  -      (443.700,463.300)   11.400   -       
i2c1/CGMaster/g1543/Y
-     AOI221X3MA10TH    rise   0.077   0.309   0.107  0.006  (446.300,463.500)    2.800     1     
i2c1/CGMaster/g1219/A1
-     OAI21X3MA10TH     fall   0.000   0.309   0.093  -      (447.500,466.900)    4.600   -       
i2c1/CGMaster/g1219/Y
-     OAI21X3MA10TH     fall   0.082   0.390   0.041  0.004  (448.700,466.700)    1.400     1     
i2c1/CGMaster/g1218/A1N
-     OAI2XB1X6MA10TH   rise   0.000   0.390   0.067  -      (451.300,467.100)    3.000   -       
i2c1/CGMaster/g1218/Y
-     OAI2XB1X6MA10TH   rise   0.106   0.497   0.062  0.009  (453.900,466.900)    2.800     1     
i2c1/CGMaster/CG1/CG1/CK
-     PREICGX7P5BA10TH  rise   0.000   0.497   0.062  -      (440.300,467.700)   14.400   -       
i2c1/CGMaster/CG1/CG1/ECK
-     PREICGX7P5BA10TH  rise   0.101   0.598   0.056  0.033  (436.900,466.900)    4.200     6     
i2c1/RC_CG_HIER_INST154/RC_CGIC_INST/CK
-     PREICGX4BA10TH    rise   0.000   0.598   0.056  -      (441.900,479.700)   17.800   -       
i2c1/RC_CG_HIER_INST154/RC_CGIC_INST/ECK
-     PREICGX4BA10TH    rise   0.095   0.693   0.045  0.010  (439.100,478.900)    3.600     5     
i2c1/MasterState_reg[0]/CK
-     DFFRPQX1MA10TH    rise   0.000   0.693   0.045  -      (431.500,484.700)   13.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 37
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c0/CGMaster/EnLat_reg/CK
Delay     :  0.202

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.034  0.006  (285.500,420.300)  -           1     
system0/CTS_ccl_a_inv_00220/A
-     INVX3BA10TH      rise   0.000   0.000   0.034  -      (288.700,420.900)    3.800   -       
system0/CTS_ccl_a_inv_00220/Y
-     INVX3BA10TH      rise   0.020   0.020   0.024  0.015  (288.700,420.500)    0.400     1     
system0/CTS_ccl_a_inv_00216/A
-     INVX5BA10TH      fall   0.000   0.020   0.022  -      (309.700,439.100)   39.600   -       
system0/CTS_ccl_a_inv_00216/Y
-     INVX5BA10TH      fall   0.028   0.048   0.032  0.045  (309.500,439.300)    0.400     4     
i2c0/CGMaster/CG0/CG1/CK
-     PREICGX3BA10TH   rise   0.001   0.049   0.039  -      (386.300,456.300)   93.800   -       
i2c0/CGMaster/CG0/CG1/ECK
-     PREICGX3BA10TH   rise   0.037   0.086   0.019  0.007  (388.900,456.700)    3.000     2     
i2c0/CGMaster/CTS_ccl_a_inv_00148/A
-     INVX1BA10TH      rise   0.000   0.086   0.019  -      (391.900,460.900)    7.200   -       
i2c0/CGMaster/CTS_ccl_a_inv_00148/Y
-     INVX1BA10TH      rise   0.022   0.108   0.036  0.008  (391.700,460.300)    0.800     1     
i2c0/CGMaster/CTS_ccl_a_inv_00144/A
-     INVX1BA10TH      fall   0.000   0.108   0.028  -      (373.700,475.100)   32.800   -       
i2c0/CGMaster/CTS_ccl_a_inv_00144/Y
-     INVX1BA10TH      fall   0.032   0.141   0.035  0.010  (373.500,475.700)    0.800     2     
i2c0/CGMaster/CTS_ccl_inv_00141/A
-     INVX1BA10TH      rise   0.000   0.141   0.044  -      (373.700,464.900)   11.000   -       
i2c0/CGMaster/CTS_ccl_inv_00141/Y
-     INVX1BA10TH      rise   0.016   0.156   0.019  0.002  (373.500,464.300)    0.800     1     
i2c0/CGMaster/CTS_cdb_inv_00834/A
-     INVX1BA10TH      fall   0.000   0.156   0.018  -      (372.100,464.900)    2.000   -       
i2c0/CGMaster/CTS_cdb_inv_00834/Y
-     INVX1BA10TH      fall   0.013   0.169   0.011  0.002  (371.900,464.300)    0.800     1     
i2c0/CGMaster/CTS_cdb_inv_00835/A
-     INVX1BA10TH      rise   0.000   0.169   0.014  -      (371.300,464.900)    1.200   -       
i2c0/CGMaster/CTS_cdb_inv_00835/Y
-     INVX1BA10TH      rise   0.012   0.181   0.017  0.003  (371.500,464.300)    0.800     1     
i2c0/CGMaster/CTS_ccl_a_inv_00139/A
-     INVX1BA10TH      fall   0.000   0.181   0.013  -      (374.500,464.900)    3.600   -       
i2c0/CGMaster/CTS_ccl_a_inv_00139/Y
-     INVX1BA10TH      fall   0.021   0.202   0.023  0.006  (374.700,464.300)    0.800     1     
i2c0/CGMaster/EnLat_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.202   0.030  -      (385.900,483.100)   30.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 38
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
Delay     :  0.273

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.034  0.006  (285.500,420.300)  -            1    
system0/CTS_ccl_a_inv_00220/A
-     INVX3BA10TH     rise   0.000   0.000   0.034  -      (288.700,420.900)    3.800   -       
system0/CTS_ccl_a_inv_00220/Y
-     INVX3BA10TH     rise   0.020   0.020   0.024  0.015  (288.700,420.500)    0.400      1    
system0/CTS_ccl_a_inv_00216/A
-     INVX5BA10TH     fall   0.000   0.020   0.022  -      (309.700,439.100)   39.600   -       
system0/CTS_ccl_a_inv_00216/Y
-     INVX5BA10TH     fall   0.028   0.048   0.032  0.045  (309.500,439.300)    0.400      4    
CTS_cci_inv_00213/A
-     INVX4BA10TH     rise   0.001   0.049   0.039  -      (376.900,464.900)   93.000   -       
CTS_cci_inv_00213/Y
-     INVX4BA10TH     rise   0.024   0.073   0.031  0.028  (377.700,464.900)    0.800      1    
CTS_ccl_a_inv_00209/A
-     INVX16BA10TH    fall   0.000   0.073   0.027  -      (377.900,468.900)    4.200   -       
CTS_ccl_a_inv_00209/Y
-     INVX16BA10TH    fall   0.022   0.095   0.024  0.099  (377.900,468.500)    0.400      6    
CTS_ccl_a_inv_00206/A
-     INVX7P5BA10TH   rise   0.000   0.096   0.028  -      (376.300,460.900)    9.200   -       
CTS_ccl_a_inv_00206/Y
-     INVX7P5BA10TH   rise   0.034   0.129   0.056  0.104  (376.300,461.100)    0.200      4    
CTS_ccl_a_inv_00202/A
-     INVX11BA10TH    fall   0.002   0.131   0.048  -      (376.500,364.900)   96.400   -       
CTS_ccl_a_inv_00202/Y
-     INVX11BA10TH    fall   0.029   0.161   0.034  0.084  (376.500,364.500)    0.400      5    
CTS_ccl_inv_00199/A
-     INVX1BA10TH     rise   0.004   0.165   0.037  -      (593.700,459.100)  311.800   -       
CTS_ccl_inv_00199/Y
-     INVX1BA10TH     rise   0.032   0.197   0.050  0.011  (593.500,459.700)    0.800      2    
CTS_ccl_a_inv_00197/A
-     INVX4BA10TH     fall   0.000   0.197   0.038  -      (592.300,459.100)    1.800   -       
CTS_ccl_a_inv_00197/Y
-     INVX4BA10TH     fall   0.066   0.263   0.091  0.110  (591.500,459.100)    0.800     17    
timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
-     DFFSQX1MA10TH   rise   0.010   0.273   0.113  -      (275.500,375.300)  399.800   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 39
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c0/CGMaster/EnLat_reg/CK
Delay     :  0.202

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.034  0.006  (285.500,420.300)  -           1     
system0/CTS_ccl_a_inv_00220/A
-     INVX3BA10TH      rise   0.000   0.000   0.034  -      (288.700,420.900)    3.800   -       
system0/CTS_ccl_a_inv_00220/Y
-     INVX3BA10TH      rise   0.020   0.020   0.024  0.015  (288.700,420.500)    0.400     1     
system0/CTS_ccl_a_inv_00216/A
-     INVX5BA10TH      fall   0.000   0.020   0.022  -      (309.700,439.100)   39.600   -       
system0/CTS_ccl_a_inv_00216/Y
-     INVX5BA10TH      fall   0.028   0.048   0.032  0.045  (309.500,439.300)    0.400     4     
i2c0/CGMaster/CG0/CG1/CK
-     PREICGX3BA10TH   rise   0.001   0.049   0.039  -      (386.300,456.300)   93.800   -       
i2c0/CGMaster/CG0/CG1/ECK
-     PREICGX3BA10TH   rise   0.037   0.086   0.019  0.007  (388.900,456.700)    3.000     2     
i2c0/CGMaster/CTS_ccl_a_inv_00148/A
-     INVX1BA10TH      rise   0.000   0.086   0.019  -      (391.900,460.900)    7.200   -       
i2c0/CGMaster/CTS_ccl_a_inv_00148/Y
-     INVX1BA10TH      rise   0.022   0.108   0.036  0.008  (391.700,460.300)    0.800     1     
i2c0/CGMaster/CTS_ccl_a_inv_00144/A
-     INVX1BA10TH      fall   0.000   0.108   0.028  -      (373.700,475.100)   32.800   -       
i2c0/CGMaster/CTS_ccl_a_inv_00144/Y
-     INVX1BA10TH      fall   0.032   0.141   0.035  0.010  (373.500,475.700)    0.800     2     
i2c0/CGMaster/CTS_ccl_inv_00141/A
-     INVX1BA10TH      rise   0.000   0.141   0.044  -      (373.700,464.900)   11.000   -       
i2c0/CGMaster/CTS_ccl_inv_00141/Y
-     INVX1BA10TH      rise   0.016   0.157   0.019  0.002  (373.500,464.300)    0.800     1     
i2c0/CGMaster/CTS_cdb_inv_00834/A
-     INVX1BA10TH      fall   0.000   0.157   0.018  -      (372.100,464.900)    2.000   -       
i2c0/CGMaster/CTS_cdb_inv_00834/Y
-     INVX1BA10TH      fall   0.013   0.169   0.011  0.002  (371.900,464.300)    0.800     1     
i2c0/CGMaster/CTS_cdb_inv_00835/A
-     INVX1BA10TH      rise   0.000   0.169   0.014  -      (371.300,464.900)    1.200   -       
i2c0/CGMaster/CTS_cdb_inv_00835/Y
-     INVX1BA10TH      rise   0.012   0.182   0.017  0.003  (371.500,464.300)    0.800     1     
i2c0/CGMaster/CTS_ccl_a_inv_00139/A
-     INVX1BA10TH      fall   0.000   0.182   0.013  -      (374.500,464.900)    3.600   -       
i2c0/CGMaster/CTS_ccl_a_inv_00139/Y
-     INVX1BA10TH      fall   0.021   0.202   0.023  0.006  (374.700,464.300)    0.800     1     
i2c0/CGMaster/EnLat_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.202   0.030  -      (385.900,483.100)   30.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 40
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
Delay     :  0.273

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.034  0.006  (285.500,420.300)  -            1    
system0/CTS_ccl_a_inv_00220/A
-     INVX3BA10TH     rise   0.000   0.000   0.034  -      (288.700,420.900)    3.800   -       
system0/CTS_ccl_a_inv_00220/Y
-     INVX3BA10TH     rise   0.020   0.020   0.024  0.015  (288.700,420.500)    0.400      1    
system0/CTS_ccl_a_inv_00216/A
-     INVX5BA10TH     fall   0.000   0.020   0.022  -      (309.700,439.100)   39.600   -       
system0/CTS_ccl_a_inv_00216/Y
-     INVX5BA10TH     fall   0.028   0.048   0.032  0.045  (309.500,439.300)    0.400      4    
CTS_cci_inv_00213/A
-     INVX4BA10TH     rise   0.001   0.049   0.039  -      (376.900,464.900)   93.000   -       
CTS_cci_inv_00213/Y
-     INVX4BA10TH     rise   0.024   0.073   0.031  0.028  (377.700,464.900)    0.800      1    
CTS_ccl_a_inv_00209/A
-     INVX16BA10TH    fall   0.000   0.073   0.027  -      (377.900,468.900)    4.200   -       
CTS_ccl_a_inv_00209/Y
-     INVX16BA10TH    fall   0.022   0.095   0.024  0.099  (377.900,468.500)    0.400      6    
CTS_ccl_a_inv_00206/A
-     INVX7P5BA10TH   rise   0.000   0.096   0.028  -      (376.300,460.900)    9.200   -       
CTS_ccl_a_inv_00206/Y
-     INVX7P5BA10TH   rise   0.034   0.129   0.056  0.104  (376.300,461.100)    0.200      4    
CTS_ccl_a_inv_00202/A
-     INVX11BA10TH    fall   0.002   0.132   0.048  -      (376.500,364.900)   96.400   -       
CTS_ccl_a_inv_00202/Y
-     INVX11BA10TH    fall   0.029   0.161   0.034  0.084  (376.500,364.500)    0.400      5    
CTS_ccl_inv_00199/A
-     INVX1BA10TH     rise   0.004   0.165   0.037  -      (593.700,459.100)  311.800   -       
CTS_ccl_inv_00199/Y
-     INVX1BA10TH     rise   0.032   0.197   0.050  0.011  (593.500,459.700)    0.800      2    
CTS_ccl_a_inv_00197/A
-     INVX4BA10TH     fall   0.000   0.197   0.038  -      (592.300,459.100)    1.800   -       
CTS_ccl_a_inv_00197/Y
-     INVX4BA10TH     fall   0.066   0.263   0.091  0.110  (591.500,459.100)    0.800     17    
timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
-     DFFSQX1MA10TH   rise   0.010   0.273   0.113  -      (275.500,375.300)  399.800   -       
------------------------------------------------------------------------------------------------------

