Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 16 15:55:10 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file multiplyXBar_control_sets_placed.rpt
| Design       : multiplyXBar
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    45 |
|    Minimum number of control sets                        |    45 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   224 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    45 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |    28 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                     Enable Signal                                    |                            Set/Reset Signal                            | Slice Load Count | Bel Load Count |
+-------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+
|  xbar/AddressSave_reg[0][1]_i_1_n_0 |                                                                                      | Rst_IBUF                                                               |                1 |              1 |
|  xbar/AddressSave_reg[1][1]_i_1_n_0 |                                                                                      | Rst_IBUF                                                               |                1 |              1 |
|  xbar/AddressSave_reg[2][0]_i_1_n_0 |                                                                                      | Rst_IBUF                                                               |                1 |              1 |
|  xbar/AddressSave_reg[2][1]_i_1_n_0 |                                                                                      | Rst_IBUF                                                               |                1 |              1 |
|  xbar/AddressSave_reg[0][0]_i_1_n_0 |                                                                                      | Rst_IBUF                                                               |                1 |              1 |
|  xbar/AddressSave_reg[1][3]_i_1_n_0 |                                                                                      | Rst_IBUF                                                               |                1 |              1 |
|  xbar/AddressSave_reg[0][2]_i_1_n_0 |                                                                                      | Rst_IBUF                                                               |                1 |              1 |
|  xbar/AddressSave_reg[0][3]_i_2_n_0 |                                                                                      | Rst_IBUF                                                               |                1 |              1 |
|  xbar/AddressSave_reg[2][2]_i_1_n_0 |                                                                                      | Rst_IBUF                                                               |                1 |              1 |
|  xbar/AddressSave_reg[1][2]_i_1_n_0 |                                                                                      | Rst_IBUF                                                               |                1 |              1 |
|  xbar/AddressSave_reg[3][0]_i_1_n_0 |                                                                                      | Rst_IBUF                                                               |                1 |              1 |
|  xbar/AddressSave_reg[2][3]_i_1_n_0 |                                                                                      | Rst_IBUF                                                               |                1 |              1 |
|  xbar/AddressSave_reg[3][1]_i_1_n_0 |                                                                                      | Rst_IBUF                                                               |                1 |              1 |
|  xbar/AddressSave_reg[3][3]_i_1_n_0 |                                                                                      | Rst_IBUF                                                               |                1 |              1 |
|  xbar/AddressSave_reg[1][0]_i_1_n_0 |                                                                                      | Rst_IBUF                                                               |                1 |              1 |
|  xbar/AddressSave_reg[3][2]_i_1_n_0 |                                                                                      | Rst_IBUF                                                               |                1 |              1 |
|                                     |                                                                                      | xbar/OutputSave_reg[0][3]_i_2_n_0                                      |                1 |              4 |
|                                     |                                                                                      | xbar/OutputSave_reg[1][3]_i_2_n_0                                      |                1 |              4 |
|                                     |                                                                                      | xbar/OutputSave_reg[3][3]_i_2_n_0                                      |                1 |              4 |
|                                     |                                                                                      | xbar/OutputSave_reg[2][3]_i_2_n_0                                      |                1 |              4 |
|  Clk_IBUF_BUFG                      | genblk4[2].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff0/holdData            | genblk4[2].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/SR[0] |                1 |              4 |
|  Clk_IBUF_BUFG                      | genblk3[1].m_computeBlock_in/mCompute/p_1_out[3]                                     | Rst_IBUF                                                               |                1 |              4 |
|  Clk_IBUF_BUFG                      | genblk3[2].m_computeBlock_in/mCompute/p_1_out[3]                                     | Rst_IBUF                                                               |                1 |              4 |
|  Clk_IBUF_BUFG                      | genblk3[3].m_computeBlock_in/mCompute/p_1_out[3]                                     | Rst_IBUF                                                               |                1 |              4 |
|  Clk_IBUF_BUFG                      | genblk4[0].m_computeBlock_out/mCompute/p_1_out[3]                                    | Rst_IBUF                                                               |                2 |              4 |
|  Clk_IBUF_BUFG                      | genblk4[1].m_computeBlock_out/mCompute/p_1_out[3]                                    | Rst_IBUF                                                               |                2 |              4 |
|  Clk_IBUF_BUFG                      | genblk4[2].m_computeBlock_out/mCompute/p_1_out[3]                                    | Rst_IBUF                                                               |                2 |              4 |
|  Clk_IBUF_BUFG                      | genblk4[3].m_computeBlock_out/mCompute/p_1_out[3]                                    | Rst_IBUF                                                               |                2 |              4 |
|  Clk_IBUF_BUFG                      | genblk3[0].m_computeBlock_in/mCompute/p_1_out[3]                                     | Rst_IBUF                                                               |                2 |              4 |
|  Clk_IBUF_BUFG                      | genblk3[1].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff0/holdData             | genblk3[1].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/SR[0]  |                1 |              4 |
|  Clk_IBUF_BUFG                      | genblk3[2].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff0/holdData             | genblk3[2].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/SR[0]  |                2 |              4 |
|  Clk_IBUF_BUFG                      | genblk3[2].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/holdData[3]_i_1_n_0  | genblk3[2].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/SR[0]  |                1 |              4 |
|  Clk_IBUF_BUFG                      | genblk3[3].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/holdData[3]_i_1_n_0  | genblk3[3].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/SR[0]  |                1 |              4 |
|  Clk_IBUF_BUFG                      | genblk3[3].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff0/holdData             | genblk3[3].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/SR[0]  |                1 |              4 |
|  Clk_IBUF_BUFG                      | genblk4[3].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff0/holdData            | genblk4[3].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/SR[0] |                1 |              4 |
|  Clk_IBUF_BUFG                      | genblk4[3].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/holdData[3]_i_1_n_0 | genblk4[3].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/SR[0] |                1 |              4 |
|  Clk_IBUF_BUFG                      | genblk3[0].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff0/holdData             | genblk3[0].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/SR[0]  |                1 |              4 |
|  Clk_IBUF_BUFG                      | genblk3[0].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/holdData[3]_i_1_n_0  | genblk3[0].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/SR[0]  |                1 |              4 |
|  Clk_IBUF_BUFG                      | genblk3[1].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/holdData[3]_i_1_n_0  | genblk3[1].m_computeBlock_in/psWrap/ParallelBuffer_0/inst/buff1/SR[0]  |                1 |              4 |
|  Clk_IBUF_BUFG                      | genblk4[0].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/holdData[3]_i_1_n_0 | genblk4[0].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/SR[0] |                1 |              4 |
|  Clk_IBUF_BUFG                      | genblk4[0].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff0/holdData            | genblk4[0].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/SR[0] |                1 |              4 |
|  Clk_IBUF_BUFG                      | genblk4[1].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/holdData[3]_i_1_n_0 | genblk4[1].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/SR[0] |                1 |              4 |
|  Clk_IBUF_BUFG                      | genblk4[1].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff0/holdData            | genblk4[1].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/SR[0] |                1 |              4 |
|  Clk_IBUF_BUFG                      | genblk4[2].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/holdData[3]_i_1_n_0 | genblk4[2].m_computeBlock_out/psWrap/ParallelBuffer_0/inst/buff1/SR[0] |                1 |              4 |
|  Clk_IBUF_BUFG                      |                                                                                      |                                                                        |               20 |             24 |
+-------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+


