

================================================================
== Vivado HLS Report for 'conv2D'
================================================================
* Date:           Thu Dec 19 06:41:43 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2D.prj
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   22|  34861|   22|  34861|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+-----+-------+-----------+-----------+-----------+---------+----------+
        |                                    |   Latency   | Iteration |  Initiation Interval  |   Trip  |          |
        |              Loop Name             | min |  max  |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------+-----+-------+-----------+-----------+-----------+---------+----------+
        |- Output_Row                        |   21|  34860| 21 ~ 3486 |          -|          -|  1 ~ 10 |    no    |
        | + Output_Col                       |   14|   3380|  14 ~ 338 |          -|          -|  1 ~ 10 |    no    |
        |  ++ Cal_Outer_Loop_Cal_Inner_Loop  |    4|    103|          5|          1|          1| 1 ~ 100 |    yes   |
        +------------------------------------+-----+-------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_21)
3 --> 
	4  / true
4 --> 
	5  / (tmp_23)
	2  / (!tmp_23)
5 --> 
	10  / (exitcond_flatten)
	6  / (!exitcond_flatten)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	5  / true
10 --> 
	11  / true
11 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%buffer_0 = alloca i32"   --->   Operation 12 'alloca' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%buffer_1 = alloca i32"   --->   Operation 13 'alloca' 'buffer_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buffer_2 = alloca i32"   --->   Operation 14 'alloca' 'buffer_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buffer_3 = alloca i32"   --->   Operation 15 'alloca' 'buffer_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buffer_4 = alloca i32"   --->   Operation 16 'alloca' 'buffer_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buffer_5 = alloca i32"   --->   Operation 17 'alloca' 'buffer_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buffer_6 = alloca i32"   --->   Operation 18 'alloca' 'buffer_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buffer_7 = alloca i32"   --->   Operation 19 'alloca' 'buffer_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buffer_8 = alloca i32"   --->   Operation 20 'alloca' 'buffer_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buffer_9 = alloca i32"   --->   Operation 21 'alloca' 'buffer_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buffer_10 = alloca i32"   --->   Operation 22 'alloca' 'buffer_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buffer_11 = alloca i32"   --->   Operation 23 'alloca' 'buffer_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buffer_12 = alloca i32"   --->   Operation 24 'alloca' 'buffer_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buffer_13 = alloca i32"   --->   Operation 25 'alloca' 'buffer_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buffer_14 = alloca i32"   --->   Operation 26 'alloca' 'buffer_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buffer_15 = alloca i32"   --->   Operation 27 'alloca' 'buffer_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buffer_16 = alloca i32"   --->   Operation 28 'alloca' 'buffer_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buffer_17 = alloca i32"   --->   Operation 29 'alloca' 'buffer_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buffer_18 = alloca i32"   --->   Operation 30 'alloca' 'buffer_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buffer_19 = alloca i32"   --->   Operation 31 'alloca' 'buffer_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buffer_20 = alloca i32"   --->   Operation 32 'alloca' 'buffer_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buffer_21 = alloca i32"   --->   Operation 33 'alloca' 'buffer_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buffer_22 = alloca i32"   --->   Operation 34 'alloca' 'buffer_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buffer_23 = alloca i32"   --->   Operation 35 'alloca' 'buffer_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buffer_24 = alloca i32"   --->   Operation 36 'alloca' 'buffer_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %in_data) nounwind, !map !23"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %out_data) nounwind, !map !29"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %row_in) nounwind, !map !33"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %col_in) nounwind, !map !39"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %kernel) nounwind, !map !43"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %kernel_size_row) nounwind, !map !49"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %kernel_size_col) nounwind, !map !53"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2D_str) nounwind"   --->   Operation 44 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_size_col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_col) nounwind" [conv2D.c:78]   --->   Operation 45 'read' 'kernel_size_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_size_row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_row) nounwind" [conv2D.c:78]   --->   Operation 46 'read' 'kernel_size_row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%col_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col_in) nounwind" [conv2D.c:78]   --->   Operation 47 'read' 'col_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%row_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row_in) nounwind" [conv2D.c:78]   --->   Operation 48 'read' 'row_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 1, %row_in_read" [conv2D.c:90]   --->   Operation 49 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_s = sub i32 %tmp, %kernel_size_row_read" [conv2D.c:90]   --->   Operation 50 'sub' 'tmp_s' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_19 = add i32 1, %col_in_read" [conv2D.c:97]   --->   Operation 51 'add' 'tmp_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_20 = sub i32 %tmp_19, %kernel_size_col_read" [conv2D.c:97]   --->   Operation 52 'sub' 'tmp_20' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i32 %kernel_size_col_read to i5" [conv2D.c:41->conv2D.c:101]   --->   Operation 53 'trunc' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%cast = zext i32 %kernel_size_row_read to i64" [conv2D.c:78]   --->   Operation 54 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %kernel_size_col_read to i64" [conv2D.c:78]   --->   Operation 55 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast1, %cast" [conv2D.c:78]   --->   Operation 56 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.76ns)   --->   "br label %1" [conv2D.c:90]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%index_row_out = phi i31 [ 0, %0 ], [ %index_row_out_1, %6 ]"   --->   Operation 58 'phi' 'index_row_out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%phi_mul = phi i38 [ 0, %0 ], [ %next_mul, %6 ]"   --->   Operation 59 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i38 %phi_mul to i15"   --->   Operation 60 'trunc' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.79ns)   --->   "%next_mul = add i38 100, %phi_mul"   --->   Operation 61 'add' 'next_mul' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%index_row_out_cast = zext i31 %index_row_out to i32" [conv2D.c:90]   --->   Operation 62 'zext' 'index_row_out_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.47ns)   --->   "%tmp_21 = icmp slt i32 %index_row_out_cast, %tmp_s" [conv2D.c:90]   --->   Operation 63 'icmp' 'tmp_21' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (2.52ns)   --->   "%index_row_out_1 = add i31 1, %index_row_out" [conv2D.c:90]   --->   Operation 64 'add' 'index_row_out_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %tmp_21, label %2, label %7" [conv2D.c:90]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%buffer_0_load = load i32* %buffer_0" [conv2D.c:94]   --->   Operation 66 'load' 'buffer_0_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%buffer_1_load = load i32* %buffer_1" [conv2D.c:94]   --->   Operation 67 'load' 'buffer_1_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%buffer_2_load = load i32* %buffer_2" [conv2D.c:94]   --->   Operation 68 'load' 'buffer_2_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%buffer_3_load = load i32* %buffer_3" [conv2D.c:94]   --->   Operation 69 'load' 'buffer_3_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%buffer_4_load = load i32* %buffer_4" [conv2D.c:94]   --->   Operation 70 'load' 'buffer_4_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%buffer_5_load = load i32* %buffer_5" [conv2D.c:94]   --->   Operation 71 'load' 'buffer_5_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%buffer_6_load = load i32* %buffer_6" [conv2D.c:94]   --->   Operation 72 'load' 'buffer_6_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%buffer_7_load = load i32* %buffer_7" [conv2D.c:94]   --->   Operation 73 'load' 'buffer_7_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%buffer_8_load = load i32* %buffer_8" [conv2D.c:94]   --->   Operation 74 'load' 'buffer_8_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%buffer_9_load = load i32* %buffer_9" [conv2D.c:94]   --->   Operation 75 'load' 'buffer_9_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%buffer_10_load = load i32* %buffer_10" [conv2D.c:94]   --->   Operation 76 'load' 'buffer_10_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%buffer_11_load = load i32* %buffer_11" [conv2D.c:94]   --->   Operation 77 'load' 'buffer_11_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%buffer_12_load = load i32* %buffer_12" [conv2D.c:94]   --->   Operation 78 'load' 'buffer_12_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%buffer_13_load = load i32* %buffer_13" [conv2D.c:94]   --->   Operation 79 'load' 'buffer_13_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%buffer_14_load = load i32* %buffer_14" [conv2D.c:94]   --->   Operation 80 'load' 'buffer_14_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%buffer_15_load = load i32* %buffer_15" [conv2D.c:94]   --->   Operation 81 'load' 'buffer_15_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%buffer_16_load = load i32* %buffer_16" [conv2D.c:94]   --->   Operation 82 'load' 'buffer_16_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%buffer_17_load = load i32* %buffer_17" [conv2D.c:94]   --->   Operation 83 'load' 'buffer_17_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%buffer_18_load = load i32* %buffer_18" [conv2D.c:94]   --->   Operation 84 'load' 'buffer_18_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%buffer_19_load = load i32* %buffer_19" [conv2D.c:94]   --->   Operation 85 'load' 'buffer_19_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%buffer_20_load = load i32* %buffer_20" [conv2D.c:94]   --->   Operation 86 'load' 'buffer_20_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%buffer_21_load = load i32* %buffer_21" [conv2D.c:94]   --->   Operation 87 'load' 'buffer_21_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%buffer_22_load = load i32* %buffer_22" [conv2D.c:94]   --->   Operation 88 'load' 'buffer_22_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%buffer_23_load = load i32* %buffer_23" [conv2D.c:94]   --->   Operation 89 'load' 'buffer_23_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%buffer_24_load = load i32* %buffer_24" [conv2D.c:94]   --->   Operation 90 'load' 'buffer_24_load' <Predicate = (tmp_21)> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (8.51ns)   --->   "%call_ret2 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @initializeBuffer(i32 %buffer_0_load, i32 %buffer_1_load, i32 %buffer_2_load, i32 %buffer_3_load, i32 %buffer_4_load, i32 %buffer_5_load, i32 %buffer_6_load, i32 %buffer_7_load, i32 %buffer_8_load, i32 %buffer_9_load, i32 %buffer_10_load, i32 %buffer_11_load, i32 %buffer_12_load, i32 %buffer_13_load, i32 %buffer_14_load, i32 %buffer_15_load, i32 %buffer_16_load, i32 %buffer_17_load, i32 %buffer_18_load, i32 %buffer_19_load, i32 %buffer_20_load, i32 %buffer_21_load, i32 %buffer_22_load, i32 %buffer_23_load, i32 %buffer_24_load, [10000 x i32]* %in_data, i31 %index_row_out, i32 %kernel_size_row_read, i32 %kernel_size_col_read) nounwind" [conv2D.c:94]   --->   Operation 91 'call' 'call_ret2' <Predicate = (tmp_21)> <Delay = 8.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "ret void" [conv2D.c:110]   --->   Operation 92 'ret' <Predicate = (!tmp_21)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.46>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind" [conv2D.c:90]   --->   Operation 93 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8) nounwind" [conv2D.c:90]   --->   Operation 94 'specregionbegin' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:91]   --->   Operation 95 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/2] (0.69ns)   --->   "%call_ret2 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @initializeBuffer(i32 %buffer_0_load, i32 %buffer_1_load, i32 %buffer_2_load, i32 %buffer_3_load, i32 %buffer_4_load, i32 %buffer_5_load, i32 %buffer_6_load, i32 %buffer_7_load, i32 %buffer_8_load, i32 %buffer_9_load, i32 %buffer_10_load, i32 %buffer_11_load, i32 %buffer_12_load, i32 %buffer_13_load, i32 %buffer_14_load, i32 %buffer_15_load, i32 %buffer_16_load, i32 %buffer_17_load, i32 %buffer_18_load, i32 %buffer_19_load, i32 %buffer_20_load, i32 %buffer_21_load, i32 %buffer_22_load, i32 %buffer_23_load, i32 %buffer_24_load, [10000 x i32]* %in_data, i31 %index_row_out, i32 %kernel_size_row_read, i32 %kernel_size_col_read) nounwind" [conv2D.c:94]   --->   Operation 96 'call' 'call_ret2' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%buffer_0_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 0" [conv2D.c:94]   --->   Operation 97 'extractvalue' 'buffer_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%buffer_1_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 1" [conv2D.c:94]   --->   Operation 98 'extractvalue' 'buffer_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%buffer_2_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 2" [conv2D.c:94]   --->   Operation 99 'extractvalue' 'buffer_2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%buffer_3_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 3" [conv2D.c:94]   --->   Operation 100 'extractvalue' 'buffer_3_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%buffer_4_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 4" [conv2D.c:94]   --->   Operation 101 'extractvalue' 'buffer_4_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%buffer_5_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 5" [conv2D.c:94]   --->   Operation 102 'extractvalue' 'buffer_5_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%buffer_6_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 6" [conv2D.c:94]   --->   Operation 103 'extractvalue' 'buffer_6_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%buffer_7_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 7" [conv2D.c:94]   --->   Operation 104 'extractvalue' 'buffer_7_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%buffer_8_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 8" [conv2D.c:94]   --->   Operation 105 'extractvalue' 'buffer_8_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%buffer_9_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 9" [conv2D.c:94]   --->   Operation 106 'extractvalue' 'buffer_9_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%buffer_10_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 10" [conv2D.c:94]   --->   Operation 107 'extractvalue' 'buffer_10_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%buffer_11_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 11" [conv2D.c:94]   --->   Operation 108 'extractvalue' 'buffer_11_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%buffer_12_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 12" [conv2D.c:94]   --->   Operation 109 'extractvalue' 'buffer_12_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%buffer_13_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 13" [conv2D.c:94]   --->   Operation 110 'extractvalue' 'buffer_13_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%buffer_14_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 14" [conv2D.c:94]   --->   Operation 111 'extractvalue' 'buffer_14_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%buffer_15_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 15" [conv2D.c:94]   --->   Operation 112 'extractvalue' 'buffer_15_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%buffer_16_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 16" [conv2D.c:94]   --->   Operation 113 'extractvalue' 'buffer_16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%buffer_17_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 17" [conv2D.c:94]   --->   Operation 114 'extractvalue' 'buffer_17_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%buffer_18_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 18" [conv2D.c:94]   --->   Operation 115 'extractvalue' 'buffer_18_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%buffer_19_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 19" [conv2D.c:94]   --->   Operation 116 'extractvalue' 'buffer_19_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%buffer_20_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 20" [conv2D.c:94]   --->   Operation 117 'extractvalue' 'buffer_20_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%buffer_21_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 21" [conv2D.c:94]   --->   Operation 118 'extractvalue' 'buffer_21_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%buffer_22_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 22" [conv2D.c:94]   --->   Operation 119 'extractvalue' 'buffer_22_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%buffer_23_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 23" [conv2D.c:94]   --->   Operation 120 'extractvalue' 'buffer_23_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%buffer_24_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 24" [conv2D.c:94]   --->   Operation 121 'extractvalue' 'buffer_24_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.76ns)   --->   "store i32 %buffer_24_1, i32* %buffer_24" [conv2D.c:94]   --->   Operation 122 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 123 [1/1] (1.76ns)   --->   "store i32 %buffer_23_1, i32* %buffer_23" [conv2D.c:94]   --->   Operation 123 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 124 [1/1] (1.76ns)   --->   "store i32 %buffer_22_1, i32* %buffer_22" [conv2D.c:94]   --->   Operation 124 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 125 [1/1] (1.76ns)   --->   "store i32 %buffer_21_1, i32* %buffer_21" [conv2D.c:94]   --->   Operation 125 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 126 [1/1] (1.76ns)   --->   "store i32 %buffer_20_1, i32* %buffer_20" [conv2D.c:94]   --->   Operation 126 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 127 [1/1] (1.76ns)   --->   "store i32 %buffer_19_1, i32* %buffer_19" [conv2D.c:94]   --->   Operation 127 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 128 [1/1] (1.76ns)   --->   "store i32 %buffer_18_1, i32* %buffer_18" [conv2D.c:94]   --->   Operation 128 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 129 [1/1] (1.76ns)   --->   "store i32 %buffer_17_1, i32* %buffer_17" [conv2D.c:94]   --->   Operation 129 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 130 [1/1] (1.76ns)   --->   "store i32 %buffer_16_1, i32* %buffer_16" [conv2D.c:94]   --->   Operation 130 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 131 [1/1] (1.76ns)   --->   "store i32 %buffer_15_1, i32* %buffer_15" [conv2D.c:94]   --->   Operation 131 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 132 [1/1] (1.76ns)   --->   "store i32 %buffer_14_1, i32* %buffer_14" [conv2D.c:94]   --->   Operation 132 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 133 [1/1] (1.76ns)   --->   "store i32 %buffer_13_1, i32* %buffer_13" [conv2D.c:94]   --->   Operation 133 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 134 [1/1] (1.76ns)   --->   "store i32 %buffer_12_1, i32* %buffer_12" [conv2D.c:94]   --->   Operation 134 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 135 [1/1] (1.76ns)   --->   "store i32 %buffer_11_1, i32* %buffer_11" [conv2D.c:94]   --->   Operation 135 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 136 [1/1] (1.76ns)   --->   "store i32 %buffer_10_1, i32* %buffer_10" [conv2D.c:94]   --->   Operation 136 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 137 [1/1] (1.76ns)   --->   "store i32 %buffer_9_1, i32* %buffer_9" [conv2D.c:94]   --->   Operation 137 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 138 [1/1] (1.76ns)   --->   "store i32 %buffer_8_1, i32* %buffer_8" [conv2D.c:94]   --->   Operation 138 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 139 [1/1] (1.76ns)   --->   "store i32 %buffer_7_1, i32* %buffer_7" [conv2D.c:94]   --->   Operation 139 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 140 [1/1] (1.76ns)   --->   "store i32 %buffer_6_1, i32* %buffer_6" [conv2D.c:94]   --->   Operation 140 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 141 [1/1] (1.76ns)   --->   "store i32 %buffer_5_1, i32* %buffer_5" [conv2D.c:94]   --->   Operation 141 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 142 [1/1] (1.76ns)   --->   "store i32 %buffer_4_1, i32* %buffer_4" [conv2D.c:94]   --->   Operation 142 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 143 [1/1] (1.76ns)   --->   "store i32 %buffer_3_1, i32* %buffer_3" [conv2D.c:94]   --->   Operation 143 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 144 [1/1] (1.76ns)   --->   "store i32 %buffer_2_1, i32* %buffer_2" [conv2D.c:94]   --->   Operation 144 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 145 [1/1] (1.76ns)   --->   "store i32 %buffer_1_1, i32* %buffer_1" [conv2D.c:94]   --->   Operation 145 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 146 [1/1] (1.76ns)   --->   "store i32 %buffer_0_1, i32* %buffer_0" [conv2D.c:94]   --->   Operation 146 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 147 [1/1] (1.76ns)   --->   "br label %3" [conv2D.c:97]   --->   Operation 147 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.45>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%index_col_out = phi i31 [ 0, %2 ], [ %index_col_out_1, %calculateConvolution.exit ]"   --->   Operation 148 'phi' 'index_col_out' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%index_col_out_cast = zext i31 %index_col_out to i32" [conv2D.c:97]   --->   Operation 149 'zext' 'index_col_out_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (2.47ns)   --->   "%tmp_23 = icmp slt i32 %index_col_out_cast, %tmp_20" [conv2D.c:97]   --->   Operation 150 'icmp' 'tmp_23' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (2.52ns)   --->   "%index_col_out_1 = add i31 %index_col_out, 1" [conv2D.c:97]   --->   Operation 151 'add' 'index_col_out_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %tmp_23, label %4, label %6" [conv2D.c:97]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind" [conv2D.c:97]   --->   Operation 153 'specloopname' <Predicate = (tmp_23)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9) nounwind" [conv2D.c:97]   --->   Operation 154 'specregionbegin' 'tmp_24' <Predicate = (tmp_23)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv2D.c:98]   --->   Operation 155 'specpipeline' <Predicate = (tmp_23)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:98]   --->   Operation 156 'speclooptripcount' <Predicate = (tmp_23)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (1.76ns)   --->   "br label %5" [conv2D.c:36->conv2D.c:101]   --->   Operation 157 'br' <Predicate = (tmp_23)> <Delay = 1.76>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_22) nounwind" [conv2D.c:109]   --->   Operation 158 'specregionend' 'empty_5' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "br label %1" [conv2D.c:90]   --->   Operation 159 'br' <Predicate = (!tmp_23)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.72>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %4 ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 160 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%ik_row_i = phi i31 [ 0, %4 ], [ %tmp_27_i_mid2_v, %.reset ]" [conv2D.c:41->conv2D.c:101]   --->   Operation 161 'phi' 'ik_row_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%sum_1_i = phi i32 [ 0, %4 ], [ %sum, %.reset ]"   --->   Operation 162 'phi' 'sum_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%ik_col_i = phi i31 [ 0, %4 ], [ %ik_col, %.reset ]"   --->   Operation 163 'phi' 'ik_col_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%ik_col_i_cast = zext i31 %ik_col_i to i32" [conv2D.c:39->conv2D.c:101]   --->   Operation 164 'zext' 'ik_col_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (2.47ns)   --->   "%tmp_28_i = icmp slt i32 %ik_col_i_cast, %kernel_size_col_read" [conv2D.c:39->conv2D.c:101]   --->   Operation 165 'icmp' 'tmp_28_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (2.77ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound" [conv2D.c:78]   --->   Operation 166 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (3.52ns)   --->   "%indvar_flatten_next = add i64 %indvar_flatten, 1"   --->   Operation 167 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %calculateConvolution.exit, label %.reset" [conv2D.c:78]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (2.52ns)   --->   "%ik_row = add i31 1, %ik_row_i" [conv2D.c:36->conv2D.c:101]   --->   Operation 169 'add' 'ik_row' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.73ns)   --->   "%ik_col_i_mid2 = select i1 %tmp_28_i, i31 %ik_col_i, i31 0" [conv2D.c:39->conv2D.c:101]   --->   Operation 170 'select' 'ik_col_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.73ns)   --->   "%tmp_27_i_mid2_v = select i1 %tmp_28_i, i31 %ik_row_i, i31 %ik_row" [conv2D.c:41->conv2D.c:101]   --->   Operation 171 'select' 'tmp_27_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i31 %tmp_27_i_mid2_v to i11" [conv2D.c:41->conv2D.c:101]   --->   Operation 172 'trunc' 'tmp_33' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i31 %tmp_27_i_mid2_v to i5" [conv2D.c:41->conv2D.c:101]   --->   Operation 173 'trunc' 'tmp_34' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i31 %ik_col_i_mid2 to i5" [conv2D.c:41->conv2D.c:101]   --->   Operation 174 'trunc' 'tmp_35' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i31 %ik_col_i_mid2 to i11" [conv2D.c:41->conv2D.c:101]   --->   Operation 175 'trunc' 'tmp_36' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (2.52ns)   --->   "%ik_col = add i31 1, %ik_col_i_mid2" [conv2D.c:39->conv2D.c:101]   --->   Operation 176 'add' 'ik_col' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 9.63>
ST_6 : Operation 177 [1/1] (3.36ns) (grouped into DSP with root node tmp_30)   --->   "%tmp_29 = mul i11 100, %tmp_33" [conv2D.c:41->conv2D.c:101]   --->   Operation 177 'mul' 'tmp_29' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 178 [1/1] (3.36ns) (grouped into DSP with root node tmp_29_t_i)   --->   "%tmp_18_mid2 = mul i5 %tmp_34, %tmp_26" [conv2D.c:41->conv2D.c:101]   --->   Operation 178 'mul' 'tmp_18_mid2' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 179 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_29_t_i = add i5 %tmp_18_mid2, %tmp_35" [conv2D.c:41->conv2D.c:101]   --->   Operation 179 'add' 'tmp_29_t_i' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 180 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_30 = add i11 %tmp_36, %tmp_29" [conv2D.c:41->conv2D.c:101]   --->   Operation 180 'add' 'tmp_30' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_31_cast = sext i11 %tmp_30 to i64" [conv2D.c:41->conv2D.c:101]   --->   Operation 181 'sext' 'tmp_31_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [1000 x i32]* %kernel, i64 0, i64 %tmp_31_cast" [conv2D.c:41->conv2D.c:101]   --->   Operation 182 'getelementptr' 'kernel_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 183 [2/2] (3.25ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:41->conv2D.c:101]   --->   Operation 183 'load' 'kernel_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%buffer_0_load_2 = load i32* %buffer_0" [conv2D.c:41->conv2D.c:101]   --->   Operation 184 'load' 'buffer_0_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%buffer_1_load_2 = load i32* %buffer_1" [conv2D.c:41->conv2D.c:101]   --->   Operation 185 'load' 'buffer_1_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%buffer_2_load_2 = load i32* %buffer_2" [conv2D.c:41->conv2D.c:101]   --->   Operation 186 'load' 'buffer_2_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%buffer_3_load_2 = load i32* %buffer_3" [conv2D.c:41->conv2D.c:101]   --->   Operation 187 'load' 'buffer_3_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%buffer_4_load_2 = load i32* %buffer_4" [conv2D.c:41->conv2D.c:101]   --->   Operation 188 'load' 'buffer_4_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%buffer_5_load_2 = load i32* %buffer_5" [conv2D.c:41->conv2D.c:101]   --->   Operation 189 'load' 'buffer_5_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%buffer_6_load_2 = load i32* %buffer_6" [conv2D.c:41->conv2D.c:101]   --->   Operation 190 'load' 'buffer_6_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%buffer_7_load_2 = load i32* %buffer_7" [conv2D.c:41->conv2D.c:101]   --->   Operation 191 'load' 'buffer_7_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%buffer_8_load_2 = load i32* %buffer_8" [conv2D.c:41->conv2D.c:101]   --->   Operation 192 'load' 'buffer_8_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%buffer_9_load_2 = load i32* %buffer_9" [conv2D.c:41->conv2D.c:101]   --->   Operation 193 'load' 'buffer_9_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%buffer_10_load_2 = load i32* %buffer_10" [conv2D.c:41->conv2D.c:101]   --->   Operation 194 'load' 'buffer_10_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%buffer_11_load_2 = load i32* %buffer_11" [conv2D.c:41->conv2D.c:101]   --->   Operation 195 'load' 'buffer_11_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%buffer_12_load_2 = load i32* %buffer_12" [conv2D.c:41->conv2D.c:101]   --->   Operation 196 'load' 'buffer_12_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%buffer_13_load_2 = load i32* %buffer_13" [conv2D.c:41->conv2D.c:101]   --->   Operation 197 'load' 'buffer_13_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%buffer_14_load_2 = load i32* %buffer_14" [conv2D.c:41->conv2D.c:101]   --->   Operation 198 'load' 'buffer_14_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%buffer_15_load_2 = load i32* %buffer_15" [conv2D.c:41->conv2D.c:101]   --->   Operation 199 'load' 'buffer_15_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%buffer_16_load_2 = load i32* %buffer_16" [conv2D.c:41->conv2D.c:101]   --->   Operation 200 'load' 'buffer_16_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%buffer_17_load_2 = load i32* %buffer_17" [conv2D.c:41->conv2D.c:101]   --->   Operation 201 'load' 'buffer_17_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%buffer_18_load_2 = load i32* %buffer_18" [conv2D.c:41->conv2D.c:101]   --->   Operation 202 'load' 'buffer_18_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%buffer_19_load_2 = load i32* %buffer_19" [conv2D.c:41->conv2D.c:101]   --->   Operation 203 'load' 'buffer_19_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%buffer_20_load_2 = load i32* %buffer_20" [conv2D.c:41->conv2D.c:101]   --->   Operation 204 'load' 'buffer_20_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%buffer_21_load_2 = load i32* %buffer_21" [conv2D.c:41->conv2D.c:101]   --->   Operation 205 'load' 'buffer_21_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%buffer_22_load_2 = load i32* %buffer_22" [conv2D.c:41->conv2D.c:101]   --->   Operation 206 'load' 'buffer_22_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%buffer_23_load_2 = load i32* %buffer_23" [conv2D.c:41->conv2D.c:101]   --->   Operation 207 'load' 'buffer_23_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%buffer_24_load_2 = load i32* %buffer_24" [conv2D.c:41->conv2D.c:101]   --->   Operation 208 'load' 'buffer_24_load_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (3.20ns)   --->   "%tmp_28 = call i32 @_ssdm_op_Mux.ap_auto.25i32.i5(i32 %buffer_0_load_2, i32 %buffer_1_load_2, i32 %buffer_2_load_2, i32 %buffer_3_load_2, i32 %buffer_4_load_2, i32 %buffer_5_load_2, i32 %buffer_6_load_2, i32 %buffer_7_load_2, i32 %buffer_8_load_2, i32 %buffer_9_load_2, i32 %buffer_10_load_2, i32 %buffer_11_load_2, i32 %buffer_12_load_2, i32 %buffer_13_load_2, i32 %buffer_14_load_2, i32 %buffer_15_load_2, i32 %buffer_16_load_2, i32 %buffer_17_load_2, i32 %buffer_18_load_2, i32 %buffer_19_load_2, i32 %buffer_20_load_2, i32 %buffer_21_load_2, i32 %buffer_22_load_2, i32 %buffer_23_load_2, i32 %buffer_24_load_2, i5 %tmp_29_t_i) nounwind" [conv2D.c:41->conv2D.c:101]   --->   Operation 209 'mux' 'tmp_28' <Predicate = (!exitcond_flatten)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 210 [1/2] (3.25ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:41->conv2D.c:101]   --->   Operation 210 'load' 'kernel_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 211 [1/1] (8.51ns)   --->   "%tmp_32_i = mul nsw i32 %kernel_load, %tmp_28" [conv2D.c:41->conv2D.c:101]   --->   Operation 211 'mul' 'tmp_32_i' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.55>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Cal_Outer_Loop_Cal_I)"   --->   Operation 212 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 100, i64 25)"   --->   Operation 213 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind" [conv2D.c:39->conv2D.c:101]   --->   Operation 214 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_33_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4) nounwind" [conv2D.c:39->conv2D.c:101]   --->   Operation 215 'specregionbegin' 'tmp_33_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv2D.c:40->conv2D.c:101]   --->   Operation 216 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (2.55ns)   --->   "%sum = add nsw i32 %tmp_32_i, %sum_1_i" [conv2D.c:41->conv2D.c:101]   --->   Operation 217 'add' 'sum' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_33_i) nounwind" [conv2D.c:42->conv2D.c:101]   --->   Operation 218 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "br label %5" [conv2D.c:39->conv2D.c:101]   --->   Operation 219 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 5.19>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%buffer_0_load_1 = load i32* %buffer_0" [conv2D.c:107]   --->   Operation 220 'load' 'buffer_0_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%buffer_1_load_1 = load i32* %buffer_1" [conv2D.c:107]   --->   Operation 221 'load' 'buffer_1_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%buffer_2_load_1 = load i32* %buffer_2" [conv2D.c:107]   --->   Operation 222 'load' 'buffer_2_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%buffer_3_load_1 = load i32* %buffer_3" [conv2D.c:107]   --->   Operation 223 'load' 'buffer_3_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%buffer_4_load_1 = load i32* %buffer_4" [conv2D.c:107]   --->   Operation 224 'load' 'buffer_4_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%buffer_5_load_1 = load i32* %buffer_5" [conv2D.c:107]   --->   Operation 225 'load' 'buffer_5_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "%buffer_6_load_1 = load i32* %buffer_6" [conv2D.c:107]   --->   Operation 226 'load' 'buffer_6_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%buffer_7_load_1 = load i32* %buffer_7" [conv2D.c:107]   --->   Operation 227 'load' 'buffer_7_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%buffer_8_load_1 = load i32* %buffer_8" [conv2D.c:107]   --->   Operation 228 'load' 'buffer_8_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%buffer_9_load_1 = load i32* %buffer_9" [conv2D.c:107]   --->   Operation 229 'load' 'buffer_9_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%buffer_10_load_1 = load i32* %buffer_10" [conv2D.c:107]   --->   Operation 230 'load' 'buffer_10_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "%buffer_11_load_1 = load i32* %buffer_11" [conv2D.c:107]   --->   Operation 231 'load' 'buffer_11_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%buffer_12_load_1 = load i32* %buffer_12" [conv2D.c:107]   --->   Operation 232 'load' 'buffer_12_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%buffer_13_load_1 = load i32* %buffer_13" [conv2D.c:107]   --->   Operation 233 'load' 'buffer_13_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%buffer_14_load_1 = load i32* %buffer_14" [conv2D.c:107]   --->   Operation 234 'load' 'buffer_14_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%buffer_15_load_1 = load i32* %buffer_15" [conv2D.c:107]   --->   Operation 235 'load' 'buffer_15_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%buffer_16_load_1 = load i32* %buffer_16" [conv2D.c:107]   --->   Operation 236 'load' 'buffer_16_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%buffer_17_load_1 = load i32* %buffer_17" [conv2D.c:107]   --->   Operation 237 'load' 'buffer_17_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%buffer_18_load_1 = load i32* %buffer_18" [conv2D.c:107]   --->   Operation 238 'load' 'buffer_18_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%buffer_19_load_1 = load i32* %buffer_19" [conv2D.c:107]   --->   Operation 239 'load' 'buffer_19_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%buffer_20_load_1 = load i32* %buffer_20" [conv2D.c:107]   --->   Operation 240 'load' 'buffer_20_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%buffer_21_load_1 = load i32* %buffer_21" [conv2D.c:107]   --->   Operation 241 'load' 'buffer_21_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%buffer_22_load_1 = load i32* %buffer_22" [conv2D.c:107]   --->   Operation 242 'load' 'buffer_22_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%buffer_23_load_1 = load i32* %buffer_23" [conv2D.c:107]   --->   Operation 243 'load' 'buffer_23_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%buffer_24_load_1 = load i32* %buffer_24" [conv2D.c:107]   --->   Operation 244 'load' 'buffer_24_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i31 %index_col_out to i15" [conv2D.c:104]   --->   Operation 245 'trunc' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (1.94ns)   --->   "%tmp_25 = add i15 %tmp_27, %tmp_32" [conv2D.c:104]   --->   Operation 246 'add' 'tmp_25' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i15 %tmp_25 to i64" [conv2D.c:104]   --->   Operation 247 'zext' 'tmp_29_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%out_data_addr = getelementptr [10000 x i32]* %out_data, i64 0, i64 %tmp_29_cast" [conv2D.c:104]   --->   Operation 248 'getelementptr' 'out_data_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (3.25ns)   --->   "store i32 %sum_1_i, i32* %out_data_addr, align 4" [conv2D.c:104]   --->   Operation 249 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 250 [2/2] (5.02ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @updateBuffer(i32 %buffer_0_load_1, i32 %buffer_1_load_1, i32 %buffer_2_load_1, i32 %buffer_3_load_1, i32 %buffer_4_load_1, i32 %buffer_5_load_1, i32 %buffer_6_load_1, i32 %buffer_7_load_1, i32 %buffer_8_load_1, i32 %buffer_9_load_1, i32 %buffer_10_load_1, i32 %buffer_11_load_1, i32 %buffer_12_load_1, i32 %buffer_13_load_1, i32 %buffer_14_load_1, i32 %buffer_15_load_1, i32 %buffer_16_load_1, i32 %buffer_17_load_1, i32 %buffer_18_load_1, i32 %buffer_19_load_1, i32 %buffer_20_load_1, i32 %buffer_21_load_1, i32 %buffer_22_load_1, i32 %buffer_23_load_1, i32 %buffer_24_load_1, [10000 x i32]* %in_data, i31 %index_row_out, i31 %index_col_out, i32 %kernel_size_row_read, i32 %kernel_size_col_read, i32 %col_in_read) nounwind" [conv2D.c:107]   --->   Operation 250 'call' 'call_ret' <Predicate = true> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 6> <Delay = 1.76>
ST_11 : Operation 251 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @updateBuffer(i32 %buffer_0_load_1, i32 %buffer_1_load_1, i32 %buffer_2_load_1, i32 %buffer_3_load_1, i32 %buffer_4_load_1, i32 %buffer_5_load_1, i32 %buffer_6_load_1, i32 %buffer_7_load_1, i32 %buffer_8_load_1, i32 %buffer_9_load_1, i32 %buffer_10_load_1, i32 %buffer_11_load_1, i32 %buffer_12_load_1, i32 %buffer_13_load_1, i32 %buffer_14_load_1, i32 %buffer_15_load_1, i32 %buffer_16_load_1, i32 %buffer_17_load_1, i32 %buffer_18_load_1, i32 %buffer_19_load_1, i32 %buffer_20_load_1, i32 %buffer_21_load_1, i32 %buffer_22_load_1, i32 %buffer_23_load_1, i32 %buffer_24_load_1, [10000 x i32]* %in_data, i31 %index_row_out, i31 %index_col_out, i32 %kernel_size_row_read, i32 %kernel_size_col_read, i32 %col_in_read) nounwind" [conv2D.c:107]   --->   Operation 251 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%buffer_0_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0" [conv2D.c:107]   --->   Operation 252 'extractvalue' 'buffer_0_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%buffer_1_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1" [conv2D.c:107]   --->   Operation 253 'extractvalue' 'buffer_1_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%buffer_2_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2" [conv2D.c:107]   --->   Operation 254 'extractvalue' 'buffer_2_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%buffer_3_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3" [conv2D.c:107]   --->   Operation 255 'extractvalue' 'buffer_3_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%buffer_4_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4" [conv2D.c:107]   --->   Operation 256 'extractvalue' 'buffer_4_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%buffer_5_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5" [conv2D.c:107]   --->   Operation 257 'extractvalue' 'buffer_5_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%buffer_6_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6" [conv2D.c:107]   --->   Operation 258 'extractvalue' 'buffer_6_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%buffer_7_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7" [conv2D.c:107]   --->   Operation 259 'extractvalue' 'buffer_7_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%buffer_8_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 8" [conv2D.c:107]   --->   Operation 260 'extractvalue' 'buffer_8_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%buffer_9_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 9" [conv2D.c:107]   --->   Operation 261 'extractvalue' 'buffer_9_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%buffer_10_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 10" [conv2D.c:107]   --->   Operation 262 'extractvalue' 'buffer_10_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%buffer_11_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 11" [conv2D.c:107]   --->   Operation 263 'extractvalue' 'buffer_11_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%buffer_12_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 12" [conv2D.c:107]   --->   Operation 264 'extractvalue' 'buffer_12_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%buffer_13_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 13" [conv2D.c:107]   --->   Operation 265 'extractvalue' 'buffer_13_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%buffer_14_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 14" [conv2D.c:107]   --->   Operation 266 'extractvalue' 'buffer_14_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%buffer_15_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 15" [conv2D.c:107]   --->   Operation 267 'extractvalue' 'buffer_15_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%buffer_16_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 16" [conv2D.c:107]   --->   Operation 268 'extractvalue' 'buffer_16_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%buffer_17_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 17" [conv2D.c:107]   --->   Operation 269 'extractvalue' 'buffer_17_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%buffer_18_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 18" [conv2D.c:107]   --->   Operation 270 'extractvalue' 'buffer_18_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%buffer_19_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 19" [conv2D.c:107]   --->   Operation 271 'extractvalue' 'buffer_19_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%buffer_20_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 20" [conv2D.c:107]   --->   Operation 272 'extractvalue' 'buffer_20_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%buffer_21_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 21" [conv2D.c:107]   --->   Operation 273 'extractvalue' 'buffer_21_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%buffer_22_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 22" [conv2D.c:107]   --->   Operation 274 'extractvalue' 'buffer_22_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%buffer_23_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 23" [conv2D.c:107]   --->   Operation 275 'extractvalue' 'buffer_23_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%buffer_24_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 24" [conv2D.c:107]   --->   Operation 276 'extractvalue' 'buffer_24_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_24) nounwind" [conv2D.c:108]   --->   Operation 277 'specregionend' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (1.76ns)   --->   "store i32 %buffer_24_2, i32* %buffer_24" [conv2D.c:107]   --->   Operation 278 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 279 [1/1] (1.76ns)   --->   "store i32 %buffer_23_2, i32* %buffer_23" [conv2D.c:107]   --->   Operation 279 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 280 [1/1] (1.76ns)   --->   "store i32 %buffer_22_2, i32* %buffer_22" [conv2D.c:107]   --->   Operation 280 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 281 [1/1] (1.76ns)   --->   "store i32 %buffer_21_2, i32* %buffer_21" [conv2D.c:107]   --->   Operation 281 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 282 [1/1] (1.76ns)   --->   "store i32 %buffer_20_2, i32* %buffer_20" [conv2D.c:107]   --->   Operation 282 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 283 [1/1] (1.76ns)   --->   "store i32 %buffer_19_2, i32* %buffer_19" [conv2D.c:107]   --->   Operation 283 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 284 [1/1] (1.76ns)   --->   "store i32 %buffer_18_2, i32* %buffer_18" [conv2D.c:107]   --->   Operation 284 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 285 [1/1] (1.76ns)   --->   "store i32 %buffer_17_2, i32* %buffer_17" [conv2D.c:107]   --->   Operation 285 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 286 [1/1] (1.76ns)   --->   "store i32 %buffer_16_2, i32* %buffer_16" [conv2D.c:107]   --->   Operation 286 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 287 [1/1] (1.76ns)   --->   "store i32 %buffer_15_2, i32* %buffer_15" [conv2D.c:107]   --->   Operation 287 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 288 [1/1] (1.76ns)   --->   "store i32 %buffer_14_2, i32* %buffer_14" [conv2D.c:107]   --->   Operation 288 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 289 [1/1] (1.76ns)   --->   "store i32 %buffer_13_2, i32* %buffer_13" [conv2D.c:107]   --->   Operation 289 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 290 [1/1] (1.76ns)   --->   "store i32 %buffer_12_2, i32* %buffer_12" [conv2D.c:107]   --->   Operation 290 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 291 [1/1] (1.76ns)   --->   "store i32 %buffer_11_2, i32* %buffer_11" [conv2D.c:107]   --->   Operation 291 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 292 [1/1] (1.76ns)   --->   "store i32 %buffer_10_2, i32* %buffer_10" [conv2D.c:107]   --->   Operation 292 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 293 [1/1] (1.76ns)   --->   "store i32 %buffer_9_2, i32* %buffer_9" [conv2D.c:107]   --->   Operation 293 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 294 [1/1] (1.76ns)   --->   "store i32 %buffer_8_2, i32* %buffer_8" [conv2D.c:107]   --->   Operation 294 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 295 [1/1] (1.76ns)   --->   "store i32 %buffer_7_2, i32* %buffer_7" [conv2D.c:107]   --->   Operation 295 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 296 [1/1] (1.76ns)   --->   "store i32 %buffer_6_2, i32* %buffer_6" [conv2D.c:107]   --->   Operation 296 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 297 [1/1] (1.76ns)   --->   "store i32 %buffer_5_2, i32* %buffer_5" [conv2D.c:107]   --->   Operation 297 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 298 [1/1] (1.76ns)   --->   "store i32 %buffer_4_2, i32* %buffer_4" [conv2D.c:107]   --->   Operation 298 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 299 [1/1] (1.76ns)   --->   "store i32 %buffer_3_2, i32* %buffer_3" [conv2D.c:107]   --->   Operation 299 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 300 [1/1] (1.76ns)   --->   "store i32 %buffer_2_2, i32* %buffer_2" [conv2D.c:107]   --->   Operation 300 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 301 [1/1] (1.76ns)   --->   "store i32 %buffer_1_2, i32* %buffer_1" [conv2D.c:107]   --->   Operation 301 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 302 [1/1] (1.76ns)   --->   "store i32 %buffer_0_2, i32* %buffer_0" [conv2D.c:107]   --->   Operation 302 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "br label %3" [conv2D.c:97]   --->   Operation 303 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.51ns
The critical path consists of the following:
	wire read on port 'kernel_size_col' (conv2D.c:78) [41]  (0 ns)
	'mul' operation ('bound', conv2D.c:78) [52]  (8.51 ns)

 <State 2>: 8.51ns
The critical path consists of the following:
	'phi' operation ('index_row_out') with incoming values : ('index_row_out', conv2D.c:90) [55]  (0 ns)
	'call' operation ('call_ret2', conv2D.c:94) to 'initializeBuffer' [92]  (8.51 ns)

 <State 3>: 2.47ns
The critical path consists of the following:
	'call' operation ('call_ret2', conv2D.c:94) to 'initializeBuffer' [92]  (0.698 ns)
	'store' operation (conv2D.c:94) of variable 'buffer[24]', conv2D.c:94 on local variable 'buffer[24]' [118]  (1.77 ns)

 <State 4>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_23', conv2D.c:97) [147]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 5>: 5.73ns
The critical path consists of the following:
	'phi' operation ('ik_col') with incoming values : ('ik_col', conv2D.c:39->conv2D.c:101) [160]  (0 ns)
	'icmp' operation ('tmp_28_i', conv2D.c:39->conv2D.c:101) [162]  (2.47 ns)
	'select' operation ('ik_col_i_mid2', conv2D.c:39->conv2D.c:101) [195]  (0.733 ns)
	'add' operation ('ik_col', conv2D.c:39->conv2D.c:101) [215]  (2.52 ns)

 <State 6>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[208] ('tmp_29', conv2D.c:41->conv2D.c:101) [198]  (3.36 ns)
	'add' operation of DSP[208] ('tmp_30', conv2D.c:41->conv2D.c:101) [208]  (3.02 ns)
	'getelementptr' operation ('kernel_addr', conv2D.c:41->conv2D.c:101) [210]  (0 ns)
	'load' operation ('kernel_load', conv2D.c:41->conv2D.c:101) on array 'kernel' [211]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('kernel_load', conv2D.c:41->conv2D.c:101) on array 'kernel' [211]  (3.25 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_32_i', conv2D.c:41->conv2D.c:101) [212]  (8.51 ns)

 <State 9>: 2.55ns
The critical path consists of the following:
	'add' operation ('sum', conv2D.c:41->conv2D.c:101) [213]  (2.55 ns)

 <State 10>: 5.2ns
The critical path consists of the following:
	'add' operation ('tmp_25', conv2D.c:104) [244]  (1.94 ns)
	'getelementptr' operation ('out_data_addr', conv2D.c:104) [246]  (0 ns)
	'store' operation (conv2D.c:104) of variable 'sum' on array 'out_data' [247]  (3.25 ns)

 <State 11>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ret', conv2D.c:107) to 'updateBuffer' [248]  (0 ns)
	'store' operation (conv2D.c:107) of variable 'buffer[24]', conv2D.c:107 on local variable 'buffer[24]' [275]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
