Fitter report for Acoustics
Thu Jun 21 00:43:06 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. PLL Usage Summary
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Routing Usage Summary
 27. I/O Rules Summary
 28. I/O Rules Details
 29. I/O Rules Matrix
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Estimated Delay Added for Hold Timing Summary
 33. Estimated Delay Added for Hold Timing Details
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Thu Jun 21 00:43:06 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; Acoustics                                   ;
; Top-level Entity Name           ; Acoustics                                   ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CEFA2U19C8                                 ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1,132 / 9,430 ( 12 % )                      ;
; Total registers                 ; 2093                                        ;
; Total pins                      ; 56 / 224 ( 25 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 887,296 / 1,802,240 ( 49 % )                ;
; Total RAM Blocks                ; 117 / 176 ( 66 % )                          ;
; Total DSP Blocks                ; 0 / 25 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2 / 4 ( 50 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CEFA2U19C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.4%      ;
;     Processor 3            ;   7.0%      ;
;     Processor 4            ;   6.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+---------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                          ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+---------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; master_pll:pll|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                                    ;                  ;                       ;
; okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                  ; Created         ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                                    ;                  ;                       ;
; okHost:okHI|ctrl_in[1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q         ;                ; okUH[1]~input                                                                                                                                                                                                                                      ; O                ;                       ;
; okHost:okHI|ctrl_in[2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q         ;                ; okUH[2]~input                                                                                                                                                                                                                                      ; O                ;                       ;
; okHost:okHI|ctrl_in[3]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q         ;                ; okUH[3]~input                                                                                                                                                                                                                                      ; O                ;                       ;
; okHost:okHI|ctrl_in[4]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q         ;                ; okUH[4]~input                                                                                                                                                                                                                                      ; O                ;                       ;
; okHost:okHI|data_in[0]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q         ;                ; okUHU[0]~input                                                                                                                                                                                                                                     ; O                ;                       ;
; okHost:okHI|data_in[1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q         ;                ; okUHU[1]~input                                                                                                                                                                                                                                     ; O                ;                       ;
; okHost:okHI|data_in[2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q         ;                ; okUHU[2]~input                                                                                                                                                                                                                                     ; O                ;                       ;
; okHost:okHI|data_in[3]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q         ;                ; okUHU[3]~input                                                                                                                                                                                                                                     ; O                ;                       ;
; okHost:okHI|data_in[4]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q         ;                ; okUHU[4]~input                                                                                                                                                                                                                                     ; O                ;                       ;
; okHost:okHI|data_in[5]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q         ;                ; okUHU[5]~input                                                                                                                                                                                                                                     ; O                ;                       ;
; okHost:okHI|data_in[6]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q         ;                ; okUHU[6]~input                                                                                                                                                                                                                                     ; O                ;                       ;
; okHost:okHI|data_in[7]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q         ;                ; okUHU[7]~input                                                                                                                                                                                                                                     ; O                ;                       ;
; okHost:okHI|data_in[8]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q         ;                ; okUHU[8]~input                                                                                                                                                                                                                                     ; O                ;                       ;
; okHost:okHI|data_in[9]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q         ;                ; okUHU[9]~input                                                                                                                                                                                                                                     ; O                ;                       ;
; okHost:okHI|data_in[10]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q         ;                ; okUHU[10]~input                                                                                                                                                                                                                                    ; O                ;                       ;
; okHost:okHI|data_in[11]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q         ;                ; okUHU[11]~input                                                                                                                                                                                                                                    ; O                ;                       ;
; okHost:okHI|data_in[12]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q         ;                ; okUHU[12]~input                                                                                                                                                                                                                                    ; O                ;                       ;
; okHost:okHI|data_in[13]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q         ;                ; okUHU[13]~input                                                                                                                                                                                                                                    ; O                ;                       ;
; okHost:okHI|data_in[14]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q         ;                ; okUHU[14]~input                                                                                                                                                                                                                                    ; O                ;                       ;
; okHost:okHI|data_in[15]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q         ;                ; okUHU[15]~input                                                                                                                                                                                                                                    ; O                ;                       ;
; okHost:okHI|data_out[0]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[0]~output                                                                                                                                                                                                                                    ; I                ;                       ;
; okHost:okHI|data_out[1]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[1]~output                                                                                                                                                                                                                                    ; I                ;                       ;
; okHost:okHI|data_out[2]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[2]~output                                                                                                                                                                                                                                    ; I                ;                       ;
; okHost:okHI|data_out[3]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[3]~output                                                                                                                                                                                                                                    ; I                ;                       ;
; okHost:okHI|data_out[4]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[4]~output                                                                                                                                                                                                                                    ; I                ;                       ;
; okHost:okHI|data_out[5]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[5]~output                                                                                                                                                                                                                                    ; I                ;                       ;
; okHost:okHI|data_out[6]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[6]~output                                                                                                                                                                                                                                    ; I                ;                       ;
; okHost:okHI|data_out[7]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[7]~output                                                                                                                                                                                                                                    ; I                ;                       ;
; okHost:okHI|data_out[8]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[8]~output                                                                                                                                                                                                                                    ; I                ;                       ;
; okHost:okHI|data_out[9]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[9]~output                                                                                                                                                                                                                                    ; I                ;                       ;
; okHost:okHI|data_out[10]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[10]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[11]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[11]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[12]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[12]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[13]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[13]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[14]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[14]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[15]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[15]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[16]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[16]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[17]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[17]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[18]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[18]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[19]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[19]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[20]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[20]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[21]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[21]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[22]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[22]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[23]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[23]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[24]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[24]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[25]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[25]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[26]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[26]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[27]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[27]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[28]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[28]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[29]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[29]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[30]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[30]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; okHost:okHI|data_out[31]                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; okUHU[31]~output                                                                                                                                                                                                                                   ; I                ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a1                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a2                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a3                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a3~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a5                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a6                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a6~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a9                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a9~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a10                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a10~DUPLICATE                                                                                                                                  ;                  ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a11                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a11~DUPLICATE                                                                                                                                  ;                  ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a12                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a12~DUPLICATE                                                                                                                                  ;                  ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a1                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a4                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a5                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a6                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a7                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a8                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a9                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a9~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a10                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a10~DUPLICATE                                                                                                                                  ;                  ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a11                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a11~DUPLICATE                                                                                                                                  ;                  ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrptr_g[3]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrptr_g[3]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrptr_g[9]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrptr_g[9]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrptr_g[10]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrptr_g[10]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a0                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a1                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a2                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a3                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a3~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a4                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a4~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a5                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a6                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a6~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a7                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a7~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a8                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a8~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a9                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a9~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a10                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a10~DUPLICATE                                                                                                                                  ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a11                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a11~DUPLICATE                                                                                                                                  ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a12                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a12~DUPLICATE                                                                                                                                  ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a1                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a3                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a5                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a6                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a7                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a10                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a10~DUPLICATE                                                                                                                                  ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a11                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a11~DUPLICATE                                                                                                                                  ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|rdptr_g[0]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|rdptr_g[0]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|rdptr_g[1]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|rdptr_g[1]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrptr_g[8]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrptr_g[8]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a0                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a1                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a2                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a4                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a4~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a5                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a7                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a7~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a8                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a8~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a9                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a9~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a10                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a10~DUPLICATE                                                                                                                                  ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a11                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a11~DUPLICATE                                                                                                                                  ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a12                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a12~DUPLICATE                                                                                                                                  ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a1                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a2                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a3                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a4                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a5                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a6                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a7                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a8                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a9                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a9~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a11                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a11~DUPLICATE                                                                                                                                  ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|parity6                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|parity6~DUPLICATE                                                                                                                                      ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|rdptr_g[6]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|rdptr_g[6]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|rdptr_g[8]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|rdptr_g[8]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|rdptr_g[11]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|rdptr_g[11]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrptr_g[10]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrptr_g[10]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrptr_g[12]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrptr_g[12]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrptr_g[13]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrptr_g[13]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a5                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a6                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a6~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a8                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a8~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a9                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a9~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a10                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a10~DUPLICATE                                                                                                                                  ;                  ;                       ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a11                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|counter8a11~DUPLICATE                                                                                                                                  ;                  ;                       ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|parity9                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p|parity9~DUPLICATE                                                                                                                                      ;                  ;                       ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a1                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a3                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a4                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a5                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a6                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a7                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a8                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a9                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a9~DUPLICATE                                                                                                                                   ;                  ;                       ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a11                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a11~DUPLICATE                                                                                                                                  ;                  ;                       ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a12                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a12~DUPLICATE                                                                                                                                  ;                  ;                       ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a13                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p|counter5a13~DUPLICATE                                                                                                                                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|cmd_mode[0]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|cmd_mode[0]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|a_graycounter:gen_cntr|a_graycounter_vng:auto_generated|dffe2a[0]                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|a_graycounter:gen_cntr|a_graycounter_vng:auto_generated|dffe2a[0]~DUPLICATE                                                     ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|a_graycounter:gen_cntr|a_graycounter_vng:auto_generated|dffe2a[1]                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|a_graycounter:gen_cntr|a_graycounter_vng:auto_generated|dffe2a[1]~DUPLICATE                                                     ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|a_graycounter:gen_cntr|a_graycounter_vng:auto_generated|dffe2a[3]                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|a_graycounter:gen_cntr|a_graycounter_vng:auto_generated|dffe2a[3]~DUPLICATE                                                     ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|data_valid_reg                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|data_valid_reg~DUPLICATE                                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|end_stage_pos_reg                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|end_stage_pos_reg~DUPLICATE                                                                                                     ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[4]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[4]~DUPLICATE                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[16]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[16]~DUPLICATE                                                                                       ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[24]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[24]~DUPLICATE                                                                                       ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[27]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[27]~DUPLICATE                                                                                       ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[32]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[32]~DUPLICATE                                                                                       ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[34]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[34]~DUPLICATE                                                                                       ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[54]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[54]~DUPLICATE                                                                                       ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|output_reg[1]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|output_reg[1]~DUPLICATE                                                                                                         ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|output_reg[3]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|output_reg[3]~DUPLICATE                                                                                                         ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|output_reg[5]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|output_reg[5]~DUPLICATE                                                                                                         ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|output_reg[15]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|output_reg[15]~DUPLICATE                                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|output_reg[23]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|output_reg[23]~DUPLICATE                                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|output_reg[31]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|output_reg[31]~DUPLICATE                                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|output_reg[35]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|output_reg[35]~DUPLICATE                                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|output_reg[51]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|output_reg[51]~DUPLICATE                                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|R[11]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|R[11]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|R[21]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|R[21]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|R[24]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|R[24]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|R[32]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|R[32]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|baud_count[0]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|baud_count[0]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|baud_count[1]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|baud_count[1]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[0]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[0]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[1]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[1]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[3]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[3]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[5]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[5]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[6]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[6]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[7]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[7]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[9]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[9]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[10]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[10]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[13]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[13]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[17]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[17]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[19]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[19]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[20]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[20]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[21]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[21]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[22]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[22]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[23]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[23]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count_tok[0]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count_tok[0]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count_tok[1]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count_tok[1]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state.t_idle                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state.t_idle~DUPLICATE                                                                                                                                              ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state.t_rx_A                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state.t_rx_A~DUPLICATE                                                                                                                                              ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state.t_rx_B                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state.t_rx_B~DUPLICATE                                                                                                                                              ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state.t_tx_A                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state.t_tx_A~DUPLICATE                                                                                                                                              ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state.t_tx_C                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state.t_tx_C~DUPLICATE                                                                                                                                              ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state.t_tx_start                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state.t_tx_start~DUPLICATE                                                                                                                                          ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|tok_tx_hold[4]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|tok_tx_hold[4]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|tok_tx_hold[6]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|tok_tx_hold[6]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|tx_start_h                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|tx_start_h~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|des_round[0]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|des_round[0]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|des_round[1]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|des_round[1]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|des_round[2]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|des_round[2]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|des_round[3]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|des_round[3]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|edna_valid                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|edna_valid~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem_used[1]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                   ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[0][54]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[0][54]~DUPLICATE                                     ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[0][54]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem[0][54]~DUPLICATE                                ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem_used[1]                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                               ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted~DUPLICATE                   ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted~DUPLICATE                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|read_latency_shift_reg[0]                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|read_latency_shift_reg[0]~DUPLICATE                 ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|wait_latency_counter[0]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|wait_latency_counter[0]~DUPLICATE                   ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_out_port_s1_translator|wait_latency_counter[0]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_out_port_s1_translator|wait_latency_counter[0]~DUPLICATE                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_out_port_s1_translator|wait_latency_counter[1]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_out_port_s1_translator|wait_latency_counter[1]~DUPLICATE                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_id_s1_translator|read_latency_shift_reg[0]                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_id_s1_translator|read_latency_shift_reg[0]~DUPLICATE                 ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_id_s1_translator|wait_latency_counter[0]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_id_s1_translator|wait_latency_counter[0]~DUPLICATE                   ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_strobes_s1_translator|read_latency_shift_reg[0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_strobes_s1_translator|read_latency_shift_reg[0]~DUPLICATE            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE             ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003|packet_in_progress                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003|packet_in_progress~DUPLICATE                               ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]~DUPLICATE                                       ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|D_iw[13]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|D_iw[13]~DUPLICATE                                                                                                      ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|D_iw[14]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|D_iw[14]~DUPLICATE                                                                                                      ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|D_iw[16]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|D_iw[16]~DUPLICATE                                                                                                      ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|D_iw[21]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|D_iw[21]~DUPLICATE                                                                                                      ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|D_iw[23]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|D_iw[23]~DUPLICATE                                                                                                      ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_cnt[1]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_cnt[1]~DUPLICATE                                                                                            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[2]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[2]~DUPLICATE                                                                                         ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[3]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[3]~DUPLICATE                                                                                         ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[7]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[7]~DUPLICATE                                                                                         ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[8]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[8]~DUPLICATE                                                                                         ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[10]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[10]~DUPLICATE                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[11]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[11]~DUPLICATE                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[12]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[12]~DUPLICATE                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[18]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[18]~DUPLICATE                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[20]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[20]~DUPLICATE                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[21]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[21]~DUPLICATE                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[22]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[22]~DUPLICATE                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[23]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[23]~DUPLICATE                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[26]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[26]~DUPLICATE                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[28]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[28]~DUPLICATE                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src1[5]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src1[5]~DUPLICATE                                                                                                     ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src1[10]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src1[10]~DUPLICATE                                                                                                    ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src1[14]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src1[14]~DUPLICATE                                                                                                    ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src2[2]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src2[2]~DUPLICATE                                                                                                     ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src2[23]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src2[23]~DUPLICATE                                                                                                    ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src2[26]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src2[26]~DUPLICATE                                                                                                    ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|F_pc[5]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|F_pc[5]~DUPLICATE                                                                                                       ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|F_pc[6]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|F_pc[6]~DUPLICATE                                                                                                       ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|F_pc[8]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|F_pc[8]~DUPLICATE                                                                                                       ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|F_pc[9]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|F_pc[9]~DUPLICATE                                                                                                       ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|R_logic_op[0]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|R_logic_op[0]~DUPLICATE                                                                                                 ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_alu_result[0]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_alu_result[0]~DUPLICATE                                                                                               ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]~DUPLICATE                                                                                               ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]~DUPLICATE                                                                                               ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]~DUPLICATE                                                                                              ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_status_reg_pie                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_status_reg_pie~DUPLICATE                                                                                              ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[4]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[4]~DUPLICATE                                                                                           ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[0]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[0]~DUPLICATE                                                                                           ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_read~DUPLICATE                                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_write~DUPLICATE                                                                                                       ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_writedata[2]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_writedata[2]~DUPLICATE                                                                                                ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_writedata[5]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_writedata[5]~DUPLICATE                                                                                                ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_writedata[6]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_writedata[6]~DUPLICATE                                                                                                ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_out_port|data_out[3]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_out_port|data_out[3]~DUPLICATE                                                                                                 ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_id|data_out[0]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_id|data_out[0]~DUPLICATE                                                                                                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_id|data_out[1]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_id|data_out[1]~DUPLICATE                                                                                                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_id|data_out[2]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_id|data_out[2]~DUPLICATE                                                                                                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_id|data_out[5]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_id|data_out[5]~DUPLICATE                                                                                                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_id|data_out[7]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_id|data_out[7]~DUPLICATE                                                                                                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[3]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[3]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[5]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[5]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[7]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[7]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[9]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[9]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[14]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[14]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[15]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[15]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[24]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[24]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipe_blockcount[0]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipe_blockcount[0]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipe_blockcount[3]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipe_blockcount[3]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipe_blockcount[11]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipe_blockcount[11]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipe_blockcount[14]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipe_blockcount[14]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[0]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[0]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[4]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[7]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[7]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[8]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[8]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[11]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[11]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[13]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[13]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[15]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[15]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[18]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[18]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[19]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[19]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[21]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[21]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[25]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[25]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[26]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[26]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[28]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[28]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[0]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[0]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[2]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[2]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[3]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[3]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[4]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[4]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[5]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[5]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[6]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[6]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[7]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[7]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[8]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[8]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[9]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[9]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[13]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[13]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[14]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[14]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[15]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[15]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[16]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[16]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[19]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[19]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[23]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[23]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[30]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[30]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_idle                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_idle~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_rd_cmd_stat1                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_rd_cmd_stat1~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_rd_cmd_stat2                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_rd_cmd_stat2~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_rd_cmd_wire1                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_rd_cmd_wire1~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_wr_blk1                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_wr_blk1~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_wr_cmd3a                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_wr_cmd3a~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_wr_cmd_end                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_wr_cmd_end~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_wr_cmd_regout1                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_wr_cmd_regout1~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state_count[0]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|state_count[0]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state_count[1]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|state_count[1]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state_count[3]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|state_count[3]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state_count[4]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|state_count[4]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state_count[5]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|state_count[5]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_addr[2]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_addr[2]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_addr[3]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_addr[3]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_addr[4]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_addr[4]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_addr[6]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_addr[6]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_addr[7]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_addr[7]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_read1                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_read1~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+---------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4005 ) ; 0.00 % ( 0 / 4005 )        ; 0.00 % ( 0 / 4005 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4005 ) ; 0.00 % ( 0 / 4005 )        ; 0.00 % ( 0 / 4005 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3987 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 18 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/output_files/Acoustics.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,132 / 9,430         ; 12 %  ;
; ALMs needed [=A-B+C]                                        ; 1,132                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,344 / 9,430         ; 14 %  ;
;         [a] ALMs used for LUT logic and registers           ; 558                   ;       ;
;         [b] ALMs used for LUT logic                         ; 473                   ;       ;
;         [c] ALMs used for registers                         ; 313                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 231 / 9,430           ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 19 / 9,430            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 19                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 177 / 943             ; 19 %  ;
;     -- Logic LABs                                           ; 177                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 1,802                 ;       ;
;     -- 7 input functions                                    ; 5                     ;       ;
;     -- 6 input functions                                    ; 430                   ;       ;
;     -- 5 input functions                                    ; 348                   ;       ;
;     -- 4 input functions                                    ; 309                   ;       ;
;     -- <=3 input functions                                  ; 710                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 216                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 2,041                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 1,741 / 18,860        ; 9 %   ;
;         -- Secondary logic registers                        ; 300 / 18,860          ; 2 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 1,768                 ;       ;
;         -- Routing optimization registers                   ; 273                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 56 / 224              ; 25 %  ;
;     -- Clock pins                                           ; 3 / 9                 ; 33 %  ;
;     -- Dedicated input pins                                 ; 0 / 11                ; 0 %   ;
; I/O registers                                               ; 52                    ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 117 / 176             ; 66 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 887,296 / 1,802,240   ; 49 %  ;
; Total block memory implementation bits                      ; 1,198,080 / 1,802,240 ; 66 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 25                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 4                 ; 50 %  ;
; Global signals                                              ; 4                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 88                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 68                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 68                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 4.0% / 4.3% / 3.0%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 14.1% / 14.4% / 13.3% ;       ;
; Maximum fan-out                                             ; 1762                  ;       ;
; Highest non-global fan-out                                  ; 513                   ;       ;
; Total fan-out                                               ; 17672                 ;       ;
; Average fan-out                                             ; 4.03                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                         ;
+-------------------------------------------------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                  ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1132 / 9430 ( 12 % ) ; 0 / 9430 ( 0 % )               ;
; ALMs needed [=A-B+C]                                        ; 1132                 ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1344 / 9430 ( 14 % ) ; 0 / 9430 ( 0 % )               ;
;         [a] ALMs used for LUT logic and registers           ; 558                  ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 473                  ; 0                              ;
;         [c] ALMs used for registers                         ; 313                  ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 231 / 9430 ( 2 % )   ; 0 / 9430 ( 0 % )               ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 19 / 9430 ( < 1 % )  ; 0 / 9430 ( 0 % )               ;
;         [a] Due to location constrained logic               ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 19                   ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                    ; 0                              ;
;                                                             ;                      ;                                ;
; Difficulty packing design                                   ; Low                  ; Low                            ;
;                                                             ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 177 / 943 ( 19 % )   ; 0 / 943 ( 0 % )                ;
;     -- Logic LABs                                           ; 177                  ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                    ; 0                              ;
;                                                             ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 1802                 ; 0                              ;
;     -- 7 input functions                                    ; 5                    ; 0                              ;
;     -- 6 input functions                                    ; 430                  ; 0                              ;
;     -- 5 input functions                                    ; 348                  ; 0                              ;
;     -- 4 input functions                                    ; 309                  ; 0                              ;
;     -- <=3 input functions                                  ; 710                  ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 216                  ; 0                              ;
; Memory ALUT usage                                           ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                    ; 0                              ;
;                                                             ;                      ;                                ;
; Dedicated logic registers                                   ; 0                    ; 0                              ;
;     -- By type:                                             ;                      ;                                ;
;         -- Primary logic registers                          ; 1741 / 18860 ( 9 % ) ; 0 / 18860 ( 0 % )              ;
;         -- Secondary logic registers                        ; 300 / 18860 ( 2 % )  ; 0 / 18860 ( 0 % )              ;
;     -- By function:                                         ;                      ;                                ;
;         -- Design implementation registers                  ; 1768                 ; 0                              ;
;         -- Routing optimization registers                   ; 273                  ; 0                              ;
;                                                             ;                      ;                                ;
;                                                             ;                      ;                                ;
; Virtual pins                                                ; 0                    ; 0                              ;
; I/O pins                                                    ; 52                   ; 4                              ;
; I/O registers                                               ; 52                   ; 0                              ;
; Total block memory bits                                     ; 887296               ; 0                              ;
; Total block memory implementation bits                      ; 1198080              ; 0                              ;
; M10K block                                                  ; 117 / 176 ( 66 % )   ; 0 / 176 ( 0 % )                ;
; Clock enable block                                          ; 0 / 104 ( 0 % )      ; 2 / 104 ( 1 % )                ;
; Double data rate I/O input circuitry                        ; 20 / 272 ( 7 % )     ; 0 / 272 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 32 / 272 ( 11 % )    ; 0 / 272 ( 0 % )                ;
; Chip ID block                                               ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 4 ( 0 % )        ; 2 / 4 ( 50 % )                 ;
; PLL Output Counter                                          ; 0 / 36 ( 0 % )       ; 2 / 36 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 4 ( 0 % )        ; 2 / 4 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 4 ( 0 % )        ; 2 / 4 ( 50 % )                 ;
;                                                             ;                      ;                                ;
; Connections                                                 ;                      ;                                ;
;     -- Input Connections                                    ; 2663                 ; 1                              ;
;     -- Registered Input Connections                         ; 2559                 ; 0                              ;
;     -- Output Connections                                   ; 34                   ; 2630                           ;
;     -- Registered Output Connections                        ; 1                    ; 0                              ;
;                                                             ;                      ;                                ;
; Internal Connections                                        ;                      ;                                ;
;     -- Total Connections                                    ; 19558                ; 2699                           ;
;     -- Registered Connections                               ; 12930                ; 0                              ;
;                                                             ;                      ;                                ;
; External Connections                                        ;                      ;                                ;
;     -- Top                                                  ; 66                   ; 2631                           ;
;     -- hard_block:auto_generated_inst                       ; 2631                 ; 0                              ;
;                                                             ;                      ;                                ;
; Partition Interface                                         ;                      ;                                ;
;     -- Input Ports                                          ; 12                   ; 4                              ;
;     -- Output Ports                                         ; 11                   ; 5                              ;
;     -- Bidir Ports                                          ; 33                   ; 0                              ;
;                                                             ;                      ;                                ;
; Registered Ports                                            ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                    ; 0                              ;
;                                                             ;                      ;                                ;
; Port Connectivity                                           ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                    ; 0                              ;
+-------------------------------------------------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; drdy_in    ; G17   ; 5B       ; 54           ; 19           ; 54           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; miso_pa_in ; AA2   ; 2A       ; 0            ; 18           ; 77           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; miso_pf_in ; U21   ; 5A       ; 54           ; 14           ; 94           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; miso_sa_in ; J19   ; 5B       ; 54           ; 21           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; miso_sf_in ; AA1   ; 2A       ; 0            ; 18           ; 94           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; okUH[0]    ; P9    ; 3B       ; 22           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; okUH[1]    ; M10   ; 3B       ; 24           ; 0            ; 0            ; 0                     ; 7                  ; no     ; yes            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; okUH[2]    ; L9    ; 3B       ; 24           ; 0            ; 17           ; 0                     ; 16                 ; no     ; yes            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; okUH[3]    ; Y11   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 15                 ; no     ; yes            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; okUH[4]    ; W11   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; sys_clk_n  ; G11   ; 7A       ; 38           ; 45           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
; sys_clk_p  ; H10   ; 7A       ; 38           ; 45           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; clk_out  ; G2    ; 2A       ; 0            ; 19           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[0]   ; A20   ; 7A       ; 46           ; 45           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[1]   ; A22   ; 7A       ; 48           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[2]   ; B20   ; 7A       ; 50           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[3]   ; C20   ; 7A       ; 52           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; okHU[0]  ; P12   ; 3B       ; 29           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; okHU[1]  ; R11   ; 3B       ; 29           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; okHU[2]  ; AB11  ; 3B       ; 25           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sclk_out ; W2    ; 2A       ; 0            ; 18           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; start    ; L2    ; 2A       ; 0            ; 21           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; test_out ; E2    ; 2A       ; 0            ; 20           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                  ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------+
; okAA      ; T10   ; 3B       ; 29           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|atmel_t ;
; okUHU[0]  ; AA7   ; 3B       ; 18           ; 0            ; 51           ; 0                     ; 6                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[10] ; M6    ; 3A       ; 11           ; 0            ; 17           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[11] ; R6    ; 3A       ; 11           ; 0            ; 34           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[12] ; M7    ; 3A       ; 11           ; 0            ; 0            ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[13] ; L7    ; 3A       ; 12           ; 0            ; 51           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[14] ; R7    ; 3A       ; 12           ; 0            ; 17           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[15] ; L8    ; 3A       ; 12           ; 0            ; 34           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[16] ; W8    ; 3B       ; 16           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[17] ; V8    ; 3B       ; 16           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[18] ; M8    ; 3B       ; 16           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[19] ; N8    ; 3B       ; 16           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[1]  ; W7    ; 3B       ; 19           ; 0            ; 34           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[20] ; N10   ; 3B       ; 18           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[21] ; N9    ; 3B       ; 18           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[22] ; R10   ; 3B       ; 29           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[23] ; AA10  ; 3B       ; 23           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[24] ; Y9    ; 3B       ; 23           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[25] ; R9    ; 3B       ; 22           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[26] ; V9    ; 3B       ; 19           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[27] ; U8    ; 3B       ; 19           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[28] ; AA8   ; 3B       ; 22           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[29] ; AB8   ; 3B       ; 22           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[2]  ; T7    ; 3A       ; 12           ; 0            ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[30] ; T9    ; 3A       ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[31] ; T8    ; 3A       ; 14           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[3]  ; Y7    ; 3B       ; 19           ; 0            ; 51           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[4]  ; AB7   ; 3B       ; 18           ; 0            ; 34           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[5]  ; U7    ; 3A       ; 10           ; 0            ; 91           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[6]  ; P6    ; 3A       ; 10           ; 0            ; 57           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[7]  ; U6    ; 3A       ; 10           ; 0            ; 74           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[8]  ; N6    ; 3A       ; 10           ; 0            ; 40           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
; okUHU[9]  ; R5    ; 3A       ; 11           ; 0            ; 51           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                    ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; 2A       ; 6 / 16 ( 38 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3A       ; 14 / 16 ( 88 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 27 / 32 ( 84 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 48 ( 0 % )   ; 1.8V          ; --           ; 2.5V          ;
; 5A       ; 1 / 16 ( 6 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 2 / 16 ( 13 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7A       ; 6 / 48 ( 13 % )  ; 1.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 288        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 290        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A7       ; 258        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 256        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 270        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 268        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 250        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 244        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 238        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 236        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; A17      ; 230        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 228        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 218        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 216        ; 7A       ; led[0]                          ; output ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ; 214        ; 7A       ; led[1]                          ; output ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA1      ; 29         ; 2A       ; miso_sf_in                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA2      ; 31         ; 2A       ; miso_pa_in                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 51         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA7      ; 79         ; 3B       ; okUHU[0]                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA8      ; 89         ; 3B       ; okUHU[28]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA9      ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA10     ; 92         ; 3B       ; okUHU[23]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 106        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA15     ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA17     ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 121        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 122        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 127        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.8V                ; --           ;                 ; --       ; --           ;
; AA22     ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB6      ; 49         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB7      ; 81         ; 3B       ; okUHU[4]                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB8      ; 87         ; 3B       ; okUHU[29]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB9      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB10     ; 98         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 100        ; 3B       ; okHU[2]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB12     ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB13     ; 108        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.8V                ; --           ;                 ; --       ; --           ;
; AB15     ; 114        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ; 116        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB17     ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 119        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 274        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 272        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; B8       ; 278        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 254        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 248        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 246        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 226        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 224        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 234        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 232        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; B20      ; 208        ; 7A       ; led[2]                          ; output ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 210        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 212        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C1       ; 16         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C2       ; 18         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 291        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 264        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C8       ; 276        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 265        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 263        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ; 252        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 241        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 240        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 225        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 223        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ; 222        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 220        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 206        ; 7A       ; led[3]                          ; output ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C21      ; 204        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 23         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ; 266        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ; 273        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ; 271        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 255        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D13      ; 239        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ; 242        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 217        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ; 207        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D19      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E1       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E2       ; 21         ; 2A       ; test_out                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 289        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ; 280        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 262        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E9       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E10      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 257        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 247        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 233        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 215        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 209        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; E19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E20      ; 171        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 292        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 282        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ; 260        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F10      ; 253        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F12      ; 249        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F14      ; 221        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 231        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 202        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 181        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F19      ; 179        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F20      ; 173        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G1       ; 24         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G2       ; 26         ; 2A       ; clk_out                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 286        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 281        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ; 277        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 245        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 251        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 237        ; 7A       ; sys_clk_n                       ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 227        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 219        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ; 213        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G15      ; 211        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 205        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 177        ; 5B       ; drdy_in                         ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G18      ; 175        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 287        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 279        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H8       ; 275        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 243        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 235        ; 7A       ; sys_clk_p                       ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; H12      ; 229        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; H16      ; 203        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; H18      ; 185        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H19      ; 176        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H20      ; 174        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H22      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 284        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 269        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 261        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ; 259        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ; 180        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J17      ; 182        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J18      ; 184        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J19      ; 183        ; 5B       ; miso_sa_in                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 285        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 267        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ; 178        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K17      ; 172        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L1       ; 17         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L2       ; 19         ; 2A       ; start                           ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 283        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 67         ; 3A       ; okUHU[13]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L8       ; 69         ; 3A       ; okUHU[15]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L9       ; 94         ; 3B       ; okUH[2]                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L17      ; 170        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 56         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; M6       ; 62         ; 3A       ; okUHU[10]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M7       ; 64         ; 3A       ; okUHU[12]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M8       ; 77         ; 3B       ; okUHU[18]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M10      ; 96         ; 3B       ; okUH[1]                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; M19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N1       ; 20         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N2       ; 22         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 60         ; 3A       ; okUHU[8]                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 75         ; 3B       ; okUHU[19]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N9       ; 78         ; 3B       ; okUHU[21]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N10      ; 80         ; 3B       ; okUHU[20]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N17      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; N18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N19      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; N20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 54         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 58         ; 3A       ; okUHU[6]                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P7       ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P8       ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ; 88         ; 3B       ; okUH[0]                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 105        ; 3B       ; okHU[0]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ; 169        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; P21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 50         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ; 63         ; 3A       ; okUHU[9]                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R6       ; 65         ; 3A       ; okUHU[11]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R7       ; 66         ; 3A       ; okUHU[14]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R9       ; 86         ; 3B       ; okUHU[25]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R10      ; 104        ; 3B       ; okUHU[22]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R11      ; 103        ; 3B       ; okHU[1]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R12      ; 111        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 128        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R16      ; 163        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 165        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R19      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 166        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 168        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 164        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T5       ; 53         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T7       ; 68         ; 3A       ; okUHU[2]                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T8       ; 70         ; 3A       ; okUHU[31]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ; 72         ; 3A       ; okUHU[30]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T10      ; 102        ; 3B       ; okAA                            ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T12      ; 112        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 113        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T16      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.8V                ; --           ;                 ; --       ; --           ;
; T17      ; 159        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 161        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 158        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 160        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; T22      ; 162        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 25         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U2       ; 27         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 61         ; 3A       ; okUHU[7]                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U7       ; 59         ; 3A       ; okUHU[5]                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U8       ; 83         ; 3B       ; okUHU[27]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 99         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 110        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U13      ; 120        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U15      ; 131        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U20      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; U21      ; 156        ; 5A       ; miso_pf_in                      ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U22      ; 154        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 48         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ; 52         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V8       ; 74         ; 3B       ; okUHU[17]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V9       ; 85         ; 3B       ; okUHU[26]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V10      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V11      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.8V                ; --           ;                 ; --       ; --           ;
; V13      ; 117        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V15      ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 157        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 155        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ; 2A       ; VREFB2AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 28         ; 2A       ; sclk_out                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 55         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; W6       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 84         ; 3B       ; okUHU[1]                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W8       ; 76         ; 3B       ; okUHU[16]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W11      ; 95         ; 3B       ; okUH[4]                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 107        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ; 115        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W14      ; 125        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.8V                ; --           ;                 ; --       ; --           ;
; W16      ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W19      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W21      ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W22      ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 30         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y7       ; 82         ; 3B       ; okUHU[3]                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ; 93         ; 3B       ; okUHU[24]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y10      ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 97         ; 3B       ; okUH[3]                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ; 109        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y14      ; 123        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.8V                ; --           ;                 ; --       ; --           ;
; Y19      ; 124        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 129        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y22      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------+
; I/O Assignment Warnings                          ;
+-----------+--------------------------------------+
; Pin Name  ; Reason                               ;
+-----------+--------------------------------------+
; okHU[0]   ; Missing drive strength and slew rate ;
; okHU[1]   ; Missing drive strength and slew rate ;
; okHU[2]   ; Missing drive strength and slew rate ;
; sclk_out  ; Missing drive strength               ;
; start     ; Missing drive strength and slew rate ;
; clk_out   ; Missing drive strength and slew rate ;
; test_out  ; Missing drive strength and slew rate ;
; led[0]    ; Missing drive strength and slew rate ;
; led[1]    ; Missing drive strength and slew rate ;
; led[2]    ; Missing drive strength and slew rate ;
; led[3]    ; Missing drive strength and slew rate ;
; okUHU[0]  ; Missing drive strength and slew rate ;
; okUHU[1]  ; Missing drive strength and slew rate ;
; okUHU[2]  ; Missing drive strength and slew rate ;
; okUHU[3]  ; Missing drive strength and slew rate ;
; okUHU[4]  ; Missing drive strength and slew rate ;
; okUHU[5]  ; Missing drive strength and slew rate ;
; okUHU[6]  ; Missing drive strength and slew rate ;
; okUHU[7]  ; Missing drive strength and slew rate ;
; okUHU[8]  ; Missing drive strength and slew rate ;
; okUHU[9]  ; Missing drive strength and slew rate ;
; okUHU[10] ; Missing drive strength and slew rate ;
; okUHU[11] ; Missing drive strength and slew rate ;
; okUHU[12] ; Missing drive strength and slew rate ;
; okUHU[13] ; Missing drive strength and slew rate ;
; okUHU[14] ; Missing drive strength and slew rate ;
; okUHU[15] ; Missing drive strength and slew rate ;
; okUHU[16] ; Missing drive strength and slew rate ;
; okUHU[17] ; Missing drive strength and slew rate ;
; okUHU[18] ; Missing drive strength and slew rate ;
; okUHU[19] ; Missing drive strength and slew rate ;
; okUHU[20] ; Missing drive strength and slew rate ;
; okUHU[21] ; Missing drive strength and slew rate ;
; okUHU[22] ; Missing drive strength and slew rate ;
; okUHU[23] ; Missing drive strength and slew rate ;
; okUHU[24] ; Missing drive strength and slew rate ;
; okUHU[25] ; Missing drive strength and slew rate ;
; okUHU[26] ; Missing drive strength and slew rate ;
; okUHU[27] ; Missing drive strength and slew rate ;
; okUHU[28] ; Missing drive strength and slew rate ;
; okUHU[29] ; Missing drive strength and slew rate ;
; okUHU[30] ; Missing drive strength and slew rate ;
; okUHU[31] ; Missing drive strength and slew rate ;
; okAA      ; Missing drive strength and slew rate ;
+-----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------+
;                                                                                                                      ;                             ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------+
; master_pll:pll|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                             ;
;     -- PLL Type                                                                                                      ; Integer PLL                 ;
;     -- PLL Location                                                                                                  ; FRACTIONALPLL_X54_Y38_N0    ;
;     -- PLL Feedback clock type                                                                                       ; Global Clock                ;
;     -- PLL Bandwidth                                                                                                 ; Auto                        ;
;         -- PLL Bandwidth Range                                                                                       ; 800000 to 400000 Hz         ;
;     -- Reference Clock Frequency                                                                                     ; 100.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                    ; Dedicated Pin               ;
;     -- PLL VCO Frequency                                                                                             ; 966.666666 MHz              ;
;     -- PLL Operation Mode                                                                                            ; Normal                      ;
;     -- PLL Freq Min Lock                                                                                             ; 62.068966 MHz               ;
;     -- PLL Freq Max Lock                                                                                             ; 134.482758 MHz              ;
;     -- PLL Enable                                                                                                    ; On                          ;
;     -- PLL Fractional Division                                                                                       ; N/A                         ;
;     -- M Counter                                                                                                     ; 58                          ;
;     -- N Counter                                                                                                     ; 6                           ;
;     -- PLL Refclk Select                                                                                             ;                             ;
;             -- PLL Refclk Select Location                                                                            ; PLLREFCLKSELECT_X54_Y44_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                    ; clk_0                       ;
;             -- PLL Reference Clock Input 1 source                                                                    ; ref_clk1                    ;
;             -- ADJPLLIN source                                                                                       ; N/A                         ;
;             -- CORECLKIN source                                                                                      ; N/A                         ;
;             -- IQTXRXCLKIN source                                                                                    ; N/A                         ;
;             -- PLLIQCLKIN source                                                                                     ; N/A                         ;
;             -- RXIQCLKIN source                                                                                      ; N/A                         ;
;             -- CLKIN(0) source                                                                                       ; alt_inbuf_diff_inst         ;
;             -- CLKIN(1) source                                                                                       ; N/A                         ;
;             -- CLKIN(2) source                                                                                       ; N/A                         ;
;             -- CLKIN(3) source                                                                                       ; N/A                         ;
;     -- PLL Output Counter                                                                                            ;                             ;
;         -- master_pll:pll|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                             ;
;             -- Output Clock Frequency                                                                                ; 16.38418 MHz                ;
;             -- Output Clock Location                                                                                 ; PLLOUTPUTCOUNTER_X54_Y45_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                ; On                          ;
;             -- Duty Cycle                                                                                            ; 50.0000                     ;
;             -- Phase Shift                                                                                           ; 0.000000 degrees            ;
;             -- C Counter                                                                                             ; 59                          ;
;             -- C Counter PH Mux PRST                                                                                 ; 0                           ;
;             -- C Counter PRST                                                                                        ; 1                           ;
;                                                                                                                      ;                             ;
; okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                      ;                             ;
;     -- PLL Type                                                                                                      ; Integer PLL                 ;
;     -- PLL Location                                                                                                  ; FRACTIONALPLL_X0_Y1_N0      ;
;     -- PLL Feedback clock type                                                                                       ; Global Clock                ;
;     -- PLL Bandwidth                                                                                                 ; Auto                        ;
;         -- PLL Bandwidth Range                                                                                       ; 1200000 to 600000 Hz        ;
;     -- Reference Clock Frequency                                                                                     ; 100.81 MHz                  ;
;     -- Reference Clock Sourced by                                                                                    ; Dedicated Pin               ;
;     -- PLL VCO Frequency                                                                                             ; 806.48 MHz                  ;
;     -- PLL Operation Mode                                                                                            ; Source Synchronous          ;
;     -- PLL Freq Min Lock                                                                                             ; 75.000000 MHz               ;
;     -- PLL Freq Max Lock                                                                                             ; 162.500000 MHz              ;
;     -- PLL Enable                                                                                                    ; On                          ;
;     -- PLL Fractional Division                                                                                       ; N/A                         ;
;     -- M Counter                                                                                                     ; 16                          ;
;     -- N Counter                                                                                                     ; 2                           ;
;     -- PLL Refclk Select                                                                                             ;                             ;
;             -- PLL Refclk Select Location                                                                            ; PLLREFCLKSELECT_X0_Y7_N0    ;
;             -- PLL Reference Clock Input 0 source                                                                    ; clk_0                       ;
;             -- PLL Reference Clock Input 1 source                                                                    ; ref_clk1                    ;
;             -- ADJPLLIN source                                                                                       ; N/A                         ;
;             -- CORECLKIN source                                                                                      ; N/A                         ;
;             -- IQTXRXCLKIN source                                                                                    ; N/A                         ;
;             -- PLLIQCLKIN source                                                                                     ; N/A                         ;
;             -- RXIQCLKIN source                                                                                      ; N/A                         ;
;             -- CLKIN(0) source                                                                                       ; okUH[0]~input               ;
;             -- CLKIN(1) source                                                                                       ; N/A                         ;
;             -- CLKIN(2) source                                                                                       ; N/A                         ;
;             -- CLKIN(3) source                                                                                       ; N/A                         ;
;     -- PLL Output Counter                                                                                            ;                             ;
;         -- okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER       ;                             ;
;             -- Output Clock Frequency                                                                                ; 100.81 MHz                  ;
;             -- Output Clock Location                                                                                 ; PLLOUTPUTCOUNTER_X0_Y5_N1   ;
;             -- C Counter Odd Divider Even Duty Enable                                                                ; Off                         ;
;             -- Duty Cycle                                                                                            ; 50.0000                     ;
;             -- Phase Shift                                                                                           ; 286.875000 degrees          ;
;             -- C Counter                                                                                             ; 8                           ;
;             -- C Counter PH Mux PRST                                                                                 ; 3                           ;
;             -- C Counter PRST                                                                                        ; 7                           ;
;                                                                                                                      ;                             ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                        ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                       ; Entity Name                                      ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |Acoustics                                                                                                        ; 1131.5 (9.5)         ; 1343.5 (54.3)                    ; 230.5 (44.8)                                      ; 18.5 (0.0)                       ; 0.0 (0.0)            ; 1802 (19)           ; 2041 (101)                ; 52 (52)       ; 887296            ; 117   ; 0          ; 56   ; 0            ; |Acoustics                                                                                                                                                                                                                                                                                ; Acoustics                                        ; work         ;
;    |fifo:fifo_pa|                                                                                                 ; 55.6 (0.0)           ; 74.5 (0.0)                       ; 18.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (0)              ; 159 (0)                   ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pa                                                                                                                                                                                                                                                                   ; fifo                                             ; work         ;
;       |dcfifo:dcfifo_component|                                                                                   ; 55.6 (0.0)           ; 74.5 (0.0)                       ; 18.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (0)              ; 159 (0)                   ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pa|dcfifo:dcfifo_component                                                                                                                                                                                                                                           ; dcfifo                                           ; work         ;
;          |dcfifo_1pl1:auto_generated|                                                                             ; 55.6 (7.5)           ; 74.5 (19.6)                      ; 18.9 (12.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (8)              ; 159 (49)                  ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated                                                                                                                                                                                                                ; dcfifo_1pl1                                      ; work         ;
;             |a_graycounter_lvb:wrptr_g1p|                                                                         ; 13.5 (13.5)          ; 14.1 (14.1)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p                                                                                                                                                                                    ; a_graycounter_lvb                                ; work         ;
;             |a_graycounter_ph6:rdptr_g1p|                                                                         ; 12.6 (12.6)          ; 13.0 (13.0)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p                                                                                                                                                                                    ; a_graycounter_ph6                                ; work         ;
;             |alt_synch_pipe_tal:rs_dgwp|                                                                          ; 4.8 (0.0)            ; 9.1 (0.0)                        ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|alt_synch_pipe_tal:rs_dgwp                                                                                                                                                                                     ; alt_synch_pipe_tal                               ; work         ;
;                |dffpipe_e09:dffpipe12|                                                                            ; 4.8 (4.8)            ; 9.1 (9.1)                        ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12                                                                                                                                                               ; dffpipe_e09                                      ; work         ;
;             |alt_synch_pipe_ual:ws_dgrp|                                                                          ; 6.3 (0.0)            ; 7.1 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|alt_synch_pipe_ual:ws_dgrp                                                                                                                                                                                     ; alt_synch_pipe_ual                               ; work         ;
;                |dffpipe_f09:dffpipe15|                                                                            ; 6.3 (6.3)            ; 7.1 (7.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15                                                                                                                                                               ; dffpipe_f09                                      ; work         ;
;             |altsyncram_8la1:fifo_ram|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|altsyncram_8la1:fifo_ram                                                                                                                                                                                       ; altsyncram_8la1                                  ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                       ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                  ; mux_5r7                                          ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                                       ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                  ; mux_5r7                                          ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                 ; mux_5r7                                          ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                                      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                 ; mux_5r7                                          ; work         ;
;    |fifo:fifo_pf|                                                                                                 ; 55.8 (0.0)           ; 77.2 (0.0)                       ; 21.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 161 (0)                   ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pf                                                                                                                                                                                                                                                                   ; fifo                                             ; work         ;
;       |dcfifo:dcfifo_component|                                                                                   ; 55.8 (0.0)           ; 77.2 (0.0)                       ; 21.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 161 (0)                   ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pf|dcfifo:dcfifo_component                                                                                                                                                                                                                                           ; dcfifo                                           ; work         ;
;          |dcfifo_1pl1:auto_generated|                                                                             ; 55.8 (7.5)           ; 77.2 (18.1)                      ; 21.4 (10.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (7)              ; 161 (49)                  ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated                                                                                                                                                                                                                ; dcfifo_1pl1                                      ; work         ;
;             |a_graycounter_lvb:wrptr_g1p|                                                                         ; 13.5 (13.5)          ; 14.4 (14.4)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p                                                                                                                                                                                    ; a_graycounter_lvb                                ; work         ;
;             |a_graycounter_ph6:rdptr_g1p|                                                                         ; 14.4 (14.4)          ; 14.6 (14.6)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p                                                                                                                                                                                    ; a_graycounter_ph6                                ; work         ;
;             |alt_synch_pipe_tal:rs_dgwp|                                                                          ; 4.1 (0.0)            ; 9.6 (0.0)                        ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|alt_synch_pipe_tal:rs_dgwp                                                                                                                                                                                     ; alt_synch_pipe_tal                               ; work         ;
;                |dffpipe_e09:dffpipe12|                                                                            ; 4.1 (4.1)            ; 9.6 (9.6)                        ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12                                                                                                                                                               ; dffpipe_e09                                      ; work         ;
;             |alt_synch_pipe_ual:ws_dgrp|                                                                          ; 5.0 (0.0)            ; 7.9 (0.0)                        ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|alt_synch_pipe_ual:ws_dgrp                                                                                                                                                                                     ; alt_synch_pipe_ual                               ; work         ;
;                |dffpipe_f09:dffpipe15|                                                                            ; 5.0 (5.0)            ; 7.9 (7.9)                        ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15                                                                                                                                                               ; dffpipe_f09                                      ; work         ;
;             |altsyncram_8la1:fifo_ram|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|altsyncram_8la1:fifo_ram                                                                                                                                                                                       ; altsyncram_8la1                                  ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                       ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                  ; mux_5r7                                          ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                                       ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                  ; mux_5r7                                          ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                      ; 3.1 (3.1)            ; 3.8 (3.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                 ; mux_5r7                                          ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                                      ; 3.3 (3.3)            ; 3.4 (3.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                 ; mux_5r7                                          ; work         ;
;    |fifo:fifo_sa|                                                                                                 ; 55.6 (0.0)           ; 77.0 (0.0)                       ; 21.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (0)              ; 166 (0)                   ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sa                                                                                                                                                                                                                                                                   ; fifo                                             ; work         ;
;       |dcfifo:dcfifo_component|                                                                                   ; 55.6 (0.0)           ; 77.0 (0.0)                       ; 21.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (0)              ; 166 (0)                   ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sa|dcfifo:dcfifo_component                                                                                                                                                                                                                                           ; dcfifo                                           ; work         ;
;          |dcfifo_1pl1:auto_generated|                                                                             ; 55.6 (6.6)           ; 77.0 (18.4)                      ; 21.4 (11.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (8)              ; 166 (52)                  ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated                                                                                                                                                                                                                ; dcfifo_1pl1                                      ; work         ;
;             |a_graycounter_lvb:wrptr_g1p|                                                                         ; 13.3 (13.3)          ; 14.6 (14.6)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p                                                                                                                                                                                    ; a_graycounter_lvb                                ; work         ;
;             |a_graycounter_ph6:rdptr_g1p|                                                                         ; 12.3 (12.3)          ; 13.6 (13.6)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p                                                                                                                                                                                    ; a_graycounter_ph6                                ; work         ;
;             |alt_synch_pipe_tal:rs_dgwp|                                                                          ; 5.2 (0.0)            ; 9.8 (0.0)                        ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|alt_synch_pipe_tal:rs_dgwp                                                                                                                                                                                     ; alt_synch_pipe_tal                               ; work         ;
;                |dffpipe_e09:dffpipe12|                                                                            ; 5.2 (5.2)            ; 9.8 (9.8)                        ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12                                                                                                                                                               ; dffpipe_e09                                      ; work         ;
;             |alt_synch_pipe_ual:ws_dgrp|                                                                          ; 6.7 (0.0)            ; 8.5 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|alt_synch_pipe_ual:ws_dgrp                                                                                                                                                                                     ; alt_synch_pipe_ual                               ; work         ;
;                |dffpipe_f09:dffpipe15|                                                                            ; 6.7 (6.7)            ; 8.5 (8.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15                                                                                                                                                               ; dffpipe_f09                                      ; work         ;
;             |altsyncram_8la1:fifo_ram|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|altsyncram_8la1:fifo_ram                                                                                                                                                                                       ; altsyncram_8la1                                  ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                       ; 2.5 (2.5)            ; 3.2 (3.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                  ; mux_5r7                                          ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                                       ; 2.5 (2.5)            ; 2.9 (2.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                  ; mux_5r7                                          ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                      ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                 ; mux_5r7                                          ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                                      ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                 ; mux_5r7                                          ; work         ;
;    |fifo:fifo_sf|                                                                                                 ; 56.2 (0.0)           ; 78.5 (0.0)                       ; 22.3 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 79 (0)              ; 156 (0)                   ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sf                                                                                                                                                                                                                                                                   ; fifo                                             ; work         ;
;       |dcfifo:dcfifo_component|                                                                                   ; 56.2 (0.0)           ; 78.5 (0.0)                       ; 22.3 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 79 (0)              ; 156 (0)                   ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sf|dcfifo:dcfifo_component                                                                                                                                                                                                                                           ; dcfifo                                           ; work         ;
;          |dcfifo_1pl1:auto_generated|                                                                             ; 56.2 (6.6)           ; 78.5 (18.7)                      ; 22.3 (12.2)                                       ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 79 (8)              ; 156 (46)                  ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated                                                                                                                                                                                                                ; dcfifo_1pl1                                      ; work         ;
;             |a_graycounter_lvb:wrptr_g1p|                                                                         ; 13.5 (13.5)          ; 14.8 (14.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_lvb:wrptr_g1p                                                                                                                                                                                    ; a_graycounter_lvb                                ; work         ;
;             |a_graycounter_ph6:rdptr_g1p|                                                                         ; 12.8 (12.8)          ; 15.3 (15.3)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|a_graycounter_ph6:rdptr_g1p                                                                                                                                                                                    ; a_graycounter_ph6                                ; work         ;
;             |alt_synch_pipe_tal:rs_dgwp|                                                                          ; 5.5 (0.0)            ; 9.2 (0.0)                        ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|alt_synch_pipe_tal:rs_dgwp                                                                                                                                                                                     ; alt_synch_pipe_tal                               ; work         ;
;                |dffpipe_e09:dffpipe12|                                                                            ; 5.5 (5.5)            ; 9.2 (9.2)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe12                                                                                                                                                               ; dffpipe_e09                                      ; work         ;
;             |alt_synch_pipe_ual:ws_dgrp|                                                                          ; 6.0 (0.0)            ; 7.8 (0.0)                        ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|alt_synch_pipe_ual:ws_dgrp                                                                                                                                                                                     ; alt_synch_pipe_ual                               ; work         ;
;                |dffpipe_f09:dffpipe15|                                                                            ; 6.0 (6.0)            ; 7.8 (7.8)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe15                                                                                                                                                               ; dffpipe_f09                                      ; work         ;
;             |altsyncram_8la1:fifo_ram|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|altsyncram_8la1:fifo_ram                                                                                                                                                                                       ; altsyncram_8la1                                  ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                       ; 2.5 (2.5)            ; 2.9 (2.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                  ; mux_5r7                                          ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                  ; mux_5r7                                          ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                      ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                 ; mux_5r7                                          ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                                      ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                 ; mux_5r7                                          ; work         ;
;    |master_pll:pll|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|master_pll:pll                                                                                                                                                                                                                                                                 ; master_pll                                       ; master_pll   ;
;       |master_pll_0002:master_pll_inst|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|master_pll:pll|master_pll_0002:master_pll_inst                                                                                                                                                                                                                                 ; master_pll_0002                                  ; master_pll   ;
;          |altera_pll:altera_pll_i|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|master_pll:pll|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                         ; altera_pll                                       ; work         ;
;    |okBTPipeOut:pipe_out|                                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okBTPipeOut:pipe_out                                                                                                                                                                                                                                                           ; okBTPipeOut                                      ; work         ;
;    |okHost:okHI|                                                                                                  ; 896.4 (0.9)          ; 979.0 (1.3)                      ; 101.0 (0.5)                                       ; 18.4 (0.1)                       ; 0.0 (0.0)            ; 1460 (0)            ; 1294 (3)                  ; 0 (0)         ; 100864            ; 21    ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI                                                                                                                                                                                                                                                                    ; okHost                                           ; work         ;
;       |okCoreHarness:core0|                                                                                       ; 895.5 (0.0)          ; 977.7 (0.0)                      ; 100.5 (0.0)                                       ; 18.4 (0.0)                       ; 0.0 (0.0)            ; 1460 (0)            ; 1291 (0)                  ; 0 (0)         ; 100864            ; 21    ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0                                                                                                                                                                                                                                                ; okCoreHarness                                    ; work         ;
;          |okCore:core0|                                                                                           ; 895.5 (198.5)        ; 977.7 (215.2)                    ; 100.5 (29.0)                                      ; 18.4 (12.4)                      ; 0.0 (0.0)            ; 1460 (322)          ; 1291 (304)                ; 0 (0)         ; 100864            ; 21    ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0                                                                                                                                                                                                                                   ; okCore                                           ; work         ;
;             |okAuthenticate:a0|                                                                                   ; 697.0 (52.2)         ; 762.5 (63.6)                     ; 71.5 (11.4)                                       ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 1138 (97)           ; 987 (119)                 ; 0 (0)         ; 84480             ; 19    ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0                                                                                                                                                                                                                 ; okAuthenticate                                   ; work         ;
;                |altera_chipid:chip_id|                                                                            ; 35.5 (0.0)           ; 52.0 (0.0)                       ; 16.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 154 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id                                                                                                                                                                                           ; altera_chipid                                    ; work         ;
;                   |altchip_id:altera_chipid_inst|                                                                 ; 35.5 (19.5)          ; 52.0 (22.1)                      ; 16.5 (2.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (8)              ; 154 (72)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst                                                                                                                                                             ; altchip_id                                       ; work         ;
;                      |a_graycounter:gen_cntr|                                                                     ; 6.0 (0.0)            ; 7.7 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|a_graycounter:gen_cntr                                                                                                                                      ; a_graycounter                                    ; work         ;
;                         |a_graycounter_vng:auto_generated|                                                        ; 6.0 (6.0)            ; 7.7 (7.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|a_graycounter:gen_cntr|a_graycounter_vng:auto_generated                                                                                                     ; a_graycounter_vng                                ; work         ;
;                      |lpm_shiftreg:shift_reg|                                                                     ; 10.0 (10.0)          ; 22.2 (22.2)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg                                                                                                                                      ; lpm_shiftreg                                     ; work         ;
;                |crypto_des:des0|                                                                                  ; 83.2 (31.8)          ; 83.7 (32.4)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 145 (65)            ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0                                                                                                                                                                                                 ; crypto_des                                       ; work         ;
;                   |crp:u0|                                                                                        ; 51.3 (28.7)          ; 51.3 (29.7)                      ; 0.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (48)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0                                                                                                                                                                                          ; crp                                              ; work         ;
;                      |sbox1:u0|                                                                                   ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox1:u0                                                                                                                                                                                 ; sbox1                                            ; work         ;
;                      |sbox2:u1|                                                                                   ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox2:u1                                                                                                                                                                                 ; sbox2                                            ; work         ;
;                      |sbox3:u2|                                                                                   ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox3:u2                                                                                                                                                                                 ; sbox3                                            ; work         ;
;                      |sbox4:u3|                                                                                   ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox4:u3                                                                                                                                                                                 ; sbox4                                            ; work         ;
;                      |sbox5:u4|                                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox5:u4                                                                                                                                                                                 ; sbox5                                            ; work         ;
;                      |sbox6:u5|                                                                                   ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox6:u5                                                                                                                                                                                 ; sbox6                                            ; work         ;
;                      |sbox7:u6|                                                                                   ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox7:u6                                                                                                                                                                                 ; sbox7                                            ; work         ;
;                      |sbox8:u7|                                                                                   ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox8:u7                                                                                                                                                                                 ; sbox8                                            ; work         ;
;                |crypto_tok:c0|                                                                                    ; 79.0 (79.0)          ; 83.7 (83.7)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 138 (138)           ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0                                                                                                                                                                                                   ; crypto_tok                                       ; work         ;
;                |fifo_w8_64_r8_64:cb0|                                                                             ; 13.3 (0.0)           ; 13.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0                                                                                                                                                                                            ; fifo_w8_64_r8_64                                 ; work         ;
;                   |scfifo:scfifo_component|                                                                       ; 13.3 (0.0)           ; 13.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component                                                                                                                                                                    ; scfifo                                           ; work         ;
;                      |scfifo_2n91:auto_generated|                                                                 ; 13.3 (0.0)           ; 13.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated                                                                                                                                         ; scfifo_2n91                                      ; work         ;
;                         |a_dpfifo_9t91:dpfifo|                                                                    ; 13.3 (0.5)           ; 13.5 (0.5)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (1)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo                                                                                                                    ; a_dpfifo_9t91                                    ; work         ;
;                            |a_fefifo_c6e:fifo_state|                                                              ; 6.8 (3.8)            ; 7.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (7)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|a_fefifo_c6e:fifo_state                                                                                            ; a_fefifo_c6e                                     ; work         ;
;                               |cntr_vg7:count_usedw|                                                              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|a_fefifo_c6e:fifo_state|cntr_vg7:count_usedw                                                                       ; cntr_vg7                                         ; work         ;
;                            |altsyncram_2os1:FIFOram|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|altsyncram_2os1:FIFOram                                                                                            ; altsyncram_2os1                                  ; work         ;
;                            |cntr_jgb:rd_ptr_count|                                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|cntr_jgb:rd_ptr_count                                                                                              ; cntr_jgb                                         ; work         ;
;                            |cntr_jgb:wr_ptr|                                                                      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|cntr_jgb:wr_ptr                                                                                                    ; cntr_jgb                                         ; work         ;
;                |okNios_small:oknios0|                                                                             ; 433.8 (0.0)          ; 466.1 (0.0)                      ; 38.3 (0.0)                                        ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 713 (0)             ; 527 (0)                   ; 0 (0)         ; 83968             ; 18    ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0                                                                                                                                                                                            ; okNios_small                                     ; work         ;
;                   |altera_reset_controller:rst_controller|                                                        ; 3.0 (2.7)            ; 8.5 (5.0)                        ; 5.5 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller                                                                                                                                                     ; altera_reset_controller                          ; work         ;
;                      |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                             ; 0.3 (0.3)            ; 2.0 (2.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                      ; altera_reset_synchronizer                        ; work         ;
;                      |altera_reset_synchronizer:alt_rst_sync_uq1|                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                          ; altera_reset_synchronizer                        ; work         ;
;                   |okNios_small_mm_interconnect_0:mm_interconnect_0|                                              ; 159.2 (0.0)          ; 164.8 (0.0)                      ; 5.8 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 132 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0                                                                                                                                           ; okNios_small_mm_interconnect_0                   ; work         ;
;                      |altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|                                       ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo                                                                                      ; altera_avalon_sc_fifo                            ; work         ;
;                      |altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|                                      ; 5.0 (5.0)            ; 5.3 (5.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo                                                                                     ; altera_avalon_sc_fifo                            ; work         ;
;                      |altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|                                       ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo                                                                                      ; altera_avalon_sc_fifo                            ; work         ;
;                      |altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|                                  ; 4.8 (4.8)            ; 5.3 (5.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo                                                                                 ; altera_avalon_sc_fifo                            ; work         ;
;                      |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                   ; 4.5 (4.5)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                  ; altera_avalon_sc_fifo                            ; work         ;
;                      |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                  ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                 ; altera_merlin_master_agent                       ; work         ;
;                      |altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|                           ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                          ; altera_merlin_master_agent                       ; work         ;
;                      |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                        ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                       ; altera_merlin_master_translator                  ; work         ;
;                      |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                 ; 5.5 (5.5)            ; 5.8 (5.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                ; altera_merlin_master_translator                  ; work         ;
;                      |altera_merlin_slave_agent:nios_in_port_s1_agent|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_in_port_s1_agent                                                                                           ; altera_merlin_slave_agent                        ; work         ;
;                      |altera_merlin_slave_agent:nios_port_id_s1_agent|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_port_id_s1_agent                                                                                           ; altera_merlin_slave_agent                        ; work         ;
;                      |altera_merlin_slave_agent:nios_port_strobes_s1_agent|                                       ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_port_strobes_s1_agent                                                                                      ; altera_merlin_slave_agent                        ; work         ;
;                      |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                       ; altera_merlin_slave_agent                        ; work         ;
;                      |altera_merlin_slave_translator:nios_in_port_s1_translator|                                  ; 4.8 (4.8)            ; 4.9 (4.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator                                                                                 ; altera_merlin_slave_translator                   ; work         ;
;                      |altera_merlin_slave_translator:nios_out_port_s1_translator|                                 ; 5.1 (5.1)            ; 5.1 (5.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_out_port_s1_translator                                                                                ; altera_merlin_slave_translator                   ; work         ;
;                      |altera_merlin_slave_translator:nios_port_id_s1_translator|                                  ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_id_s1_translator                                                                                 ; altera_merlin_slave_translator                   ; work         ;
;                      |altera_merlin_slave_translator:nios_port_strobes_s1_translator|                             ; 3.9 (3.9)            ; 3.9 (3.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_strobes_s1_translator                                                                            ; altera_merlin_slave_translator                   ; work         ;
;                      |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                              ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                             ; altera_merlin_slave_translator                   ; work         ;
;                      |okNios_small_mm_interconnect_0_cmd_demux:cmd_demux|                                         ; 8.5 (8.5)            ; 8.8 (8.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_demux:cmd_demux                                                                                        ; okNios_small_mm_interconnect_0_cmd_demux         ; work         ;
;                      |okNios_small_mm_interconnect_0_cmd_demux:cmd_demux_001|                                     ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                    ; okNios_small_mm_interconnect_0_cmd_demux         ; work         ;
;                      |okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|                                             ; 7.5 (4.0)            ; 7.5 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (7)              ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux                                                                                            ; okNios_small_mm_interconnect_0_cmd_mux           ; work         ;
;                         |altera_merlin_arbitrator:arb|                                                            ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                               ; altera_merlin_arbitrator                         ; work         ;
;                      |okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|                                         ; 22.1 (19.8)          ; 26.6 (24.2)                      ; 4.6 (4.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 54 (50)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                        ; okNios_small_mm_interconnect_0_cmd_mux           ; work         ;
;                         |altera_merlin_arbitrator:arb|                                                            ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                           ; altera_merlin_arbitrator                         ; work         ;
;                      |okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002|                                         ; 5.8 (3.0)            ; 5.8 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (6)              ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                        ; okNios_small_mm_interconnect_0_cmd_mux           ; work         ;
;                         |altera_merlin_arbitrator:arb|                                                            ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                           ; altera_merlin_arbitrator                         ; work         ;
;                      |okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003|                                         ; 6.3 (4.3)            ; 7.1 (4.4)                        ; 0.7 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (8)              ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                        ; okNios_small_mm_interconnect_0_cmd_mux           ; work         ;
;                         |altera_merlin_arbitrator:arb|                                                            ; 2.0 (2.0)            ; 2.7 (2.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                           ; altera_merlin_arbitrator                         ; work         ;
;                      |okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004|                                         ; 7.7 (5.2)            ; 7.7 (5.5)                        ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (8)              ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                        ; okNios_small_mm_interconnect_0_cmd_mux           ; work         ;
;                         |altera_merlin_arbitrator:arb|                                                            ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                           ; altera_merlin_arbitrator                         ; work         ;
;                      |okNios_small_mm_interconnect_0_router:router|                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router:router                                                                                              ; okNios_small_mm_interconnect_0_router            ; work         ;
;                      |okNios_small_mm_interconnect_0_router:router_001|                                           ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router:router_001                                                                                          ; okNios_small_mm_interconnect_0_router            ; work         ;
;                      |okNios_small_mm_interconnect_0_rsp_demux:rsp_demux|                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux                                                                                        ; okNios_small_mm_interconnect_0_rsp_demux         ; work         ;
;                      |okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_001|                                     ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                    ; okNios_small_mm_interconnect_0_rsp_demux         ; work         ;
;                      |okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_002|                                     ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                    ; okNios_small_mm_interconnect_0_rsp_demux         ; work         ;
;                      |okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_003|                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                    ; okNios_small_mm_interconnect_0_rsp_demux         ; work         ;
;                      |okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_004|                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                    ; okNios_small_mm_interconnect_0_rsp_demux         ; work         ;
;                      |okNios_small_mm_interconnect_0_rsp_mux:rsp_mux|                                             ; 12.3 (12.3)          ; 12.4 (12.4)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux                                                                                            ; okNios_small_mm_interconnect_0_rsp_mux           ; work         ;
;                      |okNios_small_mm_interconnect_0_rsp_mux:rsp_mux_001|                                         ; 14.2 (14.2)          ; 15.5 (15.5)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                        ; okNios_small_mm_interconnect_0_rsp_mux           ; work         ;
;                   |okNios_small_nios2_qsys_0:nios2_qsys_0|                                                        ; 249.2 (249.2)        ; 262.1 (262.1)                    ; 18.7 (18.7)                                       ; 5.7 (5.7)                        ; 0.0 (0.0)            ; 377 (377)           ; 341 (341)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0                                                                                                                                                     ; okNios_small_nios2_qsys_0                        ; work         ;
;                      |okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a                                                          ; okNios_small_nios2_qsys_0_register_bank_a_module ; work         ;
;                         |altsyncram:the_altsyncram|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                ; altsyncram                                       ; work         ;
;                            |altsyncram_tnn1:auto_generated|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_tnn1:auto_generated ; altsyncram_tnn1                                  ; work         ;
;                      |okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b                                                          ; okNios_small_nios2_qsys_0_register_bank_b_module ; work         ;
;                         |altsyncram:the_altsyncram|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                ; altsyncram                                       ; work         ;
;                            |altsyncram_unn1:auto_generated|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_unn1:auto_generated ; altsyncram_unn1                                  ; work         ;
;                   |okNios_small_nios_in_port:nios_in_port|                                                        ; 4.5 (4.5)            ; 5.3 (5.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port                                                                                                                                                     ; okNios_small_nios_in_port                        ; work         ;
;                   |okNios_small_nios_out_port:nios_out_port|                                                      ; 5.5 (5.5)            ; 9.4 (9.4)                        ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_out_port                                                                                                                                                   ; okNios_small_nios_out_port                       ; work         ;
;                   |okNios_small_nios_out_port:nios_port_id|                                                       ; 6.5 (6.5)            ; 7.9 (7.9)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_id                                                                                                                                                    ; okNios_small_nios_out_port                       ; work         ;
;                   |okNios_small_nios_out_port:nios_port_strobes|                                                  ; 5.0 (5.0)            ; 7.1 (7.1)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_strobes                                                                                                                                               ; okNios_small_nios_out_port                       ; work         ;
;                   |okNios_small_onchip_memory2_0:onchip_memory2_0|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 81920             ; 16    ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_onchip_memory2_0:onchip_memory2_0                                                                                                                                             ; okNios_small_onchip_memory2_0                    ; work         ;
;                      |altsyncram:the_altsyncram|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 81920             ; 16    ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                   ; altsyncram                                       ; work         ;
;                         |altsyncram_ifi1:auto_generated|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 81920             ; 16    ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ifi1:auto_generated                                                                                    ; altsyncram_ifi1                                  ; work         ;
;             |ramb32x512:r0|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|ramb32x512:r0                                                                                                                                                                                                                     ; ramb32x512                                       ; work         ;
;                |altsyncram:altsyncram_component|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|ramb32x512:r0|altsyncram:altsyncram_component                                                                                                                                                                                     ; altsyncram                                       ; work         ;
;                   |altsyncram_t8o1:auto_generated|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|ramb32x512:r0|altsyncram:altsyncram_component|altsyncram_t8o1:auto_generated                                                                                                                                                      ; altsyncram_t8o1                                  ; work         ;
;       |ok_altera_pll:ok_altera_pll0|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|ok_altera_pll:ok_altera_pll0                                                                                                                                                                                                                                       ; ok_altera_pll                                    ; work         ;
;          |altera_pll:altera_pll_i|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i                                                                                                                                                                                                               ; altera_pll                                       ; work         ;
;    |okTriggerIn:trigger_in|                                                                                       ; 2.0 (2.0)            ; 2.6 (2.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okTriggerIn:trigger_in                                                                                                                                                                                                                                                         ; okTriggerIn                                      ; work         ;
+-------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                         ;
+------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name       ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; okHU[0]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; okHU[1]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; okHU[2]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sclk_out   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; start      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; clk_out    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; test_out   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led[0]     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led[1]     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led[2]     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led[3]     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; okUHU[0]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[1]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[2]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[3]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[4]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[5]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[6]   ; Bidir    ; (5)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[7]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[8]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[9]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[10]  ; Bidir    ; (5)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[11]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[12]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[13]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[14]  ; Bidir    ; (5)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[15]  ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[16]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[17]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[18]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[19]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[20]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[21]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[22]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[23]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[24]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[25]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[26]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[27]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[28]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[29]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[30]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[31]  ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okAA       ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sys_clk_p  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; sys_clk_n  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; drdy_in    ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; okUH[0]    ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; okUH[2]    ; Input    ; (0)  ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; okUH[3]    ; Input    ; (0)  ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; okUH[1]    ; Input    ; (0)  ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; miso_pf_in ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; miso_pa_in ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; miso_sa_in ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; miso_sf_in ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; okUH[4]    ; Input    ; (0)  ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                       ;
+--------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                    ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------+-------------------+---------+
; okUHU[0]                                                                                               ;                   ;         ;
;      - okHost:okHI|data_in[0]                                                                          ; 0                 ; 0       ;
; okUHU[1]                                                                                               ;                   ;         ;
;      - okHost:okHI|data_in[1]                                                                          ; 0                 ; 0       ;
; okUHU[2]                                                                                               ;                   ;         ;
;      - okHost:okHI|data_in[2]                                                                          ; 0                 ; 0       ;
; okUHU[3]                                                                                               ;                   ;         ;
;      - okHost:okHI|data_in[3]                                                                          ; 0                 ; 0       ;
; okUHU[4]                                                                                               ;                   ;         ;
;      - okHost:okHI|data_in[4]                                                                          ; 0                 ; 0       ;
; okUHU[5]                                                                                               ;                   ;         ;
;      - okHost:okHI|data_in[5]                                                                          ; 0                 ; 0       ;
; okUHU[6]                                                                                               ;                   ;         ;
;      - okHost:okHI|data_in[6]                                                                          ; 0                 ; 0       ;
; okUHU[7]                                                                                               ;                   ;         ;
;      - okHost:okHI|data_in[7]                                                                          ; 0                 ; 0       ;
; okUHU[8]                                                                                               ;                   ;         ;
;      - okHost:okHI|data_in[8]                                                                          ; 0                 ; 0       ;
; okUHU[9]                                                                                               ;                   ;         ;
;      - okHost:okHI|data_in[9]                                                                          ; 0                 ; 0       ;
; okUHU[10]                                                                                              ;                   ;         ;
;      - okHost:okHI|data_in[10]                                                                         ; 0                 ; 0       ;
; okUHU[11]                                                                                              ;                   ;         ;
;      - okHost:okHI|data_in[11]                                                                         ; 0                 ; 0       ;
; okUHU[12]                                                                                              ;                   ;         ;
;      - okHost:okHI|data_in[12]                                                                         ; 0                 ; 0       ;
; okUHU[13]                                                                                              ;                   ;         ;
;      - okHost:okHI|data_in[13]                                                                         ; 0                 ; 0       ;
; okUHU[14]                                                                                              ;                   ;         ;
;      - okHost:okHI|data_in[14]                                                                         ; 0                 ; 0       ;
; okUHU[15]                                                                                              ;                   ;         ;
;      - okHost:okHI|data_in[15]                                                                         ; 0                 ; 0       ;
; okUHU[16]                                                                                              ;                   ;         ;
; okUHU[17]                                                                                              ;                   ;         ;
; okUHU[18]                                                                                              ;                   ;         ;
; okUHU[19]                                                                                              ;                   ;         ;
; okUHU[20]                                                                                              ;                   ;         ;
; okUHU[21]                                                                                              ;                   ;         ;
; okUHU[22]                                                                                              ;                   ;         ;
; okUHU[23]                                                                                              ;                   ;         ;
; okUHU[24]                                                                                              ;                   ;         ;
; okUHU[25]                                                                                              ;                   ;         ;
; okUHU[26]                                                                                              ;                   ;         ;
; okUHU[27]                                                                                              ;                   ;         ;
; okUHU[28]                                                                                              ;                   ;         ;
; okUHU[29]                                                                                              ;                   ;         ;
; okUHU[30]                                                                                              ;                   ;         ;
; okUHU[31]                                                                                              ;                   ;         ;
; okAA                                                                                                   ;                   ;         ;
;      - okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|atmel_din_r_sync~0 ; 0                 ; 0       ;
; sys_clk_p                                                                                              ;                   ;         ;
; sys_clk_n                                                                                              ;                   ;         ;
; drdy_in                                                                                                ;                   ;         ;
;      - start_sclk                                                                                      ; 1                 ; 0       ;
;      - led[3]~output                                                                                   ; 1                 ; 0       ;
; okUH[0]                                                                                                ;                   ;         ;
; okUH[2]                                                                                                ;                   ;         ;
;      - okHost:okHI|ctrl_in[2]                                                                          ; 0                 ; 0       ;
; okUH[3]                                                                                                ;                   ;         ;
;      - okHost:okHI|ctrl_in[3]                                                                          ; 0                 ; 0       ;
; okUH[1]                                                                                                ;                   ;         ;
;      - okHost:okHI|ctrl_in[1]                                                                          ; 0                 ; 0       ;
; miso_pf_in                                                                                             ;                   ;         ;
;      - data_pf[0]~0                                                                                    ; 1                 ; 0       ;
; miso_pa_in                                                                                             ;                   ;         ;
;      - data_pa[0]~0                                                                                    ; 0                 ; 0       ;
; miso_sa_in                                                                                             ;                   ;         ;
;      - data_sa[0]~1                                                                                    ; 1                 ; 0       ;
; miso_sf_in                                                                                             ;                   ;         ;
;      - data_sf[0]~0                                                                                    ; 1                 ; 0       ;
; okUH[4]                                                                                                ;                   ;         ;
;      - okHost:okHI|ctrl_in[4]                                                                          ; 0                 ; 0       ;
+--------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                       ; Location                    ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; data_sa[0]~0                                                                                                                                                                                                                               ; LABCELL_X25_Y10_N39         ; 72      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; drdy_in                                                                                                                                                                                                                                    ; PIN_G17                     ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|valid_rdreq~1                                                                                                                                                              ; LABCELL_X29_Y9_N0           ; 49      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|valid_wrreq~0                                                                                                                                                              ; LABCELL_X31_Y11_N51         ; 46      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|int_wrfull                                                                                                                                                                 ; LABCELL_X43_Y9_N39          ; 4       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|valid_rdreq~0                                                                                                                                                              ; LABCELL_X43_Y9_N57          ; 47      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|valid_wrreq~0                                                                                                                                                              ; LABCELL_X43_Y9_N6           ; 45      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|valid_rdreq~1                                                                                                                                                              ; LABCELL_X16_Y13_N51         ; 53      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|valid_wrreq~0                                                                                                                                                              ; LABCELL_X16_Y14_N0          ; 47      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|valid_rdreq~1                                                                                                                                                              ; LABCELL_X7_Y8_N57           ; 49      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|valid_wrreq~0                                                                                                                                                              ; LABCELL_X6_Y7_N48           ; 44      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; master_pll:pll|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                      ; PLLOUTPUTCOUNTER_X54_Y45_N1 ; 548     ; Clock                                               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; okHost:okHI|data_valid                                                                                                                                                                                                                     ; FF_X18_Y1_N40               ; 32      ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|cmd_mode[3]~0                                                                                                                                                                                 ; LABCELL_X19_Y5_N39          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|hi_dataout[0]~5                                                                                                                                                                               ; LABCELL_X21_Y7_N45          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|hi_dataout[14]~4                                                                                                                                                                              ; MLABCELL_X23_Y8_N48         ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|Decoder0~0                                                                                                                                                                  ; LABCELL_X41_Y12_N12         ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|Selector2~0                                                                                                                                                                 ; LABCELL_X35_Y6_N45          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|busy_reg                                                                                                                ; FF_X29_Y8_N59               ; 84      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|comb~0                                                                                                                  ; LABCELL_X29_Y8_N48          ; 71      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|output_reg[19]~0                                                                                                        ; LABCELL_X31_Y8_N15          ; 65      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|atmel_status_fuses[15]~0                                                                                                                                                    ; LABCELL_X35_Y6_N27          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|atmel_status_fuses[19]~2                                                                                                                                                    ; LABCELL_X35_Y6_N9           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|atmel_status_fuses[7]~1                                                                                                                                                     ; LABCELL_X35_Y6_N57          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|atmel_t                                                                                                                                                       ; FF_X32_Y3_N55               ; 2       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|baud_en                                                                                                                                                       ; FF_X32_Y3_N29               ; 21      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|dataout[1]~1                                                                                                                                                  ; LABCELL_X36_Y3_N12          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[10]~6                                                                                                                                                 ; LABCELL_X36_Y3_N30          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[21]~12                                                                                                                                                ; LABCELL_X36_Y4_N3           ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count_tok[0]~2                                                                                                                                              ; LABCELL_X36_Y3_N42          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count~1                                                                                                                                                     ; LABCELL_X36_Y5_N45          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~60                                                                                                                                                    ; LABCELL_X35_Y4_N36          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~67                                                                                                                                                    ; LABCELL_X35_Y4_N12          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|tok_tx_hold[0]~1                                                                                                                                              ; LABCELL_X35_Y5_N48          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|edna[19]~0                                                                                                                                                                  ; LABCELL_X32_Y5_N21          ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|a_fefifo_c6e:fifo_state|_~0                                                    ; MLABCELL_X37_Y2_N27         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|a_fefifo_c6e:fifo_state|valid_wreq                                             ; MLABCELL_X37_Y2_N21         ; 13      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|valid_rreq                                                                     ; MLABCELL_X37_Y2_N24         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|r_early_rst                                                                                                     ; FF_X42_Y8_N34               ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                      ; FF_X41_Y11_N17              ; 513     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem_used[1]~0                                    ; LABCELL_X41_Y13_N18         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem_used[1]~1                                   ; LABCELL_X39_Y13_N27         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem_used[1]~1                                    ; LABCELL_X48_Y14_N48         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem_used[1]~0                               ; MLABCELL_X42_Y15_N24        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0                                ; LABCELL_X40_Y13_N3          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 ; LABCELL_X44_Y14_N36         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                     ; LABCELL_X44_Y14_N9          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 ; LABCELL_X40_Y14_N54         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~1                                     ; LABCELL_X40_Y14_N42         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 ; MLABCELL_X42_Y15_N0         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~1                                     ; LABCELL_X41_Y15_N45         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 ; LABCELL_X43_Y14_N54         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004|update_grant~1                                     ; LABCELL_X43_Y14_N48         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1     ; LABCELL_X39_Y14_N36         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~1                                         ; LABCELL_X39_Y14_N24         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|D_iw[4]                                                                                                         ; FF_X44_Y13_N35              ; 49      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_alu_result~1                                                                                                  ; MLABCELL_X49_Y15_N33        ; 36      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_new_inst                                                                                                      ; FF_X43_Y13_N50              ; 57      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src1[0]~0                                                                                                     ; LABCELL_X48_Y14_N33         ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                         ; FF_X43_Y13_N20              ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|Equal0~0                                                                                                        ; MLABCELL_X45_Y15_N9         ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|F_pc_sel_nxt.10~0                                                                                               ; LABCELL_X43_Y16_N27         ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|F_valid~0                                                                                                       ; LABCELL_X41_Y13_N21         ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|R_src2_hi~1                                                                                                     ; LABCELL_X48_Y13_N51         ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|R_src2_lo~0                                                                                                     ; LABCELL_X47_Y16_N6          ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|R_src2_use_imm                                                                                                  ; FF_X47_Y13_N44              ; 33      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_rf_wren                                                                                                       ; MLABCELL_X42_Y13_N3         ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_status_reg_pie_inst_nxt~0                                                                                     ; LABCELL_X44_Y12_N9          ; 20      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                         ; FF_X42_Y13_N32              ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                             ; FF_X43_Y13_N38              ; 29      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[7]~0                                                                                           ; LABCELL_X50_Y14_N48         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data_en~0                                                                                           ; MLABCELL_X45_Y14_N9         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|av_ld_rshift8~0                                                                                                 ; LABCELL_X50_Y14_N45         ; 17      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_out_port|always0~3                                                                                                     ; LABCELL_X40_Y14_N0          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_id|always0~1                                                                                                      ; LABCELL_X43_Y14_N3          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_strobes|always0~1                                                                                                 ; LABCELL_X41_Y15_N48         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_onchip_memory2_0:onchip_memory2_0|wren~0                                                                                                  ; LABCELL_X44_Y14_N42         ; 16      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|reset_sync                                                                                                                                                                  ; LABCELL_X32_Y5_N6           ; 75      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|stop                                                                                                                                                                        ; FF_X34_Y4_N41               ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|tok_mem_reset                                                                                                                                                               ; FF_X35_Y6_N26               ; 20      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|tok_tx[0]~0                                                                                                                                                                 ; LABCELL_X35_Y6_N6           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipe0_addr[7]~0                                                                                                                                                                               ; LABCELL_X20_Y6_N33          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipe_blockcount[8]~1                                                                                                                                                                          ; LABCELL_X20_Y4_N24          ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipe_blocksize[0]~0                                                                                                                                                                           ; MLABCELL_X18_Y4_N6          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[0]~0                                                                                                                                                                             ; MLABCELL_X18_Y5_N6          ; 45      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[0]~0                                                                                                                                                                            ; LABCELL_X20_Y6_N6           ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|regmem_addr[7]~0                                                                                                                                                                              ; LABCELL_X21_Y5_N0           ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|regmem_write                                                                                                                                                                                  ; FF_X21_Y5_N35               ; 3       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_rd_blk2                                                                                                                                                                               ; FF_X20_Y4_N50               ; 63      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_wr_blk4                                                                                                                                                                               ; FF_X21_Y5_N11               ; 54      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_wr_cmd1                                                                                                                                                                               ; FF_X20_Y5_N20               ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_wr_cmd2                                                                                                                                                                               ; FF_X19_Y5_N26               ; 28      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state_count[3]~0                                                                                                                                                                              ; MLABCELL_X18_Y5_N30         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_addr[7]~3                                                                                                                                                                                  ; LABCELL_X20_Y6_N9           ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_addrstop[7]~0                                                                                                                                                                              ; LABCELL_X20_Y6_N12          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_blockstrobe~0                                                                                                                                                                              ; LABCELL_X20_Y4_N33          ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|valid_count[6]~1                                                                                                                                                                              ; LABCELL_X19_Y5_N54          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i|locked_wire[0]                                                                                                                                                            ; FRACTIONALPLL_X0_Y1_N0      ; 321     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y5_N1   ; 1759    ; Clock                                               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; okTriggerIn:trigger_in|ep_trigger[0]                                                                                                                                                                                                       ; FF_X40_Y9_N10               ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; reset_sclk                                                                                                                                                                                                                                 ; FF_X23_Y10_N17              ; 2       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sending_sclk                                                                                                                                                                                                                               ; FF_X26_Y11_N14              ; 29      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; start_sclk                                                                                                                                                                                                                                 ; FF_X25_Y10_N26              ; 29      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                    ; Location                    ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+
; master_pll:pll|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|fboutclk_wire[0] ; FRACTIONALPLL_X54_Y38_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; master_pll:pll|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]   ; PLLOUTPUTCOUNTER_X54_Y45_N1 ; 548     ; Global Clock         ; GCLK10           ; --                        ;
; okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i|fboutclk_wire[0]       ; FRACTIONALPLL_X0_Y1_N0      ; 1       ; Global Clock         ; --               ; --                        ;
; okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i|outclk_wire[0]         ; PLLOUTPUTCOUNTER_X0_Y5_N1   ; 1759    ; Global Clock         ; GCLK4            ; --                        ;
+-----------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                  ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|r_sync_rst ; 513     ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                 ; Location                                                                                                                                                                                                                                                                                                                                                                                                        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|altsyncram_8la1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8192         ; 24           ; 8192         ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 196608 ; 8192                        ; 24                          ; 8192                        ; 24                          ; 196608              ; 24          ; 0     ; None                ; M10K_X22_Y3_N0, M10K_X30_Y5_N0, M10K_X30_Y4_N0, M10K_X38_Y13_N0, M10K_X30_Y11_N0, M10K_X38_Y12_N0, M10K_X30_Y8_N0, M10K_X38_Y14_N0, M10K_X38_Y11_N0, M10K_X30_Y7_N0, M10K_X30_Y9_N0, M10K_X30_Y14_N0, M10K_X22_Y4_N0, M10K_X30_Y10_N0, M10K_X38_Y7_N0, M10K_X30_Y15_N0, M10K_X30_Y12_N0, M10K_X30_Y3_N0, M10K_X30_Y16_N0, M10K_X30_Y13_N0, M10K_X30_Y6_N0, M10K_X30_Y2_N0, M10K_X38_Y10_N0, M10K_X30_Y17_N0     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|altsyncram_8la1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8192         ; 24           ; 8192         ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 196608 ; 8192                        ; 24                          ; 8192                        ; 24                          ; 196608              ; 24          ; 0     ; None                ; M10K_X46_Y9_N0, M10K_X51_Y11_N0, M10K_X46_Y11_N0, M10K_X46_Y3_N0, M10K_X51_Y12_N0, M10K_X51_Y9_N0, M10K_X51_Y8_N0, M10K_X46_Y10_N0, M10K_X38_Y9_N0, M10K_X46_Y7_N0, M10K_X46_Y8_N0, M10K_X46_Y12_N0, M10K_X38_Y4_N0, M10K_X38_Y6_N0, M10K_X46_Y6_N0, M10K_X51_Y10_N0, M10K_X51_Y7_N0, M10K_X38_Y3_N0, M10K_X38_Y8_N0, M10K_X46_Y5_N0, M10K_X46_Y4_N0, M10K_X51_Y6_N0, M10K_X51_Y5_N0, M10K_X38_Y5_N0            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; fifo:fifo_sa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|altsyncram_8la1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8192         ; 24           ; 8192         ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 196608 ; 8192                        ; 24                          ; 8192                        ; 24                          ; 196608              ; 24          ; 0     ; None                ; M10K_X11_Y15_N0, M10K_X22_Y11_N0, M10K_X3_Y15_N0, M10K_X11_Y19_N0, M10K_X3_Y16_N0, M10K_X11_Y14_N0, M10K_X22_Y10_N0, M10K_X22_Y15_N0, M10K_X22_Y16_N0, M10K_X22_Y17_N0, M10K_X22_Y18_N0, M10K_X11_Y17_N0, M10K_X22_Y8_N0, M10K_X22_Y9_N0, M10K_X22_Y14_N0, M10K_X11_Y16_N0, M10K_X3_Y18_N0, M10K_X22_Y19_N0, M10K_X11_Y13_N0, M10K_X22_Y12_N0, M10K_X22_Y7_N0, M10K_X22_Y13_N0, M10K_X3_Y17_N0, M10K_X11_Y18_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; fifo:fifo_sf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|altsyncram_8la1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8192         ; 24           ; 8192         ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 196608 ; 8192                        ; 24                          ; 8192                        ; 24                          ; 196608              ; 24          ; 0     ; None                ; M10K_X3_Y7_N0, M10K_X3_Y11_N0, M10K_X11_Y3_N0, M10K_X11_Y9_N0, M10K_X11_Y4_N0, M10K_X3_Y8_N0, M10K_X3_Y10_N0, M10K_X3_Y4_N0, M10K_X11_Y10_N0, M10K_X3_Y9_N0, M10K_X11_Y8_N0, M10K_X3_Y2_N0, M10K_X11_Y2_N0, M10K_X11_Y6_N0, M10K_X3_Y6_N0, M10K_X11_Y5_N0, M10K_X11_Y12_N0, M10K_X11_Y7_N0, M10K_X11_Y11_N0, M10K_X3_Y13_N0, M10K_X3_Y14_N0, M10K_X3_Y3_N0, M10K_X3_Y12_N0, M10K_X3_Y5_N0                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|altsyncram_2os1:FIFOram|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                ; M10K_X38_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_tnn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                ; M10K_X51_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_unn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                ; M10K_X46_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ifi1:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; Single Port      ; Single Clock ; 2560         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 81920  ; 2560                        ; 32                          ; --                          ; --                          ; 81920               ; 16          ; 0     ; okHostMicrocode.hex ; M10K_X38_Y15_N0, M10K_X51_Y16_N0, M10K_X46_Y19_N0, M10K_X51_Y18_N0, M10K_X46_Y14_N0, M10K_X38_Y19_N0, M10K_X38_Y17_N0, M10K_X46_Y17_N0, M10K_X38_Y18_N0, M10K_X46_Y18_N0, M10K_X46_Y16_N0, M10K_X38_Y16_N0, M10K_X46_Y13_N0, M10K_X51_Y17_N0, M10K_X51_Y14_N0, M10K_X51_Y13_N0                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|ramb32x512:r0|altsyncram:altsyncram_component|altsyncram_t8o1:auto_generated|ALTSYNCRAM                                                                                                                                                      ; AUTO ; Single Port      ; Single Clock ; 512          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384  ; 512                         ; 32                          ; --                          ; --                          ; 16384               ; 2           ; 0     ; None                ; M10K_X22_Y5_N0, M10K_X22_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------+
; Routing Usage Summary                                  ;
+------------------------------+-------------------------+
; Routing Resource Type        ; Usage                   ;
+------------------------------+-------------------------+
; Block interconnects          ; 6,981 / 140,056 ( 5 % ) ;
; C12 interconnects            ; 54 / 6,048 ( < 1 % )    ;
; C2 interconnects             ; 1,710 / 54,648 ( 3 % )  ;
; C4 interconnects             ; 985 / 25,920 ( 4 % )    ;
; DQS bus muxes                ; 0 / 17 ( 0 % )          ;
; DQS-18 I/O buses             ; 0 / 17 ( 0 % )          ;
; DQS-9 I/O buses              ; 0 / 17 ( 0 % )          ;
; Direct links                 ; 543 / 140,056 ( < 1 % ) ;
; Global clocks                ; 2 / 16 ( 13 % )         ;
; Local interconnects          ; 1,221 / 36,960 ( 3 % )  ;
; Quadrant clocks              ; 0 / 88 ( 0 % )          ;
; R14 interconnects            ; 142 / 5,984 ( 2 % )     ;
; R14/C12 interconnect drivers ; 164 / 9,504 ( 2 % )     ;
; R3 interconnects             ; 2,782 / 60,192 ( 5 % )  ;
; R6 interconnects             ; 4,378 / 127,072 ( 3 % ) ;
; Spine clocks                 ; 6 / 120 ( 5 % )         ;
; Wire stub REs                ; 0 / 7,344 ( 0 % )       ;
+------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 15    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004 ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 56        ; 36           ; 56        ; 56        ; 0            ; 56        ; 56        ; 0            ; 56        ; 56        ; 0            ; 40           ; 0            ; 0            ; 0            ; 0            ; 40           ; 0            ; 0            ; 0            ; 3            ; 40           ; 0            ; 0            ; 0            ; 0            ; 0            ; 46           ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 20           ; 0         ; 0         ; 56           ; 0         ; 0         ; 56           ; 0         ; 0         ; 56           ; 16           ; 56           ; 56           ; 56           ; 56           ; 16           ; 56           ; 56           ; 56           ; 53           ; 16           ; 56           ; 56           ; 56           ; 56           ; 56           ; 10           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; okHU[0]            ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okHU[1]            ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okHU[2]            ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sclk_out           ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; start              ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; clk_out            ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; test_out           ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led[0]             ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led[1]             ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led[2]             ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led[3]             ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[0]           ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[1]           ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[2]           ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[3]           ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[4]           ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[5]           ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[6]           ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[7]           ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[8]           ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[9]           ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[10]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[11]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[12]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[13]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[14]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[15]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[16]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[17]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[18]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[19]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[20]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[21]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[22]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[23]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[24]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[25]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[26]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[27]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[28]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[29]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[30]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[31]          ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okAA               ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sys_clk_p          ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sys_clk_n          ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; drdy_in            ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; okUH[0]            ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; okUH[2]            ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; okUH[3]            ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; okUH[1]            ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; miso_pf_in         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; miso_pa_in         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; miso_sa_in         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; miso_sf_in         ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; okUH[4]            ; Pass      ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                               ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                            ; Destination Clock(s)                                                       ; Delay Added in ns ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------------+
; okHI|ok_altera_pll0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; okHI|ok_altera_pll0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 338.4             ;
; pll|master_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; pll|master_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 172.4             ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                             ; Destination Register                                                                                                                                                                                                    ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; reset_sclk                                                                                                                                                                                                                  ; start_sclk                                                                                                                                                                                                              ; 10.649            ;
; pipe_out_ready                                                                                                                                                                                                              ; start_sclk                                                                                                                                                                                                              ; 6.982             ;
; start_sclk                                                                                                                                                                                                                  ; start_sclk                                                                                                                                                                                                              ; 3.055             ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                  ; pipe_out_ready                                                                                                                                                                                                          ; 0.836             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_read                                                                                           ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; 0.780             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[0][54]                        ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; 0.732             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[0][54]                        ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; 0.710             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[0][54]                       ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; 0.710             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[0][73]                        ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; 0.710             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_id_s1_translator|read_latency_shift_reg[0]    ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; 0.710             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem[0][55]                        ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; 0.710             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_out_port_s1_translator|read_latency_shift_reg[0]   ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; 0.710             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[0][73]                       ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; 0.710             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[0][73]                        ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; 0.710             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator|read_latency_shift_reg[0]    ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; 0.710             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem[0][55]                        ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; 0.710             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem[0][55]                       ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; 0.710             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_new_inst                                                                                       ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                      ; 0.707             ;
; data_pa[0]                                                                                                                                                                                                                  ; data_pa[1]                                                                                                                                                                                                              ; 0.688             ;
; data_sf[0]                                                                                                                                                                                                                  ; data_sf[1]                                                                                                                                                                                                              ; 0.686             ;
; data_sa[0]                                                                                                                                                                                                                  ; data_sa[1]                                                                                                                                                                                                              ; 0.667             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                   ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress              ; 0.656             ;
; data_pf[23]                                                                                                                                                                                                                 ; write_request                                                                                                                                                                                                           ; 0.652             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_write                                                                                          ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; 0.647             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[1]                                                                                                                                                   ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[31]                                                                                                                                              ; 0.632             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted     ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; 0.600             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_strobes_s1_translator|wait_latency_counter[0] ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; 0.598             ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrptr_g[3]                                                                                                                                                  ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|altsyncram_8la1:fifo_ram|ram_block11a0~porta_address_reg0                                                                                               ; 0.592             ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrptr_g[2]                                                                                                                                                  ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|altsyncram_8la1:fifo_ram|ram_block11a4~porta_address_reg0                                                                                               ; 0.590             ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrptr_g[3]                                                                                                                                                  ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|altsyncram_8la1:fifo_ram|ram_block11a4~porta_address_reg0                                                                                               ; 0.590             ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrptr_g[0]                                                                                                                                                  ; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|altsyncram_8la1:fifo_ram|ram_block11a0~porta_address_reg0                                                                                               ; 0.581             ;
; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrptr_g[1]                                                                                                                                                  ; fifo:fifo_pa|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|altsyncram_8la1:fifo_ram|ram_block11a4~porta_address_reg0                                                                                               ; 0.578             ;
; data_pa[20]                                                                                                                                                                                                                 ; data_pa[21]                                                                                                                                                                                                             ; 0.550             ;
; data_sa[20]                                                                                                                                                                                                                 ; data_sa[21]                                                                                                                                                                                                             ; 0.550             ;
; data_pa[18]                                                                                                                                                                                                                 ; data_pa[19]                                                                                                                                                                                                             ; 0.550             ;
; data_pa[13]                                                                                                                                                                                                                 ; data_pa[14]                                                                                                                                                                                                             ; 0.550             ;
; data_sf[10]                                                                                                                                                                                                                 ; data_sf[11]                                                                                                                                                                                                             ; 0.550             ;
; data_pa[9]                                                                                                                                                                                                                  ; data_pa[10]                                                                                                                                                                                                             ; 0.550             ;
; data_pa[7]                                                                                                                                                                                                                  ; data_pa[8]                                                                                                                                                                                                              ; 0.550             ;
; data_pa[5]                                                                                                                                                                                                                  ; data_pa[6]                                                                                                                                                                                                              ; 0.550             ;
; data_pa[3]                                                                                                                                                                                                                  ; data_pa[4]                                                                                                                                                                                                              ; 0.550             ;
; data_pf[1]                                                                                                                                                                                                                  ; data_pf[2]                                                                                                                                                                                                              ; 0.550             ;
; data_pf[3]                                                                                                                                                                                                                  ; data_pf[4]                                                                                                                                                                                                              ; 0.550             ;
; data_pf[8]                                                                                                                                                                                                                  ; data_pf[9]                                                                                                                                                                                                              ; 0.549             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_addr[7]                                                                                                                                                                     ; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_rd_cmd_wire1                                                                                                                                                       ; 0.548             ;
; data_sf[13]                                                                                                                                                                                                                 ; data_sf[14]                                                                                                                                                                                                             ; 0.547             ;
; data_pa[1]                                                                                                                                                                                                                  ; data_pa[2]                                                                                                                                                                                                              ; 0.547             ;
; data_sa[2]                                                                                                                                                                                                                  ; data_sa[3]                                                                                                                                                                                                              ; 0.545             ;
; data_pf[10]                                                                                                                                                                                                                 ; data_pf[11]                                                                                                                                                                                                             ; 0.543             ;
; data_pf[12]                                                                                                                                                                                                                 ; data_pf[13]                                                                                                                                                                                                             ; 0.543             ;
; data_pf[14]                                                                                                                                                                                                                 ; data_pf[15]                                                                                                                                                                                                             ; 0.543             ;
; data_pf[19]                                                                                                                                                                                                                 ; data_pf[20]                                                                                                                                                                                                             ; 0.543             ;
; data_pf[21]                                                                                                                                                                                                                 ; data_pf[22]                                                                                                                                                                                                             ; 0.543             ;
; data_pf[22]                                                                                                                                                                                                                 ; data_pf[23]                                                                                                                                                                                                             ; 0.543             ;
; data_sf[22]                                                                                                                                                                                                                 ; data_sf[23]                                                                                                                                                                                                             ; 0.541             ;
; data_sf[18]                                                                                                                                                                                                                 ; data_sf[19]                                                                                                                                                                                                             ; 0.541             ;
; data_sf[16]                                                                                                                                                                                                                 ; data_sf[17]                                                                                                                                                                                                             ; 0.541             ;
; data_sf[14]                                                                                                                                                                                                                 ; data_sf[15]                                                                                                                                                                                                             ; 0.541             ;
; data_sf[12]                                                                                                                                                                                                                 ; data_sf[13]                                                                                                                                                                                                             ; 0.541             ;
; data_pa[11]                                                                                                                                                                                                                 ; data_pa[12]                                                                                                                                                                                                             ; 0.541             ;
; data_pa[6]                                                                                                                                                                                                                  ; data_pa[7]                                                                                                                                                                                                              ; 0.541             ;
; data_sa[16]                                                                                                                                                                                                                 ; data_sa[17]                                                                                                                                                                                                             ; 0.539             ;
; data_sa[12]                                                                                                                                                                                                                 ; data_sa[13]                                                                                                                                                                                                             ; 0.539             ;
; data_sa[10]                                                                                                                                                                                                                 ; data_sa[11]                                                                                                                                                                                                             ; 0.539             ;
; data_sa[4]                                                                                                                                                                                                                  ; data_sa[5]                                                                                                                                                                                                              ; 0.539             ;
; data_pf[6]                                                                                                                                                                                                                  ; data_pf[7]                                                                                                                                                                                                              ; 0.538             ;
; data_pf[20]                                                                                                                                                                                                                 ; data_pf[21]                                                                                                                                                                                                             ; 0.538             ;
; data_sa[8]                                                                                                                                                                                                                  ; data_sa[9]                                                                                                                                                                                                              ; 0.535             ;
; data_sa[19]                                                                                                                                                                                                                 ; data_sa[20]                                                                                                                                                                                                             ; 0.533             ;
; data_pa[17]                                                                                                                                                                                                                 ; data_pa[18]                                                                                                                                                                                                             ; 0.533             ;
; data_sf[17]                                                                                                                                                                                                                 ; data_sf[18]                                                                                                                                                                                                             ; 0.533             ;
; data_pa[14]                                                                                                                                                                                                                 ; data_pa[15]                                                                                                                                                                                                             ; 0.533             ;
; data_pa[12]                                                                                                                                                                                                                 ; data_pa[13]                                                                                                                                                                                                             ; 0.533             ;
; data_sf[5]                                                                                                                                                                                                                  ; data_sf[6]                                                                                                                                                                                                              ; 0.533             ;
; data_pa[2]                                                                                                                                                                                                                  ; data_pa[3]                                                                                                                                                                                                              ; 0.533             ;
; data_pf[17]                                                                                                                                                                                                                 ; data_pf[18]                                                                                                                                                                                                             ; 0.533             ;
; data_pf[18]                                                                                                                                                                                                                 ; data_pf[19]                                                                                                                                                                                                             ; 0.533             ;
; fifo:fifo_pf|dcfifo:dcfifo_component|dcfifo_1pl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                  ; pipe_out_ready                                                                                                                                                                                                          ; 0.533             ;
; data_pa[21]                                                                                                                                                                                                                 ; data_pa[22]                                                                                                                                                                                                             ; 0.530             ;
; data_pa[16]                                                                                                                                                                                                                 ; data_pa[17]                                                                                                                                                                                                             ; 0.530             ;
; data_pa[8]                                                                                                                                                                                                                  ; data_pa[9]                                                                                                                                                                                                              ; 0.530             ;
; data_sf[4]                                                                                                                                                                                                                  ; data_sf[5]                                                                                                                                                                                                              ; 0.530             ;
; data_pf[2]                                                                                                                                                                                                                  ; data_pf[3]                                                                                                                                                                                                              ; 0.530             ;
; data_sa[17]                                                                                                                                                                                                                 ; data_sa[18]                                                                                                                                                                                                             ; 0.530             ;
; data_sa[11]                                                                                                                                                                                                                 ; data_sa[12]                                                                                                                                                                                                             ; 0.530             ;
; data_sa[7]                                                                                                                                                                                                                  ; data_sa[8]                                                                                                                                                                                                              ; 0.530             ;
; data_sa[3]                                                                                                                                                                                                                  ; data_sa[4]                                                                                                                                                                                                              ; 0.530             ;
; data_pf[9]                                                                                                                                                                                                                  ; data_pf[10]                                                                                                                                                                                                             ; 0.529             ;
; data_pf[11]                                                                                                                                                                                                                 ; data_pf[12]                                                                                                                                                                                                             ; 0.529             ;
; data_pf[15]                                                                                                                                                                                                                 ; data_pf[16]                                                                                                                                                                                                             ; 0.529             ;
; data_pf[16]                                                                                                                                                                                                                 ; data_pf[17]                                                                                                                                                                                                             ; 0.529             ;
; data_sf[21]                                                                                                                                                                                                                 ; data_sf[22]                                                                                                                                                                                                             ; 0.524             ;
; data_pa[19]                                                                                                                                                                                                                 ; data_pa[20]                                                                                                                                                                                                             ; 0.524             ;
; data_sf[19]                                                                                                                                                                                                                 ; data_sf[20]                                                                                                                                                                                                             ; 0.524             ;
; data_sf[11]                                                                                                                                                                                                                 ; data_sf[12]                                                                                                                                                                                                             ; 0.524             ;
; data_pa[10]                                                                                                                                                                                                                 ; data_pa[11]                                                                                                                                                                                                             ; 0.524             ;
; data_sf[9]                                                                                                                                                                                                                  ; data_sf[10]                                                                                                                                                                                                             ; 0.524             ;
; data_pa[4]                                                                                                                                                                                                                  ; data_pa[5]                                                                                                                                                                                                              ; 0.524             ;
; data_sf[1]                                                                                                                                                                                                                  ; data_sf[2]                                                                                                                                                                                                              ; 0.524             ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_strobes_s1_translator|wait_latency_counter[1] ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted ; 0.521             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CEFA2U19C8 for design "Acoustics"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance master_pll:pll|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "master_pll:pll|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning: RST port on the PLL is not properly connected on instance okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X54_Y38_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL master_pll:pll|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): master_pll:pll|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 501 fanout uses global clock CLKCTRL_G10
    Info (11162): okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1720 fanout uses global clock CLKCTRL_G4
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_1pl1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_f09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_e09:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Acoustics.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: okHI|ok_altera_pll0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: okHI|ok_altera_pll0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: okHI|ok_altera_pll0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll|master_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll|master_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll|master_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332111): Found 8 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000      drdy_in
    Info (332111):    1.239 okHI|ok_altera_pll0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    9.919 okHI|ok_altera_pll0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    1.000 okTriggerIn:trigger_in|ep_trigger[0]
    Info (332111):    9.919      okUH[0]
    Info (332111):    1.034 pll|master_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   61.034 pll|master_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   10.000    sys_clk_p
Info (176233): Starting register packing
Warning (176225): Can't pack node okUHU[19]~input to I/O pin File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.vhd Line: 13
    Warning (176264): Can't pack I/O cell okUHU[19]~input -- no fan-out from combinational output port File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.vhd Line: 13
Warning (176225): Can't pack node okUHU[21]~input to I/O pin File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.vhd Line: 13
    Warning (176264): Can't pack I/O cell okUHU[21]~input -- no fan-out from combinational output port File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.vhd Line: 13
Warning (176225): Can't pack node okUHU[25]~input to I/O pin File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.vhd Line: 13
    Warning (176264): Can't pack I/O cell okUHU[25]~input -- no fan-out from combinational output port File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.vhd Line: 13
Warning (176225): Can't pack node okUHU[27]~input to I/O pin File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.vhd Line: 13
    Warning (176264): Can't pack I/O cell okUHU[27]~input -- no fan-out from combinational output port File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.vhd Line: 13
Warning (176225): Can't pack node okUHU[31]~input to I/O pin File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.vhd Line: 13
    Warning (176264): Can't pack I/O cell okUHU[31]~input -- no fan-out from combinational output port File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.vhd Line: 13
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Input Register=ON" to "okUHU[*]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 20 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 32 registers into blocks of type I/O output buffer
Warning (176437): Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU[19] -- changed to 0
Warning (176437): Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU[21] -- changed to 0
Warning (176437): Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU[25] -- changed to 0
Warning (176437): Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU[27] -- changed to 0
Warning (176437): Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU[31] -- changed to 0
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:05
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (176437): Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU[19] -- changed to 0
Warning (176437): Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU[21] -- changed to 0
Warning (176437): Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU[25] -- changed to 0
Warning (176437): Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU[27] -- changed to 0
Warning (176437): Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU[31] -- changed to 0
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:26
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:27
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:17
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10
Info (170194): Fitter routing operations ending: elapsed time is 00:00:43
Info (11888): Total time spent on timing analysis during the Fitter is 25.35 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:29
Info (144001): Generated suppressed messages file C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/output_files/Acoustics.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 6700 megabytes
    Info: Processing ended: Thu Jun 21 00:43:09 2018
    Info: Elapsed time: 00:03:20
    Info: Total CPU time (on all processors): 00:05:53


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/output_files/Acoustics.fit.smsg.


