# Homework 3: Synchronizer VHDL
## Overview
The purpose of this project was to create a VHDL file which takes in an asynchronous signal, and synchronizes it to a clock using 2 D-flip-flops connected together.

## Deliverables

![Terminal showing VHDL code has ran correctly](assets/HW3_Terminal.png)

![Correct Modelsim simulation of synchronizer.vhd](assets/HW3_Waveform.png)