#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug 17 01:12:22 2020
# Process ID: 8239
# Current directory: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/VN-204.102-f01.eval
# Command line: vivado -log vnu3_204_102.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vnu3_204_102.tcl
# Log file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/VN-204.102-f01.eval/vnu3_204_102.vds
# Journal file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/VN-204.102-f01.eval/vivado.jou
#-----------------------------------------------------------
source vnu3_204_102.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/s1820419/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1522.086 ; gain = 40.688 ; free physical = 2429 ; free virtual = 109042
Command: synth_design -top vnu3_204_102 -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8648 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2514.207 ; gain = 0.000 ; free physical = 1456 ; free virtual = 107970
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vnu3_204_102' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:18]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
	Parameter ENTRY_ADDR bound to: 7 - type: integer 
	Parameter BANK_NUM bound to: 2 - type: integer 
	Parameter LUT_PORT_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vnu3_f0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_f0.v:22]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
	Parameter PIPELINE_DEPTH bound to: 3 - type: integer 
	Parameter ENTRY_ADDR bound to: 7 - type: integer 
	Parameter BANK_NUM bound to: 2 - type: integer 
	Parameter LUT_PORT_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ib_vnu3_f0_route' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vn_cascade_route.v:22]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ib_vnu3_f0_route' (1#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vn_cascade_route.v:22]
INFO: [Synth 8-6157] synthesizing module 'ib_f0_c2v_pipeline' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vn_cascade_route.v:44]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
	Parameter PIPELINE_DEPTH bound to: 3 - type: integer 
WARNING: [Synth 8-3848] Net E1_reg in module/entity ib_f0_c2v_pipeline does not have driver. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vn_cascade_route.v:48]
WARNING: [Synth 8-3848] Net E2_reg in module/entity ib_f0_c2v_pipeline does not have driver. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vn_cascade_route.v:49]
INFO: [Synth 8-6155] done synthesizing module 'ib_f0_c2v_pipeline' (2#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vn_cascade_route.v:44]
INFO: [Synth 8-6157] synthesizing module 'sym_vn_lut_in' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_in.v:22]
INFO: [Synth 8-6157] synthesizing module 'vn_addr_bus' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/mem_map.v:118]
INFO: [Synth 8-6157] synthesizing module 'vn_addr_map' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/mem_map.v:104]
INFO: [Synth 8-6155] done synthesizing module 'vn_addr_map' (3#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/mem_map.v:104]
INFO: [Synth 8-6155] done synthesizing module 'vn_addr_bus' (4#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/mem_map.v:118]
INFO: [Synth 8-6157] synthesizing module 'sym_vn_rank' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_rank.v:1]
INFO: [Synth 8-6157] synthesizing module 'sym_vn_lut' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM128X1D' [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:69998]
	Parameter INIT bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM128X1D' (5#1) [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:69998]
INFO: [Synth 8-6155] done synthesizing module 'sym_vn_lut' (6#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sym_vn_rank' (7#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_rank.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sym_vn_lut_in' (8#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_in.v:22]
WARNING: [Synth 8-7023] instance 'func_ram_01' of module 'sym_vn_lut_in' has 25 connections declared, but only 24 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_f0.v:231]
INFO: [Synth 8-6155] done synthesizing module 'vnu3_f0' (9#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_f0.v:22]
INFO: [Synth 8-6157] synthesizing module 'vnu3_f1' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_f1.v:1]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
	Parameter PIPELINE_DEPTH bound to: 3 - type: integer 
	Parameter ENTRY_ADDR bound to: 7 - type: integer 
	Parameter BANK_NUM bound to: 2 - type: integer 
	Parameter LUT_PORT_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ib_vnu3_f1_route' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vn_cascade_route.v:69]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ib_vnu3_f1_route' (10#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vn_cascade_route.v:69]
INFO: [Synth 8-6157] synthesizing module 'ib_f1_c2v_pipeline' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vn_cascade_route.v:96]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
	Parameter PIPELINE_DEPTH bound to: 3 - type: integer 
WARNING: [Synth 8-3848] Net E2_reg in module/entity ib_f1_c2v_pipeline does not have driver. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vn_cascade_route.v:100]
INFO: [Synth 8-6155] done synthesizing module 'ib_f1_c2v_pipeline' (11#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vn_cascade_route.v:96]
INFO: [Synth 8-6157] synthesizing module 'sym_vn_lut_out' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:22]
INFO: [Synth 8-6155] done synthesizing module 'sym_vn_lut_out' (12#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:22]
WARNING: [Synth 8-7023] instance 'func_ram_11' of module 'sym_vn_lut_out' has 29 connections declared, but only 24 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_f1.v:209]
WARNING: [Synth 8-7023] instance 'func_ram_12' of module 'sym_vn_lut_out' has 29 connections declared, but only 24 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_f1.v:242]
INFO: [Synth 8-6155] done synthesizing module 'vnu3_f1' (13#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_f1.v:1]
INFO: [Synth 8-6157] synthesizing module 'dnu_f0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/dnu_f0.v:1]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
	Parameter ENTRY_ADDR bound to: 7 - type: integer 
	Parameter BANK_NUM bound to: 2 - type: integer 
	Parameter LUT_PORT_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ib_dnu_f0_route' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vn_cascade_route.v:115]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ib_dnu_f0_route' (14#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vn_cascade_route.v:115]
INFO: [Synth 8-6157] synthesizing module 'sym_dn_lut_out' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_dn_lut_out.v:1]
INFO: [Synth 8-6157] synthesizing module 'sym_dn_rank' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_dn_rank.v:1]
INFO: [Synth 8-6157] synthesizing module 'sym_dn_lut' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_dn_lut.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sym_dn_lut' (15#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_dn_lut.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sym_dn_rank' (16#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_dn_rank.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sym_dn_lut_out' (17#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_dn_lut_out.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dnu_f0' (18#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/dnu_f0.v:1]
INFO: [Synth 8-6157] synthesizing module 'hulfDuplex_parallel2serial' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/hulfDuplex_parallel2serial.v:21]
	Parameter MSG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hulfDuplex_parallel2serial' (19#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/hulfDuplex_parallel2serial.v:21]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
WARNING: [Synth 8-7023] instance 'vnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:323]
WARNING: [Synth 8-7023] instance 'vnu2_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:340]
WARNING: [Synth 8-7023] instance 'vnu3_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:357]
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
WARNING: [Synth 8-7023] instance 'vnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:306]
INFO: [Common 17-14] Message 'Synth 8-7023' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-605] same-named implicit nets 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
INFO: [Synth 8-556] previous implicit net 'vnu0_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:200]
WARNING: [Synth 8-605] same-named implicit nets 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
INFO: [Synth 8-556] previous implicit net 'vnu1_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:206]
WARNING: [Synth 8-605] same-named implicit nets 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
INFO: [Synth 8-556] previous implicit net 'vnu2_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:212]
WARNING: [Synth 8-605] same-named implicit nets 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Common 17-14] Message 'Synth 8-605' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-556] previous implicit net 'vnu3_tranEn_out0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:218]
INFO: [Common 17-14] Message 'Synth 8-556' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'clock_domain_wrapper' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/hdl/clock_domain_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'clock_domain' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/synth/clock_domain.v:13]
INFO: [Synth 8-6157] synthesizing module 'clock_domain_clk_wiz_0_0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/VN-204.102-f01.eval/.Xil/Vivado-8239-lmpcc/realtime/clock_domain_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_domain_clk_wiz_0_0' (20#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/VN-204.102-f01.eval/.Xil/Vivado-8239-lmpcc/realtime/clock_domain_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_domain' (21#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/synth/clock_domain.v:13]
INFO: [Synth 8-6155] done synthesizing module 'clock_domain_wrapper' (22#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/hdl/clock_domain_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'termination_logic' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:2]
	Parameter LENGTH bound to: 204 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'termination_logic' (23#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:2]
INFO: [Synth 8-6155] done synthesizing module 'vnu3_204_102' (24#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/vnu3_204_102.v:18]
WARNING: [Synth 8-3331] design ib_f1_c2v_pipeline has unconnected port E2_reg[3]
WARNING: [Synth 8-3331] design ib_f1_c2v_pipeline has unconnected port E2_reg[2]
WARNING: [Synth 8-3331] design ib_f1_c2v_pipeline has unconnected port E2_reg[1]
WARNING: [Synth 8-3331] design ib_f1_c2v_pipeline has unconnected port E2_reg[0]
WARNING: [Synth 8-3331] design ib_f1_c2v_pipeline has unconnected port c2v2_in[3]
WARNING: [Synth 8-3331] design ib_f1_c2v_pipeline has unconnected port c2v2_in[2]
WARNING: [Synth 8-3331] design ib_f1_c2v_pipeline has unconnected port c2v2_in[1]
WARNING: [Synth 8-3331] design ib_f1_c2v_pipeline has unconnected port c2v2_in[0]
WARNING: [Synth 8-3331] design ib_f1_c2v_pipeline has unconnected port read_clk
WARNING: [Synth 8-3331] design ib_f0_c2v_pipeline has unconnected port E1_reg[3]
WARNING: [Synth 8-3331] design ib_f0_c2v_pipeline has unconnected port E1_reg[2]
WARNING: [Synth 8-3331] design ib_f0_c2v_pipeline has unconnected port E1_reg[1]
WARNING: [Synth 8-3331] design ib_f0_c2v_pipeline has unconnected port E1_reg[0]
WARNING: [Synth 8-3331] design ib_f0_c2v_pipeline has unconnected port E2_reg[3]
WARNING: [Synth 8-3331] design ib_f0_c2v_pipeline has unconnected port E2_reg[2]
WARNING: [Synth 8-3331] design ib_f0_c2v_pipeline has unconnected port E2_reg[1]
WARNING: [Synth 8-3331] design ib_f0_c2v_pipeline has unconnected port E2_reg[0]
WARNING: [Synth 8-3331] design ib_f0_c2v_pipeline has unconnected port c2v1_in[3]
WARNING: [Synth 8-3331] design ib_f0_c2v_pipeline has unconnected port c2v1_in[2]
WARNING: [Synth 8-3331] design ib_f0_c2v_pipeline has unconnected port c2v1_in[1]
WARNING: [Synth 8-3331] design ib_f0_c2v_pipeline has unconnected port c2v1_in[0]
WARNING: [Synth 8-3331] design ib_f0_c2v_pipeline has unconnected port c2v2_in[3]
WARNING: [Synth 8-3331] design ib_f0_c2v_pipeline has unconnected port c2v2_in[2]
WARNING: [Synth 8-3331] design ib_f0_c2v_pipeline has unconnected port c2v2_in[1]
WARNING: [Synth 8-3331] design ib_f0_c2v_pipeline has unconnected port c2v2_in[0]
WARNING: [Synth 8-3331] design ib_f0_c2v_pipeline has unconnected port read_clk
WARNING: [Synth 8-3331] design ib_vnu3_f0_route has unconnected port E1[3]
WARNING: [Synth 8-3331] design ib_vnu3_f0_route has unconnected port E1[2]
WARNING: [Synth 8-3331] design ib_vnu3_f0_route has unconnected port E1[1]
WARNING: [Synth 8-3331] design ib_vnu3_f0_route has unconnected port E1[0]
WARNING: [Synth 8-3331] design vnu3_f0 has unconnected port vnu1_ch_llr[3]
WARNING: [Synth 8-3331] design vnu3_f0 has unconnected port vnu1_ch_llr[2]
WARNING: [Synth 8-3331] design vnu3_f0 has unconnected port vnu1_ch_llr[1]
WARNING: [Synth 8-3331] design vnu3_f0 has unconnected port vnu1_ch_llr[0]
WARNING: [Synth 8-3331] design vnu3_f0 has unconnected port vnu2_ch_llr[3]
WARNING: [Synth 8-3331] design vnu3_f0 has unconnected port vnu2_ch_llr[2]
WARNING: [Synth 8-3331] design vnu3_f0 has unconnected port vnu2_ch_llr[1]
WARNING: [Synth 8-3331] design vnu3_f0 has unconnected port vnu2_ch_llr[0]
WARNING: [Synth 8-3331] design vnu3_f0 has unconnected port vnu3_ch_llr[3]
WARNING: [Synth 8-3331] design vnu3_f0 has unconnected port vnu3_ch_llr[2]
WARNING: [Synth 8-3331] design vnu3_f0 has unconnected port vnu3_ch_llr[1]
WARNING: [Synth 8-3331] design vnu3_f0 has unconnected port vnu3_ch_llr[0]
WARNING: [Synth 8-3331] design vnu3_204_102 has unconnected port dnu_read_addr_offset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2576.906 ; gain = 62.699 ; free physical = 1504 ; free virtual = 107983
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2591.750 ; gain = 77.543 ; free physical = 1507 ; free virtual = 107986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2591.750 ; gain = 77.543 ; free physical = 1507 ; free virtual = 107986
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2608.656 ; gain = 0.000 ; free physical = 1436 ; free virtual = 107915
INFO: [Netlist 29-17] Analyzing 4284 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_in_context.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0'
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_in_context.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0'
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1122]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1123]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1124]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1125]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1126]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1127]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1128]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1129]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1130]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1131]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1132]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1133]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1134]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1135]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1136]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1137]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1138]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1139]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1140]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1141]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1142]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/vnu3_204_102_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vnu3_204_102_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vnu3_204_102_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1122]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1123]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1124]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1125]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1126]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1127]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1128]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1129]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1130]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1131]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1132]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1133]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1134]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1135]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1136]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1137]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1138]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1139]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1140]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1141]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1142]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/vnu3_204_102_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vnu3_204_102_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vnu3_204_102_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/VN-204.102-f01.eval/dont_touch.xdc]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/VN-204.102-f01.eval/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2943.750 ; gain = 0.000 ; free physical = 1403 ; free virtual = 107656
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4284 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4284 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2943.750 ; gain = 0.000 ; free physical = 1403 ; free virtual = 107656
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2943.750 ; gain = 429.543 ; free physical = 1682 ; free virtual = 107935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2943.750 ; gain = 429.543 ; free physical = 1682 ; free virtual = 107935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK_300_N. (constraint file  /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_300_N. (constraint file  /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_300_P. (constraint file  /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_300_P. (constraint file  /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_in_context.xdc, line 7).
Applied set_property DONT_TOUCH = true for system_clock/clock_domain_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_clock/clock_domain_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2943.750 ; gain = 429.543 ; free physical = 1682 ; free virtual = 107935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2943.750 ; gain = 429.543 ; free physical = 1670 ; free virtual = 107928
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |vnu3_204_102__GB0 |           1|     29996|
|2     |vnu3_204_102__GB1 |           1|     14750|
|3     |vnu3_204_102__GB2 |           1|     12346|
|4     |vnu3_204_102__GB3 |           1|     17877|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3468  
+---Registers : 
	               12 Bit    Registers := 204   
	                4 Bit    Registers := 2244  
	                3 Bit    Registers := 1224  
	                1 Bit    Registers := 4030  
+---Muxes : 
	   2 Input     12 Bit        Muxes := 204   
	   2 Input      7 Bit        Muxes := 1224  
	   2 Input      4 Bit        Muxes := 3061  
	   2 Input      3 Bit        Muxes := 408   
	   2 Input      1 Bit        Muxes := 204   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vnu3_204_102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 204   
+---Muxes : 
	   2 Input     12 Bit        Muxes := 204   
	   2 Input      4 Bit        Muxes := 1     
Module sym_vn_lut__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_dn_lut__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_vn_lut__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_dn_lut__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_vn_lut__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_dn_lut__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_vn_lut__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_dn_lut__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_vn_lut__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_dn_lut__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_vn_lut__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_dn_lut__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_vn_lut__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_dn_lut__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_vn_lut__155 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__154 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_dn_lut__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_vn_lut__159 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__158 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__157 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__156 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_dn_lut__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_vn_lut__163 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__162 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__161 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__160 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_dn_lut__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_vn_lut__167 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__166 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__165 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__164 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_dn_lut__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__171 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__170 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__169 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__168 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__175 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__174 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__173 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__172 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__179 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__178 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__177 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__176 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_dn_lut__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_vn_lut__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__183 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__182 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__181 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__180 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__187 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__186 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__185 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__184 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_dn_lut__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_vn_lut__191 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__190 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__189 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__188 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_dn_lut__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_vn_lut__195 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__194 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__193 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__192 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_dn_lut__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_vn_lut__199 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__198 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__197 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__196 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_dn_lut__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_vn_lut__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__200 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_dn_lut__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__243 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__242 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__241 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__240 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__239 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__238 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__209 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__208 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__207 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__206 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__249 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__248 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__247 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__246 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__245 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__244 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__213 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__212 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__211 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__210 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__255 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__254 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__253 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__252 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__251 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__250 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__217 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__216 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__215 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__214 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__261 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__260 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__74 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__259 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__258 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__73 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__257 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__256 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__72 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__221 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__220 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__219 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__218 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__267 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__266 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__77 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__265 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__264 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__76 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__263 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__262 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__75 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__225 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__224 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__223 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__222 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__273 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__272 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__80 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__271 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__270 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__79 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__269 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__268 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__78 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__229 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__228 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__227 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__226 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__279 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__278 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__83 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__277 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__276 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__82 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__275 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__274 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__81 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__233 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__232 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__231 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__230 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__235 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__234 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__237 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__236 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__201 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__280 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__84 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__205 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__204 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__203 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__202 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module termination_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module hulfDuplex_parallel2serial__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__331 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__330 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__165 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__89 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__329 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__328 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__164 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__88 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__327 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__326 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__163 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__87 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__289 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__288 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__287 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__286 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__337 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__336 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__168 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__92 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__335 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__334 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__167 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__91 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__333 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__332 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__166 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__90 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__293 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__292 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__291 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__290 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_dn_lut__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__343 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__342 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__171 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__95 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__341 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__340 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__170 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__94 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__339 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__338 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__169 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__93 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__297 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__296 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__63 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__295 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__294 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__349 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__348 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__174 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__98 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__347 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__346 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__173 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__97 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__345 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__344 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__172 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__96 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__301 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__300 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__65 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__299 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__298 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__355 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__354 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__177 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__353 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__352 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__176 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__100 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__351 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__350 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__175 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__99 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__305 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__304 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__67 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__303 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__302 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__66 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__361 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__360 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__180 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__104 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__359 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__358 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__179 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__103 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__357 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__356 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__178 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__102 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__309 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__308 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__154 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__69 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__307 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__306 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__68 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__367 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__366 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__183 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__107 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__365 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__364 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__182 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__106 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__363 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__362 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__181 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__105 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__313 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__312 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__156 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__71 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__311 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__310 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__155 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__70 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__373 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__372 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__186 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__110 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__371 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__370 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__185 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__109 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__369 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__368 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__184 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__108 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__317 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__316 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__158 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__73 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__315 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__314 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__157 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__72 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_dn_lut__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__379 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__378 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__189 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__113 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__377 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__376 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__188 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__112 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__375 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__374 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__187 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__111 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__321 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__320 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__160 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__75 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__319 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__318 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__159 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__74 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__323 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__322 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__161 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__85 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__325 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__324 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__162 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__86 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__281 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__380 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__190 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__114 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__285 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__284 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__283 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__282 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__76 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__443 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__442 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__221 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__119 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__441 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__440 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__220 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__118 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__439 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__438 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__219 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__117 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__389 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__388 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__194 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__79 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__387 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__386 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__193 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__78 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__449 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__448 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__224 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__122 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__447 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__446 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__223 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__121 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__445 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__444 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__222 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__120 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__393 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__392 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__196 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__81 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__391 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__390 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__195 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__80 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__455 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__454 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__227 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__125 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__453 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__452 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__226 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__124 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__451 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__450 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__225 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__123 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__397 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__396 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__198 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__83 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__395 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__394 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__197 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__82 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__461 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__460 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__230 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__128 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__459 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__458 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__229 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__127 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__457 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__456 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__228 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__126 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__401 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__400 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__200 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__85 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__399 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__398 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__199 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__84 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__467 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__466 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__233 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__131 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__465 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__464 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__232 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__130 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__463 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__462 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__231 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__129 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__405 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__404 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__202 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__87 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__403 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__402 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__201 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__86 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__473 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__472 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__236 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__134 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__471 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__470 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__235 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__133 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__469 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__468 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__234 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__132 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__409 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__408 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__204 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__89 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__407 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__406 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__203 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__88 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__479 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__478 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__239 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__137 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__477 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__476 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__238 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__136 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__475 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__474 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__237 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__135 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__413 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__412 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__206 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__91 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__411 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__410 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__205 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__90 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__485 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__484 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__242 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__140 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__483 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__482 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__241 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__139 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__481 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__480 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__240 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__138 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__417 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__416 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__208 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__93 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__415 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__414 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__207 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__92 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__491 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__490 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__245 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__143 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__489 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__488 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__244 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__142 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__487 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__486 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__243 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__141 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__421 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__420 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__210 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__95 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__419 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__418 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__209 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__94 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__497 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__496 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__248 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__146 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__495 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__494 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__247 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__145 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__493 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__492 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__246 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__144 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__425 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__424 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__212 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__97 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__423 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__422 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__211 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__96 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__503 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__502 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__251 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__149 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__501 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__500 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__250 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__148 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__499 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__498 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__249 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__147 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__429 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__428 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__214 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__99 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__427 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__426 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__213 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__98 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__509 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__508 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__254 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__152 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__507 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__506 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__253 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__151 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__505 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__504 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__252 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__150 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__433 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__432 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__216 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__101 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__431 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__430 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__215 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__100 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module hulfDuplex_parallel2serial__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_dn_lut__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_lut 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_dn_rank 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sym_dn_lut_out 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut__435 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__434 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__217 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__115 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__437 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__436 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__218 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out__116 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__381 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_out 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module sym_vn_lut__385 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__384 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__192 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in__77 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
Module sym_vn_lut__383 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_lut__382 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sym_vn_rank__191 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module sym_vn_lut_in 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_11/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Synth 8-4471] merging register 'func_ram_12/read_addr_offset_pipe0_reg' into 'func_ram_10/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_vn_lut_out.v:135]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design vnu3_204_102 has unconnected port dnu_read_addr_offset
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[1].u_f1/func_ram_10/y1_pipe0_A_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[1].u_f1/func_ram_10/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[1].u_f1/func_ram_10/y1_pipe0_D_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[1].u_f1/func_ram_10/y1_pipe0_D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[1].u_f1/func_ram_11/y1_pipe0_C_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[1].u_f1/func_ram_11/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[1].u_f1/func_ram_12/y1_pipe0_B_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[1].u_f1/func_ram_12/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[2].u_f1/func_ram_10/y1_pipe0_A_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[2].u_f1/func_ram_10/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[2].u_f1/func_ram_10/y1_pipe0_D_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[2].u_f1/func_ram_10/y1_pipe0_D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[2].u_f1/func_ram_11/y1_pipe0_C_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[2].u_f1/func_ram_11/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[2].u_f1/func_ram_12/y1_pipe0_B_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[2].u_f1/func_ram_12/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[3].u_f1/func_ram_10/y1_pipe0_A_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[3].u_f1/func_ram_10/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[3].u_f1/func_ram_10/y1_pipe0_D_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[3].u_f1/func_ram_10/y1_pipe0_D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[3].u_f1/func_ram_11/y1_pipe0_C_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[3].u_f1/func_ram_11/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[3].u_f1/func_ram_12/y1_pipe0_B_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[3].u_f1/func_ram_12/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[4].u_f1/func_ram_10/y1_pipe0_A_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[4].u_f1/func_ram_10/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[4].u_f1/func_ram_10/y1_pipe0_D_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[4].u_f1/func_ram_10/y1_pipe0_D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[4].u_f1/func_ram_11/y1_pipe0_C_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[4].u_f1/func_ram_11/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[4].u_f1/func_ram_12/y1_pipe0_B_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[4].u_f1/func_ram_12/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[5].u_f1/func_ram_10/y1_pipe0_A_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[5].u_f1/func_ram_10/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[5].u_f1/func_ram_10/y1_pipe0_D_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[5].u_f1/func_ram_10/y1_pipe0_D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[5].u_f1/func_ram_11/y1_pipe0_C_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[5].u_f1/func_ram_11/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[5].u_f1/func_ram_12/y1_pipe0_B_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[5].u_f1/func_ram_12/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[6].u_f1/func_ram_10/y1_pipe0_A_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[6].u_f1/func_ram_10/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[6].u_f1/func_ram_10/y1_pipe0_D_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[6].u_f1/func_ram_10/y1_pipe0_D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[6].u_f1/func_ram_11/y1_pipe0_C_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[6].u_f1/func_ram_11/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[6].u_f1/func_ram_12/y1_pipe0_B_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[6].u_f1/func_ram_12/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[7].u_f1/func_ram_10/y1_pipe0_A_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[7].u_f1/func_ram_10/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[7].u_f1/func_ram_10/y1_pipe0_D_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[7].u_f1/func_ram_10/y1_pipe0_D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[7].u_f1/func_ram_11/y1_pipe0_C_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[7].u_f1/func_ram_11/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[7].u_f1/func_ram_12/y1_pipe0_B_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[7].u_f1/func_ram_12/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[8].u_f1/func_ram_10/y1_pipe0_A_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[8].u_f1/func_ram_10/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[8].u_f1/func_ram_10/y1_pipe0_D_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[8].u_f1/func_ram_10/y1_pipe0_D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[8].u_f1/func_ram_11/y1_pipe0_C_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[8].u_f1/func_ram_11/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[8].u_f1/func_ram_12/y1_pipe0_B_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[8].u_f1/func_ram_12/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[9].u_f1/func_ram_10/y1_pipe0_A_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[9].u_f1/func_ram_10/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[9].u_f1/func_ram_10/y1_pipe0_D_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[9].u_f1/func_ram_10/y1_pipe0_D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[9].u_f1/func_ram_11/y1_pipe0_C_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[9].u_f1/func_ram_11/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[9].u_f1/func_ram_12/y1_pipe0_B_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[9].u_f1/func_ram_12/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[19].u_f1/func_ram_10/y1_pipe0_A_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[19].u_f1/func_ram_10/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[19].u_f1/func_ram_10/y1_pipe0_D_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[19].u_f1/func_ram_10/y1_pipe0_D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[19].u_f1/func_ram_11/y1_pipe0_C_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[19].u_f1/func_ram_11/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[19].u_f1/func_ram_12/y1_pipe0_B_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[19].u_f1/func_ram_12/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[24].u_f1/func_ram_10/y1_pipe0_A_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[24].u_f1/func_ram_10/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[24].u_f1/func_ram_10/y1_pipe0_D_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[24].u_f1/func_ram_10/y1_pipe0_D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[24].u_f1/func_ram_11/y1_pipe0_C_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[24].u_f1/func_ram_11/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[24].u_f1/func_ram_12/y1_pipe0_B_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[24].u_f1/func_ram_12/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[34].u_f1/func_ram_10/y1_pipe0_A_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[34].u_f1/func_ram_10/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[34].u_f1/func_ram_10/y1_pipe0_D_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[34].u_f1/func_ram_10/y1_pipe0_D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[34].u_f1/func_ram_11/y1_pipe0_C_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[34].u_f1/func_ram_11/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[34].u_f1/func_ram_12/y1_pipe0_B_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[34].u_f1/func_ram_12/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[41].u_f1/func_ram_10/y1_pipe0_A_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[41].u_f1/func_ram_10/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[41].u_f1/func_ram_10/y1_pipe0_D_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[41].u_f1/func_ram_10/y1_pipe0_D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[41].u_f1/func_ram_11/y1_pipe0_C_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[41].u_f1/func_ram_11/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[41].u_f1/func_ram_12/y1_pipe0_B_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[41].u_f1/func_ram_12/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[42].u_f1/func_ram_10/y1_pipe0_A_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[42].u_f1/func_ram_10/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[42].u_f1/func_ram_10/y1_pipe0_D_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[42].u_f1/func_ram_10/y1_pipe0_D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[42].u_f1/func_ram_11/y1_pipe0_C_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[42].u_f1/func_ram_11/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[42].u_f1/func_ram_12/y1_pipe0_B_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[42].u_f1/func_ram_12/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[43].u_f1/func_ram_10/y1_pipe0_A_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[43].u_f1/func_ram_10/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[43].u_f1/func_ram_10/y1_pipe0_D_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[43].u_f1/func_ram_10/y1_pipe0_D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[43].u_f1/func_ram_11/y1_pipe0_C_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[43].u_f1/func_ram_11/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[43].u_f1/func_ram_12/y1_pipe0_B_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[43].u_f1/func_ram_12/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[44].u_f1/func_ram_10/y1_pipe0_A_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[44].u_f1/func_ram_10/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[44].u_f1/func_ram_10/y1_pipe0_D_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[44].u_f1/func_ram_10/y1_pipe0_D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[44].u_f1/func_ram_11/y1_pipe0_C_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[44].u_f1/func_ram_11/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[44].u_f1/func_ram_12/y1_pipe0_B_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[44].u_f1/func_ram_12/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[45].u_f1/func_ram_10/y1_pipe0_A_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[45].u_f1/func_ram_10/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[45].u_f1/func_ram_10/y1_pipe0_D_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[45].u_f1/func_ram_10/y1_pipe0_D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[45].u_f1/func_ram_11/y1_pipe0_C_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[45].u_f1/func_ram_11/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[45].u_f1/func_ram_12/y1_pipe0_B_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[45].u_f1/func_ram_12/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[46].u_f1/func_ram_10/y1_pipe0_A_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[46].u_f1/func_ram_10/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[46].u_f1/func_ram_10/y1_pipe0_D_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[46].u_f1/func_ram_10/y1_pipe0_D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[46].u_f1/func_ram_11/y1_pipe0_C_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[46].u_f1/func_ram_11/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[46].u_f1/func_ram_12/y1_pipe0_B_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[46].u_f1/func_ram_12/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[49].u_f1/func_ram_10/y1_pipe0_A_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[49].u_f1/func_ram_10/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[49].u_f1/func_ram_10/y1_pipe0_D_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[49].u_f1/func_ram_10/y1_pipe0_D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[49].u_f1/func_ram_11/y1_pipe0_C_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[49].u_f1/func_ram_11/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[49].u_f1/func_ram_12/y1_pipe0_B_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[49].u_f1/func_ram_12/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[50].u_f1/func_ram_10/y1_pipe0_A_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[50].u_f1/func_ram_10/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[50].u_f1/func_ram_10/y1_pipe0_D_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[50].u_f1/func_ram_10/y1_pipe0_D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[50].u_f1/func_ram_11/y1_pipe0_C_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[50].u_f1/func_ram_11/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[50].u_f1/func_ram_12/y1_pipe0_B_reg[0]' (FD) to 'i_0/vnu3_204_102_inst[50].u_f1/func_ram_12/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[1].u_f0/func_ram_01/msb_pipe0_A_reg' (FD) to 'i_0/vnu3_204_102_inst[1].u_f0/func_ram_01/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[2].u_f0/func_ram_01/msb_pipe0_A_reg' (FD) to 'i_0/vnu3_204_102_inst[2].u_f0/func_ram_01/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[3].u_f0/func_ram_01/msb_pipe0_A_reg' (FD) to 'i_0/vnu3_204_102_inst[3].u_f0/func_ram_01/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[4].u_f0/func_ram_01/msb_pipe0_A_reg' (FD) to 'i_0/vnu3_204_102_inst[4].u_f0/func_ram_01/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[5].u_f0/func_ram_01/msb_pipe0_A_reg' (FD) to 'i_0/vnu3_204_102_inst[5].u_f0/func_ram_01/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[6].u_f0/func_ram_01/msb_pipe0_A_reg' (FD) to 'i_0/vnu3_204_102_inst[6].u_f0/func_ram_01/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[7].u_f0/func_ram_01/msb_pipe0_A_reg' (FD) to 'i_0/vnu3_204_102_inst[7].u_f0/func_ram_01/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[8].u_f0/func_ram_01/msb_pipe0_A_reg' (FD) to 'i_0/vnu3_204_102_inst[8].u_f0/func_ram_01/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[9].u_f0/func_ram_01/msb_pipe0_A_reg' (FD) to 'i_0/vnu3_204_102_inst[9].u_f0/func_ram_01/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[19].u_f0/func_ram_01/msb_pipe0_A_reg' (FD) to 'i_0/vnu3_204_102_inst[19].u_f0/func_ram_01/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[24].u_f0/func_ram_01/msb_pipe0_A_reg' (FD) to 'i_0/vnu3_204_102_inst[24].u_f0/func_ram_01/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[34].u_f0/func_ram_01/msb_pipe0_A_reg' (FD) to 'i_0/vnu3_204_102_inst[34].u_f0/func_ram_01/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[41].u_f0/func_ram_01/msb_pipe0_A_reg' (FD) to 'i_0/vnu3_204_102_inst[41].u_f0/func_ram_01/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[42].u_f0/func_ram_01/msb_pipe0_A_reg' (FD) to 'i_0/vnu3_204_102_inst[42].u_f0/func_ram_01/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[43].u_f0/func_ram_01/msb_pipe0_A_reg' (FD) to 'i_0/vnu3_204_102_inst[43].u_f0/func_ram_01/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[44].u_f0/func_ram_01/msb_pipe0_A_reg' (FD) to 'i_0/vnu3_204_102_inst[44].u_f0/func_ram_01/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[45].u_f0/func_ram_01/msb_pipe0_A_reg' (FD) to 'i_0/vnu3_204_102_inst[45].u_f0/func_ram_01/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[46].u_f0/func_ram_01/msb_pipe0_A_reg' (FD) to 'i_0/vnu3_204_102_inst[46].u_f0/func_ram_01/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[49].u_f0/func_ram_01/msb_pipe0_A_reg' (FD) to 'i_0/vnu3_204_102_inst[49].u_f0/func_ram_01/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'i_0/vnu3_204_102_inst[50].u_f0/func_ram_01/msb_pipe0_A_reg' (FD) to 'i_0/vnu3_204_102_inst[50].u_f0/func_ram_01/msb_pipe0_C_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 2943.750 ; gain = 429.543 ; free physical = 1519 ; free virtual = 107822
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |vnu3_204_102__GB0 |           1|     19684|
|2     |vnu3_204_102__GB1 |           1|      8925|
|3     |vnu3_204_102__GB2 |           1|      8934|
|4     |vnu3_204_102__GB3 |           1|     12252|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:02:11 . Memory (MB): peak = 3297.453 ; gain = 783.246 ; free physical = 1463 ; free virtual = 107216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:02:15 . Memory (MB): peak = 3334.469 ; gain = 820.262 ; free physical = 1434 ; free virtual = 107186
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |vnu3_204_102__GB0 |           1|     19684|
|2     |vnu3_204_102__GB1 |           1|      8925|
|3     |vnu3_204_102__GB2 |           1|      8934|
|4     |vnu3_204_102__GB3 |           1|     12252|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:57 ; elapsed = 00:02:30 . Memory (MB): peak = 3420.469 ; gain = 906.262 ; free physical = 1515 ; free virtual = 107168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:03 ; elapsed = 00:02:37 . Memory (MB): peak = 3420.469 ; gain = 906.262 ; free physical = 1510 ; free virtual = 107163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:02:37 . Memory (MB): peak = 3420.469 ; gain = 906.262 ; free physical = 1510 ; free virtual = 107163
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:09 ; elapsed = 00:02:42 . Memory (MB): peak = 3420.469 ; gain = 906.262 ; free physical = 1502 ; free virtual = 107155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:09 ; elapsed = 00:02:43 . Memory (MB): peak = 3420.469 ; gain = 906.262 ; free physical = 1502 ; free virtual = 107155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:11 ; elapsed = 00:02:44 . Memory (MB): peak = 3420.469 ; gain = 906.262 ; free physical = 1499 ; free virtual = 107152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:11 ; elapsed = 00:02:44 . Memory (MB): peak = 3420.469 ; gain = 906.262 ; free physical = 1498 ; free virtual = 107151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |clock_domain_clk_wiz_0_0 |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |clock_domain_clk_wiz_0_0 |     1|
|2     |BUFG                     |     2|
|3     |CARRY8                   |     9|
|4     |LUT1                     |   207|
|5     |LUT2                     |  2542|
|6     |LUT3                     |  8099|
|7     |LUT4                     |  2267|
|8     |LUT5                     |   153|
|9     |LUT6                     |   279|
|10    |RAM128X1D                |  4284|
|11    |FDRE                     | 11713|
|12    |IBUF                     |    80|
|13    |OBUF                     |     2|
|14    |OBUFT                    |   204|
+------+-------------------------+------+

Report Instance Areas: 
+------+---------------------------------------+-------------------------------+------+
|      |Instance                               |Module                         |Cells |
+------+---------------------------------------+-------------------------------+------+
|1     |top                                    |                               | 29844|
|2     |  system_clock                         |clock_domain_wrapper           |     6|
|3     |    clock_domain_i                     |clock_domain                   |     3|
|4     |  termination_logic_inst               |termination_logic              |    10|
|5     |  \vnu3_204_102_inst[0].u_f0           |vnu3_f0                        |   129|
|6     |    func_ram_00                        |sym_vn_lut_in_1562             |    65|
|7     |      rank_m                           |sym_vn_rank_1567               |    32|
|8     |        bank0                          |sym_vn_lut_1568                |     8|
|9     |        bank1                          |sym_vn_lut_1569                |     8|
|10    |    func_ram_01                        |sym_vn_lut_in_1563             |    64|
|11    |      rank_m                           |sym_vn_rank_1564               |    32|
|12    |        bank0                          |sym_vn_lut_1565                |     8|
|13    |        bank1                          |sym_vn_lut_1566                |     8|
|14    |  \vnu3_204_102_inst[0].u_f1           |vnu3_f1                        |   295|
|15    |    func_ram_10                        |sym_vn_lut_out_1550            |   110|
|16    |      rank_m                           |sym_vn_rank_1559               |    45|
|17    |        bank0                          |sym_vn_lut_1560                |    20|
|18    |        bank1                          |sym_vn_lut_1561                |     9|
|19    |    func_ram_11                        |sym_vn_lut_out_1551            |    89|
|20    |      rank_m                           |sym_vn_rank_1556               |    44|
|21    |        bank0                          |sym_vn_lut_1557                |    20|
|22    |        bank1                          |sym_vn_lut_1558                |     8|
|23    |    func_ram_12                        |sym_vn_lut_out_1552            |    96|
|24    |      rank_m                           |sym_vn_rank_1553               |    44|
|25    |        bank0                          |sym_vn_lut_1554                |    20|
|26    |        bank1                          |sym_vn_lut_1555                |     8|
|27    |  \vnu3_204_102_inst[0].u_f2           |dnu_f0                         |    51|
|28    |    func_ram_10                        |sym_dn_lut_out_1546            |    51|
|29    |      rank_m                           |sym_dn_rank_1547               |    21|
|30    |        bank0                          |sym_dn_lut_1548                |    14|
|31    |        bank1                          |sym_dn_lut_1549                |     3|
|32    |  \vnu3_204_102_inst[0].vnu0_c2v_p2s   |hulfDuplex_parallel2serial     |     5|
|33    |  \vnu3_204_102_inst[0].vnu1_c2v_p2s   |hulfDuplex_parallel2serial_0   |     5|
|34    |  \vnu3_204_102_inst[0].vnu2_c2v_p2s   |hulfDuplex_parallel2serial_1   |     5|
|35    |  \vnu3_204_102_inst[0].vnu3_c2v_p2s   |hulfDuplex_parallel2serial_2   |     5|
|36    |  \vnu3_204_102_inst[10].u_f0          |vnu3_f0_3                      |   129|
|37    |    func_ram_00                        |sym_vn_lut_in_1538             |    65|
|38    |      rank_m                           |sym_vn_rank_1543               |    32|
|39    |        bank0                          |sym_vn_lut_1544                |     8|
|40    |        bank1                          |sym_vn_lut_1545                |     8|
|41    |    func_ram_01                        |sym_vn_lut_in_1539             |    64|
|42    |      rank_m                           |sym_vn_rank_1540               |    32|
|43    |        bank0                          |sym_vn_lut_1541                |     8|
|44    |        bank1                          |sym_vn_lut_1542                |     8|
|45    |  \vnu3_204_102_inst[10].u_f1          |vnu3_f1_4                      |   295|
|46    |    func_ram_10                        |sym_vn_lut_out_1526            |   110|
|47    |      rank_m                           |sym_vn_rank_1535               |    45|
|48    |        bank0                          |sym_vn_lut_1536                |    20|
|49    |        bank1                          |sym_vn_lut_1537                |     9|
|50    |    func_ram_11                        |sym_vn_lut_out_1527            |    89|
|51    |      rank_m                           |sym_vn_rank_1532               |    44|
|52    |        bank0                          |sym_vn_lut_1533                |    20|
|53    |        bank1                          |sym_vn_lut_1534                |     8|
|54    |    func_ram_12                        |sym_vn_lut_out_1528            |    96|
|55    |      rank_m                           |sym_vn_rank_1529               |    44|
|56    |        bank0                          |sym_vn_lut_1530                |    20|
|57    |        bank1                          |sym_vn_lut_1531                |     8|
|58    |  \vnu3_204_102_inst[10].u_f2          |dnu_f0_5                       |    52|
|59    |    func_ram_10                        |sym_dn_lut_out_1522            |    52|
|60    |      rank_m                           |sym_dn_rank_1523               |    21|
|61    |        bank0                          |sym_dn_lut_1524                |    14|
|62    |        bank1                          |sym_dn_lut_1525                |     3|
|63    |  \vnu3_204_102_inst[10].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_6   |     9|
|64    |  \vnu3_204_102_inst[10].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_7   |     9|
|65    |  \vnu3_204_102_inst[10].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_8   |     9|
|66    |  \vnu3_204_102_inst[10].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_9   |     9|
|67    |  \vnu3_204_102_inst[11].u_f0          |vnu3_f0_10                     |   204|
|68    |    func_ram_00                        |sym_vn_lut_in_1514             |   140|
|69    |      rank_m                           |sym_vn_rank_1519               |    66|
|70    |        bank0                          |sym_vn_lut_1520                |    41|
|71    |        bank1                          |sym_vn_lut_1521                |     9|
|72    |    func_ram_01                        |sym_vn_lut_in_1515             |    64|
|73    |      rank_m                           |sym_vn_rank_1516               |    32|
|74    |        bank0                          |sym_vn_lut_1517                |     8|
|75    |        bank1                          |sym_vn_lut_1518                |     8|
|76    |  \vnu3_204_102_inst[11].u_f1          |vnu3_f1_11                     |   892|
|77    |    func_ram_10                        |sym_vn_lut_out_1502            |   707|
|78    |      rank_m                           |sym_vn_rank_1511               |    45|
|79    |        bank0                          |sym_vn_lut_1512                |    20|
|80    |        bank1                          |sym_vn_lut_1513                |     9|
|81    |    func_ram_11                        |sym_vn_lut_out_1503            |    89|
|82    |      rank_m                           |sym_vn_rank_1508               |    44|
|83    |        bank0                          |sym_vn_lut_1509                |    20|
|84    |        bank1                          |sym_vn_lut_1510                |     8|
|85    |    func_ram_12                        |sym_vn_lut_out_1504            |    96|
|86    |      rank_m                           |sym_vn_rank_1505               |    44|
|87    |        bank0                          |sym_vn_lut_1506                |    20|
|88    |        bank1                          |sym_vn_lut_1507                |     8|
|89    |  \vnu3_204_102_inst[11].u_f2          |dnu_f0_12                      |    51|
|90    |    func_ram_10                        |sym_dn_lut_out_1498            |    51|
|91    |      rank_m                           |sym_dn_rank_1499               |    21|
|92    |        bank0                          |sym_dn_lut_1500                |    14|
|93    |        bank1                          |sym_dn_lut_1501                |     3|
|94    |  \vnu3_204_102_inst[11].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_13  |     9|
|95    |  \vnu3_204_102_inst[11].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_14  |     9|
|96    |  \vnu3_204_102_inst[11].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_15  |     9|
|97    |  \vnu3_204_102_inst[11].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_16  |     9|
|98    |  \vnu3_204_102_inst[12].u_f0          |vnu3_f0_17                     |   129|
|99    |    func_ram_00                        |sym_vn_lut_in_1490             |    65|
|100   |      rank_m                           |sym_vn_rank_1495               |    32|
|101   |        bank0                          |sym_vn_lut_1496                |     8|
|102   |        bank1                          |sym_vn_lut_1497                |     8|
|103   |    func_ram_01                        |sym_vn_lut_in_1491             |    64|
|104   |      rank_m                           |sym_vn_rank_1492               |    32|
|105   |        bank0                          |sym_vn_lut_1493                |     8|
|106   |        bank1                          |sym_vn_lut_1494                |     8|
|107   |  \vnu3_204_102_inst[12].u_f1          |vnu3_f1_18                     |   295|
|108   |    func_ram_10                        |sym_vn_lut_out_1478            |   110|
|109   |      rank_m                           |sym_vn_rank_1487               |    45|
|110   |        bank0                          |sym_vn_lut_1488                |    20|
|111   |        bank1                          |sym_vn_lut_1489                |     9|
|112   |    func_ram_11                        |sym_vn_lut_out_1479            |    89|
|113   |      rank_m                           |sym_vn_rank_1484               |    44|
|114   |        bank0                          |sym_vn_lut_1485                |    20|
|115   |        bank1                          |sym_vn_lut_1486                |     8|
|116   |    func_ram_12                        |sym_vn_lut_out_1480            |    96|
|117   |      rank_m                           |sym_vn_rank_1481               |    44|
|118   |        bank0                          |sym_vn_lut_1482                |    20|
|119   |        bank1                          |sym_vn_lut_1483                |     8|
|120   |  \vnu3_204_102_inst[12].u_f2          |dnu_f0_19                      |    51|
|121   |    func_ram_10                        |sym_dn_lut_out_1474            |    51|
|122   |      rank_m                           |sym_dn_rank_1475               |    21|
|123   |        bank0                          |sym_dn_lut_1476                |    14|
|124   |        bank1                          |sym_dn_lut_1477                |     3|
|125   |  \vnu3_204_102_inst[12].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_20  |     5|
|126   |  \vnu3_204_102_inst[12].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_21  |     5|
|127   |  \vnu3_204_102_inst[12].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_22  |     9|
|128   |  \vnu3_204_102_inst[12].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_23  |     5|
|129   |  \vnu3_204_102_inst[13].u_f0          |vnu3_f0_24                     |   129|
|130   |    func_ram_00                        |sym_vn_lut_in_1466             |    65|
|131   |      rank_m                           |sym_vn_rank_1471               |    32|
|132   |        bank0                          |sym_vn_lut_1472                |     8|
|133   |        bank1                          |sym_vn_lut_1473                |     8|
|134   |    func_ram_01                        |sym_vn_lut_in_1467             |    64|
|135   |      rank_m                           |sym_vn_rank_1468               |    32|
|136   |        bank0                          |sym_vn_lut_1469                |     8|
|137   |        bank1                          |sym_vn_lut_1470                |     8|
|138   |  \vnu3_204_102_inst[13].u_f1          |vnu3_f1_25                     |   295|
|139   |    func_ram_10                        |sym_vn_lut_out_1454            |   110|
|140   |      rank_m                           |sym_vn_rank_1463               |    45|
|141   |        bank0                          |sym_vn_lut_1464                |    20|
|142   |        bank1                          |sym_vn_lut_1465                |     9|
|143   |    func_ram_11                        |sym_vn_lut_out_1455            |    89|
|144   |      rank_m                           |sym_vn_rank_1460               |    44|
|145   |        bank0                          |sym_vn_lut_1461                |    20|
|146   |        bank1                          |sym_vn_lut_1462                |     8|
|147   |    func_ram_12                        |sym_vn_lut_out_1456            |    96|
|148   |      rank_m                           |sym_vn_rank_1457               |    44|
|149   |        bank0                          |sym_vn_lut_1458                |    20|
|150   |        bank1                          |sym_vn_lut_1459                |     8|
|151   |  \vnu3_204_102_inst[13].u_f2          |dnu_f0_26                      |    52|
|152   |    func_ram_10                        |sym_dn_lut_out_1450            |    52|
|153   |      rank_m                           |sym_dn_rank_1451               |    21|
|154   |        bank0                          |sym_dn_lut_1452                |    14|
|155   |        bank1                          |sym_dn_lut_1453                |     3|
|156   |  \vnu3_204_102_inst[13].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_27  |     9|
|157   |  \vnu3_204_102_inst[13].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_28  |     9|
|158   |  \vnu3_204_102_inst[13].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_29  |     9|
|159   |  \vnu3_204_102_inst[13].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_30  |     9|
|160   |  \vnu3_204_102_inst[14].u_f0          |vnu3_f0_31                     |   129|
|161   |    func_ram_00                        |sym_vn_lut_in_1442             |    65|
|162   |      rank_m                           |sym_vn_rank_1447               |    32|
|163   |        bank0                          |sym_vn_lut_1448                |     8|
|164   |        bank1                          |sym_vn_lut_1449                |     8|
|165   |    func_ram_01                        |sym_vn_lut_in_1443             |    64|
|166   |      rank_m                           |sym_vn_rank_1444               |    32|
|167   |        bank0                          |sym_vn_lut_1445                |     8|
|168   |        bank1                          |sym_vn_lut_1446                |     8|
|169   |  \vnu3_204_102_inst[14].u_f1          |vnu3_f1_32                     |   295|
|170   |    func_ram_10                        |sym_vn_lut_out_1430            |   110|
|171   |      rank_m                           |sym_vn_rank_1439               |    45|
|172   |        bank0                          |sym_vn_lut_1440                |    20|
|173   |        bank1                          |sym_vn_lut_1441                |     9|
|174   |    func_ram_11                        |sym_vn_lut_out_1431            |    89|
|175   |      rank_m                           |sym_vn_rank_1436               |    44|
|176   |        bank0                          |sym_vn_lut_1437                |    20|
|177   |        bank1                          |sym_vn_lut_1438                |     8|
|178   |    func_ram_12                        |sym_vn_lut_out_1432            |    96|
|179   |      rank_m                           |sym_vn_rank_1433               |    44|
|180   |        bank0                          |sym_vn_lut_1434                |    20|
|181   |        bank1                          |sym_vn_lut_1435                |     8|
|182   |  \vnu3_204_102_inst[14].u_f2          |dnu_f0_33                      |    51|
|183   |    func_ram_10                        |sym_dn_lut_out_1426            |    51|
|184   |      rank_m                           |sym_dn_rank_1427               |    21|
|185   |        bank0                          |sym_dn_lut_1428                |    14|
|186   |        bank1                          |sym_dn_lut_1429                |     3|
|187   |  \vnu3_204_102_inst[14].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_34  |     9|
|188   |  \vnu3_204_102_inst[14].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_35  |     9|
|189   |  \vnu3_204_102_inst[14].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_36  |     9|
|190   |  \vnu3_204_102_inst[14].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_37  |     9|
|191   |  \vnu3_204_102_inst[15].u_f0          |vnu3_f0_38                     |   129|
|192   |    func_ram_00                        |sym_vn_lut_in_1418             |    65|
|193   |      rank_m                           |sym_vn_rank_1423               |    32|
|194   |        bank0                          |sym_vn_lut_1424                |     8|
|195   |        bank1                          |sym_vn_lut_1425                |     8|
|196   |    func_ram_01                        |sym_vn_lut_in_1419             |    64|
|197   |      rank_m                           |sym_vn_rank_1420               |    32|
|198   |        bank0                          |sym_vn_lut_1421                |     8|
|199   |        bank1                          |sym_vn_lut_1422                |     8|
|200   |  \vnu3_204_102_inst[15].u_f1          |vnu3_f1_39                     |   295|
|201   |    func_ram_10                        |sym_vn_lut_out_1406            |   110|
|202   |      rank_m                           |sym_vn_rank_1415               |    45|
|203   |        bank0                          |sym_vn_lut_1416                |    20|
|204   |        bank1                          |sym_vn_lut_1417                |     9|
|205   |    func_ram_11                        |sym_vn_lut_out_1407            |    89|
|206   |      rank_m                           |sym_vn_rank_1412               |    44|
|207   |        bank0                          |sym_vn_lut_1413                |    20|
|208   |        bank1                          |sym_vn_lut_1414                |     8|
|209   |    func_ram_12                        |sym_vn_lut_out_1408            |    96|
|210   |      rank_m                           |sym_vn_rank_1409               |    44|
|211   |        bank0                          |sym_vn_lut_1410                |    20|
|212   |        bank1                          |sym_vn_lut_1411                |     8|
|213   |  \vnu3_204_102_inst[15].u_f2          |dnu_f0_40                      |    51|
|214   |    func_ram_10                        |sym_dn_lut_out_1402            |    51|
|215   |      rank_m                           |sym_dn_rank_1403               |    21|
|216   |        bank0                          |sym_dn_lut_1404                |    14|
|217   |        bank1                          |sym_dn_lut_1405                |     3|
|218   |  \vnu3_204_102_inst[15].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_41  |     9|
|219   |  \vnu3_204_102_inst[15].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_42  |     9|
|220   |  \vnu3_204_102_inst[15].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_43  |     9|
|221   |  \vnu3_204_102_inst[15].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_44  |     9|
|222   |  \vnu3_204_102_inst[16].u_f0          |vnu3_f0_45                     |   129|
|223   |    func_ram_00                        |sym_vn_lut_in_1394             |    65|
|224   |      rank_m                           |sym_vn_rank_1399               |    32|
|225   |        bank0                          |sym_vn_lut_1400                |     8|
|226   |        bank1                          |sym_vn_lut_1401                |     8|
|227   |    func_ram_01                        |sym_vn_lut_in_1395             |    64|
|228   |      rank_m                           |sym_vn_rank_1396               |    32|
|229   |        bank0                          |sym_vn_lut_1397                |     8|
|230   |        bank1                          |sym_vn_lut_1398                |     8|
|231   |  \vnu3_204_102_inst[16].u_f1          |vnu3_f1_46                     |   295|
|232   |    func_ram_10                        |sym_vn_lut_out_1382            |   110|
|233   |      rank_m                           |sym_vn_rank_1391               |    45|
|234   |        bank0                          |sym_vn_lut_1392                |    20|
|235   |        bank1                          |sym_vn_lut_1393                |     9|
|236   |    func_ram_11                        |sym_vn_lut_out_1383            |    89|
|237   |      rank_m                           |sym_vn_rank_1388               |    44|
|238   |        bank0                          |sym_vn_lut_1389                |    20|
|239   |        bank1                          |sym_vn_lut_1390                |     8|
|240   |    func_ram_12                        |sym_vn_lut_out_1384            |    96|
|241   |      rank_m                           |sym_vn_rank_1385               |    44|
|242   |        bank0                          |sym_vn_lut_1386                |    20|
|243   |        bank1                          |sym_vn_lut_1387                |     8|
|244   |  \vnu3_204_102_inst[16].u_f2          |dnu_f0_47                      |    52|
|245   |    func_ram_10                        |sym_dn_lut_out_1378            |    52|
|246   |      rank_m                           |sym_dn_rank_1379               |    21|
|247   |        bank0                          |sym_dn_lut_1380                |    14|
|248   |        bank1                          |sym_dn_lut_1381                |     3|
|249   |  \vnu3_204_102_inst[16].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_48  |     9|
|250   |  \vnu3_204_102_inst[16].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_49  |     9|
|251   |  \vnu3_204_102_inst[16].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_50  |     9|
|252   |  \vnu3_204_102_inst[16].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_51  |     9|
|253   |  \vnu3_204_102_inst[17].u_f0          |vnu3_f0_52                     |   129|
|254   |    func_ram_00                        |sym_vn_lut_in_1370             |    65|
|255   |      rank_m                           |sym_vn_rank_1375               |    32|
|256   |        bank0                          |sym_vn_lut_1376                |     8|
|257   |        bank1                          |sym_vn_lut_1377                |     8|
|258   |    func_ram_01                        |sym_vn_lut_in_1371             |    64|
|259   |      rank_m                           |sym_vn_rank_1372               |    32|
|260   |        bank0                          |sym_vn_lut_1373                |     8|
|261   |        bank1                          |sym_vn_lut_1374                |     8|
|262   |  \vnu3_204_102_inst[17].u_f1          |vnu3_f1_53                     |   295|
|263   |    func_ram_10                        |sym_vn_lut_out_1358            |   110|
|264   |      rank_m                           |sym_vn_rank_1367               |    45|
|265   |        bank0                          |sym_vn_lut_1368                |    20|
|266   |        bank1                          |sym_vn_lut_1369                |     9|
|267   |    func_ram_11                        |sym_vn_lut_out_1359            |    89|
|268   |      rank_m                           |sym_vn_rank_1364               |    44|
|269   |        bank0                          |sym_vn_lut_1365                |    20|
|270   |        bank1                          |sym_vn_lut_1366                |     8|
|271   |    func_ram_12                        |sym_vn_lut_out_1360            |    96|
|272   |      rank_m                           |sym_vn_rank_1361               |    44|
|273   |        bank0                          |sym_vn_lut_1362                |    20|
|274   |        bank1                          |sym_vn_lut_1363                |     8|
|275   |  \vnu3_204_102_inst[17].u_f2          |dnu_f0_54                      |    51|
|276   |    func_ram_10                        |sym_dn_lut_out_1354            |    51|
|277   |      rank_m                           |sym_dn_rank_1355               |    21|
|278   |        bank0                          |sym_dn_lut_1356                |    14|
|279   |        bank1                          |sym_dn_lut_1357                |     3|
|280   |  \vnu3_204_102_inst[17].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_55  |     9|
|281   |  \vnu3_204_102_inst[17].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_56  |     9|
|282   |  \vnu3_204_102_inst[17].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_57  |     9|
|283   |  \vnu3_204_102_inst[17].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_58  |     9|
|284   |  \vnu3_204_102_inst[18].u_f0          |vnu3_f0_59                     |   129|
|285   |    func_ram_00                        |sym_vn_lut_in_1346             |    65|
|286   |      rank_m                           |sym_vn_rank_1351               |    32|
|287   |        bank0                          |sym_vn_lut_1352                |     8|
|288   |        bank1                          |sym_vn_lut_1353                |     8|
|289   |    func_ram_01                        |sym_vn_lut_in_1347             |    64|
|290   |      rank_m                           |sym_vn_rank_1348               |    32|
|291   |        bank0                          |sym_vn_lut_1349                |     8|
|292   |        bank1                          |sym_vn_lut_1350                |     8|
|293   |  \vnu3_204_102_inst[18].u_f1          |vnu3_f1_60                     |   295|
|294   |    func_ram_10                        |sym_vn_lut_out_1334            |   110|
|295   |      rank_m                           |sym_vn_rank_1343               |    45|
|296   |        bank0                          |sym_vn_lut_1344                |    20|
|297   |        bank1                          |sym_vn_lut_1345                |     9|
|298   |    func_ram_11                        |sym_vn_lut_out_1335            |    89|
|299   |      rank_m                           |sym_vn_rank_1340               |    44|
|300   |        bank0                          |sym_vn_lut_1341                |    20|
|301   |        bank1                          |sym_vn_lut_1342                |     8|
|302   |    func_ram_12                        |sym_vn_lut_out_1336            |    96|
|303   |      rank_m                           |sym_vn_rank_1337               |    44|
|304   |        bank0                          |sym_vn_lut_1338                |    20|
|305   |        bank1                          |sym_vn_lut_1339                |     8|
|306   |  \vnu3_204_102_inst[18].u_f2          |dnu_f0_61                      |    51|
|307   |    func_ram_10                        |sym_dn_lut_out_1330            |    51|
|308   |      rank_m                           |sym_dn_rank_1331               |    21|
|309   |        bank0                          |sym_dn_lut_1332                |    14|
|310   |        bank1                          |sym_dn_lut_1333                |     3|
|311   |  \vnu3_204_102_inst[18].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_62  |     9|
|312   |  \vnu3_204_102_inst[18].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_63  |     9|
|313   |  \vnu3_204_102_inst[18].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_64  |     9|
|314   |  \vnu3_204_102_inst[18].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_65  |     9|
|315   |  \vnu3_204_102_inst[19].u_f0          |vnu3_f0_66                     |   129|
|316   |    func_ram_00                        |sym_vn_lut_in_1322             |    65|
|317   |      rank_m                           |sym_vn_rank_1327               |    32|
|318   |        bank0                          |sym_vn_lut_1328                |     8|
|319   |        bank1                          |sym_vn_lut_1329                |     8|
|320   |    func_ram_01                        |sym_vn_lut_in_1323             |    64|
|321   |      rank_m                           |sym_vn_rank_1324               |    32|
|322   |        bank0                          |sym_vn_lut_1325                |     8|
|323   |        bank1                          |sym_vn_lut_1326                |     8|
|324   |  \vnu3_204_102_inst[19].u_f1          |vnu3_f1_67                     |   295|
|325   |    func_ram_10                        |sym_vn_lut_out_1310            |   110|
|326   |      rank_m                           |sym_vn_rank_1319               |    45|
|327   |        bank0                          |sym_vn_lut_1320                |    20|
|328   |        bank1                          |sym_vn_lut_1321                |     9|
|329   |    func_ram_11                        |sym_vn_lut_out_1311            |    89|
|330   |      rank_m                           |sym_vn_rank_1316               |    44|
|331   |        bank0                          |sym_vn_lut_1317                |    20|
|332   |        bank1                          |sym_vn_lut_1318                |     8|
|333   |    func_ram_12                        |sym_vn_lut_out_1312            |    96|
|334   |      rank_m                           |sym_vn_rank_1313               |    44|
|335   |        bank0                          |sym_vn_lut_1314                |    20|
|336   |        bank1                          |sym_vn_lut_1315                |     8|
|337   |  \vnu3_204_102_inst[19].u_f2          |dnu_f0_68                      |    52|
|338   |    func_ram_10                        |sym_dn_lut_out_1306            |    52|
|339   |      rank_m                           |sym_dn_rank_1307               |    21|
|340   |        bank0                          |sym_dn_lut_1308                |    14|
|341   |        bank1                          |sym_dn_lut_1309                |     3|
|342   |  \vnu3_204_102_inst[19].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_69  |     5|
|343   |  \vnu3_204_102_inst[19].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_70  |     5|
|344   |  \vnu3_204_102_inst[19].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_71  |     5|
|345   |  \vnu3_204_102_inst[19].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_72  |     5|
|346   |  \vnu3_204_102_inst[1].u_f0           |vnu3_f0_73                     |   129|
|347   |    func_ram_00                        |sym_vn_lut_in_1298             |    65|
|348   |      rank_m                           |sym_vn_rank_1303               |    32|
|349   |        bank0                          |sym_vn_lut_1304                |     8|
|350   |        bank1                          |sym_vn_lut_1305                |     8|
|351   |    func_ram_01                        |sym_vn_lut_in_1299             |    64|
|352   |      rank_m                           |sym_vn_rank_1300               |    32|
|353   |        bank0                          |sym_vn_lut_1301                |     8|
|354   |        bank1                          |sym_vn_lut_1302                |     8|
|355   |  \vnu3_204_102_inst[1].u_f1           |vnu3_f1_74                     |   295|
|356   |    func_ram_10                        |sym_vn_lut_out_1286            |   110|
|357   |      rank_m                           |sym_vn_rank_1295               |    45|
|358   |        bank0                          |sym_vn_lut_1296                |    20|
|359   |        bank1                          |sym_vn_lut_1297                |     9|
|360   |    func_ram_11                        |sym_vn_lut_out_1287            |    89|
|361   |      rank_m                           |sym_vn_rank_1292               |    44|
|362   |        bank0                          |sym_vn_lut_1293                |    20|
|363   |        bank1                          |sym_vn_lut_1294                |     8|
|364   |    func_ram_12                        |sym_vn_lut_out_1288            |    96|
|365   |      rank_m                           |sym_vn_rank_1289               |    44|
|366   |        bank0                          |sym_vn_lut_1290                |    20|
|367   |        bank1                          |sym_vn_lut_1291                |     8|
|368   |  \vnu3_204_102_inst[1].u_f2           |dnu_f0_75                      |    52|
|369   |    func_ram_10                        |sym_dn_lut_out_1282            |    52|
|370   |      rank_m                           |sym_dn_rank_1283               |    21|
|371   |        bank0                          |sym_dn_lut_1284                |    14|
|372   |        bank1                          |sym_dn_lut_1285                |     3|
|373   |  \vnu3_204_102_inst[1].vnu0_c2v_p2s   |hulfDuplex_parallel2serial_76  |     5|
|374   |  \vnu3_204_102_inst[1].vnu1_c2v_p2s   |hulfDuplex_parallel2serial_77  |     5|
|375   |  \vnu3_204_102_inst[1].vnu2_c2v_p2s   |hulfDuplex_parallel2serial_78  |     5|
|376   |  \vnu3_204_102_inst[1].vnu3_c2v_p2s   |hulfDuplex_parallel2serial_79  |     5|
|377   |  \vnu3_204_102_inst[20].u_f0          |vnu3_f0_80                     |   129|
|378   |    func_ram_00                        |sym_vn_lut_in_1274             |    65|
|379   |      rank_m                           |sym_vn_rank_1279               |    32|
|380   |        bank0                          |sym_vn_lut_1280                |     8|
|381   |        bank1                          |sym_vn_lut_1281                |     8|
|382   |    func_ram_01                        |sym_vn_lut_in_1275             |    64|
|383   |      rank_m                           |sym_vn_rank_1276               |    32|
|384   |        bank0                          |sym_vn_lut_1277                |     8|
|385   |        bank1                          |sym_vn_lut_1278                |     8|
|386   |  \vnu3_204_102_inst[20].u_f1          |vnu3_f1_81                     |   295|
|387   |    func_ram_10                        |sym_vn_lut_out_1262            |   104|
|388   |      rank_m                           |sym_vn_rank_1271               |    45|
|389   |        bank0                          |sym_vn_lut_1272                |    20|
|390   |        bank1                          |sym_vn_lut_1273                |     9|
|391   |    func_ram_11                        |sym_vn_lut_out_1263            |    95|
|392   |      rank_m                           |sym_vn_rank_1268               |    44|
|393   |        bank0                          |sym_vn_lut_1269                |    20|
|394   |        bank1                          |sym_vn_lut_1270                |     8|
|395   |    func_ram_12                        |sym_vn_lut_out_1264            |    96|
|396   |      rank_m                           |sym_vn_rank_1265               |    44|
|397   |        bank0                          |sym_vn_lut_1266                |    20|
|398   |        bank1                          |sym_vn_lut_1267                |     8|
|399   |  \vnu3_204_102_inst[20].u_f2          |dnu_f0_82                      |    51|
|400   |    func_ram_10                        |sym_dn_lut_out_1258            |    51|
|401   |      rank_m                           |sym_dn_rank_1259               |    21|
|402   |        bank0                          |sym_dn_lut_1260                |    14|
|403   |        bank1                          |sym_dn_lut_1261                |     3|
|404   |  \vnu3_204_102_inst[20].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_83  |     9|
|405   |  \vnu3_204_102_inst[20].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_84  |     9|
|406   |  \vnu3_204_102_inst[20].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_85  |     5|
|407   |  \vnu3_204_102_inst[20].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_86  |     5|
|408   |  \vnu3_204_102_inst[21].u_f0          |vnu3_f0_87                     |   129|
|409   |    func_ram_00                        |sym_vn_lut_in_1250             |    65|
|410   |      rank_m                           |sym_vn_rank_1255               |    32|
|411   |        bank0                          |sym_vn_lut_1256                |     8|
|412   |        bank1                          |sym_vn_lut_1257                |     8|
|413   |    func_ram_01                        |sym_vn_lut_in_1251             |    64|
|414   |      rank_m                           |sym_vn_rank_1252               |    32|
|415   |        bank0                          |sym_vn_lut_1253                |     8|
|416   |        bank1                          |sym_vn_lut_1254                |     8|
|417   |  \vnu3_204_102_inst[21].u_f1          |vnu3_f1_88                     |   295|
|418   |    func_ram_10                        |sym_vn_lut_out_1238            |   104|
|419   |      rank_m                           |sym_vn_rank_1247               |    45|
|420   |        bank0                          |sym_vn_lut_1248                |    20|
|421   |        bank1                          |sym_vn_lut_1249                |     9|
|422   |    func_ram_11                        |sym_vn_lut_out_1239            |    95|
|423   |      rank_m                           |sym_vn_rank_1244               |    44|
|424   |        bank0                          |sym_vn_lut_1245                |    20|
|425   |        bank1                          |sym_vn_lut_1246                |     8|
|426   |    func_ram_12                        |sym_vn_lut_out_1240            |    96|
|427   |      rank_m                           |sym_vn_rank_1241               |    44|
|428   |        bank0                          |sym_vn_lut_1242                |    20|
|429   |        bank1                          |sym_vn_lut_1243                |     8|
|430   |  \vnu3_204_102_inst[21].u_f2          |dnu_f0_89                      |    51|
|431   |    func_ram_10                        |sym_dn_lut_out_1234            |    51|
|432   |      rank_m                           |sym_dn_rank_1235               |    21|
|433   |        bank0                          |sym_dn_lut_1236                |    14|
|434   |        bank1                          |sym_dn_lut_1237                |     3|
|435   |  \vnu3_204_102_inst[21].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_90  |     9|
|436   |  \vnu3_204_102_inst[21].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_91  |     9|
|437   |  \vnu3_204_102_inst[21].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_92  |     9|
|438   |  \vnu3_204_102_inst[21].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_93  |     9|
|439   |  \vnu3_204_102_inst[22].u_f0          |vnu3_f0_94                     |   129|
|440   |    func_ram_00                        |sym_vn_lut_in_1226             |    65|
|441   |      rank_m                           |sym_vn_rank_1231               |    32|
|442   |        bank0                          |sym_vn_lut_1232                |     8|
|443   |        bank1                          |sym_vn_lut_1233                |     8|
|444   |    func_ram_01                        |sym_vn_lut_in_1227             |    64|
|445   |      rank_m                           |sym_vn_rank_1228               |    32|
|446   |        bank0                          |sym_vn_lut_1229                |     8|
|447   |        bank1                          |sym_vn_lut_1230                |     8|
|448   |  \vnu3_204_102_inst[22].u_f1          |vnu3_f1_95                     |   296|
|449   |    func_ram_10                        |sym_vn_lut_out_1214            |   111|
|450   |      rank_m                           |sym_vn_rank_1223               |    45|
|451   |        bank0                          |sym_vn_lut_1224                |    20|
|452   |        bank1                          |sym_vn_lut_1225                |     9|
|453   |    func_ram_11                        |sym_vn_lut_out_1215            |    89|
|454   |      rank_m                           |sym_vn_rank_1220               |    44|
|455   |        bank0                          |sym_vn_lut_1221                |    20|
|456   |        bank1                          |sym_vn_lut_1222                |     8|
|457   |    func_ram_12                        |sym_vn_lut_out_1216            |    96|
|458   |      rank_m                           |sym_vn_rank_1217               |    44|
|459   |        bank0                          |sym_vn_lut_1218                |    20|
|460   |        bank1                          |sym_vn_lut_1219                |     8|
|461   |  \vnu3_204_102_inst[22].u_f2          |dnu_f0_96                      |    52|
|462   |    func_ram_10                        |sym_dn_lut_out_1210            |    52|
|463   |      rank_m                           |sym_dn_rank_1211               |    21|
|464   |        bank0                          |sym_dn_lut_1212                |    14|
|465   |        bank1                          |sym_dn_lut_1213                |     3|
|466   |  \vnu3_204_102_inst[22].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_97  |     5|
|467   |  \vnu3_204_102_inst[22].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_98  |     5|
|468   |  \vnu3_204_102_inst[22].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_99  |     9|
|469   |  \vnu3_204_102_inst[22].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_100 |     9|
|470   |  \vnu3_204_102_inst[23].u_f0          |vnu3_f0_101                    |   129|
|471   |    func_ram_00                        |sym_vn_lut_in_1202             |    65|
|472   |      rank_m                           |sym_vn_rank_1207               |    32|
|473   |        bank0                          |sym_vn_lut_1208                |     8|
|474   |        bank1                          |sym_vn_lut_1209                |     8|
|475   |    func_ram_01                        |sym_vn_lut_in_1203             |    64|
|476   |      rank_m                           |sym_vn_rank_1204               |    32|
|477   |        bank0                          |sym_vn_lut_1205                |     8|
|478   |        bank1                          |sym_vn_lut_1206                |     8|
|479   |  \vnu3_204_102_inst[23].u_f1          |vnu3_f1_102                    |   295|
|480   |    func_ram_10                        |sym_vn_lut_out_1190            |   110|
|481   |      rank_m                           |sym_vn_rank_1199               |    45|
|482   |        bank0                          |sym_vn_lut_1200                |    20|
|483   |        bank1                          |sym_vn_lut_1201                |     9|
|484   |    func_ram_11                        |sym_vn_lut_out_1191            |    89|
|485   |      rank_m                           |sym_vn_rank_1196               |    44|
|486   |        bank0                          |sym_vn_lut_1197                |    20|
|487   |        bank1                          |sym_vn_lut_1198                |     8|
|488   |    func_ram_12                        |sym_vn_lut_out_1192            |    96|
|489   |      rank_m                           |sym_vn_rank_1193               |    44|
|490   |        bank0                          |sym_vn_lut_1194                |    20|
|491   |        bank1                          |sym_vn_lut_1195                |     8|
|492   |  \vnu3_204_102_inst[23].u_f2          |dnu_f0_103                     |    51|
|493   |    func_ram_10                        |sym_dn_lut_out_1186            |    51|
|494   |      rank_m                           |sym_dn_rank_1187               |    21|
|495   |        bank0                          |sym_dn_lut_1188                |    14|
|496   |        bank1                          |sym_dn_lut_1189                |     3|
|497   |  \vnu3_204_102_inst[23].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_104 |     5|
|498   |  \vnu3_204_102_inst[23].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_105 |     5|
|499   |  \vnu3_204_102_inst[23].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_106 |     5|
|500   |  \vnu3_204_102_inst[23].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_107 |     5|
|501   |  \vnu3_204_102_inst[24].u_f0          |vnu3_f0_108                    |   129|
|502   |    func_ram_00                        |sym_vn_lut_in_1178             |    65|
|503   |      rank_m                           |sym_vn_rank_1183               |    32|
|504   |        bank0                          |sym_vn_lut_1184                |     8|
|505   |        bank1                          |sym_vn_lut_1185                |     8|
|506   |    func_ram_01                        |sym_vn_lut_in_1179             |    64|
|507   |      rank_m                           |sym_vn_rank_1180               |    32|
|508   |        bank0                          |sym_vn_lut_1181                |     8|
|509   |        bank1                          |sym_vn_lut_1182                |     8|
|510   |  \vnu3_204_102_inst[24].u_f1          |vnu3_f1_109                    |   295|
|511   |    func_ram_10                        |sym_vn_lut_out_1166            |   110|
|512   |      rank_m                           |sym_vn_rank_1175               |    45|
|513   |        bank0                          |sym_vn_lut_1176                |    20|
|514   |        bank1                          |sym_vn_lut_1177                |     9|
|515   |    func_ram_11                        |sym_vn_lut_out_1167            |    89|
|516   |      rank_m                           |sym_vn_rank_1172               |    44|
|517   |        bank0                          |sym_vn_lut_1173                |    20|
|518   |        bank1                          |sym_vn_lut_1174                |     8|
|519   |    func_ram_12                        |sym_vn_lut_out_1168            |    96|
|520   |      rank_m                           |sym_vn_rank_1169               |    44|
|521   |        bank0                          |sym_vn_lut_1170                |    20|
|522   |        bank1                          |sym_vn_lut_1171                |     8|
|523   |  \vnu3_204_102_inst[24].u_f2          |dnu_f0_110                     |    51|
|524   |    func_ram_10                        |sym_dn_lut_out_1162            |    51|
|525   |      rank_m                           |sym_dn_rank_1163               |    21|
|526   |        bank0                          |sym_dn_lut_1164                |    14|
|527   |        bank1                          |sym_dn_lut_1165                |     3|
|528   |  \vnu3_204_102_inst[24].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_111 |     5|
|529   |  \vnu3_204_102_inst[24].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_112 |     5|
|530   |  \vnu3_204_102_inst[24].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_113 |     5|
|531   |  \vnu3_204_102_inst[24].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_114 |     5|
|532   |  \vnu3_204_102_inst[25].u_f0          |vnu3_f0_115                    |   129|
|533   |    func_ram_00                        |sym_vn_lut_in_1154             |    65|
|534   |      rank_m                           |sym_vn_rank_1159               |    32|
|535   |        bank0                          |sym_vn_lut_1160                |     8|
|536   |        bank1                          |sym_vn_lut_1161                |     8|
|537   |    func_ram_01                        |sym_vn_lut_in_1155             |    64|
|538   |      rank_m                           |sym_vn_rank_1156               |    32|
|539   |        bank0                          |sym_vn_lut_1157                |     8|
|540   |        bank1                          |sym_vn_lut_1158                |     8|
|541   |  \vnu3_204_102_inst[25].u_f1          |vnu3_f1_116                    |   295|
|542   |    func_ram_10                        |sym_vn_lut_out_1142            |   101|
|543   |      rank_m                           |sym_vn_rank_1151               |    45|
|544   |        bank0                          |sym_vn_lut_1152                |    20|
|545   |        bank1                          |sym_vn_lut_1153                |     9|
|546   |    func_ram_11                        |sym_vn_lut_out_1143            |    98|
|547   |      rank_m                           |sym_vn_rank_1148               |    44|
|548   |        bank0                          |sym_vn_lut_1149                |    20|
|549   |        bank1                          |sym_vn_lut_1150                |     8|
|550   |    func_ram_12                        |sym_vn_lut_out_1144            |    96|
|551   |      rank_m                           |sym_vn_rank_1145               |    44|
|552   |        bank0                          |sym_vn_lut_1146                |    20|
|553   |        bank1                          |sym_vn_lut_1147                |     8|
|554   |  \vnu3_204_102_inst[25].u_f2          |dnu_f0_117                     |    52|
|555   |    func_ram_10                        |sym_dn_lut_out_1138            |    52|
|556   |      rank_m                           |sym_dn_rank_1139               |    21|
|557   |        bank0                          |sym_dn_lut_1140                |    14|
|558   |        bank1                          |sym_dn_lut_1141                |     3|
|559   |  \vnu3_204_102_inst[25].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_118 |     5|
|560   |  \vnu3_204_102_inst[25].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_119 |     9|
|561   |  \vnu3_204_102_inst[25].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_120 |     5|
|562   |  \vnu3_204_102_inst[25].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_121 |     5|
|563   |  \vnu3_204_102_inst[26].u_f0          |vnu3_f0_122                    |   129|
|564   |    func_ram_00                        |sym_vn_lut_in_1130             |    65|
|565   |      rank_m                           |sym_vn_rank_1135               |    32|
|566   |        bank0                          |sym_vn_lut_1136                |     8|
|567   |        bank1                          |sym_vn_lut_1137                |     8|
|568   |    func_ram_01                        |sym_vn_lut_in_1131             |    64|
|569   |      rank_m                           |sym_vn_rank_1132               |    32|
|570   |        bank0                          |sym_vn_lut_1133                |     8|
|571   |        bank1                          |sym_vn_lut_1134                |     8|
|572   |  \vnu3_204_102_inst[26].u_f1          |vnu3_f1_123                    |   295|
|573   |    func_ram_10                        |sym_vn_lut_out_1118            |   104|
|574   |      rank_m                           |sym_vn_rank_1127               |    45|
|575   |        bank0                          |sym_vn_lut_1128                |    20|
|576   |        bank1                          |sym_vn_lut_1129                |     9|
|577   |    func_ram_11                        |sym_vn_lut_out_1119            |    95|
|578   |      rank_m                           |sym_vn_rank_1124               |    44|
|579   |        bank0                          |sym_vn_lut_1125                |    20|
|580   |        bank1                          |sym_vn_lut_1126                |     8|
|581   |    func_ram_12                        |sym_vn_lut_out_1120            |    96|
|582   |      rank_m                           |sym_vn_rank_1121               |    44|
|583   |        bank0                          |sym_vn_lut_1122                |    20|
|584   |        bank1                          |sym_vn_lut_1123                |     8|
|585   |  \vnu3_204_102_inst[26].u_f2          |dnu_f0_124                     |    51|
|586   |    func_ram_10                        |sym_dn_lut_out_1114            |    51|
|587   |      rank_m                           |sym_dn_rank_1115               |    21|
|588   |        bank0                          |sym_dn_lut_1116                |    14|
|589   |        bank1                          |sym_dn_lut_1117                |     3|
|590   |  \vnu3_204_102_inst[26].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_125 |     9|
|591   |  \vnu3_204_102_inst[26].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_126 |     9|
|592   |  \vnu3_204_102_inst[26].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_127 |     9|
|593   |  \vnu3_204_102_inst[26].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_128 |     5|
|594   |  \vnu3_204_102_inst[27].u_f0          |vnu3_f0_129                    |   129|
|595   |    func_ram_00                        |sym_vn_lut_in_1106             |    65|
|596   |      rank_m                           |sym_vn_rank_1111               |    32|
|597   |        bank0                          |sym_vn_lut_1112                |     8|
|598   |        bank1                          |sym_vn_lut_1113                |     8|
|599   |    func_ram_01                        |sym_vn_lut_in_1107             |    64|
|600   |      rank_m                           |sym_vn_rank_1108               |    32|
|601   |        bank0                          |sym_vn_lut_1109                |     8|
|602   |        bank1                          |sym_vn_lut_1110                |     8|
|603   |  \vnu3_204_102_inst[27].u_f1          |vnu3_f1_130                    |   296|
|604   |    func_ram_10                        |sym_vn_lut_out_1094            |   111|
|605   |      rank_m                           |sym_vn_rank_1103               |    45|
|606   |        bank0                          |sym_vn_lut_1104                |    20|
|607   |        bank1                          |sym_vn_lut_1105                |     9|
|608   |    func_ram_11                        |sym_vn_lut_out_1095            |    89|
|609   |      rank_m                           |sym_vn_rank_1100               |    44|
|610   |        bank0                          |sym_vn_lut_1101                |    20|
|611   |        bank1                          |sym_vn_lut_1102                |     8|
|612   |    func_ram_12                        |sym_vn_lut_out_1096            |    96|
|613   |      rank_m                           |sym_vn_rank_1097               |    44|
|614   |        bank0                          |sym_vn_lut_1098                |    20|
|615   |        bank1                          |sym_vn_lut_1099                |     8|
|616   |  \vnu3_204_102_inst[27].u_f2          |dnu_f0_131                     |    51|
|617   |    func_ram_10                        |sym_dn_lut_out_1090            |    51|
|618   |      rank_m                           |sym_dn_rank_1091               |    21|
|619   |        bank0                          |sym_dn_lut_1092                |    14|
|620   |        bank1                          |sym_dn_lut_1093                |     3|
|621   |  \vnu3_204_102_inst[27].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_132 |     5|
|622   |  \vnu3_204_102_inst[27].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_133 |     5|
|623   |  \vnu3_204_102_inst[27].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_134 |     5|
|624   |  \vnu3_204_102_inst[27].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_135 |     9|
|625   |  \vnu3_204_102_inst[28].u_f0          |vnu3_f0_136                    |   129|
|626   |    func_ram_00                        |sym_vn_lut_in_1082             |    65|
|627   |      rank_m                           |sym_vn_rank_1087               |    32|
|628   |        bank0                          |sym_vn_lut_1088                |     8|
|629   |        bank1                          |sym_vn_lut_1089                |     8|
|630   |    func_ram_01                        |sym_vn_lut_in_1083             |    64|
|631   |      rank_m                           |sym_vn_rank_1084               |    32|
|632   |        bank0                          |sym_vn_lut_1085                |     8|
|633   |        bank1                          |sym_vn_lut_1086                |     8|
|634   |  \vnu3_204_102_inst[28].u_f1          |vnu3_f1_137                    |   295|
|635   |    func_ram_10                        |sym_vn_lut_out_1070            |   110|
|636   |      rank_m                           |sym_vn_rank_1079               |    45|
|637   |        bank0                          |sym_vn_lut_1080                |    20|
|638   |        bank1                          |sym_vn_lut_1081                |     9|
|639   |    func_ram_11                        |sym_vn_lut_out_1071            |    89|
|640   |      rank_m                           |sym_vn_rank_1076               |    44|
|641   |        bank0                          |sym_vn_lut_1077                |    20|
|642   |        bank1                          |sym_vn_lut_1078                |     8|
|643   |    func_ram_12                        |sym_vn_lut_out_1072            |    96|
|644   |      rank_m                           |sym_vn_rank_1073               |    44|
|645   |        bank0                          |sym_vn_lut_1074                |    20|
|646   |        bank1                          |sym_vn_lut_1075                |     8|
|647   |  \vnu3_204_102_inst[28].u_f2          |dnu_f0_138                     |    52|
|648   |    func_ram_10                        |sym_dn_lut_out_1066            |    52|
|649   |      rank_m                           |sym_dn_rank_1067               |    21|
|650   |        bank0                          |sym_dn_lut_1068                |    14|
|651   |        bank1                          |sym_dn_lut_1069                |     3|
|652   |  \vnu3_204_102_inst[28].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_139 |     5|
|653   |  \vnu3_204_102_inst[28].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_140 |     5|
|654   |  \vnu3_204_102_inst[28].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_141 |     5|
|655   |  \vnu3_204_102_inst[28].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_142 |     5|
|656   |  \vnu3_204_102_inst[29].u_f0          |vnu3_f0_143                    |   129|
|657   |    func_ram_00                        |sym_vn_lut_in_1058             |    65|
|658   |      rank_m                           |sym_vn_rank_1063               |    32|
|659   |        bank0                          |sym_vn_lut_1064                |     8|
|660   |        bank1                          |sym_vn_lut_1065                |     8|
|661   |    func_ram_01                        |sym_vn_lut_in_1059             |    64|
|662   |      rank_m                           |sym_vn_rank_1060               |    32|
|663   |        bank0                          |sym_vn_lut_1061                |     8|
|664   |        bank1                          |sym_vn_lut_1062                |     8|
|665   |  \vnu3_204_102_inst[29].u_f1          |vnu3_f1_144                    |   295|
|666   |    func_ram_10                        |sym_vn_lut_out_1046            |   101|
|667   |      rank_m                           |sym_vn_rank_1055               |    45|
|668   |        bank0                          |sym_vn_lut_1056                |    20|
|669   |        bank1                          |sym_vn_lut_1057                |     9|
|670   |    func_ram_11                        |sym_vn_lut_out_1047            |    98|
|671   |      rank_m                           |sym_vn_rank_1052               |    44|
|672   |        bank0                          |sym_vn_lut_1053                |    20|
|673   |        bank1                          |sym_vn_lut_1054                |     8|
|674   |    func_ram_12                        |sym_vn_lut_out_1048            |    96|
|675   |      rank_m                           |sym_vn_rank_1049               |    44|
|676   |        bank0                          |sym_vn_lut_1050                |    20|
|677   |        bank1                          |sym_vn_lut_1051                |     8|
|678   |  \vnu3_204_102_inst[29].u_f2          |dnu_f0_145                     |    51|
|679   |    func_ram_10                        |sym_dn_lut_out_1042            |    51|
|680   |      rank_m                           |sym_dn_rank_1043               |    21|
|681   |        bank0                          |sym_dn_lut_1044                |    14|
|682   |        bank1                          |sym_dn_lut_1045                |     3|
|683   |  \vnu3_204_102_inst[29].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_146 |     5|
|684   |  \vnu3_204_102_inst[29].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_147 |     9|
|685   |  \vnu3_204_102_inst[29].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_148 |     5|
|686   |  \vnu3_204_102_inst[29].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_149 |     5|
|687   |  \vnu3_204_102_inst[2].u_f0           |vnu3_f0_150                    |   129|
|688   |    func_ram_00                        |sym_vn_lut_in_1034             |    65|
|689   |      rank_m                           |sym_vn_rank_1039               |    32|
|690   |        bank0                          |sym_vn_lut_1040                |     8|
|691   |        bank1                          |sym_vn_lut_1041                |     8|
|692   |    func_ram_01                        |sym_vn_lut_in_1035             |    64|
|693   |      rank_m                           |sym_vn_rank_1036               |    32|
|694   |        bank0                          |sym_vn_lut_1037                |     8|
|695   |        bank1                          |sym_vn_lut_1038                |     8|
|696   |  \vnu3_204_102_inst[2].u_f1           |vnu3_f1_151                    |   296|
|697   |    func_ram_10                        |sym_vn_lut_out_1022            |   111|
|698   |      rank_m                           |sym_vn_rank_1031               |    45|
|699   |        bank0                          |sym_vn_lut_1032                |    20|
|700   |        bank1                          |sym_vn_lut_1033                |     9|
|701   |    func_ram_11                        |sym_vn_lut_out_1023            |    89|
|702   |      rank_m                           |sym_vn_rank_1028               |    44|
|703   |        bank0                          |sym_vn_lut_1029                |    20|
|704   |        bank1                          |sym_vn_lut_1030                |     8|
|705   |    func_ram_12                        |sym_vn_lut_out_1024            |    96|
|706   |      rank_m                           |sym_vn_rank_1025               |    44|
|707   |        bank0                          |sym_vn_lut_1026                |    20|
|708   |        bank1                          |sym_vn_lut_1027                |     8|
|709   |  \vnu3_204_102_inst[2].u_f2           |dnu_f0_152                     |    51|
|710   |    func_ram_10                        |sym_dn_lut_out_1018            |    51|
|711   |      rank_m                           |sym_dn_rank_1019               |    21|
|712   |        bank0                          |sym_dn_lut_1020                |    14|
|713   |        bank1                          |sym_dn_lut_1021                |     3|
|714   |  \vnu3_204_102_inst[2].vnu0_c2v_p2s   |hulfDuplex_parallel2serial_153 |     5|
|715   |  \vnu3_204_102_inst[2].vnu1_c2v_p2s   |hulfDuplex_parallel2serial_154 |     5|
|716   |  \vnu3_204_102_inst[2].vnu2_c2v_p2s   |hulfDuplex_parallel2serial_155 |     5|
|717   |  \vnu3_204_102_inst[2].vnu3_c2v_p2s   |hulfDuplex_parallel2serial_156 |     5|
|718   |  \vnu3_204_102_inst[30].u_f0          |vnu3_f0_157                    |   129|
|719   |    func_ram_00                        |sym_vn_lut_in_1010             |    65|
|720   |      rank_m                           |sym_vn_rank_1015               |    32|
|721   |        bank0                          |sym_vn_lut_1016                |     8|
|722   |        bank1                          |sym_vn_lut_1017                |     8|
|723   |    func_ram_01                        |sym_vn_lut_in_1011             |    64|
|724   |      rank_m                           |sym_vn_rank_1012               |    32|
|725   |        bank0                          |sym_vn_lut_1013                |     8|
|726   |        bank1                          |sym_vn_lut_1014                |     8|
|727   |  \vnu3_204_102_inst[30].u_f1          |vnu3_f1_158                    |   295|
|728   |    func_ram_10                        |sym_vn_lut_out_998             |   104|
|729   |      rank_m                           |sym_vn_rank_1007               |    45|
|730   |        bank0                          |sym_vn_lut_1008                |    20|
|731   |        bank1                          |sym_vn_lut_1009                |     9|
|732   |    func_ram_11                        |sym_vn_lut_out_999             |    95|
|733   |      rank_m                           |sym_vn_rank_1004               |    44|
|734   |        bank0                          |sym_vn_lut_1005                |    20|
|735   |        bank1                          |sym_vn_lut_1006                |     8|
|736   |    func_ram_12                        |sym_vn_lut_out_1000            |    96|
|737   |      rank_m                           |sym_vn_rank_1001               |    44|
|738   |        bank0                          |sym_vn_lut_1002                |    20|
|739   |        bank1                          |sym_vn_lut_1003                |     8|
|740   |  \vnu3_204_102_inst[30].u_f2          |dnu_f0_159                     |    51|
|741   |    func_ram_10                        |sym_dn_lut_out_994             |    51|
|742   |      rank_m                           |sym_dn_rank_995                |    21|
|743   |        bank0                          |sym_dn_lut_996                 |    14|
|744   |        bank1                          |sym_dn_lut_997                 |     3|
|745   |  \vnu3_204_102_inst[30].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_160 |     9|
|746   |  \vnu3_204_102_inst[30].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_161 |     9|
|747   |  \vnu3_204_102_inst[30].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_162 |     9|
|748   |  \vnu3_204_102_inst[30].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_163 |     9|
|749   |  \vnu3_204_102_inst[31].u_f0          |vnu3_f0_164                    |   129|
|750   |    func_ram_00                        |sym_vn_lut_in_986              |    65|
|751   |      rank_m                           |sym_vn_rank_991                |    32|
|752   |        bank0                          |sym_vn_lut_992                 |     8|
|753   |        bank1                          |sym_vn_lut_993                 |     8|
|754   |    func_ram_01                        |sym_vn_lut_in_987              |    64|
|755   |      rank_m                           |sym_vn_rank_988                |    32|
|756   |        bank0                          |sym_vn_lut_989                 |     8|
|757   |        bank1                          |sym_vn_lut_990                 |     8|
|758   |  \vnu3_204_102_inst[31].u_f1          |vnu3_f1_165                    |   296|
|759   |    func_ram_10                        |sym_vn_lut_out_974             |   111|
|760   |      rank_m                           |sym_vn_rank_983                |    45|
|761   |        bank0                          |sym_vn_lut_984                 |    20|
|762   |        bank1                          |sym_vn_lut_985                 |     9|
|763   |    func_ram_11                        |sym_vn_lut_out_975             |    89|
|764   |      rank_m                           |sym_vn_rank_980                |    44|
|765   |        bank0                          |sym_vn_lut_981                 |    20|
|766   |        bank1                          |sym_vn_lut_982                 |     8|
|767   |    func_ram_12                        |sym_vn_lut_out_976             |    96|
|768   |      rank_m                           |sym_vn_rank_977                |    44|
|769   |        bank0                          |sym_vn_lut_978                 |    20|
|770   |        bank1                          |sym_vn_lut_979                 |     8|
|771   |  \vnu3_204_102_inst[31].u_f2          |dnu_f0_166                     |    52|
|772   |    func_ram_10                        |sym_dn_lut_out_970             |    52|
|773   |      rank_m                           |sym_dn_rank_971                |    21|
|774   |        bank0                          |sym_dn_lut_972                 |    14|
|775   |        bank1                          |sym_dn_lut_973                 |     3|
|776   |  \vnu3_204_102_inst[31].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_167 |     5|
|777   |  \vnu3_204_102_inst[31].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_168 |     5|
|778   |  \vnu3_204_102_inst[31].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_169 |     5|
|779   |  \vnu3_204_102_inst[31].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_170 |     5|
|780   |  \vnu3_204_102_inst[32].u_f0          |vnu3_f0_171                    |   129|
|781   |    func_ram_00                        |sym_vn_lut_in_962              |    65|
|782   |      rank_m                           |sym_vn_rank_967                |    32|
|783   |        bank0                          |sym_vn_lut_968                 |     8|
|784   |        bank1                          |sym_vn_lut_969                 |     8|
|785   |    func_ram_01                        |sym_vn_lut_in_963              |    64|
|786   |      rank_m                           |sym_vn_rank_964                |    32|
|787   |        bank0                          |sym_vn_lut_965                 |     8|
|788   |        bank1                          |sym_vn_lut_966                 |     8|
|789   |  \vnu3_204_102_inst[32].u_f1          |vnu3_f1_172                    |   295|
|790   |    func_ram_10                        |sym_vn_lut_out_950             |   114|
|791   |      rank_m                           |sym_vn_rank_959                |    45|
|792   |        bank0                          |sym_vn_lut_960                 |    20|
|793   |        bank1                          |sym_vn_lut_961                 |     9|
|794   |    func_ram_11                        |sym_vn_lut_out_951             |    85|
|795   |      rank_m                           |sym_vn_rank_956                |    44|
|796   |        bank0                          |sym_vn_lut_957                 |    20|
|797   |        bank1                          |sym_vn_lut_958                 |     8|
|798   |    func_ram_12                        |sym_vn_lut_out_952             |    96|
|799   |      rank_m                           |sym_vn_rank_953                |    44|
|800   |        bank0                          |sym_vn_lut_954                 |    20|
|801   |        bank1                          |sym_vn_lut_955                 |     8|
|802   |  \vnu3_204_102_inst[32].u_f2          |dnu_f0_173                     |    51|
|803   |    func_ram_10                        |sym_dn_lut_out_946             |    51|
|804   |      rank_m                           |sym_dn_rank_947                |    21|
|805   |        bank0                          |sym_dn_lut_948                 |    14|
|806   |        bank1                          |sym_dn_lut_949                 |     3|
|807   |  \vnu3_204_102_inst[32].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_174 |     9|
|808   |  \vnu3_204_102_inst[32].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_175 |     5|
|809   |  \vnu3_204_102_inst[32].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_176 |     5|
|810   |  \vnu3_204_102_inst[32].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_177 |     9|
|811   |  \vnu3_204_102_inst[33].u_f0          |vnu3_f0_178                    |   129|
|812   |    func_ram_00                        |sym_vn_lut_in_938              |    65|
|813   |      rank_m                           |sym_vn_rank_943                |    32|
|814   |        bank0                          |sym_vn_lut_944                 |     8|
|815   |        bank1                          |sym_vn_lut_945                 |     8|
|816   |    func_ram_01                        |sym_vn_lut_in_939              |    64|
|817   |      rank_m                           |sym_vn_rank_940                |    32|
|818   |        bank0                          |sym_vn_lut_941                 |     8|
|819   |        bank1                          |sym_vn_lut_942                 |     8|
|820   |  \vnu3_204_102_inst[33].u_f1          |vnu3_f1_179                    |   296|
|821   |    func_ram_10                        |sym_vn_lut_out_926             |   115|
|822   |      rank_m                           |sym_vn_rank_935                |    45|
|823   |        bank0                          |sym_vn_lut_936                 |    20|
|824   |        bank1                          |sym_vn_lut_937                 |     9|
|825   |    func_ram_11                        |sym_vn_lut_out_927             |    85|
|826   |      rank_m                           |sym_vn_rank_932                |    44|
|827   |        bank0                          |sym_vn_lut_933                 |    20|
|828   |        bank1                          |sym_vn_lut_934                 |     8|
|829   |    func_ram_12                        |sym_vn_lut_out_928             |    96|
|830   |      rank_m                           |sym_vn_rank_929                |    44|
|831   |        bank0                          |sym_vn_lut_930                 |    20|
|832   |        bank1                          |sym_vn_lut_931                 |     8|
|833   |  \vnu3_204_102_inst[33].u_f2          |dnu_f0_180                     |    51|
|834   |    func_ram_10                        |sym_dn_lut_out_922             |    51|
|835   |      rank_m                           |sym_dn_rank_923                |    21|
|836   |        bank0                          |sym_dn_lut_924                 |    14|
|837   |        bank1                          |sym_dn_lut_925                 |     3|
|838   |  \vnu3_204_102_inst[33].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_181 |     9|
|839   |  \vnu3_204_102_inst[33].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_182 |     5|
|840   |  \vnu3_204_102_inst[33].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_183 |     5|
|841   |  \vnu3_204_102_inst[33].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_184 |     5|
|842   |  \vnu3_204_102_inst[34].u_f0          |vnu3_f0_185                    |   129|
|843   |    func_ram_00                        |sym_vn_lut_in_914              |    65|
|844   |      rank_m                           |sym_vn_rank_919                |    32|
|845   |        bank0                          |sym_vn_lut_920                 |     8|
|846   |        bank1                          |sym_vn_lut_921                 |     8|
|847   |    func_ram_01                        |sym_vn_lut_in_915              |    64|
|848   |      rank_m                           |sym_vn_rank_916                |    32|
|849   |        bank0                          |sym_vn_lut_917                 |     8|
|850   |        bank1                          |sym_vn_lut_918                 |     8|
|851   |  \vnu3_204_102_inst[34].u_f1          |vnu3_f1_186                    |   296|
|852   |    func_ram_10                        |sym_vn_lut_out_902             |   111|
|853   |      rank_m                           |sym_vn_rank_911                |    45|
|854   |        bank0                          |sym_vn_lut_912                 |    20|
|855   |        bank1                          |sym_vn_lut_913                 |     9|
|856   |    func_ram_11                        |sym_vn_lut_out_903             |    89|
|857   |      rank_m                           |sym_vn_rank_908                |    44|
|858   |        bank0                          |sym_vn_lut_909                 |    20|
|859   |        bank1                          |sym_vn_lut_910                 |     8|
|860   |    func_ram_12                        |sym_vn_lut_out_904             |    96|
|861   |      rank_m                           |sym_vn_rank_905                |    44|
|862   |        bank0                          |sym_vn_lut_906                 |    20|
|863   |        bank1                          |sym_vn_lut_907                 |     8|
|864   |  \vnu3_204_102_inst[34].u_f2          |dnu_f0_187                     |    52|
|865   |    func_ram_10                        |sym_dn_lut_out_898             |    52|
|866   |      rank_m                           |sym_dn_rank_899                |    21|
|867   |        bank0                          |sym_dn_lut_900                 |    14|
|868   |        bank1                          |sym_dn_lut_901                 |     3|
|869   |  \vnu3_204_102_inst[34].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_188 |     5|
|870   |  \vnu3_204_102_inst[34].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_189 |     5|
|871   |  \vnu3_204_102_inst[34].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_190 |     5|
|872   |  \vnu3_204_102_inst[34].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_191 |     5|
|873   |  \vnu3_204_102_inst[35].u_f0          |vnu3_f0_192                    |   129|
|874   |    func_ram_00                        |sym_vn_lut_in_890              |    65|
|875   |      rank_m                           |sym_vn_rank_895                |    32|
|876   |        bank0                          |sym_vn_lut_896                 |     8|
|877   |        bank1                          |sym_vn_lut_897                 |     8|
|878   |    func_ram_01                        |sym_vn_lut_in_891              |    64|
|879   |      rank_m                           |sym_vn_rank_892                |    32|
|880   |        bank0                          |sym_vn_lut_893                 |     8|
|881   |        bank1                          |sym_vn_lut_894                 |     8|
|882   |  \vnu3_204_102_inst[35].u_f1          |vnu3_f1_193                    |   296|
|883   |    func_ram_10                        |sym_vn_lut_out_878             |   102|
|884   |      rank_m                           |sym_vn_rank_887                |    45|
|885   |        bank0                          |sym_vn_lut_888                 |    20|
|886   |        bank1                          |sym_vn_lut_889                 |     9|
|887   |    func_ram_11                        |sym_vn_lut_out_879             |    98|
|888   |      rank_m                           |sym_vn_rank_884                |    44|
|889   |        bank0                          |sym_vn_lut_885                 |    20|
|890   |        bank1                          |sym_vn_lut_886                 |     8|
|891   |    func_ram_12                        |sym_vn_lut_out_880             |    96|
|892   |      rank_m                           |sym_vn_rank_881                |    44|
|893   |        bank0                          |sym_vn_lut_882                 |    20|
|894   |        bank1                          |sym_vn_lut_883                 |     8|
|895   |  \vnu3_204_102_inst[35].u_f2          |dnu_f0_194                     |    51|
|896   |    func_ram_10                        |sym_dn_lut_out_874             |    51|
|897   |      rank_m                           |sym_dn_rank_875                |    21|
|898   |        bank0                          |sym_dn_lut_876                 |    14|
|899   |        bank1                          |sym_dn_lut_877                 |     3|
|900   |  \vnu3_204_102_inst[35].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_195 |     5|
|901   |  \vnu3_204_102_inst[35].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_196 |     9|
|902   |  \vnu3_204_102_inst[35].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_197 |     5|
|903   |  \vnu3_204_102_inst[35].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_198 |     9|
|904   |  \vnu3_204_102_inst[36].u_f0          |vnu3_f0_199                    |   129|
|905   |    func_ram_00                        |sym_vn_lut_in_866              |    65|
|906   |      rank_m                           |sym_vn_rank_871                |    32|
|907   |        bank0                          |sym_vn_lut_872                 |     8|
|908   |        bank1                          |sym_vn_lut_873                 |     8|
|909   |    func_ram_01                        |sym_vn_lut_in_867              |    64|
|910   |      rank_m                           |sym_vn_rank_868                |    32|
|911   |        bank0                          |sym_vn_lut_869                 |     8|
|912   |        bank1                          |sym_vn_lut_870                 |     8|
|913   |  \vnu3_204_102_inst[36].u_f1          |vnu3_f1_200                    |   295|
|914   |    func_ram_10                        |sym_vn_lut_out_854             |   110|
|915   |      rank_m                           |sym_vn_rank_863                |    45|
|916   |        bank0                          |sym_vn_lut_864                 |    20|
|917   |        bank1                          |sym_vn_lut_865                 |     9|
|918   |    func_ram_11                        |sym_vn_lut_out_855             |    89|
|919   |      rank_m                           |sym_vn_rank_860                |    44|
|920   |        bank0                          |sym_vn_lut_861                 |    20|
|921   |        bank1                          |sym_vn_lut_862                 |     8|
|922   |    func_ram_12                        |sym_vn_lut_out_856             |    96|
|923   |      rank_m                           |sym_vn_rank_857                |    44|
|924   |        bank0                          |sym_vn_lut_858                 |    20|
|925   |        bank1                          |sym_vn_lut_859                 |     8|
|926   |  \vnu3_204_102_inst[36].u_f2          |dnu_f0_201                     |    51|
|927   |    func_ram_10                        |sym_dn_lut_out_850             |    51|
|928   |      rank_m                           |sym_dn_rank_851                |    21|
|929   |        bank0                          |sym_dn_lut_852                 |    14|
|930   |        bank1                          |sym_dn_lut_853                 |     3|
|931   |  \vnu3_204_102_inst[36].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_202 |     5|
|932   |  \vnu3_204_102_inst[36].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_203 |     5|
|933   |  \vnu3_204_102_inst[36].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_204 |     5|
|934   |  \vnu3_204_102_inst[36].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_205 |     5|
|935   |  \vnu3_204_102_inst[37].u_f0          |vnu3_f0_206                    |   129|
|936   |    func_ram_00                        |sym_vn_lut_in_842              |    65|
|937   |      rank_m                           |sym_vn_rank_847                |    32|
|938   |        bank0                          |sym_vn_lut_848                 |     8|
|939   |        bank1                          |sym_vn_lut_849                 |     8|
|940   |    func_ram_01                        |sym_vn_lut_in_843              |    64|
|941   |      rank_m                           |sym_vn_rank_844                |    32|
|942   |        bank0                          |sym_vn_lut_845                 |     8|
|943   |        bank1                          |sym_vn_lut_846                 |     8|
|944   |  \vnu3_204_102_inst[37].u_f1          |vnu3_f1_207                    |   296|
|945   |    func_ram_10                        |sym_vn_lut_out_830             |   111|
|946   |      rank_m                           |sym_vn_rank_839                |    45|
|947   |        bank0                          |sym_vn_lut_840                 |    20|
|948   |        bank1                          |sym_vn_lut_841                 |     9|
|949   |    func_ram_11                        |sym_vn_lut_out_831             |    89|
|950   |      rank_m                           |sym_vn_rank_836                |    44|
|951   |        bank0                          |sym_vn_lut_837                 |    20|
|952   |        bank1                          |sym_vn_lut_838                 |     8|
|953   |    func_ram_12                        |sym_vn_lut_out_832             |    96|
|954   |      rank_m                           |sym_vn_rank_833                |    44|
|955   |        bank0                          |sym_vn_lut_834                 |    20|
|956   |        bank1                          |sym_vn_lut_835                 |     8|
|957   |  \vnu3_204_102_inst[37].u_f2          |dnu_f0_208                     |    52|
|958   |    func_ram_10                        |sym_dn_lut_out_826             |    52|
|959   |      rank_m                           |sym_dn_rank_827                |    21|
|960   |        bank0                          |sym_dn_lut_828                 |    14|
|961   |        bank1                          |sym_dn_lut_829                 |     3|
|962   |  \vnu3_204_102_inst[37].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_209 |     5|
|963   |  \vnu3_204_102_inst[37].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_210 |     5|
|964   |  \vnu3_204_102_inst[37].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_211 |     9|
|965   |  \vnu3_204_102_inst[37].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_212 |     5|
|966   |  \vnu3_204_102_inst[38].u_f0          |vnu3_f0_213                    |   129|
|967   |    func_ram_00                        |sym_vn_lut_in_818              |    65|
|968   |      rank_m                           |sym_vn_rank_823                |    32|
|969   |        bank0                          |sym_vn_lut_824                 |     8|
|970   |        bank1                          |sym_vn_lut_825                 |     8|
|971   |    func_ram_01                        |sym_vn_lut_in_819              |    64|
|972   |      rank_m                           |sym_vn_rank_820                |    32|
|973   |        bank0                          |sym_vn_lut_821                 |     8|
|974   |        bank1                          |sym_vn_lut_822                 |     8|
|975   |  \vnu3_204_102_inst[38].u_f1          |vnu3_f1_214                    |   295|
|976   |    func_ram_10                        |sym_vn_lut_out_806             |   103|
|977   |      rank_m                           |sym_vn_rank_815                |    45|
|978   |        bank0                          |sym_vn_lut_816                 |    20|
|979   |        bank1                          |sym_vn_lut_817                 |     9|
|980   |    func_ram_11                        |sym_vn_lut_out_807             |    96|
|981   |      rank_m                           |sym_vn_rank_812                |    44|
|982   |        bank0                          |sym_vn_lut_813                 |    20|
|983   |        bank1                          |sym_vn_lut_814                 |     8|
|984   |    func_ram_12                        |sym_vn_lut_out_808             |    96|
|985   |      rank_m                           |sym_vn_rank_809                |    44|
|986   |        bank0                          |sym_vn_lut_810                 |    20|
|987   |        bank1                          |sym_vn_lut_811                 |     8|
|988   |  \vnu3_204_102_inst[38].u_f2          |dnu_f0_215                     |    51|
|989   |    func_ram_10                        |sym_dn_lut_out_802             |    51|
|990   |      rank_m                           |sym_dn_rank_803                |    21|
|991   |        bank0                          |sym_dn_lut_804                 |    14|
|992   |        bank1                          |sym_dn_lut_805                 |     3|
|993   |  \vnu3_204_102_inst[38].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_216 |     5|
|994   |  \vnu3_204_102_inst[38].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_217 |     5|
|995   |  \vnu3_204_102_inst[38].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_218 |     5|
|996   |  \vnu3_204_102_inst[38].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_219 |     5|
|997   |  \vnu3_204_102_inst[39].u_f0          |vnu3_f0_220                    |   129|
|998   |    func_ram_00                        |sym_vn_lut_in_794              |    65|
|999   |      rank_m                           |sym_vn_rank_799                |    32|
|1000  |        bank0                          |sym_vn_lut_800                 |     8|
|1001  |        bank1                          |sym_vn_lut_801                 |     8|
|1002  |    func_ram_01                        |sym_vn_lut_in_795              |    64|
|1003  |      rank_m                           |sym_vn_rank_796                |    32|
|1004  |        bank0                          |sym_vn_lut_797                 |     8|
|1005  |        bank1                          |sym_vn_lut_798                 |     8|
|1006  |  \vnu3_204_102_inst[39].u_f1          |vnu3_f1_221                    |   295|
|1007  |    func_ram_10                        |sym_vn_lut_out_782             |   114|
|1008  |      rank_m                           |sym_vn_rank_791                |    45|
|1009  |        bank0                          |sym_vn_lut_792                 |    20|
|1010  |        bank1                          |sym_vn_lut_793                 |     9|
|1011  |    func_ram_11                        |sym_vn_lut_out_783             |    85|
|1012  |      rank_m                           |sym_vn_rank_788                |    44|
|1013  |        bank0                          |sym_vn_lut_789                 |    20|
|1014  |        bank1                          |sym_vn_lut_790                 |     8|
|1015  |    func_ram_12                        |sym_vn_lut_out_784             |    96|
|1016  |      rank_m                           |sym_vn_rank_785                |    44|
|1017  |        bank0                          |sym_vn_lut_786                 |    20|
|1018  |        bank1                          |sym_vn_lut_787                 |     8|
|1019  |  \vnu3_204_102_inst[39].u_f2          |dnu_f0_222                     |    51|
|1020  |    func_ram_10                        |sym_dn_lut_out_778             |    51|
|1021  |      rank_m                           |sym_dn_rank_779                |    21|
|1022  |        bank0                          |sym_dn_lut_780                 |    14|
|1023  |        bank1                          |sym_dn_lut_781                 |     3|
|1024  |  \vnu3_204_102_inst[39].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_223 |     5|
|1025  |  \vnu3_204_102_inst[39].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_224 |     5|
|1026  |  \vnu3_204_102_inst[39].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_225 |     5|
|1027  |  \vnu3_204_102_inst[39].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_226 |     5|
|1028  |  \vnu3_204_102_inst[3].u_f0           |vnu3_f0_227                    |   129|
|1029  |    func_ram_00                        |sym_vn_lut_in_770              |    65|
|1030  |      rank_m                           |sym_vn_rank_775                |    32|
|1031  |        bank0                          |sym_vn_lut_776                 |     8|
|1032  |        bank1                          |sym_vn_lut_777                 |     8|
|1033  |    func_ram_01                        |sym_vn_lut_in_771              |    64|
|1034  |      rank_m                           |sym_vn_rank_772                |    32|
|1035  |        bank0                          |sym_vn_lut_773                 |     8|
|1036  |        bank1                          |sym_vn_lut_774                 |     8|
|1037  |  \vnu3_204_102_inst[3].u_f1           |vnu3_f1_228                    |   296|
|1038  |    func_ram_10                        |sym_vn_lut_out_758             |   111|
|1039  |      rank_m                           |sym_vn_rank_767                |    45|
|1040  |        bank0                          |sym_vn_lut_768                 |    20|
|1041  |        bank1                          |sym_vn_lut_769                 |     9|
|1042  |    func_ram_11                        |sym_vn_lut_out_759             |    89|
|1043  |      rank_m                           |sym_vn_rank_764                |    44|
|1044  |        bank0                          |sym_vn_lut_765                 |    20|
|1045  |        bank1                          |sym_vn_lut_766                 |     8|
|1046  |    func_ram_12                        |sym_vn_lut_out_760             |    96|
|1047  |      rank_m                           |sym_vn_rank_761                |    44|
|1048  |        bank0                          |sym_vn_lut_762                 |    20|
|1049  |        bank1                          |sym_vn_lut_763                 |     8|
|1050  |  \vnu3_204_102_inst[3].u_f2           |dnu_f0_229                     |    51|
|1051  |    func_ram_10                        |sym_dn_lut_out_754             |    51|
|1052  |      rank_m                           |sym_dn_rank_755                |    21|
|1053  |        bank0                          |sym_dn_lut_756                 |    14|
|1054  |        bank1                          |sym_dn_lut_757                 |     3|
|1055  |  \vnu3_204_102_inst[3].vnu0_c2v_p2s   |hulfDuplex_parallel2serial_230 |     5|
|1056  |  \vnu3_204_102_inst[3].vnu1_c2v_p2s   |hulfDuplex_parallel2serial_231 |     5|
|1057  |  \vnu3_204_102_inst[3].vnu2_c2v_p2s   |hulfDuplex_parallel2serial_232 |     5|
|1058  |  \vnu3_204_102_inst[3].vnu3_c2v_p2s   |hulfDuplex_parallel2serial_233 |     5|
|1059  |  \vnu3_204_102_inst[40].u_f0          |vnu3_f0_234                    |   129|
|1060  |    func_ram_00                        |sym_vn_lut_in_746              |    65|
|1061  |      rank_m                           |sym_vn_rank_751                |    32|
|1062  |        bank0                          |sym_vn_lut_752                 |     8|
|1063  |        bank1                          |sym_vn_lut_753                 |     8|
|1064  |    func_ram_01                        |sym_vn_lut_in_747              |    64|
|1065  |      rank_m                           |sym_vn_rank_748                |    32|
|1066  |        bank0                          |sym_vn_lut_749                 |     8|
|1067  |        bank1                          |sym_vn_lut_750                 |     8|
|1068  |  \vnu3_204_102_inst[40].u_f1          |vnu3_f1_235                    |   295|
|1069  |    func_ram_10                        |sym_vn_lut_out_734             |   100|
|1070  |      rank_m                           |sym_vn_rank_743                |    45|
|1071  |        bank0                          |sym_vn_lut_744                 |    20|
|1072  |        bank1                          |sym_vn_lut_745                 |     9|
|1073  |    func_ram_11                        |sym_vn_lut_out_735             |    99|
|1074  |      rank_m                           |sym_vn_rank_740                |    44|
|1075  |        bank0                          |sym_vn_lut_741                 |    20|
|1076  |        bank1                          |sym_vn_lut_742                 |     8|
|1077  |    func_ram_12                        |sym_vn_lut_out_736             |    96|
|1078  |      rank_m                           |sym_vn_rank_737                |    44|
|1079  |        bank0                          |sym_vn_lut_738                 |    20|
|1080  |        bank1                          |sym_vn_lut_739                 |     8|
|1081  |  \vnu3_204_102_inst[40].u_f2          |dnu_f0_236                     |    52|
|1082  |    func_ram_10                        |sym_dn_lut_out_730             |    52|
|1083  |      rank_m                           |sym_dn_rank_731                |    21|
|1084  |        bank0                          |sym_dn_lut_732                 |    14|
|1085  |        bank1                          |sym_dn_lut_733                 |     3|
|1086  |  \vnu3_204_102_inst[40].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_237 |     5|
|1087  |  \vnu3_204_102_inst[40].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_238 |     5|
|1088  |  \vnu3_204_102_inst[40].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_239 |     5|
|1089  |  \vnu3_204_102_inst[40].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_240 |     5|
|1090  |  \vnu3_204_102_inst[41].u_f0          |vnu3_f0_241                    |   129|
|1091  |    func_ram_00                        |sym_vn_lut_in_722              |    65|
|1092  |      rank_m                           |sym_vn_rank_727                |    32|
|1093  |        bank0                          |sym_vn_lut_728                 |     8|
|1094  |        bank1                          |sym_vn_lut_729                 |     8|
|1095  |    func_ram_01                        |sym_vn_lut_in_723              |    64|
|1096  |      rank_m                           |sym_vn_rank_724                |    32|
|1097  |        bank0                          |sym_vn_lut_725                 |     8|
|1098  |        bank1                          |sym_vn_lut_726                 |     8|
|1099  |  \vnu3_204_102_inst[41].u_f1          |vnu3_f1_242                    |   295|
|1100  |    func_ram_10                        |sym_vn_lut_out_710             |   110|
|1101  |      rank_m                           |sym_vn_rank_719                |    45|
|1102  |        bank0                          |sym_vn_lut_720                 |    20|
|1103  |        bank1                          |sym_vn_lut_721                 |     9|
|1104  |    func_ram_11                        |sym_vn_lut_out_711             |    89|
|1105  |      rank_m                           |sym_vn_rank_716                |    44|
|1106  |        bank0                          |sym_vn_lut_717                 |    20|
|1107  |        bank1                          |sym_vn_lut_718                 |     8|
|1108  |    func_ram_12                        |sym_vn_lut_out_712             |    96|
|1109  |      rank_m                           |sym_vn_rank_713                |    44|
|1110  |        bank0                          |sym_vn_lut_714                 |    20|
|1111  |        bank1                          |sym_vn_lut_715                 |     8|
|1112  |  \vnu3_204_102_inst[41].u_f2          |dnu_f0_243                     |    51|
|1113  |    func_ram_10                        |sym_dn_lut_out_706             |    51|
|1114  |      rank_m                           |sym_dn_rank_707                |    21|
|1115  |        bank0                          |sym_dn_lut_708                 |    14|
|1116  |        bank1                          |sym_dn_lut_709                 |     3|
|1117  |  \vnu3_204_102_inst[41].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_244 |     5|
|1118  |  \vnu3_204_102_inst[41].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_245 |     5|
|1119  |  \vnu3_204_102_inst[41].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_246 |     5|
|1120  |  \vnu3_204_102_inst[41].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_247 |     5|
|1121  |  \vnu3_204_102_inst[42].u_f0          |vnu3_f0_248                    |   129|
|1122  |    func_ram_00                        |sym_vn_lut_in_698              |    65|
|1123  |      rank_m                           |sym_vn_rank_703                |    32|
|1124  |        bank0                          |sym_vn_lut_704                 |     8|
|1125  |        bank1                          |sym_vn_lut_705                 |     8|
|1126  |    func_ram_01                        |sym_vn_lut_in_699              |    64|
|1127  |      rank_m                           |sym_vn_rank_700                |    32|
|1128  |        bank0                          |sym_vn_lut_701                 |     8|
|1129  |        bank1                          |sym_vn_lut_702                 |     8|
|1130  |  \vnu3_204_102_inst[42].u_f1          |vnu3_f1_249                    |   295|
|1131  |    func_ram_10                        |sym_vn_lut_out_686             |   110|
|1132  |      rank_m                           |sym_vn_rank_695                |    45|
|1133  |        bank0                          |sym_vn_lut_696                 |    20|
|1134  |        bank1                          |sym_vn_lut_697                 |     9|
|1135  |    func_ram_11                        |sym_vn_lut_out_687             |    89|
|1136  |      rank_m                           |sym_vn_rank_692                |    44|
|1137  |        bank0                          |sym_vn_lut_693                 |    20|
|1138  |        bank1                          |sym_vn_lut_694                 |     8|
|1139  |    func_ram_12                        |sym_vn_lut_out_688             |    96|
|1140  |      rank_m                           |sym_vn_rank_689                |    44|
|1141  |        bank0                          |sym_vn_lut_690                 |    20|
|1142  |        bank1                          |sym_vn_lut_691                 |     8|
|1143  |  \vnu3_204_102_inst[42].u_f2          |dnu_f0_250                     |    51|
|1144  |    func_ram_10                        |sym_dn_lut_out_682             |    51|
|1145  |      rank_m                           |sym_dn_rank_683                |    21|
|1146  |        bank0                          |sym_dn_lut_684                 |    14|
|1147  |        bank1                          |sym_dn_lut_685                 |     3|
|1148  |  \vnu3_204_102_inst[42].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_251 |     5|
|1149  |  \vnu3_204_102_inst[42].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_252 |     5|
|1150  |  \vnu3_204_102_inst[42].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_253 |     5|
|1151  |  \vnu3_204_102_inst[42].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_254 |     5|
|1152  |  \vnu3_204_102_inst[43].u_f0          |vnu3_f0_255                    |   129|
|1153  |    func_ram_00                        |sym_vn_lut_in_674              |    65|
|1154  |      rank_m                           |sym_vn_rank_679                |    32|
|1155  |        bank0                          |sym_vn_lut_680                 |     8|
|1156  |        bank1                          |sym_vn_lut_681                 |     8|
|1157  |    func_ram_01                        |sym_vn_lut_in_675              |    64|
|1158  |      rank_m                           |sym_vn_rank_676                |    32|
|1159  |        bank0                          |sym_vn_lut_677                 |     8|
|1160  |        bank1                          |sym_vn_lut_678                 |     8|
|1161  |  \vnu3_204_102_inst[43].u_f1          |vnu3_f1_256                    |   296|
|1162  |    func_ram_10                        |sym_vn_lut_out_662             |   111|
|1163  |      rank_m                           |sym_vn_rank_671                |    45|
|1164  |        bank0                          |sym_vn_lut_672                 |    20|
|1165  |        bank1                          |sym_vn_lut_673                 |     9|
|1166  |    func_ram_11                        |sym_vn_lut_out_663             |    89|
|1167  |      rank_m                           |sym_vn_rank_668                |    44|
|1168  |        bank0                          |sym_vn_lut_669                 |    20|
|1169  |        bank1                          |sym_vn_lut_670                 |     8|
|1170  |    func_ram_12                        |sym_vn_lut_out_664             |    96|
|1171  |      rank_m                           |sym_vn_rank_665                |    44|
|1172  |        bank0                          |sym_vn_lut_666                 |    20|
|1173  |        bank1                          |sym_vn_lut_667                 |     8|
|1174  |  \vnu3_204_102_inst[43].u_f2          |dnu_f0_257                     |    52|
|1175  |    func_ram_10                        |sym_dn_lut_out_658             |    52|
|1176  |      rank_m                           |sym_dn_rank_659                |    21|
|1177  |        bank0                          |sym_dn_lut_660                 |    14|
|1178  |        bank1                          |sym_dn_lut_661                 |     3|
|1179  |  \vnu3_204_102_inst[43].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_258 |     5|
|1180  |  \vnu3_204_102_inst[43].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_259 |     5|
|1181  |  \vnu3_204_102_inst[43].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_260 |     5|
|1182  |  \vnu3_204_102_inst[43].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_261 |     5|
|1183  |  \vnu3_204_102_inst[44].u_f0          |vnu3_f0_262                    |   129|
|1184  |    func_ram_00                        |sym_vn_lut_in_650              |    65|
|1185  |      rank_m                           |sym_vn_rank_655                |    32|
|1186  |        bank0                          |sym_vn_lut_656                 |     8|
|1187  |        bank1                          |sym_vn_lut_657                 |     8|
|1188  |    func_ram_01                        |sym_vn_lut_in_651              |    64|
|1189  |      rank_m                           |sym_vn_rank_652                |    32|
|1190  |        bank0                          |sym_vn_lut_653                 |     8|
|1191  |        bank1                          |sym_vn_lut_654                 |     8|
|1192  |  \vnu3_204_102_inst[44].u_f1          |vnu3_f1_263                    |   295|
|1193  |    func_ram_10                        |sym_vn_lut_out_638             |   110|
|1194  |      rank_m                           |sym_vn_rank_647                |    45|
|1195  |        bank0                          |sym_vn_lut_648                 |    20|
|1196  |        bank1                          |sym_vn_lut_649                 |     9|
|1197  |    func_ram_11                        |sym_vn_lut_out_639             |    89|
|1198  |      rank_m                           |sym_vn_rank_644                |    44|
|1199  |        bank0                          |sym_vn_lut_645                 |    20|
|1200  |        bank1                          |sym_vn_lut_646                 |     8|
|1201  |    func_ram_12                        |sym_vn_lut_out_640             |    96|
|1202  |      rank_m                           |sym_vn_rank_641                |    44|
|1203  |        bank0                          |sym_vn_lut_642                 |    20|
|1204  |        bank1                          |sym_vn_lut_643                 |     8|
|1205  |  \vnu3_204_102_inst[44].u_f2          |dnu_f0_264                     |    51|
|1206  |    func_ram_10                        |sym_dn_lut_out_634             |    51|
|1207  |      rank_m                           |sym_dn_rank_635                |    21|
|1208  |        bank0                          |sym_dn_lut_636                 |    14|
|1209  |        bank1                          |sym_dn_lut_637                 |     3|
|1210  |  \vnu3_204_102_inst[44].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_265 |     5|
|1211  |  \vnu3_204_102_inst[44].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_266 |     5|
|1212  |  \vnu3_204_102_inst[44].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_267 |     5|
|1213  |  \vnu3_204_102_inst[44].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_268 |     5|
|1214  |  \vnu3_204_102_inst[45].u_f0          |vnu3_f0_269                    |   129|
|1215  |    func_ram_00                        |sym_vn_lut_in_626              |    65|
|1216  |      rank_m                           |sym_vn_rank_631                |    32|
|1217  |        bank0                          |sym_vn_lut_632                 |     8|
|1218  |        bank1                          |sym_vn_lut_633                 |     8|
|1219  |    func_ram_01                        |sym_vn_lut_in_627              |    64|
|1220  |      rank_m                           |sym_vn_rank_628                |    32|
|1221  |        bank0                          |sym_vn_lut_629                 |     8|
|1222  |        bank1                          |sym_vn_lut_630                 |     8|
|1223  |  \vnu3_204_102_inst[45].u_f1          |vnu3_f1_270                    |   296|
|1224  |    func_ram_10                        |sym_vn_lut_out_614             |   111|
|1225  |      rank_m                           |sym_vn_rank_623                |    45|
|1226  |        bank0                          |sym_vn_lut_624                 |    20|
|1227  |        bank1                          |sym_vn_lut_625                 |     9|
|1228  |    func_ram_11                        |sym_vn_lut_out_615             |    89|
|1229  |      rank_m                           |sym_vn_rank_620                |    44|
|1230  |        bank0                          |sym_vn_lut_621                 |    20|
|1231  |        bank1                          |sym_vn_lut_622                 |     8|
|1232  |    func_ram_12                        |sym_vn_lut_out_616             |    96|
|1233  |      rank_m                           |sym_vn_rank_617                |    44|
|1234  |        bank0                          |sym_vn_lut_618                 |    20|
|1235  |        bank1                          |sym_vn_lut_619                 |     8|
|1236  |  \vnu3_204_102_inst[45].u_f2          |dnu_f0_271                     |    51|
|1237  |    func_ram_10                        |sym_dn_lut_out_610             |    51|
|1238  |      rank_m                           |sym_dn_rank_611                |    21|
|1239  |        bank0                          |sym_dn_lut_612                 |    14|
|1240  |        bank1                          |sym_dn_lut_613                 |     3|
|1241  |  \vnu3_204_102_inst[45].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_272 |     5|
|1242  |  \vnu3_204_102_inst[45].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_273 |     5|
|1243  |  \vnu3_204_102_inst[45].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_274 |     5|
|1244  |  \vnu3_204_102_inst[45].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_275 |     5|
|1245  |  \vnu3_204_102_inst[46].u_f0          |vnu3_f0_276                    |   129|
|1246  |    func_ram_00                        |sym_vn_lut_in_602              |    65|
|1247  |      rank_m                           |sym_vn_rank_607                |    32|
|1248  |        bank0                          |sym_vn_lut_608                 |     8|
|1249  |        bank1                          |sym_vn_lut_609                 |     8|
|1250  |    func_ram_01                        |sym_vn_lut_in_603              |    64|
|1251  |      rank_m                           |sym_vn_rank_604                |    32|
|1252  |        bank0                          |sym_vn_lut_605                 |     8|
|1253  |        bank1                          |sym_vn_lut_606                 |     8|
|1254  |  \vnu3_204_102_inst[46].u_f1          |vnu3_f1_277                    |   295|
|1255  |    func_ram_10                        |sym_vn_lut_out_590             |   110|
|1256  |      rank_m                           |sym_vn_rank_599                |    45|
|1257  |        bank0                          |sym_vn_lut_600                 |    20|
|1258  |        bank1                          |sym_vn_lut_601                 |     9|
|1259  |    func_ram_11                        |sym_vn_lut_out_591             |    89|
|1260  |      rank_m                           |sym_vn_rank_596                |    44|
|1261  |        bank0                          |sym_vn_lut_597                 |    20|
|1262  |        bank1                          |sym_vn_lut_598                 |     8|
|1263  |    func_ram_12                        |sym_vn_lut_out_592             |    96|
|1264  |      rank_m                           |sym_vn_rank_593                |    44|
|1265  |        bank0                          |sym_vn_lut_594                 |    20|
|1266  |        bank1                          |sym_vn_lut_595                 |     8|
|1267  |  \vnu3_204_102_inst[46].u_f2          |dnu_f0_278                     |    52|
|1268  |    func_ram_10                        |sym_dn_lut_out_586             |    52|
|1269  |      rank_m                           |sym_dn_rank_587                |    21|
|1270  |        bank0                          |sym_dn_lut_588                 |    14|
|1271  |        bank1                          |sym_dn_lut_589                 |     3|
|1272  |  \vnu3_204_102_inst[46].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_279 |     5|
|1273  |  \vnu3_204_102_inst[46].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_280 |     5|
|1274  |  \vnu3_204_102_inst[46].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_281 |     5|
|1275  |  \vnu3_204_102_inst[46].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_282 |     5|
|1276  |  \vnu3_204_102_inst[47].u_f0          |vnu3_f0_283                    |   129|
|1277  |    func_ram_00                        |sym_vn_lut_in_578              |    65|
|1278  |      rank_m                           |sym_vn_rank_583                |    32|
|1279  |        bank0                          |sym_vn_lut_584                 |     8|
|1280  |        bank1                          |sym_vn_lut_585                 |     8|
|1281  |    func_ram_01                        |sym_vn_lut_in_579              |    64|
|1282  |      rank_m                           |sym_vn_rank_580                |    32|
|1283  |        bank0                          |sym_vn_lut_581                 |     8|
|1284  |        bank1                          |sym_vn_lut_582                 |     8|
|1285  |  \vnu3_204_102_inst[47].u_f1          |vnu3_f1_284                    |   296|
|1286  |    func_ram_10                        |sym_vn_lut_out_566             |   111|
|1287  |      rank_m                           |sym_vn_rank_575                |    45|
|1288  |        bank0                          |sym_vn_lut_576                 |    20|
|1289  |        bank1                          |sym_vn_lut_577                 |     9|
|1290  |    func_ram_11                        |sym_vn_lut_out_567             |    89|
|1291  |      rank_m                           |sym_vn_rank_572                |    44|
|1292  |        bank0                          |sym_vn_lut_573                 |    20|
|1293  |        bank1                          |sym_vn_lut_574                 |     8|
|1294  |    func_ram_12                        |sym_vn_lut_out_568             |    96|
|1295  |      rank_m                           |sym_vn_rank_569                |    44|
|1296  |        bank0                          |sym_vn_lut_570                 |    20|
|1297  |        bank1                          |sym_vn_lut_571                 |     8|
|1298  |  \vnu3_204_102_inst[47].u_f2          |dnu_f0_285                     |    51|
|1299  |    func_ram_10                        |sym_dn_lut_out_562             |    51|
|1300  |      rank_m                           |sym_dn_rank_563                |    21|
|1301  |        bank0                          |sym_dn_lut_564                 |    14|
|1302  |        bank1                          |sym_dn_lut_565                 |     3|
|1303  |  \vnu3_204_102_inst[47].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_286 |     5|
|1304  |  \vnu3_204_102_inst[47].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_287 |     5|
|1305  |  \vnu3_204_102_inst[47].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_288 |     5|
|1306  |  \vnu3_204_102_inst[47].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_289 |     5|
|1307  |  \vnu3_204_102_inst[48].u_f0          |vnu3_f0_290                    |   129|
|1308  |    func_ram_00                        |sym_vn_lut_in_554              |    65|
|1309  |      rank_m                           |sym_vn_rank_559                |    32|
|1310  |        bank0                          |sym_vn_lut_560                 |     8|
|1311  |        bank1                          |sym_vn_lut_561                 |     8|
|1312  |    func_ram_01                        |sym_vn_lut_in_555              |    64|
|1313  |      rank_m                           |sym_vn_rank_556                |    32|
|1314  |        bank0                          |sym_vn_lut_557                 |     8|
|1315  |        bank1                          |sym_vn_lut_558                 |     8|
|1316  |  \vnu3_204_102_inst[48].u_f1          |vnu3_f1_291                    |   295|
|1317  |    func_ram_10                        |sym_vn_lut_out_542             |   110|
|1318  |      rank_m                           |sym_vn_rank_551                |    45|
|1319  |        bank0                          |sym_vn_lut_552                 |    20|
|1320  |        bank1                          |sym_vn_lut_553                 |     9|
|1321  |    func_ram_11                        |sym_vn_lut_out_543             |    89|
|1322  |      rank_m                           |sym_vn_rank_548                |    44|
|1323  |        bank0                          |sym_vn_lut_549                 |    20|
|1324  |        bank1                          |sym_vn_lut_550                 |     8|
|1325  |    func_ram_12                        |sym_vn_lut_out_544             |    96|
|1326  |      rank_m                           |sym_vn_rank_545                |    44|
|1327  |        bank0                          |sym_vn_lut_546                 |    20|
|1328  |        bank1                          |sym_vn_lut_547                 |     8|
|1329  |  \vnu3_204_102_inst[48].u_f2          |dnu_f0_292                     |    51|
|1330  |    func_ram_10                        |sym_dn_lut_out_538             |    51|
|1331  |      rank_m                           |sym_dn_rank_539                |    21|
|1332  |        bank0                          |sym_dn_lut_540                 |    14|
|1333  |        bank1                          |sym_dn_lut_541                 |     3|
|1334  |  \vnu3_204_102_inst[48].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_293 |     5|
|1335  |  \vnu3_204_102_inst[48].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_294 |     5|
|1336  |  \vnu3_204_102_inst[48].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_295 |     5|
|1337  |  \vnu3_204_102_inst[48].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_296 |     5|
|1338  |  \vnu3_204_102_inst[49].u_f0          |vnu3_f0_297                    |   129|
|1339  |    func_ram_00                        |sym_vn_lut_in_530              |    65|
|1340  |      rank_m                           |sym_vn_rank_535                |    32|
|1341  |        bank0                          |sym_vn_lut_536                 |     8|
|1342  |        bank1                          |sym_vn_lut_537                 |     8|
|1343  |    func_ram_01                        |sym_vn_lut_in_531              |    64|
|1344  |      rank_m                           |sym_vn_rank_532                |    32|
|1345  |        bank0                          |sym_vn_lut_533                 |     8|
|1346  |        bank1                          |sym_vn_lut_534                 |     8|
|1347  |  \vnu3_204_102_inst[49].u_f1          |vnu3_f1_298                    |   295|
|1348  |    func_ram_10                        |sym_vn_lut_out_518             |   110|
|1349  |      rank_m                           |sym_vn_rank_527                |    45|
|1350  |        bank0                          |sym_vn_lut_528                 |    20|
|1351  |        bank1                          |sym_vn_lut_529                 |     9|
|1352  |    func_ram_11                        |sym_vn_lut_out_519             |    89|
|1353  |      rank_m                           |sym_vn_rank_524                |    44|
|1354  |        bank0                          |sym_vn_lut_525                 |    20|
|1355  |        bank1                          |sym_vn_lut_526                 |     8|
|1356  |    func_ram_12                        |sym_vn_lut_out_520             |    96|
|1357  |      rank_m                           |sym_vn_rank_521                |    44|
|1358  |        bank0                          |sym_vn_lut_522                 |    20|
|1359  |        bank1                          |sym_vn_lut_523                 |     8|
|1360  |  \vnu3_204_102_inst[49].u_f2          |dnu_f0_299                     |    52|
|1361  |    func_ram_10                        |sym_dn_lut_out_514             |    52|
|1362  |      rank_m                           |sym_dn_rank_515                |    21|
|1363  |        bank0                          |sym_dn_lut_516                 |    14|
|1364  |        bank1                          |sym_dn_lut_517                 |     3|
|1365  |  \vnu3_204_102_inst[49].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_300 |     5|
|1366  |  \vnu3_204_102_inst[49].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_301 |     5|
|1367  |  \vnu3_204_102_inst[49].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_302 |     5|
|1368  |  \vnu3_204_102_inst[49].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_303 |     5|
|1369  |  \vnu3_204_102_inst[4].u_f0           |vnu3_f0_304                    |   129|
|1370  |    func_ram_00                        |sym_vn_lut_in_506              |    65|
|1371  |      rank_m                           |sym_vn_rank_511                |    32|
|1372  |        bank0                          |sym_vn_lut_512                 |     8|
|1373  |        bank1                          |sym_vn_lut_513                 |     8|
|1374  |    func_ram_01                        |sym_vn_lut_in_507              |    64|
|1375  |      rank_m                           |sym_vn_rank_508                |    32|
|1376  |        bank0                          |sym_vn_lut_509                 |     8|
|1377  |        bank1                          |sym_vn_lut_510                 |     8|
|1378  |  \vnu3_204_102_inst[4].u_f1           |vnu3_f1_305                    |   295|
|1379  |    func_ram_10                        |sym_vn_lut_out_494             |   110|
|1380  |      rank_m                           |sym_vn_rank_503                |    45|
|1381  |        bank0                          |sym_vn_lut_504                 |    20|
|1382  |        bank1                          |sym_vn_lut_505                 |     9|
|1383  |    func_ram_11                        |sym_vn_lut_out_495             |    89|
|1384  |      rank_m                           |sym_vn_rank_500                |    44|
|1385  |        bank0                          |sym_vn_lut_501                 |    20|
|1386  |        bank1                          |sym_vn_lut_502                 |     8|
|1387  |    func_ram_12                        |sym_vn_lut_out_496             |    96|
|1388  |      rank_m                           |sym_vn_rank_497                |    44|
|1389  |        bank0                          |sym_vn_lut_498                 |    20|
|1390  |        bank1                          |sym_vn_lut_499                 |     8|
|1391  |  \vnu3_204_102_inst[4].u_f2           |dnu_f0_306                     |    52|
|1392  |    func_ram_10                        |sym_dn_lut_out_490             |    52|
|1393  |      rank_m                           |sym_dn_rank_491                |    21|
|1394  |        bank0                          |sym_dn_lut_492                 |    14|
|1395  |        bank1                          |sym_dn_lut_493                 |     3|
|1396  |  \vnu3_204_102_inst[4].vnu0_c2v_p2s   |hulfDuplex_parallel2serial_307 |     5|
|1397  |  \vnu3_204_102_inst[4].vnu1_c2v_p2s   |hulfDuplex_parallel2serial_308 |     5|
|1398  |  \vnu3_204_102_inst[4].vnu2_c2v_p2s   |hulfDuplex_parallel2serial_309 |     5|
|1399  |  \vnu3_204_102_inst[4].vnu3_c2v_p2s   |hulfDuplex_parallel2serial_310 |     5|
|1400  |  \vnu3_204_102_inst[50].u_f0          |vnu3_f0_311                    |   820|
|1401  |    func_ram_00                        |sym_vn_lut_in_482              |   255|
|1402  |      rank_m                           |sym_vn_rank_487                |    86|
|1403  |        bank0                          |sym_vn_lut_488                 |    14|
|1404  |        bank1                          |sym_vn_lut_489                 |    56|
|1405  |    func_ram_01                        |sym_vn_lut_in_483              |   565|
|1406  |      rank_m                           |sym_vn_rank_484                |   188|
|1407  |        bank0                          |sym_vn_lut_485                 |   113|
|1408  |        bank1                          |sym_vn_lut_486                 |    59|
|1409  |  \vnu3_204_102_inst[50].u_f1          |vnu3_f1_312                    |   295|
|1410  |    func_ram_10                        |sym_vn_lut_out_470             |   110|
|1411  |      rank_m                           |sym_vn_rank_479                |    45|
|1412  |        bank0                          |sym_vn_lut_480                 |    20|
|1413  |        bank1                          |sym_vn_lut_481                 |     9|
|1414  |    func_ram_11                        |sym_vn_lut_out_471             |    89|
|1415  |      rank_m                           |sym_vn_rank_476                |    44|
|1416  |        bank0                          |sym_vn_lut_477                 |    20|
|1417  |        bank1                          |sym_vn_lut_478                 |     8|
|1418  |    func_ram_12                        |sym_vn_lut_out_472             |    96|
|1419  |      rank_m                           |sym_vn_rank_473                |    44|
|1420  |        bank0                          |sym_vn_lut_474                 |    20|
|1421  |        bank1                          |sym_vn_lut_475                 |     8|
|1422  |  \vnu3_204_102_inst[50].u_f2          |dnu_f0_313                     |    51|
|1423  |    func_ram_10                        |sym_dn_lut_out_466             |    51|
|1424  |      rank_m                           |sym_dn_rank_467                |    21|
|1425  |        bank0                          |sym_dn_lut_468                 |    14|
|1426  |        bank1                          |sym_dn_lut_469                 |     3|
|1427  |  \vnu3_204_102_inst[50].vnu0_c2v_p2s  |hulfDuplex_parallel2serial_314 |     5|
|1428  |  \vnu3_204_102_inst[50].vnu1_c2v_p2s  |hulfDuplex_parallel2serial_315 |     5|
|1429  |  \vnu3_204_102_inst[50].vnu2_c2v_p2s  |hulfDuplex_parallel2serial_316 |     5|
|1430  |  \vnu3_204_102_inst[50].vnu3_c2v_p2s  |hulfDuplex_parallel2serial_317 |     5|
|1431  |  \vnu3_204_102_inst[5].u_f0           |vnu3_f0_318                    |   129|
|1432  |    func_ram_00                        |sym_vn_lut_in_458              |    65|
|1433  |      rank_m                           |sym_vn_rank_463                |    32|
|1434  |        bank0                          |sym_vn_lut_464                 |     8|
|1435  |        bank1                          |sym_vn_lut_465                 |     8|
|1436  |    func_ram_01                        |sym_vn_lut_in_459              |    64|
|1437  |      rank_m                           |sym_vn_rank_460                |    32|
|1438  |        bank0                          |sym_vn_lut_461                 |     8|
|1439  |        bank1                          |sym_vn_lut_462                 |     8|
|1440  |  \vnu3_204_102_inst[5].u_f1           |vnu3_f1_319                    |   295|
|1441  |    func_ram_10                        |sym_vn_lut_out_446             |   110|
|1442  |      rank_m                           |sym_vn_rank_455                |    45|
|1443  |        bank0                          |sym_vn_lut_456                 |    20|
|1444  |        bank1                          |sym_vn_lut_457                 |     9|
|1445  |    func_ram_11                        |sym_vn_lut_out_447             |    89|
|1446  |      rank_m                           |sym_vn_rank_452                |    44|
|1447  |        bank0                          |sym_vn_lut_453                 |    20|
|1448  |        bank1                          |sym_vn_lut_454                 |     8|
|1449  |    func_ram_12                        |sym_vn_lut_out_448             |    96|
|1450  |      rank_m                           |sym_vn_rank_449                |    44|
|1451  |        bank0                          |sym_vn_lut_450                 |    20|
|1452  |        bank1                          |sym_vn_lut_451                 |     8|
|1453  |  \vnu3_204_102_inst[5].u_f2           |dnu_f0_320                     |    51|
|1454  |    func_ram_10                        |sym_dn_lut_out_442             |    51|
|1455  |      rank_m                           |sym_dn_rank_443                |    21|
|1456  |        bank0                          |sym_dn_lut_444                 |    14|
|1457  |        bank1                          |sym_dn_lut_445                 |     3|
|1458  |  \vnu3_204_102_inst[5].vnu0_c2v_p2s   |hulfDuplex_parallel2serial_321 |     5|
|1459  |  \vnu3_204_102_inst[5].vnu1_c2v_p2s   |hulfDuplex_parallel2serial_322 |     5|
|1460  |  \vnu3_204_102_inst[5].vnu2_c2v_p2s   |hulfDuplex_parallel2serial_323 |     5|
|1461  |  \vnu3_204_102_inst[5].vnu3_c2v_p2s   |hulfDuplex_parallel2serial_324 |     5|
|1462  |  \vnu3_204_102_inst[6].u_f0           |vnu3_f0_325                    |   129|
|1463  |    func_ram_00                        |sym_vn_lut_in_434              |    65|
|1464  |      rank_m                           |sym_vn_rank_439                |    32|
|1465  |        bank0                          |sym_vn_lut_440                 |     8|
|1466  |        bank1                          |sym_vn_lut_441                 |     8|
|1467  |    func_ram_01                        |sym_vn_lut_in_435              |    64|
|1468  |      rank_m                           |sym_vn_rank_436                |    32|
|1469  |        bank0                          |sym_vn_lut_437                 |     8|
|1470  |        bank1                          |sym_vn_lut_438                 |     8|
|1471  |  \vnu3_204_102_inst[6].u_f1           |vnu3_f1_326                    |   295|
|1472  |    func_ram_10                        |sym_vn_lut_out_422             |   110|
|1473  |      rank_m                           |sym_vn_rank_431                |    45|
|1474  |        bank0                          |sym_vn_lut_432                 |    20|
|1475  |        bank1                          |sym_vn_lut_433                 |     9|
|1476  |    func_ram_11                        |sym_vn_lut_out_423             |    89|
|1477  |      rank_m                           |sym_vn_rank_428                |    44|
|1478  |        bank0                          |sym_vn_lut_429                 |    20|
|1479  |        bank1                          |sym_vn_lut_430                 |     8|
|1480  |    func_ram_12                        |sym_vn_lut_out_424             |    96|
|1481  |      rank_m                           |sym_vn_rank_425                |    44|
|1482  |        bank0                          |sym_vn_lut_426                 |    20|
|1483  |        bank1                          |sym_vn_lut_427                 |     8|
|1484  |  \vnu3_204_102_inst[6].u_f2           |dnu_f0_327                     |    51|
|1485  |    func_ram_10                        |sym_dn_lut_out_418             |    51|
|1486  |      rank_m                           |sym_dn_rank_419                |    21|
|1487  |        bank0                          |sym_dn_lut_420                 |    14|
|1488  |        bank1                          |sym_dn_lut_421                 |     3|
|1489  |  \vnu3_204_102_inst[6].vnu0_c2v_p2s   |hulfDuplex_parallel2serial_328 |     5|
|1490  |  \vnu3_204_102_inst[6].vnu1_c2v_p2s   |hulfDuplex_parallel2serial_329 |     5|
|1491  |  \vnu3_204_102_inst[6].vnu2_c2v_p2s   |hulfDuplex_parallel2serial_330 |     5|
|1492  |  \vnu3_204_102_inst[6].vnu3_c2v_p2s   |hulfDuplex_parallel2serial_331 |     5|
|1493  |  \vnu3_204_102_inst[7].u_f0           |vnu3_f0_332                    |   129|
|1494  |    func_ram_00                        |sym_vn_lut_in_410              |    65|
|1495  |      rank_m                           |sym_vn_rank_415                |    32|
|1496  |        bank0                          |sym_vn_lut_416                 |     8|
|1497  |        bank1                          |sym_vn_lut_417                 |     8|
|1498  |    func_ram_01                        |sym_vn_lut_in_411              |    64|
|1499  |      rank_m                           |sym_vn_rank_412                |    32|
|1500  |        bank0                          |sym_vn_lut_413                 |     8|
|1501  |        bank1                          |sym_vn_lut_414                 |     8|
|1502  |  \vnu3_204_102_inst[7].u_f1           |vnu3_f1_333                    |   295|
|1503  |    func_ram_10                        |sym_vn_lut_out_398             |   110|
|1504  |      rank_m                           |sym_vn_rank_407                |    45|
|1505  |        bank0                          |sym_vn_lut_408                 |    20|
|1506  |        bank1                          |sym_vn_lut_409                 |     9|
|1507  |    func_ram_11                        |sym_vn_lut_out_399             |    89|
|1508  |      rank_m                           |sym_vn_rank_404                |    44|
|1509  |        bank0                          |sym_vn_lut_405                 |    20|
|1510  |        bank1                          |sym_vn_lut_406                 |     8|
|1511  |    func_ram_12                        |sym_vn_lut_out_400             |    96|
|1512  |      rank_m                           |sym_vn_rank_401                |    44|
|1513  |        bank0                          |sym_vn_lut_402                 |    20|
|1514  |        bank1                          |sym_vn_lut_403                 |     8|
|1515  |  \vnu3_204_102_inst[7].u_f2           |dnu_f0_334                     |    52|
|1516  |    func_ram_10                        |sym_dn_lut_out_394             |    52|
|1517  |      rank_m                           |sym_dn_rank_395                |    21|
|1518  |        bank0                          |sym_dn_lut_396                 |    14|
|1519  |        bank1                          |sym_dn_lut_397                 |     3|
|1520  |  \vnu3_204_102_inst[7].vnu0_c2v_p2s   |hulfDuplex_parallel2serial_335 |     5|
|1521  |  \vnu3_204_102_inst[7].vnu1_c2v_p2s   |hulfDuplex_parallel2serial_336 |     5|
|1522  |  \vnu3_204_102_inst[7].vnu2_c2v_p2s   |hulfDuplex_parallel2serial_337 |     5|
|1523  |  \vnu3_204_102_inst[7].vnu3_c2v_p2s   |hulfDuplex_parallel2serial_338 |     5|
|1524  |  \vnu3_204_102_inst[8].u_f0           |vnu3_f0_339                    |   129|
|1525  |    func_ram_00                        |sym_vn_lut_in_386              |    65|
|1526  |      rank_m                           |sym_vn_rank_391                |    32|
|1527  |        bank0                          |sym_vn_lut_392                 |     8|
|1528  |        bank1                          |sym_vn_lut_393                 |     8|
|1529  |    func_ram_01                        |sym_vn_lut_in_387              |    64|
|1530  |      rank_m                           |sym_vn_rank_388                |    32|
|1531  |        bank0                          |sym_vn_lut_389                 |     8|
|1532  |        bank1                          |sym_vn_lut_390                 |     8|
|1533  |  \vnu3_204_102_inst[8].u_f1           |vnu3_f1_340                    |   295|
|1534  |    func_ram_10                        |sym_vn_lut_out_374             |   110|
|1535  |      rank_m                           |sym_vn_rank_383                |    45|
|1536  |        bank0                          |sym_vn_lut_384                 |    20|
|1537  |        bank1                          |sym_vn_lut_385                 |     9|
|1538  |    func_ram_11                        |sym_vn_lut_out_375             |    89|
|1539  |      rank_m                           |sym_vn_rank_380                |    44|
|1540  |        bank0                          |sym_vn_lut_381                 |    20|
|1541  |        bank1                          |sym_vn_lut_382                 |     8|
|1542  |    func_ram_12                        |sym_vn_lut_out_376             |    96|
|1543  |      rank_m                           |sym_vn_rank_377                |    44|
|1544  |        bank0                          |sym_vn_lut_378                 |    20|
|1545  |        bank1                          |sym_vn_lut_379                 |     8|
|1546  |  \vnu3_204_102_inst[8].u_f2           |dnu_f0_341                     |    51|
|1547  |    func_ram_10                        |sym_dn_lut_out_370             |    51|
|1548  |      rank_m                           |sym_dn_rank_371                |    21|
|1549  |        bank0                          |sym_dn_lut_372                 |    14|
|1550  |        bank1                          |sym_dn_lut_373                 |     3|
|1551  |  \vnu3_204_102_inst[8].vnu0_c2v_p2s   |hulfDuplex_parallel2serial_342 |     5|
|1552  |  \vnu3_204_102_inst[8].vnu1_c2v_p2s   |hulfDuplex_parallel2serial_343 |     5|
|1553  |  \vnu3_204_102_inst[8].vnu2_c2v_p2s   |hulfDuplex_parallel2serial_344 |     5|
|1554  |  \vnu3_204_102_inst[8].vnu3_c2v_p2s   |hulfDuplex_parallel2serial_345 |     5|
|1555  |  \vnu3_204_102_inst[9].u_f0           |vnu3_f0_346                    |   129|
|1556  |    func_ram_00                        |sym_vn_lut_in                  |    65|
|1557  |      rank_m                           |sym_vn_rank_367                |    32|
|1558  |        bank0                          |sym_vn_lut_368                 |     8|
|1559  |        bank1                          |sym_vn_lut_369                 |     8|
|1560  |    func_ram_01                        |sym_vn_lut_in_363              |    64|
|1561  |      rank_m                           |sym_vn_rank_364                |    32|
|1562  |        bank0                          |sym_vn_lut_365                 |     8|
|1563  |        bank1                          |sym_vn_lut_366                 |     8|
|1564  |  \vnu3_204_102_inst[9].u_f1           |vnu3_f1_347                    |   295|
|1565  |    func_ram_10                        |sym_vn_lut_out                 |   110|
|1566  |      rank_m                           |sym_vn_rank_360                |    45|
|1567  |        bank0                          |sym_vn_lut_361                 |    20|
|1568  |        bank1                          |sym_vn_lut_362                 |     9|
|1569  |    func_ram_11                        |sym_vn_lut_out_354             |    89|
|1570  |      rank_m                           |sym_vn_rank_357                |    44|
|1571  |        bank0                          |sym_vn_lut_358                 |    20|
|1572  |        bank1                          |sym_vn_lut_359                 |     8|
|1573  |    func_ram_12                        |sym_vn_lut_out_355             |    96|
|1574  |      rank_m                           |sym_vn_rank                    |    44|
|1575  |        bank0                          |sym_vn_lut                     |    20|
|1576  |        bank1                          |sym_vn_lut_356                 |     8|
|1577  |  \vnu3_204_102_inst[9].u_f2           |dnu_f0_348                     |    51|
|1578  |    func_ram_10                        |sym_dn_lut_out                 |    51|
|1579  |      rank_m                           |sym_dn_rank                    |    21|
|1580  |        bank0                          |sym_dn_lut                     |    14|
|1581  |        bank1                          |sym_dn_lut_353                 |     3|
|1582  |  \vnu3_204_102_inst[9].vnu0_c2v_p2s   |hulfDuplex_parallel2serial_349 |     5|
|1583  |  \vnu3_204_102_inst[9].vnu1_c2v_p2s   |hulfDuplex_parallel2serial_350 |     5|
|1584  |  \vnu3_204_102_inst[9].vnu2_c2v_p2s   |hulfDuplex_parallel2serial_351 |     5|
|1585  |  \vnu3_204_102_inst[9].vnu3_c2v_p2s   |hulfDuplex_parallel2serial_352 |     5|
+------+---------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:11 ; elapsed = 00:02:44 . Memory (MB): peak = 3420.469 ; gain = 906.262 ; free physical = 1498 ; free virtual = 107151
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:46 ; elapsed = 00:02:21 . Memory (MB): peak = 3420.469 ; gain = 554.262 ; free physical = 1535 ; free virtual = 107189
Synthesis Optimization Complete : Time (s): cpu = 00:02:11 ; elapsed = 00:02:44 . Memory (MB): peak = 3420.477 ; gain = 906.262 ; free physical = 1535 ; free virtual = 107189
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3420.477 ; gain = 0.000 ; free physical = 1580 ; free virtual = 107234
INFO: [Netlist 29-17] Analyzing 4375 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3520.422 ; gain = 0.000 ; free physical = 1485 ; free virtual = 107122
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4366 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 80 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4284 instances

INFO: [Common 17-83] Releasing license: Synthesis
372 Infos, 291 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:38 ; elapsed = 00:03:47 . Memory (MB): peak = 3520.422 ; gain = 1998.336 ; free physical = 1638 ; free virtual = 107276
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3520.422 ; gain = 0.000 ; free physical = 1638 ; free virtual = 107276
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/VN-204.102-f01.eval/vnu3_204_102.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3544.434 ; gain = 24.012 ; free physical = 1633 ; free virtual = 107279
INFO: [runtcl-4] Executing : report_utilization -file vnu3_204_102_utilization_synth.rpt -pb vnu3_204_102_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 17 01:16:34 2020...
