$date
  Mon Jul 13 14:05:05 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module math_real $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module ram_tb $end
$var reg 16 ! addr[15:0] $end
$var reg 32 " in_data[31:0] $end
$var reg 32 # out_data[31:0] $end
$var reg 1 $ clk $end
$var reg 1 % r_w $end
$var reg 1 & simulating $end
$scope module uut $end
$var reg 16 ' addr[15:0] $end
$var reg 32 ( in_data[31:0] $end
$var reg 32 ) out_data[31:0] $end
$var reg 1 * clk $end
$var reg 1 + r_w $end
$comment memory is not handled $end
$var reg 1 , init $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000000000000000 !
b01011111101010001011000000000001 "
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU #
0$
0%
1&
b0000000000000000 '
b01011111101010001011000000000001 (
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU )
0*
0+
0,
#5000000
b00100000000001000000000100000000 #
b00100000000001000000000100000000 )
#50000000
b0000000000000100 !
1$
b0000000000000100 '
1*
#55000000
b10001100000001010000000101010000 #
b10001100000001010000000101010000 )
#100000000
b0000000000001000 !
0$
1%
b0000000000001000 '
0*
1+
#105000000
b00000000000000000000000000000000 #
b00000000000000000000000000000000 )
#150000000
1$
1*
#155000000
#160000000
b01011111101010001011000000000001 #
b01011111101010001011000000000001 )
#200000000
0$
0&
0*
#250000000
1$
1*
#255000000
#300000000
