
Gyroscope labyirnth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006be4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a18  08006d74  08006d74  00007d74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800778c  0800778c  00009068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800778c  0800778c  0000878c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007794  08007794  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007794  08007794  00008794  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007798  08007798  00008798  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800779c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006c0  20000068  08007804  00009068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000728  08007804  00009728  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011b45  00000000  00000000  00009098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000282a  00000000  00000000  0001abdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff0  00000000  00000000  0001d408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c4a  00000000  00000000  0001e3f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028253  00000000  00000000  0001f042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001457c  00000000  00000000  00047295  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1486  00000000  00000000  0005b811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014cc97  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ae0  00000000  00000000  0014ccdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  001517bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006d5c 	.word	0x08006d5c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08006d5c 	.word	0x08006d5c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac0:	f000 b988 	b.w	8000dd4 <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9d08      	ldr	r5, [sp, #32]
 8000ae2:	468e      	mov	lr, r1
 8000ae4:	4604      	mov	r4, r0
 8000ae6:	4688      	mov	r8, r1
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d14a      	bne.n	8000b82 <__udivmoddi4+0xa6>
 8000aec:	428a      	cmp	r2, r1
 8000aee:	4617      	mov	r7, r2
 8000af0:	d962      	bls.n	8000bb8 <__udivmoddi4+0xdc>
 8000af2:	fab2 f682 	clz	r6, r2
 8000af6:	b14e      	cbz	r6, 8000b0c <__udivmoddi4+0x30>
 8000af8:	f1c6 0320 	rsb	r3, r6, #32
 8000afc:	fa01 f806 	lsl.w	r8, r1, r6
 8000b00:	fa20 f303 	lsr.w	r3, r0, r3
 8000b04:	40b7      	lsls	r7, r6
 8000b06:	ea43 0808 	orr.w	r8, r3, r8
 8000b0a:	40b4      	lsls	r4, r6
 8000b0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b10:	fa1f fc87 	uxth.w	ip, r7
 8000b14:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b18:	0c23      	lsrs	r3, r4, #16
 8000b1a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b1e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b22:	fb01 f20c 	mul.w	r2, r1, ip
 8000b26:	429a      	cmp	r2, r3
 8000b28:	d909      	bls.n	8000b3e <__udivmoddi4+0x62>
 8000b2a:	18fb      	adds	r3, r7, r3
 8000b2c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b30:	f080 80ea 	bcs.w	8000d08 <__udivmoddi4+0x22c>
 8000b34:	429a      	cmp	r2, r3
 8000b36:	f240 80e7 	bls.w	8000d08 <__udivmoddi4+0x22c>
 8000b3a:	3902      	subs	r1, #2
 8000b3c:	443b      	add	r3, r7
 8000b3e:	1a9a      	subs	r2, r3, r2
 8000b40:	b2a3      	uxth	r3, r4
 8000b42:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b46:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b4e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b52:	459c      	cmp	ip, r3
 8000b54:	d909      	bls.n	8000b6a <__udivmoddi4+0x8e>
 8000b56:	18fb      	adds	r3, r7, r3
 8000b58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b5c:	f080 80d6 	bcs.w	8000d0c <__udivmoddi4+0x230>
 8000b60:	459c      	cmp	ip, r3
 8000b62:	f240 80d3 	bls.w	8000d0c <__udivmoddi4+0x230>
 8000b66:	443b      	add	r3, r7
 8000b68:	3802      	subs	r0, #2
 8000b6a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b6e:	eba3 030c 	sub.w	r3, r3, ip
 8000b72:	2100      	movs	r1, #0
 8000b74:	b11d      	cbz	r5, 8000b7e <__udivmoddi4+0xa2>
 8000b76:	40f3      	lsrs	r3, r6
 8000b78:	2200      	movs	r2, #0
 8000b7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b82:	428b      	cmp	r3, r1
 8000b84:	d905      	bls.n	8000b92 <__udivmoddi4+0xb6>
 8000b86:	b10d      	cbz	r5, 8000b8c <__udivmoddi4+0xb0>
 8000b88:	e9c5 0100 	strd	r0, r1, [r5]
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	4608      	mov	r0, r1
 8000b90:	e7f5      	b.n	8000b7e <__udivmoddi4+0xa2>
 8000b92:	fab3 f183 	clz	r1, r3
 8000b96:	2900      	cmp	r1, #0
 8000b98:	d146      	bne.n	8000c28 <__udivmoddi4+0x14c>
 8000b9a:	4573      	cmp	r3, lr
 8000b9c:	d302      	bcc.n	8000ba4 <__udivmoddi4+0xc8>
 8000b9e:	4282      	cmp	r2, r0
 8000ba0:	f200 8105 	bhi.w	8000dae <__udivmoddi4+0x2d2>
 8000ba4:	1a84      	subs	r4, r0, r2
 8000ba6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000baa:	2001      	movs	r0, #1
 8000bac:	4690      	mov	r8, r2
 8000bae:	2d00      	cmp	r5, #0
 8000bb0:	d0e5      	beq.n	8000b7e <__udivmoddi4+0xa2>
 8000bb2:	e9c5 4800 	strd	r4, r8, [r5]
 8000bb6:	e7e2      	b.n	8000b7e <__udivmoddi4+0xa2>
 8000bb8:	2a00      	cmp	r2, #0
 8000bba:	f000 8090 	beq.w	8000cde <__udivmoddi4+0x202>
 8000bbe:	fab2 f682 	clz	r6, r2
 8000bc2:	2e00      	cmp	r6, #0
 8000bc4:	f040 80a4 	bne.w	8000d10 <__udivmoddi4+0x234>
 8000bc8:	1a8a      	subs	r2, r1, r2
 8000bca:	0c03      	lsrs	r3, r0, #16
 8000bcc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bd0:	b280      	uxth	r0, r0
 8000bd2:	b2bc      	uxth	r4, r7
 8000bd4:	2101      	movs	r1, #1
 8000bd6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bda:	fb0e 221c 	mls	r2, lr, ip, r2
 8000bde:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000be2:	fb04 f20c 	mul.w	r2, r4, ip
 8000be6:	429a      	cmp	r2, r3
 8000be8:	d907      	bls.n	8000bfa <__udivmoddi4+0x11e>
 8000bea:	18fb      	adds	r3, r7, r3
 8000bec:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000bf0:	d202      	bcs.n	8000bf8 <__udivmoddi4+0x11c>
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	f200 80e0 	bhi.w	8000db8 <__udivmoddi4+0x2dc>
 8000bf8:	46c4      	mov	ip, r8
 8000bfa:	1a9b      	subs	r3, r3, r2
 8000bfc:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c00:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c04:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c08:	fb02 f404 	mul.w	r4, r2, r4
 8000c0c:	429c      	cmp	r4, r3
 8000c0e:	d907      	bls.n	8000c20 <__udivmoddi4+0x144>
 8000c10:	18fb      	adds	r3, r7, r3
 8000c12:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c16:	d202      	bcs.n	8000c1e <__udivmoddi4+0x142>
 8000c18:	429c      	cmp	r4, r3
 8000c1a:	f200 80ca 	bhi.w	8000db2 <__udivmoddi4+0x2d6>
 8000c1e:	4602      	mov	r2, r0
 8000c20:	1b1b      	subs	r3, r3, r4
 8000c22:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c26:	e7a5      	b.n	8000b74 <__udivmoddi4+0x98>
 8000c28:	f1c1 0620 	rsb	r6, r1, #32
 8000c2c:	408b      	lsls	r3, r1
 8000c2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c32:	431f      	orrs	r7, r3
 8000c34:	fa0e f401 	lsl.w	r4, lr, r1
 8000c38:	fa20 f306 	lsr.w	r3, r0, r6
 8000c3c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c40:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c44:	4323      	orrs	r3, r4
 8000c46:	fa00 f801 	lsl.w	r8, r0, r1
 8000c4a:	fa1f fc87 	uxth.w	ip, r7
 8000c4e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c52:	0c1c      	lsrs	r4, r3, #16
 8000c54:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c58:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c5c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c60:	45a6      	cmp	lr, r4
 8000c62:	fa02 f201 	lsl.w	r2, r2, r1
 8000c66:	d909      	bls.n	8000c7c <__udivmoddi4+0x1a0>
 8000c68:	193c      	adds	r4, r7, r4
 8000c6a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c6e:	f080 809c 	bcs.w	8000daa <__udivmoddi4+0x2ce>
 8000c72:	45a6      	cmp	lr, r4
 8000c74:	f240 8099 	bls.w	8000daa <__udivmoddi4+0x2ce>
 8000c78:	3802      	subs	r0, #2
 8000c7a:	443c      	add	r4, r7
 8000c7c:	eba4 040e 	sub.w	r4, r4, lr
 8000c80:	fa1f fe83 	uxth.w	lr, r3
 8000c84:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c88:	fb09 4413 	mls	r4, r9, r3, r4
 8000c8c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c90:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c94:	45a4      	cmp	ip, r4
 8000c96:	d908      	bls.n	8000caa <__udivmoddi4+0x1ce>
 8000c98:	193c      	adds	r4, r7, r4
 8000c9a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c9e:	f080 8082 	bcs.w	8000da6 <__udivmoddi4+0x2ca>
 8000ca2:	45a4      	cmp	ip, r4
 8000ca4:	d97f      	bls.n	8000da6 <__udivmoddi4+0x2ca>
 8000ca6:	3b02      	subs	r3, #2
 8000ca8:	443c      	add	r4, r7
 8000caa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cae:	eba4 040c 	sub.w	r4, r4, ip
 8000cb2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cb6:	4564      	cmp	r4, ip
 8000cb8:	4673      	mov	r3, lr
 8000cba:	46e1      	mov	r9, ip
 8000cbc:	d362      	bcc.n	8000d84 <__udivmoddi4+0x2a8>
 8000cbe:	d05f      	beq.n	8000d80 <__udivmoddi4+0x2a4>
 8000cc0:	b15d      	cbz	r5, 8000cda <__udivmoddi4+0x1fe>
 8000cc2:	ebb8 0203 	subs.w	r2, r8, r3
 8000cc6:	eb64 0409 	sbc.w	r4, r4, r9
 8000cca:	fa04 f606 	lsl.w	r6, r4, r6
 8000cce:	fa22 f301 	lsr.w	r3, r2, r1
 8000cd2:	431e      	orrs	r6, r3
 8000cd4:	40cc      	lsrs	r4, r1
 8000cd6:	e9c5 6400 	strd	r6, r4, [r5]
 8000cda:	2100      	movs	r1, #0
 8000cdc:	e74f      	b.n	8000b7e <__udivmoddi4+0xa2>
 8000cde:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ce2:	0c01      	lsrs	r1, r0, #16
 8000ce4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ce8:	b280      	uxth	r0, r0
 8000cea:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000cee:	463b      	mov	r3, r7
 8000cf0:	4638      	mov	r0, r7
 8000cf2:	463c      	mov	r4, r7
 8000cf4:	46b8      	mov	r8, r7
 8000cf6:	46be      	mov	lr, r7
 8000cf8:	2620      	movs	r6, #32
 8000cfa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cfe:	eba2 0208 	sub.w	r2, r2, r8
 8000d02:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d06:	e766      	b.n	8000bd6 <__udivmoddi4+0xfa>
 8000d08:	4601      	mov	r1, r0
 8000d0a:	e718      	b.n	8000b3e <__udivmoddi4+0x62>
 8000d0c:	4610      	mov	r0, r2
 8000d0e:	e72c      	b.n	8000b6a <__udivmoddi4+0x8e>
 8000d10:	f1c6 0220 	rsb	r2, r6, #32
 8000d14:	fa2e f302 	lsr.w	r3, lr, r2
 8000d18:	40b7      	lsls	r7, r6
 8000d1a:	40b1      	lsls	r1, r6
 8000d1c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d20:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d24:	430a      	orrs	r2, r1
 8000d26:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d2a:	b2bc      	uxth	r4, r7
 8000d2c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d30:	0c11      	lsrs	r1, r2, #16
 8000d32:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d36:	fb08 f904 	mul.w	r9, r8, r4
 8000d3a:	40b0      	lsls	r0, r6
 8000d3c:	4589      	cmp	r9, r1
 8000d3e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d42:	b280      	uxth	r0, r0
 8000d44:	d93e      	bls.n	8000dc4 <__udivmoddi4+0x2e8>
 8000d46:	1879      	adds	r1, r7, r1
 8000d48:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d4c:	d201      	bcs.n	8000d52 <__udivmoddi4+0x276>
 8000d4e:	4589      	cmp	r9, r1
 8000d50:	d81f      	bhi.n	8000d92 <__udivmoddi4+0x2b6>
 8000d52:	eba1 0109 	sub.w	r1, r1, r9
 8000d56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d5a:	fb09 f804 	mul.w	r8, r9, r4
 8000d5e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d62:	b292      	uxth	r2, r2
 8000d64:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d68:	4542      	cmp	r2, r8
 8000d6a:	d229      	bcs.n	8000dc0 <__udivmoddi4+0x2e4>
 8000d6c:	18ba      	adds	r2, r7, r2
 8000d6e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d72:	d2c4      	bcs.n	8000cfe <__udivmoddi4+0x222>
 8000d74:	4542      	cmp	r2, r8
 8000d76:	d2c2      	bcs.n	8000cfe <__udivmoddi4+0x222>
 8000d78:	f1a9 0102 	sub.w	r1, r9, #2
 8000d7c:	443a      	add	r2, r7
 8000d7e:	e7be      	b.n	8000cfe <__udivmoddi4+0x222>
 8000d80:	45f0      	cmp	r8, lr
 8000d82:	d29d      	bcs.n	8000cc0 <__udivmoddi4+0x1e4>
 8000d84:	ebbe 0302 	subs.w	r3, lr, r2
 8000d88:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d8c:	3801      	subs	r0, #1
 8000d8e:	46e1      	mov	r9, ip
 8000d90:	e796      	b.n	8000cc0 <__udivmoddi4+0x1e4>
 8000d92:	eba7 0909 	sub.w	r9, r7, r9
 8000d96:	4449      	add	r1, r9
 8000d98:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d9c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000da0:	fb09 f804 	mul.w	r8, r9, r4
 8000da4:	e7db      	b.n	8000d5e <__udivmoddi4+0x282>
 8000da6:	4673      	mov	r3, lr
 8000da8:	e77f      	b.n	8000caa <__udivmoddi4+0x1ce>
 8000daa:	4650      	mov	r0, sl
 8000dac:	e766      	b.n	8000c7c <__udivmoddi4+0x1a0>
 8000dae:	4608      	mov	r0, r1
 8000db0:	e6fd      	b.n	8000bae <__udivmoddi4+0xd2>
 8000db2:	443b      	add	r3, r7
 8000db4:	3a02      	subs	r2, #2
 8000db6:	e733      	b.n	8000c20 <__udivmoddi4+0x144>
 8000db8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dbc:	443b      	add	r3, r7
 8000dbe:	e71c      	b.n	8000bfa <__udivmoddi4+0x11e>
 8000dc0:	4649      	mov	r1, r9
 8000dc2:	e79c      	b.n	8000cfe <__udivmoddi4+0x222>
 8000dc4:	eba1 0109 	sub.w	r1, r1, r9
 8000dc8:	46c4      	mov	ip, r8
 8000dca:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dce:	fb09 f804 	mul.w	r8, r9, r4
 8000dd2:	e7c4      	b.n	8000d5e <__udivmoddi4+0x282>

08000dd4 <__aeabi_idiv0>:
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop

08000dd8 <MPU6050_init>:
int16_t Accel_X_RAW, Accel_Y_RAW, Accel_Z_RAW;
int16_t Gyro_X_RAW, Gyro_Y_RAW, Gyro_Z_RAW;
//float Ax, Ay, Az, Gx, Gy, Gz;
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly
void MPU6050_init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b086      	sub	sp, #24
 8000ddc:	af04      	add	r7, sp, #16
	uint8_t check,data;
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1 , 1000);
 8000dde:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000de2:	9302      	str	r3, [sp, #8]
 8000de4:	2301      	movs	r3, #1
 8000de6:	9301      	str	r3, [sp, #4]
 8000de8:	1dfb      	adds	r3, r7, #7
 8000dea:	9300      	str	r3, [sp, #0]
 8000dec:	2301      	movs	r3, #1
 8000dee:	2275      	movs	r2, #117	@ 0x75
 8000df0:	21d0      	movs	r1, #208	@ 0xd0
 8000df2:	4823      	ldr	r0, [pc, #140]	@ (8000e80 <MPU6050_init+0xa8>)
 8000df4:	f001 fe5c 	bl	8002ab0 <HAL_I2C_Mem_Read>
	if (check == 104)
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	2b68      	cmp	r3, #104	@ 0x68
 8000dfc:	d13b      	bne.n	8000e76 <MPU6050_init+0x9e>
	{
		//Power management register write all 0's to wake up sensor
		data = 0;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1,MPU6050_ADDR, PWR_MGMT_1_REG, 1, &data, 1, 1000);
 8000e02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e06:	9302      	str	r3, [sp, #8]
 8000e08:	2301      	movs	r3, #1
 8000e0a:	9301      	str	r3, [sp, #4]
 8000e0c:	1dbb      	adds	r3, r7, #6
 8000e0e:	9300      	str	r3, [sp, #0]
 8000e10:	2301      	movs	r3, #1
 8000e12:	226b      	movs	r2, #107	@ 0x6b
 8000e14:	21d0      	movs	r1, #208	@ 0xd0
 8000e16:	481a      	ldr	r0, [pc, #104]	@ (8000e80 <MPU6050_init+0xa8>)
 8000e18:	f001 fd36 	bl	8002888 <HAL_I2C_Mem_Write>
		//Set data rate of 1KHz by writing SMPRT_DIV register
		data = 0x07;
 8000e1c:	2307      	movs	r3, #7
 8000e1e:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &data, 1, 1000);
 8000e20:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e24:	9302      	str	r3, [sp, #8]
 8000e26:	2301      	movs	r3, #1
 8000e28:	9301      	str	r3, [sp, #4]
 8000e2a:	1dbb      	adds	r3, r7, #6
 8000e2c:	9300      	str	r3, [sp, #0]
 8000e2e:	2301      	movs	r3, #1
 8000e30:	2219      	movs	r2, #25
 8000e32:	21d0      	movs	r1, #208	@ 0xd0
 8000e34:	4812      	ldr	r0, [pc, #72]	@ (8000e80 <MPU6050_init+0xa8>)
 8000e36:	f001 fd27 	bl	8002888 <HAL_I2C_Mem_Write>
		//Writing both register with 0 to set full scale range
		data = 0x00;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &data, 1, 1000);
 8000e3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e42:	9302      	str	r3, [sp, #8]
 8000e44:	2301      	movs	r3, #1
 8000e46:	9301      	str	r3, [sp, #4]
 8000e48:	1dbb      	adds	r3, r7, #6
 8000e4a:	9300      	str	r3, [sp, #0]
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	221c      	movs	r2, #28
 8000e50:	21d0      	movs	r1, #208	@ 0xd0
 8000e52:	480b      	ldr	r0, [pc, #44]	@ (8000e80 <MPU6050_init+0xa8>)
 8000e54:	f001 fd18 	bl	8002888 <HAL_I2C_Mem_Write>
		
		data = 0x00;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &data, 1, 1000);
 8000e5c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e60:	9302      	str	r3, [sp, #8]
 8000e62:	2301      	movs	r3, #1
 8000e64:	9301      	str	r3, [sp, #4]
 8000e66:	1dbb      	adds	r3, r7, #6
 8000e68:	9300      	str	r3, [sp, #0]
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	221b      	movs	r2, #27
 8000e6e:	21d0      	movs	r1, #208	@ 0xd0
 8000e70:	4803      	ldr	r0, [pc, #12]	@ (8000e80 <MPU6050_init+0xa8>)
 8000e72:	f001 fd09 	bl	8002888 <HAL_I2C_Mem_Write>
	}

}
 8000e76:	bf00      	nop
 8000e78:	3708      	adds	r7, #8
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	2000008c 	.word	0x2000008c

08000e84 <MPU6050_Read_Accel>:

//Function with multiple return using pointer

void MPU6050_Read_Accel (float* Ax, float* Ay, float* Az)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b08a      	sub	sp, #40	@ 0x28
 8000e88:	af04      	add	r7, sp, #16
 8000e8a:	60f8      	str	r0, [r7, #12]
 8000e8c:	60b9      	str	r1, [r7, #8]
 8000e8e:	607a      	str	r2, [r7, #4]
	uint8_t Rec_Data[6];

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8000e90:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e94:	9302      	str	r3, [sp, #8]
 8000e96:	2306      	movs	r3, #6
 8000e98:	9301      	str	r3, [sp, #4]
 8000e9a:	f107 0310 	add.w	r3, r7, #16
 8000e9e:	9300      	str	r3, [sp, #0]
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	223b      	movs	r2, #59	@ 0x3b
 8000ea4:	21d0      	movs	r1, #208	@ 0xd0
 8000ea6:	4836      	ldr	r0, [pc, #216]	@ (8000f80 <MPU6050_Read_Accel+0xfc>)
 8000ea8:	f001 fe02 	bl	8002ab0 <HAL_I2C_Mem_Read>
	//Adding 2 BYTES into 16 bit integer 
	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8000eac:	7c3b      	ldrb	r3, [r7, #16]
 8000eae:	b21b      	sxth	r3, r3
 8000eb0:	021b      	lsls	r3, r3, #8
 8000eb2:	b21a      	sxth	r2, r3
 8000eb4:	7c7b      	ldrb	r3, [r7, #17]
 8000eb6:	b21b      	sxth	r3, r3
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	b21a      	sxth	r2, r3
 8000ebc:	4b31      	ldr	r3, [pc, #196]	@ (8000f84 <MPU6050_Read_Accel+0x100>)
 8000ebe:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8000ec0:	7cbb      	ldrb	r3, [r7, #18]
 8000ec2:	b21b      	sxth	r3, r3
 8000ec4:	021b      	lsls	r3, r3, #8
 8000ec6:	b21a      	sxth	r2, r3
 8000ec8:	7cfb      	ldrb	r3, [r7, #19]
 8000eca:	b21b      	sxth	r3, r3
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	b21a      	sxth	r2, r3
 8000ed0:	4b2d      	ldr	r3, [pc, #180]	@ (8000f88 <MPU6050_Read_Accel+0x104>)
 8000ed2:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8000ed4:	7d3b      	ldrb	r3, [r7, #20]
 8000ed6:	b21b      	sxth	r3, r3
 8000ed8:	021b      	lsls	r3, r3, #8
 8000eda:	b21a      	sxth	r2, r3
 8000edc:	7d7b      	ldrb	r3, [r7, #21]
 8000ede:	b21b      	sxth	r3, r3
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	b21a      	sxth	r2, r3
 8000ee4:	4b29      	ldr	r3, [pc, #164]	@ (8000f8c <MPU6050_Read_Accel+0x108>)
 8000ee6:	801a      	strh	r2, [r3, #0]
	
	*Ax = Accel_X_RAW*100/16384.0;
 8000ee8:	4b26      	ldr	r3, [pc, #152]	@ (8000f84 <MPU6050_Read_Accel+0x100>)
 8000eea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000eee:	461a      	mov	r2, r3
 8000ef0:	2364      	movs	r3, #100	@ 0x64
 8000ef2:	fb02 f303 	mul.w	r3, r2, r3
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f7ff fb0c 	bl	8000514 <__aeabi_i2d>
 8000efc:	f04f 0200 	mov.w	r2, #0
 8000f00:	4b23      	ldr	r3, [pc, #140]	@ (8000f90 <MPU6050_Read_Accel+0x10c>)
 8000f02:	f7ff fc9b 	bl	800083c <__aeabi_ddiv>
 8000f06:	4602      	mov	r2, r0
 8000f08:	460b      	mov	r3, r1
 8000f0a:	4610      	mov	r0, r2
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	f7ff fd7d 	bl	8000a0c <__aeabi_d2f>
 8000f12:	4602      	mov	r2, r0
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	601a      	str	r2, [r3, #0]
	*Ay = Accel_Y_RAW*100/16384.0;
 8000f18:	4b1b      	ldr	r3, [pc, #108]	@ (8000f88 <MPU6050_Read_Accel+0x104>)
 8000f1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f1e:	461a      	mov	r2, r3
 8000f20:	2364      	movs	r3, #100	@ 0x64
 8000f22:	fb02 f303 	mul.w	r3, r2, r3
 8000f26:	4618      	mov	r0, r3
 8000f28:	f7ff faf4 	bl	8000514 <__aeabi_i2d>
 8000f2c:	f04f 0200 	mov.w	r2, #0
 8000f30:	4b17      	ldr	r3, [pc, #92]	@ (8000f90 <MPU6050_Read_Accel+0x10c>)
 8000f32:	f7ff fc83 	bl	800083c <__aeabi_ddiv>
 8000f36:	4602      	mov	r2, r0
 8000f38:	460b      	mov	r3, r1
 8000f3a:	4610      	mov	r0, r2
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	f7ff fd65 	bl	8000a0c <__aeabi_d2f>
 8000f42:	4602      	mov	r2, r0
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	601a      	str	r2, [r3, #0]
	*Az = Accel_Z_RAW*100/16384.0;
 8000f48:	4b10      	ldr	r3, [pc, #64]	@ (8000f8c <MPU6050_Read_Accel+0x108>)
 8000f4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f4e:	461a      	mov	r2, r3
 8000f50:	2364      	movs	r3, #100	@ 0x64
 8000f52:	fb02 f303 	mul.w	r3, r2, r3
 8000f56:	4618      	mov	r0, r3
 8000f58:	f7ff fadc 	bl	8000514 <__aeabi_i2d>
 8000f5c:	f04f 0200 	mov.w	r2, #0
 8000f60:	4b0b      	ldr	r3, [pc, #44]	@ (8000f90 <MPU6050_Read_Accel+0x10c>)
 8000f62:	f7ff fc6b 	bl	800083c <__aeabi_ddiv>
 8000f66:	4602      	mov	r2, r0
 8000f68:	460b      	mov	r3, r1
 8000f6a:	4610      	mov	r0, r2
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	f7ff fd4d 	bl	8000a0c <__aeabi_d2f>
 8000f72:	4602      	mov	r2, r0
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	601a      	str	r2, [r3, #0]
}
 8000f78:	bf00      	nop
 8000f7a:	3718      	adds	r7, #24
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	2000008c 	.word	0x2000008c
 8000f84:	20000084 	.word	0x20000084
 8000f88:	20000086 	.word	0x20000086
 8000f8c:	20000088 	.word	0x20000088
 8000f90:	40d00000 	.word	0x40d00000

08000f94 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
    if (ch == '\n') {
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2b0a      	cmp	r3, #10
 8000fa0:	d109      	bne.n	8000fb6 <__io_putchar+0x22>
        uint8_t ch2 = '\r';
 8000fa2:	230d      	movs	r3, #13
 8000fa4:	73fb      	strb	r3, [r7, #15]
        HAL_UART_Transmit(&huart2, &ch2, 1, HAL_MAX_DELAY);
 8000fa6:	f107 010f 	add.w	r1, r7, #15
 8000faa:	f04f 33ff 	mov.w	r3, #4294967295
 8000fae:	2201      	movs	r2, #1
 8000fb0:	4807      	ldr	r0, [pc, #28]	@ (8000fd0 <__io_putchar+0x3c>)
 8000fb2:	f004 f9d1 	bl	8005358 <HAL_UART_Transmit>
    }
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000fb6:	1d39      	adds	r1, r7, #4
 8000fb8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	4804      	ldr	r0, [pc, #16]	@ (8000fd0 <__io_putchar+0x3c>)
 8000fc0:	f004 f9ca 	bl	8005358 <HAL_UART_Transmit>
    return 1;
 8000fc4:	2301      	movs	r3, #1
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3710      	adds	r7, #16
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	20000144 	.word	0x20000144

08000fd4 <print_float>:

void print_float(float x) {
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	ed87 0a01 	vstr	s0, [r7, #4]
    int int_part = (int)x;
 8000fde:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fe2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000fe6:	ee17 3a90 	vmov	r3, s15
 8000fea:	60fb      	str	r3, [r7, #12]
    int frac_part = (int)((x - int_part) * 100); // 2 miejsca po przecinku
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	ee07 3a90 	vmov	s15, r3
 8000ff2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ff6:	ed97 7a01 	vldr	s14, [r7, #4]
 8000ffa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ffe:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001024 <print_float+0x50>
 8001002:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001006:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800100a:	ee17 3a90 	vmov	r3, s15
 800100e:	60bb      	str	r3, [r7, #8]
    printf("%d.%02d\n", int_part, frac_part);
 8001010:	68ba      	ldr	r2, [r7, #8]
 8001012:	68f9      	ldr	r1, [r7, #12]
 8001014:	4804      	ldr	r0, [pc, #16]	@ (8001028 <print_float+0x54>)
 8001016:	f004 ffc9 	bl	8005fac <iprintf>
}
 800101a:	bf00      	nop
 800101c:	3710      	adds	r7, #16
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	42c80000 	.word	0x42c80000
 8001028:	08006d84 	.word	0x08006d84

0800102c <move_y>:


int move_y(int device_zero, int y, int yPos){
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	60b9      	str	r1, [r7, #8]
 8001036:	607a      	str	r2, [r7, #4]
	if(y>device_zero+10 && yPos<50){
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	330a      	adds	r3, #10
 800103c:	68ba      	ldr	r2, [r7, #8]
 800103e:	429a      	cmp	r2, r3
 8001040:	dd09      	ble.n	8001056 <move_y+0x2a>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2b31      	cmp	r3, #49	@ 0x31
 8001046:	dc06      	bgt.n	8001056 <move_y+0x2a>
		yPos+=1;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	3301      	adds	r3, #1
 800104c:	607b      	str	r3, [r7, #4]
		printf("idzie w dol");
 800104e:	4822      	ldr	r0, [pc, #136]	@ (80010d8 <move_y+0xac>)
 8001050:	f004 ffac 	bl	8005fac <iprintf>
 8001054:	e00d      	b.n	8001072 <move_y+0x46>
	}
	else if(y<device_zero-10 && yPos>0){
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	3b0a      	subs	r3, #10
 800105a:	68ba      	ldr	r2, [r7, #8]
 800105c:	429a      	cmp	r2, r3
 800105e:	da08      	bge.n	8001072 <move_y+0x46>
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2b00      	cmp	r3, #0
 8001064:	dd05      	ble.n	8001072 <move_y+0x46>
		yPos-=1;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	3b01      	subs	r3, #1
 800106a:	607b      	str	r3, [r7, #4]
		printf("idzie do gory");
 800106c:	481b      	ldr	r0, [pc, #108]	@ (80010dc <move_y+0xb0>)
 800106e:	f004 ff9d 	bl	8005fac <iprintf>
	}

	if(y>device_zero+30 && yPos<50){
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	331e      	adds	r3, #30
 8001076:	68ba      	ldr	r2, [r7, #8]
 8001078:	429a      	cmp	r2, r3
 800107a:	dd06      	ble.n	800108a <move_y+0x5e>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2b31      	cmp	r3, #49	@ 0x31
 8001080:	dc03      	bgt.n	800108a <move_y+0x5e>
		yPos+=1;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	3301      	adds	r3, #1
 8001086:	607b      	str	r3, [r7, #4]
 8001088:	e00a      	b.n	80010a0 <move_y+0x74>
	}
	else if(y<device_zero-30 && yPos>0){
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	3b1e      	subs	r3, #30
 800108e:	68ba      	ldr	r2, [r7, #8]
 8001090:	429a      	cmp	r2, r3
 8001092:	da05      	bge.n	80010a0 <move_y+0x74>
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2b00      	cmp	r3, #0
 8001098:	dd02      	ble.n	80010a0 <move_y+0x74>
		yPos-=1;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	3b01      	subs	r3, #1
 800109e:	607b      	str	r3, [r7, #4]
	}

	if(y>device_zero+50 && yPos<50){
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	3332      	adds	r3, #50	@ 0x32
 80010a4:	68ba      	ldr	r2, [r7, #8]
 80010a6:	429a      	cmp	r2, r3
 80010a8:	dd06      	ble.n	80010b8 <move_y+0x8c>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	2b31      	cmp	r3, #49	@ 0x31
 80010ae:	dc03      	bgt.n	80010b8 <move_y+0x8c>
		yPos+=1;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	3301      	adds	r3, #1
 80010b4:	607b      	str	r3, [r7, #4]
 80010b6:	e00a      	b.n	80010ce <move_y+0xa2>
	}
	else if(y<device_zero-50 && yPos>0){
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	3b32      	subs	r3, #50	@ 0x32
 80010bc:	68ba      	ldr	r2, [r7, #8]
 80010be:	429a      	cmp	r2, r3
 80010c0:	da05      	bge.n	80010ce <move_y+0xa2>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	dd02      	ble.n	80010ce <move_y+0xa2>
		yPos-=1;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	3b01      	subs	r3, #1
 80010cc:	607b      	str	r3, [r7, #4]
	}
	return yPos;
 80010ce:	687b      	ldr	r3, [r7, #4]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3710      	adds	r7, #16
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	08006d90 	.word	0x08006d90
 80010dc:	08006d9c 	.word	0x08006d9c

080010e0 <move_x>:

int move_x(int device_zero, int x, int xPos){
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	60f8      	str	r0, [r7, #12]
 80010e8:	60b9      	str	r1, [r7, #8]
 80010ea:	607a      	str	r2, [r7, #4]
	if(x>device_zero+10 && xPos<100){
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	330a      	adds	r3, #10
 80010f0:	68ba      	ldr	r2, [r7, #8]
 80010f2:	429a      	cmp	r2, r3
 80010f4:	dd09      	ble.n	800110a <move_x+0x2a>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2b63      	cmp	r3, #99	@ 0x63
 80010fa:	dc06      	bgt.n	800110a <move_x+0x2a>
		xPos+=1;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	3301      	adds	r3, #1
 8001100:	607b      	str	r3, [r7, #4]
		printf("idzie w lewo");
 8001102:	4822      	ldr	r0, [pc, #136]	@ (800118c <move_x+0xac>)
 8001104:	f004 ff52 	bl	8005fac <iprintf>
 8001108:	e00d      	b.n	8001126 <move_x+0x46>
	}
	else if(x<device_zero-10 && xPos>0){
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	3b0a      	subs	r3, #10
 800110e:	68ba      	ldr	r2, [r7, #8]
 8001110:	429a      	cmp	r2, r3
 8001112:	da08      	bge.n	8001126 <move_x+0x46>
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2b00      	cmp	r3, #0
 8001118:	dd05      	ble.n	8001126 <move_x+0x46>
		xPos-=1;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	3b01      	subs	r3, #1
 800111e:	607b      	str	r3, [r7, #4]
		printf("idzie w prawo");
 8001120:	481b      	ldr	r0, [pc, #108]	@ (8001190 <move_x+0xb0>)
 8001122:	f004 ff43 	bl	8005fac <iprintf>
	}

	if(x>device_zero+30 && xPos<100){
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	331e      	adds	r3, #30
 800112a:	68ba      	ldr	r2, [r7, #8]
 800112c:	429a      	cmp	r2, r3
 800112e:	dd06      	ble.n	800113e <move_x+0x5e>
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2b63      	cmp	r3, #99	@ 0x63
 8001134:	dc03      	bgt.n	800113e <move_x+0x5e>
		xPos+=1;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	3301      	adds	r3, #1
 800113a:	607b      	str	r3, [r7, #4]
 800113c:	e00a      	b.n	8001154 <move_x+0x74>
	}
	else if(x<device_zero-30 && xPos>0){
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	3b1e      	subs	r3, #30
 8001142:	68ba      	ldr	r2, [r7, #8]
 8001144:	429a      	cmp	r2, r3
 8001146:	da05      	bge.n	8001154 <move_x+0x74>
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2b00      	cmp	r3, #0
 800114c:	dd02      	ble.n	8001154 <move_x+0x74>
		xPos-=1;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	3b01      	subs	r3, #1
 8001152:	607b      	str	r3, [r7, #4]
	}

	if(x>device_zero+50 && xPos<100){
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	3332      	adds	r3, #50	@ 0x32
 8001158:	68ba      	ldr	r2, [r7, #8]
 800115a:	429a      	cmp	r2, r3
 800115c:	dd06      	ble.n	800116c <move_x+0x8c>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2b63      	cmp	r3, #99	@ 0x63
 8001162:	dc03      	bgt.n	800116c <move_x+0x8c>
		xPos+=1;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	3301      	adds	r3, #1
 8001168:	607b      	str	r3, [r7, #4]
 800116a:	e00a      	b.n	8001182 <move_x+0xa2>
	}
	else if(x<device_zero-50 && xPos>0){
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	3b32      	subs	r3, #50	@ 0x32
 8001170:	68ba      	ldr	r2, [r7, #8]
 8001172:	429a      	cmp	r2, r3
 8001174:	da05      	bge.n	8001182 <move_x+0xa2>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2b00      	cmp	r3, #0
 800117a:	dd02      	ble.n	8001182 <move_x+0xa2>
		xPos-=1;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	3b01      	subs	r3, #1
 8001180:	607b      	str	r3, [r7, #4]
	}
	return xPos;
 8001182:	687b      	ldr	r3, [r7, #4]
}
 8001184:	4618      	mov	r0, r3
 8001186:	3710      	adds	r7, #16
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	08006dac 	.word	0x08006dac
 8001190:	08006dbc 	.word	0x08006dbc

08001194 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b0f4      	sub	sp, #464	@ 0x1d0
 8001198:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800119a:	f000 ff91 	bl	80020c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800119e:	f000 f94b 	bl	8001438 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011a2:	f000 fa49 	bl	8001638 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011a6:	f000 fa17 	bl	80015d8 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80011aa:	f000 f9d7 	bl	800155c <MX_SPI2_Init>
  MX_I2C1_Init();
 80011ae:	f000 f995 	bl	80014dc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  int tab[ROWS][COLS]=
 80011b2:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80011b6:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80011ba:	4a98      	ldr	r2, [pc, #608]	@ (800141c <main+0x288>)
 80011bc:	4618      	mov	r0, r3
 80011be:	4611      	mov	r1, r2
 80011c0:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80011c4:	461a      	mov	r2, r3
 80011c6:	f005 f8b4 	bl	8006332 <memcpy>
	  {1, 1, 1, 0, 1, 0, 1, 0, 1, 0},
      {1, 1, 1, 0, 0, 0, 1, 0, 0, 0}
  };


  ssd1306_Init();
 80011ca:	f000 fb2d 	bl	8001828 <ssd1306_Init>
  for(int i=0; i < ROWS; i++){
 80011ce:	2300      	movs	r3, #0
 80011d0:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80011d4:	e037      	b.n	8001246 <main+0xb2>
	  for(int j=0; j < COLS; j++){
 80011d6:	2300      	movs	r3, #0
 80011d8:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 80011dc:	e02a      	b.n	8001234 <main+0xa0>
		  if(tab[i][j])
 80011de:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80011e2:	f5a3 71d4 	sub.w	r1, r3, #424	@ 0x1a8
 80011e6:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 80011ea:	4613      	mov	r3, r2
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	4413      	add	r3, r2
 80011f0:	005b      	lsls	r3, r3, #1
 80011f2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80011f6:	4413      	add	r3, r2
 80011f8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d00a      	beq.n	8001216 <main+0x82>
			  ssd1306_DrawPixel(i, j, (SSD1306_COLOR) White);
 8001200:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001204:	b2db      	uxtb	r3, r3
 8001206:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 800120a:	b2d1      	uxtb	r1, r2
 800120c:	2201      	movs	r2, #1
 800120e:	4618      	mov	r0, r3
 8001210:	f000 fbb4 	bl	800197c <ssd1306_DrawPixel>
 8001214:	e009      	b.n	800122a <main+0x96>
		  else
			  ssd1306_DrawPixel(i, j, (SSD1306_COLOR) Black);
 8001216:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 800121a:	b2db      	uxtb	r3, r3
 800121c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001220:	b2d1      	uxtb	r1, r2
 8001222:	2200      	movs	r2, #0
 8001224:	4618      	mov	r0, r3
 8001226:	f000 fba9 	bl	800197c <ssd1306_DrawPixel>
	  for(int j=0; j < COLS; j++){
 800122a:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 800122e:	3301      	adds	r3, #1
 8001230:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8001234:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001238:	2b09      	cmp	r3, #9
 800123a:	ddd0      	ble.n	80011de <main+0x4a>
  for(int i=0; i < ROWS; i++){
 800123c:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001240:	3301      	adds	r3, #1
 8001242:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001246:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 800124a:	2b09      	cmp	r3, #9
 800124c:	ddc3      	ble.n	80011d6 <main+0x42>
	  }
  }

  ssd1306_SetCursor(10,10);
 800124e:	210a      	movs	r1, #10
 8001250:	200a      	movs	r0, #10
 8001252:	f000 fc9d 	bl	8001b90 <ssd1306_SetCursor>
  ssd1306_WriteString("Kocham WOJAK", Font_7x10, White);
 8001256:	4b72      	ldr	r3, [pc, #456]	@ (8001420 <main+0x28c>)
 8001258:	2201      	movs	r2, #1
 800125a:	9200      	str	r2, [sp, #0]
 800125c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800125e:	4871      	ldr	r0, [pc, #452]	@ (8001424 <main+0x290>)
 8001260:	f000 fc70 	bl	8001b44 <ssd1306_WriteString>

  ssd1306_UpdateScreen();
 8001264:	f000 fb62 	bl	800192c <ssd1306_UpdateScreen>

  if (HAL_I2C_IsDeviceReady(&hi2c1, 0x68 << 1, 3, 100) == HAL_OK) {
 8001268:	2364      	movs	r3, #100	@ 0x64
 800126a:	2203      	movs	r2, #3
 800126c:	21d0      	movs	r1, #208	@ 0xd0
 800126e:	486e      	ldr	r0, [pc, #440]	@ (8001428 <main+0x294>)
 8001270:	f001 fd38 	bl	8002ce4 <HAL_I2C_IsDeviceReady>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d103      	bne.n	8001282 <main+0xee>
      printf("MPU6050 znaleziony!\n");
 800127a:	486c      	ldr	r0, [pc, #432]	@ (800142c <main+0x298>)
 800127c:	f004 fefe 	bl	800607c <puts>
 8001280:	e002      	b.n	8001288 <main+0xf4>
  } else {
      printf("Nie znaleziono MPU6050!\n");
 8001282:	486b      	ldr	r0, [pc, #428]	@ (8001430 <main+0x29c>)
 8001284:	f004 fefa 	bl	800607c <puts>
  }
  uint8_t who_am_i = 0;
 8001288:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800128c:	f2a3 13a9 	subw	r3, r3, #425	@ 0x1a9
 8001290:	2200      	movs	r2, #0
 8001292:	701a      	strb	r2, [r3, #0]
  uint8_t data = 0x00;
 8001294:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001298:	f5a3 73d5 	sub.w	r3, r3, #426	@ 0x1aa
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
  HAL_I2C_Mem_Read(&hi2c1, 0x68<<1, 0x75, 1, &who_am_i, 1, HAL_MAX_DELAY);
 80012a0:	f04f 33ff 	mov.w	r3, #4294967295
 80012a4:	9302      	str	r3, [sp, #8]
 80012a6:	2301      	movs	r3, #1
 80012a8:	9301      	str	r3, [sp, #4]
 80012aa:	f107 0317 	add.w	r3, r7, #23
 80012ae:	9300      	str	r3, [sp, #0]
 80012b0:	2301      	movs	r3, #1
 80012b2:	2275      	movs	r2, #117	@ 0x75
 80012b4:	21d0      	movs	r1, #208	@ 0xd0
 80012b6:	485c      	ldr	r0, [pc, #368]	@ (8001428 <main+0x294>)
 80012b8:	f001 fbfa 	bl	8002ab0 <HAL_I2C_Mem_Read>
  HAL_I2C_Mem_Write(&hi2c1, 0x68<<1, 0x6B, 1, &data, 1, HAL_MAX_DELAY);
 80012bc:	f04f 33ff 	mov.w	r3, #4294967295
 80012c0:	9302      	str	r3, [sp, #8]
 80012c2:	2301      	movs	r3, #1
 80012c4:	9301      	str	r3, [sp, #4]
 80012c6:	f107 0316 	add.w	r3, r7, #22
 80012ca:	9300      	str	r3, [sp, #0]
 80012cc:	2301      	movs	r3, #1
 80012ce:	226b      	movs	r2, #107	@ 0x6b
 80012d0:	21d0      	movs	r1, #208	@ 0xd0
 80012d2:	4855      	ldr	r0, [pc, #340]	@ (8001428 <main+0x294>)
 80012d4:	f001 fad8 	bl	8002888 <HAL_I2C_Mem_Write>
  HAL_Delay(100);
 80012d8:	2064      	movs	r0, #100	@ 0x64
 80012da:	f000 ff6d 	bl	80021b8 <HAL_Delay>
  printf("Who Am I: 0x%X\n", who_am_i);
 80012de:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80012e2:	f2a3 13a9 	subw	r3, r3, #425	@ 0x1a9
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	4619      	mov	r1, r3
 80012ea:	4852      	ldr	r0, [pc, #328]	@ (8001434 <main+0x2a0>)
 80012ec:	f004 fe5e 	bl	8005fac <iprintf>

	char buf[4];
	MPU6050_init();
 80012f0:	f7ff fd72 	bl	8000dd8 <MPU6050_init>

	float x;
	float y;
	float z;

	MPU6050_Read_Accel(&x, &y, &z);
 80012f4:	1d3a      	adds	r2, r7, #4
 80012f6:	f107 0108 	add.w	r1, r7, #8
 80012fa:	f107 030c 	add.w	r3, r7, #12
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff fdc0 	bl	8000e84 <MPU6050_Read_Accel>

	print_float(x);
 8001304:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001308:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800130c:	edd3 7a00 	vldr	s15, [r3]
 8001310:	eeb0 0a67 	vmov.f32	s0, s15
 8001314:	f7ff fe5e 	bl	8000fd4 <print_float>

	MPU6050_Read_Accel(&x, &y, &z);
 8001318:	1d3a      	adds	r2, r7, #4
 800131a:	f107 0108 	add.w	r1, r7, #8
 800131e:	f107 030c 	add.w	r3, r7, #12
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff fdae 	bl	8000e84 <MPU6050_Read_Accel>

	print_float(x);
 8001328:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800132c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001330:	edd3 7a00 	vldr	s15, [r3]
 8001334:	eeb0 0a67 	vmov.f32	s0, s15
 8001338:	f7ff fe4c 	bl	8000fd4 <print_float>

	int xPos = 0;
 800133c:	2300      	movs	r3, #0
 800133e:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
	int yPos = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0

	int device_zero_x = (int)x;
 8001348:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800134c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001350:	edd3 7a00 	vldr	s15, [r3]
 8001354:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001358:	ee17 3a90 	vmov	r3, s15
 800135c:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
	int device_zero_y = (int)y;
 8001360:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001364:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001368:	edd3 7a00 	vldr	s15, [r3]
 800136c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001370:	ee17 3a90 	vmov	r3, s15
 8001374:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

		MPU6050_Read_Accel(&x, &y, &z);
 8001378:	1d3a      	adds	r2, r7, #4
 800137a:	f107 0108 	add.w	r1, r7, #8
 800137e:	f107 030c 	add.w	r3, r7, #12
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff fd7e 	bl	8000e84 <MPU6050_Read_Accel>

		print_float(x);
 8001388:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800138c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001390:	edd3 7a00 	vldr	s15, [r3]
 8001394:	eeb0 0a67 	vmov.f32	s0, s15
 8001398:	f7ff fe1c 	bl	8000fd4 <print_float>
		//x on gyro is y on screen
		xPos = move_x(device_zero_y ,y, xPos);
 800139c:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80013a0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80013a4:	edd3 7a00 	vldr	s15, [r3]
 80013a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013ac:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 80013b0:	ee17 1a90 	vmov	r1, s15
 80013b4:	f8d7 01a8 	ldr.w	r0, [r7, #424]	@ 0x1a8
 80013b8:	f7ff fe92 	bl	80010e0 <move_x>
 80013bc:	f8c7 01b4 	str.w	r0, [r7, #436]	@ 0x1b4
		yPos = move_y(device_zero_x, x, yPos);
 80013c0:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80013c4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80013c8:	edd3 7a00 	vldr	s15, [r3]
 80013cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013d0:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 80013d4:	ee17 1a90 	vmov	r1, s15
 80013d8:	f8d7 01ac 	ldr.w	r0, [r7, #428]	@ 0x1ac
 80013dc:	f7ff fe26 	bl	800102c <move_y>
 80013e0:	f8c7 01b0 	str.w	r0, [r7, #432]	@ 0x1b0


		ssd1306_Fill(Black);
 80013e4:	2000      	movs	r0, #0
 80013e6:	f000 fa89 	bl	80018fc <ssd1306_Fill>

		ssd1306_SetCursor(xPos,yPos);
 80013ea:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 80013f4:	b2d2      	uxtb	r2, r2
 80013f6:	4611      	mov	r1, r2
 80013f8:	4618      	mov	r0, r3
 80013fa:	f000 fbc9 	bl	8001b90 <ssd1306_SetCursor>
		ssd1306_WriteString("Kocham WOJAK", Font_7x10, White);
 80013fe:	4b08      	ldr	r3, [pc, #32]	@ (8001420 <main+0x28c>)
 8001400:	2201      	movs	r2, #1
 8001402:	9200      	str	r2, [sp, #0]
 8001404:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001406:	4807      	ldr	r0, [pc, #28]	@ (8001424 <main+0x290>)
 8001408:	f000 fb9c 	bl	8001b44 <ssd1306_WriteString>

		  ssd1306_UpdateScreen();
 800140c:	f000 fa8e 	bl	800192c <ssd1306_UpdateScreen>


		HAL_Delay(100);
 8001410:	2064      	movs	r0, #100	@ 0x64
 8001412:	f000 fed1 	bl	80021b8 <HAL_Delay>
		MPU6050_Read_Accel(&x, &y, &z);
 8001416:	bf00      	nop
 8001418:	e7ae      	b.n	8001378 <main+0x1e4>
 800141a:	bf00      	nop
 800141c:	08006e08 	.word	0x08006e08
 8001420:	08007704 	.word	0x08007704
 8001424:	08006dcc 	.word	0x08006dcc
 8001428:	2000008c 	.word	0x2000008c
 800142c:	08006ddc 	.word	0x08006ddc
 8001430:	08006df0 	.word	0x08006df0
 8001434:	08006d74 	.word	0x08006d74

08001438 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b096      	sub	sp, #88	@ 0x58
 800143c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800143e:	f107 0314 	add.w	r3, r7, #20
 8001442:	2244      	movs	r2, #68	@ 0x44
 8001444:	2100      	movs	r1, #0
 8001446:	4618      	mov	r0, r3
 8001448:	f004 fef8 	bl	800623c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800144c:	463b      	mov	r3, r7
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	605a      	str	r2, [r3, #4]
 8001454:	609a      	str	r2, [r3, #8]
 8001456:	60da      	str	r2, [r3, #12]
 8001458:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800145a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800145e:	f002 f89d 	bl	800359c <HAL_PWREx_ControlVoltageScaling>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001468:	f000 f96e 	bl	8001748 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800146c:	2302      	movs	r3, #2
 800146e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001470:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001474:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001476:	2310      	movs	r3, #16
 8001478:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800147a:	2302      	movs	r3, #2
 800147c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800147e:	2302      	movs	r3, #2
 8001480:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001482:	2301      	movs	r3, #1
 8001484:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001486:	230a      	movs	r3, #10
 8001488:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800148a:	2307      	movs	r3, #7
 800148c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800148e:	2302      	movs	r3, #2
 8001490:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001492:	2302      	movs	r3, #2
 8001494:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001496:	f107 0314 	add.w	r3, r7, #20
 800149a:	4618      	mov	r0, r3
 800149c:	f002 f8d4 	bl	8003648 <HAL_RCC_OscConfig>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <SystemClock_Config+0x72>
  {
    Error_Handler();
 80014a6:	f000 f94f 	bl	8001748 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014aa:	230f      	movs	r3, #15
 80014ac:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014ae:	2303      	movs	r3, #3
 80014b0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014b2:	2300      	movs	r3, #0
 80014b4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014b6:	2300      	movs	r3, #0
 80014b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014ba:	2300      	movs	r3, #0
 80014bc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80014be:	463b      	mov	r3, r7
 80014c0:	2104      	movs	r1, #4
 80014c2:	4618      	mov	r0, r3
 80014c4:	f002 fc9c 	bl	8003e00 <HAL_RCC_ClockConfig>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80014ce:	f000 f93b 	bl	8001748 <Error_Handler>
  }
}
 80014d2:	bf00      	nop
 80014d4:	3758      	adds	r7, #88	@ 0x58
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
	...

080014dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001550 <MX_I2C1_Init+0x74>)
 80014e2:	4a1c      	ldr	r2, [pc, #112]	@ (8001554 <MX_I2C1_Init+0x78>)
 80014e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 80014e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001550 <MX_I2C1_Init+0x74>)
 80014e8:	4a1b      	ldr	r2, [pc, #108]	@ (8001558 <MX_I2C1_Init+0x7c>)
 80014ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80014ec:	4b18      	ldr	r3, [pc, #96]	@ (8001550 <MX_I2C1_Init+0x74>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014f2:	4b17      	ldr	r3, [pc, #92]	@ (8001550 <MX_I2C1_Init+0x74>)
 80014f4:	2201      	movs	r2, #1
 80014f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014f8:	4b15      	ldr	r3, [pc, #84]	@ (8001550 <MX_I2C1_Init+0x74>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80014fe:	4b14      	ldr	r3, [pc, #80]	@ (8001550 <MX_I2C1_Init+0x74>)
 8001500:	2200      	movs	r2, #0
 8001502:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001504:	4b12      	ldr	r3, [pc, #72]	@ (8001550 <MX_I2C1_Init+0x74>)
 8001506:	2200      	movs	r2, #0
 8001508:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800150a:	4b11      	ldr	r3, [pc, #68]	@ (8001550 <MX_I2C1_Init+0x74>)
 800150c:	2200      	movs	r2, #0
 800150e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001510:	4b0f      	ldr	r3, [pc, #60]	@ (8001550 <MX_I2C1_Init+0x74>)
 8001512:	2200      	movs	r2, #0
 8001514:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001516:	480e      	ldr	r0, [pc, #56]	@ (8001550 <MX_I2C1_Init+0x74>)
 8001518:	f001 f91a 	bl	8002750 <HAL_I2C_Init>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001522:	f000 f911 	bl	8001748 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001526:	2100      	movs	r1, #0
 8001528:	4809      	ldr	r0, [pc, #36]	@ (8001550 <MX_I2C1_Init+0x74>)
 800152a:	f001 ff91 	bl	8003450 <HAL_I2CEx_ConfigAnalogFilter>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001534:	f000 f908 	bl	8001748 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001538:	2100      	movs	r1, #0
 800153a:	4805      	ldr	r0, [pc, #20]	@ (8001550 <MX_I2C1_Init+0x74>)
 800153c:	f001 ffd3 	bl	80034e6 <HAL_I2CEx_ConfigDigitalFilter>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001546:	f000 f8ff 	bl	8001748 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	2000008c 	.word	0x2000008c
 8001554:	40005400 	.word	0x40005400
 8001558:	10d19ce4 	.word	0x10d19ce4

0800155c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001560:	4b1b      	ldr	r3, [pc, #108]	@ (80015d0 <MX_SPI2_Init+0x74>)
 8001562:	4a1c      	ldr	r2, [pc, #112]	@ (80015d4 <MX_SPI2_Init+0x78>)
 8001564:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001566:	4b1a      	ldr	r3, [pc, #104]	@ (80015d0 <MX_SPI2_Init+0x74>)
 8001568:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800156c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800156e:	4b18      	ldr	r3, [pc, #96]	@ (80015d0 <MX_SPI2_Init+0x74>)
 8001570:	2200      	movs	r2, #0
 8001572:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001574:	4b16      	ldr	r3, [pc, #88]	@ (80015d0 <MX_SPI2_Init+0x74>)
 8001576:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800157a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800157c:	4b14      	ldr	r3, [pc, #80]	@ (80015d0 <MX_SPI2_Init+0x74>)
 800157e:	2200      	movs	r2, #0
 8001580:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001582:	4b13      	ldr	r3, [pc, #76]	@ (80015d0 <MX_SPI2_Init+0x74>)
 8001584:	2200      	movs	r2, #0
 8001586:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001588:	4b11      	ldr	r3, [pc, #68]	@ (80015d0 <MX_SPI2_Init+0x74>)
 800158a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800158e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001590:	4b0f      	ldr	r3, [pc, #60]	@ (80015d0 <MX_SPI2_Init+0x74>)
 8001592:	2210      	movs	r2, #16
 8001594:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001596:	4b0e      	ldr	r3, [pc, #56]	@ (80015d0 <MX_SPI2_Init+0x74>)
 8001598:	2200      	movs	r2, #0
 800159a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800159c:	4b0c      	ldr	r3, [pc, #48]	@ (80015d0 <MX_SPI2_Init+0x74>)
 800159e:	2200      	movs	r2, #0
 80015a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015a2:	4b0b      	ldr	r3, [pc, #44]	@ (80015d0 <MX_SPI2_Init+0x74>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80015a8:	4b09      	ldr	r3, [pc, #36]	@ (80015d0 <MX_SPI2_Init+0x74>)
 80015aa:	2207      	movs	r2, #7
 80015ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80015ae:	4b08      	ldr	r3, [pc, #32]	@ (80015d0 <MX_SPI2_Init+0x74>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80015b4:	4b06      	ldr	r3, [pc, #24]	@ (80015d0 <MX_SPI2_Init+0x74>)
 80015b6:	2208      	movs	r2, #8
 80015b8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80015ba:	4805      	ldr	r0, [pc, #20]	@ (80015d0 <MX_SPI2_Init+0x74>)
 80015bc:	f003 fb00 	bl	8004bc0 <HAL_SPI_Init>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80015c6:	f000 f8bf 	bl	8001748 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80015ca:	bf00      	nop
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	200000e0 	.word	0x200000e0
 80015d4:	40003800 	.word	0x40003800

080015d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015dc:	4b14      	ldr	r3, [pc, #80]	@ (8001630 <MX_USART2_UART_Init+0x58>)
 80015de:	4a15      	ldr	r2, [pc, #84]	@ (8001634 <MX_USART2_UART_Init+0x5c>)
 80015e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015e2:	4b13      	ldr	r3, [pc, #76]	@ (8001630 <MX_USART2_UART_Init+0x58>)
 80015e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015ea:	4b11      	ldr	r3, [pc, #68]	@ (8001630 <MX_USART2_UART_Init+0x58>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001630 <MX_USART2_UART_Init+0x58>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001630 <MX_USART2_UART_Init+0x58>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001630 <MX_USART2_UART_Init+0x58>)
 80015fe:	220c      	movs	r2, #12
 8001600:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001602:	4b0b      	ldr	r3, [pc, #44]	@ (8001630 <MX_USART2_UART_Init+0x58>)
 8001604:	2200      	movs	r2, #0
 8001606:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001608:	4b09      	ldr	r3, [pc, #36]	@ (8001630 <MX_USART2_UART_Init+0x58>)
 800160a:	2200      	movs	r2, #0
 800160c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800160e:	4b08      	ldr	r3, [pc, #32]	@ (8001630 <MX_USART2_UART_Init+0x58>)
 8001610:	2200      	movs	r2, #0
 8001612:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001614:	4b06      	ldr	r3, [pc, #24]	@ (8001630 <MX_USART2_UART_Init+0x58>)
 8001616:	2200      	movs	r2, #0
 8001618:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800161a:	4805      	ldr	r0, [pc, #20]	@ (8001630 <MX_USART2_UART_Init+0x58>)
 800161c:	f003 fe4e 	bl	80052bc <HAL_UART_Init>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001626:	f000 f88f 	bl	8001748 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800162a:	bf00      	nop
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	20000144 	.word	0x20000144
 8001634:	40004400 	.word	0x40004400

08001638 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b08a      	sub	sp, #40	@ 0x28
 800163c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800163e:	f107 0314 	add.w	r3, r7, #20
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
 8001648:	609a      	str	r2, [r3, #8]
 800164a:	60da      	str	r2, [r3, #12]
 800164c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800164e:	4b3b      	ldr	r3, [pc, #236]	@ (800173c <MX_GPIO_Init+0x104>)
 8001650:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001652:	4a3a      	ldr	r2, [pc, #232]	@ (800173c <MX_GPIO_Init+0x104>)
 8001654:	f043 0304 	orr.w	r3, r3, #4
 8001658:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800165a:	4b38      	ldr	r3, [pc, #224]	@ (800173c <MX_GPIO_Init+0x104>)
 800165c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800165e:	f003 0304 	and.w	r3, r3, #4
 8001662:	613b      	str	r3, [r7, #16]
 8001664:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001666:	4b35      	ldr	r3, [pc, #212]	@ (800173c <MX_GPIO_Init+0x104>)
 8001668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800166a:	4a34      	ldr	r2, [pc, #208]	@ (800173c <MX_GPIO_Init+0x104>)
 800166c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001670:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001672:	4b32      	ldr	r3, [pc, #200]	@ (800173c <MX_GPIO_Init+0x104>)
 8001674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800167a:	60fb      	str	r3, [r7, #12]
 800167c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800167e:	4b2f      	ldr	r3, [pc, #188]	@ (800173c <MX_GPIO_Init+0x104>)
 8001680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001682:	4a2e      	ldr	r2, [pc, #184]	@ (800173c <MX_GPIO_Init+0x104>)
 8001684:	f043 0301 	orr.w	r3, r3, #1
 8001688:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800168a:	4b2c      	ldr	r3, [pc, #176]	@ (800173c <MX_GPIO_Init+0x104>)
 800168c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800168e:	f003 0301 	and.w	r3, r3, #1
 8001692:	60bb      	str	r3, [r7, #8]
 8001694:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001696:	4b29      	ldr	r3, [pc, #164]	@ (800173c <MX_GPIO_Init+0x104>)
 8001698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800169a:	4a28      	ldr	r2, [pc, #160]	@ (800173c <MX_GPIO_Init+0x104>)
 800169c:	f043 0302 	orr.w	r3, r3, #2
 80016a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016a2:	4b26      	ldr	r3, [pc, #152]	@ (800173c <MX_GPIO_Init+0x104>)
 80016a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016a6:	f003 0302 	and.w	r3, r3, #2
 80016aa:	607b      	str	r3, [r7, #4]
 80016ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80016ae:	2200      	movs	r2, #0
 80016b0:	2120      	movs	r1, #32
 80016b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016b6:	f001 f833 	bl	8002720 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016c0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80016c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c6:	2300      	movs	r3, #0
 80016c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016ca:	f107 0314 	add.w	r3, r7, #20
 80016ce:	4619      	mov	r1, r3
 80016d0:	481b      	ldr	r0, [pc, #108]	@ (8001740 <MX_GPIO_Init+0x108>)
 80016d2:	f000 fe7b 	bl	80023cc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80016d6:	2320      	movs	r3, #32
 80016d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016da:	2301      	movs	r3, #1
 80016dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e2:	2300      	movs	r3, #0
 80016e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80016e6:	f107 0314 	add.w	r3, r7, #20
 80016ea:	4619      	mov	r1, r3
 80016ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016f0:	f000 fe6c 	bl	80023cc <HAL_GPIO_Init>

  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f4:	2301      	movs	r3, #1
 80016f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f8:	2300      	movs	r3, #0
 80016fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fc:	2300      	movs	r3, #0
 80016fe:	623b      	str	r3, [r7, #32]

  GPIO_InitStruct.Pin = GPIO_PIN_12; // CS
 8001700:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001704:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001706:	f107 0314 	add.w	r3, r7, #20
 800170a:	4619      	mov	r1, r3
 800170c:	480d      	ldr	r0, [pc, #52]	@ (8001744 <MX_GPIO_Init+0x10c>)
 800170e:	f000 fe5d 	bl	80023cc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0;  // DC
 8001712:	2301      	movs	r3, #1
 8001714:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001716:	f107 0314 	add.w	r3, r7, #20
 800171a:	4619      	mov	r1, r3
 800171c:	4809      	ldr	r0, [pc, #36]	@ (8001744 <MX_GPIO_Init+0x10c>)
 800171e:	f000 fe55 	bl	80023cc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_4;  // RST
 8001722:	2310      	movs	r3, #16
 8001724:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001726:	f107 0314 	add.w	r3, r7, #20
 800172a:	4619      	mov	r1, r3
 800172c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001730:	f000 fe4c 	bl	80023cc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001734:	bf00      	nop
 8001736:	3728      	adds	r7, #40	@ 0x28
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	40021000 	.word	0x40021000
 8001740:	48000800 	.word	0x48000800
 8001744:	48000400 	.word	0x48000400

08001748 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800174c:	b672      	cpsid	i
}
 800174e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001750:	bf00      	nop
 8001752:	e7fd      	b.n	8001750 <Error_Handler+0x8>

08001754 <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 8001758:	2201      	movs	r2, #1
 800175a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800175e:	480b      	ldr	r0, [pc, #44]	@ (800178c <ssd1306_Reset+0x38>)
 8001760:	f000 ffde 	bl	8002720 <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 8001764:	2200      	movs	r2, #0
 8001766:	2110      	movs	r1, #16
 8001768:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800176c:	f000 ffd8 	bl	8002720 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001770:	200a      	movs	r0, #10
 8001772:	f000 fd21 	bl	80021b8 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 8001776:	2201      	movs	r2, #1
 8001778:	2110      	movs	r1, #16
 800177a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800177e:	f000 ffcf 	bl	8002720 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001782:	200a      	movs	r0, #10
 8001784:	f000 fd18 	bl	80021b8 <HAL_Delay>
}
 8001788:	bf00      	nop
 800178a:	bd80      	pop	{r7, pc}
 800178c:	48000400 	.word	0x48000400

08001790 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 800179a:	2200      	movs	r2, #0
 800179c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017a0:	480c      	ldr	r0, [pc, #48]	@ (80017d4 <ssd1306_WriteCommand+0x44>)
 80017a2:	f000 ffbd 	bl	8002720 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 80017a6:	2200      	movs	r2, #0
 80017a8:	2101      	movs	r1, #1
 80017aa:	480a      	ldr	r0, [pc, #40]	@ (80017d4 <ssd1306_WriteCommand+0x44>)
 80017ac:	f000 ffb8 	bl	8002720 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 80017b0:	1df9      	adds	r1, r7, #7
 80017b2:	f04f 33ff 	mov.w	r3, #4294967295
 80017b6:	2201      	movs	r2, #1
 80017b8:	4807      	ldr	r0, [pc, #28]	@ (80017d8 <ssd1306_WriteCommand+0x48>)
 80017ba:	f003 faa4 	bl	8004d06 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 80017be:	2201      	movs	r2, #1
 80017c0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017c4:	4803      	ldr	r0, [pc, #12]	@ (80017d4 <ssd1306_WriteCommand+0x44>)
 80017c6:	f000 ffab 	bl	8002720 <HAL_GPIO_WritePin>
}
 80017ca:	bf00      	nop
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	48000400 	.word	0x48000400
 80017d8:	200000e0 	.word	0x200000e0

080017dc <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 80017e6:	2200      	movs	r2, #0
 80017e8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017ec:	480c      	ldr	r0, [pc, #48]	@ (8001820 <ssd1306_WriteData+0x44>)
 80017ee:	f000 ff97 	bl	8002720 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 80017f2:	2201      	movs	r2, #1
 80017f4:	2101      	movs	r1, #1
 80017f6:	480a      	ldr	r0, [pc, #40]	@ (8001820 <ssd1306_WriteData+0x44>)
 80017f8:	f000 ff92 	bl	8002720 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	b29a      	uxth	r2, r3
 8001800:	f04f 33ff 	mov.w	r3, #4294967295
 8001804:	6879      	ldr	r1, [r7, #4]
 8001806:	4807      	ldr	r0, [pc, #28]	@ (8001824 <ssd1306_WriteData+0x48>)
 8001808:	f003 fa7d 	bl	8004d06 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 800180c:	2201      	movs	r2, #1
 800180e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001812:	4803      	ldr	r0, [pc, #12]	@ (8001820 <ssd1306_WriteData+0x44>)
 8001814:	f000 ff84 	bl	8002720 <HAL_GPIO_WritePin>
}
 8001818:	bf00      	nop
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	48000400 	.word	0x48000400
 8001824:	200000e0 	.word	0x200000e0

08001828 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800182c:	f7ff ff92 	bl	8001754 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001830:	2064      	movs	r0, #100	@ 0x64
 8001832:	f000 fcc1 	bl	80021b8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001836:	2000      	movs	r0, #0
 8001838:	f000 f9d6 	bl	8001be8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800183c:	2020      	movs	r0, #32
 800183e:	f7ff ffa7 	bl	8001790 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001842:	2000      	movs	r0, #0
 8001844:	f7ff ffa4 	bl	8001790 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001848:	20b0      	movs	r0, #176	@ 0xb0
 800184a:	f7ff ffa1 	bl	8001790 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800184e:	20c8      	movs	r0, #200	@ 0xc8
 8001850:	f7ff ff9e 	bl	8001790 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001854:	2000      	movs	r0, #0
 8001856:	f7ff ff9b 	bl	8001790 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800185a:	2010      	movs	r0, #16
 800185c:	f7ff ff98 	bl	8001790 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001860:	2040      	movs	r0, #64	@ 0x40
 8001862:	f7ff ff95 	bl	8001790 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001866:	20ff      	movs	r0, #255	@ 0xff
 8001868:	f000 f9aa 	bl	8001bc0 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800186c:	20a1      	movs	r0, #161	@ 0xa1
 800186e:	f7ff ff8f 	bl	8001790 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001872:	20a6      	movs	r0, #166	@ 0xa6
 8001874:	f7ff ff8c 	bl	8001790 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001878:	20a8      	movs	r0, #168	@ 0xa8
 800187a:	f7ff ff89 	bl	8001790 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800187e:	203f      	movs	r0, #63	@ 0x3f
 8001880:	f7ff ff86 	bl	8001790 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001884:	20a4      	movs	r0, #164	@ 0xa4
 8001886:	f7ff ff83 	bl	8001790 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800188a:	20d3      	movs	r0, #211	@ 0xd3
 800188c:	f7ff ff80 	bl	8001790 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001890:	2000      	movs	r0, #0
 8001892:	f7ff ff7d 	bl	8001790 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001896:	20d5      	movs	r0, #213	@ 0xd5
 8001898:	f7ff ff7a 	bl	8001790 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800189c:	20f0      	movs	r0, #240	@ 0xf0
 800189e:	f7ff ff77 	bl	8001790 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80018a2:	20d9      	movs	r0, #217	@ 0xd9
 80018a4:	f7ff ff74 	bl	8001790 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80018a8:	2022      	movs	r0, #34	@ 0x22
 80018aa:	f7ff ff71 	bl	8001790 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80018ae:	20da      	movs	r0, #218	@ 0xda
 80018b0:	f7ff ff6e 	bl	8001790 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80018b4:	2012      	movs	r0, #18
 80018b6:	f7ff ff6b 	bl	8001790 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80018ba:	20db      	movs	r0, #219	@ 0xdb
 80018bc:	f7ff ff68 	bl	8001790 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80018c0:	2020      	movs	r0, #32
 80018c2:	f7ff ff65 	bl	8001790 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80018c6:	208d      	movs	r0, #141	@ 0x8d
 80018c8:	f7ff ff62 	bl	8001790 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80018cc:	2014      	movs	r0, #20
 80018ce:	f7ff ff5f 	bl	8001790 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80018d2:	2001      	movs	r0, #1
 80018d4:	f000 f988 	bl	8001be8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80018d8:	2000      	movs	r0, #0
 80018da:	f000 f80f 	bl	80018fc <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80018de:	f000 f825 	bl	800192c <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80018e2:	4b05      	ldr	r3, [pc, #20]	@ (80018f8 <ssd1306_Init+0xd0>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80018e8:	4b03      	ldr	r3, [pc, #12]	@ (80018f8 <ssd1306_Init+0xd0>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 80018ee:	4b02      	ldr	r3, [pc, #8]	@ (80018f8 <ssd1306_Init+0xd0>)
 80018f0:	2201      	movs	r2, #1
 80018f2:	711a      	strb	r2, [r3, #4]
}
 80018f4:	bf00      	nop
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	200005cc 	.word	0x200005cc

080018fc <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001906:	79fb      	ldrb	r3, [r7, #7]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d101      	bne.n	8001910 <ssd1306_Fill+0x14>
 800190c:	2300      	movs	r3, #0
 800190e:	e000      	b.n	8001912 <ssd1306_Fill+0x16>
 8001910:	23ff      	movs	r3, #255	@ 0xff
 8001912:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001916:	4619      	mov	r1, r3
 8001918:	4803      	ldr	r0, [pc, #12]	@ (8001928 <ssd1306_Fill+0x2c>)
 800191a:	f004 fc8f 	bl	800623c <memset>
}
 800191e:	bf00      	nop
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	200001cc 	.word	0x200001cc

0800192c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001932:	2300      	movs	r3, #0
 8001934:	71fb      	strb	r3, [r7, #7]
 8001936:	e016      	b.n	8001966 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001938:	79fb      	ldrb	r3, [r7, #7]
 800193a:	3b50      	subs	r3, #80	@ 0x50
 800193c:	b2db      	uxtb	r3, r3
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff ff26 	bl	8001790 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001944:	2000      	movs	r0, #0
 8001946:	f7ff ff23 	bl	8001790 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800194a:	2010      	movs	r0, #16
 800194c:	f7ff ff20 	bl	8001790 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001950:	79fb      	ldrb	r3, [r7, #7]
 8001952:	01db      	lsls	r3, r3, #7
 8001954:	4a08      	ldr	r2, [pc, #32]	@ (8001978 <ssd1306_UpdateScreen+0x4c>)
 8001956:	4413      	add	r3, r2
 8001958:	2180      	movs	r1, #128	@ 0x80
 800195a:	4618      	mov	r0, r3
 800195c:	f7ff ff3e 	bl	80017dc <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001960:	79fb      	ldrb	r3, [r7, #7]
 8001962:	3301      	adds	r3, #1
 8001964:	71fb      	strb	r3, [r7, #7]
 8001966:	79fb      	ldrb	r3, [r7, #7]
 8001968:	2b07      	cmp	r3, #7
 800196a:	d9e5      	bls.n	8001938 <ssd1306_UpdateScreen+0xc>
    }
}
 800196c:	bf00      	nop
 800196e:	bf00      	nop
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	200001cc 	.word	0x200001cc

0800197c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	71fb      	strb	r3, [r7, #7]
 8001986:	460b      	mov	r3, r1
 8001988:	71bb      	strb	r3, [r7, #6]
 800198a:	4613      	mov	r3, r2
 800198c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800198e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001992:	2b00      	cmp	r3, #0
 8001994:	db3d      	blt.n	8001a12 <ssd1306_DrawPixel+0x96>
 8001996:	79bb      	ldrb	r3, [r7, #6]
 8001998:	2b3f      	cmp	r3, #63	@ 0x3f
 800199a:	d83a      	bhi.n	8001a12 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }

    // Draw in the right color
    if(color == White) {
 800199c:	797b      	ldrb	r3, [r7, #5]
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d11a      	bne.n	80019d8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80019a2:	79fa      	ldrb	r2, [r7, #7]
 80019a4:	79bb      	ldrb	r3, [r7, #6]
 80019a6:	08db      	lsrs	r3, r3, #3
 80019a8:	b2d8      	uxtb	r0, r3
 80019aa:	4603      	mov	r3, r0
 80019ac:	01db      	lsls	r3, r3, #7
 80019ae:	4413      	add	r3, r2
 80019b0:	4a1b      	ldr	r2, [pc, #108]	@ (8001a20 <ssd1306_DrawPixel+0xa4>)
 80019b2:	5cd3      	ldrb	r3, [r2, r3]
 80019b4:	b25a      	sxtb	r2, r3
 80019b6:	79bb      	ldrb	r3, [r7, #6]
 80019b8:	f003 0307 	and.w	r3, r3, #7
 80019bc:	2101      	movs	r1, #1
 80019be:	fa01 f303 	lsl.w	r3, r1, r3
 80019c2:	b25b      	sxtb	r3, r3
 80019c4:	4313      	orrs	r3, r2
 80019c6:	b259      	sxtb	r1, r3
 80019c8:	79fa      	ldrb	r2, [r7, #7]
 80019ca:	4603      	mov	r3, r0
 80019cc:	01db      	lsls	r3, r3, #7
 80019ce:	4413      	add	r3, r2
 80019d0:	b2c9      	uxtb	r1, r1
 80019d2:	4a13      	ldr	r2, [pc, #76]	@ (8001a20 <ssd1306_DrawPixel+0xa4>)
 80019d4:	54d1      	strb	r1, [r2, r3]
 80019d6:	e01d      	b.n	8001a14 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80019d8:	79fa      	ldrb	r2, [r7, #7]
 80019da:	79bb      	ldrb	r3, [r7, #6]
 80019dc:	08db      	lsrs	r3, r3, #3
 80019de:	b2d8      	uxtb	r0, r3
 80019e0:	4603      	mov	r3, r0
 80019e2:	01db      	lsls	r3, r3, #7
 80019e4:	4413      	add	r3, r2
 80019e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001a20 <ssd1306_DrawPixel+0xa4>)
 80019e8:	5cd3      	ldrb	r3, [r2, r3]
 80019ea:	b25a      	sxtb	r2, r3
 80019ec:	79bb      	ldrb	r3, [r7, #6]
 80019ee:	f003 0307 	and.w	r3, r3, #7
 80019f2:	2101      	movs	r1, #1
 80019f4:	fa01 f303 	lsl.w	r3, r1, r3
 80019f8:	b25b      	sxtb	r3, r3
 80019fa:	43db      	mvns	r3, r3
 80019fc:	b25b      	sxtb	r3, r3
 80019fe:	4013      	ands	r3, r2
 8001a00:	b259      	sxtb	r1, r3
 8001a02:	79fa      	ldrb	r2, [r7, #7]
 8001a04:	4603      	mov	r3, r0
 8001a06:	01db      	lsls	r3, r3, #7
 8001a08:	4413      	add	r3, r2
 8001a0a:	b2c9      	uxtb	r1, r1
 8001a0c:	4a04      	ldr	r2, [pc, #16]	@ (8001a20 <ssd1306_DrawPixel+0xa4>)
 8001a0e:	54d1      	strb	r1, [r2, r3]
 8001a10:	e000      	b.n	8001a14 <ssd1306_DrawPixel+0x98>
        return;
 8001a12:	bf00      	nop
    }
}
 8001a14:	370c      	adds	r7, #12
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr
 8001a1e:	bf00      	nop
 8001a20:	200001cc 	.word	0x200001cc

08001a24 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001a24:	b590      	push	{r4, r7, lr}
 8001a26:	b089      	sub	sp, #36	@ 0x24
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	4604      	mov	r4, r0
 8001a2c:	4638      	mov	r0, r7
 8001a2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001a32:	4623      	mov	r3, r4
 8001a34:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001a36:	7bfb      	ldrb	r3, [r7, #15]
 8001a38:	2b1f      	cmp	r3, #31
 8001a3a:	d902      	bls.n	8001a42 <ssd1306_WriteChar+0x1e>
 8001a3c:	7bfb      	ldrb	r3, [r7, #15]
 8001a3e:	2b7e      	cmp	r3, #126	@ 0x7e
 8001a40:	d901      	bls.n	8001a46 <ssd1306_WriteChar+0x22>
        return 0;
 8001a42:	2300      	movs	r3, #0
 8001a44:	e077      	b.n	8001b36 <ssd1306_WriteChar+0x112>

    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001a46:	4b3e      	ldr	r3, [pc, #248]	@ (8001b40 <ssd1306_WriteChar+0x11c>)
 8001a48:	881b      	ldrh	r3, [r3, #0]
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	783b      	ldrb	r3, [r7, #0]
 8001a4e:	4413      	add	r3, r2
 8001a50:	2b80      	cmp	r3, #128	@ 0x80
 8001a52:	dc06      	bgt.n	8001a62 <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001a54:	4b3a      	ldr	r3, [pc, #232]	@ (8001b40 <ssd1306_WriteChar+0x11c>)
 8001a56:	885b      	ldrh	r3, [r3, #2]
 8001a58:	461a      	mov	r2, r3
 8001a5a:	787b      	ldrb	r3, [r7, #1]
 8001a5c:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001a5e:	2b40      	cmp	r3, #64	@ 0x40
 8001a60:	dd01      	ble.n	8001a66 <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8001a62:	2300      	movs	r3, #0
 8001a64:	e067      	b.n	8001b36 <ssd1306_WriteChar+0x112>
    }

    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001a66:	2300      	movs	r3, #0
 8001a68:	61fb      	str	r3, [r7, #28]
 8001a6a:	e04e      	b.n	8001b0a <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8001a6c:	687a      	ldr	r2, [r7, #4]
 8001a6e:	7bfb      	ldrb	r3, [r7, #15]
 8001a70:	3b20      	subs	r3, #32
 8001a72:	7879      	ldrb	r1, [r7, #1]
 8001a74:	fb01 f303 	mul.w	r3, r1, r3
 8001a78:	4619      	mov	r1, r3
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	440b      	add	r3, r1
 8001a7e:	005b      	lsls	r3, r3, #1
 8001a80:	4413      	add	r3, r2
 8001a82:	881b      	ldrh	r3, [r3, #0]
 8001a84:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8001a86:	2300      	movs	r3, #0
 8001a88:	61bb      	str	r3, [r7, #24]
 8001a8a:	e036      	b.n	8001afa <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8001a8c:	697a      	ldr	r2, [r7, #20]
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	fa02 f303 	lsl.w	r3, r2, r3
 8001a94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d013      	beq.n	8001ac4 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001a9c:	4b28      	ldr	r3, [pc, #160]	@ (8001b40 <ssd1306_WriteChar+0x11c>)
 8001a9e:	881b      	ldrh	r3, [r3, #0]
 8001aa0:	b2da      	uxtb	r2, r3
 8001aa2:	69bb      	ldr	r3, [r7, #24]
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	4413      	add	r3, r2
 8001aa8:	b2d8      	uxtb	r0, r3
 8001aaa:	4b25      	ldr	r3, [pc, #148]	@ (8001b40 <ssd1306_WriteChar+0x11c>)
 8001aac:	885b      	ldrh	r3, [r3, #2]
 8001aae:	b2da      	uxtb	r2, r3
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	4413      	add	r3, r2
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001abc:	4619      	mov	r1, r3
 8001abe:	f7ff ff5d 	bl	800197c <ssd1306_DrawPixel>
 8001ac2:	e017      	b.n	8001af4 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001ac4:	4b1e      	ldr	r3, [pc, #120]	@ (8001b40 <ssd1306_WriteChar+0x11c>)
 8001ac6:	881b      	ldrh	r3, [r3, #0]
 8001ac8:	b2da      	uxtb	r2, r3
 8001aca:	69bb      	ldr	r3, [r7, #24]
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	4413      	add	r3, r2
 8001ad0:	b2d8      	uxtb	r0, r3
 8001ad2:	4b1b      	ldr	r3, [pc, #108]	@ (8001b40 <ssd1306_WriteChar+0x11c>)
 8001ad4:	885b      	ldrh	r3, [r3, #2]
 8001ad6:	b2da      	uxtb	r2, r3
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	4413      	add	r3, r2
 8001ade:	b2d9      	uxtb	r1, r3
 8001ae0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	bf0c      	ite	eq
 8001ae8:	2301      	moveq	r3, #1
 8001aea:	2300      	movne	r3, #0
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	461a      	mov	r2, r3
 8001af0:	f7ff ff44 	bl	800197c <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8001af4:	69bb      	ldr	r3, [r7, #24]
 8001af6:	3301      	adds	r3, #1
 8001af8:	61bb      	str	r3, [r7, #24]
 8001afa:	783b      	ldrb	r3, [r7, #0]
 8001afc:	461a      	mov	r2, r3
 8001afe:	69bb      	ldr	r3, [r7, #24]
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d3c3      	bcc.n	8001a8c <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8001b04:	69fb      	ldr	r3, [r7, #28]
 8001b06:	3301      	adds	r3, #1
 8001b08:	61fb      	str	r3, [r7, #28]
 8001b0a:	787b      	ldrb	r3, [r7, #1]
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	69fb      	ldr	r3, [r7, #28]
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d3ab      	bcc.n	8001a6c <ssd1306_WriteChar+0x48>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8001b14:	4b0a      	ldr	r3, [pc, #40]	@ (8001b40 <ssd1306_WriteChar+0x11c>)
 8001b16:	881b      	ldrh	r3, [r3, #0]
 8001b18:	68ba      	ldr	r2, [r7, #8]
 8001b1a:	2a00      	cmp	r2, #0
 8001b1c:	d005      	beq.n	8001b2a <ssd1306_WriteChar+0x106>
 8001b1e:	68b9      	ldr	r1, [r7, #8]
 8001b20:	7bfa      	ldrb	r2, [r7, #15]
 8001b22:	3a20      	subs	r2, #32
 8001b24:	440a      	add	r2, r1
 8001b26:	7812      	ldrb	r2, [r2, #0]
 8001b28:	e000      	b.n	8001b2c <ssd1306_WriteChar+0x108>
 8001b2a:	783a      	ldrb	r2, [r7, #0]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	b29a      	uxth	r2, r3
 8001b30:	4b03      	ldr	r3, [pc, #12]	@ (8001b40 <ssd1306_WriteChar+0x11c>)
 8001b32:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8001b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3724      	adds	r7, #36	@ 0x24
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd90      	pop	{r4, r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	200005cc 	.word	0x200005cc

08001b44 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af02      	add	r7, sp, #8
 8001b4a:	60f8      	str	r0, [r7, #12]
 8001b4c:	4638      	mov	r0, r7
 8001b4e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001b52:	e013      	b.n	8001b7c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	7818      	ldrb	r0, [r3, #0]
 8001b58:	7e3b      	ldrb	r3, [r7, #24]
 8001b5a:	9300      	str	r3, [sp, #0]
 8001b5c:	463b      	mov	r3, r7
 8001b5e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b60:	f7ff ff60 	bl	8001a24 <ssd1306_WriteChar>
 8001b64:	4603      	mov	r3, r0
 8001b66:	461a      	mov	r2, r3
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d002      	beq.n	8001b76 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	e008      	b.n	8001b88 <ssd1306_WriteString+0x44>
        }
        str++;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d1e7      	bne.n	8001b54 <ssd1306_WriteString+0x10>
    }

    // Everything ok
    return *str;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	781b      	ldrb	r3, [r3, #0]
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3710      	adds	r7, #16
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}

08001b90 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4603      	mov	r3, r0
 8001b98:	460a      	mov	r2, r1
 8001b9a:	71fb      	strb	r3, [r7, #7]
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001ba0:	79fb      	ldrb	r3, [r7, #7]
 8001ba2:	b29a      	uxth	r2, r3
 8001ba4:	4b05      	ldr	r3, [pc, #20]	@ (8001bbc <ssd1306_SetCursor+0x2c>)
 8001ba6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001ba8:	79bb      	ldrb	r3, [r7, #6]
 8001baa:	b29a      	uxth	r2, r3
 8001bac:	4b03      	ldr	r3, [pc, #12]	@ (8001bbc <ssd1306_SetCursor+0x2c>)
 8001bae:	805a      	strh	r2, [r3, #2]
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	200005cc 	.word	0x200005cc

08001bc0 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001bca:	2381      	movs	r3, #129	@ 0x81
 8001bcc:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001bce:	7bfb      	ldrb	r3, [r7, #15]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7ff fddd 	bl	8001790 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001bd6:	79fb      	ldrb	r3, [r7, #7]
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff fdd9 	bl	8001790 <ssd1306_WriteCommand>
}
 8001bde:	bf00      	nop
 8001be0:	3710      	adds	r7, #16
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
	...

08001be8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001bf2:	79fb      	ldrb	r3, [r7, #7]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d005      	beq.n	8001c04 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001bf8:	23af      	movs	r3, #175	@ 0xaf
 8001bfa:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001bfc:	4b08      	ldr	r3, [pc, #32]	@ (8001c20 <ssd1306_SetDisplayOn+0x38>)
 8001bfe:	2201      	movs	r2, #1
 8001c00:	715a      	strb	r2, [r3, #5]
 8001c02:	e004      	b.n	8001c0e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001c04:	23ae      	movs	r3, #174	@ 0xae
 8001c06:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001c08:	4b05      	ldr	r3, [pc, #20]	@ (8001c20 <ssd1306_SetDisplayOn+0x38>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001c0e:	7bfb      	ldrb	r3, [r7, #15]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff fdbd 	bl	8001790 <ssd1306_WriteCommand>
}
 8001c16:	bf00      	nop
 8001c18:	3710      	adds	r7, #16
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	200005cc 	.word	0x200005cc

08001c24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c2a:	4b0f      	ldr	r3, [pc, #60]	@ (8001c68 <HAL_MspInit+0x44>)
 8001c2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c2e:	4a0e      	ldr	r2, [pc, #56]	@ (8001c68 <HAL_MspInit+0x44>)
 8001c30:	f043 0301 	orr.w	r3, r3, #1
 8001c34:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c36:	4b0c      	ldr	r3, [pc, #48]	@ (8001c68 <HAL_MspInit+0x44>)
 8001c38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c3a:	f003 0301 	and.w	r3, r3, #1
 8001c3e:	607b      	str	r3, [r7, #4]
 8001c40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c42:	4b09      	ldr	r3, [pc, #36]	@ (8001c68 <HAL_MspInit+0x44>)
 8001c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c46:	4a08      	ldr	r2, [pc, #32]	@ (8001c68 <HAL_MspInit+0x44>)
 8001c48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c4e:	4b06      	ldr	r3, [pc, #24]	@ (8001c68 <HAL_MspInit+0x44>)
 8001c50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c56:	603b      	str	r3, [r7, #0]
 8001c58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	40021000 	.word	0x40021000

08001c6c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b0ac      	sub	sp, #176	@ 0xb0
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c74:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	609a      	str	r2, [r3, #8]
 8001c80:	60da      	str	r2, [r3, #12]
 8001c82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c84:	f107 0314 	add.w	r3, r7, #20
 8001c88:	2288      	movs	r2, #136	@ 0x88
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f004 fad5 	bl	800623c <memset>
  if(hi2c->Instance==I2C1)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a21      	ldr	r2, [pc, #132]	@ (8001d1c <HAL_I2C_MspInit+0xb0>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d13a      	bne.n	8001d12 <HAL_I2C_MspInit+0xa6>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001c9c:	2340      	movs	r3, #64	@ 0x40
 8001c9e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ca4:	f107 0314 	add.w	r3, r7, #20
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f002 facd 	bl	8004248 <HAL_RCCEx_PeriphCLKConfig>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001cb4:	f7ff fd48 	bl	8001748 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb8:	4b19      	ldr	r3, [pc, #100]	@ (8001d20 <HAL_I2C_MspInit+0xb4>)
 8001cba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cbc:	4a18      	ldr	r2, [pc, #96]	@ (8001d20 <HAL_I2C_MspInit+0xb4>)
 8001cbe:	f043 0302 	orr.w	r3, r3, #2
 8001cc2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cc4:	4b16      	ldr	r3, [pc, #88]	@ (8001d20 <HAL_I2C_MspInit+0xb4>)
 8001cc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cc8:	f003 0302 	and.w	r3, r3, #2
 8001ccc:	613b      	str	r3, [r7, #16]
 8001cce:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cd0:	23c0      	movs	r3, #192	@ 0xc0
 8001cd2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cd6:	2312      	movs	r3, #18
 8001cd8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ce8:	2304      	movs	r3, #4
 8001cea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cee:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	480b      	ldr	r0, [pc, #44]	@ (8001d24 <HAL_I2C_MspInit+0xb8>)
 8001cf6:	f000 fb69 	bl	80023cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cfa:	4b09      	ldr	r3, [pc, #36]	@ (8001d20 <HAL_I2C_MspInit+0xb4>)
 8001cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cfe:	4a08      	ldr	r2, [pc, #32]	@ (8001d20 <HAL_I2C_MspInit+0xb4>)
 8001d00:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d04:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d06:	4b06      	ldr	r3, [pc, #24]	@ (8001d20 <HAL_I2C_MspInit+0xb4>)
 8001d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d0a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001d12:	bf00      	nop
 8001d14:	37b0      	adds	r7, #176	@ 0xb0
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40005400 	.word	0x40005400
 8001d20:	40021000 	.word	0x40021000
 8001d24:	48000400 	.word	0x48000400

08001d28 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b08a      	sub	sp, #40	@ 0x28
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d30:	f107 0314 	add.w	r3, r7, #20
 8001d34:	2200      	movs	r2, #0
 8001d36:	601a      	str	r2, [r3, #0]
 8001d38:	605a      	str	r2, [r3, #4]
 8001d3a:	609a      	str	r2, [r3, #8]
 8001d3c:	60da      	str	r2, [r3, #12]
 8001d3e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a25      	ldr	r2, [pc, #148]	@ (8001ddc <HAL_SPI_MspInit+0xb4>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d144      	bne.n	8001dd4 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001d4a:	4b25      	ldr	r3, [pc, #148]	@ (8001de0 <HAL_SPI_MspInit+0xb8>)
 8001d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d4e:	4a24      	ldr	r2, [pc, #144]	@ (8001de0 <HAL_SPI_MspInit+0xb8>)
 8001d50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d54:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d56:	4b22      	ldr	r3, [pc, #136]	@ (8001de0 <HAL_SPI_MspInit+0xb8>)
 8001d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d5e:	613b      	str	r3, [r7, #16]
 8001d60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d62:	4b1f      	ldr	r3, [pc, #124]	@ (8001de0 <HAL_SPI_MspInit+0xb8>)
 8001d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d66:	4a1e      	ldr	r2, [pc, #120]	@ (8001de0 <HAL_SPI_MspInit+0xb8>)
 8001d68:	f043 0304 	orr.w	r3, r3, #4
 8001d6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d6e:	4b1c      	ldr	r3, [pc, #112]	@ (8001de0 <HAL_SPI_MspInit+0xb8>)
 8001d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d72:	f003 0304 	and.w	r3, r3, #4
 8001d76:	60fb      	str	r3, [r7, #12]
 8001d78:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d7a:	4b19      	ldr	r3, [pc, #100]	@ (8001de0 <HAL_SPI_MspInit+0xb8>)
 8001d7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d7e:	4a18      	ldr	r2, [pc, #96]	@ (8001de0 <HAL_SPI_MspInit+0xb8>)
 8001d80:	f043 0302 	orr.w	r3, r3, #2
 8001d84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d86:	4b16      	ldr	r3, [pc, #88]	@ (8001de0 <HAL_SPI_MspInit+0xb8>)
 8001d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d8a:	f003 0302 	and.w	r3, r3, #2
 8001d8e:	60bb      	str	r3, [r7, #8]
 8001d90:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001d92:	2308      	movs	r3, #8
 8001d94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d96:	2302      	movs	r3, #2
 8001d98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001da2:	2305      	movs	r3, #5
 8001da4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001da6:	f107 0314 	add.w	r3, r7, #20
 8001daa:	4619      	mov	r1, r3
 8001dac:	480d      	ldr	r0, [pc, #52]	@ (8001de4 <HAL_SPI_MspInit+0xbc>)
 8001dae:	f000 fb0d 	bl	80023cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001db2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001db6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db8:	2302      	movs	r3, #2
 8001dba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001dc4:	2305      	movs	r3, #5
 8001dc6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dc8:	f107 0314 	add.w	r3, r7, #20
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4806      	ldr	r0, [pc, #24]	@ (8001de8 <HAL_SPI_MspInit+0xc0>)
 8001dd0:	f000 fafc 	bl	80023cc <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001dd4:	bf00      	nop
 8001dd6:	3728      	adds	r7, #40	@ 0x28
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40003800 	.word	0x40003800
 8001de0:	40021000 	.word	0x40021000
 8001de4:	48000800 	.word	0x48000800
 8001de8:	48000400 	.word	0x48000400

08001dec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b0ac      	sub	sp, #176	@ 0xb0
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	605a      	str	r2, [r3, #4]
 8001dfe:	609a      	str	r2, [r3, #8]
 8001e00:	60da      	str	r2, [r3, #12]
 8001e02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e04:	f107 0314 	add.w	r3, r7, #20
 8001e08:	2288      	movs	r2, #136	@ 0x88
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f004 fa15 	bl	800623c <memset>
  if(huart->Instance==USART2)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a21      	ldr	r2, [pc, #132]	@ (8001e9c <HAL_UART_MspInit+0xb0>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d13b      	bne.n	8001e94 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001e20:	2300      	movs	r3, #0
 8001e22:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e24:	f107 0314 	add.w	r3, r7, #20
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f002 fa0d 	bl	8004248 <HAL_RCCEx_PeriphCLKConfig>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e34:	f7ff fc88 	bl	8001748 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e38:	4b19      	ldr	r3, [pc, #100]	@ (8001ea0 <HAL_UART_MspInit+0xb4>)
 8001e3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e3c:	4a18      	ldr	r2, [pc, #96]	@ (8001ea0 <HAL_UART_MspInit+0xb4>)
 8001e3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e42:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e44:	4b16      	ldr	r3, [pc, #88]	@ (8001ea0 <HAL_UART_MspInit+0xb4>)
 8001e46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e4c:	613b      	str	r3, [r7, #16]
 8001e4e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e50:	4b13      	ldr	r3, [pc, #76]	@ (8001ea0 <HAL_UART_MspInit+0xb4>)
 8001e52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e54:	4a12      	ldr	r2, [pc, #72]	@ (8001ea0 <HAL_UART_MspInit+0xb4>)
 8001e56:	f043 0301 	orr.w	r3, r3, #1
 8001e5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e5c:	4b10      	ldr	r3, [pc, #64]	@ (8001ea0 <HAL_UART_MspInit+0xb4>)
 8001e5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e60:	f003 0301 	and.w	r3, r3, #1
 8001e64:	60fb      	str	r3, [r7, #12]
 8001e66:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e68:	230c      	movs	r3, #12
 8001e6a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6e:	2302      	movs	r3, #2
 8001e70:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e80:	2307      	movs	r3, #7
 8001e82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e86:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e90:	f000 fa9c 	bl	80023cc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001e94:	bf00      	nop
 8001e96:	37b0      	adds	r7, #176	@ 0xb0
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	40004400 	.word	0x40004400
 8001ea0:	40021000 	.word	0x40021000

08001ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ea8:	bf00      	nop
 8001eaa:	e7fd      	b.n	8001ea8 <NMI_Handler+0x4>

08001eac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001eb0:	bf00      	nop
 8001eb2:	e7fd      	b.n	8001eb0 <HardFault_Handler+0x4>

08001eb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001eb8:	bf00      	nop
 8001eba:	e7fd      	b.n	8001eb8 <MemManage_Handler+0x4>

08001ebc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ec0:	bf00      	nop
 8001ec2:	e7fd      	b.n	8001ec0 <BusFault_Handler+0x4>

08001ec4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ec8:	bf00      	nop
 8001eca:	e7fd      	b.n	8001ec8 <UsageFault_Handler+0x4>

08001ecc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ed0:	bf00      	nop
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr

08001eda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001eda:	b480      	push	{r7}
 8001edc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ede:	bf00      	nop
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001eec:	bf00      	nop
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr

08001ef6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001efa:	f000 f93d 	bl	8002178 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001efe:	bf00      	nop
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b086      	sub	sp, #24
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	60f8      	str	r0, [r7, #12]
 8001f0a:	60b9      	str	r1, [r7, #8]
 8001f0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f0e:	2300      	movs	r3, #0
 8001f10:	617b      	str	r3, [r7, #20]
 8001f12:	e00a      	b.n	8001f2a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f14:	f3af 8000 	nop.w
 8001f18:	4601      	mov	r1, r0
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	1c5a      	adds	r2, r3, #1
 8001f1e:	60ba      	str	r2, [r7, #8]
 8001f20:	b2ca      	uxtb	r2, r1
 8001f22:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	3301      	adds	r3, #1
 8001f28:	617b      	str	r3, [r7, #20]
 8001f2a:	697a      	ldr	r2, [r7, #20]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	dbf0      	blt.n	8001f14 <_read+0x12>
  }

  return len;
 8001f32:	687b      	ldr	r3, [r7, #4]
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3718      	adds	r7, #24
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	60b9      	str	r1, [r7, #8]
 8001f46:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f48:	2300      	movs	r3, #0
 8001f4a:	617b      	str	r3, [r7, #20]
 8001f4c:	e009      	b.n	8001f62 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	1c5a      	adds	r2, r3, #1
 8001f52:	60ba      	str	r2, [r7, #8]
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7ff f81c 	bl	8000f94 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	3301      	adds	r3, #1
 8001f60:	617b      	str	r3, [r7, #20]
 8001f62:	697a      	ldr	r2, [r7, #20]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	dbf1      	blt.n	8001f4e <_write+0x12>
  }
  return len;
 8001f6a:	687b      	ldr	r3, [r7, #4]
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3718      	adds	r7, #24
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <_close>:

int _close(int file)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f9c:	605a      	str	r2, [r3, #4]
  return 0;
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	370c      	adds	r7, #12
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <_isatty>:

int _isatty(int file)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fb4:	2301      	movs	r3, #1
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr

08001fc2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	b085      	sub	sp, #20
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	60f8      	str	r0, [r7, #12]
 8001fca:	60b9      	str	r1, [r7, #8]
 8001fcc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001fce:	2300      	movs	r3, #0
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3714      	adds	r7, #20
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b086      	sub	sp, #24
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fe4:	4a14      	ldr	r2, [pc, #80]	@ (8002038 <_sbrk+0x5c>)
 8001fe6:	4b15      	ldr	r3, [pc, #84]	@ (800203c <_sbrk+0x60>)
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ff0:	4b13      	ldr	r3, [pc, #76]	@ (8002040 <_sbrk+0x64>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d102      	bne.n	8001ffe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ff8:	4b11      	ldr	r3, [pc, #68]	@ (8002040 <_sbrk+0x64>)
 8001ffa:	4a12      	ldr	r2, [pc, #72]	@ (8002044 <_sbrk+0x68>)
 8001ffc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ffe:	4b10      	ldr	r3, [pc, #64]	@ (8002040 <_sbrk+0x64>)
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4413      	add	r3, r2
 8002006:	693a      	ldr	r2, [r7, #16]
 8002008:	429a      	cmp	r2, r3
 800200a:	d207      	bcs.n	800201c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800200c:	f004 f964 	bl	80062d8 <__errno>
 8002010:	4603      	mov	r3, r0
 8002012:	220c      	movs	r2, #12
 8002014:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002016:	f04f 33ff 	mov.w	r3, #4294967295
 800201a:	e009      	b.n	8002030 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800201c:	4b08      	ldr	r3, [pc, #32]	@ (8002040 <_sbrk+0x64>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002022:	4b07      	ldr	r3, [pc, #28]	@ (8002040 <_sbrk+0x64>)
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4413      	add	r3, r2
 800202a:	4a05      	ldr	r2, [pc, #20]	@ (8002040 <_sbrk+0x64>)
 800202c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800202e:	68fb      	ldr	r3, [r7, #12]
}
 8002030:	4618      	mov	r0, r3
 8002032:	3718      	adds	r7, #24
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	20018000 	.word	0x20018000
 800203c:	00000400 	.word	0x00000400
 8002040:	200005d4 	.word	0x200005d4
 8002044:	20000728 	.word	0x20000728

08002048 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800204c:	4b06      	ldr	r3, [pc, #24]	@ (8002068 <SystemInit+0x20>)
 800204e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002052:	4a05      	ldr	r2, [pc, #20]	@ (8002068 <SystemInit+0x20>)
 8002054:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002058:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800205c:	bf00      	nop
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	e000ed00 	.word	0xe000ed00

0800206c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800206c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80020a4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002070:	f7ff ffea 	bl	8002048 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002074:	480c      	ldr	r0, [pc, #48]	@ (80020a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002076:	490d      	ldr	r1, [pc, #52]	@ (80020ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8002078:	4a0d      	ldr	r2, [pc, #52]	@ (80020b0 <LoopForever+0xe>)
  movs r3, #0
 800207a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800207c:	e002      	b.n	8002084 <LoopCopyDataInit>

0800207e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800207e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002080:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002082:	3304      	adds	r3, #4

08002084 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002084:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002086:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002088:	d3f9      	bcc.n	800207e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800208a:	4a0a      	ldr	r2, [pc, #40]	@ (80020b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800208c:	4c0a      	ldr	r4, [pc, #40]	@ (80020b8 <LoopForever+0x16>)
  movs r3, #0
 800208e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002090:	e001      	b.n	8002096 <LoopFillZerobss>

08002092 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002092:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002094:	3204      	adds	r2, #4

08002096 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002096:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002098:	d3fb      	bcc.n	8002092 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800209a:	f004 f923 	bl	80062e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800209e:	f7ff f879 	bl	8001194 <main>

080020a2 <LoopForever>:

LoopForever:
    b LoopForever
 80020a2:	e7fe      	b.n	80020a2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80020a4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80020a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020ac:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80020b0:	0800779c 	.word	0x0800779c
  ldr r2, =_sbss
 80020b4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80020b8:	20000728 	.word	0x20000728

080020bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80020bc:	e7fe      	b.n	80020bc <ADC1_2_IRQHandler>
	...

080020c0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80020c6:	2300      	movs	r3, #0
 80020c8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020ca:	4b0c      	ldr	r3, [pc, #48]	@ (80020fc <HAL_Init+0x3c>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a0b      	ldr	r2, [pc, #44]	@ (80020fc <HAL_Init+0x3c>)
 80020d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020d4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020d6:	2003      	movs	r0, #3
 80020d8:	f000 f944 	bl	8002364 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80020dc:	2000      	movs	r0, #0
 80020de:	f000 f80f 	bl	8002100 <HAL_InitTick>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d002      	beq.n	80020ee <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	71fb      	strb	r3, [r7, #7]
 80020ec:	e001      	b.n	80020f2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80020ee:	f7ff fd99 	bl	8001c24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80020f2:	79fb      	ldrb	r3, [r7, #7]
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3708      	adds	r7, #8
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40022000 	.word	0x40022000

08002100 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002108:	2300      	movs	r3, #0
 800210a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800210c:	4b17      	ldr	r3, [pc, #92]	@ (800216c <HAL_InitTick+0x6c>)
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d023      	beq.n	800215c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002114:	4b16      	ldr	r3, [pc, #88]	@ (8002170 <HAL_InitTick+0x70>)
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	4b14      	ldr	r3, [pc, #80]	@ (800216c <HAL_InitTick+0x6c>)
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	4619      	mov	r1, r3
 800211e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002122:	fbb3 f3f1 	udiv	r3, r3, r1
 8002126:	fbb2 f3f3 	udiv	r3, r2, r3
 800212a:	4618      	mov	r0, r3
 800212c:	f000 f941 	bl	80023b2 <HAL_SYSTICK_Config>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d10f      	bne.n	8002156 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2b0f      	cmp	r3, #15
 800213a:	d809      	bhi.n	8002150 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800213c:	2200      	movs	r2, #0
 800213e:	6879      	ldr	r1, [r7, #4]
 8002140:	f04f 30ff 	mov.w	r0, #4294967295
 8002144:	f000 f919 	bl	800237a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002148:	4a0a      	ldr	r2, [pc, #40]	@ (8002174 <HAL_InitTick+0x74>)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6013      	str	r3, [r2, #0]
 800214e:	e007      	b.n	8002160 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	73fb      	strb	r3, [r7, #15]
 8002154:	e004      	b.n	8002160 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	73fb      	strb	r3, [r7, #15]
 800215a:	e001      	b.n	8002160 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002160:	7bfb      	ldrb	r3, [r7, #15]
}
 8002162:	4618      	mov	r0, r3
 8002164:	3710      	adds	r7, #16
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	20000008 	.word	0x20000008
 8002170:	20000000 	.word	0x20000000
 8002174:	20000004 	.word	0x20000004

08002178 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800217c:	4b06      	ldr	r3, [pc, #24]	@ (8002198 <HAL_IncTick+0x20>)
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	461a      	mov	r2, r3
 8002182:	4b06      	ldr	r3, [pc, #24]	@ (800219c <HAL_IncTick+0x24>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4413      	add	r3, r2
 8002188:	4a04      	ldr	r2, [pc, #16]	@ (800219c <HAL_IncTick+0x24>)
 800218a:	6013      	str	r3, [r2, #0]
}
 800218c:	bf00      	nop
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop
 8002198:	20000008 	.word	0x20000008
 800219c:	200005d8 	.word	0x200005d8

080021a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  return uwTick;
 80021a4:	4b03      	ldr	r3, [pc, #12]	@ (80021b4 <HAL_GetTick+0x14>)
 80021a6:	681b      	ldr	r3, [r3, #0]
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	200005d8 	.word	0x200005d8

080021b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021c0:	f7ff ffee 	bl	80021a0 <HAL_GetTick>
 80021c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021d0:	d005      	beq.n	80021de <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80021d2:	4b0a      	ldr	r3, [pc, #40]	@ (80021fc <HAL_Delay+0x44>)
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	461a      	mov	r2, r3
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	4413      	add	r3, r2
 80021dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80021de:	bf00      	nop
 80021e0:	f7ff ffde 	bl	80021a0 <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	68fa      	ldr	r2, [r7, #12]
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d8f7      	bhi.n	80021e0 <HAL_Delay+0x28>
  {
  }
}
 80021f0:	bf00      	nop
 80021f2:	bf00      	nop
 80021f4:	3710      	adds	r7, #16
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	20000008 	.word	0x20000008

08002200 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002200:	b480      	push	{r7}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f003 0307 	and.w	r3, r3, #7
 800220e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002210:	4b0c      	ldr	r3, [pc, #48]	@ (8002244 <__NVIC_SetPriorityGrouping+0x44>)
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002216:	68ba      	ldr	r2, [r7, #8]
 8002218:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800221c:	4013      	ands	r3, r2
 800221e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002228:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800222c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002230:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002232:	4a04      	ldr	r2, [pc, #16]	@ (8002244 <__NVIC_SetPriorityGrouping+0x44>)
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	60d3      	str	r3, [r2, #12]
}
 8002238:	bf00      	nop
 800223a:	3714      	adds	r7, #20
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr
 8002244:	e000ed00 	.word	0xe000ed00

08002248 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800224c:	4b04      	ldr	r3, [pc, #16]	@ (8002260 <__NVIC_GetPriorityGrouping+0x18>)
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	0a1b      	lsrs	r3, r3, #8
 8002252:	f003 0307 	and.w	r3, r3, #7
}
 8002256:	4618      	mov	r0, r3
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr
 8002260:	e000ed00 	.word	0xe000ed00

08002264 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	4603      	mov	r3, r0
 800226c:	6039      	str	r1, [r7, #0]
 800226e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002274:	2b00      	cmp	r3, #0
 8002276:	db0a      	blt.n	800228e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	b2da      	uxtb	r2, r3
 800227c:	490c      	ldr	r1, [pc, #48]	@ (80022b0 <__NVIC_SetPriority+0x4c>)
 800227e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002282:	0112      	lsls	r2, r2, #4
 8002284:	b2d2      	uxtb	r2, r2
 8002286:	440b      	add	r3, r1
 8002288:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800228c:	e00a      	b.n	80022a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	b2da      	uxtb	r2, r3
 8002292:	4908      	ldr	r1, [pc, #32]	@ (80022b4 <__NVIC_SetPriority+0x50>)
 8002294:	79fb      	ldrb	r3, [r7, #7]
 8002296:	f003 030f 	and.w	r3, r3, #15
 800229a:	3b04      	subs	r3, #4
 800229c:	0112      	lsls	r2, r2, #4
 800229e:	b2d2      	uxtb	r2, r2
 80022a0:	440b      	add	r3, r1
 80022a2:	761a      	strb	r2, [r3, #24]
}
 80022a4:	bf00      	nop
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	e000e100 	.word	0xe000e100
 80022b4:	e000ed00 	.word	0xe000ed00

080022b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b089      	sub	sp, #36	@ 0x24
 80022bc:	af00      	add	r7, sp, #0
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	f003 0307 	and.w	r3, r3, #7
 80022ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	f1c3 0307 	rsb	r3, r3, #7
 80022d2:	2b04      	cmp	r3, #4
 80022d4:	bf28      	it	cs
 80022d6:	2304      	movcs	r3, #4
 80022d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	3304      	adds	r3, #4
 80022de:	2b06      	cmp	r3, #6
 80022e0:	d902      	bls.n	80022e8 <NVIC_EncodePriority+0x30>
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	3b03      	subs	r3, #3
 80022e6:	e000      	b.n	80022ea <NVIC_EncodePriority+0x32>
 80022e8:	2300      	movs	r3, #0
 80022ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022ec:	f04f 32ff 	mov.w	r2, #4294967295
 80022f0:	69bb      	ldr	r3, [r7, #24]
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	43da      	mvns	r2, r3
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	401a      	ands	r2, r3
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002300:	f04f 31ff 	mov.w	r1, #4294967295
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	fa01 f303 	lsl.w	r3, r1, r3
 800230a:	43d9      	mvns	r1, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002310:	4313      	orrs	r3, r2
         );
}
 8002312:	4618      	mov	r0, r3
 8002314:	3724      	adds	r7, #36	@ 0x24
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
	...

08002320 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	3b01      	subs	r3, #1
 800232c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002330:	d301      	bcc.n	8002336 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002332:	2301      	movs	r3, #1
 8002334:	e00f      	b.n	8002356 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002336:	4a0a      	ldr	r2, [pc, #40]	@ (8002360 <SysTick_Config+0x40>)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	3b01      	subs	r3, #1
 800233c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800233e:	210f      	movs	r1, #15
 8002340:	f04f 30ff 	mov.w	r0, #4294967295
 8002344:	f7ff ff8e 	bl	8002264 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002348:	4b05      	ldr	r3, [pc, #20]	@ (8002360 <SysTick_Config+0x40>)
 800234a:	2200      	movs	r2, #0
 800234c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800234e:	4b04      	ldr	r3, [pc, #16]	@ (8002360 <SysTick_Config+0x40>)
 8002350:	2207      	movs	r2, #7
 8002352:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002354:	2300      	movs	r3, #0
}
 8002356:	4618      	mov	r0, r3
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	e000e010 	.word	0xe000e010

08002364 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800236c:	6878      	ldr	r0, [r7, #4]
 800236e:	f7ff ff47 	bl	8002200 <__NVIC_SetPriorityGrouping>
}
 8002372:	bf00      	nop
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800237a:	b580      	push	{r7, lr}
 800237c:	b086      	sub	sp, #24
 800237e:	af00      	add	r7, sp, #0
 8002380:	4603      	mov	r3, r0
 8002382:	60b9      	str	r1, [r7, #8]
 8002384:	607a      	str	r2, [r7, #4]
 8002386:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002388:	2300      	movs	r3, #0
 800238a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800238c:	f7ff ff5c 	bl	8002248 <__NVIC_GetPriorityGrouping>
 8002390:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	68b9      	ldr	r1, [r7, #8]
 8002396:	6978      	ldr	r0, [r7, #20]
 8002398:	f7ff ff8e 	bl	80022b8 <NVIC_EncodePriority>
 800239c:	4602      	mov	r2, r0
 800239e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023a2:	4611      	mov	r1, r2
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7ff ff5d 	bl	8002264 <__NVIC_SetPriority>
}
 80023aa:	bf00      	nop
 80023ac:	3718      	adds	r7, #24
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}

080023b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023b2:	b580      	push	{r7, lr}
 80023b4:	b082      	sub	sp, #8
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f7ff ffb0 	bl	8002320 <SysTick_Config>
 80023c0:	4603      	mov	r3, r0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
	...

080023cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b087      	sub	sp, #28
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023d6:	2300      	movs	r3, #0
 80023d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023da:	e17f      	b.n	80026dc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	2101      	movs	r1, #1
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	fa01 f303 	lsl.w	r3, r1, r3
 80023e8:	4013      	ands	r3, r2
 80023ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	f000 8171 	beq.w	80026d6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f003 0303 	and.w	r3, r3, #3
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d005      	beq.n	800240c <HAL_GPIO_Init+0x40>
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f003 0303 	and.w	r3, r3, #3
 8002408:	2b02      	cmp	r3, #2
 800240a:	d130      	bne.n	800246e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	005b      	lsls	r3, r3, #1
 8002416:	2203      	movs	r2, #3
 8002418:	fa02 f303 	lsl.w	r3, r2, r3
 800241c:	43db      	mvns	r3, r3
 800241e:	693a      	ldr	r2, [r7, #16]
 8002420:	4013      	ands	r3, r2
 8002422:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	68da      	ldr	r2, [r3, #12]
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	005b      	lsls	r3, r3, #1
 800242c:	fa02 f303 	lsl.w	r3, r2, r3
 8002430:	693a      	ldr	r2, [r7, #16]
 8002432:	4313      	orrs	r3, r2
 8002434:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	693a      	ldr	r2, [r7, #16]
 800243a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002442:	2201      	movs	r2, #1
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	fa02 f303 	lsl.w	r3, r2, r3
 800244a:	43db      	mvns	r3, r3
 800244c:	693a      	ldr	r2, [r7, #16]
 800244e:	4013      	ands	r3, r2
 8002450:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	091b      	lsrs	r3, r3, #4
 8002458:	f003 0201 	and.w	r2, r3, #1
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	693a      	ldr	r2, [r7, #16]
 8002464:	4313      	orrs	r3, r2
 8002466:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	693a      	ldr	r2, [r7, #16]
 800246c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f003 0303 	and.w	r3, r3, #3
 8002476:	2b03      	cmp	r3, #3
 8002478:	d118      	bne.n	80024ac <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800247e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002480:	2201      	movs	r2, #1
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	fa02 f303 	lsl.w	r3, r2, r3
 8002488:	43db      	mvns	r3, r3
 800248a:	693a      	ldr	r2, [r7, #16]
 800248c:	4013      	ands	r3, r2
 800248e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	08db      	lsrs	r3, r3, #3
 8002496:	f003 0201 	and.w	r2, r3, #1
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	fa02 f303 	lsl.w	r3, r2, r3
 80024a0:	693a      	ldr	r2, [r7, #16]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f003 0303 	and.w	r3, r3, #3
 80024b4:	2b03      	cmp	r3, #3
 80024b6:	d017      	beq.n	80024e8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	005b      	lsls	r3, r3, #1
 80024c2:	2203      	movs	r2, #3
 80024c4:	fa02 f303 	lsl.w	r3, r2, r3
 80024c8:	43db      	mvns	r3, r3
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	4013      	ands	r3, r2
 80024ce:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	689a      	ldr	r2, [r3, #8]
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	4313      	orrs	r3, r2
 80024e0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	693a      	ldr	r2, [r7, #16]
 80024e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	f003 0303 	and.w	r3, r3, #3
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d123      	bne.n	800253c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	08da      	lsrs	r2, r3, #3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	3208      	adds	r2, #8
 80024fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002500:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	f003 0307 	and.w	r3, r3, #7
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	220f      	movs	r2, #15
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	43db      	mvns	r3, r3
 8002512:	693a      	ldr	r2, [r7, #16]
 8002514:	4013      	ands	r3, r2
 8002516:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	691a      	ldr	r2, [r3, #16]
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	f003 0307 	and.w	r3, r3, #7
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	693a      	ldr	r2, [r7, #16]
 800252a:	4313      	orrs	r3, r2
 800252c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	08da      	lsrs	r2, r3, #3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	3208      	adds	r2, #8
 8002536:	6939      	ldr	r1, [r7, #16]
 8002538:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	2203      	movs	r2, #3
 8002548:	fa02 f303 	lsl.w	r3, r2, r3
 800254c:	43db      	mvns	r3, r3
 800254e:	693a      	ldr	r2, [r7, #16]
 8002550:	4013      	ands	r3, r2
 8002552:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f003 0203 	and.w	r2, r3, #3
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	fa02 f303 	lsl.w	r3, r2, r3
 8002564:	693a      	ldr	r2, [r7, #16]
 8002566:	4313      	orrs	r3, r2
 8002568:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	693a      	ldr	r2, [r7, #16]
 800256e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002578:	2b00      	cmp	r3, #0
 800257a:	f000 80ac 	beq.w	80026d6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800257e:	4b5f      	ldr	r3, [pc, #380]	@ (80026fc <HAL_GPIO_Init+0x330>)
 8002580:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002582:	4a5e      	ldr	r2, [pc, #376]	@ (80026fc <HAL_GPIO_Init+0x330>)
 8002584:	f043 0301 	orr.w	r3, r3, #1
 8002588:	6613      	str	r3, [r2, #96]	@ 0x60
 800258a:	4b5c      	ldr	r3, [pc, #368]	@ (80026fc <HAL_GPIO_Init+0x330>)
 800258c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800258e:	f003 0301 	and.w	r3, r3, #1
 8002592:	60bb      	str	r3, [r7, #8]
 8002594:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002596:	4a5a      	ldr	r2, [pc, #360]	@ (8002700 <HAL_GPIO_Init+0x334>)
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	089b      	lsrs	r3, r3, #2
 800259c:	3302      	adds	r3, #2
 800259e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	f003 0303 	and.w	r3, r3, #3
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	220f      	movs	r2, #15
 80025ae:	fa02 f303 	lsl.w	r3, r2, r3
 80025b2:	43db      	mvns	r3, r3
 80025b4:	693a      	ldr	r2, [r7, #16]
 80025b6:	4013      	ands	r3, r2
 80025b8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80025c0:	d025      	beq.n	800260e <HAL_GPIO_Init+0x242>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a4f      	ldr	r2, [pc, #316]	@ (8002704 <HAL_GPIO_Init+0x338>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d01f      	beq.n	800260a <HAL_GPIO_Init+0x23e>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a4e      	ldr	r2, [pc, #312]	@ (8002708 <HAL_GPIO_Init+0x33c>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d019      	beq.n	8002606 <HAL_GPIO_Init+0x23a>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a4d      	ldr	r2, [pc, #308]	@ (800270c <HAL_GPIO_Init+0x340>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d013      	beq.n	8002602 <HAL_GPIO_Init+0x236>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a4c      	ldr	r2, [pc, #304]	@ (8002710 <HAL_GPIO_Init+0x344>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d00d      	beq.n	80025fe <HAL_GPIO_Init+0x232>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a4b      	ldr	r2, [pc, #300]	@ (8002714 <HAL_GPIO_Init+0x348>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d007      	beq.n	80025fa <HAL_GPIO_Init+0x22e>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a4a      	ldr	r2, [pc, #296]	@ (8002718 <HAL_GPIO_Init+0x34c>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d101      	bne.n	80025f6 <HAL_GPIO_Init+0x22a>
 80025f2:	2306      	movs	r3, #6
 80025f4:	e00c      	b.n	8002610 <HAL_GPIO_Init+0x244>
 80025f6:	2307      	movs	r3, #7
 80025f8:	e00a      	b.n	8002610 <HAL_GPIO_Init+0x244>
 80025fa:	2305      	movs	r3, #5
 80025fc:	e008      	b.n	8002610 <HAL_GPIO_Init+0x244>
 80025fe:	2304      	movs	r3, #4
 8002600:	e006      	b.n	8002610 <HAL_GPIO_Init+0x244>
 8002602:	2303      	movs	r3, #3
 8002604:	e004      	b.n	8002610 <HAL_GPIO_Init+0x244>
 8002606:	2302      	movs	r3, #2
 8002608:	e002      	b.n	8002610 <HAL_GPIO_Init+0x244>
 800260a:	2301      	movs	r3, #1
 800260c:	e000      	b.n	8002610 <HAL_GPIO_Init+0x244>
 800260e:	2300      	movs	r3, #0
 8002610:	697a      	ldr	r2, [r7, #20]
 8002612:	f002 0203 	and.w	r2, r2, #3
 8002616:	0092      	lsls	r2, r2, #2
 8002618:	4093      	lsls	r3, r2
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	4313      	orrs	r3, r2
 800261e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002620:	4937      	ldr	r1, [pc, #220]	@ (8002700 <HAL_GPIO_Init+0x334>)
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	089b      	lsrs	r3, r3, #2
 8002626:	3302      	adds	r3, #2
 8002628:	693a      	ldr	r2, [r7, #16]
 800262a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800262e:	4b3b      	ldr	r3, [pc, #236]	@ (800271c <HAL_GPIO_Init+0x350>)
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	43db      	mvns	r3, r3
 8002638:	693a      	ldr	r2, [r7, #16]
 800263a:	4013      	ands	r3, r2
 800263c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d003      	beq.n	8002652 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800264a:	693a      	ldr	r2, [r7, #16]
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	4313      	orrs	r3, r2
 8002650:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002652:	4a32      	ldr	r2, [pc, #200]	@ (800271c <HAL_GPIO_Init+0x350>)
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002658:	4b30      	ldr	r3, [pc, #192]	@ (800271c <HAL_GPIO_Init+0x350>)
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	43db      	mvns	r3, r3
 8002662:	693a      	ldr	r2, [r7, #16]
 8002664:	4013      	ands	r3, r2
 8002666:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d003      	beq.n	800267c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002674:	693a      	ldr	r2, [r7, #16]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	4313      	orrs	r3, r2
 800267a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800267c:	4a27      	ldr	r2, [pc, #156]	@ (800271c <HAL_GPIO_Init+0x350>)
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002682:	4b26      	ldr	r3, [pc, #152]	@ (800271c <HAL_GPIO_Init+0x350>)
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	43db      	mvns	r3, r3
 800268c:	693a      	ldr	r2, [r7, #16]
 800268e:	4013      	ands	r3, r2
 8002690:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d003      	beq.n	80026a6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800269e:	693a      	ldr	r2, [r7, #16]
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	4313      	orrs	r3, r2
 80026a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80026a6:	4a1d      	ldr	r2, [pc, #116]	@ (800271c <HAL_GPIO_Init+0x350>)
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80026ac:	4b1b      	ldr	r3, [pc, #108]	@ (800271c <HAL_GPIO_Init+0x350>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	43db      	mvns	r3, r3
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	4013      	ands	r3, r2
 80026ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d003      	beq.n	80026d0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80026c8:	693a      	ldr	r2, [r7, #16]
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	4313      	orrs	r3, r2
 80026ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80026d0:	4a12      	ldr	r2, [pc, #72]	@ (800271c <HAL_GPIO_Init+0x350>)
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	3301      	adds	r3, #1
 80026da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	fa22 f303 	lsr.w	r3, r2, r3
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	f47f ae78 	bne.w	80023dc <HAL_GPIO_Init+0x10>
  }
}
 80026ec:	bf00      	nop
 80026ee:	bf00      	nop
 80026f0:	371c      	adds	r7, #28
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	40021000 	.word	0x40021000
 8002700:	40010000 	.word	0x40010000
 8002704:	48000400 	.word	0x48000400
 8002708:	48000800 	.word	0x48000800
 800270c:	48000c00 	.word	0x48000c00
 8002710:	48001000 	.word	0x48001000
 8002714:	48001400 	.word	0x48001400
 8002718:	48001800 	.word	0x48001800
 800271c:	40010400 	.word	0x40010400

08002720 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	460b      	mov	r3, r1
 800272a:	807b      	strh	r3, [r7, #2]
 800272c:	4613      	mov	r3, r2
 800272e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002730:	787b      	ldrb	r3, [r7, #1]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d003      	beq.n	800273e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002736:	887a      	ldrh	r2, [r7, #2]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800273c:	e002      	b.n	8002744 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800273e:	887a      	ldrh	r2, [r7, #2]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002744:	bf00      	nop
 8002746:	370c      	adds	r7, #12
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr

08002750 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d101      	bne.n	8002762 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e08d      	b.n	800287e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002768:	b2db      	uxtb	r3, r3
 800276a:	2b00      	cmp	r3, #0
 800276c:	d106      	bne.n	800277c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2200      	movs	r2, #0
 8002772:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f7ff fa78 	bl	8001c6c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2224      	movs	r2, #36	@ 0x24
 8002780:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f022 0201 	bic.w	r2, r2, #1
 8002792:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	685a      	ldr	r2, [r3, #4]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80027a0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	689a      	ldr	r2, [r3, #8]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80027b0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d107      	bne.n	80027ca <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	689a      	ldr	r2, [r3, #8]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80027c6:	609a      	str	r2, [r3, #8]
 80027c8:	e006      	b.n	80027d8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	689a      	ldr	r2, [r3, #8]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80027d6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	2b02      	cmp	r3, #2
 80027de:	d108      	bne.n	80027f2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	685a      	ldr	r2, [r3, #4]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027ee:	605a      	str	r2, [r3, #4]
 80027f0:	e007      	b.n	8002802 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	685a      	ldr	r2, [r3, #4]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002800:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	6812      	ldr	r2, [r2, #0]
 800280c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002810:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002814:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	68da      	ldr	r2, [r3, #12]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002824:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	691a      	ldr	r2, [r3, #16]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	695b      	ldr	r3, [r3, #20]
 800282e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	699b      	ldr	r3, [r3, #24]
 8002836:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	430a      	orrs	r2, r1
 800283e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	69d9      	ldr	r1, [r3, #28]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a1a      	ldr	r2, [r3, #32]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	430a      	orrs	r2, r1
 800284e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f042 0201 	orr.w	r2, r2, #1
 800285e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2220      	movs	r2, #32
 800286a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2200      	movs	r2, #0
 8002872:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2200      	movs	r2, #0
 8002878:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
	...

08002888 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b088      	sub	sp, #32
 800288c:	af02      	add	r7, sp, #8
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	4608      	mov	r0, r1
 8002892:	4611      	mov	r1, r2
 8002894:	461a      	mov	r2, r3
 8002896:	4603      	mov	r3, r0
 8002898:	817b      	strh	r3, [r7, #10]
 800289a:	460b      	mov	r3, r1
 800289c:	813b      	strh	r3, [r7, #8]
 800289e:	4613      	mov	r3, r2
 80028a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	2b20      	cmp	r3, #32
 80028ac:	f040 80f9 	bne.w	8002aa2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80028b0:	6a3b      	ldr	r3, [r7, #32]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d002      	beq.n	80028bc <HAL_I2C_Mem_Write+0x34>
 80028b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d105      	bne.n	80028c8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028c2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e0ed      	b.n	8002aa4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d101      	bne.n	80028d6 <HAL_I2C_Mem_Write+0x4e>
 80028d2:	2302      	movs	r3, #2
 80028d4:	e0e6      	b.n	8002aa4 <HAL_I2C_Mem_Write+0x21c>
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2201      	movs	r2, #1
 80028da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80028de:	f7ff fc5f 	bl	80021a0 <HAL_GetTick>
 80028e2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	9300      	str	r3, [sp, #0]
 80028e8:	2319      	movs	r3, #25
 80028ea:	2201      	movs	r2, #1
 80028ec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028f0:	68f8      	ldr	r0, [r7, #12]
 80028f2:	f000 fbb7 	bl	8003064 <I2C_WaitOnFlagUntilTimeout>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e0d1      	b.n	8002aa4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2221      	movs	r2, #33	@ 0x21
 8002904:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2240      	movs	r2, #64	@ 0x40
 800290c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2200      	movs	r2, #0
 8002914:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	6a3a      	ldr	r2, [r7, #32]
 800291a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002920:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2200      	movs	r2, #0
 8002926:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002928:	88f8      	ldrh	r0, [r7, #6]
 800292a:	893a      	ldrh	r2, [r7, #8]
 800292c:	8979      	ldrh	r1, [r7, #10]
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	9301      	str	r3, [sp, #4]
 8002932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002934:	9300      	str	r3, [sp, #0]
 8002936:	4603      	mov	r3, r0
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f000 fac7 	bl	8002ecc <I2C_RequestMemoryWrite>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d005      	beq.n	8002950 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2200      	movs	r2, #0
 8002948:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800294c:	2301      	movs	r3, #1
 800294e:	e0a9      	b.n	8002aa4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002954:	b29b      	uxth	r3, r3
 8002956:	2bff      	cmp	r3, #255	@ 0xff
 8002958:	d90e      	bls.n	8002978 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	22ff      	movs	r2, #255	@ 0xff
 800295e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002964:	b2da      	uxtb	r2, r3
 8002966:	8979      	ldrh	r1, [r7, #10]
 8002968:	2300      	movs	r3, #0
 800296a:	9300      	str	r3, [sp, #0]
 800296c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002970:	68f8      	ldr	r0, [r7, #12]
 8002972:	f000 fd3b 	bl	80033ec <I2C_TransferConfig>
 8002976:	e00f      	b.n	8002998 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800297c:	b29a      	uxth	r2, r3
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002986:	b2da      	uxtb	r2, r3
 8002988:	8979      	ldrh	r1, [r7, #10]
 800298a:	2300      	movs	r3, #0
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002992:	68f8      	ldr	r0, [r7, #12]
 8002994:	f000 fd2a 	bl	80033ec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002998:	697a      	ldr	r2, [r7, #20]
 800299a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800299c:	68f8      	ldr	r0, [r7, #12]
 800299e:	f000 fbba 	bl	8003116 <I2C_WaitOnTXISFlagUntilTimeout>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d001      	beq.n	80029ac <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e07b      	b.n	8002aa4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029b0:	781a      	ldrb	r2, [r3, #0]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029bc:	1c5a      	adds	r2, r3, #1
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029c6:	b29b      	uxth	r3, r3
 80029c8:	3b01      	subs	r3, #1
 80029ca:	b29a      	uxth	r2, r3
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029d4:	3b01      	subs	r3, #1
 80029d6:	b29a      	uxth	r2, r3
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d034      	beq.n	8002a50 <HAL_I2C_Mem_Write+0x1c8>
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d130      	bne.n	8002a50 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	9300      	str	r3, [sp, #0]
 80029f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029f4:	2200      	movs	r2, #0
 80029f6:	2180      	movs	r1, #128	@ 0x80
 80029f8:	68f8      	ldr	r0, [r7, #12]
 80029fa:	f000 fb33 	bl	8003064 <I2C_WaitOnFlagUntilTimeout>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d001      	beq.n	8002a08 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e04d      	b.n	8002aa4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a0c:	b29b      	uxth	r3, r3
 8002a0e:	2bff      	cmp	r3, #255	@ 0xff
 8002a10:	d90e      	bls.n	8002a30 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	22ff      	movs	r2, #255	@ 0xff
 8002a16:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a1c:	b2da      	uxtb	r2, r3
 8002a1e:	8979      	ldrh	r1, [r7, #10]
 8002a20:	2300      	movs	r3, #0
 8002a22:	9300      	str	r3, [sp, #0]
 8002a24:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a28:	68f8      	ldr	r0, [r7, #12]
 8002a2a:	f000 fcdf 	bl	80033ec <I2C_TransferConfig>
 8002a2e:	e00f      	b.n	8002a50 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a34:	b29a      	uxth	r2, r3
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a3e:	b2da      	uxtb	r2, r3
 8002a40:	8979      	ldrh	r1, [r7, #10]
 8002a42:	2300      	movs	r3, #0
 8002a44:	9300      	str	r3, [sp, #0]
 8002a46:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a4a:	68f8      	ldr	r0, [r7, #12]
 8002a4c:	f000 fcce 	bl	80033ec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d19e      	bne.n	8002998 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a5a:	697a      	ldr	r2, [r7, #20]
 8002a5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a5e:	68f8      	ldr	r0, [r7, #12]
 8002a60:	f000 fba0 	bl	80031a4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d001      	beq.n	8002a6e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e01a      	b.n	8002aa4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2220      	movs	r2, #32
 8002a74:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	6859      	ldr	r1, [r3, #4]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	4b0a      	ldr	r3, [pc, #40]	@ (8002aac <HAL_I2C_Mem_Write+0x224>)
 8002a82:	400b      	ands	r3, r1
 8002a84:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2220      	movs	r2, #32
 8002a8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	e000      	b.n	8002aa4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002aa2:	2302      	movs	r3, #2
  }
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	3718      	adds	r7, #24
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	fe00e800 	.word	0xfe00e800

08002ab0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b088      	sub	sp, #32
 8002ab4:	af02      	add	r7, sp, #8
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	4608      	mov	r0, r1
 8002aba:	4611      	mov	r1, r2
 8002abc:	461a      	mov	r2, r3
 8002abe:	4603      	mov	r3, r0
 8002ac0:	817b      	strh	r3, [r7, #10]
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	813b      	strh	r3, [r7, #8]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	2b20      	cmp	r3, #32
 8002ad4:	f040 80fd 	bne.w	8002cd2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ad8:	6a3b      	ldr	r3, [r7, #32]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d002      	beq.n	8002ae4 <HAL_I2C_Mem_Read+0x34>
 8002ade:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d105      	bne.n	8002af0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002aea:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e0f1      	b.n	8002cd4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d101      	bne.n	8002afe <HAL_I2C_Mem_Read+0x4e>
 8002afa:	2302      	movs	r3, #2
 8002afc:	e0ea      	b.n	8002cd4 <HAL_I2C_Mem_Read+0x224>
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2201      	movs	r2, #1
 8002b02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b06:	f7ff fb4b 	bl	80021a0 <HAL_GetTick>
 8002b0a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	9300      	str	r3, [sp, #0]
 8002b10:	2319      	movs	r3, #25
 8002b12:	2201      	movs	r2, #1
 8002b14:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002b18:	68f8      	ldr	r0, [r7, #12]
 8002b1a:	f000 faa3 	bl	8003064 <I2C_WaitOnFlagUntilTimeout>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d001      	beq.n	8002b28 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e0d5      	b.n	8002cd4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2222      	movs	r2, #34	@ 0x22
 8002b2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2240      	movs	r2, #64	@ 0x40
 8002b34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6a3a      	ldr	r2, [r7, #32]
 8002b42:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002b48:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002b50:	88f8      	ldrh	r0, [r7, #6]
 8002b52:	893a      	ldrh	r2, [r7, #8]
 8002b54:	8979      	ldrh	r1, [r7, #10]
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	9301      	str	r3, [sp, #4]
 8002b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b5c:	9300      	str	r3, [sp, #0]
 8002b5e:	4603      	mov	r3, r0
 8002b60:	68f8      	ldr	r0, [r7, #12]
 8002b62:	f000 fa07 	bl	8002f74 <I2C_RequestMemoryRead>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d005      	beq.n	8002b78 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e0ad      	b.n	8002cd4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b7c:	b29b      	uxth	r3, r3
 8002b7e:	2bff      	cmp	r3, #255	@ 0xff
 8002b80:	d90e      	bls.n	8002ba0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2201      	movs	r2, #1
 8002b86:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b8c:	b2da      	uxtb	r2, r3
 8002b8e:	8979      	ldrh	r1, [r7, #10]
 8002b90:	4b52      	ldr	r3, [pc, #328]	@ (8002cdc <HAL_I2C_Mem_Read+0x22c>)
 8002b92:	9300      	str	r3, [sp, #0]
 8002b94:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b98:	68f8      	ldr	r0, [r7, #12]
 8002b9a:	f000 fc27 	bl	80033ec <I2C_TransferConfig>
 8002b9e:	e00f      	b.n	8002bc0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ba4:	b29a      	uxth	r2, r3
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bae:	b2da      	uxtb	r2, r3
 8002bb0:	8979      	ldrh	r1, [r7, #10]
 8002bb2:	4b4a      	ldr	r3, [pc, #296]	@ (8002cdc <HAL_I2C_Mem_Read+0x22c>)
 8002bb4:	9300      	str	r3, [sp, #0]
 8002bb6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f000 fc16 	bl	80033ec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	9300      	str	r3, [sp, #0]
 8002bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	2104      	movs	r1, #4
 8002bca:	68f8      	ldr	r0, [r7, #12]
 8002bcc:	f000 fa4a 	bl	8003064 <I2C_WaitOnFlagUntilTimeout>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e07c      	b.n	8002cd4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be4:	b2d2      	uxtb	r2, r2
 8002be6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bec:	1c5a      	adds	r2, r3, #1
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	b29a      	uxth	r2, r3
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	3b01      	subs	r3, #1
 8002c06:	b29a      	uxth	r2, r3
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d034      	beq.n	8002c80 <HAL_I2C_Mem_Read+0x1d0>
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d130      	bne.n	8002c80 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	9300      	str	r3, [sp, #0]
 8002c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c24:	2200      	movs	r2, #0
 8002c26:	2180      	movs	r1, #128	@ 0x80
 8002c28:	68f8      	ldr	r0, [r7, #12]
 8002c2a:	f000 fa1b 	bl	8003064 <I2C_WaitOnFlagUntilTimeout>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d001      	beq.n	8002c38 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	e04d      	b.n	8002cd4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c3c:	b29b      	uxth	r3, r3
 8002c3e:	2bff      	cmp	r3, #255	@ 0xff
 8002c40:	d90e      	bls.n	8002c60 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2201      	movs	r2, #1
 8002c46:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c4c:	b2da      	uxtb	r2, r3
 8002c4e:	8979      	ldrh	r1, [r7, #10]
 8002c50:	2300      	movs	r3, #0
 8002c52:	9300      	str	r3, [sp, #0]
 8002c54:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c58:	68f8      	ldr	r0, [r7, #12]
 8002c5a:	f000 fbc7 	bl	80033ec <I2C_TransferConfig>
 8002c5e:	e00f      	b.n	8002c80 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c64:	b29a      	uxth	r2, r3
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c6e:	b2da      	uxtb	r2, r3
 8002c70:	8979      	ldrh	r1, [r7, #10]
 8002c72:	2300      	movs	r3, #0
 8002c74:	9300      	str	r3, [sp, #0]
 8002c76:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c7a:	68f8      	ldr	r0, [r7, #12]
 8002c7c:	f000 fbb6 	bl	80033ec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d19a      	bne.n	8002bc0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c8a:	697a      	ldr	r2, [r7, #20]
 8002c8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c8e:	68f8      	ldr	r0, [r7, #12]
 8002c90:	f000 fa88 	bl	80031a4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d001      	beq.n	8002c9e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e01a      	b.n	8002cd4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	2220      	movs	r2, #32
 8002ca4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	6859      	ldr	r1, [r3, #4]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8002ce0 <HAL_I2C_Mem_Read+0x230>)
 8002cb2:	400b      	ands	r3, r1
 8002cb4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2220      	movs	r2, #32
 8002cba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	e000      	b.n	8002cd4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002cd2:	2302      	movs	r3, #2
  }
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3718      	adds	r7, #24
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	80002400 	.word	0x80002400
 8002ce0:	fe00e800 	.word	0xfe00e800

08002ce4 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b08a      	sub	sp, #40	@ 0x28
 8002ce8:	af02      	add	r7, sp, #8
 8002cea:	60f8      	str	r0, [r7, #12]
 8002cec:	607a      	str	r2, [r7, #4]
 8002cee:	603b      	str	r3, [r7, #0]
 8002cf0:	460b      	mov	r3, r1
 8002cf2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	2b20      	cmp	r3, #32
 8002d02:	f040 80de 	bne.w	8002ec2 <HAL_I2C_IsDeviceReady+0x1de>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d14:	d101      	bne.n	8002d1a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002d16:	2302      	movs	r3, #2
 8002d18:	e0d4      	b.n	8002ec4 <HAL_I2C_IsDeviceReady+0x1e0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d101      	bne.n	8002d28 <HAL_I2C_IsDeviceReady+0x44>
 8002d24:	2302      	movs	r3, #2
 8002d26:	e0cd      	b.n	8002ec4 <HAL_I2C_IsDeviceReady+0x1e0>
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2224      	movs	r2, #36	@ 0x24
 8002d34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	68db      	ldr	r3, [r3, #12]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d107      	bne.n	8002d56 <HAL_I2C_IsDeviceReady+0x72>
 8002d46:	897b      	ldrh	r3, [r7, #10]
 8002d48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d4c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002d50:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002d54:	e006      	b.n	8002d64 <HAL_I2C_IsDeviceReady+0x80>
 8002d56:	897b      	ldrh	r3, [r7, #10]
 8002d58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d5c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002d60:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8002d64:	68fa      	ldr	r2, [r7, #12]
 8002d66:	6812      	ldr	r2, [r2, #0]
 8002d68:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002d6a:	f7ff fa19 	bl	80021a0 <HAL_GetTick>
 8002d6e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	699b      	ldr	r3, [r3, #24]
 8002d76:	f003 0320 	and.w	r3, r3, #32
 8002d7a:	2b20      	cmp	r3, #32
 8002d7c:	bf0c      	ite	eq
 8002d7e:	2301      	moveq	r3, #1
 8002d80:	2300      	movne	r3, #0
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	699b      	ldr	r3, [r3, #24]
 8002d8c:	f003 0310 	and.w	r3, r3, #16
 8002d90:	2b10      	cmp	r3, #16
 8002d92:	bf0c      	ite	eq
 8002d94:	2301      	moveq	r3, #1
 8002d96:	2300      	movne	r3, #0
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002d9c:	e034      	b.n	8002e08 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002da4:	d01a      	beq.n	8002ddc <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002da6:	f7ff f9fb 	bl	80021a0 <HAL_GetTick>
 8002daa:	4602      	mov	r2, r0
 8002dac:	69bb      	ldr	r3, [r7, #24]
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	683a      	ldr	r2, [r7, #0]
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d302      	bcc.n	8002dbc <HAL_I2C_IsDeviceReady+0xd8>
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d10f      	bne.n	8002ddc <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2220      	movs	r2, #32
 8002dc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dc8:	f043 0220 	orr.w	r2, r3, #32
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e073      	b.n	8002ec4 <HAL_I2C_IsDeviceReady+0x1e0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	699b      	ldr	r3, [r3, #24]
 8002de2:	f003 0320 	and.w	r3, r3, #32
 8002de6:	2b20      	cmp	r3, #32
 8002de8:	bf0c      	ite	eq
 8002dea:	2301      	moveq	r3, #1
 8002dec:	2300      	movne	r3, #0
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	699b      	ldr	r3, [r3, #24]
 8002df8:	f003 0310 	and.w	r3, r3, #16
 8002dfc:	2b10      	cmp	r3, #16
 8002dfe:	bf0c      	ite	eq
 8002e00:	2301      	moveq	r3, #1
 8002e02:	2300      	movne	r3, #0
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002e08:	7ffb      	ldrb	r3, [r7, #31]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d102      	bne.n	8002e14 <HAL_I2C_IsDeviceReady+0x130>
 8002e0e:	7fbb      	ldrb	r3, [r7, #30]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d0c4      	beq.n	8002d9e <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	699b      	ldr	r3, [r3, #24]
 8002e1a:	f003 0310 	and.w	r3, r3, #16
 8002e1e:	2b10      	cmp	r3, #16
 8002e20:	d024      	beq.n	8002e6c <HAL_I2C_IsDeviceReady+0x188>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	9300      	str	r3, [sp, #0]
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	2120      	movs	r1, #32
 8002e2c:	68f8      	ldr	r0, [r7, #12]
 8002e2e:	f000 f919 	bl	8003064 <I2C_WaitOnFlagUntilTimeout>
 8002e32:	4603      	mov	r3, r0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d00b      	beq.n	8002e50 <HAL_I2C_IsDeviceReady+0x16c>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e3c:	2b04      	cmp	r3, #4
 8002e3e:	d128      	bne.n	8002e92 <HAL_I2C_IsDeviceReady+0x1ae>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	2220      	movs	r2, #32
 8002e46:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	645a      	str	r2, [r3, #68]	@ 0x44
 8002e4e:	e020      	b.n	8002e92 <HAL_I2C_IsDeviceReady+0x1ae>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2220      	movs	r2, #32
 8002e56:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2220      	movs	r2, #32
 8002e5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2200      	movs	r2, #0
 8002e64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	e02b      	b.n	8002ec4 <HAL_I2C_IsDeviceReady+0x1e0>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	2210      	movs	r2, #16
 8002e72:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) == HAL_OK)
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	9300      	str	r3, [sp, #0]
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	2120      	movs	r1, #32
 8002e7e:	68f8      	ldr	r0, [r7, #12]
 8002e80:	f000 f8f0 	bl	8003064 <I2C_WaitOnFlagUntilTimeout>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d103      	bne.n	8002e92 <HAL_I2C_IsDeviceReady+0x1ae>
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	2220      	movs	r2, #32
 8002e90:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	3301      	adds	r3, #1
 8002e96:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	f63f af4e 	bhi.w	8002d3e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2220      	movs	r2, #32
 8002ea6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eae:	f043 0220 	orr.w	r2, r3, #32
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e000      	b.n	8002ec4 <HAL_I2C_IsDeviceReady+0x1e0>
  }
  else
  {
    return HAL_BUSY;
 8002ec2:	2302      	movs	r3, #2
  }
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3720      	adds	r7, #32
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b086      	sub	sp, #24
 8002ed0:	af02      	add	r7, sp, #8
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	4608      	mov	r0, r1
 8002ed6:	4611      	mov	r1, r2
 8002ed8:	461a      	mov	r2, r3
 8002eda:	4603      	mov	r3, r0
 8002edc:	817b      	strh	r3, [r7, #10]
 8002ede:	460b      	mov	r3, r1
 8002ee0:	813b      	strh	r3, [r7, #8]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002ee6:	88fb      	ldrh	r3, [r7, #6]
 8002ee8:	b2da      	uxtb	r2, r3
 8002eea:	8979      	ldrh	r1, [r7, #10]
 8002eec:	4b20      	ldr	r3, [pc, #128]	@ (8002f70 <I2C_RequestMemoryWrite+0xa4>)
 8002eee:	9300      	str	r3, [sp, #0]
 8002ef0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f000 fa79 	bl	80033ec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002efa:	69fa      	ldr	r2, [r7, #28]
 8002efc:	69b9      	ldr	r1, [r7, #24]
 8002efe:	68f8      	ldr	r0, [r7, #12]
 8002f00:	f000 f909 	bl	8003116 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e02c      	b.n	8002f68 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002f0e:	88fb      	ldrh	r3, [r7, #6]
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d105      	bne.n	8002f20 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f14:	893b      	ldrh	r3, [r7, #8]
 8002f16:	b2da      	uxtb	r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f1e:	e015      	b.n	8002f4c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002f20:	893b      	ldrh	r3, [r7, #8]
 8002f22:	0a1b      	lsrs	r3, r3, #8
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	b2da      	uxtb	r2, r3
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f2e:	69fa      	ldr	r2, [r7, #28]
 8002f30:	69b9      	ldr	r1, [r7, #24]
 8002f32:	68f8      	ldr	r0, [r7, #12]
 8002f34:	f000 f8ef 	bl	8003116 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d001      	beq.n	8002f42 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e012      	b.n	8002f68 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f42:	893b      	ldrh	r3, [r7, #8]
 8002f44:	b2da      	uxtb	r2, r3
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	9300      	str	r3, [sp, #0]
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	2200      	movs	r2, #0
 8002f54:	2180      	movs	r1, #128	@ 0x80
 8002f56:	68f8      	ldr	r0, [r7, #12]
 8002f58:	f000 f884 	bl	8003064 <I2C_WaitOnFlagUntilTimeout>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e000      	b.n	8002f68 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002f66:	2300      	movs	r3, #0
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	3710      	adds	r7, #16
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	80002000 	.word	0x80002000

08002f74 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b086      	sub	sp, #24
 8002f78:	af02      	add	r7, sp, #8
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	4608      	mov	r0, r1
 8002f7e:	4611      	mov	r1, r2
 8002f80:	461a      	mov	r2, r3
 8002f82:	4603      	mov	r3, r0
 8002f84:	817b      	strh	r3, [r7, #10]
 8002f86:	460b      	mov	r3, r1
 8002f88:	813b      	strh	r3, [r7, #8]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002f8e:	88fb      	ldrh	r3, [r7, #6]
 8002f90:	b2da      	uxtb	r2, r3
 8002f92:	8979      	ldrh	r1, [r7, #10]
 8002f94:	4b20      	ldr	r3, [pc, #128]	@ (8003018 <I2C_RequestMemoryRead+0xa4>)
 8002f96:	9300      	str	r3, [sp, #0]
 8002f98:	2300      	movs	r3, #0
 8002f9a:	68f8      	ldr	r0, [r7, #12]
 8002f9c:	f000 fa26 	bl	80033ec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fa0:	69fa      	ldr	r2, [r7, #28]
 8002fa2:	69b9      	ldr	r1, [r7, #24]
 8002fa4:	68f8      	ldr	r0, [r7, #12]
 8002fa6:	f000 f8b6 	bl	8003116 <I2C_WaitOnTXISFlagUntilTimeout>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d001      	beq.n	8002fb4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e02c      	b.n	800300e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002fb4:	88fb      	ldrh	r3, [r7, #6]
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d105      	bne.n	8002fc6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002fba:	893b      	ldrh	r3, [r7, #8]
 8002fbc:	b2da      	uxtb	r2, r3
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	629a      	str	r2, [r3, #40]	@ 0x28
 8002fc4:	e015      	b.n	8002ff2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002fc6:	893b      	ldrh	r3, [r7, #8]
 8002fc8:	0a1b      	lsrs	r3, r3, #8
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	b2da      	uxtb	r2, r3
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fd4:	69fa      	ldr	r2, [r7, #28]
 8002fd6:	69b9      	ldr	r1, [r7, #24]
 8002fd8:	68f8      	ldr	r0, [r7, #12]
 8002fda:	f000 f89c 	bl	8003116 <I2C_WaitOnTXISFlagUntilTimeout>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d001      	beq.n	8002fe8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e012      	b.n	800300e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002fe8:	893b      	ldrh	r3, [r7, #8]
 8002fea:	b2da      	uxtb	r2, r3
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002ff2:	69fb      	ldr	r3, [r7, #28]
 8002ff4:	9300      	str	r3, [sp, #0]
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	2140      	movs	r1, #64	@ 0x40
 8002ffc:	68f8      	ldr	r0, [r7, #12]
 8002ffe:	f000 f831 	bl	8003064 <I2C_WaitOnFlagUntilTimeout>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	d001      	beq.n	800300c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e000      	b.n	800300e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800300c:	2300      	movs	r3, #0
}
 800300e:	4618      	mov	r0, r3
 8003010:	3710      	adds	r7, #16
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	80002000 	.word	0x80002000

0800301c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	699b      	ldr	r3, [r3, #24]
 800302a:	f003 0302 	and.w	r3, r3, #2
 800302e:	2b02      	cmp	r3, #2
 8003030:	d103      	bne.n	800303a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	2200      	movs	r2, #0
 8003038:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	699b      	ldr	r3, [r3, #24]
 8003040:	f003 0301 	and.w	r3, r3, #1
 8003044:	2b01      	cmp	r3, #1
 8003046:	d007      	beq.n	8003058 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	699a      	ldr	r2, [r3, #24]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f042 0201 	orr.w	r2, r2, #1
 8003056:	619a      	str	r2, [r3, #24]
  }
}
 8003058:	bf00      	nop
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b084      	sub	sp, #16
 8003068:	af00      	add	r7, sp, #0
 800306a:	60f8      	str	r0, [r7, #12]
 800306c:	60b9      	str	r1, [r7, #8]
 800306e:	603b      	str	r3, [r7, #0]
 8003070:	4613      	mov	r3, r2
 8003072:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003074:	e03b      	b.n	80030ee <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003076:	69ba      	ldr	r2, [r7, #24]
 8003078:	6839      	ldr	r1, [r7, #0]
 800307a:	68f8      	ldr	r0, [r7, #12]
 800307c:	f000 f8d6 	bl	800322c <I2C_IsErrorOccurred>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d001      	beq.n	800308a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e041      	b.n	800310e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003090:	d02d      	beq.n	80030ee <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003092:	f7ff f885 	bl	80021a0 <HAL_GetTick>
 8003096:	4602      	mov	r2, r0
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	683a      	ldr	r2, [r7, #0]
 800309e:	429a      	cmp	r2, r3
 80030a0:	d302      	bcc.n	80030a8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d122      	bne.n	80030ee <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	699a      	ldr	r2, [r3, #24]
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	4013      	ands	r3, r2
 80030b2:	68ba      	ldr	r2, [r7, #8]
 80030b4:	429a      	cmp	r2, r3
 80030b6:	bf0c      	ite	eq
 80030b8:	2301      	moveq	r3, #1
 80030ba:	2300      	movne	r3, #0
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	461a      	mov	r2, r3
 80030c0:	79fb      	ldrb	r3, [r7, #7]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d113      	bne.n	80030ee <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030ca:	f043 0220 	orr.w	r2, r3, #32
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2220      	movs	r2, #32
 80030d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e00f      	b.n	800310e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	699a      	ldr	r2, [r3, #24]
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	4013      	ands	r3, r2
 80030f8:	68ba      	ldr	r2, [r7, #8]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	bf0c      	ite	eq
 80030fe:	2301      	moveq	r3, #1
 8003100:	2300      	movne	r3, #0
 8003102:	b2db      	uxtb	r3, r3
 8003104:	461a      	mov	r2, r3
 8003106:	79fb      	ldrb	r3, [r7, #7]
 8003108:	429a      	cmp	r2, r3
 800310a:	d0b4      	beq.n	8003076 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	3710      	adds	r7, #16
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}

08003116 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003116:	b580      	push	{r7, lr}
 8003118:	b084      	sub	sp, #16
 800311a:	af00      	add	r7, sp, #0
 800311c:	60f8      	str	r0, [r7, #12]
 800311e:	60b9      	str	r1, [r7, #8]
 8003120:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003122:	e033      	b.n	800318c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	68b9      	ldr	r1, [r7, #8]
 8003128:	68f8      	ldr	r0, [r7, #12]
 800312a:	f000 f87f 	bl	800322c <I2C_IsErrorOccurred>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	d001      	beq.n	8003138 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e031      	b.n	800319c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800313e:	d025      	beq.n	800318c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003140:	f7ff f82e 	bl	80021a0 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	68ba      	ldr	r2, [r7, #8]
 800314c:	429a      	cmp	r2, r3
 800314e:	d302      	bcc.n	8003156 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d11a      	bne.n	800318c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	699b      	ldr	r3, [r3, #24]
 800315c:	f003 0302 	and.w	r3, r3, #2
 8003160:	2b02      	cmp	r3, #2
 8003162:	d013      	beq.n	800318c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003168:	f043 0220 	orr.w	r2, r3, #32
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2220      	movs	r2, #32
 8003174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2200      	movs	r2, #0
 800317c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2200      	movs	r2, #0
 8003184:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e007      	b.n	800319c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	699b      	ldr	r3, [r3, #24]
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	2b02      	cmp	r3, #2
 8003198:	d1c4      	bne.n	8003124 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800319a:	2300      	movs	r3, #0
}
 800319c:	4618      	mov	r0, r3
 800319e:	3710      	adds	r7, #16
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	60b9      	str	r1, [r7, #8]
 80031ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031b0:	e02f      	b.n	8003212 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	68b9      	ldr	r1, [r7, #8]
 80031b6:	68f8      	ldr	r0, [r7, #12]
 80031b8:	f000 f838 	bl	800322c <I2C_IsErrorOccurred>
 80031bc:	4603      	mov	r3, r0
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d001      	beq.n	80031c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e02d      	b.n	8003222 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031c6:	f7fe ffeb 	bl	80021a0 <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	68ba      	ldr	r2, [r7, #8]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d302      	bcc.n	80031dc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d11a      	bne.n	8003212 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	699b      	ldr	r3, [r3, #24]
 80031e2:	f003 0320 	and.w	r3, r3, #32
 80031e6:	2b20      	cmp	r3, #32
 80031e8:	d013      	beq.n	8003212 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ee:	f043 0220 	orr.w	r2, r3, #32
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2220      	movs	r2, #32
 80031fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2200      	movs	r2, #0
 8003202:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2200      	movs	r2, #0
 800320a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e007      	b.n	8003222 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	f003 0320 	and.w	r3, r3, #32
 800321c:	2b20      	cmp	r3, #32
 800321e:	d1c8      	bne.n	80031b2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003220:	2300      	movs	r3, #0
}
 8003222:	4618      	mov	r0, r3
 8003224:	3710      	adds	r7, #16
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
	...

0800322c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b08a      	sub	sp, #40	@ 0x28
 8003230:	af00      	add	r7, sp, #0
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	60b9      	str	r1, [r7, #8]
 8003236:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003238:	2300      	movs	r3, #0
 800323a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	699b      	ldr	r3, [r3, #24]
 8003244:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003246:	2300      	movs	r3, #0
 8003248:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800324e:	69bb      	ldr	r3, [r7, #24]
 8003250:	f003 0310 	and.w	r3, r3, #16
 8003254:	2b00      	cmp	r3, #0
 8003256:	d068      	beq.n	800332a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	2210      	movs	r2, #16
 800325e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003260:	e049      	b.n	80032f6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003268:	d045      	beq.n	80032f6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800326a:	f7fe ff99 	bl	80021a0 <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	69fb      	ldr	r3, [r7, #28]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	68ba      	ldr	r2, [r7, #8]
 8003276:	429a      	cmp	r2, r3
 8003278:	d302      	bcc.n	8003280 <I2C_IsErrorOccurred+0x54>
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d13a      	bne.n	80032f6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800328a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003292:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	699b      	ldr	r3, [r3, #24]
 800329a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800329e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032a2:	d121      	bne.n	80032e8 <I2C_IsErrorOccurred+0xbc>
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032aa:	d01d      	beq.n	80032e8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80032ac:	7cfb      	ldrb	r3, [r7, #19]
 80032ae:	2b20      	cmp	r3, #32
 80032b0:	d01a      	beq.n	80032e8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	685a      	ldr	r2, [r3, #4]
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80032c0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80032c2:	f7fe ff6d 	bl	80021a0 <HAL_GetTick>
 80032c6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032c8:	e00e      	b.n	80032e8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80032ca:	f7fe ff69 	bl	80021a0 <HAL_GetTick>
 80032ce:	4602      	mov	r2, r0
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	1ad3      	subs	r3, r2, r3
 80032d4:	2b19      	cmp	r3, #25
 80032d6:	d907      	bls.n	80032e8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80032d8:	6a3b      	ldr	r3, [r7, #32]
 80032da:	f043 0320 	orr.w	r3, r3, #32
 80032de:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80032e6:	e006      	b.n	80032f6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	699b      	ldr	r3, [r3, #24]
 80032ee:	f003 0320 	and.w	r3, r3, #32
 80032f2:	2b20      	cmp	r3, #32
 80032f4:	d1e9      	bne.n	80032ca <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	699b      	ldr	r3, [r3, #24]
 80032fc:	f003 0320 	and.w	r3, r3, #32
 8003300:	2b20      	cmp	r3, #32
 8003302:	d003      	beq.n	800330c <I2C_IsErrorOccurred+0xe0>
 8003304:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003308:	2b00      	cmp	r3, #0
 800330a:	d0aa      	beq.n	8003262 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800330c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003310:	2b00      	cmp	r3, #0
 8003312:	d103      	bne.n	800331c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	2220      	movs	r2, #32
 800331a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800331c:	6a3b      	ldr	r3, [r7, #32]
 800331e:	f043 0304 	orr.w	r3, r3, #4
 8003322:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	699b      	ldr	r3, [r3, #24]
 8003330:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003332:	69bb      	ldr	r3, [r7, #24]
 8003334:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003338:	2b00      	cmp	r3, #0
 800333a:	d00b      	beq.n	8003354 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800333c:	6a3b      	ldr	r3, [r7, #32]
 800333e:	f043 0301 	orr.w	r3, r3, #1
 8003342:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800334c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003354:	69bb      	ldr	r3, [r7, #24]
 8003356:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800335a:	2b00      	cmp	r3, #0
 800335c:	d00b      	beq.n	8003376 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800335e:	6a3b      	ldr	r3, [r7, #32]
 8003360:	f043 0308 	orr.w	r3, r3, #8
 8003364:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800336e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800337c:	2b00      	cmp	r3, #0
 800337e:	d00b      	beq.n	8003398 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003380:	6a3b      	ldr	r3, [r7, #32]
 8003382:	f043 0302 	orr.w	r3, r3, #2
 8003386:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003390:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003398:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800339c:	2b00      	cmp	r3, #0
 800339e:	d01c      	beq.n	80033da <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80033a0:	68f8      	ldr	r0, [r7, #12]
 80033a2:	f7ff fe3b 	bl	800301c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	6859      	ldr	r1, [r3, #4]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	4b0d      	ldr	r3, [pc, #52]	@ (80033e8 <I2C_IsErrorOccurred+0x1bc>)
 80033b2:	400b      	ands	r3, r1
 80033b4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033ba:	6a3b      	ldr	r3, [r7, #32]
 80033bc:	431a      	orrs	r2, r3
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2220      	movs	r2, #32
 80033c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80033da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3728      	adds	r7, #40	@ 0x28
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	bf00      	nop
 80033e8:	fe00e800 	.word	0xfe00e800

080033ec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b087      	sub	sp, #28
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	60f8      	str	r0, [r7, #12]
 80033f4:	607b      	str	r3, [r7, #4]
 80033f6:	460b      	mov	r3, r1
 80033f8:	817b      	strh	r3, [r7, #10]
 80033fa:	4613      	mov	r3, r2
 80033fc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80033fe:	897b      	ldrh	r3, [r7, #10]
 8003400:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003404:	7a7b      	ldrb	r3, [r7, #9]
 8003406:	041b      	lsls	r3, r3, #16
 8003408:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800340c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003412:	6a3b      	ldr	r3, [r7, #32]
 8003414:	4313      	orrs	r3, r2
 8003416:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800341a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	685a      	ldr	r2, [r3, #4]
 8003422:	6a3b      	ldr	r3, [r7, #32]
 8003424:	0d5b      	lsrs	r3, r3, #21
 8003426:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800342a:	4b08      	ldr	r3, [pc, #32]	@ (800344c <I2C_TransferConfig+0x60>)
 800342c:	430b      	orrs	r3, r1
 800342e:	43db      	mvns	r3, r3
 8003430:	ea02 0103 	and.w	r1, r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	697a      	ldr	r2, [r7, #20]
 800343a:	430a      	orrs	r2, r1
 800343c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800343e:	bf00      	nop
 8003440:	371c      	adds	r7, #28
 8003442:	46bd      	mov	sp, r7
 8003444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003448:	4770      	bx	lr
 800344a:	bf00      	nop
 800344c:	03ff63ff 	.word	0x03ff63ff

08003450 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
 8003458:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003460:	b2db      	uxtb	r3, r3
 8003462:	2b20      	cmp	r3, #32
 8003464:	d138      	bne.n	80034d8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800346c:	2b01      	cmp	r3, #1
 800346e:	d101      	bne.n	8003474 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003470:	2302      	movs	r3, #2
 8003472:	e032      	b.n	80034da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2201      	movs	r2, #1
 8003478:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2224      	movs	r2, #36	@ 0x24
 8003480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f022 0201 	bic.w	r2, r2, #1
 8003492:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80034a2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	6819      	ldr	r1, [r3, #0]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	683a      	ldr	r2, [r7, #0]
 80034b0:	430a      	orrs	r2, r1
 80034b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f042 0201 	orr.w	r2, r2, #1
 80034c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2220      	movs	r2, #32
 80034c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80034d4:	2300      	movs	r3, #0
 80034d6:	e000      	b.n	80034da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80034d8:	2302      	movs	r3, #2
  }
}
 80034da:	4618      	mov	r0, r3
 80034dc:	370c      	adds	r7, #12
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr

080034e6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80034e6:	b480      	push	{r7}
 80034e8:	b085      	sub	sp, #20
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	6078      	str	r0, [r7, #4]
 80034ee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	2b20      	cmp	r3, #32
 80034fa:	d139      	bne.n	8003570 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003502:	2b01      	cmp	r3, #1
 8003504:	d101      	bne.n	800350a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003506:	2302      	movs	r3, #2
 8003508:	e033      	b.n	8003572 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2201      	movs	r2, #1
 800350e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2224      	movs	r2, #36	@ 0x24
 8003516:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f022 0201 	bic.w	r2, r2, #1
 8003528:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003538:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	021b      	lsls	r3, r3, #8
 800353e:	68fa      	ldr	r2, [r7, #12]
 8003540:	4313      	orrs	r3, r2
 8003542:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	68fa      	ldr	r2, [r7, #12]
 800354a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f042 0201 	orr.w	r2, r2, #1
 800355a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2220      	movs	r2, #32
 8003560:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800356c:	2300      	movs	r3, #0
 800356e:	e000      	b.n	8003572 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003570:	2302      	movs	r3, #2
  }
}
 8003572:	4618      	mov	r0, r3
 8003574:	3714      	adds	r7, #20
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
	...

08003580 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003580:	b480      	push	{r7}
 8003582:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003584:	4b04      	ldr	r3, [pc, #16]	@ (8003598 <HAL_PWREx_GetVoltageRange+0x18>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800358c:	4618      	mov	r0, r3
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr
 8003596:	bf00      	nop
 8003598:	40007000 	.word	0x40007000

0800359c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800359c:	b480      	push	{r7}
 800359e:	b085      	sub	sp, #20
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035aa:	d130      	bne.n	800360e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80035ac:	4b23      	ldr	r3, [pc, #140]	@ (800363c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80035b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035b8:	d038      	beq.n	800362c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80035ba:	4b20      	ldr	r3, [pc, #128]	@ (800363c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80035c2:	4a1e      	ldr	r2, [pc, #120]	@ (800363c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035c8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80035ca:	4b1d      	ldr	r3, [pc, #116]	@ (8003640 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2232      	movs	r2, #50	@ 0x32
 80035d0:	fb02 f303 	mul.w	r3, r2, r3
 80035d4:	4a1b      	ldr	r2, [pc, #108]	@ (8003644 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80035d6:	fba2 2303 	umull	r2, r3, r2, r3
 80035da:	0c9b      	lsrs	r3, r3, #18
 80035dc:	3301      	adds	r3, #1
 80035de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035e0:	e002      	b.n	80035e8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	3b01      	subs	r3, #1
 80035e6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035e8:	4b14      	ldr	r3, [pc, #80]	@ (800363c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035ea:	695b      	ldr	r3, [r3, #20]
 80035ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035f4:	d102      	bne.n	80035fc <HAL_PWREx_ControlVoltageScaling+0x60>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d1f2      	bne.n	80035e2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80035fc:	4b0f      	ldr	r3, [pc, #60]	@ (800363c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035fe:	695b      	ldr	r3, [r3, #20]
 8003600:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003604:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003608:	d110      	bne.n	800362c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	e00f      	b.n	800362e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800360e:	4b0b      	ldr	r3, [pc, #44]	@ (800363c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003616:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800361a:	d007      	beq.n	800362c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800361c:	4b07      	ldr	r3, [pc, #28]	@ (800363c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003624:	4a05      	ldr	r2, [pc, #20]	@ (800363c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003626:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800362a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3714      	adds	r7, #20
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	40007000 	.word	0x40007000
 8003640:	20000000 	.word	0x20000000
 8003644:	431bde83 	.word	0x431bde83

08003648 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b088      	sub	sp, #32
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d101      	bne.n	800365a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e3ca      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800365a:	4b97      	ldr	r3, [pc, #604]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	f003 030c 	and.w	r3, r3, #12
 8003662:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003664:	4b94      	ldr	r3, [pc, #592]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	f003 0303 	and.w	r3, r3, #3
 800366c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0310 	and.w	r3, r3, #16
 8003676:	2b00      	cmp	r3, #0
 8003678:	f000 80e4 	beq.w	8003844 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800367c:	69bb      	ldr	r3, [r7, #24]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d007      	beq.n	8003692 <HAL_RCC_OscConfig+0x4a>
 8003682:	69bb      	ldr	r3, [r7, #24]
 8003684:	2b0c      	cmp	r3, #12
 8003686:	f040 808b 	bne.w	80037a0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	2b01      	cmp	r3, #1
 800368e:	f040 8087 	bne.w	80037a0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003692:	4b89      	ldr	r3, [pc, #548]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d005      	beq.n	80036aa <HAL_RCC_OscConfig+0x62>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	699b      	ldr	r3, [r3, #24]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d101      	bne.n	80036aa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e3a2      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6a1a      	ldr	r2, [r3, #32]
 80036ae:	4b82      	ldr	r3, [pc, #520]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0308 	and.w	r3, r3, #8
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d004      	beq.n	80036c4 <HAL_RCC_OscConfig+0x7c>
 80036ba:	4b7f      	ldr	r3, [pc, #508]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036c2:	e005      	b.n	80036d0 <HAL_RCC_OscConfig+0x88>
 80036c4:	4b7c      	ldr	r3, [pc, #496]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 80036c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036ca:	091b      	lsrs	r3, r3, #4
 80036cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d223      	bcs.n	800371c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a1b      	ldr	r3, [r3, #32]
 80036d8:	4618      	mov	r0, r3
 80036da:	f000 fd55 	bl	8004188 <RCC_SetFlashLatencyFromMSIRange>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d001      	beq.n	80036e8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e383      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036e8:	4b73      	ldr	r3, [pc, #460]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a72      	ldr	r2, [pc, #456]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 80036ee:	f043 0308 	orr.w	r3, r3, #8
 80036f2:	6013      	str	r3, [r2, #0]
 80036f4:	4b70      	ldr	r3, [pc, #448]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6a1b      	ldr	r3, [r3, #32]
 8003700:	496d      	ldr	r1, [pc, #436]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 8003702:	4313      	orrs	r3, r2
 8003704:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003706:	4b6c      	ldr	r3, [pc, #432]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	69db      	ldr	r3, [r3, #28]
 8003712:	021b      	lsls	r3, r3, #8
 8003714:	4968      	ldr	r1, [pc, #416]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 8003716:	4313      	orrs	r3, r2
 8003718:	604b      	str	r3, [r1, #4]
 800371a:	e025      	b.n	8003768 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800371c:	4b66      	ldr	r3, [pc, #408]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a65      	ldr	r2, [pc, #404]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 8003722:	f043 0308 	orr.w	r3, r3, #8
 8003726:	6013      	str	r3, [r2, #0]
 8003728:	4b63      	ldr	r3, [pc, #396]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6a1b      	ldr	r3, [r3, #32]
 8003734:	4960      	ldr	r1, [pc, #384]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 8003736:	4313      	orrs	r3, r2
 8003738:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800373a:	4b5f      	ldr	r3, [pc, #380]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	69db      	ldr	r3, [r3, #28]
 8003746:	021b      	lsls	r3, r3, #8
 8003748:	495b      	ldr	r1, [pc, #364]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 800374a:	4313      	orrs	r3, r2
 800374c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800374e:	69bb      	ldr	r3, [r7, #24]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d109      	bne.n	8003768 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a1b      	ldr	r3, [r3, #32]
 8003758:	4618      	mov	r0, r3
 800375a:	f000 fd15 	bl	8004188 <RCC_SetFlashLatencyFromMSIRange>
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d001      	beq.n	8003768 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e343      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003768:	f000 fc4a 	bl	8004000 <HAL_RCC_GetSysClockFreq>
 800376c:	4602      	mov	r2, r0
 800376e:	4b52      	ldr	r3, [pc, #328]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	091b      	lsrs	r3, r3, #4
 8003774:	f003 030f 	and.w	r3, r3, #15
 8003778:	4950      	ldr	r1, [pc, #320]	@ (80038bc <HAL_RCC_OscConfig+0x274>)
 800377a:	5ccb      	ldrb	r3, [r1, r3]
 800377c:	f003 031f 	and.w	r3, r3, #31
 8003780:	fa22 f303 	lsr.w	r3, r2, r3
 8003784:	4a4e      	ldr	r2, [pc, #312]	@ (80038c0 <HAL_RCC_OscConfig+0x278>)
 8003786:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003788:	4b4e      	ldr	r3, [pc, #312]	@ (80038c4 <HAL_RCC_OscConfig+0x27c>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4618      	mov	r0, r3
 800378e:	f7fe fcb7 	bl	8002100 <HAL_InitTick>
 8003792:	4603      	mov	r3, r0
 8003794:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003796:	7bfb      	ldrb	r3, [r7, #15]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d052      	beq.n	8003842 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800379c:	7bfb      	ldrb	r3, [r7, #15]
 800379e:	e327      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	699b      	ldr	r3, [r3, #24]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d032      	beq.n	800380e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80037a8:	4b43      	ldr	r3, [pc, #268]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a42      	ldr	r2, [pc, #264]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 80037ae:	f043 0301 	orr.w	r3, r3, #1
 80037b2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80037b4:	f7fe fcf4 	bl	80021a0 <HAL_GetTick>
 80037b8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037ba:	e008      	b.n	80037ce <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80037bc:	f7fe fcf0 	bl	80021a0 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d901      	bls.n	80037ce <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e310      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037ce:	4b3a      	ldr	r3, [pc, #232]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d0f0      	beq.n	80037bc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037da:	4b37      	ldr	r3, [pc, #220]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a36      	ldr	r2, [pc, #216]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 80037e0:	f043 0308 	orr.w	r3, r3, #8
 80037e4:	6013      	str	r3, [r2, #0]
 80037e6:	4b34      	ldr	r3, [pc, #208]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6a1b      	ldr	r3, [r3, #32]
 80037f2:	4931      	ldr	r1, [pc, #196]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 80037f4:	4313      	orrs	r3, r2
 80037f6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80037f8:	4b2f      	ldr	r3, [pc, #188]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	69db      	ldr	r3, [r3, #28]
 8003804:	021b      	lsls	r3, r3, #8
 8003806:	492c      	ldr	r1, [pc, #176]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 8003808:	4313      	orrs	r3, r2
 800380a:	604b      	str	r3, [r1, #4]
 800380c:	e01a      	b.n	8003844 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800380e:	4b2a      	ldr	r3, [pc, #168]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a29      	ldr	r2, [pc, #164]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 8003814:	f023 0301 	bic.w	r3, r3, #1
 8003818:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800381a:	f7fe fcc1 	bl	80021a0 <HAL_GetTick>
 800381e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003820:	e008      	b.n	8003834 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003822:	f7fe fcbd 	bl	80021a0 <HAL_GetTick>
 8003826:	4602      	mov	r2, r0
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	1ad3      	subs	r3, r2, r3
 800382c:	2b02      	cmp	r3, #2
 800382e:	d901      	bls.n	8003834 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003830:	2303      	movs	r3, #3
 8003832:	e2dd      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003834:	4b20      	ldr	r3, [pc, #128]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 0302 	and.w	r3, r3, #2
 800383c:	2b00      	cmp	r3, #0
 800383e:	d1f0      	bne.n	8003822 <HAL_RCC_OscConfig+0x1da>
 8003840:	e000      	b.n	8003844 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003842:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0301 	and.w	r3, r3, #1
 800384c:	2b00      	cmp	r3, #0
 800384e:	d074      	beq.n	800393a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	2b08      	cmp	r3, #8
 8003854:	d005      	beq.n	8003862 <HAL_RCC_OscConfig+0x21a>
 8003856:	69bb      	ldr	r3, [r7, #24]
 8003858:	2b0c      	cmp	r3, #12
 800385a:	d10e      	bne.n	800387a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	2b03      	cmp	r3, #3
 8003860:	d10b      	bne.n	800387a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003862:	4b15      	ldr	r3, [pc, #84]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d064      	beq.n	8003938 <HAL_RCC_OscConfig+0x2f0>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d160      	bne.n	8003938 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e2ba      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003882:	d106      	bne.n	8003892 <HAL_RCC_OscConfig+0x24a>
 8003884:	4b0c      	ldr	r3, [pc, #48]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a0b      	ldr	r2, [pc, #44]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 800388a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800388e:	6013      	str	r3, [r2, #0]
 8003890:	e026      	b.n	80038e0 <HAL_RCC_OscConfig+0x298>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800389a:	d115      	bne.n	80038c8 <HAL_RCC_OscConfig+0x280>
 800389c:	4b06      	ldr	r3, [pc, #24]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a05      	ldr	r2, [pc, #20]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 80038a2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038a6:	6013      	str	r3, [r2, #0]
 80038a8:	4b03      	ldr	r3, [pc, #12]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a02      	ldr	r2, [pc, #8]	@ (80038b8 <HAL_RCC_OscConfig+0x270>)
 80038ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038b2:	6013      	str	r3, [r2, #0]
 80038b4:	e014      	b.n	80038e0 <HAL_RCC_OscConfig+0x298>
 80038b6:	bf00      	nop
 80038b8:	40021000 	.word	0x40021000
 80038bc:	08007710 	.word	0x08007710
 80038c0:	20000000 	.word	0x20000000
 80038c4:	20000004 	.word	0x20000004
 80038c8:	4ba0      	ldr	r3, [pc, #640]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a9f      	ldr	r2, [pc, #636]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 80038ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038d2:	6013      	str	r3, [r2, #0]
 80038d4:	4b9d      	ldr	r3, [pc, #628]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a9c      	ldr	r2, [pc, #624]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 80038da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d013      	beq.n	8003910 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e8:	f7fe fc5a 	bl	80021a0 <HAL_GetTick>
 80038ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038ee:	e008      	b.n	8003902 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038f0:	f7fe fc56 	bl	80021a0 <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	2b64      	cmp	r3, #100	@ 0x64
 80038fc:	d901      	bls.n	8003902 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e276      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003902:	4b92      	ldr	r3, [pc, #584]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d0f0      	beq.n	80038f0 <HAL_RCC_OscConfig+0x2a8>
 800390e:	e014      	b.n	800393a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003910:	f7fe fc46 	bl	80021a0 <HAL_GetTick>
 8003914:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003916:	e008      	b.n	800392a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003918:	f7fe fc42 	bl	80021a0 <HAL_GetTick>
 800391c:	4602      	mov	r2, r0
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	2b64      	cmp	r3, #100	@ 0x64
 8003924:	d901      	bls.n	800392a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e262      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800392a:	4b88      	ldr	r3, [pc, #544]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1f0      	bne.n	8003918 <HAL_RCC_OscConfig+0x2d0>
 8003936:	e000      	b.n	800393a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003938:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0302 	and.w	r3, r3, #2
 8003942:	2b00      	cmp	r3, #0
 8003944:	d060      	beq.n	8003a08 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	2b04      	cmp	r3, #4
 800394a:	d005      	beq.n	8003958 <HAL_RCC_OscConfig+0x310>
 800394c:	69bb      	ldr	r3, [r7, #24]
 800394e:	2b0c      	cmp	r3, #12
 8003950:	d119      	bne.n	8003986 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	2b02      	cmp	r3, #2
 8003956:	d116      	bne.n	8003986 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003958:	4b7c      	ldr	r3, [pc, #496]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003960:	2b00      	cmp	r3, #0
 8003962:	d005      	beq.n	8003970 <HAL_RCC_OscConfig+0x328>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d101      	bne.n	8003970 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e23f      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003970:	4b76      	ldr	r3, [pc, #472]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	691b      	ldr	r3, [r3, #16]
 800397c:	061b      	lsls	r3, r3, #24
 800397e:	4973      	ldr	r1, [pc, #460]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003980:	4313      	orrs	r3, r2
 8003982:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003984:	e040      	b.n	8003a08 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	68db      	ldr	r3, [r3, #12]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d023      	beq.n	80039d6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800398e:	4b6f      	ldr	r3, [pc, #444]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a6e      	ldr	r2, [pc, #440]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003994:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003998:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800399a:	f7fe fc01 	bl	80021a0 <HAL_GetTick>
 800399e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039a0:	e008      	b.n	80039b4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039a2:	f7fe fbfd 	bl	80021a0 <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d901      	bls.n	80039b4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e21d      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039b4:	4b65      	ldr	r3, [pc, #404]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d0f0      	beq.n	80039a2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039c0:	4b62      	ldr	r3, [pc, #392]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	691b      	ldr	r3, [r3, #16]
 80039cc:	061b      	lsls	r3, r3, #24
 80039ce:	495f      	ldr	r1, [pc, #380]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	604b      	str	r3, [r1, #4]
 80039d4:	e018      	b.n	8003a08 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039d6:	4b5d      	ldr	r3, [pc, #372]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a5c      	ldr	r2, [pc, #368]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 80039dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e2:	f7fe fbdd 	bl	80021a0 <HAL_GetTick>
 80039e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039e8:	e008      	b.n	80039fc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039ea:	f7fe fbd9 	bl	80021a0 <HAL_GetTick>
 80039ee:	4602      	mov	r2, r0
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	1ad3      	subs	r3, r2, r3
 80039f4:	2b02      	cmp	r3, #2
 80039f6:	d901      	bls.n	80039fc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80039f8:	2303      	movs	r3, #3
 80039fa:	e1f9      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039fc:	4b53      	ldr	r3, [pc, #332]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d1f0      	bne.n	80039ea <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0308 	and.w	r3, r3, #8
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d03c      	beq.n	8003a8e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	695b      	ldr	r3, [r3, #20]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d01c      	beq.n	8003a56 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a1c:	4b4b      	ldr	r3, [pc, #300]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003a1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a22:	4a4a      	ldr	r2, [pc, #296]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003a24:	f043 0301 	orr.w	r3, r3, #1
 8003a28:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a2c:	f7fe fbb8 	bl	80021a0 <HAL_GetTick>
 8003a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a32:	e008      	b.n	8003a46 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a34:	f7fe fbb4 	bl	80021a0 <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d901      	bls.n	8003a46 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	e1d4      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a46:	4b41      	ldr	r3, [pc, #260]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003a48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a4c:	f003 0302 	and.w	r3, r3, #2
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d0ef      	beq.n	8003a34 <HAL_RCC_OscConfig+0x3ec>
 8003a54:	e01b      	b.n	8003a8e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a56:	4b3d      	ldr	r3, [pc, #244]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003a58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a5c:	4a3b      	ldr	r2, [pc, #236]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003a5e:	f023 0301 	bic.w	r3, r3, #1
 8003a62:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a66:	f7fe fb9b 	bl	80021a0 <HAL_GetTick>
 8003a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a6c:	e008      	b.n	8003a80 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a6e:	f7fe fb97 	bl	80021a0 <HAL_GetTick>
 8003a72:	4602      	mov	r2, r0
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	1ad3      	subs	r3, r2, r3
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d901      	bls.n	8003a80 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	e1b7      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a80:	4b32      	ldr	r3, [pc, #200]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003a82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a86:	f003 0302 	and.w	r3, r3, #2
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1ef      	bne.n	8003a6e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 0304 	and.w	r3, r3, #4
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	f000 80a6 	beq.w	8003be8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003aa0:	4b2a      	ldr	r3, [pc, #168]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003aa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aa4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d10d      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aac:	4b27      	ldr	r3, [pc, #156]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003aae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ab0:	4a26      	ldr	r2, [pc, #152]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003ab2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ab6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ab8:	4b24      	ldr	r3, [pc, #144]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003aba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003abc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ac0:	60bb      	str	r3, [r7, #8]
 8003ac2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ac8:	4b21      	ldr	r3, [pc, #132]	@ (8003b50 <HAL_RCC_OscConfig+0x508>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d118      	bne.n	8003b06 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ad4:	4b1e      	ldr	r3, [pc, #120]	@ (8003b50 <HAL_RCC_OscConfig+0x508>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a1d      	ldr	r2, [pc, #116]	@ (8003b50 <HAL_RCC_OscConfig+0x508>)
 8003ada:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ade:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ae0:	f7fe fb5e 	bl	80021a0 <HAL_GetTick>
 8003ae4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ae6:	e008      	b.n	8003afa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ae8:	f7fe fb5a 	bl	80021a0 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d901      	bls.n	8003afa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e17a      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003afa:	4b15      	ldr	r3, [pc, #84]	@ (8003b50 <HAL_RCC_OscConfig+0x508>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d0f0      	beq.n	8003ae8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d108      	bne.n	8003b20 <HAL_RCC_OscConfig+0x4d8>
 8003b0e:	4b0f      	ldr	r3, [pc, #60]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003b10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b14:	4a0d      	ldr	r2, [pc, #52]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003b16:	f043 0301 	orr.w	r3, r3, #1
 8003b1a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b1e:	e029      	b.n	8003b74 <HAL_RCC_OscConfig+0x52c>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	2b05      	cmp	r3, #5
 8003b26:	d115      	bne.n	8003b54 <HAL_RCC_OscConfig+0x50c>
 8003b28:	4b08      	ldr	r3, [pc, #32]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b2e:	4a07      	ldr	r2, [pc, #28]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003b30:	f043 0304 	orr.w	r3, r3, #4
 8003b34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b38:	4b04      	ldr	r3, [pc, #16]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b3e:	4a03      	ldr	r2, [pc, #12]	@ (8003b4c <HAL_RCC_OscConfig+0x504>)
 8003b40:	f043 0301 	orr.w	r3, r3, #1
 8003b44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b48:	e014      	b.n	8003b74 <HAL_RCC_OscConfig+0x52c>
 8003b4a:	bf00      	nop
 8003b4c:	40021000 	.word	0x40021000
 8003b50:	40007000 	.word	0x40007000
 8003b54:	4b9c      	ldr	r3, [pc, #624]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b5a:	4a9b      	ldr	r2, [pc, #620]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003b5c:	f023 0301 	bic.w	r3, r3, #1
 8003b60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b64:	4b98      	ldr	r3, [pc, #608]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b6a:	4a97      	ldr	r2, [pc, #604]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003b6c:	f023 0304 	bic.w	r3, r3, #4
 8003b70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d016      	beq.n	8003baa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b7c:	f7fe fb10 	bl	80021a0 <HAL_GetTick>
 8003b80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b82:	e00a      	b.n	8003b9a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b84:	f7fe fb0c 	bl	80021a0 <HAL_GetTick>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d901      	bls.n	8003b9a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003b96:	2303      	movs	r3, #3
 8003b98:	e12a      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b9a:	4b8b      	ldr	r3, [pc, #556]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ba0:	f003 0302 	and.w	r3, r3, #2
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d0ed      	beq.n	8003b84 <HAL_RCC_OscConfig+0x53c>
 8003ba8:	e015      	b.n	8003bd6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003baa:	f7fe faf9 	bl	80021a0 <HAL_GetTick>
 8003bae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003bb0:	e00a      	b.n	8003bc8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bb2:	f7fe faf5 	bl	80021a0 <HAL_GetTick>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d901      	bls.n	8003bc8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e113      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003bc8:	4b7f      	ldr	r3, [pc, #508]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003bca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bce:	f003 0302 	and.w	r3, r3, #2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d1ed      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003bd6:	7ffb      	ldrb	r3, [r7, #31]
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d105      	bne.n	8003be8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bdc:	4b7a      	ldr	r3, [pc, #488]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003bde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003be0:	4a79      	ldr	r2, [pc, #484]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003be2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003be6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	f000 80fe 	beq.w	8003dee <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf6:	2b02      	cmp	r3, #2
 8003bf8:	f040 80d0 	bne.w	8003d9c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003bfc:	4b72      	ldr	r3, [pc, #456]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	f003 0203 	and.w	r2, r3, #3
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d130      	bne.n	8003c72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c1a:	3b01      	subs	r3, #1
 8003c1c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d127      	bne.n	8003c72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c2c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d11f      	bne.n	8003c72 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003c3c:	2a07      	cmp	r2, #7
 8003c3e:	bf14      	ite	ne
 8003c40:	2201      	movne	r2, #1
 8003c42:	2200      	moveq	r2, #0
 8003c44:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d113      	bne.n	8003c72 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c54:	085b      	lsrs	r3, r3, #1
 8003c56:	3b01      	subs	r3, #1
 8003c58:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003c5a:	429a      	cmp	r2, r3
 8003c5c:	d109      	bne.n	8003c72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c68:	085b      	lsrs	r3, r3, #1
 8003c6a:	3b01      	subs	r3, #1
 8003c6c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d06e      	beq.n	8003d50 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	2b0c      	cmp	r3, #12
 8003c76:	d069      	beq.n	8003d4c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003c78:	4b53      	ldr	r3, [pc, #332]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d105      	bne.n	8003c90 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003c84:	4b50      	ldr	r3, [pc, #320]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d001      	beq.n	8003c94 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e0ad      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003c94:	4b4c      	ldr	r3, [pc, #304]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a4b      	ldr	r2, [pc, #300]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003c9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c9e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ca0:	f7fe fa7e 	bl	80021a0 <HAL_GetTick>
 8003ca4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ca6:	e008      	b.n	8003cba <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ca8:	f7fe fa7a 	bl	80021a0 <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d901      	bls.n	8003cba <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	e09a      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cba:	4b43      	ldr	r3, [pc, #268]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d1f0      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cc6:	4b40      	ldr	r3, [pc, #256]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003cc8:	68da      	ldr	r2, [r3, #12]
 8003cca:	4b40      	ldr	r3, [pc, #256]	@ (8003dcc <HAL_RCC_OscConfig+0x784>)
 8003ccc:	4013      	ands	r3, r2
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003cd2:	687a      	ldr	r2, [r7, #4]
 8003cd4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003cd6:	3a01      	subs	r2, #1
 8003cd8:	0112      	lsls	r2, r2, #4
 8003cda:	4311      	orrs	r1, r2
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003ce0:	0212      	lsls	r2, r2, #8
 8003ce2:	4311      	orrs	r1, r2
 8003ce4:	687a      	ldr	r2, [r7, #4]
 8003ce6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ce8:	0852      	lsrs	r2, r2, #1
 8003cea:	3a01      	subs	r2, #1
 8003cec:	0552      	lsls	r2, r2, #21
 8003cee:	4311      	orrs	r1, r2
 8003cf0:	687a      	ldr	r2, [r7, #4]
 8003cf2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003cf4:	0852      	lsrs	r2, r2, #1
 8003cf6:	3a01      	subs	r2, #1
 8003cf8:	0652      	lsls	r2, r2, #25
 8003cfa:	4311      	orrs	r1, r2
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003d00:	0912      	lsrs	r2, r2, #4
 8003d02:	0452      	lsls	r2, r2, #17
 8003d04:	430a      	orrs	r2, r1
 8003d06:	4930      	ldr	r1, [pc, #192]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003d0c:	4b2e      	ldr	r3, [pc, #184]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a2d      	ldr	r2, [pc, #180]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003d12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d16:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d18:	4b2b      	ldr	r3, [pc, #172]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	4a2a      	ldr	r2, [pc, #168]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003d1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d22:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003d24:	f7fe fa3c 	bl	80021a0 <HAL_GetTick>
 8003d28:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d2a:	e008      	b.n	8003d3e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d2c:	f7fe fa38 	bl	80021a0 <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d901      	bls.n	8003d3e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e058      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d3e:	4b22      	ldr	r3, [pc, #136]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d0f0      	beq.n	8003d2c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d4a:	e050      	b.n	8003dee <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e04f      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d50:	4b1d      	ldr	r3, [pc, #116]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d148      	bne.n	8003dee <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003d5c:	4b1a      	ldr	r3, [pc, #104]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a19      	ldr	r2, [pc, #100]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003d62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d66:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d68:	4b17      	ldr	r3, [pc, #92]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	4a16      	ldr	r2, [pc, #88]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003d6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d72:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003d74:	f7fe fa14 	bl	80021a0 <HAL_GetTick>
 8003d78:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d7a:	e008      	b.n	8003d8e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d7c:	f7fe fa10 	bl	80021a0 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d901      	bls.n	8003d8e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e030      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d0f0      	beq.n	8003d7c <HAL_RCC_OscConfig+0x734>
 8003d9a:	e028      	b.n	8003dee <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	2b0c      	cmp	r3, #12
 8003da0:	d023      	beq.n	8003dea <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003da2:	4b09      	ldr	r3, [pc, #36]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a08      	ldr	r2, [pc, #32]	@ (8003dc8 <HAL_RCC_OscConfig+0x780>)
 8003da8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003dac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dae:	f7fe f9f7 	bl	80021a0 <HAL_GetTick>
 8003db2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003db4:	e00c      	b.n	8003dd0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003db6:	f7fe f9f3 	bl	80021a0 <HAL_GetTick>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	2b02      	cmp	r3, #2
 8003dc2:	d905      	bls.n	8003dd0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	e013      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
 8003dc8:	40021000 	.word	0x40021000
 8003dcc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dd0:	4b09      	ldr	r3, [pc, #36]	@ (8003df8 <HAL_RCC_OscConfig+0x7b0>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d1ec      	bne.n	8003db6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003ddc:	4b06      	ldr	r3, [pc, #24]	@ (8003df8 <HAL_RCC_OscConfig+0x7b0>)
 8003dde:	68da      	ldr	r2, [r3, #12]
 8003de0:	4905      	ldr	r1, [pc, #20]	@ (8003df8 <HAL_RCC_OscConfig+0x7b0>)
 8003de2:	4b06      	ldr	r3, [pc, #24]	@ (8003dfc <HAL_RCC_OscConfig+0x7b4>)
 8003de4:	4013      	ands	r3, r2
 8003de6:	60cb      	str	r3, [r1, #12]
 8003de8:	e001      	b.n	8003dee <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e000      	b.n	8003df0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003dee:	2300      	movs	r3, #0
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3720      	adds	r7, #32
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}
 8003df8:	40021000 	.word	0x40021000
 8003dfc:	feeefffc 	.word	0xfeeefffc

08003e00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d101      	bne.n	8003e14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e0e7      	b.n	8003fe4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e14:	4b75      	ldr	r3, [pc, #468]	@ (8003fec <HAL_RCC_ClockConfig+0x1ec>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0307 	and.w	r3, r3, #7
 8003e1c:	683a      	ldr	r2, [r7, #0]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d910      	bls.n	8003e44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e22:	4b72      	ldr	r3, [pc, #456]	@ (8003fec <HAL_RCC_ClockConfig+0x1ec>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f023 0207 	bic.w	r2, r3, #7
 8003e2a:	4970      	ldr	r1, [pc, #448]	@ (8003fec <HAL_RCC_ClockConfig+0x1ec>)
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e32:	4b6e      	ldr	r3, [pc, #440]	@ (8003fec <HAL_RCC_ClockConfig+0x1ec>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 0307 	and.w	r3, r3, #7
 8003e3a:	683a      	ldr	r2, [r7, #0]
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d001      	beq.n	8003e44 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	e0cf      	b.n	8003fe4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 0302 	and.w	r3, r3, #2
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d010      	beq.n	8003e72 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	689a      	ldr	r2, [r3, #8]
 8003e54:	4b66      	ldr	r3, [pc, #408]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d908      	bls.n	8003e72 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e60:	4b63      	ldr	r3, [pc, #396]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	4960      	ldr	r1, [pc, #384]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0301 	and.w	r3, r3, #1
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d04c      	beq.n	8003f18 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	2b03      	cmp	r3, #3
 8003e84:	d107      	bne.n	8003e96 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e86:	4b5a      	ldr	r3, [pc, #360]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d121      	bne.n	8003ed6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e0a6      	b.n	8003fe4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d107      	bne.n	8003eae <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e9e:	4b54      	ldr	r3, [pc, #336]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d115      	bne.n	8003ed6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e09a      	b.n	8003fe4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d107      	bne.n	8003ec6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003eb6:	4b4e      	ldr	r3, [pc, #312]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0302 	and.w	r3, r3, #2
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d109      	bne.n	8003ed6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e08e      	b.n	8003fe4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ec6:	4b4a      	ldr	r3, [pc, #296]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d101      	bne.n	8003ed6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e086      	b.n	8003fe4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ed6:	4b46      	ldr	r3, [pc, #280]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8003ed8:	689b      	ldr	r3, [r3, #8]
 8003eda:	f023 0203 	bic.w	r2, r3, #3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	4943      	ldr	r1, [pc, #268]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ee8:	f7fe f95a 	bl	80021a0 <HAL_GetTick>
 8003eec:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eee:	e00a      	b.n	8003f06 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ef0:	f7fe f956 	bl	80021a0 <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d901      	bls.n	8003f06 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003f02:	2303      	movs	r3, #3
 8003f04:	e06e      	b.n	8003fe4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f06:	4b3a      	ldr	r3, [pc, #232]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	f003 020c 	and.w	r2, r3, #12
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d1eb      	bne.n	8003ef0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0302 	and.w	r3, r3, #2
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d010      	beq.n	8003f46 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	689a      	ldr	r2, [r3, #8]
 8003f28:	4b31      	ldr	r3, [pc, #196]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d208      	bcs.n	8003f46 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f34:	4b2e      	ldr	r3, [pc, #184]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	492b      	ldr	r1, [pc, #172]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8003f42:	4313      	orrs	r3, r2
 8003f44:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f46:	4b29      	ldr	r3, [pc, #164]	@ (8003fec <HAL_RCC_ClockConfig+0x1ec>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0307 	and.w	r3, r3, #7
 8003f4e:	683a      	ldr	r2, [r7, #0]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d210      	bcs.n	8003f76 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f54:	4b25      	ldr	r3, [pc, #148]	@ (8003fec <HAL_RCC_ClockConfig+0x1ec>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f023 0207 	bic.w	r2, r3, #7
 8003f5c:	4923      	ldr	r1, [pc, #140]	@ (8003fec <HAL_RCC_ClockConfig+0x1ec>)
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f64:	4b21      	ldr	r3, [pc, #132]	@ (8003fec <HAL_RCC_ClockConfig+0x1ec>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0307 	and.w	r3, r3, #7
 8003f6c:	683a      	ldr	r2, [r7, #0]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d001      	beq.n	8003f76 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e036      	b.n	8003fe4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0304 	and.w	r3, r3, #4
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d008      	beq.n	8003f94 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f82:	4b1b      	ldr	r3, [pc, #108]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	4918      	ldr	r1, [pc, #96]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8003f90:	4313      	orrs	r3, r2
 8003f92:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0308 	and.w	r3, r3, #8
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d009      	beq.n	8003fb4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fa0:	4b13      	ldr	r3, [pc, #76]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	691b      	ldr	r3, [r3, #16]
 8003fac:	00db      	lsls	r3, r3, #3
 8003fae:	4910      	ldr	r1, [pc, #64]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003fb4:	f000 f824 	bl	8004000 <HAL_RCC_GetSysClockFreq>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	4b0d      	ldr	r3, [pc, #52]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1f0>)
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	091b      	lsrs	r3, r3, #4
 8003fc0:	f003 030f 	and.w	r3, r3, #15
 8003fc4:	490b      	ldr	r1, [pc, #44]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1f4>)
 8003fc6:	5ccb      	ldrb	r3, [r1, r3]
 8003fc8:	f003 031f 	and.w	r3, r3, #31
 8003fcc:	fa22 f303 	lsr.w	r3, r2, r3
 8003fd0:	4a09      	ldr	r2, [pc, #36]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1f8>)
 8003fd2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003fd4:	4b09      	ldr	r3, [pc, #36]	@ (8003ffc <HAL_RCC_ClockConfig+0x1fc>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f7fe f891 	bl	8002100 <HAL_InitTick>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	72fb      	strb	r3, [r7, #11]

  return status;
 8003fe2:	7afb      	ldrb	r3, [r7, #11]
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3710      	adds	r7, #16
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}
 8003fec:	40022000 	.word	0x40022000
 8003ff0:	40021000 	.word	0x40021000
 8003ff4:	08007710 	.word	0x08007710
 8003ff8:	20000000 	.word	0x20000000
 8003ffc:	20000004 	.word	0x20000004

08004000 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004000:	b480      	push	{r7}
 8004002:	b089      	sub	sp, #36	@ 0x24
 8004004:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004006:	2300      	movs	r3, #0
 8004008:	61fb      	str	r3, [r7, #28]
 800400a:	2300      	movs	r3, #0
 800400c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800400e:	4b3e      	ldr	r3, [pc, #248]	@ (8004108 <HAL_RCC_GetSysClockFreq+0x108>)
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	f003 030c 	and.w	r3, r3, #12
 8004016:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004018:	4b3b      	ldr	r3, [pc, #236]	@ (8004108 <HAL_RCC_GetSysClockFreq+0x108>)
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	f003 0303 	and.w	r3, r3, #3
 8004020:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d005      	beq.n	8004034 <HAL_RCC_GetSysClockFreq+0x34>
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	2b0c      	cmp	r3, #12
 800402c:	d121      	bne.n	8004072 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2b01      	cmp	r3, #1
 8004032:	d11e      	bne.n	8004072 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004034:	4b34      	ldr	r3, [pc, #208]	@ (8004108 <HAL_RCC_GetSysClockFreq+0x108>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0308 	and.w	r3, r3, #8
 800403c:	2b00      	cmp	r3, #0
 800403e:	d107      	bne.n	8004050 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004040:	4b31      	ldr	r3, [pc, #196]	@ (8004108 <HAL_RCC_GetSysClockFreq+0x108>)
 8004042:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004046:	0a1b      	lsrs	r3, r3, #8
 8004048:	f003 030f 	and.w	r3, r3, #15
 800404c:	61fb      	str	r3, [r7, #28]
 800404e:	e005      	b.n	800405c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004050:	4b2d      	ldr	r3, [pc, #180]	@ (8004108 <HAL_RCC_GetSysClockFreq+0x108>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	091b      	lsrs	r3, r3, #4
 8004056:	f003 030f 	and.w	r3, r3, #15
 800405a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800405c:	4a2b      	ldr	r2, [pc, #172]	@ (800410c <HAL_RCC_GetSysClockFreq+0x10c>)
 800405e:	69fb      	ldr	r3, [r7, #28]
 8004060:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004064:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d10d      	bne.n	8004088 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004070:	e00a      	b.n	8004088 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	2b04      	cmp	r3, #4
 8004076:	d102      	bne.n	800407e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004078:	4b25      	ldr	r3, [pc, #148]	@ (8004110 <HAL_RCC_GetSysClockFreq+0x110>)
 800407a:	61bb      	str	r3, [r7, #24]
 800407c:	e004      	b.n	8004088 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	2b08      	cmp	r3, #8
 8004082:	d101      	bne.n	8004088 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004084:	4b23      	ldr	r3, [pc, #140]	@ (8004114 <HAL_RCC_GetSysClockFreq+0x114>)
 8004086:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	2b0c      	cmp	r3, #12
 800408c:	d134      	bne.n	80040f8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800408e:	4b1e      	ldr	r3, [pc, #120]	@ (8004108 <HAL_RCC_GetSysClockFreq+0x108>)
 8004090:	68db      	ldr	r3, [r3, #12]
 8004092:	f003 0303 	and.w	r3, r3, #3
 8004096:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	2b02      	cmp	r3, #2
 800409c:	d003      	beq.n	80040a6 <HAL_RCC_GetSysClockFreq+0xa6>
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	2b03      	cmp	r3, #3
 80040a2:	d003      	beq.n	80040ac <HAL_RCC_GetSysClockFreq+0xac>
 80040a4:	e005      	b.n	80040b2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80040a6:	4b1a      	ldr	r3, [pc, #104]	@ (8004110 <HAL_RCC_GetSysClockFreq+0x110>)
 80040a8:	617b      	str	r3, [r7, #20]
      break;
 80040aa:	e005      	b.n	80040b8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80040ac:	4b19      	ldr	r3, [pc, #100]	@ (8004114 <HAL_RCC_GetSysClockFreq+0x114>)
 80040ae:	617b      	str	r3, [r7, #20]
      break;
 80040b0:	e002      	b.n	80040b8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	617b      	str	r3, [r7, #20]
      break;
 80040b6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80040b8:	4b13      	ldr	r3, [pc, #76]	@ (8004108 <HAL_RCC_GetSysClockFreq+0x108>)
 80040ba:	68db      	ldr	r3, [r3, #12]
 80040bc:	091b      	lsrs	r3, r3, #4
 80040be:	f003 0307 	and.w	r3, r3, #7
 80040c2:	3301      	adds	r3, #1
 80040c4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80040c6:	4b10      	ldr	r3, [pc, #64]	@ (8004108 <HAL_RCC_GetSysClockFreq+0x108>)
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	0a1b      	lsrs	r3, r3, #8
 80040cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040d0:	697a      	ldr	r2, [r7, #20]
 80040d2:	fb03 f202 	mul.w	r2, r3, r2
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040dc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80040de:	4b0a      	ldr	r3, [pc, #40]	@ (8004108 <HAL_RCC_GetSysClockFreq+0x108>)
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	0e5b      	lsrs	r3, r3, #25
 80040e4:	f003 0303 	and.w	r3, r3, #3
 80040e8:	3301      	adds	r3, #1
 80040ea:	005b      	lsls	r3, r3, #1
 80040ec:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80040ee:	697a      	ldr	r2, [r7, #20]
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80040f6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80040f8:	69bb      	ldr	r3, [r7, #24]
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3724      	adds	r7, #36	@ 0x24
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr
 8004106:	bf00      	nop
 8004108:	40021000 	.word	0x40021000
 800410c:	08007728 	.word	0x08007728
 8004110:	00f42400 	.word	0x00f42400
 8004114:	007a1200 	.word	0x007a1200

08004118 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004118:	b480      	push	{r7}
 800411a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800411c:	4b03      	ldr	r3, [pc, #12]	@ (800412c <HAL_RCC_GetHCLKFreq+0x14>)
 800411e:	681b      	ldr	r3, [r3, #0]
}
 8004120:	4618      	mov	r0, r3
 8004122:	46bd      	mov	sp, r7
 8004124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004128:	4770      	bx	lr
 800412a:	bf00      	nop
 800412c:	20000000 	.word	0x20000000

08004130 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004134:	f7ff fff0 	bl	8004118 <HAL_RCC_GetHCLKFreq>
 8004138:	4602      	mov	r2, r0
 800413a:	4b06      	ldr	r3, [pc, #24]	@ (8004154 <HAL_RCC_GetPCLK1Freq+0x24>)
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	0a1b      	lsrs	r3, r3, #8
 8004140:	f003 0307 	and.w	r3, r3, #7
 8004144:	4904      	ldr	r1, [pc, #16]	@ (8004158 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004146:	5ccb      	ldrb	r3, [r1, r3]
 8004148:	f003 031f 	and.w	r3, r3, #31
 800414c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004150:	4618      	mov	r0, r3
 8004152:	bd80      	pop	{r7, pc}
 8004154:	40021000 	.word	0x40021000
 8004158:	08007720 	.word	0x08007720

0800415c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004160:	f7ff ffda 	bl	8004118 <HAL_RCC_GetHCLKFreq>
 8004164:	4602      	mov	r2, r0
 8004166:	4b06      	ldr	r3, [pc, #24]	@ (8004180 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	0adb      	lsrs	r3, r3, #11
 800416c:	f003 0307 	and.w	r3, r3, #7
 8004170:	4904      	ldr	r1, [pc, #16]	@ (8004184 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004172:	5ccb      	ldrb	r3, [r1, r3]
 8004174:	f003 031f 	and.w	r3, r3, #31
 8004178:	fa22 f303 	lsr.w	r3, r2, r3
}
 800417c:	4618      	mov	r0, r3
 800417e:	bd80      	pop	{r7, pc}
 8004180:	40021000 	.word	0x40021000
 8004184:	08007720 	.word	0x08007720

08004188 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b086      	sub	sp, #24
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004190:	2300      	movs	r3, #0
 8004192:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004194:	4b2a      	ldr	r3, [pc, #168]	@ (8004240 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004196:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004198:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d003      	beq.n	80041a8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80041a0:	f7ff f9ee 	bl	8003580 <HAL_PWREx_GetVoltageRange>
 80041a4:	6178      	str	r0, [r7, #20]
 80041a6:	e014      	b.n	80041d2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80041a8:	4b25      	ldr	r3, [pc, #148]	@ (8004240 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ac:	4a24      	ldr	r2, [pc, #144]	@ (8004240 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80041b4:	4b22      	ldr	r3, [pc, #136]	@ (8004240 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041bc:	60fb      	str	r3, [r7, #12]
 80041be:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80041c0:	f7ff f9de 	bl	8003580 <HAL_PWREx_GetVoltageRange>
 80041c4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80041c6:	4b1e      	ldr	r3, [pc, #120]	@ (8004240 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ca:	4a1d      	ldr	r2, [pc, #116]	@ (8004240 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041d0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041d8:	d10b      	bne.n	80041f2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2b80      	cmp	r3, #128	@ 0x80
 80041de:	d919      	bls.n	8004214 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2ba0      	cmp	r3, #160	@ 0xa0
 80041e4:	d902      	bls.n	80041ec <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80041e6:	2302      	movs	r3, #2
 80041e8:	613b      	str	r3, [r7, #16]
 80041ea:	e013      	b.n	8004214 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80041ec:	2301      	movs	r3, #1
 80041ee:	613b      	str	r3, [r7, #16]
 80041f0:	e010      	b.n	8004214 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2b80      	cmp	r3, #128	@ 0x80
 80041f6:	d902      	bls.n	80041fe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80041f8:	2303      	movs	r3, #3
 80041fa:	613b      	str	r3, [r7, #16]
 80041fc:	e00a      	b.n	8004214 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2b80      	cmp	r3, #128	@ 0x80
 8004202:	d102      	bne.n	800420a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004204:	2302      	movs	r3, #2
 8004206:	613b      	str	r3, [r7, #16]
 8004208:	e004      	b.n	8004214 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2b70      	cmp	r3, #112	@ 0x70
 800420e:	d101      	bne.n	8004214 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004210:	2301      	movs	r3, #1
 8004212:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004214:	4b0b      	ldr	r3, [pc, #44]	@ (8004244 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f023 0207 	bic.w	r2, r3, #7
 800421c:	4909      	ldr	r1, [pc, #36]	@ (8004244 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	4313      	orrs	r3, r2
 8004222:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004224:	4b07      	ldr	r3, [pc, #28]	@ (8004244 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0307 	and.w	r3, r3, #7
 800422c:	693a      	ldr	r2, [r7, #16]
 800422e:	429a      	cmp	r2, r3
 8004230:	d001      	beq.n	8004236 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e000      	b.n	8004238 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004236:	2300      	movs	r3, #0
}
 8004238:	4618      	mov	r0, r3
 800423a:	3718      	adds	r7, #24
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}
 8004240:	40021000 	.word	0x40021000
 8004244:	40022000 	.word	0x40022000

08004248 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b086      	sub	sp, #24
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004250:	2300      	movs	r3, #0
 8004252:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004254:	2300      	movs	r3, #0
 8004256:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004260:	2b00      	cmp	r3, #0
 8004262:	d041      	beq.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004268:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800426c:	d02a      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800426e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004272:	d824      	bhi.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004274:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004278:	d008      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800427a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800427e:	d81e      	bhi.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004280:	2b00      	cmp	r3, #0
 8004282:	d00a      	beq.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004284:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004288:	d010      	beq.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x64>
 800428a:	e018      	b.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800428c:	4b86      	ldr	r3, [pc, #536]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	4a85      	ldr	r2, [pc, #532]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004292:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004296:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004298:	e015      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	3304      	adds	r3, #4
 800429e:	2100      	movs	r1, #0
 80042a0:	4618      	mov	r0, r3
 80042a2:	f000 fabb 	bl	800481c <RCCEx_PLLSAI1_Config>
 80042a6:	4603      	mov	r3, r0
 80042a8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80042aa:	e00c      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	3320      	adds	r3, #32
 80042b0:	2100      	movs	r1, #0
 80042b2:	4618      	mov	r0, r3
 80042b4:	f000 fba6 	bl	8004a04 <RCCEx_PLLSAI2_Config>
 80042b8:	4603      	mov	r3, r0
 80042ba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80042bc:	e003      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	74fb      	strb	r3, [r7, #19]
      break;
 80042c2:	e000      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80042c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80042c6:	7cfb      	ldrb	r3, [r7, #19]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d10b      	bne.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80042cc:	4b76      	ldr	r3, [pc, #472]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042d2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042da:	4973      	ldr	r1, [pc, #460]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042dc:	4313      	orrs	r3, r2
 80042de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80042e2:	e001      	b.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042e4:	7cfb      	ldrb	r3, [r7, #19]
 80042e6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d041      	beq.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042f8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80042fc:	d02a      	beq.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80042fe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004302:	d824      	bhi.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004304:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004308:	d008      	beq.n	800431c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800430a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800430e:	d81e      	bhi.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004310:	2b00      	cmp	r3, #0
 8004312:	d00a      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004314:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004318:	d010      	beq.n	800433c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800431a:	e018      	b.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800431c:	4b62      	ldr	r3, [pc, #392]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	4a61      	ldr	r2, [pc, #388]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004322:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004326:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004328:	e015      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	3304      	adds	r3, #4
 800432e:	2100      	movs	r1, #0
 8004330:	4618      	mov	r0, r3
 8004332:	f000 fa73 	bl	800481c <RCCEx_PLLSAI1_Config>
 8004336:	4603      	mov	r3, r0
 8004338:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800433a:	e00c      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	3320      	adds	r3, #32
 8004340:	2100      	movs	r1, #0
 8004342:	4618      	mov	r0, r3
 8004344:	f000 fb5e 	bl	8004a04 <RCCEx_PLLSAI2_Config>
 8004348:	4603      	mov	r3, r0
 800434a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800434c:	e003      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	74fb      	strb	r3, [r7, #19]
      break;
 8004352:	e000      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004354:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004356:	7cfb      	ldrb	r3, [r7, #19]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d10b      	bne.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800435c:	4b52      	ldr	r3, [pc, #328]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800435e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004362:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800436a:	494f      	ldr	r1, [pc, #316]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800436c:	4313      	orrs	r3, r2
 800436e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004372:	e001      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004374:	7cfb      	ldrb	r3, [r7, #19]
 8004376:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004380:	2b00      	cmp	r3, #0
 8004382:	f000 80a0 	beq.w	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004386:	2300      	movs	r3, #0
 8004388:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800438a:	4b47      	ldr	r3, [pc, #284]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800438c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800438e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d101      	bne.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004396:	2301      	movs	r3, #1
 8004398:	e000      	b.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800439a:	2300      	movs	r3, #0
 800439c:	2b00      	cmp	r3, #0
 800439e:	d00d      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043a0:	4b41      	ldr	r3, [pc, #260]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043a4:	4a40      	ldr	r2, [pc, #256]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80043ac:	4b3e      	ldr	r3, [pc, #248]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043b4:	60bb      	str	r3, [r7, #8]
 80043b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043b8:	2301      	movs	r3, #1
 80043ba:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80043bc:	4b3b      	ldr	r3, [pc, #236]	@ (80044ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a3a      	ldr	r2, [pc, #232]	@ (80044ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80043c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043c6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80043c8:	f7fd feea 	bl	80021a0 <HAL_GetTick>
 80043cc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80043ce:	e009      	b.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043d0:	f7fd fee6 	bl	80021a0 <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	2b02      	cmp	r3, #2
 80043dc:	d902      	bls.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80043de:	2303      	movs	r3, #3
 80043e0:	74fb      	strb	r3, [r7, #19]
        break;
 80043e2:	e005      	b.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80043e4:	4b31      	ldr	r3, [pc, #196]	@ (80044ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d0ef      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80043f0:	7cfb      	ldrb	r3, [r7, #19]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d15c      	bne.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80043f6:	4b2c      	ldr	r3, [pc, #176]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004400:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d01f      	beq.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800440e:	697a      	ldr	r2, [r7, #20]
 8004410:	429a      	cmp	r2, r3
 8004412:	d019      	beq.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004414:	4b24      	ldr	r3, [pc, #144]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004416:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800441a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800441e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004420:	4b21      	ldr	r3, [pc, #132]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004422:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004426:	4a20      	ldr	r2, [pc, #128]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004428:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800442c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004430:	4b1d      	ldr	r3, [pc, #116]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004432:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004436:	4a1c      	ldr	r2, [pc, #112]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004438:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800443c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004440:	4a19      	ldr	r2, [pc, #100]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	f003 0301 	and.w	r3, r3, #1
 800444e:	2b00      	cmp	r3, #0
 8004450:	d016      	beq.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004452:	f7fd fea5 	bl	80021a0 <HAL_GetTick>
 8004456:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004458:	e00b      	b.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800445a:	f7fd fea1 	bl	80021a0 <HAL_GetTick>
 800445e:	4602      	mov	r2, r0
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	1ad3      	subs	r3, r2, r3
 8004464:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004468:	4293      	cmp	r3, r2
 800446a:	d902      	bls.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800446c:	2303      	movs	r3, #3
 800446e:	74fb      	strb	r3, [r7, #19]
            break;
 8004470:	e006      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004472:	4b0d      	ldr	r3, [pc, #52]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004474:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004478:	f003 0302 	and.w	r3, r3, #2
 800447c:	2b00      	cmp	r3, #0
 800447e:	d0ec      	beq.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004480:	7cfb      	ldrb	r3, [r7, #19]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d10c      	bne.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004486:	4b08      	ldr	r3, [pc, #32]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004488:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800448c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004496:	4904      	ldr	r1, [pc, #16]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004498:	4313      	orrs	r3, r2
 800449a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800449e:	e009      	b.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80044a0:	7cfb      	ldrb	r3, [r7, #19]
 80044a2:	74bb      	strb	r3, [r7, #18]
 80044a4:	e006      	b.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80044a6:	bf00      	nop
 80044a8:	40021000 	.word	0x40021000
 80044ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044b0:	7cfb      	ldrb	r3, [r7, #19]
 80044b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80044b4:	7c7b      	ldrb	r3, [r7, #17]
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d105      	bne.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044ba:	4b9e      	ldr	r3, [pc, #632]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044be:	4a9d      	ldr	r2, [pc, #628]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044c4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 0301 	and.w	r3, r3, #1
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d00a      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80044d2:	4b98      	ldr	r3, [pc, #608]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044d8:	f023 0203 	bic.w	r2, r3, #3
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e0:	4994      	ldr	r1, [pc, #592]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044e2:	4313      	orrs	r3, r2
 80044e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f003 0302 	and.w	r3, r3, #2
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d00a      	beq.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80044f4:	4b8f      	ldr	r3, [pc, #572]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044fa:	f023 020c 	bic.w	r2, r3, #12
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004502:	498c      	ldr	r1, [pc, #560]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004504:	4313      	orrs	r3, r2
 8004506:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 0304 	and.w	r3, r3, #4
 8004512:	2b00      	cmp	r3, #0
 8004514:	d00a      	beq.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004516:	4b87      	ldr	r3, [pc, #540]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004518:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800451c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004524:	4983      	ldr	r1, [pc, #524]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004526:	4313      	orrs	r3, r2
 8004528:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0308 	and.w	r3, r3, #8
 8004534:	2b00      	cmp	r3, #0
 8004536:	d00a      	beq.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004538:	4b7e      	ldr	r3, [pc, #504]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800453a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800453e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004546:	497b      	ldr	r1, [pc, #492]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004548:	4313      	orrs	r3, r2
 800454a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 0310 	and.w	r3, r3, #16
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00a      	beq.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800455a:	4b76      	ldr	r3, [pc, #472]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800455c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004560:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004568:	4972      	ldr	r1, [pc, #456]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800456a:	4313      	orrs	r3, r2
 800456c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0320 	and.w	r3, r3, #32
 8004578:	2b00      	cmp	r3, #0
 800457a:	d00a      	beq.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800457c:	4b6d      	ldr	r3, [pc, #436]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800457e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004582:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800458a:	496a      	ldr	r1, [pc, #424]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800458c:	4313      	orrs	r3, r2
 800458e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800459a:	2b00      	cmp	r3, #0
 800459c:	d00a      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800459e:	4b65      	ldr	r3, [pc, #404]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045a4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045ac:	4961      	ldr	r1, [pc, #388]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045ae:	4313      	orrs	r3, r2
 80045b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d00a      	beq.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80045c0:	4b5c      	ldr	r3, [pc, #368]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045ce:	4959      	ldr	r1, [pc, #356]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045d0:	4313      	orrs	r3, r2
 80045d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00a      	beq.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80045e2:	4b54      	ldr	r3, [pc, #336]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045e8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045f0:	4950      	ldr	r1, [pc, #320]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045f2:	4313      	orrs	r3, r2
 80045f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004600:	2b00      	cmp	r3, #0
 8004602:	d00a      	beq.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004604:	4b4b      	ldr	r3, [pc, #300]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004606:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800460a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004612:	4948      	ldr	r1, [pc, #288]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004614:	4313      	orrs	r3, r2
 8004616:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004622:	2b00      	cmp	r3, #0
 8004624:	d00a      	beq.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004626:	4b43      	ldr	r3, [pc, #268]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004628:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800462c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004634:	493f      	ldr	r1, [pc, #252]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004636:	4313      	orrs	r3, r2
 8004638:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004644:	2b00      	cmp	r3, #0
 8004646:	d028      	beq.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004648:	4b3a      	ldr	r3, [pc, #232]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800464a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800464e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004656:	4937      	ldr	r1, [pc, #220]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004658:	4313      	orrs	r3, r2
 800465a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004662:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004666:	d106      	bne.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004668:	4b32      	ldr	r3, [pc, #200]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800466a:	68db      	ldr	r3, [r3, #12]
 800466c:	4a31      	ldr	r2, [pc, #196]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800466e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004672:	60d3      	str	r3, [r2, #12]
 8004674:	e011      	b.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800467a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800467e:	d10c      	bne.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	3304      	adds	r3, #4
 8004684:	2101      	movs	r1, #1
 8004686:	4618      	mov	r0, r3
 8004688:	f000 f8c8 	bl	800481c <RCCEx_PLLSAI1_Config>
 800468c:	4603      	mov	r3, r0
 800468e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004690:	7cfb      	ldrb	r3, [r7, #19]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d001      	beq.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004696:	7cfb      	ldrb	r3, [r7, #19]
 8004698:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d028      	beq.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80046a6:	4b23      	ldr	r3, [pc, #140]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ac:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046b4:	491f      	ldr	r1, [pc, #124]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046c4:	d106      	bne.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046c6:	4b1b      	ldr	r3, [pc, #108]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	4a1a      	ldr	r2, [pc, #104]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046d0:	60d3      	str	r3, [r2, #12]
 80046d2:	e011      	b.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046d8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80046dc:	d10c      	bne.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	3304      	adds	r3, #4
 80046e2:	2101      	movs	r1, #1
 80046e4:	4618      	mov	r0, r3
 80046e6:	f000 f899 	bl	800481c <RCCEx_PLLSAI1_Config>
 80046ea:	4603      	mov	r3, r0
 80046ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80046ee:	7cfb      	ldrb	r3, [r7, #19]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d001      	beq.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80046f4:	7cfb      	ldrb	r3, [r7, #19]
 80046f6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004700:	2b00      	cmp	r3, #0
 8004702:	d02b      	beq.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004704:	4b0b      	ldr	r3, [pc, #44]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800470a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004712:	4908      	ldr	r1, [pc, #32]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004714:	4313      	orrs	r3, r2
 8004716:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800471e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004722:	d109      	bne.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004724:	4b03      	ldr	r3, [pc, #12]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	4a02      	ldr	r2, [pc, #8]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800472a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800472e:	60d3      	str	r3, [r2, #12]
 8004730:	e014      	b.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004732:	bf00      	nop
 8004734:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800473c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004740:	d10c      	bne.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	3304      	adds	r3, #4
 8004746:	2101      	movs	r1, #1
 8004748:	4618      	mov	r0, r3
 800474a:	f000 f867 	bl	800481c <RCCEx_PLLSAI1_Config>
 800474e:	4603      	mov	r3, r0
 8004750:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004752:	7cfb      	ldrb	r3, [r7, #19]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d001      	beq.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004758:	7cfb      	ldrb	r3, [r7, #19]
 800475a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004764:	2b00      	cmp	r3, #0
 8004766:	d02f      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004768:	4b2b      	ldr	r3, [pc, #172]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800476a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800476e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004776:	4928      	ldr	r1, [pc, #160]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004778:	4313      	orrs	r3, r2
 800477a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004782:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004786:	d10d      	bne.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	3304      	adds	r3, #4
 800478c:	2102      	movs	r1, #2
 800478e:	4618      	mov	r0, r3
 8004790:	f000 f844 	bl	800481c <RCCEx_PLLSAI1_Config>
 8004794:	4603      	mov	r3, r0
 8004796:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004798:	7cfb      	ldrb	r3, [r7, #19]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d014      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800479e:	7cfb      	ldrb	r3, [r7, #19]
 80047a0:	74bb      	strb	r3, [r7, #18]
 80047a2:	e011      	b.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80047a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047ac:	d10c      	bne.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	3320      	adds	r3, #32
 80047b2:	2102      	movs	r1, #2
 80047b4:	4618      	mov	r0, r3
 80047b6:	f000 f925 	bl	8004a04 <RCCEx_PLLSAI2_Config>
 80047ba:	4603      	mov	r3, r0
 80047bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047be:	7cfb      	ldrb	r3, [r7, #19]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d001      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80047c4:	7cfb      	ldrb	r3, [r7, #19]
 80047c6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d00a      	beq.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80047d4:	4b10      	ldr	r3, [pc, #64]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80047d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047da:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047e2:	490d      	ldr	r1, [pc, #52]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80047e4:	4313      	orrs	r3, r2
 80047e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d00b      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80047f6:	4b08      	ldr	r3, [pc, #32]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80047f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047fc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004806:	4904      	ldr	r1, [pc, #16]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004808:	4313      	orrs	r3, r2
 800480a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800480e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004810:	4618      	mov	r0, r3
 8004812:	3718      	adds	r7, #24
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}
 8004818:	40021000 	.word	0x40021000

0800481c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b084      	sub	sp, #16
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004826:	2300      	movs	r3, #0
 8004828:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800482a:	4b75      	ldr	r3, [pc, #468]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 800482c:	68db      	ldr	r3, [r3, #12]
 800482e:	f003 0303 	and.w	r3, r3, #3
 8004832:	2b00      	cmp	r3, #0
 8004834:	d018      	beq.n	8004868 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004836:	4b72      	ldr	r3, [pc, #456]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	f003 0203 	and.w	r2, r3, #3
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	429a      	cmp	r2, r3
 8004844:	d10d      	bne.n	8004862 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
       ||
 800484a:	2b00      	cmp	r3, #0
 800484c:	d009      	beq.n	8004862 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800484e:	4b6c      	ldr	r3, [pc, #432]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004850:	68db      	ldr	r3, [r3, #12]
 8004852:	091b      	lsrs	r3, r3, #4
 8004854:	f003 0307 	and.w	r3, r3, #7
 8004858:	1c5a      	adds	r2, r3, #1
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	685b      	ldr	r3, [r3, #4]
       ||
 800485e:	429a      	cmp	r2, r3
 8004860:	d047      	beq.n	80048f2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	73fb      	strb	r3, [r7, #15]
 8004866:	e044      	b.n	80048f2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	2b03      	cmp	r3, #3
 800486e:	d018      	beq.n	80048a2 <RCCEx_PLLSAI1_Config+0x86>
 8004870:	2b03      	cmp	r3, #3
 8004872:	d825      	bhi.n	80048c0 <RCCEx_PLLSAI1_Config+0xa4>
 8004874:	2b01      	cmp	r3, #1
 8004876:	d002      	beq.n	800487e <RCCEx_PLLSAI1_Config+0x62>
 8004878:	2b02      	cmp	r3, #2
 800487a:	d009      	beq.n	8004890 <RCCEx_PLLSAI1_Config+0x74>
 800487c:	e020      	b.n	80048c0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800487e:	4b60      	ldr	r3, [pc, #384]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f003 0302 	and.w	r3, r3, #2
 8004886:	2b00      	cmp	r3, #0
 8004888:	d11d      	bne.n	80048c6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800488e:	e01a      	b.n	80048c6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004890:	4b5b      	ldr	r3, [pc, #364]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004898:	2b00      	cmp	r3, #0
 800489a:	d116      	bne.n	80048ca <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048a0:	e013      	b.n	80048ca <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80048a2:	4b57      	ldr	r3, [pc, #348]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d10f      	bne.n	80048ce <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80048ae:	4b54      	ldr	r3, [pc, #336]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d109      	bne.n	80048ce <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80048be:	e006      	b.n	80048ce <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	73fb      	strb	r3, [r7, #15]
      break;
 80048c4:	e004      	b.n	80048d0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80048c6:	bf00      	nop
 80048c8:	e002      	b.n	80048d0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80048ca:	bf00      	nop
 80048cc:	e000      	b.n	80048d0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80048ce:	bf00      	nop
    }

    if(status == HAL_OK)
 80048d0:	7bfb      	ldrb	r3, [r7, #15]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d10d      	bne.n	80048f2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80048d6:	4b4a      	ldr	r3, [pc, #296]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6819      	ldr	r1, [r3, #0]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	3b01      	subs	r3, #1
 80048e8:	011b      	lsls	r3, r3, #4
 80048ea:	430b      	orrs	r3, r1
 80048ec:	4944      	ldr	r1, [pc, #272]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048ee:	4313      	orrs	r3, r2
 80048f0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80048f2:	7bfb      	ldrb	r3, [r7, #15]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d17d      	bne.n	80049f4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80048f8:	4b41      	ldr	r3, [pc, #260]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a40      	ldr	r2, [pc, #256]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004902:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004904:	f7fd fc4c 	bl	80021a0 <HAL_GetTick>
 8004908:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800490a:	e009      	b.n	8004920 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800490c:	f7fd fc48 	bl	80021a0 <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	2b02      	cmp	r3, #2
 8004918:	d902      	bls.n	8004920 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	73fb      	strb	r3, [r7, #15]
        break;
 800491e:	e005      	b.n	800492c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004920:	4b37      	ldr	r3, [pc, #220]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004928:	2b00      	cmp	r3, #0
 800492a:	d1ef      	bne.n	800490c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800492c:	7bfb      	ldrb	r3, [r7, #15]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d160      	bne.n	80049f4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d111      	bne.n	800495c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004938:	4b31      	ldr	r3, [pc, #196]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 800493a:	691b      	ldr	r3, [r3, #16]
 800493c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004940:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004944:	687a      	ldr	r2, [r7, #4]
 8004946:	6892      	ldr	r2, [r2, #8]
 8004948:	0211      	lsls	r1, r2, #8
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	68d2      	ldr	r2, [r2, #12]
 800494e:	0912      	lsrs	r2, r2, #4
 8004950:	0452      	lsls	r2, r2, #17
 8004952:	430a      	orrs	r2, r1
 8004954:	492a      	ldr	r1, [pc, #168]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004956:	4313      	orrs	r3, r2
 8004958:	610b      	str	r3, [r1, #16]
 800495a:	e027      	b.n	80049ac <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	2b01      	cmp	r3, #1
 8004960:	d112      	bne.n	8004988 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004962:	4b27      	ldr	r3, [pc, #156]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004964:	691b      	ldr	r3, [r3, #16]
 8004966:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800496a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	6892      	ldr	r2, [r2, #8]
 8004972:	0211      	lsls	r1, r2, #8
 8004974:	687a      	ldr	r2, [r7, #4]
 8004976:	6912      	ldr	r2, [r2, #16]
 8004978:	0852      	lsrs	r2, r2, #1
 800497a:	3a01      	subs	r2, #1
 800497c:	0552      	lsls	r2, r2, #21
 800497e:	430a      	orrs	r2, r1
 8004980:	491f      	ldr	r1, [pc, #124]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004982:	4313      	orrs	r3, r2
 8004984:	610b      	str	r3, [r1, #16]
 8004986:	e011      	b.n	80049ac <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004988:	4b1d      	ldr	r3, [pc, #116]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 800498a:	691b      	ldr	r3, [r3, #16]
 800498c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004990:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	6892      	ldr	r2, [r2, #8]
 8004998:	0211      	lsls	r1, r2, #8
 800499a:	687a      	ldr	r2, [r7, #4]
 800499c:	6952      	ldr	r2, [r2, #20]
 800499e:	0852      	lsrs	r2, r2, #1
 80049a0:	3a01      	subs	r2, #1
 80049a2:	0652      	lsls	r2, r2, #25
 80049a4:	430a      	orrs	r2, r1
 80049a6:	4916      	ldr	r1, [pc, #88]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049a8:	4313      	orrs	r3, r2
 80049aa:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80049ac:	4b14      	ldr	r3, [pc, #80]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a13      	ldr	r2, [pc, #76]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049b2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80049b6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049b8:	f7fd fbf2 	bl	80021a0 <HAL_GetTick>
 80049bc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80049be:	e009      	b.n	80049d4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80049c0:	f7fd fbee 	bl	80021a0 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	d902      	bls.n	80049d4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80049ce:	2303      	movs	r3, #3
 80049d0:	73fb      	strb	r3, [r7, #15]
          break;
 80049d2:	e005      	b.n	80049e0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80049d4:	4b0a      	ldr	r3, [pc, #40]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d0ef      	beq.n	80049c0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80049e0:	7bfb      	ldrb	r3, [r7, #15]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d106      	bne.n	80049f4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80049e6:	4b06      	ldr	r3, [pc, #24]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049e8:	691a      	ldr	r2, [r3, #16]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	699b      	ldr	r3, [r3, #24]
 80049ee:	4904      	ldr	r1, [pc, #16]	@ (8004a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049f0:	4313      	orrs	r3, r2
 80049f2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80049f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3710      	adds	r7, #16
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	40021000 	.word	0x40021000

08004a04 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b084      	sub	sp, #16
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a12:	4b6a      	ldr	r3, [pc, #424]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a14:	68db      	ldr	r3, [r3, #12]
 8004a16:	f003 0303 	and.w	r3, r3, #3
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d018      	beq.n	8004a50 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004a1e:	4b67      	ldr	r3, [pc, #412]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a20:	68db      	ldr	r3, [r3, #12]
 8004a22:	f003 0203 	and.w	r2, r3, #3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	429a      	cmp	r2, r3
 8004a2c:	d10d      	bne.n	8004a4a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
       ||
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d009      	beq.n	8004a4a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004a36:	4b61      	ldr	r3, [pc, #388]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	091b      	lsrs	r3, r3, #4
 8004a3c:	f003 0307 	and.w	r3, r3, #7
 8004a40:	1c5a      	adds	r2, r3, #1
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	685b      	ldr	r3, [r3, #4]
       ||
 8004a46:	429a      	cmp	r2, r3
 8004a48:	d047      	beq.n	8004ada <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	73fb      	strb	r3, [r7, #15]
 8004a4e:	e044      	b.n	8004ada <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	2b03      	cmp	r3, #3
 8004a56:	d018      	beq.n	8004a8a <RCCEx_PLLSAI2_Config+0x86>
 8004a58:	2b03      	cmp	r3, #3
 8004a5a:	d825      	bhi.n	8004aa8 <RCCEx_PLLSAI2_Config+0xa4>
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d002      	beq.n	8004a66 <RCCEx_PLLSAI2_Config+0x62>
 8004a60:	2b02      	cmp	r3, #2
 8004a62:	d009      	beq.n	8004a78 <RCCEx_PLLSAI2_Config+0x74>
 8004a64:	e020      	b.n	8004aa8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a66:	4b55      	ldr	r3, [pc, #340]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 0302 	and.w	r3, r3, #2
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d11d      	bne.n	8004aae <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a76:	e01a      	b.n	8004aae <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004a78:	4b50      	ldr	r3, [pc, #320]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d116      	bne.n	8004ab2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a88:	e013      	b.n	8004ab2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004a8a:	4b4c      	ldr	r3, [pc, #304]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d10f      	bne.n	8004ab6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004a96:	4b49      	ldr	r3, [pc, #292]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d109      	bne.n	8004ab6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004aa6:	e006      	b.n	8004ab6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	73fb      	strb	r3, [r7, #15]
      break;
 8004aac:	e004      	b.n	8004ab8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004aae:	bf00      	nop
 8004ab0:	e002      	b.n	8004ab8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004ab2:	bf00      	nop
 8004ab4:	e000      	b.n	8004ab8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004ab6:	bf00      	nop
    }

    if(status == HAL_OK)
 8004ab8:	7bfb      	ldrb	r3, [r7, #15]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d10d      	bne.n	8004ada <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004abe:	4b3f      	ldr	r3, [pc, #252]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ac0:	68db      	ldr	r3, [r3, #12]
 8004ac2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6819      	ldr	r1, [r3, #0]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	3b01      	subs	r3, #1
 8004ad0:	011b      	lsls	r3, r3, #4
 8004ad2:	430b      	orrs	r3, r1
 8004ad4:	4939      	ldr	r1, [pc, #228]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004ada:	7bfb      	ldrb	r3, [r7, #15]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d167      	bne.n	8004bb0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004ae0:	4b36      	ldr	r3, [pc, #216]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a35      	ldr	r2, [pc, #212]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ae6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004aea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004aec:	f7fd fb58 	bl	80021a0 <HAL_GetTick>
 8004af0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004af2:	e009      	b.n	8004b08 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004af4:	f7fd fb54 	bl	80021a0 <HAL_GetTick>
 8004af8:	4602      	mov	r2, r0
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d902      	bls.n	8004b08 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004b02:	2303      	movs	r3, #3
 8004b04:	73fb      	strb	r3, [r7, #15]
        break;
 8004b06:	e005      	b.n	8004b14 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004b08:	4b2c      	ldr	r3, [pc, #176]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d1ef      	bne.n	8004af4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004b14:	7bfb      	ldrb	r3, [r7, #15]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d14a      	bne.n	8004bb0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d111      	bne.n	8004b44 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004b20:	4b26      	ldr	r3, [pc, #152]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b22:	695b      	ldr	r3, [r3, #20]
 8004b24:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004b28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b2c:	687a      	ldr	r2, [r7, #4]
 8004b2e:	6892      	ldr	r2, [r2, #8]
 8004b30:	0211      	lsls	r1, r2, #8
 8004b32:	687a      	ldr	r2, [r7, #4]
 8004b34:	68d2      	ldr	r2, [r2, #12]
 8004b36:	0912      	lsrs	r2, r2, #4
 8004b38:	0452      	lsls	r2, r2, #17
 8004b3a:	430a      	orrs	r2, r1
 8004b3c:	491f      	ldr	r1, [pc, #124]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	614b      	str	r3, [r1, #20]
 8004b42:	e011      	b.n	8004b68 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004b44:	4b1d      	ldr	r3, [pc, #116]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b46:	695b      	ldr	r3, [r3, #20]
 8004b48:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004b4c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004b50:	687a      	ldr	r2, [r7, #4]
 8004b52:	6892      	ldr	r2, [r2, #8]
 8004b54:	0211      	lsls	r1, r2, #8
 8004b56:	687a      	ldr	r2, [r7, #4]
 8004b58:	6912      	ldr	r2, [r2, #16]
 8004b5a:	0852      	lsrs	r2, r2, #1
 8004b5c:	3a01      	subs	r2, #1
 8004b5e:	0652      	lsls	r2, r2, #25
 8004b60:	430a      	orrs	r2, r1
 8004b62:	4916      	ldr	r1, [pc, #88]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b64:	4313      	orrs	r3, r2
 8004b66:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004b68:	4b14      	ldr	r3, [pc, #80]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a13      	ldr	r2, [pc, #76]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b72:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b74:	f7fd fb14 	bl	80021a0 <HAL_GetTick>
 8004b78:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004b7a:	e009      	b.n	8004b90 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004b7c:	f7fd fb10 	bl	80021a0 <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	2b02      	cmp	r3, #2
 8004b88:	d902      	bls.n	8004b90 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004b8a:	2303      	movs	r3, #3
 8004b8c:	73fb      	strb	r3, [r7, #15]
          break;
 8004b8e:	e005      	b.n	8004b9c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004b90:	4b0a      	ldr	r3, [pc, #40]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d0ef      	beq.n	8004b7c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004b9c:	7bfb      	ldrb	r3, [r7, #15]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d106      	bne.n	8004bb0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004ba2:	4b06      	ldr	r3, [pc, #24]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ba4:	695a      	ldr	r2, [r3, #20]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	695b      	ldr	r3, [r3, #20]
 8004baa:	4904      	ldr	r1, [pc, #16]	@ (8004bbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bac:	4313      	orrs	r3, r2
 8004bae:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004bb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3710      	adds	r7, #16
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	40021000 	.word	0x40021000

08004bc0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d101      	bne.n	8004bd2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e095      	b.n	8004cfe <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d108      	bne.n	8004bec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004be2:	d009      	beq.n	8004bf8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	61da      	str	r2, [r3, #28]
 8004bea:	e005      	b.n	8004bf8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d106      	bne.n	8004c18 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f7fd f888 	bl	8001d28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2202      	movs	r2, #2
 8004c1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c2e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	68db      	ldr	r3, [r3, #12]
 8004c34:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004c38:	d902      	bls.n	8004c40 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	60fb      	str	r3, [r7, #12]
 8004c3e:	e002      	b.n	8004c46 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004c40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004c44:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004c4e:	d007      	beq.n	8004c60 <HAL_SPI_Init+0xa0>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004c58:	d002      	beq.n	8004c60 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004c70:	431a      	orrs	r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	691b      	ldr	r3, [r3, #16]
 8004c76:	f003 0302 	and.w	r3, r3, #2
 8004c7a:	431a      	orrs	r2, r3
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	695b      	ldr	r3, [r3, #20]
 8004c80:	f003 0301 	and.w	r3, r3, #1
 8004c84:	431a      	orrs	r2, r3
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	699b      	ldr	r3, [r3, #24]
 8004c8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c8e:	431a      	orrs	r2, r3
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	69db      	ldr	r3, [r3, #28]
 8004c94:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004c98:	431a      	orrs	r2, r3
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a1b      	ldr	r3, [r3, #32]
 8004c9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ca2:	ea42 0103 	orr.w	r1, r2, r3
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004caa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	430a      	orrs	r2, r1
 8004cb4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	699b      	ldr	r3, [r3, #24]
 8004cba:	0c1b      	lsrs	r3, r3, #16
 8004cbc:	f003 0204 	and.w	r2, r3, #4
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc4:	f003 0310 	and.w	r3, r3, #16
 8004cc8:	431a      	orrs	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cce:	f003 0308 	and.w	r3, r3, #8
 8004cd2:	431a      	orrs	r2, r3
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004cdc:	ea42 0103 	orr.w	r1, r2, r3
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	430a      	orrs	r2, r1
 8004cec:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004cfc:	2300      	movs	r3, #0
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3710      	adds	r7, #16
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}

08004d06 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d06:	b580      	push	{r7, lr}
 8004d08:	b088      	sub	sp, #32
 8004d0a:	af00      	add	r7, sp, #0
 8004d0c:	60f8      	str	r0, [r7, #12]
 8004d0e:	60b9      	str	r1, [r7, #8]
 8004d10:	603b      	str	r3, [r7, #0]
 8004d12:	4613      	mov	r3, r2
 8004d14:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d16:	f7fd fa43 	bl	80021a0 <HAL_GetTick>
 8004d1a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004d1c:	88fb      	ldrh	r3, [r7, #6]
 8004d1e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d001      	beq.n	8004d30 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004d2c:	2302      	movs	r3, #2
 8004d2e:	e15c      	b.n	8004fea <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d002      	beq.n	8004d3c <HAL_SPI_Transmit+0x36>
 8004d36:	88fb      	ldrh	r3, [r7, #6]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d101      	bne.n	8004d40 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e154      	b.n	8004fea <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	d101      	bne.n	8004d4e <HAL_SPI_Transmit+0x48>
 8004d4a:	2302      	movs	r3, #2
 8004d4c:	e14d      	b.n	8004fea <HAL_SPI_Transmit+0x2e4>
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2201      	movs	r2, #1
 8004d52:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2203      	movs	r2, #3
 8004d5a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2200      	movs	r2, #0
 8004d62:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	68ba      	ldr	r2, [r7, #8]
 8004d68:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	88fa      	ldrh	r2, [r7, #6]
 8004d6e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	88fa      	ldrh	r2, [r7, #6]
 8004d74:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2200      	movs	r2, #0
 8004d88:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2200      	movs	r2, #0
 8004d96:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004da0:	d10f      	bne.n	8004dc2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004db0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004dc0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dcc:	2b40      	cmp	r3, #64	@ 0x40
 8004dce:	d007      	beq.n	8004de0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004dde:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004de8:	d952      	bls.n	8004e90 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d002      	beq.n	8004df8 <HAL_SPI_Transmit+0xf2>
 8004df2:	8b7b      	ldrh	r3, [r7, #26]
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d145      	bne.n	8004e84 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dfc:	881a      	ldrh	r2, [r3, #0]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e08:	1c9a      	adds	r2, r3, #2
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	3b01      	subs	r3, #1
 8004e16:	b29a      	uxth	r2, r3
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004e1c:	e032      	b.n	8004e84 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	f003 0302 	and.w	r3, r3, #2
 8004e28:	2b02      	cmp	r3, #2
 8004e2a:	d112      	bne.n	8004e52 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e30:	881a      	ldrh	r2, [r3, #0]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e3c:	1c9a      	adds	r2, r3, #2
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	3b01      	subs	r3, #1
 8004e4a:	b29a      	uxth	r2, r3
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004e50:	e018      	b.n	8004e84 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e52:	f7fd f9a5 	bl	80021a0 <HAL_GetTick>
 8004e56:	4602      	mov	r2, r0
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	1ad3      	subs	r3, r2, r3
 8004e5c:	683a      	ldr	r2, [r7, #0]
 8004e5e:	429a      	cmp	r2, r3
 8004e60:	d803      	bhi.n	8004e6a <HAL_SPI_Transmit+0x164>
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e68:	d102      	bne.n	8004e70 <HAL_SPI_Transmit+0x16a>
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d109      	bne.n	8004e84 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004e80:	2303      	movs	r3, #3
 8004e82:	e0b2      	b.n	8004fea <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e88:	b29b      	uxth	r3, r3
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d1c7      	bne.n	8004e1e <HAL_SPI_Transmit+0x118>
 8004e8e:	e083      	b.n	8004f98 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d002      	beq.n	8004e9e <HAL_SPI_Transmit+0x198>
 8004e98:	8b7b      	ldrh	r3, [r7, #26]
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d177      	bne.n	8004f8e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d912      	bls.n	8004ece <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eac:	881a      	ldrh	r2, [r3, #0]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eb8:	1c9a      	adds	r2, r3, #2
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ec2:	b29b      	uxth	r3, r3
 8004ec4:	3b02      	subs	r3, #2
 8004ec6:	b29a      	uxth	r2, r3
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ecc:	e05f      	b.n	8004f8e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	330c      	adds	r3, #12
 8004ed8:	7812      	ldrb	r2, [r2, #0]
 8004eda:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ee0:	1c5a      	adds	r2, r3, #1
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	3b01      	subs	r3, #1
 8004eee:	b29a      	uxth	r2, r3
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004ef4:	e04b      	b.n	8004f8e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	f003 0302 	and.w	r3, r3, #2
 8004f00:	2b02      	cmp	r3, #2
 8004f02:	d12b      	bne.n	8004f5c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f08:	b29b      	uxth	r3, r3
 8004f0a:	2b01      	cmp	r3, #1
 8004f0c:	d912      	bls.n	8004f34 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f12:	881a      	ldrh	r2, [r3, #0]
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f1e:	1c9a      	adds	r2, r3, #2
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	3b02      	subs	r3, #2
 8004f2c:	b29a      	uxth	r2, r3
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f32:	e02c      	b.n	8004f8e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	330c      	adds	r3, #12
 8004f3e:	7812      	ldrb	r2, [r2, #0]
 8004f40:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f46:	1c5a      	adds	r2, r3, #1
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	3b01      	subs	r3, #1
 8004f54:	b29a      	uxth	r2, r3
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f5a:	e018      	b.n	8004f8e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f5c:	f7fd f920 	bl	80021a0 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	683a      	ldr	r2, [r7, #0]
 8004f68:	429a      	cmp	r2, r3
 8004f6a:	d803      	bhi.n	8004f74 <HAL_SPI_Transmit+0x26e>
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f72:	d102      	bne.n	8004f7a <HAL_SPI_Transmit+0x274>
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d109      	bne.n	8004f8e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2200      	movs	r2, #0
 8004f86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004f8a:	2303      	movs	r3, #3
 8004f8c:	e02d      	b.n	8004fea <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f92:	b29b      	uxth	r3, r3
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d1ae      	bne.n	8004ef6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f98:	69fa      	ldr	r2, [r7, #28]
 8004f9a:	6839      	ldr	r1, [r7, #0]
 8004f9c:	68f8      	ldr	r0, [r7, #12]
 8004f9e:	f000 f947 	bl	8005230 <SPI_EndRxTxTransaction>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d002      	beq.n	8004fae <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2220      	movs	r2, #32
 8004fac:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d10a      	bne.n	8004fcc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	617b      	str	r3, [r7, #20]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	68db      	ldr	r3, [r3, #12]
 8004fc0:	617b      	str	r3, [r7, #20]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	617b      	str	r3, [r7, #20]
 8004fca:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d001      	beq.n	8004fe8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e000      	b.n	8004fea <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004fe8:	2300      	movs	r3, #0
  }
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3720      	adds	r7, #32
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
	...

08004ff4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b088      	sub	sp, #32
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	603b      	str	r3, [r7, #0]
 8005000:	4613      	mov	r3, r2
 8005002:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005004:	f7fd f8cc 	bl	80021a0 <HAL_GetTick>
 8005008:	4602      	mov	r2, r0
 800500a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800500c:	1a9b      	subs	r3, r3, r2
 800500e:	683a      	ldr	r2, [r7, #0]
 8005010:	4413      	add	r3, r2
 8005012:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005014:	f7fd f8c4 	bl	80021a0 <HAL_GetTick>
 8005018:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800501a:	4b39      	ldr	r3, [pc, #228]	@ (8005100 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	015b      	lsls	r3, r3, #5
 8005020:	0d1b      	lsrs	r3, r3, #20
 8005022:	69fa      	ldr	r2, [r7, #28]
 8005024:	fb02 f303 	mul.w	r3, r2, r3
 8005028:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800502a:	e055      	b.n	80050d8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005032:	d051      	beq.n	80050d8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005034:	f7fd f8b4 	bl	80021a0 <HAL_GetTick>
 8005038:	4602      	mov	r2, r0
 800503a:	69bb      	ldr	r3, [r7, #24]
 800503c:	1ad3      	subs	r3, r2, r3
 800503e:	69fa      	ldr	r2, [r7, #28]
 8005040:	429a      	cmp	r2, r3
 8005042:	d902      	bls.n	800504a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005044:	69fb      	ldr	r3, [r7, #28]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d13d      	bne.n	80050c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	685a      	ldr	r2, [r3, #4]
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005058:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005062:	d111      	bne.n	8005088 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800506c:	d004      	beq.n	8005078 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005076:	d107      	bne.n	8005088 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005086:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800508c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005090:	d10f      	bne.n	80050b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80050a0:	601a      	str	r2, [r3, #0]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80050b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2201      	movs	r2, #1
 80050b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2200      	movs	r2, #0
 80050be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e018      	b.n	80050f8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d102      	bne.n	80050d2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80050cc:	2300      	movs	r3, #0
 80050ce:	61fb      	str	r3, [r7, #28]
 80050d0:	e002      	b.n	80050d8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	3b01      	subs	r3, #1
 80050d6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	689a      	ldr	r2, [r3, #8]
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	4013      	ands	r3, r2
 80050e2:	68ba      	ldr	r2, [r7, #8]
 80050e4:	429a      	cmp	r2, r3
 80050e6:	bf0c      	ite	eq
 80050e8:	2301      	moveq	r3, #1
 80050ea:	2300      	movne	r3, #0
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	461a      	mov	r2, r3
 80050f0:	79fb      	ldrb	r3, [r7, #7]
 80050f2:	429a      	cmp	r2, r3
 80050f4:	d19a      	bne.n	800502c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80050f6:	2300      	movs	r3, #0
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3720      	adds	r7, #32
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}
 8005100:	20000000 	.word	0x20000000

08005104 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b08a      	sub	sp, #40	@ 0x28
 8005108:	af00      	add	r7, sp, #0
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	607a      	str	r2, [r7, #4]
 8005110:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005112:	2300      	movs	r3, #0
 8005114:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005116:	f7fd f843 	bl	80021a0 <HAL_GetTick>
 800511a:	4602      	mov	r2, r0
 800511c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800511e:	1a9b      	subs	r3, r3, r2
 8005120:	683a      	ldr	r2, [r7, #0]
 8005122:	4413      	add	r3, r2
 8005124:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005126:	f7fd f83b 	bl	80021a0 <HAL_GetTick>
 800512a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	330c      	adds	r3, #12
 8005132:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005134:	4b3d      	ldr	r3, [pc, #244]	@ (800522c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	4613      	mov	r3, r2
 800513a:	009b      	lsls	r3, r3, #2
 800513c:	4413      	add	r3, r2
 800513e:	00da      	lsls	r2, r3, #3
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	0d1b      	lsrs	r3, r3, #20
 8005144:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005146:	fb02 f303 	mul.w	r3, r2, r3
 800514a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800514c:	e061      	b.n	8005212 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005154:	d107      	bne.n	8005166 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d104      	bne.n	8005166 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	781b      	ldrb	r3, [r3, #0]
 8005160:	b2db      	uxtb	r3, r3
 8005162:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005164:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800516c:	d051      	beq.n	8005212 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800516e:	f7fd f817 	bl	80021a0 <HAL_GetTick>
 8005172:	4602      	mov	r2, r0
 8005174:	6a3b      	ldr	r3, [r7, #32]
 8005176:	1ad3      	subs	r3, r2, r3
 8005178:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800517a:	429a      	cmp	r2, r3
 800517c:	d902      	bls.n	8005184 <SPI_WaitFifoStateUntilTimeout+0x80>
 800517e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005180:	2b00      	cmp	r3, #0
 8005182:	d13d      	bne.n	8005200 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	685a      	ldr	r2, [r3, #4]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005192:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800519c:	d111      	bne.n	80051c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051a6:	d004      	beq.n	80051b2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	689b      	ldr	r3, [r3, #8]
 80051ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051b0:	d107      	bne.n	80051c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	681a      	ldr	r2, [r3, #0]
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051ca:	d10f      	bne.n	80051ec <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80051da:	601a      	str	r2, [r3, #0]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80051ea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2201      	movs	r2, #1
 80051f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80051fc:	2303      	movs	r3, #3
 80051fe:	e011      	b.n	8005224 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005200:	69bb      	ldr	r3, [r7, #24]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d102      	bne.n	800520c <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8005206:	2300      	movs	r3, #0
 8005208:	627b      	str	r3, [r7, #36]	@ 0x24
 800520a:	e002      	b.n	8005212 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800520c:	69bb      	ldr	r3, [r7, #24]
 800520e:	3b01      	subs	r3, #1
 8005210:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	689a      	ldr	r2, [r3, #8]
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	4013      	ands	r3, r2
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	429a      	cmp	r2, r3
 8005220:	d195      	bne.n	800514e <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8005222:	2300      	movs	r3, #0
}
 8005224:	4618      	mov	r0, r3
 8005226:	3728      	adds	r7, #40	@ 0x28
 8005228:	46bd      	mov	sp, r7
 800522a:	bd80      	pop	{r7, pc}
 800522c:	20000000 	.word	0x20000000

08005230 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b086      	sub	sp, #24
 8005234:	af02      	add	r7, sp, #8
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	9300      	str	r3, [sp, #0]
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	2200      	movs	r2, #0
 8005244:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005248:	68f8      	ldr	r0, [r7, #12]
 800524a:	f7ff ff5b 	bl	8005104 <SPI_WaitFifoStateUntilTimeout>
 800524e:	4603      	mov	r3, r0
 8005250:	2b00      	cmp	r3, #0
 8005252:	d007      	beq.n	8005264 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005258:	f043 0220 	orr.w	r2, r3, #32
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005260:	2303      	movs	r3, #3
 8005262:	e027      	b.n	80052b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	9300      	str	r3, [sp, #0]
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	2200      	movs	r2, #0
 800526c:	2180      	movs	r1, #128	@ 0x80
 800526e:	68f8      	ldr	r0, [r7, #12]
 8005270:	f7ff fec0 	bl	8004ff4 <SPI_WaitFlagStateUntilTimeout>
 8005274:	4603      	mov	r3, r0
 8005276:	2b00      	cmp	r3, #0
 8005278:	d007      	beq.n	800528a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800527e:	f043 0220 	orr.w	r2, r3, #32
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005286:	2303      	movs	r3, #3
 8005288:	e014      	b.n	80052b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	9300      	str	r3, [sp, #0]
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	2200      	movs	r2, #0
 8005292:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005296:	68f8      	ldr	r0, [r7, #12]
 8005298:	f7ff ff34 	bl	8005104 <SPI_WaitFifoStateUntilTimeout>
 800529c:	4603      	mov	r3, r0
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d007      	beq.n	80052b2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052a6:	f043 0220 	orr.w	r2, r3, #32
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e000      	b.n	80052b4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80052b2:	2300      	movs	r3, #0
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3710      	adds	r7, #16
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}

080052bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b082      	sub	sp, #8
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d101      	bne.n	80052ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e040      	b.n	8005350 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d106      	bne.n	80052e4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2200      	movs	r2, #0
 80052da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f7fc fd84 	bl	8001dec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2224      	movs	r2, #36	@ 0x24
 80052e8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	681a      	ldr	r2, [r3, #0]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f022 0201 	bic.w	r2, r2, #1
 80052f8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d002      	beq.n	8005308 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f000 fb74 	bl	80059f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f000 f8b9 	bl	8005480 <UART_SetConfig>
 800530e:	4603      	mov	r3, r0
 8005310:	2b01      	cmp	r3, #1
 8005312:	d101      	bne.n	8005318 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e01b      	b.n	8005350 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	685a      	ldr	r2, [r3, #4]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005326:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	689a      	ldr	r2, [r3, #8]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005336:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f042 0201 	orr.w	r2, r2, #1
 8005346:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f000 fbf3 	bl	8005b34 <UART_CheckIdleState>
 800534e:	4603      	mov	r3, r0
}
 8005350:	4618      	mov	r0, r3
 8005352:	3708      	adds	r7, #8
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}

08005358 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b08a      	sub	sp, #40	@ 0x28
 800535c:	af02      	add	r7, sp, #8
 800535e:	60f8      	str	r0, [r7, #12]
 8005360:	60b9      	str	r1, [r7, #8]
 8005362:	603b      	str	r3, [r7, #0]
 8005364:	4613      	mov	r3, r2
 8005366:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800536c:	2b20      	cmp	r3, #32
 800536e:	f040 8081 	bne.w	8005474 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d002      	beq.n	800537e <HAL_UART_Transmit+0x26>
 8005378:	88fb      	ldrh	r3, [r7, #6]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d101      	bne.n	8005382 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e079      	b.n	8005476 <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2200      	movs	r2, #0
 8005386:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2221      	movs	r2, #33	@ 0x21
 800538e:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005390:	f7fc ff06 	bl	80021a0 <HAL_GetTick>
 8005394:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	88fa      	ldrh	r2, [r7, #6]
 800539a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	88fa      	ldrh	r2, [r7, #6]
 80053a2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053ae:	d108      	bne.n	80053c2 <HAL_UART_Transmit+0x6a>
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	691b      	ldr	r3, [r3, #16]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d104      	bne.n	80053c2 <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 80053b8:	2300      	movs	r3, #0
 80053ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	61bb      	str	r3, [r7, #24]
 80053c0:	e003      	b.n	80053ca <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053c6:	2300      	movs	r3, #0
 80053c8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80053ca:	e038      	b.n	800543e <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	9300      	str	r3, [sp, #0]
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	2200      	movs	r2, #0
 80053d4:	2180      	movs	r1, #128	@ 0x80
 80053d6:	68f8      	ldr	r0, [r7, #12]
 80053d8:	f000 fc54 	bl	8005c84 <UART_WaitOnFlagUntilTimeout>
 80053dc:	4603      	mov	r3, r0
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d004      	beq.n	80053ec <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2220      	movs	r2, #32
 80053e6:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80053e8:	2303      	movs	r3, #3
 80053ea:	e044      	b.n	8005476 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80053ec:	69fb      	ldr	r3, [r7, #28]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d10b      	bne.n	800540a <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80053f2:	69bb      	ldr	r3, [r7, #24]
 80053f4:	881b      	ldrh	r3, [r3, #0]
 80053f6:	461a      	mov	r2, r3
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005400:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005402:	69bb      	ldr	r3, [r7, #24]
 8005404:	3302      	adds	r3, #2
 8005406:	61bb      	str	r3, [r7, #24]
 8005408:	e007      	b.n	800541a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800540a:	69fb      	ldr	r3, [r7, #28]
 800540c:	781a      	ldrb	r2, [r3, #0]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005414:	69fb      	ldr	r3, [r7, #28]
 8005416:	3301      	adds	r3, #1
 8005418:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800541e:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8005422:	2b21      	cmp	r3, #33	@ 0x21
 8005424:	d109      	bne.n	800543a <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800542c:	b29b      	uxth	r3, r3
 800542e:	3b01      	subs	r3, #1
 8005430:	b29a      	uxth	r2, r3
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8005438:	e001      	b.n	800543e <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e01b      	b.n	8005476 <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005444:	b29b      	uxth	r3, r3
 8005446:	2b00      	cmp	r3, #0
 8005448:	d1c0      	bne.n	80053cc <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	9300      	str	r3, [sp, #0]
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	2200      	movs	r2, #0
 8005452:	2140      	movs	r1, #64	@ 0x40
 8005454:	68f8      	ldr	r0, [r7, #12]
 8005456:	f000 fc15 	bl	8005c84 <UART_WaitOnFlagUntilTimeout>
 800545a:	4603      	mov	r3, r0
 800545c:	2b00      	cmp	r3, #0
 800545e:	d004      	beq.n	800546a <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2220      	movs	r2, #32
 8005464:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e005      	b.n	8005476 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2220      	movs	r2, #32
 800546e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005470:	2300      	movs	r3, #0
 8005472:	e000      	b.n	8005476 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8005474:	2302      	movs	r3, #2
  }
}
 8005476:	4618      	mov	r0, r3
 8005478:	3720      	adds	r7, #32
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}
	...

08005480 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005480:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005484:	b08a      	sub	sp, #40	@ 0x28
 8005486:	af00      	add	r7, sp, #0
 8005488:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800548a:	2300      	movs	r3, #0
 800548c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	689a      	ldr	r2, [r3, #8]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	691b      	ldr	r3, [r3, #16]
 8005498:	431a      	orrs	r2, r3
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	695b      	ldr	r3, [r3, #20]
 800549e:	431a      	orrs	r2, r3
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	69db      	ldr	r3, [r3, #28]
 80054a4:	4313      	orrs	r3, r2
 80054a6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	4ba4      	ldr	r3, [pc, #656]	@ (8005740 <UART_SetConfig+0x2c0>)
 80054b0:	4013      	ands	r3, r2
 80054b2:	68fa      	ldr	r2, [r7, #12]
 80054b4:	6812      	ldr	r2, [r2, #0]
 80054b6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80054b8:	430b      	orrs	r3, r1
 80054ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	68da      	ldr	r2, [r3, #12]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	430a      	orrs	r2, r1
 80054d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	699b      	ldr	r3, [r3, #24]
 80054d6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a99      	ldr	r2, [pc, #612]	@ (8005744 <UART_SetConfig+0x2c4>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d004      	beq.n	80054ec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6a1b      	ldr	r3, [r3, #32]
 80054e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054e8:	4313      	orrs	r3, r2
 80054ea:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054fc:	430a      	orrs	r2, r1
 80054fe:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a90      	ldr	r2, [pc, #576]	@ (8005748 <UART_SetConfig+0x2c8>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d126      	bne.n	8005558 <UART_SetConfig+0xd8>
 800550a:	4b90      	ldr	r3, [pc, #576]	@ (800574c <UART_SetConfig+0x2cc>)
 800550c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005510:	f003 0303 	and.w	r3, r3, #3
 8005514:	2b03      	cmp	r3, #3
 8005516:	d81b      	bhi.n	8005550 <UART_SetConfig+0xd0>
 8005518:	a201      	add	r2, pc, #4	@ (adr r2, 8005520 <UART_SetConfig+0xa0>)
 800551a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800551e:	bf00      	nop
 8005520:	08005531 	.word	0x08005531
 8005524:	08005541 	.word	0x08005541
 8005528:	08005539 	.word	0x08005539
 800552c:	08005549 	.word	0x08005549
 8005530:	2301      	movs	r3, #1
 8005532:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005536:	e116      	b.n	8005766 <UART_SetConfig+0x2e6>
 8005538:	2302      	movs	r3, #2
 800553a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800553e:	e112      	b.n	8005766 <UART_SetConfig+0x2e6>
 8005540:	2304      	movs	r3, #4
 8005542:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005546:	e10e      	b.n	8005766 <UART_SetConfig+0x2e6>
 8005548:	2308      	movs	r3, #8
 800554a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800554e:	e10a      	b.n	8005766 <UART_SetConfig+0x2e6>
 8005550:	2310      	movs	r3, #16
 8005552:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005556:	e106      	b.n	8005766 <UART_SetConfig+0x2e6>
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a7c      	ldr	r2, [pc, #496]	@ (8005750 <UART_SetConfig+0x2d0>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d138      	bne.n	80055d4 <UART_SetConfig+0x154>
 8005562:	4b7a      	ldr	r3, [pc, #488]	@ (800574c <UART_SetConfig+0x2cc>)
 8005564:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005568:	f003 030c 	and.w	r3, r3, #12
 800556c:	2b0c      	cmp	r3, #12
 800556e:	d82d      	bhi.n	80055cc <UART_SetConfig+0x14c>
 8005570:	a201      	add	r2, pc, #4	@ (adr r2, 8005578 <UART_SetConfig+0xf8>)
 8005572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005576:	bf00      	nop
 8005578:	080055ad 	.word	0x080055ad
 800557c:	080055cd 	.word	0x080055cd
 8005580:	080055cd 	.word	0x080055cd
 8005584:	080055cd 	.word	0x080055cd
 8005588:	080055bd 	.word	0x080055bd
 800558c:	080055cd 	.word	0x080055cd
 8005590:	080055cd 	.word	0x080055cd
 8005594:	080055cd 	.word	0x080055cd
 8005598:	080055b5 	.word	0x080055b5
 800559c:	080055cd 	.word	0x080055cd
 80055a0:	080055cd 	.word	0x080055cd
 80055a4:	080055cd 	.word	0x080055cd
 80055a8:	080055c5 	.word	0x080055c5
 80055ac:	2300      	movs	r3, #0
 80055ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055b2:	e0d8      	b.n	8005766 <UART_SetConfig+0x2e6>
 80055b4:	2302      	movs	r3, #2
 80055b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055ba:	e0d4      	b.n	8005766 <UART_SetConfig+0x2e6>
 80055bc:	2304      	movs	r3, #4
 80055be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055c2:	e0d0      	b.n	8005766 <UART_SetConfig+0x2e6>
 80055c4:	2308      	movs	r3, #8
 80055c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055ca:	e0cc      	b.n	8005766 <UART_SetConfig+0x2e6>
 80055cc:	2310      	movs	r3, #16
 80055ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055d2:	e0c8      	b.n	8005766 <UART_SetConfig+0x2e6>
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a5e      	ldr	r2, [pc, #376]	@ (8005754 <UART_SetConfig+0x2d4>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d125      	bne.n	800562a <UART_SetConfig+0x1aa>
 80055de:	4b5b      	ldr	r3, [pc, #364]	@ (800574c <UART_SetConfig+0x2cc>)
 80055e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055e4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80055e8:	2b30      	cmp	r3, #48	@ 0x30
 80055ea:	d016      	beq.n	800561a <UART_SetConfig+0x19a>
 80055ec:	2b30      	cmp	r3, #48	@ 0x30
 80055ee:	d818      	bhi.n	8005622 <UART_SetConfig+0x1a2>
 80055f0:	2b20      	cmp	r3, #32
 80055f2:	d00a      	beq.n	800560a <UART_SetConfig+0x18a>
 80055f4:	2b20      	cmp	r3, #32
 80055f6:	d814      	bhi.n	8005622 <UART_SetConfig+0x1a2>
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d002      	beq.n	8005602 <UART_SetConfig+0x182>
 80055fc:	2b10      	cmp	r3, #16
 80055fe:	d008      	beq.n	8005612 <UART_SetConfig+0x192>
 8005600:	e00f      	b.n	8005622 <UART_SetConfig+0x1a2>
 8005602:	2300      	movs	r3, #0
 8005604:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005608:	e0ad      	b.n	8005766 <UART_SetConfig+0x2e6>
 800560a:	2302      	movs	r3, #2
 800560c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005610:	e0a9      	b.n	8005766 <UART_SetConfig+0x2e6>
 8005612:	2304      	movs	r3, #4
 8005614:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005618:	e0a5      	b.n	8005766 <UART_SetConfig+0x2e6>
 800561a:	2308      	movs	r3, #8
 800561c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005620:	e0a1      	b.n	8005766 <UART_SetConfig+0x2e6>
 8005622:	2310      	movs	r3, #16
 8005624:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005628:	e09d      	b.n	8005766 <UART_SetConfig+0x2e6>
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a4a      	ldr	r2, [pc, #296]	@ (8005758 <UART_SetConfig+0x2d8>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d125      	bne.n	8005680 <UART_SetConfig+0x200>
 8005634:	4b45      	ldr	r3, [pc, #276]	@ (800574c <UART_SetConfig+0x2cc>)
 8005636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800563a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800563e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005640:	d016      	beq.n	8005670 <UART_SetConfig+0x1f0>
 8005642:	2bc0      	cmp	r3, #192	@ 0xc0
 8005644:	d818      	bhi.n	8005678 <UART_SetConfig+0x1f8>
 8005646:	2b80      	cmp	r3, #128	@ 0x80
 8005648:	d00a      	beq.n	8005660 <UART_SetConfig+0x1e0>
 800564a:	2b80      	cmp	r3, #128	@ 0x80
 800564c:	d814      	bhi.n	8005678 <UART_SetConfig+0x1f8>
 800564e:	2b00      	cmp	r3, #0
 8005650:	d002      	beq.n	8005658 <UART_SetConfig+0x1d8>
 8005652:	2b40      	cmp	r3, #64	@ 0x40
 8005654:	d008      	beq.n	8005668 <UART_SetConfig+0x1e8>
 8005656:	e00f      	b.n	8005678 <UART_SetConfig+0x1f8>
 8005658:	2300      	movs	r3, #0
 800565a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800565e:	e082      	b.n	8005766 <UART_SetConfig+0x2e6>
 8005660:	2302      	movs	r3, #2
 8005662:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005666:	e07e      	b.n	8005766 <UART_SetConfig+0x2e6>
 8005668:	2304      	movs	r3, #4
 800566a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800566e:	e07a      	b.n	8005766 <UART_SetConfig+0x2e6>
 8005670:	2308      	movs	r3, #8
 8005672:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005676:	e076      	b.n	8005766 <UART_SetConfig+0x2e6>
 8005678:	2310      	movs	r3, #16
 800567a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800567e:	e072      	b.n	8005766 <UART_SetConfig+0x2e6>
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a35      	ldr	r2, [pc, #212]	@ (800575c <UART_SetConfig+0x2dc>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d12a      	bne.n	80056e0 <UART_SetConfig+0x260>
 800568a:	4b30      	ldr	r3, [pc, #192]	@ (800574c <UART_SetConfig+0x2cc>)
 800568c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005690:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005694:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005698:	d01a      	beq.n	80056d0 <UART_SetConfig+0x250>
 800569a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800569e:	d81b      	bhi.n	80056d8 <UART_SetConfig+0x258>
 80056a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056a4:	d00c      	beq.n	80056c0 <UART_SetConfig+0x240>
 80056a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056aa:	d815      	bhi.n	80056d8 <UART_SetConfig+0x258>
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d003      	beq.n	80056b8 <UART_SetConfig+0x238>
 80056b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056b4:	d008      	beq.n	80056c8 <UART_SetConfig+0x248>
 80056b6:	e00f      	b.n	80056d8 <UART_SetConfig+0x258>
 80056b8:	2300      	movs	r3, #0
 80056ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80056be:	e052      	b.n	8005766 <UART_SetConfig+0x2e6>
 80056c0:	2302      	movs	r3, #2
 80056c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80056c6:	e04e      	b.n	8005766 <UART_SetConfig+0x2e6>
 80056c8:	2304      	movs	r3, #4
 80056ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80056ce:	e04a      	b.n	8005766 <UART_SetConfig+0x2e6>
 80056d0:	2308      	movs	r3, #8
 80056d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80056d6:	e046      	b.n	8005766 <UART_SetConfig+0x2e6>
 80056d8:	2310      	movs	r3, #16
 80056da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80056de:	e042      	b.n	8005766 <UART_SetConfig+0x2e6>
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a17      	ldr	r2, [pc, #92]	@ (8005744 <UART_SetConfig+0x2c4>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d13a      	bne.n	8005760 <UART_SetConfig+0x2e0>
 80056ea:	4b18      	ldr	r3, [pc, #96]	@ (800574c <UART_SetConfig+0x2cc>)
 80056ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80056f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80056f8:	d01a      	beq.n	8005730 <UART_SetConfig+0x2b0>
 80056fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80056fe:	d81b      	bhi.n	8005738 <UART_SetConfig+0x2b8>
 8005700:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005704:	d00c      	beq.n	8005720 <UART_SetConfig+0x2a0>
 8005706:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800570a:	d815      	bhi.n	8005738 <UART_SetConfig+0x2b8>
 800570c:	2b00      	cmp	r3, #0
 800570e:	d003      	beq.n	8005718 <UART_SetConfig+0x298>
 8005710:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005714:	d008      	beq.n	8005728 <UART_SetConfig+0x2a8>
 8005716:	e00f      	b.n	8005738 <UART_SetConfig+0x2b8>
 8005718:	2300      	movs	r3, #0
 800571a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800571e:	e022      	b.n	8005766 <UART_SetConfig+0x2e6>
 8005720:	2302      	movs	r3, #2
 8005722:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005726:	e01e      	b.n	8005766 <UART_SetConfig+0x2e6>
 8005728:	2304      	movs	r3, #4
 800572a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800572e:	e01a      	b.n	8005766 <UART_SetConfig+0x2e6>
 8005730:	2308      	movs	r3, #8
 8005732:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005736:	e016      	b.n	8005766 <UART_SetConfig+0x2e6>
 8005738:	2310      	movs	r3, #16
 800573a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800573e:	e012      	b.n	8005766 <UART_SetConfig+0x2e6>
 8005740:	efff69f3 	.word	0xefff69f3
 8005744:	40008000 	.word	0x40008000
 8005748:	40013800 	.word	0x40013800
 800574c:	40021000 	.word	0x40021000
 8005750:	40004400 	.word	0x40004400
 8005754:	40004800 	.word	0x40004800
 8005758:	40004c00 	.word	0x40004c00
 800575c:	40005000 	.word	0x40005000
 8005760:	2310      	movs	r3, #16
 8005762:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a9f      	ldr	r2, [pc, #636]	@ (80059e8 <UART_SetConfig+0x568>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d17a      	bne.n	8005866 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005770:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005774:	2b08      	cmp	r3, #8
 8005776:	d824      	bhi.n	80057c2 <UART_SetConfig+0x342>
 8005778:	a201      	add	r2, pc, #4	@ (adr r2, 8005780 <UART_SetConfig+0x300>)
 800577a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800577e:	bf00      	nop
 8005780:	080057a5 	.word	0x080057a5
 8005784:	080057c3 	.word	0x080057c3
 8005788:	080057ad 	.word	0x080057ad
 800578c:	080057c3 	.word	0x080057c3
 8005790:	080057b3 	.word	0x080057b3
 8005794:	080057c3 	.word	0x080057c3
 8005798:	080057c3 	.word	0x080057c3
 800579c:	080057c3 	.word	0x080057c3
 80057a0:	080057bb 	.word	0x080057bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057a4:	f7fe fcc4 	bl	8004130 <HAL_RCC_GetPCLK1Freq>
 80057a8:	61f8      	str	r0, [r7, #28]
        break;
 80057aa:	e010      	b.n	80057ce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057ac:	4b8f      	ldr	r3, [pc, #572]	@ (80059ec <UART_SetConfig+0x56c>)
 80057ae:	61fb      	str	r3, [r7, #28]
        break;
 80057b0:	e00d      	b.n	80057ce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057b2:	f7fe fc25 	bl	8004000 <HAL_RCC_GetSysClockFreq>
 80057b6:	61f8      	str	r0, [r7, #28]
        break;
 80057b8:	e009      	b.n	80057ce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057be:	61fb      	str	r3, [r7, #28]
        break;
 80057c0:	e005      	b.n	80057ce <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80057c2:	2300      	movs	r3, #0
 80057c4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80057cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80057ce:	69fb      	ldr	r3, [r7, #28]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	f000 80fb 	beq.w	80059cc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	685a      	ldr	r2, [r3, #4]
 80057da:	4613      	mov	r3, r2
 80057dc:	005b      	lsls	r3, r3, #1
 80057de:	4413      	add	r3, r2
 80057e0:	69fa      	ldr	r2, [r7, #28]
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d305      	bcc.n	80057f2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80057ec:	69fa      	ldr	r2, [r7, #28]
 80057ee:	429a      	cmp	r2, r3
 80057f0:	d903      	bls.n	80057fa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80057f8:	e0e8      	b.n	80059cc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80057fa:	69fb      	ldr	r3, [r7, #28]
 80057fc:	2200      	movs	r2, #0
 80057fe:	461c      	mov	r4, r3
 8005800:	4615      	mov	r5, r2
 8005802:	f04f 0200 	mov.w	r2, #0
 8005806:	f04f 0300 	mov.w	r3, #0
 800580a:	022b      	lsls	r3, r5, #8
 800580c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005810:	0222      	lsls	r2, r4, #8
 8005812:	68f9      	ldr	r1, [r7, #12]
 8005814:	6849      	ldr	r1, [r1, #4]
 8005816:	0849      	lsrs	r1, r1, #1
 8005818:	2000      	movs	r0, #0
 800581a:	4688      	mov	r8, r1
 800581c:	4681      	mov	r9, r0
 800581e:	eb12 0a08 	adds.w	sl, r2, r8
 8005822:	eb43 0b09 	adc.w	fp, r3, r9
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	2200      	movs	r2, #0
 800582c:	603b      	str	r3, [r7, #0]
 800582e:	607a      	str	r2, [r7, #4]
 8005830:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005834:	4650      	mov	r0, sl
 8005836:	4659      	mov	r1, fp
 8005838:	f7fb f938 	bl	8000aac <__aeabi_uldivmod>
 800583c:	4602      	mov	r2, r0
 800583e:	460b      	mov	r3, r1
 8005840:	4613      	mov	r3, r2
 8005842:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005844:	69bb      	ldr	r3, [r7, #24]
 8005846:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800584a:	d308      	bcc.n	800585e <UART_SetConfig+0x3de>
 800584c:	69bb      	ldr	r3, [r7, #24]
 800584e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005852:	d204      	bcs.n	800585e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	69ba      	ldr	r2, [r7, #24]
 800585a:	60da      	str	r2, [r3, #12]
 800585c:	e0b6      	b.n	80059cc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005864:	e0b2      	b.n	80059cc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	69db      	ldr	r3, [r3, #28]
 800586a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800586e:	d15e      	bne.n	800592e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005870:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005874:	2b08      	cmp	r3, #8
 8005876:	d828      	bhi.n	80058ca <UART_SetConfig+0x44a>
 8005878:	a201      	add	r2, pc, #4	@ (adr r2, 8005880 <UART_SetConfig+0x400>)
 800587a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800587e:	bf00      	nop
 8005880:	080058a5 	.word	0x080058a5
 8005884:	080058ad 	.word	0x080058ad
 8005888:	080058b5 	.word	0x080058b5
 800588c:	080058cb 	.word	0x080058cb
 8005890:	080058bb 	.word	0x080058bb
 8005894:	080058cb 	.word	0x080058cb
 8005898:	080058cb 	.word	0x080058cb
 800589c:	080058cb 	.word	0x080058cb
 80058a0:	080058c3 	.word	0x080058c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058a4:	f7fe fc44 	bl	8004130 <HAL_RCC_GetPCLK1Freq>
 80058a8:	61f8      	str	r0, [r7, #28]
        break;
 80058aa:	e014      	b.n	80058d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058ac:	f7fe fc56 	bl	800415c <HAL_RCC_GetPCLK2Freq>
 80058b0:	61f8      	str	r0, [r7, #28]
        break;
 80058b2:	e010      	b.n	80058d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058b4:	4b4d      	ldr	r3, [pc, #308]	@ (80059ec <UART_SetConfig+0x56c>)
 80058b6:	61fb      	str	r3, [r7, #28]
        break;
 80058b8:	e00d      	b.n	80058d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058ba:	f7fe fba1 	bl	8004000 <HAL_RCC_GetSysClockFreq>
 80058be:	61f8      	str	r0, [r7, #28]
        break;
 80058c0:	e009      	b.n	80058d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058c6:	61fb      	str	r3, [r7, #28]
        break;
 80058c8:	e005      	b.n	80058d6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80058ca:	2300      	movs	r3, #0
 80058cc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80058d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80058d6:	69fb      	ldr	r3, [r7, #28]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d077      	beq.n	80059cc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80058dc:	69fb      	ldr	r3, [r7, #28]
 80058de:	005a      	lsls	r2, r3, #1
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	085b      	lsrs	r3, r3, #1
 80058e6:	441a      	add	r2, r3
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80058f0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058f2:	69bb      	ldr	r3, [r7, #24]
 80058f4:	2b0f      	cmp	r3, #15
 80058f6:	d916      	bls.n	8005926 <UART_SetConfig+0x4a6>
 80058f8:	69bb      	ldr	r3, [r7, #24]
 80058fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058fe:	d212      	bcs.n	8005926 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005900:	69bb      	ldr	r3, [r7, #24]
 8005902:	b29b      	uxth	r3, r3
 8005904:	f023 030f 	bic.w	r3, r3, #15
 8005908:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800590a:	69bb      	ldr	r3, [r7, #24]
 800590c:	085b      	lsrs	r3, r3, #1
 800590e:	b29b      	uxth	r3, r3
 8005910:	f003 0307 	and.w	r3, r3, #7
 8005914:	b29a      	uxth	r2, r3
 8005916:	8afb      	ldrh	r3, [r7, #22]
 8005918:	4313      	orrs	r3, r2
 800591a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	8afa      	ldrh	r2, [r7, #22]
 8005922:	60da      	str	r2, [r3, #12]
 8005924:	e052      	b.n	80059cc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800592c:	e04e      	b.n	80059cc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800592e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005932:	2b08      	cmp	r3, #8
 8005934:	d827      	bhi.n	8005986 <UART_SetConfig+0x506>
 8005936:	a201      	add	r2, pc, #4	@ (adr r2, 800593c <UART_SetConfig+0x4bc>)
 8005938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800593c:	08005961 	.word	0x08005961
 8005940:	08005969 	.word	0x08005969
 8005944:	08005971 	.word	0x08005971
 8005948:	08005987 	.word	0x08005987
 800594c:	08005977 	.word	0x08005977
 8005950:	08005987 	.word	0x08005987
 8005954:	08005987 	.word	0x08005987
 8005958:	08005987 	.word	0x08005987
 800595c:	0800597f 	.word	0x0800597f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005960:	f7fe fbe6 	bl	8004130 <HAL_RCC_GetPCLK1Freq>
 8005964:	61f8      	str	r0, [r7, #28]
        break;
 8005966:	e014      	b.n	8005992 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005968:	f7fe fbf8 	bl	800415c <HAL_RCC_GetPCLK2Freq>
 800596c:	61f8      	str	r0, [r7, #28]
        break;
 800596e:	e010      	b.n	8005992 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005970:	4b1e      	ldr	r3, [pc, #120]	@ (80059ec <UART_SetConfig+0x56c>)
 8005972:	61fb      	str	r3, [r7, #28]
        break;
 8005974:	e00d      	b.n	8005992 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005976:	f7fe fb43 	bl	8004000 <HAL_RCC_GetSysClockFreq>
 800597a:	61f8      	str	r0, [r7, #28]
        break;
 800597c:	e009      	b.n	8005992 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800597e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005982:	61fb      	str	r3, [r7, #28]
        break;
 8005984:	e005      	b.n	8005992 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005986:	2300      	movs	r3, #0
 8005988:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005990:	bf00      	nop
    }

    if (pclk != 0U)
 8005992:	69fb      	ldr	r3, [r7, #28]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d019      	beq.n	80059cc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	085a      	lsrs	r2, r3, #1
 800599e:	69fb      	ldr	r3, [r7, #28]
 80059a0:	441a      	add	r2, r3
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80059aa:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059ac:	69bb      	ldr	r3, [r7, #24]
 80059ae:	2b0f      	cmp	r3, #15
 80059b0:	d909      	bls.n	80059c6 <UART_SetConfig+0x546>
 80059b2:	69bb      	ldr	r3, [r7, #24]
 80059b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059b8:	d205      	bcs.n	80059c6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80059ba:	69bb      	ldr	r3, [r7, #24]
 80059bc:	b29a      	uxth	r2, r3
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	60da      	str	r2, [r3, #12]
 80059c4:	e002      	b.n	80059cc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2200      	movs	r2, #0
 80059d0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2200      	movs	r2, #0
 80059d6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80059d8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3728      	adds	r7, #40	@ 0x28
 80059e0:	46bd      	mov	sp, r7
 80059e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059e6:	bf00      	nop
 80059e8:	40008000 	.word	0x40008000
 80059ec:	00f42400 	.word	0x00f42400

080059f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b083      	sub	sp, #12
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059fc:	f003 0308 	and.w	r3, r3, #8
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d00a      	beq.n	8005a1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	430a      	orrs	r2, r1
 8005a18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a1e:	f003 0301 	and.w	r3, r3, #1
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d00a      	beq.n	8005a3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	430a      	orrs	r2, r1
 8005a3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a40:	f003 0302 	and.w	r3, r3, #2
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d00a      	beq.n	8005a5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	430a      	orrs	r2, r1
 8005a5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a62:	f003 0304 	and.w	r3, r3, #4
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d00a      	beq.n	8005a80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	430a      	orrs	r2, r1
 8005a7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a84:	f003 0310 	and.w	r3, r3, #16
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d00a      	beq.n	8005aa2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	430a      	orrs	r2, r1
 8005aa0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aa6:	f003 0320 	and.w	r3, r3, #32
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d00a      	beq.n	8005ac4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	430a      	orrs	r2, r1
 8005ac2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ac8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d01a      	beq.n	8005b06 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	430a      	orrs	r2, r1
 8005ae4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005aee:	d10a      	bne.n	8005b06 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	430a      	orrs	r2, r1
 8005b04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d00a      	beq.n	8005b28 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	430a      	orrs	r2, r1
 8005b26:	605a      	str	r2, [r3, #4]
  }
}
 8005b28:	bf00      	nop
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b098      	sub	sp, #96	@ 0x60
 8005b38:	af02      	add	r7, sp, #8
 8005b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b44:	f7fc fb2c 	bl	80021a0 <HAL_GetTick>
 8005b48:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 0308 	and.w	r3, r3, #8
 8005b54:	2b08      	cmp	r3, #8
 8005b56:	d12e      	bne.n	8005bb6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b58:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005b5c:	9300      	str	r3, [sp, #0]
 8005b5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b60:	2200      	movs	r2, #0
 8005b62:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f000 f88c 	bl	8005c84 <UART_WaitOnFlagUntilTimeout>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d021      	beq.n	8005bb6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b7a:	e853 3f00 	ldrex	r3, [r3]
 8005b7e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b86:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	461a      	mov	r2, r3
 8005b8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b90:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b92:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b94:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005b96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b98:	e841 2300 	strex	r3, r2, [r1]
 8005b9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d1e6      	bne.n	8005b72 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2220      	movs	r2, #32
 8005ba8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bb2:	2303      	movs	r3, #3
 8005bb4:	e062      	b.n	8005c7c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f003 0304 	and.w	r3, r3, #4
 8005bc0:	2b04      	cmp	r3, #4
 8005bc2:	d149      	bne.n	8005c58 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005bc4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005bc8:	9300      	str	r3, [sp, #0]
 8005bca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f000 f856 	bl	8005c84 <UART_WaitOnFlagUntilTimeout>
 8005bd8:	4603      	mov	r3, r0
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d03c      	beq.n	8005c58 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be6:	e853 3f00 	ldrex	r3, [r3]
 8005bea:	623b      	str	r3, [r7, #32]
   return(result);
 8005bec:	6a3b      	ldr	r3, [r7, #32]
 8005bee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005bf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bfc:	633b      	str	r3, [r7, #48]	@ 0x30
 8005bfe:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c00:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c04:	e841 2300 	strex	r3, r2, [r1]
 8005c08:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d1e6      	bne.n	8005bde <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	3308      	adds	r3, #8
 8005c16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	e853 3f00 	ldrex	r3, [r3]
 8005c1e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	f023 0301 	bic.w	r3, r3, #1
 8005c26:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	3308      	adds	r3, #8
 8005c2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c30:	61fa      	str	r2, [r7, #28]
 8005c32:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c34:	69b9      	ldr	r1, [r7, #24]
 8005c36:	69fa      	ldr	r2, [r7, #28]
 8005c38:	e841 2300 	strex	r3, r2, [r1]
 8005c3c:	617b      	str	r3, [r7, #20]
   return(result);
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d1e5      	bne.n	8005c10 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2220      	movs	r2, #32
 8005c48:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c54:	2303      	movs	r3, #3
 8005c56:	e011      	b.n	8005c7c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2220      	movs	r2, #32
 8005c5c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2220      	movs	r2, #32
 8005c62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2200      	movs	r2, #0
 8005c76:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005c7a:	2300      	movs	r3, #0
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3758      	adds	r7, #88	@ 0x58
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b084      	sub	sp, #16
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	60f8      	str	r0, [r7, #12]
 8005c8c:	60b9      	str	r1, [r7, #8]
 8005c8e:	603b      	str	r3, [r7, #0]
 8005c90:	4613      	mov	r3, r2
 8005c92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c94:	e04f      	b.n	8005d36 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c9c:	d04b      	beq.n	8005d36 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c9e:	f7fc fa7f 	bl	80021a0 <HAL_GetTick>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	1ad3      	subs	r3, r2, r3
 8005ca8:	69ba      	ldr	r2, [r7, #24]
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d302      	bcc.n	8005cb4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005cae:	69bb      	ldr	r3, [r7, #24]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d101      	bne.n	8005cb8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005cb4:	2303      	movs	r3, #3
 8005cb6:	e04e      	b.n	8005d56 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 0304 	and.w	r3, r3, #4
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d037      	beq.n	8005d36 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	2b80      	cmp	r3, #128	@ 0x80
 8005cca:	d034      	beq.n	8005d36 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	2b40      	cmp	r3, #64	@ 0x40
 8005cd0:	d031      	beq.n	8005d36 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	69db      	ldr	r3, [r3, #28]
 8005cd8:	f003 0308 	and.w	r3, r3, #8
 8005cdc:	2b08      	cmp	r3, #8
 8005cde:	d110      	bne.n	8005d02 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	2208      	movs	r2, #8
 8005ce6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ce8:	68f8      	ldr	r0, [r7, #12]
 8005cea:	f000 f838 	bl	8005d5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2208      	movs	r2, #8
 8005cf2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e029      	b.n	8005d56 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	69db      	ldr	r3, [r3, #28]
 8005d08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d10:	d111      	bne.n	8005d36 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005d1a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d1c:	68f8      	ldr	r0, [r7, #12]
 8005d1e:	f000 f81e 	bl	8005d5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	2220      	movs	r2, #32
 8005d26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005d32:	2303      	movs	r3, #3
 8005d34:	e00f      	b.n	8005d56 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	69da      	ldr	r2, [r3, #28]
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	4013      	ands	r3, r2
 8005d40:	68ba      	ldr	r2, [r7, #8]
 8005d42:	429a      	cmp	r2, r3
 8005d44:	bf0c      	ite	eq
 8005d46:	2301      	moveq	r3, #1
 8005d48:	2300      	movne	r3, #0
 8005d4a:	b2db      	uxtb	r3, r3
 8005d4c:	461a      	mov	r2, r3
 8005d4e:	79fb      	ldrb	r3, [r7, #7]
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d0a0      	beq.n	8005c96 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d54:	2300      	movs	r3, #0
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	3710      	adds	r7, #16
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}

08005d5e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d5e:	b480      	push	{r7}
 8005d60:	b095      	sub	sp, #84	@ 0x54
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d6e:	e853 3f00 	ldrex	r3, [r3]
 8005d72:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d76:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	461a      	mov	r2, r3
 8005d82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d84:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d86:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d88:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d8a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d8c:	e841 2300 	strex	r3, r2, [r1]
 8005d90:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d1e6      	bne.n	8005d66 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	3308      	adds	r3, #8
 8005d9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da0:	6a3b      	ldr	r3, [r7, #32]
 8005da2:	e853 3f00 	ldrex	r3, [r3]
 8005da6:	61fb      	str	r3, [r7, #28]
   return(result);
 8005da8:	69fb      	ldr	r3, [r7, #28]
 8005daa:	f023 0301 	bic.w	r3, r3, #1
 8005dae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	3308      	adds	r3, #8
 8005db6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005db8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005dba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005dbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005dc0:	e841 2300 	strex	r3, r2, [r1]
 8005dc4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d1e5      	bne.n	8005d98 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	d118      	bne.n	8005e06 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	e853 3f00 	ldrex	r3, [r3]
 8005de0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	f023 0310 	bic.w	r3, r3, #16
 8005de8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	461a      	mov	r2, r3
 8005df0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005df2:	61bb      	str	r3, [r7, #24]
 8005df4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df6:	6979      	ldr	r1, [r7, #20]
 8005df8:	69ba      	ldr	r2, [r7, #24]
 8005dfa:	e841 2300 	strex	r3, r2, [r1]
 8005dfe:	613b      	str	r3, [r7, #16]
   return(result);
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d1e6      	bne.n	8005dd4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2220      	movs	r2, #32
 8005e0a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2200      	movs	r2, #0
 8005e18:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005e1a:	bf00      	nop
 8005e1c:	3754      	adds	r7, #84	@ 0x54
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e24:	4770      	bx	lr
	...

08005e28 <std>:
 8005e28:	2300      	movs	r3, #0
 8005e2a:	b510      	push	{r4, lr}
 8005e2c:	4604      	mov	r4, r0
 8005e2e:	e9c0 3300 	strd	r3, r3, [r0]
 8005e32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e36:	6083      	str	r3, [r0, #8]
 8005e38:	8181      	strh	r1, [r0, #12]
 8005e3a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005e3c:	81c2      	strh	r2, [r0, #14]
 8005e3e:	6183      	str	r3, [r0, #24]
 8005e40:	4619      	mov	r1, r3
 8005e42:	2208      	movs	r2, #8
 8005e44:	305c      	adds	r0, #92	@ 0x5c
 8005e46:	f000 f9f9 	bl	800623c <memset>
 8005e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8005e80 <std+0x58>)
 8005e4c:	6263      	str	r3, [r4, #36]	@ 0x24
 8005e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8005e84 <std+0x5c>)
 8005e50:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005e52:	4b0d      	ldr	r3, [pc, #52]	@ (8005e88 <std+0x60>)
 8005e54:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005e56:	4b0d      	ldr	r3, [pc, #52]	@ (8005e8c <std+0x64>)
 8005e58:	6323      	str	r3, [r4, #48]	@ 0x30
 8005e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8005e90 <std+0x68>)
 8005e5c:	6224      	str	r4, [r4, #32]
 8005e5e:	429c      	cmp	r4, r3
 8005e60:	d006      	beq.n	8005e70 <std+0x48>
 8005e62:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005e66:	4294      	cmp	r4, r2
 8005e68:	d002      	beq.n	8005e70 <std+0x48>
 8005e6a:	33d0      	adds	r3, #208	@ 0xd0
 8005e6c:	429c      	cmp	r4, r3
 8005e6e:	d105      	bne.n	8005e7c <std+0x54>
 8005e70:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005e74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e78:	f000 ba58 	b.w	800632c <__retarget_lock_init_recursive>
 8005e7c:	bd10      	pop	{r4, pc}
 8005e7e:	bf00      	nop
 8005e80:	0800608d 	.word	0x0800608d
 8005e84:	080060af 	.word	0x080060af
 8005e88:	080060e7 	.word	0x080060e7
 8005e8c:	0800610b 	.word	0x0800610b
 8005e90:	200005dc 	.word	0x200005dc

08005e94 <stdio_exit_handler>:
 8005e94:	4a02      	ldr	r2, [pc, #8]	@ (8005ea0 <stdio_exit_handler+0xc>)
 8005e96:	4903      	ldr	r1, [pc, #12]	@ (8005ea4 <stdio_exit_handler+0x10>)
 8005e98:	4803      	ldr	r0, [pc, #12]	@ (8005ea8 <stdio_exit_handler+0x14>)
 8005e9a:	f000 b869 	b.w	8005f70 <_fwalk_sglue>
 8005e9e:	bf00      	nop
 8005ea0:	2000000c 	.word	0x2000000c
 8005ea4:	08006be5 	.word	0x08006be5
 8005ea8:	2000001c 	.word	0x2000001c

08005eac <cleanup_stdio>:
 8005eac:	6841      	ldr	r1, [r0, #4]
 8005eae:	4b0c      	ldr	r3, [pc, #48]	@ (8005ee0 <cleanup_stdio+0x34>)
 8005eb0:	4299      	cmp	r1, r3
 8005eb2:	b510      	push	{r4, lr}
 8005eb4:	4604      	mov	r4, r0
 8005eb6:	d001      	beq.n	8005ebc <cleanup_stdio+0x10>
 8005eb8:	f000 fe94 	bl	8006be4 <_fflush_r>
 8005ebc:	68a1      	ldr	r1, [r4, #8]
 8005ebe:	4b09      	ldr	r3, [pc, #36]	@ (8005ee4 <cleanup_stdio+0x38>)
 8005ec0:	4299      	cmp	r1, r3
 8005ec2:	d002      	beq.n	8005eca <cleanup_stdio+0x1e>
 8005ec4:	4620      	mov	r0, r4
 8005ec6:	f000 fe8d 	bl	8006be4 <_fflush_r>
 8005eca:	68e1      	ldr	r1, [r4, #12]
 8005ecc:	4b06      	ldr	r3, [pc, #24]	@ (8005ee8 <cleanup_stdio+0x3c>)
 8005ece:	4299      	cmp	r1, r3
 8005ed0:	d004      	beq.n	8005edc <cleanup_stdio+0x30>
 8005ed2:	4620      	mov	r0, r4
 8005ed4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ed8:	f000 be84 	b.w	8006be4 <_fflush_r>
 8005edc:	bd10      	pop	{r4, pc}
 8005ede:	bf00      	nop
 8005ee0:	200005dc 	.word	0x200005dc
 8005ee4:	20000644 	.word	0x20000644
 8005ee8:	200006ac 	.word	0x200006ac

08005eec <global_stdio_init.part.0>:
 8005eec:	b510      	push	{r4, lr}
 8005eee:	4b0b      	ldr	r3, [pc, #44]	@ (8005f1c <global_stdio_init.part.0+0x30>)
 8005ef0:	4c0b      	ldr	r4, [pc, #44]	@ (8005f20 <global_stdio_init.part.0+0x34>)
 8005ef2:	4a0c      	ldr	r2, [pc, #48]	@ (8005f24 <global_stdio_init.part.0+0x38>)
 8005ef4:	601a      	str	r2, [r3, #0]
 8005ef6:	4620      	mov	r0, r4
 8005ef8:	2200      	movs	r2, #0
 8005efa:	2104      	movs	r1, #4
 8005efc:	f7ff ff94 	bl	8005e28 <std>
 8005f00:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005f04:	2201      	movs	r2, #1
 8005f06:	2109      	movs	r1, #9
 8005f08:	f7ff ff8e 	bl	8005e28 <std>
 8005f0c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005f10:	2202      	movs	r2, #2
 8005f12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f16:	2112      	movs	r1, #18
 8005f18:	f7ff bf86 	b.w	8005e28 <std>
 8005f1c:	20000714 	.word	0x20000714
 8005f20:	200005dc 	.word	0x200005dc
 8005f24:	08005e95 	.word	0x08005e95

08005f28 <__sfp_lock_acquire>:
 8005f28:	4801      	ldr	r0, [pc, #4]	@ (8005f30 <__sfp_lock_acquire+0x8>)
 8005f2a:	f000 ba00 	b.w	800632e <__retarget_lock_acquire_recursive>
 8005f2e:	bf00      	nop
 8005f30:	2000071d 	.word	0x2000071d

08005f34 <__sfp_lock_release>:
 8005f34:	4801      	ldr	r0, [pc, #4]	@ (8005f3c <__sfp_lock_release+0x8>)
 8005f36:	f000 b9fb 	b.w	8006330 <__retarget_lock_release_recursive>
 8005f3a:	bf00      	nop
 8005f3c:	2000071d 	.word	0x2000071d

08005f40 <__sinit>:
 8005f40:	b510      	push	{r4, lr}
 8005f42:	4604      	mov	r4, r0
 8005f44:	f7ff fff0 	bl	8005f28 <__sfp_lock_acquire>
 8005f48:	6a23      	ldr	r3, [r4, #32]
 8005f4a:	b11b      	cbz	r3, 8005f54 <__sinit+0x14>
 8005f4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f50:	f7ff bff0 	b.w	8005f34 <__sfp_lock_release>
 8005f54:	4b04      	ldr	r3, [pc, #16]	@ (8005f68 <__sinit+0x28>)
 8005f56:	6223      	str	r3, [r4, #32]
 8005f58:	4b04      	ldr	r3, [pc, #16]	@ (8005f6c <__sinit+0x2c>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d1f5      	bne.n	8005f4c <__sinit+0xc>
 8005f60:	f7ff ffc4 	bl	8005eec <global_stdio_init.part.0>
 8005f64:	e7f2      	b.n	8005f4c <__sinit+0xc>
 8005f66:	bf00      	nop
 8005f68:	08005ead 	.word	0x08005ead
 8005f6c:	20000714 	.word	0x20000714

08005f70 <_fwalk_sglue>:
 8005f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f74:	4607      	mov	r7, r0
 8005f76:	4688      	mov	r8, r1
 8005f78:	4614      	mov	r4, r2
 8005f7a:	2600      	movs	r6, #0
 8005f7c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005f80:	f1b9 0901 	subs.w	r9, r9, #1
 8005f84:	d505      	bpl.n	8005f92 <_fwalk_sglue+0x22>
 8005f86:	6824      	ldr	r4, [r4, #0]
 8005f88:	2c00      	cmp	r4, #0
 8005f8a:	d1f7      	bne.n	8005f7c <_fwalk_sglue+0xc>
 8005f8c:	4630      	mov	r0, r6
 8005f8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f92:	89ab      	ldrh	r3, [r5, #12]
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d907      	bls.n	8005fa8 <_fwalk_sglue+0x38>
 8005f98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005f9c:	3301      	adds	r3, #1
 8005f9e:	d003      	beq.n	8005fa8 <_fwalk_sglue+0x38>
 8005fa0:	4629      	mov	r1, r5
 8005fa2:	4638      	mov	r0, r7
 8005fa4:	47c0      	blx	r8
 8005fa6:	4306      	orrs	r6, r0
 8005fa8:	3568      	adds	r5, #104	@ 0x68
 8005faa:	e7e9      	b.n	8005f80 <_fwalk_sglue+0x10>

08005fac <iprintf>:
 8005fac:	b40f      	push	{r0, r1, r2, r3}
 8005fae:	b507      	push	{r0, r1, r2, lr}
 8005fb0:	4906      	ldr	r1, [pc, #24]	@ (8005fcc <iprintf+0x20>)
 8005fb2:	ab04      	add	r3, sp, #16
 8005fb4:	6808      	ldr	r0, [r1, #0]
 8005fb6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fba:	6881      	ldr	r1, [r0, #8]
 8005fbc:	9301      	str	r3, [sp, #4]
 8005fbe:	f000 fae9 	bl	8006594 <_vfiprintf_r>
 8005fc2:	b003      	add	sp, #12
 8005fc4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005fc8:	b004      	add	sp, #16
 8005fca:	4770      	bx	lr
 8005fcc:	20000018 	.word	0x20000018

08005fd0 <_puts_r>:
 8005fd0:	6a03      	ldr	r3, [r0, #32]
 8005fd2:	b570      	push	{r4, r5, r6, lr}
 8005fd4:	6884      	ldr	r4, [r0, #8]
 8005fd6:	4605      	mov	r5, r0
 8005fd8:	460e      	mov	r6, r1
 8005fda:	b90b      	cbnz	r3, 8005fe0 <_puts_r+0x10>
 8005fdc:	f7ff ffb0 	bl	8005f40 <__sinit>
 8005fe0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005fe2:	07db      	lsls	r3, r3, #31
 8005fe4:	d405      	bmi.n	8005ff2 <_puts_r+0x22>
 8005fe6:	89a3      	ldrh	r3, [r4, #12]
 8005fe8:	0598      	lsls	r0, r3, #22
 8005fea:	d402      	bmi.n	8005ff2 <_puts_r+0x22>
 8005fec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005fee:	f000 f99e 	bl	800632e <__retarget_lock_acquire_recursive>
 8005ff2:	89a3      	ldrh	r3, [r4, #12]
 8005ff4:	0719      	lsls	r1, r3, #28
 8005ff6:	d502      	bpl.n	8005ffe <_puts_r+0x2e>
 8005ff8:	6923      	ldr	r3, [r4, #16]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d135      	bne.n	800606a <_puts_r+0x9a>
 8005ffe:	4621      	mov	r1, r4
 8006000:	4628      	mov	r0, r5
 8006002:	f000 f8c5 	bl	8006190 <__swsetup_r>
 8006006:	b380      	cbz	r0, 800606a <_puts_r+0x9a>
 8006008:	f04f 35ff 	mov.w	r5, #4294967295
 800600c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800600e:	07da      	lsls	r2, r3, #31
 8006010:	d405      	bmi.n	800601e <_puts_r+0x4e>
 8006012:	89a3      	ldrh	r3, [r4, #12]
 8006014:	059b      	lsls	r3, r3, #22
 8006016:	d402      	bmi.n	800601e <_puts_r+0x4e>
 8006018:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800601a:	f000 f989 	bl	8006330 <__retarget_lock_release_recursive>
 800601e:	4628      	mov	r0, r5
 8006020:	bd70      	pop	{r4, r5, r6, pc}
 8006022:	2b00      	cmp	r3, #0
 8006024:	da04      	bge.n	8006030 <_puts_r+0x60>
 8006026:	69a2      	ldr	r2, [r4, #24]
 8006028:	429a      	cmp	r2, r3
 800602a:	dc17      	bgt.n	800605c <_puts_r+0x8c>
 800602c:	290a      	cmp	r1, #10
 800602e:	d015      	beq.n	800605c <_puts_r+0x8c>
 8006030:	6823      	ldr	r3, [r4, #0]
 8006032:	1c5a      	adds	r2, r3, #1
 8006034:	6022      	str	r2, [r4, #0]
 8006036:	7019      	strb	r1, [r3, #0]
 8006038:	68a3      	ldr	r3, [r4, #8]
 800603a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800603e:	3b01      	subs	r3, #1
 8006040:	60a3      	str	r3, [r4, #8]
 8006042:	2900      	cmp	r1, #0
 8006044:	d1ed      	bne.n	8006022 <_puts_r+0x52>
 8006046:	2b00      	cmp	r3, #0
 8006048:	da11      	bge.n	800606e <_puts_r+0x9e>
 800604a:	4622      	mov	r2, r4
 800604c:	210a      	movs	r1, #10
 800604e:	4628      	mov	r0, r5
 8006050:	f000 f85f 	bl	8006112 <__swbuf_r>
 8006054:	3001      	adds	r0, #1
 8006056:	d0d7      	beq.n	8006008 <_puts_r+0x38>
 8006058:	250a      	movs	r5, #10
 800605a:	e7d7      	b.n	800600c <_puts_r+0x3c>
 800605c:	4622      	mov	r2, r4
 800605e:	4628      	mov	r0, r5
 8006060:	f000 f857 	bl	8006112 <__swbuf_r>
 8006064:	3001      	adds	r0, #1
 8006066:	d1e7      	bne.n	8006038 <_puts_r+0x68>
 8006068:	e7ce      	b.n	8006008 <_puts_r+0x38>
 800606a:	3e01      	subs	r6, #1
 800606c:	e7e4      	b.n	8006038 <_puts_r+0x68>
 800606e:	6823      	ldr	r3, [r4, #0]
 8006070:	1c5a      	adds	r2, r3, #1
 8006072:	6022      	str	r2, [r4, #0]
 8006074:	220a      	movs	r2, #10
 8006076:	701a      	strb	r2, [r3, #0]
 8006078:	e7ee      	b.n	8006058 <_puts_r+0x88>
	...

0800607c <puts>:
 800607c:	4b02      	ldr	r3, [pc, #8]	@ (8006088 <puts+0xc>)
 800607e:	4601      	mov	r1, r0
 8006080:	6818      	ldr	r0, [r3, #0]
 8006082:	f7ff bfa5 	b.w	8005fd0 <_puts_r>
 8006086:	bf00      	nop
 8006088:	20000018 	.word	0x20000018

0800608c <__sread>:
 800608c:	b510      	push	{r4, lr}
 800608e:	460c      	mov	r4, r1
 8006090:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006094:	f000 f8fc 	bl	8006290 <_read_r>
 8006098:	2800      	cmp	r0, #0
 800609a:	bfab      	itete	ge
 800609c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800609e:	89a3      	ldrhlt	r3, [r4, #12]
 80060a0:	181b      	addge	r3, r3, r0
 80060a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80060a6:	bfac      	ite	ge
 80060a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80060aa:	81a3      	strhlt	r3, [r4, #12]
 80060ac:	bd10      	pop	{r4, pc}

080060ae <__swrite>:
 80060ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060b2:	461f      	mov	r7, r3
 80060b4:	898b      	ldrh	r3, [r1, #12]
 80060b6:	05db      	lsls	r3, r3, #23
 80060b8:	4605      	mov	r5, r0
 80060ba:	460c      	mov	r4, r1
 80060bc:	4616      	mov	r6, r2
 80060be:	d505      	bpl.n	80060cc <__swrite+0x1e>
 80060c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060c4:	2302      	movs	r3, #2
 80060c6:	2200      	movs	r2, #0
 80060c8:	f000 f8d0 	bl	800626c <_lseek_r>
 80060cc:	89a3      	ldrh	r3, [r4, #12]
 80060ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80060d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80060d6:	81a3      	strh	r3, [r4, #12]
 80060d8:	4632      	mov	r2, r6
 80060da:	463b      	mov	r3, r7
 80060dc:	4628      	mov	r0, r5
 80060de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060e2:	f000 b8e7 	b.w	80062b4 <_write_r>

080060e6 <__sseek>:
 80060e6:	b510      	push	{r4, lr}
 80060e8:	460c      	mov	r4, r1
 80060ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060ee:	f000 f8bd 	bl	800626c <_lseek_r>
 80060f2:	1c43      	adds	r3, r0, #1
 80060f4:	89a3      	ldrh	r3, [r4, #12]
 80060f6:	bf15      	itete	ne
 80060f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80060fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80060fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006102:	81a3      	strheq	r3, [r4, #12]
 8006104:	bf18      	it	ne
 8006106:	81a3      	strhne	r3, [r4, #12]
 8006108:	bd10      	pop	{r4, pc}

0800610a <__sclose>:
 800610a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800610e:	f000 b89d 	b.w	800624c <_close_r>

08006112 <__swbuf_r>:
 8006112:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006114:	460e      	mov	r6, r1
 8006116:	4614      	mov	r4, r2
 8006118:	4605      	mov	r5, r0
 800611a:	b118      	cbz	r0, 8006124 <__swbuf_r+0x12>
 800611c:	6a03      	ldr	r3, [r0, #32]
 800611e:	b90b      	cbnz	r3, 8006124 <__swbuf_r+0x12>
 8006120:	f7ff ff0e 	bl	8005f40 <__sinit>
 8006124:	69a3      	ldr	r3, [r4, #24]
 8006126:	60a3      	str	r3, [r4, #8]
 8006128:	89a3      	ldrh	r3, [r4, #12]
 800612a:	071a      	lsls	r2, r3, #28
 800612c:	d501      	bpl.n	8006132 <__swbuf_r+0x20>
 800612e:	6923      	ldr	r3, [r4, #16]
 8006130:	b943      	cbnz	r3, 8006144 <__swbuf_r+0x32>
 8006132:	4621      	mov	r1, r4
 8006134:	4628      	mov	r0, r5
 8006136:	f000 f82b 	bl	8006190 <__swsetup_r>
 800613a:	b118      	cbz	r0, 8006144 <__swbuf_r+0x32>
 800613c:	f04f 37ff 	mov.w	r7, #4294967295
 8006140:	4638      	mov	r0, r7
 8006142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006144:	6823      	ldr	r3, [r4, #0]
 8006146:	6922      	ldr	r2, [r4, #16]
 8006148:	1a98      	subs	r0, r3, r2
 800614a:	6963      	ldr	r3, [r4, #20]
 800614c:	b2f6      	uxtb	r6, r6
 800614e:	4283      	cmp	r3, r0
 8006150:	4637      	mov	r7, r6
 8006152:	dc05      	bgt.n	8006160 <__swbuf_r+0x4e>
 8006154:	4621      	mov	r1, r4
 8006156:	4628      	mov	r0, r5
 8006158:	f000 fd44 	bl	8006be4 <_fflush_r>
 800615c:	2800      	cmp	r0, #0
 800615e:	d1ed      	bne.n	800613c <__swbuf_r+0x2a>
 8006160:	68a3      	ldr	r3, [r4, #8]
 8006162:	3b01      	subs	r3, #1
 8006164:	60a3      	str	r3, [r4, #8]
 8006166:	6823      	ldr	r3, [r4, #0]
 8006168:	1c5a      	adds	r2, r3, #1
 800616a:	6022      	str	r2, [r4, #0]
 800616c:	701e      	strb	r6, [r3, #0]
 800616e:	6962      	ldr	r2, [r4, #20]
 8006170:	1c43      	adds	r3, r0, #1
 8006172:	429a      	cmp	r2, r3
 8006174:	d004      	beq.n	8006180 <__swbuf_r+0x6e>
 8006176:	89a3      	ldrh	r3, [r4, #12]
 8006178:	07db      	lsls	r3, r3, #31
 800617a:	d5e1      	bpl.n	8006140 <__swbuf_r+0x2e>
 800617c:	2e0a      	cmp	r6, #10
 800617e:	d1df      	bne.n	8006140 <__swbuf_r+0x2e>
 8006180:	4621      	mov	r1, r4
 8006182:	4628      	mov	r0, r5
 8006184:	f000 fd2e 	bl	8006be4 <_fflush_r>
 8006188:	2800      	cmp	r0, #0
 800618a:	d0d9      	beq.n	8006140 <__swbuf_r+0x2e>
 800618c:	e7d6      	b.n	800613c <__swbuf_r+0x2a>
	...

08006190 <__swsetup_r>:
 8006190:	b538      	push	{r3, r4, r5, lr}
 8006192:	4b29      	ldr	r3, [pc, #164]	@ (8006238 <__swsetup_r+0xa8>)
 8006194:	4605      	mov	r5, r0
 8006196:	6818      	ldr	r0, [r3, #0]
 8006198:	460c      	mov	r4, r1
 800619a:	b118      	cbz	r0, 80061a4 <__swsetup_r+0x14>
 800619c:	6a03      	ldr	r3, [r0, #32]
 800619e:	b90b      	cbnz	r3, 80061a4 <__swsetup_r+0x14>
 80061a0:	f7ff fece 	bl	8005f40 <__sinit>
 80061a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061a8:	0719      	lsls	r1, r3, #28
 80061aa:	d422      	bmi.n	80061f2 <__swsetup_r+0x62>
 80061ac:	06da      	lsls	r2, r3, #27
 80061ae:	d407      	bmi.n	80061c0 <__swsetup_r+0x30>
 80061b0:	2209      	movs	r2, #9
 80061b2:	602a      	str	r2, [r5, #0]
 80061b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061b8:	81a3      	strh	r3, [r4, #12]
 80061ba:	f04f 30ff 	mov.w	r0, #4294967295
 80061be:	e033      	b.n	8006228 <__swsetup_r+0x98>
 80061c0:	0758      	lsls	r0, r3, #29
 80061c2:	d512      	bpl.n	80061ea <__swsetup_r+0x5a>
 80061c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80061c6:	b141      	cbz	r1, 80061da <__swsetup_r+0x4a>
 80061c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80061cc:	4299      	cmp	r1, r3
 80061ce:	d002      	beq.n	80061d6 <__swsetup_r+0x46>
 80061d0:	4628      	mov	r0, r5
 80061d2:	f000 f8bd 	bl	8006350 <_free_r>
 80061d6:	2300      	movs	r3, #0
 80061d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80061da:	89a3      	ldrh	r3, [r4, #12]
 80061dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80061e0:	81a3      	strh	r3, [r4, #12]
 80061e2:	2300      	movs	r3, #0
 80061e4:	6063      	str	r3, [r4, #4]
 80061e6:	6923      	ldr	r3, [r4, #16]
 80061e8:	6023      	str	r3, [r4, #0]
 80061ea:	89a3      	ldrh	r3, [r4, #12]
 80061ec:	f043 0308 	orr.w	r3, r3, #8
 80061f0:	81a3      	strh	r3, [r4, #12]
 80061f2:	6923      	ldr	r3, [r4, #16]
 80061f4:	b94b      	cbnz	r3, 800620a <__swsetup_r+0x7a>
 80061f6:	89a3      	ldrh	r3, [r4, #12]
 80061f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80061fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006200:	d003      	beq.n	800620a <__swsetup_r+0x7a>
 8006202:	4621      	mov	r1, r4
 8006204:	4628      	mov	r0, r5
 8006206:	f000 fd3b 	bl	8006c80 <__smakebuf_r>
 800620a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800620e:	f013 0201 	ands.w	r2, r3, #1
 8006212:	d00a      	beq.n	800622a <__swsetup_r+0x9a>
 8006214:	2200      	movs	r2, #0
 8006216:	60a2      	str	r2, [r4, #8]
 8006218:	6962      	ldr	r2, [r4, #20]
 800621a:	4252      	negs	r2, r2
 800621c:	61a2      	str	r2, [r4, #24]
 800621e:	6922      	ldr	r2, [r4, #16]
 8006220:	b942      	cbnz	r2, 8006234 <__swsetup_r+0xa4>
 8006222:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006226:	d1c5      	bne.n	80061b4 <__swsetup_r+0x24>
 8006228:	bd38      	pop	{r3, r4, r5, pc}
 800622a:	0799      	lsls	r1, r3, #30
 800622c:	bf58      	it	pl
 800622e:	6962      	ldrpl	r2, [r4, #20]
 8006230:	60a2      	str	r2, [r4, #8]
 8006232:	e7f4      	b.n	800621e <__swsetup_r+0x8e>
 8006234:	2000      	movs	r0, #0
 8006236:	e7f7      	b.n	8006228 <__swsetup_r+0x98>
 8006238:	20000018 	.word	0x20000018

0800623c <memset>:
 800623c:	4402      	add	r2, r0
 800623e:	4603      	mov	r3, r0
 8006240:	4293      	cmp	r3, r2
 8006242:	d100      	bne.n	8006246 <memset+0xa>
 8006244:	4770      	bx	lr
 8006246:	f803 1b01 	strb.w	r1, [r3], #1
 800624a:	e7f9      	b.n	8006240 <memset+0x4>

0800624c <_close_r>:
 800624c:	b538      	push	{r3, r4, r5, lr}
 800624e:	4d06      	ldr	r5, [pc, #24]	@ (8006268 <_close_r+0x1c>)
 8006250:	2300      	movs	r3, #0
 8006252:	4604      	mov	r4, r0
 8006254:	4608      	mov	r0, r1
 8006256:	602b      	str	r3, [r5, #0]
 8006258:	f7fb fe8c 	bl	8001f74 <_close>
 800625c:	1c43      	adds	r3, r0, #1
 800625e:	d102      	bne.n	8006266 <_close_r+0x1a>
 8006260:	682b      	ldr	r3, [r5, #0]
 8006262:	b103      	cbz	r3, 8006266 <_close_r+0x1a>
 8006264:	6023      	str	r3, [r4, #0]
 8006266:	bd38      	pop	{r3, r4, r5, pc}
 8006268:	20000718 	.word	0x20000718

0800626c <_lseek_r>:
 800626c:	b538      	push	{r3, r4, r5, lr}
 800626e:	4d07      	ldr	r5, [pc, #28]	@ (800628c <_lseek_r+0x20>)
 8006270:	4604      	mov	r4, r0
 8006272:	4608      	mov	r0, r1
 8006274:	4611      	mov	r1, r2
 8006276:	2200      	movs	r2, #0
 8006278:	602a      	str	r2, [r5, #0]
 800627a:	461a      	mov	r2, r3
 800627c:	f7fb fea1 	bl	8001fc2 <_lseek>
 8006280:	1c43      	adds	r3, r0, #1
 8006282:	d102      	bne.n	800628a <_lseek_r+0x1e>
 8006284:	682b      	ldr	r3, [r5, #0]
 8006286:	b103      	cbz	r3, 800628a <_lseek_r+0x1e>
 8006288:	6023      	str	r3, [r4, #0]
 800628a:	bd38      	pop	{r3, r4, r5, pc}
 800628c:	20000718 	.word	0x20000718

08006290 <_read_r>:
 8006290:	b538      	push	{r3, r4, r5, lr}
 8006292:	4d07      	ldr	r5, [pc, #28]	@ (80062b0 <_read_r+0x20>)
 8006294:	4604      	mov	r4, r0
 8006296:	4608      	mov	r0, r1
 8006298:	4611      	mov	r1, r2
 800629a:	2200      	movs	r2, #0
 800629c:	602a      	str	r2, [r5, #0]
 800629e:	461a      	mov	r2, r3
 80062a0:	f7fb fe2f 	bl	8001f02 <_read>
 80062a4:	1c43      	adds	r3, r0, #1
 80062a6:	d102      	bne.n	80062ae <_read_r+0x1e>
 80062a8:	682b      	ldr	r3, [r5, #0]
 80062aa:	b103      	cbz	r3, 80062ae <_read_r+0x1e>
 80062ac:	6023      	str	r3, [r4, #0]
 80062ae:	bd38      	pop	{r3, r4, r5, pc}
 80062b0:	20000718 	.word	0x20000718

080062b4 <_write_r>:
 80062b4:	b538      	push	{r3, r4, r5, lr}
 80062b6:	4d07      	ldr	r5, [pc, #28]	@ (80062d4 <_write_r+0x20>)
 80062b8:	4604      	mov	r4, r0
 80062ba:	4608      	mov	r0, r1
 80062bc:	4611      	mov	r1, r2
 80062be:	2200      	movs	r2, #0
 80062c0:	602a      	str	r2, [r5, #0]
 80062c2:	461a      	mov	r2, r3
 80062c4:	f7fb fe3a 	bl	8001f3c <_write>
 80062c8:	1c43      	adds	r3, r0, #1
 80062ca:	d102      	bne.n	80062d2 <_write_r+0x1e>
 80062cc:	682b      	ldr	r3, [r5, #0]
 80062ce:	b103      	cbz	r3, 80062d2 <_write_r+0x1e>
 80062d0:	6023      	str	r3, [r4, #0]
 80062d2:	bd38      	pop	{r3, r4, r5, pc}
 80062d4:	20000718 	.word	0x20000718

080062d8 <__errno>:
 80062d8:	4b01      	ldr	r3, [pc, #4]	@ (80062e0 <__errno+0x8>)
 80062da:	6818      	ldr	r0, [r3, #0]
 80062dc:	4770      	bx	lr
 80062de:	bf00      	nop
 80062e0:	20000018 	.word	0x20000018

080062e4 <__libc_init_array>:
 80062e4:	b570      	push	{r4, r5, r6, lr}
 80062e6:	4d0d      	ldr	r5, [pc, #52]	@ (800631c <__libc_init_array+0x38>)
 80062e8:	4c0d      	ldr	r4, [pc, #52]	@ (8006320 <__libc_init_array+0x3c>)
 80062ea:	1b64      	subs	r4, r4, r5
 80062ec:	10a4      	asrs	r4, r4, #2
 80062ee:	2600      	movs	r6, #0
 80062f0:	42a6      	cmp	r6, r4
 80062f2:	d109      	bne.n	8006308 <__libc_init_array+0x24>
 80062f4:	4d0b      	ldr	r5, [pc, #44]	@ (8006324 <__libc_init_array+0x40>)
 80062f6:	4c0c      	ldr	r4, [pc, #48]	@ (8006328 <__libc_init_array+0x44>)
 80062f8:	f000 fd30 	bl	8006d5c <_init>
 80062fc:	1b64      	subs	r4, r4, r5
 80062fe:	10a4      	asrs	r4, r4, #2
 8006300:	2600      	movs	r6, #0
 8006302:	42a6      	cmp	r6, r4
 8006304:	d105      	bne.n	8006312 <__libc_init_array+0x2e>
 8006306:	bd70      	pop	{r4, r5, r6, pc}
 8006308:	f855 3b04 	ldr.w	r3, [r5], #4
 800630c:	4798      	blx	r3
 800630e:	3601      	adds	r6, #1
 8006310:	e7ee      	b.n	80062f0 <__libc_init_array+0xc>
 8006312:	f855 3b04 	ldr.w	r3, [r5], #4
 8006316:	4798      	blx	r3
 8006318:	3601      	adds	r6, #1
 800631a:	e7f2      	b.n	8006302 <__libc_init_array+0x1e>
 800631c:	08007794 	.word	0x08007794
 8006320:	08007794 	.word	0x08007794
 8006324:	08007794 	.word	0x08007794
 8006328:	08007798 	.word	0x08007798

0800632c <__retarget_lock_init_recursive>:
 800632c:	4770      	bx	lr

0800632e <__retarget_lock_acquire_recursive>:
 800632e:	4770      	bx	lr

08006330 <__retarget_lock_release_recursive>:
 8006330:	4770      	bx	lr

08006332 <memcpy>:
 8006332:	440a      	add	r2, r1
 8006334:	4291      	cmp	r1, r2
 8006336:	f100 33ff 	add.w	r3, r0, #4294967295
 800633a:	d100      	bne.n	800633e <memcpy+0xc>
 800633c:	4770      	bx	lr
 800633e:	b510      	push	{r4, lr}
 8006340:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006344:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006348:	4291      	cmp	r1, r2
 800634a:	d1f9      	bne.n	8006340 <memcpy+0xe>
 800634c:	bd10      	pop	{r4, pc}
	...

08006350 <_free_r>:
 8006350:	b538      	push	{r3, r4, r5, lr}
 8006352:	4605      	mov	r5, r0
 8006354:	2900      	cmp	r1, #0
 8006356:	d041      	beq.n	80063dc <_free_r+0x8c>
 8006358:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800635c:	1f0c      	subs	r4, r1, #4
 800635e:	2b00      	cmp	r3, #0
 8006360:	bfb8      	it	lt
 8006362:	18e4      	addlt	r4, r4, r3
 8006364:	f000 f8e0 	bl	8006528 <__malloc_lock>
 8006368:	4a1d      	ldr	r2, [pc, #116]	@ (80063e0 <_free_r+0x90>)
 800636a:	6813      	ldr	r3, [r2, #0]
 800636c:	b933      	cbnz	r3, 800637c <_free_r+0x2c>
 800636e:	6063      	str	r3, [r4, #4]
 8006370:	6014      	str	r4, [r2, #0]
 8006372:	4628      	mov	r0, r5
 8006374:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006378:	f000 b8dc 	b.w	8006534 <__malloc_unlock>
 800637c:	42a3      	cmp	r3, r4
 800637e:	d908      	bls.n	8006392 <_free_r+0x42>
 8006380:	6820      	ldr	r0, [r4, #0]
 8006382:	1821      	adds	r1, r4, r0
 8006384:	428b      	cmp	r3, r1
 8006386:	bf01      	itttt	eq
 8006388:	6819      	ldreq	r1, [r3, #0]
 800638a:	685b      	ldreq	r3, [r3, #4]
 800638c:	1809      	addeq	r1, r1, r0
 800638e:	6021      	streq	r1, [r4, #0]
 8006390:	e7ed      	b.n	800636e <_free_r+0x1e>
 8006392:	461a      	mov	r2, r3
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	b10b      	cbz	r3, 800639c <_free_r+0x4c>
 8006398:	42a3      	cmp	r3, r4
 800639a:	d9fa      	bls.n	8006392 <_free_r+0x42>
 800639c:	6811      	ldr	r1, [r2, #0]
 800639e:	1850      	adds	r0, r2, r1
 80063a0:	42a0      	cmp	r0, r4
 80063a2:	d10b      	bne.n	80063bc <_free_r+0x6c>
 80063a4:	6820      	ldr	r0, [r4, #0]
 80063a6:	4401      	add	r1, r0
 80063a8:	1850      	adds	r0, r2, r1
 80063aa:	4283      	cmp	r3, r0
 80063ac:	6011      	str	r1, [r2, #0]
 80063ae:	d1e0      	bne.n	8006372 <_free_r+0x22>
 80063b0:	6818      	ldr	r0, [r3, #0]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	6053      	str	r3, [r2, #4]
 80063b6:	4408      	add	r0, r1
 80063b8:	6010      	str	r0, [r2, #0]
 80063ba:	e7da      	b.n	8006372 <_free_r+0x22>
 80063bc:	d902      	bls.n	80063c4 <_free_r+0x74>
 80063be:	230c      	movs	r3, #12
 80063c0:	602b      	str	r3, [r5, #0]
 80063c2:	e7d6      	b.n	8006372 <_free_r+0x22>
 80063c4:	6820      	ldr	r0, [r4, #0]
 80063c6:	1821      	adds	r1, r4, r0
 80063c8:	428b      	cmp	r3, r1
 80063ca:	bf04      	itt	eq
 80063cc:	6819      	ldreq	r1, [r3, #0]
 80063ce:	685b      	ldreq	r3, [r3, #4]
 80063d0:	6063      	str	r3, [r4, #4]
 80063d2:	bf04      	itt	eq
 80063d4:	1809      	addeq	r1, r1, r0
 80063d6:	6021      	streq	r1, [r4, #0]
 80063d8:	6054      	str	r4, [r2, #4]
 80063da:	e7ca      	b.n	8006372 <_free_r+0x22>
 80063dc:	bd38      	pop	{r3, r4, r5, pc}
 80063de:	bf00      	nop
 80063e0:	20000724 	.word	0x20000724

080063e4 <sbrk_aligned>:
 80063e4:	b570      	push	{r4, r5, r6, lr}
 80063e6:	4e0f      	ldr	r6, [pc, #60]	@ (8006424 <sbrk_aligned+0x40>)
 80063e8:	460c      	mov	r4, r1
 80063ea:	6831      	ldr	r1, [r6, #0]
 80063ec:	4605      	mov	r5, r0
 80063ee:	b911      	cbnz	r1, 80063f6 <sbrk_aligned+0x12>
 80063f0:	f000 fca4 	bl	8006d3c <_sbrk_r>
 80063f4:	6030      	str	r0, [r6, #0]
 80063f6:	4621      	mov	r1, r4
 80063f8:	4628      	mov	r0, r5
 80063fa:	f000 fc9f 	bl	8006d3c <_sbrk_r>
 80063fe:	1c43      	adds	r3, r0, #1
 8006400:	d103      	bne.n	800640a <sbrk_aligned+0x26>
 8006402:	f04f 34ff 	mov.w	r4, #4294967295
 8006406:	4620      	mov	r0, r4
 8006408:	bd70      	pop	{r4, r5, r6, pc}
 800640a:	1cc4      	adds	r4, r0, #3
 800640c:	f024 0403 	bic.w	r4, r4, #3
 8006410:	42a0      	cmp	r0, r4
 8006412:	d0f8      	beq.n	8006406 <sbrk_aligned+0x22>
 8006414:	1a21      	subs	r1, r4, r0
 8006416:	4628      	mov	r0, r5
 8006418:	f000 fc90 	bl	8006d3c <_sbrk_r>
 800641c:	3001      	adds	r0, #1
 800641e:	d1f2      	bne.n	8006406 <sbrk_aligned+0x22>
 8006420:	e7ef      	b.n	8006402 <sbrk_aligned+0x1e>
 8006422:	bf00      	nop
 8006424:	20000720 	.word	0x20000720

08006428 <_malloc_r>:
 8006428:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800642c:	1ccd      	adds	r5, r1, #3
 800642e:	f025 0503 	bic.w	r5, r5, #3
 8006432:	3508      	adds	r5, #8
 8006434:	2d0c      	cmp	r5, #12
 8006436:	bf38      	it	cc
 8006438:	250c      	movcc	r5, #12
 800643a:	2d00      	cmp	r5, #0
 800643c:	4606      	mov	r6, r0
 800643e:	db01      	blt.n	8006444 <_malloc_r+0x1c>
 8006440:	42a9      	cmp	r1, r5
 8006442:	d904      	bls.n	800644e <_malloc_r+0x26>
 8006444:	230c      	movs	r3, #12
 8006446:	6033      	str	r3, [r6, #0]
 8006448:	2000      	movs	r0, #0
 800644a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800644e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006524 <_malloc_r+0xfc>
 8006452:	f000 f869 	bl	8006528 <__malloc_lock>
 8006456:	f8d8 3000 	ldr.w	r3, [r8]
 800645a:	461c      	mov	r4, r3
 800645c:	bb44      	cbnz	r4, 80064b0 <_malloc_r+0x88>
 800645e:	4629      	mov	r1, r5
 8006460:	4630      	mov	r0, r6
 8006462:	f7ff ffbf 	bl	80063e4 <sbrk_aligned>
 8006466:	1c43      	adds	r3, r0, #1
 8006468:	4604      	mov	r4, r0
 800646a:	d158      	bne.n	800651e <_malloc_r+0xf6>
 800646c:	f8d8 4000 	ldr.w	r4, [r8]
 8006470:	4627      	mov	r7, r4
 8006472:	2f00      	cmp	r7, #0
 8006474:	d143      	bne.n	80064fe <_malloc_r+0xd6>
 8006476:	2c00      	cmp	r4, #0
 8006478:	d04b      	beq.n	8006512 <_malloc_r+0xea>
 800647a:	6823      	ldr	r3, [r4, #0]
 800647c:	4639      	mov	r1, r7
 800647e:	4630      	mov	r0, r6
 8006480:	eb04 0903 	add.w	r9, r4, r3
 8006484:	f000 fc5a 	bl	8006d3c <_sbrk_r>
 8006488:	4581      	cmp	r9, r0
 800648a:	d142      	bne.n	8006512 <_malloc_r+0xea>
 800648c:	6821      	ldr	r1, [r4, #0]
 800648e:	1a6d      	subs	r5, r5, r1
 8006490:	4629      	mov	r1, r5
 8006492:	4630      	mov	r0, r6
 8006494:	f7ff ffa6 	bl	80063e4 <sbrk_aligned>
 8006498:	3001      	adds	r0, #1
 800649a:	d03a      	beq.n	8006512 <_malloc_r+0xea>
 800649c:	6823      	ldr	r3, [r4, #0]
 800649e:	442b      	add	r3, r5
 80064a0:	6023      	str	r3, [r4, #0]
 80064a2:	f8d8 3000 	ldr.w	r3, [r8]
 80064a6:	685a      	ldr	r2, [r3, #4]
 80064a8:	bb62      	cbnz	r2, 8006504 <_malloc_r+0xdc>
 80064aa:	f8c8 7000 	str.w	r7, [r8]
 80064ae:	e00f      	b.n	80064d0 <_malloc_r+0xa8>
 80064b0:	6822      	ldr	r2, [r4, #0]
 80064b2:	1b52      	subs	r2, r2, r5
 80064b4:	d420      	bmi.n	80064f8 <_malloc_r+0xd0>
 80064b6:	2a0b      	cmp	r2, #11
 80064b8:	d917      	bls.n	80064ea <_malloc_r+0xc2>
 80064ba:	1961      	adds	r1, r4, r5
 80064bc:	42a3      	cmp	r3, r4
 80064be:	6025      	str	r5, [r4, #0]
 80064c0:	bf18      	it	ne
 80064c2:	6059      	strne	r1, [r3, #4]
 80064c4:	6863      	ldr	r3, [r4, #4]
 80064c6:	bf08      	it	eq
 80064c8:	f8c8 1000 	streq.w	r1, [r8]
 80064cc:	5162      	str	r2, [r4, r5]
 80064ce:	604b      	str	r3, [r1, #4]
 80064d0:	4630      	mov	r0, r6
 80064d2:	f000 f82f 	bl	8006534 <__malloc_unlock>
 80064d6:	f104 000b 	add.w	r0, r4, #11
 80064da:	1d23      	adds	r3, r4, #4
 80064dc:	f020 0007 	bic.w	r0, r0, #7
 80064e0:	1ac2      	subs	r2, r0, r3
 80064e2:	bf1c      	itt	ne
 80064e4:	1a1b      	subne	r3, r3, r0
 80064e6:	50a3      	strne	r3, [r4, r2]
 80064e8:	e7af      	b.n	800644a <_malloc_r+0x22>
 80064ea:	6862      	ldr	r2, [r4, #4]
 80064ec:	42a3      	cmp	r3, r4
 80064ee:	bf0c      	ite	eq
 80064f0:	f8c8 2000 	streq.w	r2, [r8]
 80064f4:	605a      	strne	r2, [r3, #4]
 80064f6:	e7eb      	b.n	80064d0 <_malloc_r+0xa8>
 80064f8:	4623      	mov	r3, r4
 80064fa:	6864      	ldr	r4, [r4, #4]
 80064fc:	e7ae      	b.n	800645c <_malloc_r+0x34>
 80064fe:	463c      	mov	r4, r7
 8006500:	687f      	ldr	r7, [r7, #4]
 8006502:	e7b6      	b.n	8006472 <_malloc_r+0x4a>
 8006504:	461a      	mov	r2, r3
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	42a3      	cmp	r3, r4
 800650a:	d1fb      	bne.n	8006504 <_malloc_r+0xdc>
 800650c:	2300      	movs	r3, #0
 800650e:	6053      	str	r3, [r2, #4]
 8006510:	e7de      	b.n	80064d0 <_malloc_r+0xa8>
 8006512:	230c      	movs	r3, #12
 8006514:	6033      	str	r3, [r6, #0]
 8006516:	4630      	mov	r0, r6
 8006518:	f000 f80c 	bl	8006534 <__malloc_unlock>
 800651c:	e794      	b.n	8006448 <_malloc_r+0x20>
 800651e:	6005      	str	r5, [r0, #0]
 8006520:	e7d6      	b.n	80064d0 <_malloc_r+0xa8>
 8006522:	bf00      	nop
 8006524:	20000724 	.word	0x20000724

08006528 <__malloc_lock>:
 8006528:	4801      	ldr	r0, [pc, #4]	@ (8006530 <__malloc_lock+0x8>)
 800652a:	f7ff bf00 	b.w	800632e <__retarget_lock_acquire_recursive>
 800652e:	bf00      	nop
 8006530:	2000071c 	.word	0x2000071c

08006534 <__malloc_unlock>:
 8006534:	4801      	ldr	r0, [pc, #4]	@ (800653c <__malloc_unlock+0x8>)
 8006536:	f7ff befb 	b.w	8006330 <__retarget_lock_release_recursive>
 800653a:	bf00      	nop
 800653c:	2000071c 	.word	0x2000071c

08006540 <__sfputc_r>:
 8006540:	6893      	ldr	r3, [r2, #8]
 8006542:	3b01      	subs	r3, #1
 8006544:	2b00      	cmp	r3, #0
 8006546:	b410      	push	{r4}
 8006548:	6093      	str	r3, [r2, #8]
 800654a:	da08      	bge.n	800655e <__sfputc_r+0x1e>
 800654c:	6994      	ldr	r4, [r2, #24]
 800654e:	42a3      	cmp	r3, r4
 8006550:	db01      	blt.n	8006556 <__sfputc_r+0x16>
 8006552:	290a      	cmp	r1, #10
 8006554:	d103      	bne.n	800655e <__sfputc_r+0x1e>
 8006556:	f85d 4b04 	ldr.w	r4, [sp], #4
 800655a:	f7ff bdda 	b.w	8006112 <__swbuf_r>
 800655e:	6813      	ldr	r3, [r2, #0]
 8006560:	1c58      	adds	r0, r3, #1
 8006562:	6010      	str	r0, [r2, #0]
 8006564:	7019      	strb	r1, [r3, #0]
 8006566:	4608      	mov	r0, r1
 8006568:	f85d 4b04 	ldr.w	r4, [sp], #4
 800656c:	4770      	bx	lr

0800656e <__sfputs_r>:
 800656e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006570:	4606      	mov	r6, r0
 8006572:	460f      	mov	r7, r1
 8006574:	4614      	mov	r4, r2
 8006576:	18d5      	adds	r5, r2, r3
 8006578:	42ac      	cmp	r4, r5
 800657a:	d101      	bne.n	8006580 <__sfputs_r+0x12>
 800657c:	2000      	movs	r0, #0
 800657e:	e007      	b.n	8006590 <__sfputs_r+0x22>
 8006580:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006584:	463a      	mov	r2, r7
 8006586:	4630      	mov	r0, r6
 8006588:	f7ff ffda 	bl	8006540 <__sfputc_r>
 800658c:	1c43      	adds	r3, r0, #1
 800658e:	d1f3      	bne.n	8006578 <__sfputs_r+0xa>
 8006590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006594 <_vfiprintf_r>:
 8006594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006598:	460d      	mov	r5, r1
 800659a:	b09d      	sub	sp, #116	@ 0x74
 800659c:	4614      	mov	r4, r2
 800659e:	4698      	mov	r8, r3
 80065a0:	4606      	mov	r6, r0
 80065a2:	b118      	cbz	r0, 80065ac <_vfiprintf_r+0x18>
 80065a4:	6a03      	ldr	r3, [r0, #32]
 80065a6:	b90b      	cbnz	r3, 80065ac <_vfiprintf_r+0x18>
 80065a8:	f7ff fcca 	bl	8005f40 <__sinit>
 80065ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80065ae:	07d9      	lsls	r1, r3, #31
 80065b0:	d405      	bmi.n	80065be <_vfiprintf_r+0x2a>
 80065b2:	89ab      	ldrh	r3, [r5, #12]
 80065b4:	059a      	lsls	r2, r3, #22
 80065b6:	d402      	bmi.n	80065be <_vfiprintf_r+0x2a>
 80065b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80065ba:	f7ff feb8 	bl	800632e <__retarget_lock_acquire_recursive>
 80065be:	89ab      	ldrh	r3, [r5, #12]
 80065c0:	071b      	lsls	r3, r3, #28
 80065c2:	d501      	bpl.n	80065c8 <_vfiprintf_r+0x34>
 80065c4:	692b      	ldr	r3, [r5, #16]
 80065c6:	b99b      	cbnz	r3, 80065f0 <_vfiprintf_r+0x5c>
 80065c8:	4629      	mov	r1, r5
 80065ca:	4630      	mov	r0, r6
 80065cc:	f7ff fde0 	bl	8006190 <__swsetup_r>
 80065d0:	b170      	cbz	r0, 80065f0 <_vfiprintf_r+0x5c>
 80065d2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80065d4:	07dc      	lsls	r4, r3, #31
 80065d6:	d504      	bpl.n	80065e2 <_vfiprintf_r+0x4e>
 80065d8:	f04f 30ff 	mov.w	r0, #4294967295
 80065dc:	b01d      	add	sp, #116	@ 0x74
 80065de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065e2:	89ab      	ldrh	r3, [r5, #12]
 80065e4:	0598      	lsls	r0, r3, #22
 80065e6:	d4f7      	bmi.n	80065d8 <_vfiprintf_r+0x44>
 80065e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80065ea:	f7ff fea1 	bl	8006330 <__retarget_lock_release_recursive>
 80065ee:	e7f3      	b.n	80065d8 <_vfiprintf_r+0x44>
 80065f0:	2300      	movs	r3, #0
 80065f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80065f4:	2320      	movs	r3, #32
 80065f6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80065fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80065fe:	2330      	movs	r3, #48	@ 0x30
 8006600:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80067b0 <_vfiprintf_r+0x21c>
 8006604:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006608:	f04f 0901 	mov.w	r9, #1
 800660c:	4623      	mov	r3, r4
 800660e:	469a      	mov	sl, r3
 8006610:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006614:	b10a      	cbz	r2, 800661a <_vfiprintf_r+0x86>
 8006616:	2a25      	cmp	r2, #37	@ 0x25
 8006618:	d1f9      	bne.n	800660e <_vfiprintf_r+0x7a>
 800661a:	ebba 0b04 	subs.w	fp, sl, r4
 800661e:	d00b      	beq.n	8006638 <_vfiprintf_r+0xa4>
 8006620:	465b      	mov	r3, fp
 8006622:	4622      	mov	r2, r4
 8006624:	4629      	mov	r1, r5
 8006626:	4630      	mov	r0, r6
 8006628:	f7ff ffa1 	bl	800656e <__sfputs_r>
 800662c:	3001      	adds	r0, #1
 800662e:	f000 80a7 	beq.w	8006780 <_vfiprintf_r+0x1ec>
 8006632:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006634:	445a      	add	r2, fp
 8006636:	9209      	str	r2, [sp, #36]	@ 0x24
 8006638:	f89a 3000 	ldrb.w	r3, [sl]
 800663c:	2b00      	cmp	r3, #0
 800663e:	f000 809f 	beq.w	8006780 <_vfiprintf_r+0x1ec>
 8006642:	2300      	movs	r3, #0
 8006644:	f04f 32ff 	mov.w	r2, #4294967295
 8006648:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800664c:	f10a 0a01 	add.w	sl, sl, #1
 8006650:	9304      	str	r3, [sp, #16]
 8006652:	9307      	str	r3, [sp, #28]
 8006654:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006658:	931a      	str	r3, [sp, #104]	@ 0x68
 800665a:	4654      	mov	r4, sl
 800665c:	2205      	movs	r2, #5
 800665e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006662:	4853      	ldr	r0, [pc, #332]	@ (80067b0 <_vfiprintf_r+0x21c>)
 8006664:	f7f9 fdb4 	bl	80001d0 <memchr>
 8006668:	9a04      	ldr	r2, [sp, #16]
 800666a:	b9d8      	cbnz	r0, 80066a4 <_vfiprintf_r+0x110>
 800666c:	06d1      	lsls	r1, r2, #27
 800666e:	bf44      	itt	mi
 8006670:	2320      	movmi	r3, #32
 8006672:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006676:	0713      	lsls	r3, r2, #28
 8006678:	bf44      	itt	mi
 800667a:	232b      	movmi	r3, #43	@ 0x2b
 800667c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006680:	f89a 3000 	ldrb.w	r3, [sl]
 8006684:	2b2a      	cmp	r3, #42	@ 0x2a
 8006686:	d015      	beq.n	80066b4 <_vfiprintf_r+0x120>
 8006688:	9a07      	ldr	r2, [sp, #28]
 800668a:	4654      	mov	r4, sl
 800668c:	2000      	movs	r0, #0
 800668e:	f04f 0c0a 	mov.w	ip, #10
 8006692:	4621      	mov	r1, r4
 8006694:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006698:	3b30      	subs	r3, #48	@ 0x30
 800669a:	2b09      	cmp	r3, #9
 800669c:	d94b      	bls.n	8006736 <_vfiprintf_r+0x1a2>
 800669e:	b1b0      	cbz	r0, 80066ce <_vfiprintf_r+0x13a>
 80066a0:	9207      	str	r2, [sp, #28]
 80066a2:	e014      	b.n	80066ce <_vfiprintf_r+0x13a>
 80066a4:	eba0 0308 	sub.w	r3, r0, r8
 80066a8:	fa09 f303 	lsl.w	r3, r9, r3
 80066ac:	4313      	orrs	r3, r2
 80066ae:	9304      	str	r3, [sp, #16]
 80066b0:	46a2      	mov	sl, r4
 80066b2:	e7d2      	b.n	800665a <_vfiprintf_r+0xc6>
 80066b4:	9b03      	ldr	r3, [sp, #12]
 80066b6:	1d19      	adds	r1, r3, #4
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	9103      	str	r1, [sp, #12]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	bfbb      	ittet	lt
 80066c0:	425b      	neglt	r3, r3
 80066c2:	f042 0202 	orrlt.w	r2, r2, #2
 80066c6:	9307      	strge	r3, [sp, #28]
 80066c8:	9307      	strlt	r3, [sp, #28]
 80066ca:	bfb8      	it	lt
 80066cc:	9204      	strlt	r2, [sp, #16]
 80066ce:	7823      	ldrb	r3, [r4, #0]
 80066d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80066d2:	d10a      	bne.n	80066ea <_vfiprintf_r+0x156>
 80066d4:	7863      	ldrb	r3, [r4, #1]
 80066d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80066d8:	d132      	bne.n	8006740 <_vfiprintf_r+0x1ac>
 80066da:	9b03      	ldr	r3, [sp, #12]
 80066dc:	1d1a      	adds	r2, r3, #4
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	9203      	str	r2, [sp, #12]
 80066e2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80066e6:	3402      	adds	r4, #2
 80066e8:	9305      	str	r3, [sp, #20]
 80066ea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80067c0 <_vfiprintf_r+0x22c>
 80066ee:	7821      	ldrb	r1, [r4, #0]
 80066f0:	2203      	movs	r2, #3
 80066f2:	4650      	mov	r0, sl
 80066f4:	f7f9 fd6c 	bl	80001d0 <memchr>
 80066f8:	b138      	cbz	r0, 800670a <_vfiprintf_r+0x176>
 80066fa:	9b04      	ldr	r3, [sp, #16]
 80066fc:	eba0 000a 	sub.w	r0, r0, sl
 8006700:	2240      	movs	r2, #64	@ 0x40
 8006702:	4082      	lsls	r2, r0
 8006704:	4313      	orrs	r3, r2
 8006706:	3401      	adds	r4, #1
 8006708:	9304      	str	r3, [sp, #16]
 800670a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800670e:	4829      	ldr	r0, [pc, #164]	@ (80067b4 <_vfiprintf_r+0x220>)
 8006710:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006714:	2206      	movs	r2, #6
 8006716:	f7f9 fd5b 	bl	80001d0 <memchr>
 800671a:	2800      	cmp	r0, #0
 800671c:	d03f      	beq.n	800679e <_vfiprintf_r+0x20a>
 800671e:	4b26      	ldr	r3, [pc, #152]	@ (80067b8 <_vfiprintf_r+0x224>)
 8006720:	bb1b      	cbnz	r3, 800676a <_vfiprintf_r+0x1d6>
 8006722:	9b03      	ldr	r3, [sp, #12]
 8006724:	3307      	adds	r3, #7
 8006726:	f023 0307 	bic.w	r3, r3, #7
 800672a:	3308      	adds	r3, #8
 800672c:	9303      	str	r3, [sp, #12]
 800672e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006730:	443b      	add	r3, r7
 8006732:	9309      	str	r3, [sp, #36]	@ 0x24
 8006734:	e76a      	b.n	800660c <_vfiprintf_r+0x78>
 8006736:	fb0c 3202 	mla	r2, ip, r2, r3
 800673a:	460c      	mov	r4, r1
 800673c:	2001      	movs	r0, #1
 800673e:	e7a8      	b.n	8006692 <_vfiprintf_r+0xfe>
 8006740:	2300      	movs	r3, #0
 8006742:	3401      	adds	r4, #1
 8006744:	9305      	str	r3, [sp, #20]
 8006746:	4619      	mov	r1, r3
 8006748:	f04f 0c0a 	mov.w	ip, #10
 800674c:	4620      	mov	r0, r4
 800674e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006752:	3a30      	subs	r2, #48	@ 0x30
 8006754:	2a09      	cmp	r2, #9
 8006756:	d903      	bls.n	8006760 <_vfiprintf_r+0x1cc>
 8006758:	2b00      	cmp	r3, #0
 800675a:	d0c6      	beq.n	80066ea <_vfiprintf_r+0x156>
 800675c:	9105      	str	r1, [sp, #20]
 800675e:	e7c4      	b.n	80066ea <_vfiprintf_r+0x156>
 8006760:	fb0c 2101 	mla	r1, ip, r1, r2
 8006764:	4604      	mov	r4, r0
 8006766:	2301      	movs	r3, #1
 8006768:	e7f0      	b.n	800674c <_vfiprintf_r+0x1b8>
 800676a:	ab03      	add	r3, sp, #12
 800676c:	9300      	str	r3, [sp, #0]
 800676e:	462a      	mov	r2, r5
 8006770:	4b12      	ldr	r3, [pc, #72]	@ (80067bc <_vfiprintf_r+0x228>)
 8006772:	a904      	add	r1, sp, #16
 8006774:	4630      	mov	r0, r6
 8006776:	f3af 8000 	nop.w
 800677a:	4607      	mov	r7, r0
 800677c:	1c78      	adds	r0, r7, #1
 800677e:	d1d6      	bne.n	800672e <_vfiprintf_r+0x19a>
 8006780:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006782:	07d9      	lsls	r1, r3, #31
 8006784:	d405      	bmi.n	8006792 <_vfiprintf_r+0x1fe>
 8006786:	89ab      	ldrh	r3, [r5, #12]
 8006788:	059a      	lsls	r2, r3, #22
 800678a:	d402      	bmi.n	8006792 <_vfiprintf_r+0x1fe>
 800678c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800678e:	f7ff fdcf 	bl	8006330 <__retarget_lock_release_recursive>
 8006792:	89ab      	ldrh	r3, [r5, #12]
 8006794:	065b      	lsls	r3, r3, #25
 8006796:	f53f af1f 	bmi.w	80065d8 <_vfiprintf_r+0x44>
 800679a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800679c:	e71e      	b.n	80065dc <_vfiprintf_r+0x48>
 800679e:	ab03      	add	r3, sp, #12
 80067a0:	9300      	str	r3, [sp, #0]
 80067a2:	462a      	mov	r2, r5
 80067a4:	4b05      	ldr	r3, [pc, #20]	@ (80067bc <_vfiprintf_r+0x228>)
 80067a6:	a904      	add	r1, sp, #16
 80067a8:	4630      	mov	r0, r6
 80067aa:	f000 f879 	bl	80068a0 <_printf_i>
 80067ae:	e7e4      	b.n	800677a <_vfiprintf_r+0x1e6>
 80067b0:	08007758 	.word	0x08007758
 80067b4:	08007762 	.word	0x08007762
 80067b8:	00000000 	.word	0x00000000
 80067bc:	0800656f 	.word	0x0800656f
 80067c0:	0800775e 	.word	0x0800775e

080067c4 <_printf_common>:
 80067c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067c8:	4616      	mov	r6, r2
 80067ca:	4698      	mov	r8, r3
 80067cc:	688a      	ldr	r2, [r1, #8]
 80067ce:	690b      	ldr	r3, [r1, #16]
 80067d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80067d4:	4293      	cmp	r3, r2
 80067d6:	bfb8      	it	lt
 80067d8:	4613      	movlt	r3, r2
 80067da:	6033      	str	r3, [r6, #0]
 80067dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80067e0:	4607      	mov	r7, r0
 80067e2:	460c      	mov	r4, r1
 80067e4:	b10a      	cbz	r2, 80067ea <_printf_common+0x26>
 80067e6:	3301      	adds	r3, #1
 80067e8:	6033      	str	r3, [r6, #0]
 80067ea:	6823      	ldr	r3, [r4, #0]
 80067ec:	0699      	lsls	r1, r3, #26
 80067ee:	bf42      	ittt	mi
 80067f0:	6833      	ldrmi	r3, [r6, #0]
 80067f2:	3302      	addmi	r3, #2
 80067f4:	6033      	strmi	r3, [r6, #0]
 80067f6:	6825      	ldr	r5, [r4, #0]
 80067f8:	f015 0506 	ands.w	r5, r5, #6
 80067fc:	d106      	bne.n	800680c <_printf_common+0x48>
 80067fe:	f104 0a19 	add.w	sl, r4, #25
 8006802:	68e3      	ldr	r3, [r4, #12]
 8006804:	6832      	ldr	r2, [r6, #0]
 8006806:	1a9b      	subs	r3, r3, r2
 8006808:	42ab      	cmp	r3, r5
 800680a:	dc26      	bgt.n	800685a <_printf_common+0x96>
 800680c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006810:	6822      	ldr	r2, [r4, #0]
 8006812:	3b00      	subs	r3, #0
 8006814:	bf18      	it	ne
 8006816:	2301      	movne	r3, #1
 8006818:	0692      	lsls	r2, r2, #26
 800681a:	d42b      	bmi.n	8006874 <_printf_common+0xb0>
 800681c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006820:	4641      	mov	r1, r8
 8006822:	4638      	mov	r0, r7
 8006824:	47c8      	blx	r9
 8006826:	3001      	adds	r0, #1
 8006828:	d01e      	beq.n	8006868 <_printf_common+0xa4>
 800682a:	6823      	ldr	r3, [r4, #0]
 800682c:	6922      	ldr	r2, [r4, #16]
 800682e:	f003 0306 	and.w	r3, r3, #6
 8006832:	2b04      	cmp	r3, #4
 8006834:	bf02      	ittt	eq
 8006836:	68e5      	ldreq	r5, [r4, #12]
 8006838:	6833      	ldreq	r3, [r6, #0]
 800683a:	1aed      	subeq	r5, r5, r3
 800683c:	68a3      	ldr	r3, [r4, #8]
 800683e:	bf0c      	ite	eq
 8006840:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006844:	2500      	movne	r5, #0
 8006846:	4293      	cmp	r3, r2
 8006848:	bfc4      	itt	gt
 800684a:	1a9b      	subgt	r3, r3, r2
 800684c:	18ed      	addgt	r5, r5, r3
 800684e:	2600      	movs	r6, #0
 8006850:	341a      	adds	r4, #26
 8006852:	42b5      	cmp	r5, r6
 8006854:	d11a      	bne.n	800688c <_printf_common+0xc8>
 8006856:	2000      	movs	r0, #0
 8006858:	e008      	b.n	800686c <_printf_common+0xa8>
 800685a:	2301      	movs	r3, #1
 800685c:	4652      	mov	r2, sl
 800685e:	4641      	mov	r1, r8
 8006860:	4638      	mov	r0, r7
 8006862:	47c8      	blx	r9
 8006864:	3001      	adds	r0, #1
 8006866:	d103      	bne.n	8006870 <_printf_common+0xac>
 8006868:	f04f 30ff 	mov.w	r0, #4294967295
 800686c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006870:	3501      	adds	r5, #1
 8006872:	e7c6      	b.n	8006802 <_printf_common+0x3e>
 8006874:	18e1      	adds	r1, r4, r3
 8006876:	1c5a      	adds	r2, r3, #1
 8006878:	2030      	movs	r0, #48	@ 0x30
 800687a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800687e:	4422      	add	r2, r4
 8006880:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006884:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006888:	3302      	adds	r3, #2
 800688a:	e7c7      	b.n	800681c <_printf_common+0x58>
 800688c:	2301      	movs	r3, #1
 800688e:	4622      	mov	r2, r4
 8006890:	4641      	mov	r1, r8
 8006892:	4638      	mov	r0, r7
 8006894:	47c8      	blx	r9
 8006896:	3001      	adds	r0, #1
 8006898:	d0e6      	beq.n	8006868 <_printf_common+0xa4>
 800689a:	3601      	adds	r6, #1
 800689c:	e7d9      	b.n	8006852 <_printf_common+0x8e>
	...

080068a0 <_printf_i>:
 80068a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80068a4:	7e0f      	ldrb	r7, [r1, #24]
 80068a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80068a8:	2f78      	cmp	r7, #120	@ 0x78
 80068aa:	4691      	mov	r9, r2
 80068ac:	4680      	mov	r8, r0
 80068ae:	460c      	mov	r4, r1
 80068b0:	469a      	mov	sl, r3
 80068b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80068b6:	d807      	bhi.n	80068c8 <_printf_i+0x28>
 80068b8:	2f62      	cmp	r7, #98	@ 0x62
 80068ba:	d80a      	bhi.n	80068d2 <_printf_i+0x32>
 80068bc:	2f00      	cmp	r7, #0
 80068be:	f000 80d1 	beq.w	8006a64 <_printf_i+0x1c4>
 80068c2:	2f58      	cmp	r7, #88	@ 0x58
 80068c4:	f000 80b8 	beq.w	8006a38 <_printf_i+0x198>
 80068c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80068d0:	e03a      	b.n	8006948 <_printf_i+0xa8>
 80068d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80068d6:	2b15      	cmp	r3, #21
 80068d8:	d8f6      	bhi.n	80068c8 <_printf_i+0x28>
 80068da:	a101      	add	r1, pc, #4	@ (adr r1, 80068e0 <_printf_i+0x40>)
 80068dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80068e0:	08006939 	.word	0x08006939
 80068e4:	0800694d 	.word	0x0800694d
 80068e8:	080068c9 	.word	0x080068c9
 80068ec:	080068c9 	.word	0x080068c9
 80068f0:	080068c9 	.word	0x080068c9
 80068f4:	080068c9 	.word	0x080068c9
 80068f8:	0800694d 	.word	0x0800694d
 80068fc:	080068c9 	.word	0x080068c9
 8006900:	080068c9 	.word	0x080068c9
 8006904:	080068c9 	.word	0x080068c9
 8006908:	080068c9 	.word	0x080068c9
 800690c:	08006a4b 	.word	0x08006a4b
 8006910:	08006977 	.word	0x08006977
 8006914:	08006a05 	.word	0x08006a05
 8006918:	080068c9 	.word	0x080068c9
 800691c:	080068c9 	.word	0x080068c9
 8006920:	08006a6d 	.word	0x08006a6d
 8006924:	080068c9 	.word	0x080068c9
 8006928:	08006977 	.word	0x08006977
 800692c:	080068c9 	.word	0x080068c9
 8006930:	080068c9 	.word	0x080068c9
 8006934:	08006a0d 	.word	0x08006a0d
 8006938:	6833      	ldr	r3, [r6, #0]
 800693a:	1d1a      	adds	r2, r3, #4
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	6032      	str	r2, [r6, #0]
 8006940:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006944:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006948:	2301      	movs	r3, #1
 800694a:	e09c      	b.n	8006a86 <_printf_i+0x1e6>
 800694c:	6833      	ldr	r3, [r6, #0]
 800694e:	6820      	ldr	r0, [r4, #0]
 8006950:	1d19      	adds	r1, r3, #4
 8006952:	6031      	str	r1, [r6, #0]
 8006954:	0606      	lsls	r6, r0, #24
 8006956:	d501      	bpl.n	800695c <_printf_i+0xbc>
 8006958:	681d      	ldr	r5, [r3, #0]
 800695a:	e003      	b.n	8006964 <_printf_i+0xc4>
 800695c:	0645      	lsls	r5, r0, #25
 800695e:	d5fb      	bpl.n	8006958 <_printf_i+0xb8>
 8006960:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006964:	2d00      	cmp	r5, #0
 8006966:	da03      	bge.n	8006970 <_printf_i+0xd0>
 8006968:	232d      	movs	r3, #45	@ 0x2d
 800696a:	426d      	negs	r5, r5
 800696c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006970:	4858      	ldr	r0, [pc, #352]	@ (8006ad4 <_printf_i+0x234>)
 8006972:	230a      	movs	r3, #10
 8006974:	e011      	b.n	800699a <_printf_i+0xfa>
 8006976:	6821      	ldr	r1, [r4, #0]
 8006978:	6833      	ldr	r3, [r6, #0]
 800697a:	0608      	lsls	r0, r1, #24
 800697c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006980:	d402      	bmi.n	8006988 <_printf_i+0xe8>
 8006982:	0649      	lsls	r1, r1, #25
 8006984:	bf48      	it	mi
 8006986:	b2ad      	uxthmi	r5, r5
 8006988:	2f6f      	cmp	r7, #111	@ 0x6f
 800698a:	4852      	ldr	r0, [pc, #328]	@ (8006ad4 <_printf_i+0x234>)
 800698c:	6033      	str	r3, [r6, #0]
 800698e:	bf14      	ite	ne
 8006990:	230a      	movne	r3, #10
 8006992:	2308      	moveq	r3, #8
 8006994:	2100      	movs	r1, #0
 8006996:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800699a:	6866      	ldr	r6, [r4, #4]
 800699c:	60a6      	str	r6, [r4, #8]
 800699e:	2e00      	cmp	r6, #0
 80069a0:	db05      	blt.n	80069ae <_printf_i+0x10e>
 80069a2:	6821      	ldr	r1, [r4, #0]
 80069a4:	432e      	orrs	r6, r5
 80069a6:	f021 0104 	bic.w	r1, r1, #4
 80069aa:	6021      	str	r1, [r4, #0]
 80069ac:	d04b      	beq.n	8006a46 <_printf_i+0x1a6>
 80069ae:	4616      	mov	r6, r2
 80069b0:	fbb5 f1f3 	udiv	r1, r5, r3
 80069b4:	fb03 5711 	mls	r7, r3, r1, r5
 80069b8:	5dc7      	ldrb	r7, [r0, r7]
 80069ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80069be:	462f      	mov	r7, r5
 80069c0:	42bb      	cmp	r3, r7
 80069c2:	460d      	mov	r5, r1
 80069c4:	d9f4      	bls.n	80069b0 <_printf_i+0x110>
 80069c6:	2b08      	cmp	r3, #8
 80069c8:	d10b      	bne.n	80069e2 <_printf_i+0x142>
 80069ca:	6823      	ldr	r3, [r4, #0]
 80069cc:	07df      	lsls	r7, r3, #31
 80069ce:	d508      	bpl.n	80069e2 <_printf_i+0x142>
 80069d0:	6923      	ldr	r3, [r4, #16]
 80069d2:	6861      	ldr	r1, [r4, #4]
 80069d4:	4299      	cmp	r1, r3
 80069d6:	bfde      	ittt	le
 80069d8:	2330      	movle	r3, #48	@ 0x30
 80069da:	f806 3c01 	strble.w	r3, [r6, #-1]
 80069de:	f106 36ff 	addle.w	r6, r6, #4294967295
 80069e2:	1b92      	subs	r2, r2, r6
 80069e4:	6122      	str	r2, [r4, #16]
 80069e6:	f8cd a000 	str.w	sl, [sp]
 80069ea:	464b      	mov	r3, r9
 80069ec:	aa03      	add	r2, sp, #12
 80069ee:	4621      	mov	r1, r4
 80069f0:	4640      	mov	r0, r8
 80069f2:	f7ff fee7 	bl	80067c4 <_printf_common>
 80069f6:	3001      	adds	r0, #1
 80069f8:	d14a      	bne.n	8006a90 <_printf_i+0x1f0>
 80069fa:	f04f 30ff 	mov.w	r0, #4294967295
 80069fe:	b004      	add	sp, #16
 8006a00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a04:	6823      	ldr	r3, [r4, #0]
 8006a06:	f043 0320 	orr.w	r3, r3, #32
 8006a0a:	6023      	str	r3, [r4, #0]
 8006a0c:	4832      	ldr	r0, [pc, #200]	@ (8006ad8 <_printf_i+0x238>)
 8006a0e:	2778      	movs	r7, #120	@ 0x78
 8006a10:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006a14:	6823      	ldr	r3, [r4, #0]
 8006a16:	6831      	ldr	r1, [r6, #0]
 8006a18:	061f      	lsls	r7, r3, #24
 8006a1a:	f851 5b04 	ldr.w	r5, [r1], #4
 8006a1e:	d402      	bmi.n	8006a26 <_printf_i+0x186>
 8006a20:	065f      	lsls	r7, r3, #25
 8006a22:	bf48      	it	mi
 8006a24:	b2ad      	uxthmi	r5, r5
 8006a26:	6031      	str	r1, [r6, #0]
 8006a28:	07d9      	lsls	r1, r3, #31
 8006a2a:	bf44      	itt	mi
 8006a2c:	f043 0320 	orrmi.w	r3, r3, #32
 8006a30:	6023      	strmi	r3, [r4, #0]
 8006a32:	b11d      	cbz	r5, 8006a3c <_printf_i+0x19c>
 8006a34:	2310      	movs	r3, #16
 8006a36:	e7ad      	b.n	8006994 <_printf_i+0xf4>
 8006a38:	4826      	ldr	r0, [pc, #152]	@ (8006ad4 <_printf_i+0x234>)
 8006a3a:	e7e9      	b.n	8006a10 <_printf_i+0x170>
 8006a3c:	6823      	ldr	r3, [r4, #0]
 8006a3e:	f023 0320 	bic.w	r3, r3, #32
 8006a42:	6023      	str	r3, [r4, #0]
 8006a44:	e7f6      	b.n	8006a34 <_printf_i+0x194>
 8006a46:	4616      	mov	r6, r2
 8006a48:	e7bd      	b.n	80069c6 <_printf_i+0x126>
 8006a4a:	6833      	ldr	r3, [r6, #0]
 8006a4c:	6825      	ldr	r5, [r4, #0]
 8006a4e:	6961      	ldr	r1, [r4, #20]
 8006a50:	1d18      	adds	r0, r3, #4
 8006a52:	6030      	str	r0, [r6, #0]
 8006a54:	062e      	lsls	r6, r5, #24
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	d501      	bpl.n	8006a5e <_printf_i+0x1be>
 8006a5a:	6019      	str	r1, [r3, #0]
 8006a5c:	e002      	b.n	8006a64 <_printf_i+0x1c4>
 8006a5e:	0668      	lsls	r0, r5, #25
 8006a60:	d5fb      	bpl.n	8006a5a <_printf_i+0x1ba>
 8006a62:	8019      	strh	r1, [r3, #0]
 8006a64:	2300      	movs	r3, #0
 8006a66:	6123      	str	r3, [r4, #16]
 8006a68:	4616      	mov	r6, r2
 8006a6a:	e7bc      	b.n	80069e6 <_printf_i+0x146>
 8006a6c:	6833      	ldr	r3, [r6, #0]
 8006a6e:	1d1a      	adds	r2, r3, #4
 8006a70:	6032      	str	r2, [r6, #0]
 8006a72:	681e      	ldr	r6, [r3, #0]
 8006a74:	6862      	ldr	r2, [r4, #4]
 8006a76:	2100      	movs	r1, #0
 8006a78:	4630      	mov	r0, r6
 8006a7a:	f7f9 fba9 	bl	80001d0 <memchr>
 8006a7e:	b108      	cbz	r0, 8006a84 <_printf_i+0x1e4>
 8006a80:	1b80      	subs	r0, r0, r6
 8006a82:	6060      	str	r0, [r4, #4]
 8006a84:	6863      	ldr	r3, [r4, #4]
 8006a86:	6123      	str	r3, [r4, #16]
 8006a88:	2300      	movs	r3, #0
 8006a8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a8e:	e7aa      	b.n	80069e6 <_printf_i+0x146>
 8006a90:	6923      	ldr	r3, [r4, #16]
 8006a92:	4632      	mov	r2, r6
 8006a94:	4649      	mov	r1, r9
 8006a96:	4640      	mov	r0, r8
 8006a98:	47d0      	blx	sl
 8006a9a:	3001      	adds	r0, #1
 8006a9c:	d0ad      	beq.n	80069fa <_printf_i+0x15a>
 8006a9e:	6823      	ldr	r3, [r4, #0]
 8006aa0:	079b      	lsls	r3, r3, #30
 8006aa2:	d413      	bmi.n	8006acc <_printf_i+0x22c>
 8006aa4:	68e0      	ldr	r0, [r4, #12]
 8006aa6:	9b03      	ldr	r3, [sp, #12]
 8006aa8:	4298      	cmp	r0, r3
 8006aaa:	bfb8      	it	lt
 8006aac:	4618      	movlt	r0, r3
 8006aae:	e7a6      	b.n	80069fe <_printf_i+0x15e>
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	4632      	mov	r2, r6
 8006ab4:	4649      	mov	r1, r9
 8006ab6:	4640      	mov	r0, r8
 8006ab8:	47d0      	blx	sl
 8006aba:	3001      	adds	r0, #1
 8006abc:	d09d      	beq.n	80069fa <_printf_i+0x15a>
 8006abe:	3501      	adds	r5, #1
 8006ac0:	68e3      	ldr	r3, [r4, #12]
 8006ac2:	9903      	ldr	r1, [sp, #12]
 8006ac4:	1a5b      	subs	r3, r3, r1
 8006ac6:	42ab      	cmp	r3, r5
 8006ac8:	dcf2      	bgt.n	8006ab0 <_printf_i+0x210>
 8006aca:	e7eb      	b.n	8006aa4 <_printf_i+0x204>
 8006acc:	2500      	movs	r5, #0
 8006ace:	f104 0619 	add.w	r6, r4, #25
 8006ad2:	e7f5      	b.n	8006ac0 <_printf_i+0x220>
 8006ad4:	08007769 	.word	0x08007769
 8006ad8:	0800777a 	.word	0x0800777a

08006adc <__sflush_r>:
 8006adc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006ae0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ae4:	0716      	lsls	r6, r2, #28
 8006ae6:	4605      	mov	r5, r0
 8006ae8:	460c      	mov	r4, r1
 8006aea:	d454      	bmi.n	8006b96 <__sflush_r+0xba>
 8006aec:	684b      	ldr	r3, [r1, #4]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	dc02      	bgt.n	8006af8 <__sflush_r+0x1c>
 8006af2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	dd48      	ble.n	8006b8a <__sflush_r+0xae>
 8006af8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006afa:	2e00      	cmp	r6, #0
 8006afc:	d045      	beq.n	8006b8a <__sflush_r+0xae>
 8006afe:	2300      	movs	r3, #0
 8006b00:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006b04:	682f      	ldr	r7, [r5, #0]
 8006b06:	6a21      	ldr	r1, [r4, #32]
 8006b08:	602b      	str	r3, [r5, #0]
 8006b0a:	d030      	beq.n	8006b6e <__sflush_r+0x92>
 8006b0c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006b0e:	89a3      	ldrh	r3, [r4, #12]
 8006b10:	0759      	lsls	r1, r3, #29
 8006b12:	d505      	bpl.n	8006b20 <__sflush_r+0x44>
 8006b14:	6863      	ldr	r3, [r4, #4]
 8006b16:	1ad2      	subs	r2, r2, r3
 8006b18:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006b1a:	b10b      	cbz	r3, 8006b20 <__sflush_r+0x44>
 8006b1c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006b1e:	1ad2      	subs	r2, r2, r3
 8006b20:	2300      	movs	r3, #0
 8006b22:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006b24:	6a21      	ldr	r1, [r4, #32]
 8006b26:	4628      	mov	r0, r5
 8006b28:	47b0      	blx	r6
 8006b2a:	1c43      	adds	r3, r0, #1
 8006b2c:	89a3      	ldrh	r3, [r4, #12]
 8006b2e:	d106      	bne.n	8006b3e <__sflush_r+0x62>
 8006b30:	6829      	ldr	r1, [r5, #0]
 8006b32:	291d      	cmp	r1, #29
 8006b34:	d82b      	bhi.n	8006b8e <__sflush_r+0xb2>
 8006b36:	4a2a      	ldr	r2, [pc, #168]	@ (8006be0 <__sflush_r+0x104>)
 8006b38:	40ca      	lsrs	r2, r1
 8006b3a:	07d6      	lsls	r6, r2, #31
 8006b3c:	d527      	bpl.n	8006b8e <__sflush_r+0xb2>
 8006b3e:	2200      	movs	r2, #0
 8006b40:	6062      	str	r2, [r4, #4]
 8006b42:	04d9      	lsls	r1, r3, #19
 8006b44:	6922      	ldr	r2, [r4, #16]
 8006b46:	6022      	str	r2, [r4, #0]
 8006b48:	d504      	bpl.n	8006b54 <__sflush_r+0x78>
 8006b4a:	1c42      	adds	r2, r0, #1
 8006b4c:	d101      	bne.n	8006b52 <__sflush_r+0x76>
 8006b4e:	682b      	ldr	r3, [r5, #0]
 8006b50:	b903      	cbnz	r3, 8006b54 <__sflush_r+0x78>
 8006b52:	6560      	str	r0, [r4, #84]	@ 0x54
 8006b54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006b56:	602f      	str	r7, [r5, #0]
 8006b58:	b1b9      	cbz	r1, 8006b8a <__sflush_r+0xae>
 8006b5a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006b5e:	4299      	cmp	r1, r3
 8006b60:	d002      	beq.n	8006b68 <__sflush_r+0x8c>
 8006b62:	4628      	mov	r0, r5
 8006b64:	f7ff fbf4 	bl	8006350 <_free_r>
 8006b68:	2300      	movs	r3, #0
 8006b6a:	6363      	str	r3, [r4, #52]	@ 0x34
 8006b6c:	e00d      	b.n	8006b8a <__sflush_r+0xae>
 8006b6e:	2301      	movs	r3, #1
 8006b70:	4628      	mov	r0, r5
 8006b72:	47b0      	blx	r6
 8006b74:	4602      	mov	r2, r0
 8006b76:	1c50      	adds	r0, r2, #1
 8006b78:	d1c9      	bne.n	8006b0e <__sflush_r+0x32>
 8006b7a:	682b      	ldr	r3, [r5, #0]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d0c6      	beq.n	8006b0e <__sflush_r+0x32>
 8006b80:	2b1d      	cmp	r3, #29
 8006b82:	d001      	beq.n	8006b88 <__sflush_r+0xac>
 8006b84:	2b16      	cmp	r3, #22
 8006b86:	d11e      	bne.n	8006bc6 <__sflush_r+0xea>
 8006b88:	602f      	str	r7, [r5, #0]
 8006b8a:	2000      	movs	r0, #0
 8006b8c:	e022      	b.n	8006bd4 <__sflush_r+0xf8>
 8006b8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b92:	b21b      	sxth	r3, r3
 8006b94:	e01b      	b.n	8006bce <__sflush_r+0xf2>
 8006b96:	690f      	ldr	r7, [r1, #16]
 8006b98:	2f00      	cmp	r7, #0
 8006b9a:	d0f6      	beq.n	8006b8a <__sflush_r+0xae>
 8006b9c:	0793      	lsls	r3, r2, #30
 8006b9e:	680e      	ldr	r6, [r1, #0]
 8006ba0:	bf08      	it	eq
 8006ba2:	694b      	ldreq	r3, [r1, #20]
 8006ba4:	600f      	str	r7, [r1, #0]
 8006ba6:	bf18      	it	ne
 8006ba8:	2300      	movne	r3, #0
 8006baa:	eba6 0807 	sub.w	r8, r6, r7
 8006bae:	608b      	str	r3, [r1, #8]
 8006bb0:	f1b8 0f00 	cmp.w	r8, #0
 8006bb4:	dde9      	ble.n	8006b8a <__sflush_r+0xae>
 8006bb6:	6a21      	ldr	r1, [r4, #32]
 8006bb8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006bba:	4643      	mov	r3, r8
 8006bbc:	463a      	mov	r2, r7
 8006bbe:	4628      	mov	r0, r5
 8006bc0:	47b0      	blx	r6
 8006bc2:	2800      	cmp	r0, #0
 8006bc4:	dc08      	bgt.n	8006bd8 <__sflush_r+0xfc>
 8006bc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bce:	81a3      	strh	r3, [r4, #12]
 8006bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8006bd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bd8:	4407      	add	r7, r0
 8006bda:	eba8 0800 	sub.w	r8, r8, r0
 8006bde:	e7e7      	b.n	8006bb0 <__sflush_r+0xd4>
 8006be0:	20400001 	.word	0x20400001

08006be4 <_fflush_r>:
 8006be4:	b538      	push	{r3, r4, r5, lr}
 8006be6:	690b      	ldr	r3, [r1, #16]
 8006be8:	4605      	mov	r5, r0
 8006bea:	460c      	mov	r4, r1
 8006bec:	b913      	cbnz	r3, 8006bf4 <_fflush_r+0x10>
 8006bee:	2500      	movs	r5, #0
 8006bf0:	4628      	mov	r0, r5
 8006bf2:	bd38      	pop	{r3, r4, r5, pc}
 8006bf4:	b118      	cbz	r0, 8006bfe <_fflush_r+0x1a>
 8006bf6:	6a03      	ldr	r3, [r0, #32]
 8006bf8:	b90b      	cbnz	r3, 8006bfe <_fflush_r+0x1a>
 8006bfa:	f7ff f9a1 	bl	8005f40 <__sinit>
 8006bfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d0f3      	beq.n	8006bee <_fflush_r+0xa>
 8006c06:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006c08:	07d0      	lsls	r0, r2, #31
 8006c0a:	d404      	bmi.n	8006c16 <_fflush_r+0x32>
 8006c0c:	0599      	lsls	r1, r3, #22
 8006c0e:	d402      	bmi.n	8006c16 <_fflush_r+0x32>
 8006c10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c12:	f7ff fb8c 	bl	800632e <__retarget_lock_acquire_recursive>
 8006c16:	4628      	mov	r0, r5
 8006c18:	4621      	mov	r1, r4
 8006c1a:	f7ff ff5f 	bl	8006adc <__sflush_r>
 8006c1e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006c20:	07da      	lsls	r2, r3, #31
 8006c22:	4605      	mov	r5, r0
 8006c24:	d4e4      	bmi.n	8006bf0 <_fflush_r+0xc>
 8006c26:	89a3      	ldrh	r3, [r4, #12]
 8006c28:	059b      	lsls	r3, r3, #22
 8006c2a:	d4e1      	bmi.n	8006bf0 <_fflush_r+0xc>
 8006c2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c2e:	f7ff fb7f 	bl	8006330 <__retarget_lock_release_recursive>
 8006c32:	e7dd      	b.n	8006bf0 <_fflush_r+0xc>

08006c34 <__swhatbuf_r>:
 8006c34:	b570      	push	{r4, r5, r6, lr}
 8006c36:	460c      	mov	r4, r1
 8006c38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c3c:	2900      	cmp	r1, #0
 8006c3e:	b096      	sub	sp, #88	@ 0x58
 8006c40:	4615      	mov	r5, r2
 8006c42:	461e      	mov	r6, r3
 8006c44:	da0d      	bge.n	8006c62 <__swhatbuf_r+0x2e>
 8006c46:	89a3      	ldrh	r3, [r4, #12]
 8006c48:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006c4c:	f04f 0100 	mov.w	r1, #0
 8006c50:	bf14      	ite	ne
 8006c52:	2340      	movne	r3, #64	@ 0x40
 8006c54:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006c58:	2000      	movs	r0, #0
 8006c5a:	6031      	str	r1, [r6, #0]
 8006c5c:	602b      	str	r3, [r5, #0]
 8006c5e:	b016      	add	sp, #88	@ 0x58
 8006c60:	bd70      	pop	{r4, r5, r6, pc}
 8006c62:	466a      	mov	r2, sp
 8006c64:	f000 f848 	bl	8006cf8 <_fstat_r>
 8006c68:	2800      	cmp	r0, #0
 8006c6a:	dbec      	blt.n	8006c46 <__swhatbuf_r+0x12>
 8006c6c:	9901      	ldr	r1, [sp, #4]
 8006c6e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006c72:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006c76:	4259      	negs	r1, r3
 8006c78:	4159      	adcs	r1, r3
 8006c7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006c7e:	e7eb      	b.n	8006c58 <__swhatbuf_r+0x24>

08006c80 <__smakebuf_r>:
 8006c80:	898b      	ldrh	r3, [r1, #12]
 8006c82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c84:	079d      	lsls	r5, r3, #30
 8006c86:	4606      	mov	r6, r0
 8006c88:	460c      	mov	r4, r1
 8006c8a:	d507      	bpl.n	8006c9c <__smakebuf_r+0x1c>
 8006c8c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006c90:	6023      	str	r3, [r4, #0]
 8006c92:	6123      	str	r3, [r4, #16]
 8006c94:	2301      	movs	r3, #1
 8006c96:	6163      	str	r3, [r4, #20]
 8006c98:	b003      	add	sp, #12
 8006c9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c9c:	ab01      	add	r3, sp, #4
 8006c9e:	466a      	mov	r2, sp
 8006ca0:	f7ff ffc8 	bl	8006c34 <__swhatbuf_r>
 8006ca4:	9f00      	ldr	r7, [sp, #0]
 8006ca6:	4605      	mov	r5, r0
 8006ca8:	4639      	mov	r1, r7
 8006caa:	4630      	mov	r0, r6
 8006cac:	f7ff fbbc 	bl	8006428 <_malloc_r>
 8006cb0:	b948      	cbnz	r0, 8006cc6 <__smakebuf_r+0x46>
 8006cb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cb6:	059a      	lsls	r2, r3, #22
 8006cb8:	d4ee      	bmi.n	8006c98 <__smakebuf_r+0x18>
 8006cba:	f023 0303 	bic.w	r3, r3, #3
 8006cbe:	f043 0302 	orr.w	r3, r3, #2
 8006cc2:	81a3      	strh	r3, [r4, #12]
 8006cc4:	e7e2      	b.n	8006c8c <__smakebuf_r+0xc>
 8006cc6:	89a3      	ldrh	r3, [r4, #12]
 8006cc8:	6020      	str	r0, [r4, #0]
 8006cca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cce:	81a3      	strh	r3, [r4, #12]
 8006cd0:	9b01      	ldr	r3, [sp, #4]
 8006cd2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006cd6:	b15b      	cbz	r3, 8006cf0 <__smakebuf_r+0x70>
 8006cd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006cdc:	4630      	mov	r0, r6
 8006cde:	f000 f81d 	bl	8006d1c <_isatty_r>
 8006ce2:	b128      	cbz	r0, 8006cf0 <__smakebuf_r+0x70>
 8006ce4:	89a3      	ldrh	r3, [r4, #12]
 8006ce6:	f023 0303 	bic.w	r3, r3, #3
 8006cea:	f043 0301 	orr.w	r3, r3, #1
 8006cee:	81a3      	strh	r3, [r4, #12]
 8006cf0:	89a3      	ldrh	r3, [r4, #12]
 8006cf2:	431d      	orrs	r5, r3
 8006cf4:	81a5      	strh	r5, [r4, #12]
 8006cf6:	e7cf      	b.n	8006c98 <__smakebuf_r+0x18>

08006cf8 <_fstat_r>:
 8006cf8:	b538      	push	{r3, r4, r5, lr}
 8006cfa:	4d07      	ldr	r5, [pc, #28]	@ (8006d18 <_fstat_r+0x20>)
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	4604      	mov	r4, r0
 8006d00:	4608      	mov	r0, r1
 8006d02:	4611      	mov	r1, r2
 8006d04:	602b      	str	r3, [r5, #0]
 8006d06:	f7fb f941 	bl	8001f8c <_fstat>
 8006d0a:	1c43      	adds	r3, r0, #1
 8006d0c:	d102      	bne.n	8006d14 <_fstat_r+0x1c>
 8006d0e:	682b      	ldr	r3, [r5, #0]
 8006d10:	b103      	cbz	r3, 8006d14 <_fstat_r+0x1c>
 8006d12:	6023      	str	r3, [r4, #0]
 8006d14:	bd38      	pop	{r3, r4, r5, pc}
 8006d16:	bf00      	nop
 8006d18:	20000718 	.word	0x20000718

08006d1c <_isatty_r>:
 8006d1c:	b538      	push	{r3, r4, r5, lr}
 8006d1e:	4d06      	ldr	r5, [pc, #24]	@ (8006d38 <_isatty_r+0x1c>)
 8006d20:	2300      	movs	r3, #0
 8006d22:	4604      	mov	r4, r0
 8006d24:	4608      	mov	r0, r1
 8006d26:	602b      	str	r3, [r5, #0]
 8006d28:	f7fb f940 	bl	8001fac <_isatty>
 8006d2c:	1c43      	adds	r3, r0, #1
 8006d2e:	d102      	bne.n	8006d36 <_isatty_r+0x1a>
 8006d30:	682b      	ldr	r3, [r5, #0]
 8006d32:	b103      	cbz	r3, 8006d36 <_isatty_r+0x1a>
 8006d34:	6023      	str	r3, [r4, #0]
 8006d36:	bd38      	pop	{r3, r4, r5, pc}
 8006d38:	20000718 	.word	0x20000718

08006d3c <_sbrk_r>:
 8006d3c:	b538      	push	{r3, r4, r5, lr}
 8006d3e:	4d06      	ldr	r5, [pc, #24]	@ (8006d58 <_sbrk_r+0x1c>)
 8006d40:	2300      	movs	r3, #0
 8006d42:	4604      	mov	r4, r0
 8006d44:	4608      	mov	r0, r1
 8006d46:	602b      	str	r3, [r5, #0]
 8006d48:	f7fb f948 	bl	8001fdc <_sbrk>
 8006d4c:	1c43      	adds	r3, r0, #1
 8006d4e:	d102      	bne.n	8006d56 <_sbrk_r+0x1a>
 8006d50:	682b      	ldr	r3, [r5, #0]
 8006d52:	b103      	cbz	r3, 8006d56 <_sbrk_r+0x1a>
 8006d54:	6023      	str	r3, [r4, #0]
 8006d56:	bd38      	pop	{r3, r4, r5, pc}
 8006d58:	20000718 	.word	0x20000718

08006d5c <_init>:
 8006d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d5e:	bf00      	nop
 8006d60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d62:	bc08      	pop	{r3}
 8006d64:	469e      	mov	lr, r3
 8006d66:	4770      	bx	lr

08006d68 <_fini>:
 8006d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d6a:	bf00      	nop
 8006d6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d6e:	bc08      	pop	{r3}
 8006d70:	469e      	mov	lr, r3
 8006d72:	4770      	bx	lr
