

================================================================
== Synthesis Summary Report of 'dut'
================================================================
+ General Information: 
    * Date:           Fri Oct 17 00:26:10 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        dut.prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------+--------+-------+------------+-----------+----------+------------+------------+----------+------+---------+-----------+-----------+-----+
    |                     Modules                     |  Issue |       |  Latency   |  Latency  | Iteration|            |    Trip    |          |      |         |           |           |     |
    |                     & Loops                     |  Type  | Slack |  (cycles)  |    (ns)   |  Latency |  Interval  |    Count   | Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-------------------------------------------------+--------+-------+------------+-----------+----------+------------+------------+----------+------+---------+-----------+-----------+-----+
    |+ dut                                            |  Timing|  -6.14|  4294967280|  3.670e+10|         -|  4294967281|           -|        no|     -|  1 (~0%)|  1571 (1%)|   875 (1%)|    -|
    | + dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2  |  Timing|  -6.14|  4294967235|  3.670e+10|         -|  4294967235|           -|        no|     -|  1 (~0%)|  959 (~0%)|  375 (~0%)|    -|
    |  o VITIS_LOOP_51_1_VITIS_LOOP_52_2              |      II|   2.41|  4294967233|  3.670e+10|         3|           2|  2147483616|       yes|     -|        -|          -|          -|    -|
    | + dut_Pipeline_VITIS_LOOP_61_3                  |  Timing|  -2.59|          33|    165.033|         -|          33|           -|        no|     -|        -|   17 (~0%)|   99 (~0%)|    -|
    |  o VITIS_LOOP_61_3                              |       -|   2.41|          31|    155.031|         2|           1|          31|       yes|     -|        -|          -|          -|    -|
    +-------------------------------------------------+--------+-------+------------+-----------+----------+------------+------------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| in_s      | in        | both          | 32    | 4     | 1     | 1      | 4     | 1      |
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+

* AP_MEMORY
+-------------+-----------+----------+
| Port        | Direction | Bitwidth |
+-------------+-----------+----------+
| mm_address0 | out       | 9        |
| mm_d0       | out       | 32       |
+-------------+-----------+----------+

* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| sz   | ap_none | in        | 64       |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------------------------+
| Argument | Direction | Datatype                                                |
+----------+-----------+---------------------------------------------------------+
| in_s     | in        | stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>& |
| mm       | out       | ap_uint<32>*                                            |
| sz       | in        | long long unsigned int                                  |
+----------+-----------+---------------------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+----------+
| Argument | HW Interface | HW Type   | HW Usage |
+----------+--------------+-----------+----------+
| in_s     | in_s         | interface |          |
| mm       | mm_address0  | port      | offset   |
| mm       | mm_ce0       | port      |          |
| mm       | mm_we0       | port      |          |
| mm       | mm_d0        | port      |          |
| sz       | sz           | port      |          |
+----------+--------------+-----------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------------+-----+--------+---------------+--------+----------+---------+
| Name                                            | DSP | Pragma | Variable      | Op     | Impl     | Latency |
+-------------------------------------------------+-----+--------+---------------+--------+----------+---------+
| + dut                                           | 1   |        |               |        |          |         |
|   icmp_ln48_fu_119_p2                           |     |        | icmp_ln48     | setne  | auto     | 0       |
|   add_32ns_32ns_32_2_1_U25                      |     |        | nBlks         | add    | fabric   | 1       |
|   sub_32ns_32ns_32_2_1_U26                      |     |        | sub_ln49      | sub    | fabric   | 1       |
|   sub_ln49_1_fu_184_p2                          |     |        | sub_ln49_1    | sub    | fabric   | 0       |
|   nBurst_fu_198_p3                              |     |        | nBurst        | select | auto_sel | 0       |
|   icmp_ln51_fu_207_p2                           |     |        | icmp_ln51     | setgt  | auto     | 0       |
|   empty_fu_225_p2                               |     |        | empty         | setgt  | auto     | 0       |
|   empty_14_fu_230_p3                            |     |        | empty_14      | select | auto_sel | 0       |
|   select_ln59_fu_251_p3                         |     |        | select_ln59   | select | auto_sel | 0       |
|   sub_ln59_fu_192_p2                            |     |        | sub_ln59      | sub    | fabric   | 0       |
|   select_ln59_1_fu_219_p3                       |     |        | select_ln59_1 | select | auto_sel | 0       |
|  + dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 | 1   |        |               |        |          |         |
|    icmp_31ns_31ns_1_2_1_U1                      |     |        | icmp_ln51     | seteq  | auto     | 1       |
|    add_31ns_31ns_31_2_1_U2                      |     |        | add_ln51      | add    | fabric   | 1       |
|    add_32ns_32ns_32_2_1_U3                      |     |        | add_ln51_1    | add    | fabric   | 1       |
|    icmp_32ns_32ns_1_2_1_U4                      |     |        | icmp_ln52     | seteq  | auto     | 1       |
|    select_ln50_fu_172_p3                        |     |        | select_ln50   | select | auto_sel | 0       |
|    select_ln51_fu_179_p3                        |     |        | select_ln51   | select | auto_sel | 0       |
|    add_32ns_32ns_32_2_1_U5                      |     |        | add_ln51_2    | add    | fabric   | 1       |
|    select_ln51_1_fu_186_p3                      |     |        | select_ln51_1 | select | auto_sel | 0       |
|    add_32ns_32ns_32_1_1_U6                      | 1   |        | add_ln56      | add    | dsp      | 0       |
|  + dut_Pipeline_VITIS_LOOP_61_3                 | 0   |        |               |        |          |         |
|    icmp_ln61_fu_124_p2                          |     |        | icmp_ln61     | setlt  | auto     | 0       |
|    add_ln61_fu_130_p2                           |     |        | add_ln61      | add    | fabric   | 0       |
|    add_ln65_fu_154_p2                           |     |        | add_ln65      | add    | fabric   | 0       |
+-------------------------------------------------+-----+--------+---------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------+-----------------------------------------------------------------------------------+
| Type      | Options          | Location                                                                          |
+-----------+------------------+-----------------------------------------------------------------------------------+
| pipeline  | II = 1           | ../../include/xf_data_mover/store_stream_to_master.hpp:53 in storestreamtomaster  |
| pipeline  | II = 1           | ../../include/xf_data_mover/store_stream_to_master.hpp:62 in storestreamtomaster  |
| pipeline  | II = 1           | ../../include/xf_data_mover/store_stream_to_master.hpp:102 in storestreamtomaster |
| pipeline  | II = 1           | ../../include/xf_data_mover/store_stream_to_master.hpp:112 in storestreamtomaster |
| interface | axis port = in_s | test_store_stream_to_master.cpp:31 in dut                                         |
+-----------+------------------+-----------------------------------------------------------------------------------+


