{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732558823774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732558823778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 10:20:23 2024 " "Processing started: Mon Nov 25 10:20:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732558823778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732558823778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732558823778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732558824422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732558824422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732558832869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732558832869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 3 3 " "Found 3 design units, including 3 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732558832869 ""} { "Info" "ISGN_ENTITY_NAME" "2 vDFFE " "Found entity 2: vDFFE" {  } { { "regfile.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/regfile.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732558832869 ""} { "Info" "ISGN_ENTITY_NAME" "3 Decoder " "Found entity 3: Decoder" {  } { { "regfile.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/regfile.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732558832869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732558832869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_top.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab7_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_top " "Found entity 1: lab7_top" {  } { { "lab7_top.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/lab7_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732558832885 ""} { "Info" "ISGN_ENTITY_NAME" "2 RAM " "Found entity 2: RAM" {  } { { "lab7_top.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/lab7_top.sv" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732558832885 ""} { "Info" "ISGN_ENTITY_NAME" "3 sseg " "Found entity 3: sseg" {  } { { "lab7_top.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/lab7_top.sv" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732558832885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732558832885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecoder " "Found entity 1: instructionDecoder" {  } { { "instructionDecoder.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/instructionDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732558832885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732558832885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsmcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsmController " "Found entity 1: fsmController" {  } { { "fsmController.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/fsmController.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732558832885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732558832885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732558832901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732558832901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc cpu.sv(24) " "Verilog HDL Declaration information at cpu.sv(24): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "cpu.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732558832901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732558832901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732558832901 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(25) " "Verilog HDL warning at alu.sv(25): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/alu.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1732558832901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732558832901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732558832901 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7_top " "Elaborating entity \"lab7_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732558832948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 lab7_top.sv(77) " "Verilog HDL assignment warning at lab7_top.sv(77): truncated value with size 16 to match size of target (8)" {  } { { "lab7_top.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/lab7_top.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732558832948 "|lab7_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 lab7_top.sv(79) " "Verilog HDL assignment warning at lab7_top.sv(79): truncated value with size 16 to match size of target (8)" {  } { { "lab7_top.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/lab7_top.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732558832948 "|lab7_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] lab7_top.sv(8) " "Output port \"LEDR\[9\]\" at lab7_top.sv(8) has no driver" {  } { { "lab7_top.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/lab7_top.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732558832948 "|lab7_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:H0 " "Elaborating entity \"sseg\" for hierarchy \"sseg:H0\"" {  } { { "lab7_top.sv" "H0" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/lab7_top.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732558832948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "lab7_top.sv" "CPU" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/lab7_top.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732558832948 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "datapath_out cpu.sv(21) " "Verilog HDL warning at cpu.sv(21): object datapath_out used but never assigned" {  } { { "cpu.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1732558832948 "|lab7_top|cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cpu.sv(39) " "Verilog HDL assignment warning at cpu.sv(39): truncated value with size 32 to match size of target (9)" {  } { { "cpu.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732558832948 "|lab7_top|cpu:CPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "datapath_out 0 cpu.sv(21) " "Net \"datapath_out\" at cpu.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "cpu.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732558832948 "|lab7_top|cpu:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|vDFFE:pc " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|vDFFE:pc\"" {  } { { "cpu.sv" "pc" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732558832948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|vDFFE:instruction_register " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|vDFFE:instruction_register\"" {  } { { "cpu.sv" "instruction_register" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732558832948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionDecoder cpu:CPU\|instructionDecoder:instruction_decoder " "Elaborating entity \"instructionDecoder\" for hierarchy \"cpu:CPU\|instructionDecoder:instruction_decoder\"" {  } { { "cpu.sv" "instruction_decoder" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732558832948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsmController cpu:CPU\|fsmController:fsmController " "Elaborating entity \"fsmController\" for hierarchy \"cpu:CPU\|fsmController:fsmController\"" {  } { { "cpu.sv" "fsmController" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732558832948 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fsmController.sv(203) " "Verilog HDL Case Statement information at fsmController.sv(203): all case item expressions in this case statement are onehot" {  } { { "fsmController.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/fsmController.sv" 203 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1732558832964 "|lab7_top|cpu:CPU|fsmController:fsmController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:CPU\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:CPU\|datapath:DP\"" {  } { { "cpu.sv" "DP" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732558832964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:CPU\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\"" {  } { { "datapath.sv" "REGFILE" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732558832964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder cpu:CPU\|datapath:DP\|regfile:REGFILE\|Decoder:write_decoder " "Elaborating entity \"Decoder\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|Decoder:write_decoder\"" {  } { { "regfile.sv" "write_decoder" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/regfile.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732558832964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 regfile.sv(59) " "Verilog HDL assignment warning at regfile.sv(59): truncated value with size 32 to match size of target (8)" {  } { { "regfile.sv" "" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/regfile.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732558832964 "|lab7_top|cpu:CPU|datapath:DP|regfile:REGFILE|Decoder:write_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:CPU\|datapath:DP\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:ALU\"" {  } { { "datapath.sv" "ALU" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732558832980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:CPU\|datapath:DP\|shifter:shifter " "Elaborating entity \"shifter\" for hierarchy \"cpu:CPU\|datapath:DP\|shifter:shifter\"" {  } { { "datapath.sv" "shifter" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732558832980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|datapath:DP\|vDFFE:status " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|datapath:DP\|vDFFE:status\"" {  } { { "datapath.sv" "status" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732558832980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:MEM " "Elaborating entity \"RAM\" for hierarchy \"RAM:MEM\"" {  } { { "lab7_top.sv" "MEM" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/lab7_top.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732558832980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE vDFFE:LEDReg " "Elaborating entity \"vDFFE\" for hierarchy \"vDFFE:LEDReg\"" {  } { { "lab7_top.sv" "LEDReg" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/lab7_top.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732558833013 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:CPU\|write_data\[15\] cpu:CPU\|write_data\[15\] " "Net \"cpu:CPU\|write_data\[15\]\", which fans out to \"cpu:CPU\|write_data\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:CPU\|datapath:DP\|datapath_out\[15\] " "Net is fed by \"cpu:CPU\|datapath:DP\|datapath_out\[15\]\"" {  } { { "datapath.sv" "datapath_out\[15\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""}  } { { "cpu.sv" "write_data\[15\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1732558833122 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:CPU\|write_data\[14\] cpu:CPU\|write_data\[14\] " "Net \"cpu:CPU\|write_data\[14\]\", which fans out to \"cpu:CPU\|write_data\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:CPU\|datapath:DP\|datapath_out\[14\] " "Net is fed by \"cpu:CPU\|datapath:DP\|datapath_out\[14\]\"" {  } { { "datapath.sv" "datapath_out\[14\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""}  } { { "cpu.sv" "write_data\[14\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1732558833122 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:CPU\|write_data\[13\] cpu:CPU\|write_data\[13\] " "Net \"cpu:CPU\|write_data\[13\]\", which fans out to \"cpu:CPU\|write_data\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:CPU\|datapath:DP\|datapath_out\[13\] " "Net is fed by \"cpu:CPU\|datapath:DP\|datapath_out\[13\]\"" {  } { { "datapath.sv" "datapath_out\[13\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""}  } { { "cpu.sv" "write_data\[13\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1732558833122 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:CPU\|write_data\[12\] cpu:CPU\|write_data\[12\] " "Net \"cpu:CPU\|write_data\[12\]\", which fans out to \"cpu:CPU\|write_data\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:CPU\|datapath:DP\|datapath_out\[12\] " "Net is fed by \"cpu:CPU\|datapath:DP\|datapath_out\[12\]\"" {  } { { "datapath.sv" "datapath_out\[12\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""}  } { { "cpu.sv" "write_data\[12\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1732558833122 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:CPU\|write_data\[11\] cpu:CPU\|write_data\[11\] " "Net \"cpu:CPU\|write_data\[11\]\", which fans out to \"cpu:CPU\|write_data\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:CPU\|datapath:DP\|datapath_out\[11\] " "Net is fed by \"cpu:CPU\|datapath:DP\|datapath_out\[11\]\"" {  } { { "datapath.sv" "datapath_out\[11\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""}  } { { "cpu.sv" "write_data\[11\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1732558833122 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:CPU\|write_data\[10\] cpu:CPU\|write_data\[10\] " "Net \"cpu:CPU\|write_data\[10\]\", which fans out to \"cpu:CPU\|write_data\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:CPU\|datapath:DP\|datapath_out\[10\] " "Net is fed by \"cpu:CPU\|datapath:DP\|datapath_out\[10\]\"" {  } { { "datapath.sv" "datapath_out\[10\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""}  } { { "cpu.sv" "write_data\[10\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1732558833122 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:CPU\|write_data\[9\] cpu:CPU\|write_data\[9\] " "Net \"cpu:CPU\|write_data\[9\]\", which fans out to \"cpu:CPU\|write_data\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:CPU\|datapath:DP\|datapath_out\[9\] " "Net is fed by \"cpu:CPU\|datapath:DP\|datapath_out\[9\]\"" {  } { { "datapath.sv" "datapath_out\[9\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""}  } { { "cpu.sv" "write_data\[9\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1732558833122 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:CPU\|write_data\[8\] cpu:CPU\|vDFFE:data_addr\|in\[8\] " "Net \"cpu:CPU\|write_data\[8\]\", which fans out to \"cpu:CPU\|vDFFE:data_addr\|in\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:CPU\|datapath:DP\|datapath_out\[8\] " "Net is fed by \"cpu:CPU\|datapath:DP\|datapath_out\[8\]\"" {  } { { "datapath.sv" "datapath_out\[8\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""}  } { { "cpu.sv" "write_data\[8\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 6 -1 0 } } { "regfile.sv" "in\[8\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/regfile.sv" 43 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1732558833122 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:CPU\|write_data\[7\] cpu:CPU\|vDFFE:data_addr\|in\[7\] " "Net \"cpu:CPU\|write_data\[7\]\", which fans out to \"cpu:CPU\|vDFFE:data_addr\|in\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:CPU\|datapath:DP\|datapath_out\[7\] " "Net is fed by \"cpu:CPU\|datapath:DP\|datapath_out\[7\]\"" {  } { { "datapath.sv" "datapath_out\[7\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""}  } { { "cpu.sv" "write_data\[7\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 6 -1 0 } } { "regfile.sv" "in\[7\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/regfile.sv" 43 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1732558833122 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:CPU\|write_data\[6\] cpu:CPU\|vDFFE:data_addr\|in\[6\] " "Net \"cpu:CPU\|write_data\[6\]\", which fans out to \"cpu:CPU\|vDFFE:data_addr\|in\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:CPU\|datapath:DP\|datapath_out\[6\] " "Net is fed by \"cpu:CPU\|datapath:DP\|datapath_out\[6\]\"" {  } { { "datapath.sv" "datapath_out\[6\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""}  } { { "cpu.sv" "write_data\[6\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 6 -1 0 } } { "regfile.sv" "in\[6\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/regfile.sv" 43 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1732558833122 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:CPU\|write_data\[5\] cpu:CPU\|vDFFE:data_addr\|in\[5\] " "Net \"cpu:CPU\|write_data\[5\]\", which fans out to \"cpu:CPU\|vDFFE:data_addr\|in\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:CPU\|datapath:DP\|datapath_out\[5\] " "Net is fed by \"cpu:CPU\|datapath:DP\|datapath_out\[5\]\"" {  } { { "datapath.sv" "datapath_out\[5\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""}  } { { "cpu.sv" "write_data\[5\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 6 -1 0 } } { "regfile.sv" "in\[5\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/regfile.sv" 43 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1732558833122 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:CPU\|write_data\[4\] cpu:CPU\|vDFFE:data_addr\|in\[4\] " "Net \"cpu:CPU\|write_data\[4\]\", which fans out to \"cpu:CPU\|vDFFE:data_addr\|in\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:CPU\|datapath:DP\|datapath_out\[4\] " "Net is fed by \"cpu:CPU\|datapath:DP\|datapath_out\[4\]\"" {  } { { "datapath.sv" "datapath_out\[4\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""}  } { { "cpu.sv" "write_data\[4\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 6 -1 0 } } { "regfile.sv" "in\[4\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/regfile.sv" 43 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1732558833122 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:CPU\|write_data\[3\] cpu:CPU\|vDFFE:data_addr\|in\[3\] " "Net \"cpu:CPU\|write_data\[3\]\", which fans out to \"cpu:CPU\|vDFFE:data_addr\|in\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:CPU\|datapath:DP\|datapath_out\[3\] " "Net is fed by \"cpu:CPU\|datapath:DP\|datapath_out\[3\]\"" {  } { { "datapath.sv" "datapath_out\[3\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""}  } { { "cpu.sv" "write_data\[3\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 6 -1 0 } } { "regfile.sv" "in\[3\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/regfile.sv" 43 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1732558833122 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:CPU\|write_data\[2\] cpu:CPU\|vDFFE:data_addr\|in\[2\] " "Net \"cpu:CPU\|write_data\[2\]\", which fans out to \"cpu:CPU\|vDFFE:data_addr\|in\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:CPU\|datapath:DP\|datapath_out\[2\] " "Net is fed by \"cpu:CPU\|datapath:DP\|datapath_out\[2\]\"" {  } { { "datapath.sv" "datapath_out\[2\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""}  } { { "cpu.sv" "write_data\[2\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 6 -1 0 } } { "regfile.sv" "in\[2\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/regfile.sv" 43 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1732558833122 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:CPU\|write_data\[1\] cpu:CPU\|vDFFE:data_addr\|in\[1\] " "Net \"cpu:CPU\|write_data\[1\]\", which fans out to \"cpu:CPU\|vDFFE:data_addr\|in\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:CPU\|datapath:DP\|datapath_out\[1\] " "Net is fed by \"cpu:CPU\|datapath:DP\|datapath_out\[1\]\"" {  } { { "datapath.sv" "datapath_out\[1\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""}  } { { "cpu.sv" "write_data\[1\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 6 -1 0 } } { "regfile.sv" "in\[1\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/regfile.sv" 43 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1732558833122 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu:CPU\|write_data\[0\] cpu:CPU\|vDFFE:data_addr\|in\[0\] " "Net \"cpu:CPU\|write_data\[0\]\", which fans out to \"cpu:CPU\|vDFFE:data_addr\|in\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cpu:CPU\|datapath:DP\|datapath_out\[0\] " "Net is fed by \"cpu:CPU\|datapath:DP\|datapath_out\[0\]\"" {  } { { "datapath.sv" "datapath_out\[0\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/datapath.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1732558833122 ""}  } { { "cpu.sv" "write_data\[0\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/cpu.sv" 6 -1 0 } } { "regfile.sv" "in\[0\]" { Text "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/regfile.sv" 43 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1732558833122 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/output_files/lab7_top.map.smsg " "Generated suppressed messages file C:/Users/ryanl/UBC/CPEN211/lab-7-l1c-ryl051/output_files/lab7_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732558833153 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 48 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 48 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732558833265 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 25 10:20:33 2024 " "Processing ended: Mon Nov 25 10:20:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732558833265 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732558833265 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732558833265 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732558833265 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 50 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 50 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732558833915 ""}
