
RECU_NUCLEO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d308  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000324  0800d4d8  0800d4d8  0001d4d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d7fc  0800d7fc  00020220  2**0
                  CONTENTS
  4 .ARM          00000008  0800d7fc  0800d7fc  0001d7fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d804  0800d804  00020220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d804  0800d804  0001d804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d808  0800d808  0001d808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  0800d80c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000010a0  20000220  0800da2c  00020220  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200012c0  0800da2c  000212c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cc87  00000000  00000000  00020250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004622  00000000  00000000  0003ced7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001898  00000000  00000000  00041500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000016b8  00000000  00000000  00042d98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000078b8  00000000  00000000  00044450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020e07  00000000  00000000  0004bd08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0ff9  00000000  00000000  0006cb0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014db08  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000750c  00000000  00000000  0014db58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000220 	.word	0x20000220
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d4c0 	.word	0x0800d4c0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000224 	.word	0x20000224
 800020c:	0800d4c0 	.word	0x0800d4c0

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_ldivmod>:
 80002e0:	b97b      	cbnz	r3, 8000302 <__aeabi_ldivmod+0x22>
 80002e2:	b972      	cbnz	r2, 8000302 <__aeabi_ldivmod+0x22>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bfbe      	ittt	lt
 80002e8:	2000      	movlt	r0, #0
 80002ea:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80002ee:	e006      	blt.n	80002fe <__aeabi_ldivmod+0x1e>
 80002f0:	bf08      	it	eq
 80002f2:	2800      	cmpeq	r0, #0
 80002f4:	bf1c      	itt	ne
 80002f6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80002fa:	f04f 30ff 	movne.w	r0, #4294967295
 80002fe:	f000 b9bf 	b.w	8000680 <__aeabi_idiv0>
 8000302:	f1ad 0c08 	sub.w	ip, sp, #8
 8000306:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800030a:	2900      	cmp	r1, #0
 800030c:	db09      	blt.n	8000322 <__aeabi_ldivmod+0x42>
 800030e:	2b00      	cmp	r3, #0
 8000310:	db1a      	blt.n	8000348 <__aeabi_ldivmod+0x68>
 8000312:	f000 f84d 	bl	80003b0 <__udivmoddi4>
 8000316:	f8dd e004 	ldr.w	lr, [sp, #4]
 800031a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031e:	b004      	add	sp, #16
 8000320:	4770      	bx	lr
 8000322:	4240      	negs	r0, r0
 8000324:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000328:	2b00      	cmp	r3, #0
 800032a:	db1b      	blt.n	8000364 <__aeabi_ldivmod+0x84>
 800032c:	f000 f840 	bl	80003b0 <__udivmoddi4>
 8000330:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000334:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000338:	b004      	add	sp, #16
 800033a:	4240      	negs	r0, r0
 800033c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000340:	4252      	negs	r2, r2
 8000342:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000346:	4770      	bx	lr
 8000348:	4252      	negs	r2, r2
 800034a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800034e:	f000 f82f 	bl	80003b0 <__udivmoddi4>
 8000352:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000356:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800035a:	b004      	add	sp, #16
 800035c:	4240      	negs	r0, r0
 800035e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000362:	4770      	bx	lr
 8000364:	4252      	negs	r2, r2
 8000366:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800036a:	f000 f821 	bl	80003b0 <__udivmoddi4>
 800036e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000372:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000376:	b004      	add	sp, #16
 8000378:	4252      	negs	r2, r2
 800037a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800037e:	4770      	bx	lr

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b974 	b.w	8000680 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	4604      	mov	r4, r0
 80003b8:	468e      	mov	lr, r1
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d14d      	bne.n	800045a <__udivmoddi4+0xaa>
 80003be:	428a      	cmp	r2, r1
 80003c0:	4694      	mov	ip, r2
 80003c2:	d969      	bls.n	8000498 <__udivmoddi4+0xe8>
 80003c4:	fab2 f282 	clz	r2, r2
 80003c8:	b152      	cbz	r2, 80003e0 <__udivmoddi4+0x30>
 80003ca:	fa01 f302 	lsl.w	r3, r1, r2
 80003ce:	f1c2 0120 	rsb	r1, r2, #32
 80003d2:	fa20 f101 	lsr.w	r1, r0, r1
 80003d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003da:	ea41 0e03 	orr.w	lr, r1, r3
 80003de:	4094      	lsls	r4, r2
 80003e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003e4:	0c21      	lsrs	r1, r4, #16
 80003e6:	fbbe f6f8 	udiv	r6, lr, r8
 80003ea:	fa1f f78c 	uxth.w	r7, ip
 80003ee:	fb08 e316 	mls	r3, r8, r6, lr
 80003f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003f6:	fb06 f107 	mul.w	r1, r6, r7
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f106 30ff 	add.w	r0, r6, #4294967295
 8000406:	f080 811f 	bcs.w	8000648 <__udivmoddi4+0x298>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 811c 	bls.w	8000648 <__udivmoddi4+0x298>
 8000410:	3e02      	subs	r6, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a5b      	subs	r3, r3, r1
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb3 f0f8 	udiv	r0, r3, r8
 800041c:	fb08 3310 	mls	r3, r8, r0, r3
 8000420:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000424:	fb00 f707 	mul.w	r7, r0, r7
 8000428:	42a7      	cmp	r7, r4
 800042a:	d90a      	bls.n	8000442 <__udivmoddi4+0x92>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 33ff 	add.w	r3, r0, #4294967295
 8000434:	f080 810a 	bcs.w	800064c <__udivmoddi4+0x29c>
 8000438:	42a7      	cmp	r7, r4
 800043a:	f240 8107 	bls.w	800064c <__udivmoddi4+0x29c>
 800043e:	4464      	add	r4, ip
 8000440:	3802      	subs	r0, #2
 8000442:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000446:	1be4      	subs	r4, r4, r7
 8000448:	2600      	movs	r6, #0
 800044a:	b11d      	cbz	r5, 8000454 <__udivmoddi4+0xa4>
 800044c:	40d4      	lsrs	r4, r2
 800044e:	2300      	movs	r3, #0
 8000450:	e9c5 4300 	strd	r4, r3, [r5]
 8000454:	4631      	mov	r1, r6
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d909      	bls.n	8000472 <__udivmoddi4+0xc2>
 800045e:	2d00      	cmp	r5, #0
 8000460:	f000 80ef 	beq.w	8000642 <__udivmoddi4+0x292>
 8000464:	2600      	movs	r6, #0
 8000466:	e9c5 0100 	strd	r0, r1, [r5]
 800046a:	4630      	mov	r0, r6
 800046c:	4631      	mov	r1, r6
 800046e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000472:	fab3 f683 	clz	r6, r3
 8000476:	2e00      	cmp	r6, #0
 8000478:	d14a      	bne.n	8000510 <__udivmoddi4+0x160>
 800047a:	428b      	cmp	r3, r1
 800047c:	d302      	bcc.n	8000484 <__udivmoddi4+0xd4>
 800047e:	4282      	cmp	r2, r0
 8000480:	f200 80f9 	bhi.w	8000676 <__udivmoddi4+0x2c6>
 8000484:	1a84      	subs	r4, r0, r2
 8000486:	eb61 0303 	sbc.w	r3, r1, r3
 800048a:	2001      	movs	r0, #1
 800048c:	469e      	mov	lr, r3
 800048e:	2d00      	cmp	r5, #0
 8000490:	d0e0      	beq.n	8000454 <__udivmoddi4+0xa4>
 8000492:	e9c5 4e00 	strd	r4, lr, [r5]
 8000496:	e7dd      	b.n	8000454 <__udivmoddi4+0xa4>
 8000498:	b902      	cbnz	r2, 800049c <__udivmoddi4+0xec>
 800049a:	deff      	udf	#255	; 0xff
 800049c:	fab2 f282 	clz	r2, r2
 80004a0:	2a00      	cmp	r2, #0
 80004a2:	f040 8092 	bne.w	80005ca <__udivmoddi4+0x21a>
 80004a6:	eba1 010c 	sub.w	r1, r1, ip
 80004aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004ae:	fa1f fe8c 	uxth.w	lr, ip
 80004b2:	2601      	movs	r6, #1
 80004b4:	0c20      	lsrs	r0, r4, #16
 80004b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ba:	fb07 1113 	mls	r1, r7, r3, r1
 80004be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004c2:	fb0e f003 	mul.w	r0, lr, r3
 80004c6:	4288      	cmp	r0, r1
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x12c>
 80004ca:	eb1c 0101 	adds.w	r1, ip, r1
 80004ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x12a>
 80004d4:	4288      	cmp	r0, r1
 80004d6:	f200 80cb 	bhi.w	8000670 <__udivmoddi4+0x2c0>
 80004da:	4643      	mov	r3, r8
 80004dc:	1a09      	subs	r1, r1, r0
 80004de:	b2a4      	uxth	r4, r4
 80004e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e4:	fb07 1110 	mls	r1, r7, r0, r1
 80004e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004ec:	fb0e fe00 	mul.w	lr, lr, r0
 80004f0:	45a6      	cmp	lr, r4
 80004f2:	d908      	bls.n	8000506 <__udivmoddi4+0x156>
 80004f4:	eb1c 0404 	adds.w	r4, ip, r4
 80004f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80004fc:	d202      	bcs.n	8000504 <__udivmoddi4+0x154>
 80004fe:	45a6      	cmp	lr, r4
 8000500:	f200 80bb 	bhi.w	800067a <__udivmoddi4+0x2ca>
 8000504:	4608      	mov	r0, r1
 8000506:	eba4 040e 	sub.w	r4, r4, lr
 800050a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800050e:	e79c      	b.n	800044a <__udivmoddi4+0x9a>
 8000510:	f1c6 0720 	rsb	r7, r6, #32
 8000514:	40b3      	lsls	r3, r6
 8000516:	fa22 fc07 	lsr.w	ip, r2, r7
 800051a:	ea4c 0c03 	orr.w	ip, ip, r3
 800051e:	fa20 f407 	lsr.w	r4, r0, r7
 8000522:	fa01 f306 	lsl.w	r3, r1, r6
 8000526:	431c      	orrs	r4, r3
 8000528:	40f9      	lsrs	r1, r7
 800052a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800052e:	fa00 f306 	lsl.w	r3, r0, r6
 8000532:	fbb1 f8f9 	udiv	r8, r1, r9
 8000536:	0c20      	lsrs	r0, r4, #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fb09 1118 	mls	r1, r9, r8, r1
 8000540:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000544:	fb08 f00e 	mul.w	r0, r8, lr
 8000548:	4288      	cmp	r0, r1
 800054a:	fa02 f206 	lsl.w	r2, r2, r6
 800054e:	d90b      	bls.n	8000568 <__udivmoddi4+0x1b8>
 8000550:	eb1c 0101 	adds.w	r1, ip, r1
 8000554:	f108 3aff 	add.w	sl, r8, #4294967295
 8000558:	f080 8088 	bcs.w	800066c <__udivmoddi4+0x2bc>
 800055c:	4288      	cmp	r0, r1
 800055e:	f240 8085 	bls.w	800066c <__udivmoddi4+0x2bc>
 8000562:	f1a8 0802 	sub.w	r8, r8, #2
 8000566:	4461      	add	r1, ip
 8000568:	1a09      	subs	r1, r1, r0
 800056a:	b2a4      	uxth	r4, r4
 800056c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000570:	fb09 1110 	mls	r1, r9, r0, r1
 8000574:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000578:	fb00 fe0e 	mul.w	lr, r0, lr
 800057c:	458e      	cmp	lr, r1
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x1e2>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f100 34ff 	add.w	r4, r0, #4294967295
 8000588:	d26c      	bcs.n	8000664 <__udivmoddi4+0x2b4>
 800058a:	458e      	cmp	lr, r1
 800058c:	d96a      	bls.n	8000664 <__udivmoddi4+0x2b4>
 800058e:	3802      	subs	r0, #2
 8000590:	4461      	add	r1, ip
 8000592:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000596:	fba0 9402 	umull	r9, r4, r0, r2
 800059a:	eba1 010e 	sub.w	r1, r1, lr
 800059e:	42a1      	cmp	r1, r4
 80005a0:	46c8      	mov	r8, r9
 80005a2:	46a6      	mov	lr, r4
 80005a4:	d356      	bcc.n	8000654 <__udivmoddi4+0x2a4>
 80005a6:	d053      	beq.n	8000650 <__udivmoddi4+0x2a0>
 80005a8:	b15d      	cbz	r5, 80005c2 <__udivmoddi4+0x212>
 80005aa:	ebb3 0208 	subs.w	r2, r3, r8
 80005ae:	eb61 010e 	sbc.w	r1, r1, lr
 80005b2:	fa01 f707 	lsl.w	r7, r1, r7
 80005b6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ba:	40f1      	lsrs	r1, r6
 80005bc:	431f      	orrs	r7, r3
 80005be:	e9c5 7100 	strd	r7, r1, [r5]
 80005c2:	2600      	movs	r6, #0
 80005c4:	4631      	mov	r1, r6
 80005c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	40d8      	lsrs	r0, r3
 80005d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d4:	fa21 f303 	lsr.w	r3, r1, r3
 80005d8:	4091      	lsls	r1, r2
 80005da:	4301      	orrs	r1, r0
 80005dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005e0:	fa1f fe8c 	uxth.w	lr, ip
 80005e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005e8:	fb07 3610 	mls	r6, r7, r0, r3
 80005ec:	0c0b      	lsrs	r3, r1, #16
 80005ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005f2:	fb00 f60e 	mul.w	r6, r0, lr
 80005f6:	429e      	cmp	r6, r3
 80005f8:	fa04 f402 	lsl.w	r4, r4, r2
 80005fc:	d908      	bls.n	8000610 <__udivmoddi4+0x260>
 80005fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000602:	f100 38ff 	add.w	r8, r0, #4294967295
 8000606:	d22f      	bcs.n	8000668 <__udivmoddi4+0x2b8>
 8000608:	429e      	cmp	r6, r3
 800060a:	d92d      	bls.n	8000668 <__udivmoddi4+0x2b8>
 800060c:	3802      	subs	r0, #2
 800060e:	4463      	add	r3, ip
 8000610:	1b9b      	subs	r3, r3, r6
 8000612:	b289      	uxth	r1, r1
 8000614:	fbb3 f6f7 	udiv	r6, r3, r7
 8000618:	fb07 3316 	mls	r3, r7, r6, r3
 800061c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000620:	fb06 f30e 	mul.w	r3, r6, lr
 8000624:	428b      	cmp	r3, r1
 8000626:	d908      	bls.n	800063a <__udivmoddi4+0x28a>
 8000628:	eb1c 0101 	adds.w	r1, ip, r1
 800062c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000630:	d216      	bcs.n	8000660 <__udivmoddi4+0x2b0>
 8000632:	428b      	cmp	r3, r1
 8000634:	d914      	bls.n	8000660 <__udivmoddi4+0x2b0>
 8000636:	3e02      	subs	r6, #2
 8000638:	4461      	add	r1, ip
 800063a:	1ac9      	subs	r1, r1, r3
 800063c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000640:	e738      	b.n	80004b4 <__udivmoddi4+0x104>
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e705      	b.n	8000454 <__udivmoddi4+0xa4>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e3      	b.n	8000414 <__udivmoddi4+0x64>
 800064c:	4618      	mov	r0, r3
 800064e:	e6f8      	b.n	8000442 <__udivmoddi4+0x92>
 8000650:	454b      	cmp	r3, r9
 8000652:	d2a9      	bcs.n	80005a8 <__udivmoddi4+0x1f8>
 8000654:	ebb9 0802 	subs.w	r8, r9, r2
 8000658:	eb64 0e0c 	sbc.w	lr, r4, ip
 800065c:	3801      	subs	r0, #1
 800065e:	e7a3      	b.n	80005a8 <__udivmoddi4+0x1f8>
 8000660:	4646      	mov	r6, r8
 8000662:	e7ea      	b.n	800063a <__udivmoddi4+0x28a>
 8000664:	4620      	mov	r0, r4
 8000666:	e794      	b.n	8000592 <__udivmoddi4+0x1e2>
 8000668:	4640      	mov	r0, r8
 800066a:	e7d1      	b.n	8000610 <__udivmoddi4+0x260>
 800066c:	46d0      	mov	r8, sl
 800066e:	e77b      	b.n	8000568 <__udivmoddi4+0x1b8>
 8000670:	3b02      	subs	r3, #2
 8000672:	4461      	add	r1, ip
 8000674:	e732      	b.n	80004dc <__udivmoddi4+0x12c>
 8000676:	4630      	mov	r0, r6
 8000678:	e709      	b.n	800048e <__udivmoddi4+0xde>
 800067a:	4464      	add	r4, ip
 800067c:	3802      	subs	r0, #2
 800067e:	e742      	b.n	8000506 <__udivmoddi4+0x156>

08000680 <__aeabi_idiv0>:
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop

08000684 <COM_Init>:

static void SendVariable(uint16_t id);


void COM_Init(uint8_t nodeId)
{
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	71fb      	strb	r3, [r7, #7]
	mNodeId = nodeId;
 800068e:	4a04      	ldr	r2, [pc, #16]	; (80006a0 <COM_Init+0x1c>)
 8000690:	79fb      	ldrb	r3, [r7, #7]
 8000692:	7013      	strb	r3, [r2, #0]
}
 8000694:	bf00      	nop
 8000696:	370c      	adds	r7, #12
 8000698:	46bd      	mov	sp, r7
 800069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069e:	4770      	bx	lr
 80006a0:	200006ec 	.word	0x200006ec

080006a4 <COM_GetRxMessage>:
	return ns;
}

// just wrapper to MCAN
uint8_t COM_GetRxMessage( s_CanRxMsg* msg)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
	return MCAN_GetRxMessage(msg);
 80006ac:	6878      	ldr	r0, [r7, #4]
 80006ae:	f000 fb2f 	bl	8000d10 <MCAN_GetRxMessage>
 80006b2:	4603      	mov	r3, r0
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	3708      	adds	r7, #8
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}

080006bc <COM_Update_10ms>:

void COM_Update_10ms(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0

	// stream the variables to CAN
	int i;
	for(i = 0; i < STREAM_LIST_SIZE; i++)
 80006c2:	2300      	movs	r3, #0
 80006c4:	607b      	str	r3, [r7, #4]
 80006c6:	e017      	b.n	80006f8 <COM_Update_10ms+0x3c>
	{
		mStreamList[i].timer+=10;
 80006c8:	4934      	ldr	r1, [pc, #208]	; (800079c <COM_Update_10ms+0xe0>)
 80006ca:	687a      	ldr	r2, [r7, #4]
 80006cc:	4613      	mov	r3, r2
 80006ce:	005b      	lsls	r3, r3, #1
 80006d0:	4413      	add	r3, r2
 80006d2:	009b      	lsls	r3, r3, #2
 80006d4:	440b      	add	r3, r1
 80006d6:	3306      	adds	r3, #6
 80006d8:	881b      	ldrh	r3, [r3, #0]
 80006da:	330a      	adds	r3, #10
 80006dc:	b298      	uxth	r0, r3
 80006de:	492f      	ldr	r1, [pc, #188]	; (800079c <COM_Update_10ms+0xe0>)
 80006e0:	687a      	ldr	r2, [r7, #4]
 80006e2:	4613      	mov	r3, r2
 80006e4:	005b      	lsls	r3, r3, #1
 80006e6:	4413      	add	r3, r2
 80006e8:	009b      	lsls	r3, r3, #2
 80006ea:	440b      	add	r3, r1
 80006ec:	3306      	adds	r3, #6
 80006ee:	4602      	mov	r2, r0
 80006f0:	801a      	strh	r2, [r3, #0]
	for(i = 0; i < STREAM_LIST_SIZE; i++)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	3301      	adds	r3, #1
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	2b63      	cmp	r3, #99	; 0x63
 80006fc:	dde4      	ble.n	80006c8 <COM_Update_10ms+0xc>
	}
	for(i = 0; i < STREAM_LIST_SIZE; i++)
 80006fe:	2300      	movs	r3, #0
 8000700:	607b      	str	r3, [r7, #4]
 8000702:	e042      	b.n	800078a <COM_Update_10ms+0xce>
	{
		if (mStreamList[i].enable == 1 && mStreamList[i].sendPeriod != 0)
 8000704:	4925      	ldr	r1, [pc, #148]	; (800079c <COM_Update_10ms+0xe0>)
 8000706:	687a      	ldr	r2, [r7, #4]
 8000708:	4613      	mov	r3, r2
 800070a:	005b      	lsls	r3, r3, #1
 800070c:	4413      	add	r3, r2
 800070e:	009b      	lsls	r3, r3, #2
 8000710:	440b      	add	r3, r1
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	2b01      	cmp	r3, #1
 8000716:	d135      	bne.n	8000784 <COM_Update_10ms+0xc8>
 8000718:	4920      	ldr	r1, [pc, #128]	; (800079c <COM_Update_10ms+0xe0>)
 800071a:	687a      	ldr	r2, [r7, #4]
 800071c:	4613      	mov	r3, r2
 800071e:	005b      	lsls	r3, r3, #1
 8000720:	4413      	add	r3, r2
 8000722:	009b      	lsls	r3, r3, #2
 8000724:	440b      	add	r3, r1
 8000726:	3304      	adds	r3, #4
 8000728:	881b      	ldrh	r3, [r3, #0]
 800072a:	2b00      	cmp	r3, #0
 800072c:	d02a      	beq.n	8000784 <COM_Update_10ms+0xc8>
		{
			if (mStreamList[i].timer >= mStreamList[i].sendPeriod)
 800072e:	491b      	ldr	r1, [pc, #108]	; (800079c <COM_Update_10ms+0xe0>)
 8000730:	687a      	ldr	r2, [r7, #4]
 8000732:	4613      	mov	r3, r2
 8000734:	005b      	lsls	r3, r3, #1
 8000736:	4413      	add	r3, r2
 8000738:	009b      	lsls	r3, r3, #2
 800073a:	440b      	add	r3, r1
 800073c:	3306      	adds	r3, #6
 800073e:	8819      	ldrh	r1, [r3, #0]
 8000740:	4816      	ldr	r0, [pc, #88]	; (800079c <COM_Update_10ms+0xe0>)
 8000742:	687a      	ldr	r2, [r7, #4]
 8000744:	4613      	mov	r3, r2
 8000746:	005b      	lsls	r3, r3, #1
 8000748:	4413      	add	r3, r2
 800074a:	009b      	lsls	r3, r3, #2
 800074c:	4403      	add	r3, r0
 800074e:	3304      	adds	r3, #4
 8000750:	881b      	ldrh	r3, [r3, #0]
 8000752:	4299      	cmp	r1, r3
 8000754:	d316      	bcc.n	8000784 <COM_Update_10ms+0xc8>
			{
				SendVariable(mStreamList[i].varId);
 8000756:	4911      	ldr	r1, [pc, #68]	; (800079c <COM_Update_10ms+0xe0>)
 8000758:	687a      	ldr	r2, [r7, #4]
 800075a:	4613      	mov	r3, r2
 800075c:	005b      	lsls	r3, r3, #1
 800075e:	4413      	add	r3, r2
 8000760:	009b      	lsls	r3, r3, #2
 8000762:	440b      	add	r3, r1
 8000764:	3302      	adds	r3, #2
 8000766:	881b      	ldrh	r3, [r3, #0]
 8000768:	4618      	mov	r0, r3
 800076a:	f000 f8d9 	bl	8000920 <SendVariable>
				mStreamList[i].timer = 0;
 800076e:	490b      	ldr	r1, [pc, #44]	; (800079c <COM_Update_10ms+0xe0>)
 8000770:	687a      	ldr	r2, [r7, #4]
 8000772:	4613      	mov	r3, r2
 8000774:	005b      	lsls	r3, r3, #1
 8000776:	4413      	add	r3, r2
 8000778:	009b      	lsls	r3, r3, #2
 800077a:	440b      	add	r3, r1
 800077c:	3306      	adds	r3, #6
 800077e:	2200      	movs	r2, #0
 8000780:	801a      	strh	r2, [r3, #0]
				break;  // send just 1 value every 10ms
 8000782:	e006      	b.n	8000792 <COM_Update_10ms+0xd6>
	for(i = 0; i < STREAM_LIST_SIZE; i++)
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	3301      	adds	r3, #1
 8000788:	607b      	str	r3, [r7, #4]
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	2b63      	cmp	r3, #99	; 0x63
 800078e:	ddb9      	ble.n	8000704 <COM_Update_10ms+0x48>
			}
		}
	}
}
 8000790:	bf00      	nop
 8000792:	bf00      	nop
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	2000023c 	.word	0x2000023c

080007a0 <COM_SendMessage>:
{
	SendVariable(varId);
}

void COM_SendMessage(uint16_t cobid, uint8_t* data, uint8_t dlc)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	4603      	mov	r3, r0
 80007a8:	6039      	str	r1, [r7, #0]
 80007aa:	80fb      	strh	r3, [r7, #6]
 80007ac:	4613      	mov	r3, r2
 80007ae:	717b      	strb	r3, [r7, #5]
	MCAN_SendFrame(cobid + mNodeId, data, dlc);
 80007b0:	4b07      	ldr	r3, [pc, #28]	; (80007d0 <COM_SendMessage+0x30>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	b29a      	uxth	r2, r3
 80007b6:	88fb      	ldrh	r3, [r7, #6]
 80007b8:	4413      	add	r3, r2
 80007ba:	b29b      	uxth	r3, r3
 80007bc:	797a      	ldrb	r2, [r7, #5]
 80007be:	6839      	ldr	r1, [r7, #0]
 80007c0:	4618      	mov	r0, r3
 80007c2:	f000 fabb 	bl	8000d3c <MCAN_SendFrame>
}
 80007c6:	bf00      	nop
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	200006ec 	.word	0x200006ec

080007d4 <COM_AddStreamedVariable>:




void COM_AddStreamedVariable(uint16_t varId, uint16_t period)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b085      	sub	sp, #20
 80007d8:	af00      	add	r7, sp, #0
 80007da:	4603      	mov	r3, r0
 80007dc:	460a      	mov	r2, r1
 80007de:	80fb      	strh	r3, [r7, #6]
 80007e0:	4613      	mov	r3, r2
 80007e2:	80bb      	strh	r3, [r7, #4]
	// go thru the list to find if entry already exists
	int i;
	for(i = 0; i < STREAM_LIST_SIZE; i++)
 80007e4:	2300      	movs	r3, #0
 80007e6:	60fb      	str	r3, [r7, #12]
 80007e8:	e038      	b.n	800085c <COM_AddStreamedVariable+0x88>
	{
		if(mStreamList[i].varId == varId)
 80007ea:	493a      	ldr	r1, [pc, #232]	; (80008d4 <COM_AddStreamedVariable+0x100>)
 80007ec:	68fa      	ldr	r2, [r7, #12]
 80007ee:	4613      	mov	r3, r2
 80007f0:	005b      	lsls	r3, r3, #1
 80007f2:	4413      	add	r3, r2
 80007f4:	009b      	lsls	r3, r3, #2
 80007f6:	440b      	add	r3, r1
 80007f8:	3302      	adds	r3, #2
 80007fa:	881b      	ldrh	r3, [r3, #0]
 80007fc:	88fa      	ldrh	r2, [r7, #6]
 80007fe:	429a      	cmp	r2, r3
 8000800:	d129      	bne.n	8000856 <COM_AddStreamedVariable+0x82>
		{
			if(period != 0)
 8000802:	88bb      	ldrh	r3, [r7, #4]
 8000804:	2b00      	cmp	r3, #0
 8000806:	d013      	beq.n	8000830 <COM_AddStreamedVariable+0x5c>
			{
				mStreamList[i].sendPeriod = period;
 8000808:	4932      	ldr	r1, [pc, #200]	; (80008d4 <COM_AddStreamedVariable+0x100>)
 800080a:	68fa      	ldr	r2, [r7, #12]
 800080c:	4613      	mov	r3, r2
 800080e:	005b      	lsls	r3, r3, #1
 8000810:	4413      	add	r3, r2
 8000812:	009b      	lsls	r3, r3, #2
 8000814:	440b      	add	r3, r1
 8000816:	3304      	adds	r3, #4
 8000818:	88ba      	ldrh	r2, [r7, #4]
 800081a:	801a      	strh	r2, [r3, #0]
				mStreamList[i].enable = 1;
 800081c:	492d      	ldr	r1, [pc, #180]	; (80008d4 <COM_AddStreamedVariable+0x100>)
 800081e:	68fa      	ldr	r2, [r7, #12]
 8000820:	4613      	mov	r3, r2
 8000822:	005b      	lsls	r3, r3, #1
 8000824:	4413      	add	r3, r2
 8000826:	009b      	lsls	r3, r3, #2
 8000828:	440b      	add	r3, r1
 800082a:	2201      	movs	r2, #1
 800082c:	701a      	strb	r2, [r3, #0]
				return;
 800082e:	e04c      	b.n	80008ca <COM_AddStreamedVariable+0xf6>
			}
			else
			{
				mStreamList[i].sendPeriod = 0;
 8000830:	4928      	ldr	r1, [pc, #160]	; (80008d4 <COM_AddStreamedVariable+0x100>)
 8000832:	68fa      	ldr	r2, [r7, #12]
 8000834:	4613      	mov	r3, r2
 8000836:	005b      	lsls	r3, r3, #1
 8000838:	4413      	add	r3, r2
 800083a:	009b      	lsls	r3, r3, #2
 800083c:	440b      	add	r3, r1
 800083e:	3304      	adds	r3, #4
 8000840:	2200      	movs	r2, #0
 8000842:	801a      	strh	r2, [r3, #0]
				mStreamList[i].enable = 0;
 8000844:	4923      	ldr	r1, [pc, #140]	; (80008d4 <COM_AddStreamedVariable+0x100>)
 8000846:	68fa      	ldr	r2, [r7, #12]
 8000848:	4613      	mov	r3, r2
 800084a:	005b      	lsls	r3, r3, #1
 800084c:	4413      	add	r3, r2
 800084e:	009b      	lsls	r3, r3, #2
 8000850:	440b      	add	r3, r1
 8000852:	2200      	movs	r2, #0
 8000854:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < STREAM_LIST_SIZE; i++)
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	3301      	adds	r3, #1
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	2b63      	cmp	r3, #99	; 0x63
 8000860:	ddc3      	ble.n	80007ea <COM_AddStreamedVariable+0x16>
			}
		}
	}

	// if not add variable to the list
	for(i = 0; i < STREAM_LIST_SIZE; i++)
 8000862:	2300      	movs	r3, #0
 8000864:	60fb      	str	r3, [r7, #12]
 8000866:	e02d      	b.n	80008c4 <COM_AddStreamedVariable+0xf0>
	{
		if(mStreamList[i].enable == 0)
 8000868:	491a      	ldr	r1, [pc, #104]	; (80008d4 <COM_AddStreamedVariable+0x100>)
 800086a:	68fa      	ldr	r2, [r7, #12]
 800086c:	4613      	mov	r3, r2
 800086e:	005b      	lsls	r3, r3, #1
 8000870:	4413      	add	r3, r2
 8000872:	009b      	lsls	r3, r3, #2
 8000874:	440b      	add	r3, r1
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	2b00      	cmp	r3, #0
 800087a:	d120      	bne.n	80008be <COM_AddStreamedVariable+0xea>
		{
			if(period != 0)
 800087c:	88bb      	ldrh	r3, [r7, #4]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d01d      	beq.n	80008be <COM_AddStreamedVariable+0xea>
			{
				mStreamList[i].varId = varId;
 8000882:	4914      	ldr	r1, [pc, #80]	; (80008d4 <COM_AddStreamedVariable+0x100>)
 8000884:	68fa      	ldr	r2, [r7, #12]
 8000886:	4613      	mov	r3, r2
 8000888:	005b      	lsls	r3, r3, #1
 800088a:	4413      	add	r3, r2
 800088c:	009b      	lsls	r3, r3, #2
 800088e:	440b      	add	r3, r1
 8000890:	3302      	adds	r3, #2
 8000892:	88fa      	ldrh	r2, [r7, #6]
 8000894:	801a      	strh	r2, [r3, #0]
				mStreamList[i].sendPeriod = period;
 8000896:	490f      	ldr	r1, [pc, #60]	; (80008d4 <COM_AddStreamedVariable+0x100>)
 8000898:	68fa      	ldr	r2, [r7, #12]
 800089a:	4613      	mov	r3, r2
 800089c:	005b      	lsls	r3, r3, #1
 800089e:	4413      	add	r3, r2
 80008a0:	009b      	lsls	r3, r3, #2
 80008a2:	440b      	add	r3, r1
 80008a4:	3304      	adds	r3, #4
 80008a6:	88ba      	ldrh	r2, [r7, #4]
 80008a8:	801a      	strh	r2, [r3, #0]
				mStreamList[i].enable = 1;
 80008aa:	490a      	ldr	r1, [pc, #40]	; (80008d4 <COM_AddStreamedVariable+0x100>)
 80008ac:	68fa      	ldr	r2, [r7, #12]
 80008ae:	4613      	mov	r3, r2
 80008b0:	005b      	lsls	r3, r3, #1
 80008b2:	4413      	add	r3, r2
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	440b      	add	r3, r1
 80008b8:	2201      	movs	r2, #1
 80008ba:	701a      	strb	r2, [r3, #0]
				return;
 80008bc:	e005      	b.n	80008ca <COM_AddStreamedVariable+0xf6>
	for(i = 0; i < STREAM_LIST_SIZE; i++)
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	3301      	adds	r3, #1
 80008c2:	60fb      	str	r3, [r7, #12]
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	2b63      	cmp	r3, #99	; 0x63
 80008c8:	ddce      	ble.n	8000868 <COM_AddStreamedVariable+0x94>
			}
		}
	}
}
 80008ca:	3714      	adds	r7, #20
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr
 80008d4:	2000023c 	.word	0x2000023c

080008d8 <COM_SendLogMsg>:
  COM_SendMessage(CMD_RECU_REMOTE_REQ, data, 8);
}


void COM_SendLogMsg(eLogEvent event, uint8_t* logvalue)  // logvalue may be array of up to 6 bytes
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b084      	sub	sp, #16
 80008dc:	af00      	add	r7, sp, #0
 80008de:	4603      	mov	r3, r0
 80008e0:	6039      	str	r1, [r7, #0]
 80008e2:	71fb      	strb	r3, [r7, #7]
  uint8_t data[8];
  data[0] = mNodeId;
 80008e4:	4b0d      	ldr	r3, [pc, #52]	; (800091c <COM_SendLogMsg+0x44>)
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	723b      	strb	r3, [r7, #8]
  data[1] = event;
 80008ea:	79fb      	ldrb	r3, [r7, #7]
 80008ec:	727b      	strb	r3, [r7, #9]
  if(logvalue != NULL)
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d007      	beq.n	8000904 <COM_SendLogMsg+0x2c>
  {
    memcpy(&(data[2]), logvalue, 6);
 80008f4:	f107 0308 	add.w	r3, r7, #8
 80008f8:	3302      	adds	r3, #2
 80008fa:	2206      	movs	r2, #6
 80008fc:	6839      	ldr	r1, [r7, #0]
 80008fe:	4618      	mov	r0, r3
 8000900:	f00a fd7c 	bl	800b3fc <memcpy>
  }
  COM_SendMessage(CMD_LOG_MSG, data, 8);
 8000904:	f107 0308 	add.w	r3, r7, #8
 8000908:	2208      	movs	r2, #8
 800090a:	4619      	mov	r1, r3
 800090c:	f44f 60c4 	mov.w	r0, #1568	; 0x620
 8000910:	f7ff ff46 	bl	80007a0 <COM_SendMessage>
}
 8000914:	bf00      	nop
 8000916:	3710      	adds	r7, #16
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	200006ec 	.word	0x200006ec

08000920 <SendVariable>:
  COM_SendMessage(CMD_UHAMON_SEND + mNodeId, data, 8);
}

/*Private methods*/
static void SendVariable(uint16_t id)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b086      	sub	sp, #24
 8000924:	af00      	add	r7, sp, #0
 8000926:	4603      	mov	r3, r0
 8000928:	80fb      	strh	r3, [r7, #6]
	uint16_t invalid = 0;
 800092a:	2300      	movs	r3, #0
 800092c:	827b      	strh	r3, [r7, #18]
	uint16_t validflag = 0;
 800092e:	2300      	movs	r3, #0
 8000930:	82fb      	strh	r3, [r7, #22]
	int16_t tmp = VAR_GetVariable(id, &invalid);
 8000932:	f107 0212 	add.w	r2, r7, #18
 8000936:	88fb      	ldrh	r3, [r7, #6]
 8000938:	4611      	mov	r1, r2
 800093a:	4618      	mov	r0, r3
 800093c:	f002 f8a8 	bl	8002a90 <VAR_GetVariable>
 8000940:	4603      	mov	r3, r0
 8000942:	82bb      	strh	r3, [r7, #20]
	validflag = (invalid == INVALID_FLAG ? 0 : 1);
 8000944:	8a7b      	ldrh	r3, [r7, #18]
 8000946:	2b01      	cmp	r3, #1
 8000948:	bf14      	ite	ne
 800094a:	2301      	movne	r3, #1
 800094c:	2300      	moveq	r3, #0
 800094e:	b2db      	uxtb	r3, r3
 8000950:	82fb      	strh	r3, [r7, #22]
	uint8_t data[8];
	data[0] = id >> 8;
 8000952:	88fb      	ldrh	r3, [r7, #6]
 8000954:	0a1b      	lsrs	r3, r3, #8
 8000956:	b29b      	uxth	r3, r3
 8000958:	b2db      	uxtb	r3, r3
 800095a:	723b      	strb	r3, [r7, #8]
	data[1] = id  & 0xFF;
 800095c:	88fb      	ldrh	r3, [r7, #6]
 800095e:	b2db      	uxtb	r3, r3
 8000960:	727b      	strb	r3, [r7, #9]
	data[2] = tmp >> 8;
 8000962:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000966:	121b      	asrs	r3, r3, #8
 8000968:	b21b      	sxth	r3, r3
 800096a:	b2db      	uxtb	r3, r3
 800096c:	72bb      	strb	r3, [r7, #10]
	data[3] = tmp & 0xFF;
 800096e:	8abb      	ldrh	r3, [r7, #20]
 8000970:	b2db      	uxtb	r3, r3
 8000972:	72fb      	strb	r3, [r7, #11]
	data[4] = validflag >> 8;
 8000974:	8afb      	ldrh	r3, [r7, #22]
 8000976:	0a1b      	lsrs	r3, r3, #8
 8000978:	b29b      	uxth	r3, r3
 800097a:	b2db      	uxtb	r3, r3
 800097c:	733b      	strb	r3, [r7, #12]
	data[5] = validflag & 0xFF;
 800097e:	8afb      	ldrh	r3, [r7, #22]
 8000980:	b2db      	uxtb	r3, r3
 8000982:	737b      	strb	r3, [r7, #13]
	data[6] = 0;
 8000984:	2300      	movs	r3, #0
 8000986:	73bb      	strb	r3, [r7, #14]
	data[7] = 0;
 8000988:	2300      	movs	r3, #0
 800098a:	73fb      	strb	r3, [r7, #15]
	MCAN_SendFrame(CMD_VAR_VALUE + mNodeId, data, 8);
 800098c:	4b07      	ldr	r3, [pc, #28]	; (80009ac <SendVariable+0x8c>)
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	b29b      	uxth	r3, r3
 8000992:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8000996:	b29b      	uxth	r3, r3
 8000998:	f107 0108 	add.w	r1, r7, #8
 800099c:	2208      	movs	r2, #8
 800099e:	4618      	mov	r0, r3
 80009a0:	f000 f9cc 	bl	8000d3c <MCAN_SendFrame>
}
 80009a4:	bf00      	nop
 80009a6:	3718      	adds	r7, #24
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	200006ec 	.word	0x200006ec

080009b0 <LOG_Startup>:
#endif



void LOG_Startup(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b084      	sub	sp, #16
 80009b4:	af00      	add	r7, sp, #0
  uint8_t logData[8];
#ifdef LOG_MASTER_NODE
  uint8_t scomLogData[10];
#endif
  uint32_t csr = RCC->CSR;  // read reset reason flags
 80009b6:	4b16      	ldr	r3, [pc, #88]	; (8000a10 <LOG_Startup+0x60>)
 80009b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80009ba:	60fb      	str	r3, [r7, #12]
  memset(logData,0,8);
 80009bc:	1d3b      	adds	r3, r7, #4
 80009be:	2208      	movs	r2, #8
 80009c0:	2100      	movs	r1, #0
 80009c2:	4618      	mov	r0, r3
 80009c4:	f00a fd28 	bl	800b418 <memset>
  RCC->CSR |= RCC_CSR_RMVF;  // Reset reset reason flags
 80009c8:	4b11      	ldr	r3, [pc, #68]	; (8000a10 <LOG_Startup+0x60>)
 80009ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80009cc:	4a10      	ldr	r2, [pc, #64]	; (8000a10 <LOG_Startup+0x60>)
 80009ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80009d2:	6753      	str	r3, [r2, #116]	; 0x74
  logData[0] = THIS_NODE;
 80009d4:	2305      	movs	r3, #5
 80009d6:	713b      	strb	r3, [r7, #4]
  logData[1] = eleStartup;
 80009d8:	2300      	movs	r3, #0
 80009da:	717b      	strb	r3, [r7, #5]
  logData[2] = (uint8_t)(csr >> 24);  // reset reason flags
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	0e1b      	lsrs	r3, r3, #24
 80009e0:	b2db      	uxtb	r3, r3
 80009e2:	71bb      	strb	r3, [r7, #6]
  logData[3] = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR5);  // saved value (Error Handlers)
 80009e4:	2105      	movs	r1, #5
 80009e6:	480b      	ldr	r0, [pc, #44]	; (8000a14 <LOG_Startup+0x64>)
 80009e8:	f009 f84c 	bl	8009a84 <HAL_RTCEx_BKUPRead>
 80009ec:	4603      	mov	r3, r0
 80009ee:	b2db      	uxtb	r3, r3
 80009f0:	71fb      	strb	r3, [r7, #7]
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR5, 0);  // reset saved value;
 80009f2:	2200      	movs	r2, #0
 80009f4:	2105      	movs	r1, #5
 80009f6:	4807      	ldr	r0, [pc, #28]	; (8000a14 <LOG_Startup+0x64>)
 80009f8:	f009 f82a 	bl	8009a50 <HAL_RTCEx_BKUPWrite>
#ifndef LOG_MASTER_NODE
  COM_SendLogMsg(eleStartup, &(logData[2]));
 80009fc:	1d3b      	adds	r3, r7, #4
 80009fe:	3302      	adds	r3, #2
 8000a00:	4619      	mov	r1, r3
 8000a02:	2000      	movs	r0, #0
 8000a04:	f7ff ff68 	bl	80008d8 <COM_SendLogMsg>
  scomLogData[0] = CMD_LOG_MSG >> 8;
  scomLogData[1] = CMD_LOG_MSG & 0xFF;
  memcpy(&(scomLogData[2]), logData,8);
  SCOM_SendMsg(scomLogData,10);
#endif
}
 8000a08:	bf00      	nop
 8000a0a:	3710      	adds	r7, #16
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	40023800 	.word	0x40023800
 8000a14:	20001148 	.word	0x20001148

08000a18 <MCAN_Init>:



// initialization of CAN node, and buffers
void MCAN_Init(CAN_HandleTypeDef	* can, uint8_t id)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b088      	sub	sp, #32
 8000a1c:	af04      	add	r7, sp, #16
 8000a1e:	6078      	str	r0, [r7, #4]
 8000a20:	460b      	mov	r3, r1
 8000a22:	70fb      	strb	r3, [r7, #3]
	uint8_t bank_offset = 0;
 8000a24:	2300      	movs	r3, #0
 8000a26:	73fb      	strb	r3, [r7, #15]
	uint8_t i;

	mMcan.Rx0Buf = CB_Create(sizeof(s_CanRxMsg),RX_NMT_BUFF_SIZE);
 8000a28:	21c8      	movs	r1, #200	; 0xc8
 8000a2a:	2024      	movs	r0, #36	; 0x24
 8000a2c:	f002 f884 	bl	8002b38 <CB_Create>
 8000a30:	4603      	mov	r3, r0
 8000a32:	4a4d      	ldr	r2, [pc, #308]	; (8000b68 <MCAN_Init+0x150>)
 8000a34:	60d3      	str	r3, [r2, #12]
	mMcan.Rx1Buf = CB_Create(sizeof(s_CanRxMsg),RX_BUFF_SIZE);
 8000a36:	2150      	movs	r1, #80	; 0x50
 8000a38:	2024      	movs	r0, #36	; 0x24
 8000a3a:	f002 f87d 	bl	8002b38 <CB_Create>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	4a49      	ldr	r2, [pc, #292]	; (8000b68 <MCAN_Init+0x150>)
 8000a42:	6113      	str	r3, [r2, #16]
	mMcan.TxBuf = CB_Create(sizeof(s_CanTxMsg),TX_BUFF_SIZE);
 8000a44:	2164      	movs	r1, #100	; 0x64
 8000a46:	2020      	movs	r0, #32
 8000a48:	f002 f876 	bl	8002b38 <CB_Create>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	4a46      	ldr	r2, [pc, #280]	; (8000b68 <MCAN_Init+0x150>)
 8000a50:	6153      	str	r3, [r2, #20]
	if (mMcan.Rx0Buf == NULL || mMcan.Rx1Buf == NULL ||mMcan.TxBuf == NULL)
 8000a52:	4b45      	ldr	r3, [pc, #276]	; (8000b68 <MCAN_Init+0x150>)
 8000a54:	68db      	ldr	r3, [r3, #12]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d002      	beq.n	8000a60 <MCAN_Init+0x48>
 8000a5a:	4b43      	ldr	r3, [pc, #268]	; (8000b68 <MCAN_Init+0x150>)
 8000a5c:	691b      	ldr	r3, [r3, #16]
 8000a5e:	2b00      	cmp	r3, #0
	{
		// TBD
	}

	mMcan.CanHw = can;
 8000a60:	4a41      	ldr	r2, [pc, #260]	; (8000b68 <MCAN_Init+0x150>)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	6093      	str	r3, [r2, #8]
	// for devices with two cans check which HW is used and adjust filter banks offset
	#ifdef CAN2
	if(mMcan.CanHw->Instance == CAN2)
 8000a66:	4b40      	ldr	r3, [pc, #256]	; (8000b68 <MCAN_Init+0x150>)
 8000a68:	689b      	ldr	r3, [r3, #8]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a3f      	ldr	r2, [pc, #252]	; (8000b6c <MCAN_Init+0x154>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d101      	bne.n	8000a76 <MCAN_Init+0x5e>
	{
		bank_offset = 15;
 8000a72:	230f      	movs	r3, #15
 8000a74:	73fb      	strb	r3, [r7, #15]
	}
	#endif


	mMcan.Node.nodeId = id;
 8000a76:	4a3c      	ldr	r2, [pc, #240]	; (8000b68 <MCAN_Init+0x150>)
 8000a78:	78fb      	ldrb	r3, [r7, #3]
 8000a7a:	7013      	strb	r3, [r2, #0]
	mMcan.Node.timeout = CO_DEFAULT_HB_TO/2;
 8000a7c:	4b3a      	ldr	r3, [pc, #232]	; (8000b68 <MCAN_Init+0x150>)
 8000a7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000a82:	809a      	strh	r2, [r3, #4]
	mMcan.Node.timeout_cnt = 0;
 8000a84:	4b38      	ldr	r3, [pc, #224]	; (8000b68 <MCAN_Init+0x150>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	805a      	strh	r2, [r3, #2]

	mMcan.HbMsg.header.DLC = 1;
 8000a8a:	4b37      	ldr	r3, [pc, #220]	; (8000b68 <MCAN_Init+0x150>)
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	629a      	str	r2, [r3, #40]	; 0x28
	mMcan.HbMsg.header.StdId = HB + mMcan.Node.nodeId;
 8000a90:	4b35      	ldr	r3, [pc, #212]	; (8000b68 <MCAN_Init+0x150>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	f503 63e0 	add.w	r3, r3, #1792	; 0x700
 8000a98:	461a      	mov	r2, r3
 8000a9a:	4b33      	ldr	r3, [pc, #204]	; (8000b68 <MCAN_Init+0x150>)
 8000a9c:	619a      	str	r2, [r3, #24]
	mMcan.HbMsg.header.ExtId = 0x00;
 8000a9e:	4b32      	ldr	r3, [pc, #200]	; (8000b68 <MCAN_Init+0x150>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	61da      	str	r2, [r3, #28]
	mMcan.HbMsg.header.RTR = CAN_RTR_DATA;
 8000aa4:	4b30      	ldr	r3, [pc, #192]	; (8000b68 <MCAN_Init+0x150>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	625a      	str	r2, [r3, #36]	; 0x24
	mMcan.HbMsg.header.IDE = CAN_ID_STD;
 8000aaa:	4b2f      	ldr	r3, [pc, #188]	; (8000b68 <MCAN_Init+0x150>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	621a      	str	r2, [r3, #32]

	// init network
	for (i = 0; i < MAX_NUM_OF_NODES; i++)
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	73bb      	strb	r3, [r7, #14]
 8000ab4:	e014      	b.n	8000ae0 <MCAN_Init+0xc8>
	{
		mNodes[i].timeout = CO_DEFAULT_HB_TO;
 8000ab6:	7bbb      	ldrb	r3, [r7, #14]
 8000ab8:	4a2d      	ldr	r2, [pc, #180]	; (8000b70 <MCAN_Init+0x158>)
 8000aba:	00db      	lsls	r3, r3, #3
 8000abc:	4413      	add	r3, r2
 8000abe:	f242 7210 	movw	r2, #10000	; 0x2710
 8000ac2:	809a      	strh	r2, [r3, #4]
		mNodes[i].canStatus = eNS_NMT_UNKNOWN;
 8000ac4:	7bbb      	ldrb	r3, [r7, #14]
 8000ac6:	4a2a      	ldr	r2, [pc, #168]	; (8000b70 <MCAN_Init+0x158>)
 8000ac8:	00db      	lsls	r3, r3, #3
 8000aca:	4413      	add	r3, r2
 8000acc:	22ff      	movs	r2, #255	; 0xff
 8000ace:	719a      	strb	r2, [r3, #6]
		mNodes[i].nodeId = i;
 8000ad0:	7bbb      	ldrb	r3, [r7, #14]
 8000ad2:	4927      	ldr	r1, [pc, #156]	; (8000b70 <MCAN_Init+0x158>)
 8000ad4:	7bba      	ldrb	r2, [r7, #14]
 8000ad6:	f801 2033 	strb.w	r2, [r1, r3, lsl #3]
	for (i = 0; i < MAX_NUM_OF_NODES; i++)
 8000ada:	7bbb      	ldrb	r3, [r7, #14]
 8000adc:	3301      	adds	r3, #1
 8000ade:	73bb      	strb	r3, [r7, #14]
 8000ae0:	7bbb      	ldrb	r3, [r7, #14]
 8000ae2:	2b07      	cmp	r3, #7
 8000ae4:	d9e7      	bls.n	8000ab6 <MCAN_Init+0x9e>
	}
	mNodes[mMcan.Node.nodeId].canStatus = mMcan.Node.canStatus;
 8000ae6:	4b20      	ldr	r3, [pc, #128]	; (8000b68 <MCAN_Init+0x150>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	4618      	mov	r0, r3
 8000aec:	4b1e      	ldr	r3, [pc, #120]	; (8000b68 <MCAN_Init+0x150>)
 8000aee:	7999      	ldrb	r1, [r3, #6]
 8000af0:	4a1f      	ldr	r2, [pc, #124]	; (8000b70 <MCAN_Init+0x158>)
 8000af2:	00c3      	lsls	r3, r0, #3
 8000af4:	4413      	add	r3, r2
 8000af6:	460a      	mov	r2, r1
 8000af8:	719a      	strb	r2, [r3, #6]



	// set the filter of FIFO0 for hearbeats (0x700 - 0x70F)
	Set_Filter_Id_Mask(mMcan.CanHw, CAN_FILTER_FIFO0, 1 + bank_offset , HB, HB+ID_RANGE, 0,0); // HeartBeats from all devices => FMI = 0/4
 8000afa:	4b1b      	ldr	r3, [pc, #108]	; (8000b68 <MCAN_Init+0x150>)
 8000afc:	6898      	ldr	r0, [r3, #8]
 8000afe:	7bfb      	ldrb	r3, [r7, #15]
 8000b00:	3301      	adds	r3, #1
 8000b02:	b2da      	uxtb	r2, r3
 8000b04:	2300      	movs	r3, #0
 8000b06:	9302      	str	r3, [sp, #8]
 8000b08:	2300      	movs	r3, #0
 8000b0a:	9301      	str	r3, [sp, #4]
 8000b0c:	f240 730f 	movw	r3, #1807	; 0x70f
 8000b10:	9300      	str	r3, [sp, #0]
 8000b12:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000b16:	2100      	movs	r1, #0
 8000b18:	f000 f992 	bl	8000e40 <Set_Filter_Id_Mask>

	// set the filter of FIFO1 for all other messages (0x000 - 0x6FF)
	Set_Filter_Id_Mask(mMcan.CanHw, CAN_FILTER_FIFO1, 2 + bank_offset , 0x000, 0x6FF, 0,0);
 8000b1c:	4b12      	ldr	r3, [pc, #72]	; (8000b68 <MCAN_Init+0x150>)
 8000b1e:	6898      	ldr	r0, [r3, #8]
 8000b20:	7bfb      	ldrb	r3, [r7, #15]
 8000b22:	3302      	adds	r3, #2
 8000b24:	b2da      	uxtb	r2, r3
 8000b26:	2300      	movs	r3, #0
 8000b28:	9302      	str	r3, [sp, #8]
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	9301      	str	r3, [sp, #4]
 8000b2e:	f240 63ff 	movw	r3, #1791	; 0x6ff
 8000b32:	9300      	str	r3, [sp, #0]
 8000b34:	2300      	movs	r3, #0
 8000b36:	2101      	movs	r1, #1
 8000b38:	f000 f982 	bl	8000e40 <Set_Filter_Id_Mask>


	HAL_CAN_ActivateNotification(mMcan.CanHw, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO1_MSG_PENDING | CAN_IT_LAST_ERROR_CODE| CAN_IT_ERROR);
 8000b3c:	4b0a      	ldr	r3, [pc, #40]	; (8000b68 <MCAN_Init+0x150>)
 8000b3e:	689b      	ldr	r3, [r3, #8]
 8000b40:	f648 0112 	movw	r1, #34834	; 0x8812
 8000b44:	4618      	mov	r0, r3
 8000b46:	f004 fa5a 	bl	8004ffe <HAL_CAN_ActivateNotification>

	mMcan.CanHw->Instance->MCR &= ~0x00010000;	// enable CAN in debug mode (clear DBF bit)
 8000b4a:	4b07      	ldr	r3, [pc, #28]	; (8000b68 <MCAN_Init+0x150>)
 8000b4c:	689b      	ldr	r3, [r3, #8]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	4b05      	ldr	r3, [pc, #20]	; (8000b68 <MCAN_Init+0x150>)
 8000b54:	689b      	ldr	r3, [r3, #8]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000b5c:	601a      	str	r2, [r3, #0]
}
 8000b5e:	bf00      	nop
 8000b60:	3710      	adds	r7, #16
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	200006f0 	.word	0x200006f0
 8000b6c:	40006800 	.word	0x40006800
 8000b70:	2000072c 	.word	0x2000072c

08000b74 <MCAN_Start>:



// Start CANOPEN protocols
void MCAN_Start(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
	HAL_CAN_Start(mMcan.CanHw);  // start can
 8000b78:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <MCAN_Start+0x2c>)
 8000b7a:	689b      	ldr	r3, [r3, #8]
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f004 f80d 	bl	8004b9c <HAL_CAN_Start>
	mMcan.Node.canStatus = eNS_NMT_RUN;
 8000b82:	4b07      	ldr	r3, [pc, #28]	; (8000ba0 <MCAN_Start+0x2c>)
 8000b84:	2201      	movs	r2, #1
 8000b86:	719a      	strb	r2, [r3, #6]
	mNodes[mMcan.Node.nodeId].canStatus = mMcan.Node.canStatus;
 8000b88:	4b05      	ldr	r3, [pc, #20]	; (8000ba0 <MCAN_Start+0x2c>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	4b04      	ldr	r3, [pc, #16]	; (8000ba0 <MCAN_Start+0x2c>)
 8000b90:	7999      	ldrb	r1, [r3, #6]
 8000b92:	4a04      	ldr	r2, [pc, #16]	; (8000ba4 <MCAN_Start+0x30>)
 8000b94:	00c3      	lsls	r3, r0, #3
 8000b96:	4413      	add	r3, r2
 8000b98:	460a      	mov	r2, r1
 8000b9a:	719a      	strb	r2, [r3, #6]
}
 8000b9c:	bf00      	nop
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	200006f0 	.word	0x200006f0
 8000ba4:	2000072c 	.word	0x2000072c

08000ba8 <MCAN_Update_10ms>:
	return mNodes;
}

// Periodic update function for synchronous CAN handling
void MCAN_Update_10ms(void)
{
 8000ba8:	b5b0      	push	{r4, r5, r7, lr}
 8000baa:	b098      	sub	sp, #96	; 0x60
 8000bac:	af04      	add	r7, sp, #16
	uint32_t	TxMailbox;


	// Check messages from FIFO 0 (NMT, HB)

	while(0 == CB_Get(mMcan.Rx0Buf,(uint8_t*)&msg))  // process all messages in buffer
 8000bae:	e01e      	b.n	8000bee <MCAN_Update_10ms+0x46>
	{
		if (msg.header.StdId >= HB && msg.header.StdId <= HB + ID_RANGE) // received HB
 8000bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8000bb6:	d31a      	bcc.n	8000bee <MCAN_Update_10ms+0x46>
 8000bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bba:	f5b3 6fe2 	cmp.w	r3, #1808	; 0x710
 8000bbe:	d216      	bcs.n	8000bee <MCAN_Update_10ms+0x46>
		{
			uint8_t nodeId = msg.header.StdId - HB;
 8000bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bc2:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
			if (nodeId < MAX_NUM_OF_NODES)  // valid heartbeat received
 8000bc6:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000bca:	2b07      	cmp	r3, #7
 8000bcc:	d80f      	bhi.n	8000bee <MCAN_Update_10ms+0x46>
			{
				mNodes[nodeId].canStatus = (e_NodeStatus)msg.data[0];
 8000bce:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000bd2:	f897 1040 	ldrb.w	r1, [r7, #64]	; 0x40
 8000bd6:	4a38      	ldr	r2, [pc, #224]	; (8000cb8 <MCAN_Update_10ms+0x110>)
 8000bd8:	00db      	lsls	r3, r3, #3
 8000bda:	4413      	add	r3, r2
 8000bdc:	460a      	mov	r2, r1
 8000bde:	719a      	strb	r2, [r3, #6]
				mNodes[nodeId].timeout_cnt = 0;
 8000be0:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000be4:	4a34      	ldr	r2, [pc, #208]	; (8000cb8 <MCAN_Update_10ms+0x110>)
 8000be6:	00db      	lsls	r3, r3, #3
 8000be8:	4413      	add	r3, r2
 8000bea:	2200      	movs	r2, #0
 8000bec:	805a      	strh	r2, [r3, #2]
	while(0 == CB_Get(mMcan.Rx0Buf,(uint8_t*)&msg))  // process all messages in buffer
 8000bee:	4b33      	ldr	r3, [pc, #204]	; (8000cbc <MCAN_Update_10ms+0x114>)
 8000bf0:	68db      	ldr	r3, [r3, #12]
 8000bf2:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000bf6:	4611      	mov	r1, r2
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f002 f83f 	bl	8002c7c <CB_Get>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d0d5      	beq.n	8000bb0 <MCAN_Update_10ms+0x8>
			}
		}
	}

	// Check timeout of all nodes
	for(i = 0; i < MAX_NUM_OF_NODES; i++)
 8000c04:	2300      	movs	r3, #0
 8000c06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000c08:	e02e      	b.n	8000c68 <MCAN_Update_10ms+0xc0>
	{
		mNodes[i].timeout_cnt += 10;  // 10ms period of execution of this fcn
 8000c0a:	4a2b      	ldr	r2, [pc, #172]	; (8000cb8 <MCAN_Update_10ms+0x110>)
 8000c0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000c0e:	00db      	lsls	r3, r3, #3
 8000c10:	4413      	add	r3, r2
 8000c12:	885b      	ldrh	r3, [r3, #2]
 8000c14:	330a      	adds	r3, #10
 8000c16:	b299      	uxth	r1, r3
 8000c18:	4a27      	ldr	r2, [pc, #156]	; (8000cb8 <MCAN_Update_10ms+0x110>)
 8000c1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000c1c:	00db      	lsls	r3, r3, #3
 8000c1e:	4413      	add	r3, r2
 8000c20:	460a      	mov	r2, r1
 8000c22:	805a      	strh	r2, [r3, #2]
		if (mNodes[i].timeout_cnt > mNodes[i].timeout &&  // HB period elapsed
 8000c24:	4a24      	ldr	r2, [pc, #144]	; (8000cb8 <MCAN_Update_10ms+0x110>)
 8000c26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000c28:	00db      	lsls	r3, r3, #3
 8000c2a:	4413      	add	r3, r2
 8000c2c:	885a      	ldrh	r2, [r3, #2]
 8000c2e:	4922      	ldr	r1, [pc, #136]	; (8000cb8 <MCAN_Update_10ms+0x110>)
 8000c30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000c32:	00db      	lsls	r3, r3, #3
 8000c34:	440b      	add	r3, r1
 8000c36:	889b      	ldrh	r3, [r3, #4]
 8000c38:	429a      	cmp	r2, r3
 8000c3a:	d912      	bls.n	8000c62 <MCAN_Update_10ms+0xba>
				mNodes[i].canStatus != eNS_NMT_UNKNOWN)
 8000c3c:	4a1e      	ldr	r2, [pc, #120]	; (8000cb8 <MCAN_Update_10ms+0x110>)
 8000c3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000c40:	00db      	lsls	r3, r3, #3
 8000c42:	4413      	add	r3, r2
 8000c44:	799b      	ldrb	r3, [r3, #6]
		if (mNodes[i].timeout_cnt > mNodes[i].timeout &&  // HB period elapsed
 8000c46:	2bff      	cmp	r3, #255	; 0xff
 8000c48:	d00b      	beq.n	8000c62 <MCAN_Update_10ms+0xba>
		{
			mNodes[i].timeout_cnt = 0;
 8000c4a:	4a1b      	ldr	r2, [pc, #108]	; (8000cb8 <MCAN_Update_10ms+0x110>)
 8000c4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000c4e:	00db      	lsls	r3, r3, #3
 8000c50:	4413      	add	r3, r2
 8000c52:	2200      	movs	r2, #0
 8000c54:	805a      	strh	r2, [r3, #2]
			mNodes[i].canStatus = eNS_NMT_UNKNOWN;
 8000c56:	4a18      	ldr	r2, [pc, #96]	; (8000cb8 <MCAN_Update_10ms+0x110>)
 8000c58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000c5a:	00db      	lsls	r3, r3, #3
 8000c5c:	4413      	add	r3, r2
 8000c5e:	22ff      	movs	r2, #255	; 0xff
 8000c60:	719a      	strb	r2, [r3, #6]
	for(i = 0; i < MAX_NUM_OF_NODES; i++)
 8000c62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000c64:	3301      	adds	r3, #1
 8000c66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000c68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000c6a:	2b07      	cmp	r3, #7
 8000c6c:	ddcd      	ble.n	8000c0a <MCAN_Update_10ms+0x62>
		}
	}

	// Send heartbeat if it's time
	mMcan.Node.timeout_cnt += 10;
 8000c6e:	4b13      	ldr	r3, [pc, #76]	; (8000cbc <MCAN_Update_10ms+0x114>)
 8000c70:	885b      	ldrh	r3, [r3, #2]
 8000c72:	330a      	adds	r3, #10
 8000c74:	b29a      	uxth	r2, r3
 8000c76:	4b11      	ldr	r3, [pc, #68]	; (8000cbc <MCAN_Update_10ms+0x114>)
 8000c78:	805a      	strh	r2, [r3, #2]
	if (mMcan.Node.timeout_cnt >= mMcan.Node.timeout)
 8000c7a:	4b10      	ldr	r3, [pc, #64]	; (8000cbc <MCAN_Update_10ms+0x114>)
 8000c7c:	885a      	ldrh	r2, [r3, #2]
 8000c7e:	4b0f      	ldr	r3, [pc, #60]	; (8000cbc <MCAN_Update_10ms+0x114>)
 8000c80:	889b      	ldrh	r3, [r3, #4]
 8000c82:	429a      	cmp	r2, r3
 8000c84:	d313      	bcc.n	8000cae <MCAN_Update_10ms+0x106>
	{
		mMcan.Node.timeout_cnt = 0;
 8000c86:	4b0d      	ldr	r3, [pc, #52]	; (8000cbc <MCAN_Update_10ms+0x114>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	805a      	strh	r2, [r3, #2]
		mMcan.HbMsg.data[0] = mMcan.Node.canStatus;
 8000c8c:	4b0b      	ldr	r3, [pc, #44]	; (8000cbc <MCAN_Update_10ms+0x114>)
 8000c8e:	799a      	ldrb	r2, [r3, #6]
 8000c90:	4b0a      	ldr	r3, [pc, #40]	; (8000cbc <MCAN_Update_10ms+0x114>)
 8000c92:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		Send(mMcan.HbMsg);
 8000c96:	4d09      	ldr	r5, [pc, #36]	; (8000cbc <MCAN_Update_10ms+0x114>)
 8000c98:	466c      	mov	r4, sp
 8000c9a:	f105 0328 	add.w	r3, r5, #40	; 0x28
 8000c9e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ca0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000ca4:	f105 0318 	add.w	r3, r5, #24
 8000ca8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000caa:	f000 f871 	bl	8000d90 <Send>
	}

}
 8000cae:	bf00      	nop
 8000cb0:	3750      	adds	r7, #80	; 0x50
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bdb0      	pop	{r4, r5, r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	2000072c 	.word	0x2000072c
 8000cbc:	200006f0 	.word	0x200006f0

08000cc0 <MCAN_Transmit>:


// function to be called periodically at a rate of transmitting can messages. (for example every 5 ms)
// One CAN message is is sent if TX buffer is not empty
void MCAN_Transmit(void)
{
 8000cc0:	b590      	push	{r4, r7, lr}
 8000cc2:	b08b      	sub	sp, #44	; 0x2c
 8000cc4:	af00      	add	r7, sp, #0
	s_CanTxMsg TxMsg;
	s_CanNode* tmp;
	uint32_t	TxMailbox;

	if  (0 == CB_Probe(mMcan.TxBuf,(uint8_t*)&TxMsg))  // fetch the message from the buffer
 8000cc6:	4b11      	ldr	r3, [pc, #68]	; (8000d0c <MCAN_Transmit+0x4c>)
 8000cc8:	695b      	ldr	r3, [r3, #20]
 8000cca:	f107 0208 	add.w	r2, r7, #8
 8000cce:	4611      	mov	r1, r2
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f001 ff7a 	bl	8002bca <CB_Probe>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d113      	bne.n	8000d04 <MCAN_Transmit+0x44>
	{
		if (HAL_OK == HAL_CAN_AddTxMessage(mMcan.CanHw, &TxMsg.header, TxMsg.data, &TxMailbox))  // transmit the message
 8000cdc:	4b0b      	ldr	r3, [pc, #44]	; (8000d0c <MCAN_Transmit+0x4c>)
 8000cde:	6898      	ldr	r0, [r3, #8]
 8000ce0:	1d3c      	adds	r4, r7, #4
 8000ce2:	f107 0308 	add.w	r3, r7, #8
 8000ce6:	f103 0218 	add.w	r2, r3, #24
 8000cea:	f107 0108 	add.w	r1, r7, #8
 8000cee:	4623      	mov	r3, r4
 8000cf0:	f003 ff98 	bl	8004c24 <HAL_CAN_AddTxMessage>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d104      	bne.n	8000d04 <MCAN_Transmit+0x44>
		{
			CB_Remove(mMcan.TxBuf);  // remove the message from the buffer only if transmission was succesfull
 8000cfa:	4b04      	ldr	r3, [pc, #16]	; (8000d0c <MCAN_Transmit+0x4c>)
 8000cfc:	695b      	ldr	r3, [r3, #20]
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f001 ff90 	bl	8002c24 <CB_Remove>
		}
	}
}
 8000d04:	bf00      	nop
 8000d06:	372c      	adds	r7, #44	; 0x2c
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd90      	pop	{r4, r7, pc}
 8000d0c:	200006f0 	.word	0x200006f0

08000d10 <MCAN_GetRxMessage>:

// Gets a message from receive buffer to be processed by application
// returns 1 if message is available, otherwise return 0
uint8_t MCAN_GetRxMessage( s_CanRxMsg* msg)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
	if (0 == CB_Get(mMcan.Rx1Buf,(uint8_t*)msg))
 8000d18:	4b07      	ldr	r3, [pc, #28]	; (8000d38 <MCAN_GetRxMessage+0x28>)
 8000d1a:	691b      	ldr	r3, [r3, #16]
 8000d1c:	6879      	ldr	r1, [r7, #4]
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f001 ffac 	bl	8002c7c <CB_Get>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d101      	bne.n	8000d2e <MCAN_GetRxMessage+0x1e>
	{
		return 1;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	e000      	b.n	8000d30 <MCAN_GetRxMessage+0x20>
	}

	return 0;
 8000d2e:	2300      	movs	r3, #0
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	3708      	adds	r7, #8
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	200006f0 	.word	0x200006f0

08000d3c <MCAN_SendFrame>:
}


// Sends general CAN data message
uint8_t MCAN_SendFrame(uint16_t cobid, uint8_t* data, uint8_t dlc)
{
 8000d3c:	b590      	push	{r4, r7, lr}
 8000d3e:	b08f      	sub	sp, #60	; 0x3c
 8000d40:	af04      	add	r7, sp, #16
 8000d42:	4603      	mov	r3, r0
 8000d44:	6039      	str	r1, [r7, #0]
 8000d46:	80fb      	strh	r3, [r7, #6]
 8000d48:	4613      	mov	r3, r2
 8000d4a:	717b      	strb	r3, [r7, #5]
	s_CanTxMsg msg;
	msg.header.DLC = dlc;
 8000d4c:	797b      	ldrb	r3, [r7, #5]
 8000d4e:	61bb      	str	r3, [r7, #24]
	msg.header.StdId = cobid;
 8000d50:	88fb      	ldrh	r3, [r7, #6]
 8000d52:	60bb      	str	r3, [r7, #8]
	msg.header.ExtId = 0x00;
 8000d54:	2300      	movs	r3, #0
 8000d56:	60fb      	str	r3, [r7, #12]
	msg.header.RTR = CAN_RTR_DATA;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	617b      	str	r3, [r7, #20]
	msg.header.IDE = CAN_ID_STD;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	613b      	str	r3, [r7, #16]

	memcpy(&msg.data[0], data, dlc);
 8000d60:	797a      	ldrb	r2, [r7, #5]
 8000d62:	f107 0308 	add.w	r3, r7, #8
 8000d66:	3318      	adds	r3, #24
 8000d68:	6839      	ldr	r1, [r7, #0]
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f00a fb46 	bl	800b3fc <memcpy>
	return Send(msg);
 8000d70:	466c      	mov	r4, sp
 8000d72:	f107 0318 	add.w	r3, r7, #24
 8000d76:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d78:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000d7c:	f107 0308 	add.w	r3, r7, #8
 8000d80:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d82:	f000 f805 	bl	8000d90 <Send>
 8000d86:	4603      	mov	r3, r0
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	372c      	adds	r7, #44	; 0x2c
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd90      	pop	{r4, r7, pc}

08000d90 <Send>:

/*************** Private Fcns **************/

// CAN transmit
static uint8_t Send(s_CanTxMsg msg)
{
 8000d90:	b084      	sub	sp, #16
 8000d92:	b580      	push	{r7, lr}
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	f107 0c08 	add.w	ip, r7, #8
 8000d9a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	// instert to Tx buffer
	CB_Put(mMcan.TxBuf,(uint8_t*) &msg);
 8000d9e:	4b07      	ldr	r3, [pc, #28]	; (8000dbc <Send+0x2c>)
 8000da0:	695b      	ldr	r3, [r3, #20]
 8000da2:	f107 0108 	add.w	r1, r7, #8
 8000da6:	4618      	mov	r0, r3
 8000da8:	f001 ffa5 	bl	8002cf6 <CB_Put>
}
 8000dac:	bf00      	nop
 8000dae:	4618      	mov	r0, r3
 8000db0:	46bd      	mov	sp, r7
 8000db2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000db6:	b004      	add	sp, #16
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	200006f0 	.word	0x200006f0

08000dc0 <HAL_CAN_RxFifo0MsgPendingCallback>:


// interrupt handlers - callbacks
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
 {
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b08c      	sub	sp, #48	; 0x30
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
	s_CanRxMsg tmp;
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &tmp.header, tmp.data);
 8000dc8:	f107 030c 	add.w	r3, r7, #12
 8000dcc:	331c      	adds	r3, #28
 8000dce:	f107 020c 	add.w	r2, r7, #12
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	6878      	ldr	r0, [r7, #4]
 8000dd6:	f004 f800 	bl	8004dda <HAL_CAN_GetRxMessage>
	if (mMcan.CanHw == hcan)
 8000dda:	4b08      	ldr	r3, [pc, #32]	; (8000dfc <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8000ddc:	689b      	ldr	r3, [r3, #8]
 8000dde:	687a      	ldr	r2, [r7, #4]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d107      	bne.n	8000df4 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
	{
		CB_Put(mMcan.Rx0Buf,(uint8_t*) &tmp);
 8000de4:	4b05      	ldr	r3, [pc, #20]	; (8000dfc <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8000de6:	68db      	ldr	r3, [r3, #12]
 8000de8:	f107 020c 	add.w	r2, r7, #12
 8000dec:	4611      	mov	r1, r2
 8000dee:	4618      	mov	r0, r3
 8000df0:	f001 ff81 	bl	8002cf6 <CB_Put>
		//UI_LED_B_SetMode(eUI_BLINK_ONCE);  // blue blink
	}

}
 8000df4:	bf00      	nop
 8000df6:	3730      	adds	r7, #48	; 0x30
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	200006f0 	.word	0x200006f0

08000e00 <HAL_CAN_RxFifo1MsgPendingCallback>:


void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b08c      	sub	sp, #48	; 0x30
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
	s_CanRxMsg tmp;
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &tmp.header, tmp.data);
 8000e08:	f107 030c 	add.w	r3, r7, #12
 8000e0c:	331c      	adds	r3, #28
 8000e0e:	f107 020c 	add.w	r2, r7, #12
 8000e12:	2101      	movs	r1, #1
 8000e14:	6878      	ldr	r0, [r7, #4]
 8000e16:	f003 ffe0 	bl	8004dda <HAL_CAN_GetRxMessage>
	if (mMcan.CanHw == hcan)
 8000e1a:	4b08      	ldr	r3, [pc, #32]	; (8000e3c <HAL_CAN_RxFifo1MsgPendingCallback+0x3c>)
 8000e1c:	689b      	ldr	r3, [r3, #8]
 8000e1e:	687a      	ldr	r2, [r7, #4]
 8000e20:	429a      	cmp	r2, r3
 8000e22:	d107      	bne.n	8000e34 <HAL_CAN_RxFifo1MsgPendingCallback+0x34>
	{
		CB_Put(mMcan.Rx1Buf,(uint8_t*) &tmp);
 8000e24:	4b05      	ldr	r3, [pc, #20]	; (8000e3c <HAL_CAN_RxFifo1MsgPendingCallback+0x3c>)
 8000e26:	691b      	ldr	r3, [r3, #16]
 8000e28:	f107 020c 	add.w	r2, r7, #12
 8000e2c:	4611      	mov	r1, r2
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f001 ff61 	bl	8002cf6 <CB_Put>
		//UI_LED_B_SetMode(eUI_BLINK_ONCE);  // blue blink
	}

}
 8000e34:	bf00      	nop
 8000e36:	3730      	adds	r7, #48	; 0x30
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	200006f0 	.word	0x200006f0

08000e40 <Set_Filter_Id_Mask>:
  Input		 		: -
  Output	  	: -
  Description : -
************************************************************************/
void Set_Filter_Id_Mask (CAN_HandleTypeDef *hcan, uint8_t fifo,  uint8_t bank, uint16_t id_1_from, uint16_t id_1_to, uint16_t id_2_from, uint16_t id_2_to)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b08c      	sub	sp, #48	; 0x30
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
 8000e48:	4608      	mov	r0, r1
 8000e4a:	4611      	mov	r1, r2
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	4603      	mov	r3, r0
 8000e50:	70fb      	strb	r3, [r7, #3]
 8000e52:	460b      	mov	r3, r1
 8000e54:	70bb      	strb	r3, [r7, #2]
 8000e56:	4613      	mov	r3, r2
 8000e58:	803b      	strh	r3, [r7, #0]
	CAN_FilterTypeDef			 filterInitStructure;

	filterInitStructure.SlaveStartFilterBank  = 14;
 8000e5a:	230e      	movs	r3, #14
 8000e5c:	62fb      	str	r3, [r7, #44]	; 0x2c


	filterInitStructure.FilterBank									= bank;
 8000e5e:	78bb      	ldrb	r3, [r7, #2]
 8000e60:	61fb      	str	r3, [r7, #28]


	filterInitStructure.FilterMode									=	CAN_FILTERMODE_IDMASK;
 8000e62:	2300      	movs	r3, #0
 8000e64:	623b      	str	r3, [r7, #32]
	filterInitStructure.FilterScale									=	CAN_FILTERSCALE_16BIT;
 8000e66:	2300      	movs	r3, #0
 8000e68:	627b      	str	r3, [r7, #36]	; 0x24
	filterInitStructure.FilterFIFOAssignment				=	fifo;
 8000e6a:	78fb      	ldrb	r3, [r7, #3]
 8000e6c:	61bb      	str	r3, [r7, #24]

	filterInitStructure.FilterIdHigh								=	id_2_from << 5;
 8000e6e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000e70:	015b      	lsls	r3, r3, #5
 8000e72:	60bb      	str	r3, [r7, #8]
	filterInitStructure.FilterIdLow 								=	id_1_from << 5;
 8000e74:	883b      	ldrh	r3, [r7, #0]
 8000e76:	015b      	lsls	r3, r3, #5
 8000e78:	60fb      	str	r3, [r7, #12]
	filterInitStructure.FilterMaskIdHigh						= Filter_Calc_Mask_Code(id_2_from,id_2_to);
 8000e7a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8000e7e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000e80:	4611      	mov	r1, r2
 8000e82:	4618      	mov	r0, r3
 8000e84:	f000 f816 	bl	8000eb4 <Filter_Calc_Mask_Code>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	613b      	str	r3, [r7, #16]
	filterInitStructure.FilterMaskIdLow 						= Filter_Calc_Mask_Code(id_1_from,id_1_to);
 8000e8c:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8000e8e:	883b      	ldrh	r3, [r7, #0]
 8000e90:	4611      	mov	r1, r2
 8000e92:	4618      	mov	r0, r3
 8000e94:	f000 f80e 	bl	8000eb4 <Filter_Calc_Mask_Code>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	617b      	str	r3, [r7, #20]

	filterInitStructure.FilterActivation						=	ENABLE;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	62bb      	str	r3, [r7, #40]	; 0x28

	HAL_CAN_ConfigFilter(hcan,&filterInitStructure);
 8000ea0:	f107 0308 	add.w	r3, r7, #8
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	6878      	ldr	r0, [r7, #4]
 8000ea8:	f003 fd98 	bl	80049dc <HAL_CAN_ConfigFilter>
}
 8000eac:	bf00      	nop
 8000eae:	3730      	adds	r7, #48	; 0x30
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}

08000eb4 <Filter_Calc_Mask_Code>:
  Input		 		: -
  Output	  	: -
  Description : -
************************************************************************/
uint16_t Filter_Calc_Mask_Code (uint16_t from,uint16_t to)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b085      	sub	sp, #20
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	460a      	mov	r2, r1
 8000ebe:	80fb      	strh	r3, [r7, #6]
 8000ec0:	4613      	mov	r3, r2
 8000ec2:	80bb      	strh	r3, [r7, #4]
	uint16_t	help			 	= 0x00;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	81fb      	strh	r3, [r7, #14]
	uint8_t		shift_cnt		= 0x00;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	737b      	strb	r3, [r7, #13]
	uint8_t			first			= FALSE;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	733b      	strb	r3, [r7, #12]

	for (shift_cnt = 0; shift_cnt < 16; shift_cnt++)
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	737b      	strb	r3, [r7, #13]
 8000ed4:	e022      	b.n	8000f1c <Filter_Calc_Mask_Code+0x68>
	{
		if(((from & 0x8000) == (to & 0x8000)) && (!first))
 8000ed6:	88fa      	ldrh	r2, [r7, #6]
 8000ed8:	88bb      	ldrh	r3, [r7, #4]
 8000eda:	4053      	eors	r3, r2
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	b21b      	sxth	r3, r3
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	db09      	blt.n	8000ef8 <Filter_Calc_Mask_Code+0x44>
 8000ee4:	7b3b      	ldrb	r3, [r7, #12]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d106      	bne.n	8000ef8 <Filter_Calc_Mask_Code+0x44>
		{
			from = from << 1;
 8000eea:	88fb      	ldrh	r3, [r7, #6]
 8000eec:	005b      	lsls	r3, r3, #1
 8000eee:	80fb      	strh	r3, [r7, #6]
			to = to << 1;
 8000ef0:	88bb      	ldrh	r3, [r7, #4]
 8000ef2:	005b      	lsls	r3, r3, #1
 8000ef4:	80bb      	strh	r3, [r7, #4]
 8000ef6:	e00e      	b.n	8000f16 <Filter_Calc_Mask_Code+0x62>
		}
		else
		{
			help = help << 1;
 8000ef8:	89fb      	ldrh	r3, [r7, #14]
 8000efa:	005b      	lsls	r3, r3, #1
 8000efc:	81fb      	strh	r3, [r7, #14]
			first = TRUE;
 8000efe:	2301      	movs	r3, #1
 8000f00:	733b      	strb	r3, [r7, #12]
			help |= 0x01;
 8000f02:	89fb      	ldrh	r3, [r7, #14]
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	81fb      	strh	r3, [r7, #14]

			from = from << 1;
 8000f0a:	88fb      	ldrh	r3, [r7, #6]
 8000f0c:	005b      	lsls	r3, r3, #1
 8000f0e:	80fb      	strh	r3, [r7, #6]
			to = to << 1;
 8000f10:	88bb      	ldrh	r3, [r7, #4]
 8000f12:	005b      	lsls	r3, r3, #1
 8000f14:	80bb      	strh	r3, [r7, #4]
	for (shift_cnt = 0; shift_cnt < 16; shift_cnt++)
 8000f16:	7b7b      	ldrb	r3, [r7, #13]
 8000f18:	3301      	adds	r3, #1
 8000f1a:	737b      	strb	r3, [r7, #13]
 8000f1c:	7b7b      	ldrb	r3, [r7, #13]
 8000f1e:	2b0f      	cmp	r3, #15
 8000f20:	d9d9      	bls.n	8000ed6 <Filter_Calc_Mask_Code+0x22>
		}
	}
	help = (~help) << 5;
 8000f22:	89fb      	ldrh	r3, [r7, #14]
 8000f24:	43db      	mvns	r3, r3
 8000f26:	b29b      	uxth	r3, r3
 8000f28:	015b      	lsls	r3, r3, #5
 8000f2a:	81fb      	strh	r3, [r7, #14]
	return help;
 8000f2c:	89fb      	ldrh	r3, [r7, #14]
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3714      	adds	r7, #20
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
	...

08000f3c <ActivateBus>:
uint8_t mROM[8];

static uint8_t CalculateCRC(uint8_t* data, uint8_t len);

static void ActivateBus(uint8_t mBusId)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	71fb      	strb	r3, [r7, #7]
	mOwPort = mBus[mBusId].Port;
 8000f46:	79fa      	ldrb	r2, [r7, #7]
 8000f48:	4912      	ldr	r1, [pc, #72]	; (8000f94 <ActivateBus+0x58>)
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	005b      	lsls	r3, r3, #1
 8000f4e:	4413      	add	r3, r2
 8000f50:	009b      	lsls	r3, r3, #2
 8000f52:	440b      	add	r3, r1
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	4a10      	ldr	r2, [pc, #64]	; (8000f98 <ActivateBus+0x5c>)
 8000f58:	6013      	str	r3, [r2, #0]
	mOwClearMask = mBus[mBusId].ClearBitMask;
 8000f5a:	79fa      	ldrb	r2, [r7, #7]
 8000f5c:	490d      	ldr	r1, [pc, #52]	; (8000f94 <ActivateBus+0x58>)
 8000f5e:	4613      	mov	r3, r2
 8000f60:	005b      	lsls	r3, r3, #1
 8000f62:	4413      	add	r3, r2
 8000f64:	009b      	lsls	r3, r3, #2
 8000f66:	440b      	add	r3, r1
 8000f68:	3304      	adds	r3, #4
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a0b      	ldr	r2, [pc, #44]	; (8000f9c <ActivateBus+0x60>)
 8000f6e:	6013      	str	r3, [r2, #0]
	mOwSetMask = mBus[mBusId].SetBitMask;
 8000f70:	79fa      	ldrb	r2, [r7, #7]
 8000f72:	4908      	ldr	r1, [pc, #32]	; (8000f94 <ActivateBus+0x58>)
 8000f74:	4613      	mov	r3, r2
 8000f76:	005b      	lsls	r3, r3, #1
 8000f78:	4413      	add	r3, r2
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	440b      	add	r3, r1
 8000f7e:	3308      	adds	r3, #8
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a07      	ldr	r2, [pc, #28]	; (8000fa0 <ActivateBus+0x64>)
 8000f84:	6013      	str	r3, [r2, #0]
}
 8000f86:	bf00      	nop
 8000f88:	370c      	adds	r7, #12
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	200007b4 	.word	0x200007b4
 8000f98:	200007d8 	.word	0x200007d8
 8000f9c:	200007dc 	.word	0x200007dc
 8000fa0:	200007e0 	.word	0x200007e0

08000fa4 <OW_Init>:

//initialization of GPIO, Timer, and timing of OW bus;
void OW_Init(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
//reset list of busses
	uint8_t i;
	for (i = 0; i < MAX_NUM_OF_BUSES; i++)
 8000faa:	2300      	movs	r3, #0
 8000fac:	71fb      	strb	r3, [r7, #7]
 8000fae:	e00b      	b.n	8000fc8 <OW_Init+0x24>
	{
		mBus[i].Port = NULL;
 8000fb0:	79fa      	ldrb	r2, [r7, #7]
 8000fb2:	4921      	ldr	r1, [pc, #132]	; (8001038 <OW_Init+0x94>)
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	005b      	lsls	r3, r3, #1
 8000fb8:	4413      	add	r3, r2
 8000fba:	009b      	lsls	r3, r3, #2
 8000fbc:	440b      	add	r3, r1
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < MAX_NUM_OF_BUSES; i++)
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	71fb      	strb	r3, [r7, #7]
 8000fc8:	79fb      	ldrb	r3, [r7, #7]
 8000fca:	2b02      	cmp	r3, #2
 8000fcc:	d9f0      	bls.n	8000fb0 <OW_Init+0xc>
 // debug support (stop Timer when halted)
//	DBGMCU->APB1FZ |= DBGMCU_APB1_FZ_DBG_TIM6_STOP;
// configure the OW pin as a open drain output


	OW_TIM->DIER |= TIM_DIER_UIE;
 8000fce:	4b1b      	ldr	r3, [pc, #108]	; (800103c <OW_Init+0x98>)
 8000fd0:	68db      	ldr	r3, [r3, #12]
 8000fd2:	4a1a      	ldr	r2, [pc, #104]	; (800103c <OW_Init+0x98>)
 8000fd4:	f043 0301 	orr.w	r3, r3, #1
 8000fd8:	60d3      	str	r3, [r2, #12]
#ifdef ELECON_D
	OW_TIM->PSC = 0;
#else if
	OW_TIM->PSC = 4;
 8000fda:	4b18      	ldr	r3, [pc, #96]	; (800103c <OW_Init+0x98>)
 8000fdc:	2204      	movs	r2, #4
 8000fde:	629a      	str	r2, [r3, #40]	; 0x28
#endif

	OW_TIM->CR1 |= TIM_CR1_ARPE;  // preload enable
 8000fe0:	4b16      	ldr	r3, [pc, #88]	; (800103c <OW_Init+0x98>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a15      	ldr	r2, [pc, #84]	; (800103c <OW_Init+0x98>)
 8000fe6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fea:	6013      	str	r3, [r2, #0]

	mTimReset[0] = DEL_RES_PULSE * TIM_CLK_PER_US;
 8000fec:	4b14      	ldr	r3, [pc, #80]	; (8001040 <OW_Init+0x9c>)
 8000fee:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 8000ff2:	801a      	strh	r2, [r3, #0]
	mTimReset[1] = DEL_RES_SAMPLE * TIM_CLK_PER_US;
 8000ff4:	4b12      	ldr	r3, [pc, #72]	; (8001040 <OW_Init+0x9c>)
 8000ff6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000ffa:	805a      	strh	r2, [r3, #2]
	mTimReset[2] = DEL_RES_REST * TIM_CLK_PER_US;
 8000ffc:	4b10      	ldr	r3, [pc, #64]	; (8001040 <OW_Init+0x9c>)
 8000ffe:	f640 62d8 	movw	r2, #3800	; 0xed8
 8001002:	809a      	strh	r2, [r3, #4]

	mTimWriteBit[0] = DEL_WB_PULSE * TIM_CLK_PER_US;
 8001004:	4b0f      	ldr	r3, [pc, #60]	; (8001044 <OW_Init+0xa0>)
 8001006:	223c      	movs	r2, #60	; 0x3c
 8001008:	801a      	strh	r2, [r3, #0]
	mTimWriteBit[1] = DEL_WB_WRITE * TIM_CLK_PER_US;
 800100a:	4b0e      	ldr	r3, [pc, #56]	; (8001044 <OW_Init+0xa0>)
 800100c:	f240 228a 	movw	r2, #650	; 0x28a
 8001010:	805a      	strh	r2, [r3, #2]
	mTimWriteBit[2] = DEL_WB_REST * TIM_CLK_PER_US;
 8001012:	4b0c      	ldr	r3, [pc, #48]	; (8001044 <OW_Init+0xa0>)
 8001014:	2296      	movs	r2, #150	; 0x96
 8001016:	809a      	strh	r2, [r3, #4]

	mTimReadBit[0] = DEL_RB_PULSE * TIM_CLK_PER_US;
 8001018:	4b0b      	ldr	r3, [pc, #44]	; (8001048 <OW_Init+0xa4>)
 800101a:	220a      	movs	r2, #10
 800101c:	801a      	strh	r2, [r3, #0]
	mTimReadBit[1] = DEL_RB_SAMPLE * TIM_CLK_PER_US;
 800101e:	4b0a      	ldr	r3, [pc, #40]	; (8001048 <OW_Init+0xa4>)
 8001020:	226e      	movs	r2, #110	; 0x6e
 8001022:	805a      	strh	r2, [r3, #2]
	mTimReadBit[2] = DEL_RB_REST * TIM_CLK_PER_US;
 8001024:	4b08      	ldr	r3, [pc, #32]	; (8001048 <OW_Init+0xa4>)
 8001026:	f44f 7216 	mov.w	r2, #600	; 0x258
 800102a:	809a      	strh	r2, [r3, #4]

}
 800102c:	bf00      	nop
 800102e:	370c      	adds	r7, #12
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr
 8001038:	200007b4 	.word	0x200007b4
 800103c:	40001000 	.word	0x40001000
 8001040:	20000778 	.word	0x20000778
 8001044:	20000780 	.word	0x20000780
 8001048:	20000788 	.word	0x20000788

0800104c <OW_AddBus>:


// define bus connected to some GPIO pin
void OW_AddBus(uint8_t busId, GPIO_TypeDef* port, uint32_t pin)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b08a      	sub	sp, #40	; 0x28
 8001050:	af00      	add	r7, sp, #0
 8001052:	4603      	mov	r3, r0
 8001054:	60b9      	str	r1, [r7, #8]
 8001056:	607a      	str	r2, [r7, #4]
 8001058:	73fb      	strb	r3, [r7, #15]
	if (busId < MAX_NUM_OF_BUSES)
 800105a:	7bfb      	ldrb	r3, [r7, #15]
 800105c:	2b02      	cmp	r3, #2
 800105e:	d832      	bhi.n	80010c6 <OW_AddBus+0x7a>
	{
		// store the Bus - Pin assignment
		mBus[busId].Port = port;
 8001060:	7bfa      	ldrb	r2, [r7, #15]
 8001062:	491b      	ldr	r1, [pc, #108]	; (80010d0 <OW_AddBus+0x84>)
 8001064:	4613      	mov	r3, r2
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	4413      	add	r3, r2
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	440b      	add	r3, r1
 800106e:	68ba      	ldr	r2, [r7, #8]
 8001070:	601a      	str	r2, [r3, #0]
		mBus[busId].SetBitMask = pin;
 8001072:	7bfa      	ldrb	r2, [r7, #15]
 8001074:	4916      	ldr	r1, [pc, #88]	; (80010d0 <OW_AddBus+0x84>)
 8001076:	4613      	mov	r3, r2
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	4413      	add	r3, r2
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	440b      	add	r3, r1
 8001080:	3308      	adds	r3, #8
 8001082:	687a      	ldr	r2, [r7, #4]
 8001084:	601a      	str	r2, [r3, #0]
		mBus[busId].ClearBitMask = pin << 16;
 8001086:	7bfa      	ldrb	r2, [r7, #15]
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	0419      	lsls	r1, r3, #16
 800108c:	4810      	ldr	r0, [pc, #64]	; (80010d0 <OW_AddBus+0x84>)
 800108e:	4613      	mov	r3, r2
 8001090:	005b      	lsls	r3, r3, #1
 8001092:	4413      	add	r3, r2
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	4403      	add	r3, r0
 8001098:	3304      	adds	r3, #4
 800109a:	6019      	str	r1, [r3, #0]

		// configure the pin
		 /*Configure GPIO pin Output Level */
		HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	b29b      	uxth	r3, r3
 80010a0:	2200      	movs	r2, #0
 80010a2:	4619      	mov	r1, r3
 80010a4:	68b8      	ldr	r0, [r7, #8]
 80010a6:	f004 fce3 	bl	8005a70 <HAL_GPIO_WritePin>

		GPIO_InitTypeDef GPIO_InitStruct;
		GPIO_InitStruct.Pin = pin;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80010ae:	2311      	movs	r3, #17
 80010b0:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b2:	2300      	movs	r3, #0
 80010b4:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010b6:	2302      	movs	r3, #2
 80010b8:	623b      	str	r3, [r7, #32]
		HAL_GPIO_Init(port, &GPIO_InitStruct);
 80010ba:	f107 0314 	add.w	r3, r7, #20
 80010be:	4619      	mov	r1, r3
 80010c0:	68b8      	ldr	r0, [r7, #8]
 80010c2:	f004 fb29 	bl	8005718 <HAL_GPIO_Init>
	}
}
 80010c6:	bf00      	nop
 80010c8:	3728      	adds	r7, #40	; 0x28
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	200007b4 	.word	0x200007b4

080010d4 <ClearRxBuffer>:


void ClearRxBuffer()
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
	mRxBuff[0] = 0;
 80010d8:	4b0e      	ldr	r3, [pc, #56]	; (8001114 <ClearRxBuffer+0x40>)
 80010da:	2200      	movs	r2, #0
 80010dc:	701a      	strb	r2, [r3, #0]
	mRxBuff[1] = 0;
 80010de:	4b0d      	ldr	r3, [pc, #52]	; (8001114 <ClearRxBuffer+0x40>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	705a      	strb	r2, [r3, #1]
	mRxBuff[2] = 0;
 80010e4:	4b0b      	ldr	r3, [pc, #44]	; (8001114 <ClearRxBuffer+0x40>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	709a      	strb	r2, [r3, #2]
	mRxBuff[3] = 0;
 80010ea:	4b0a      	ldr	r3, [pc, #40]	; (8001114 <ClearRxBuffer+0x40>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	70da      	strb	r2, [r3, #3]
	mRxBuff[4] = 0;
 80010f0:	4b08      	ldr	r3, [pc, #32]	; (8001114 <ClearRxBuffer+0x40>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	711a      	strb	r2, [r3, #4]
	mRxBuff[5] = 0;
 80010f6:	4b07      	ldr	r3, [pc, #28]	; (8001114 <ClearRxBuffer+0x40>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	715a      	strb	r2, [r3, #5]
	mRxBuff[6] = 0;
 80010fc:	4b05      	ldr	r3, [pc, #20]	; (8001114 <ClearRxBuffer+0x40>)
 80010fe:	2200      	movs	r2, #0
 8001100:	719a      	strb	r2, [r3, #6]
	mRxBuff[7] = 0;
 8001102:	4b04      	ldr	r3, [pc, #16]	; (8001114 <ClearRxBuffer+0x40>)
 8001104:	2200      	movs	r2, #0
 8001106:	71da      	strb	r2, [r3, #7]
}
 8001108:	bf00      	nop
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	2000079c 	.word	0x2000079c

08001118 <OW_ReadSensor>:

eOwResult OW_ReadSensor(uint8_t busId, uint8_t* address, int16_t* result, uint8_t* valid)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
 800111e:	60b9      	str	r1, [r7, #8]
 8001120:	607a      	str	r2, [r7, #4]
 8001122:	603b      	str	r3, [r7, #0]
 8001124:	4603      	mov	r3, r0
 8001126:	73fb      	strb	r3, [r7, #15]
	eOwResult res = etr_OK;
 8001128:	2300      	movs	r3, #0
 800112a:	75fb      	strb	r3, [r7, #23]

	if (mBus[busId].Port == NULL)
 800112c:	7bfa      	ldrb	r2, [r7, #15]
 800112e:	4945      	ldr	r1, [pc, #276]	; (8001244 <OW_ReadSensor+0x12c>)
 8001130:	4613      	mov	r3, r2
 8001132:	005b      	lsls	r3, r3, #1
 8001134:	4413      	add	r3, r2
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	440b      	add	r3, r1
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d102      	bne.n	8001146 <OW_ReadSensor+0x2e>
	{
		res = etr_UnknownBus;
 8001140:	2302      	movs	r3, #2
 8001142:	75fb      	strb	r3, [r7, #23]
 8001144:	e076      	b.n	8001234 <OW_ReadSensor+0x11c>
	}
	else if (result == NULL | valid == NULL)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2b00      	cmp	r3, #0
 800114a:	bf0c      	ite	eq
 800114c:	2301      	moveq	r3, #1
 800114e:	2300      	movne	r3, #0
 8001150:	b2da      	uxtb	r2, r3
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	2b00      	cmp	r3, #0
 8001156:	bf0c      	ite	eq
 8001158:	2301      	moveq	r3, #1
 800115a:	2300      	movne	r3, #0
 800115c:	b2db      	uxtb	r3, r3
 800115e:	4313      	orrs	r3, r2
 8001160:	b2db      	uxtb	r3, r3
 8001162:	2b00      	cmp	r3, #0
 8001164:	d002      	beq.n	800116c <OW_ReadSensor+0x54>
	{
	  res = etr_InvalidParam;
 8001166:	2305      	movs	r3, #5
 8001168:	75fb      	strb	r3, [r7, #23]
 800116a:	e063      	b.n	8001234 <OW_ReadSensor+0x11c>
	}
	else if (mBusy)
 800116c:	4b36      	ldr	r3, [pc, #216]	; (8001248 <OW_ReadSensor+0x130>)
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d002      	beq.n	800117a <OW_ReadSensor+0x62>
	{
		res = etr_Busy;
 8001174:	2301      	movs	r3, #1
 8001176:	75fb      	strb	r3, [r7, #23]
 8001178:	e05c      	b.n	8001234 <OW_ReadSensor+0x11c>
	}
	else // all OK
	{
		ActivateBus(busId);  // asign active bus
 800117a:	7bfb      	ldrb	r3, [r7, #15]
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff fedd 	bl	8000f3c <ActivateBus>
		ClearRxBuffer();
 8001182:	f7ff ffa7 	bl	80010d4 <ClearRxBuffer>
		// initialize transfer parameters
		mResultPtr = result;
 8001186:	4a31      	ldr	r2, [pc, #196]	; (800124c <OW_ReadSensor+0x134>)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6013      	str	r3, [r2, #0]
		mValidPtr = valid;
 800118c:	4a30      	ldr	r2, [pc, #192]	; (8001250 <OW_ReadSensor+0x138>)
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	6013      	str	r3, [r2, #0]
		mTxBuff[0] = CMD_MATCH_ROM;
 8001192:	4b30      	ldr	r3, [pc, #192]	; (8001254 <OW_ReadSensor+0x13c>)
 8001194:	2255      	movs	r2, #85	; 0x55
 8001196:	701a      	strb	r2, [r3, #0]
		mTxBuff[1] = address[0];
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	781a      	ldrb	r2, [r3, #0]
 800119c:	4b2d      	ldr	r3, [pc, #180]	; (8001254 <OW_ReadSensor+0x13c>)
 800119e:	705a      	strb	r2, [r3, #1]
		mTxBuff[2] = address[1];
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	785a      	ldrb	r2, [r3, #1]
 80011a4:	4b2b      	ldr	r3, [pc, #172]	; (8001254 <OW_ReadSensor+0x13c>)
 80011a6:	709a      	strb	r2, [r3, #2]
		mTxBuff[3] = address[2];
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	789a      	ldrb	r2, [r3, #2]
 80011ac:	4b29      	ldr	r3, [pc, #164]	; (8001254 <OW_ReadSensor+0x13c>)
 80011ae:	70da      	strb	r2, [r3, #3]
		mTxBuff[4] = address[3];
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	78da      	ldrb	r2, [r3, #3]
 80011b4:	4b27      	ldr	r3, [pc, #156]	; (8001254 <OW_ReadSensor+0x13c>)
 80011b6:	711a      	strb	r2, [r3, #4]
		mTxBuff[5] = address[4];
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	791a      	ldrb	r2, [r3, #4]
 80011bc:	4b25      	ldr	r3, [pc, #148]	; (8001254 <OW_ReadSensor+0x13c>)
 80011be:	715a      	strb	r2, [r3, #5]
		mTxBuff[6] = address[5];
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	795a      	ldrb	r2, [r3, #5]
 80011c4:	4b23      	ldr	r3, [pc, #140]	; (8001254 <OW_ReadSensor+0x13c>)
 80011c6:	719a      	strb	r2, [r3, #6]
		mTxBuff[7] = address[6];
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	799a      	ldrb	r2, [r3, #6]
 80011cc:	4b21      	ldr	r3, [pc, #132]	; (8001254 <OW_ReadSensor+0x13c>)
 80011ce:	71da      	strb	r2, [r3, #7]
		mTxBuff[8] = address[7];
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	79da      	ldrb	r2, [r3, #7]
 80011d4:	4b1f      	ldr	r3, [pc, #124]	; (8001254 <OW_ReadSensor+0x13c>)
 80011d6:	721a      	strb	r2, [r3, #8]
		mTxBuff[9] = CMD_READ_SCRATCHPAD;
 80011d8:	4b1e      	ldr	r3, [pc, #120]	; (8001254 <OW_ReadSensor+0x13c>)
 80011da:	22be      	movs	r2, #190	; 0xbe
 80011dc:	725a      	strb	r2, [r3, #9]


		mTrStage = ets_Reset;
 80011de:	4b1e      	ldr	r3, [pc, #120]	; (8001258 <OW_ReadSensor+0x140>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	701a      	strb	r2, [r3, #0]
		mResetStage = ers_ResetPulse;
 80011e4:	4b1d      	ldr	r3, [pc, #116]	; (800125c <OW_ReadSensor+0x144>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	701a      	strb	r2, [r3, #0]
		mBitStage = ebs_Init;
 80011ea:	4b1d      	ldr	r3, [pc, #116]	; (8001260 <OW_ReadSensor+0x148>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	701a      	strb	r2, [r3, #0]
		mPresencePulse = 0;
 80011f0:	4b1c      	ldr	r3, [pc, #112]	; (8001264 <OW_ReadSensor+0x14c>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	701a      	strb	r2, [r3, #0]
		mBytesToWrite = 10;
 80011f6:	4b1c      	ldr	r3, [pc, #112]	; (8001268 <OW_ReadSensor+0x150>)
 80011f8:	220a      	movs	r2, #10
 80011fa:	701a      	strb	r2, [r3, #0]
		mBytesToRead = 9; //2;
 80011fc:	4b1b      	ldr	r3, [pc, #108]	; (800126c <OW_ReadSensor+0x154>)
 80011fe:	2209      	movs	r2, #9
 8001200:	701a      	strb	r2, [r3, #0]
		mCurrBit = 0;
 8001202:	4b1b      	ldr	r3, [pc, #108]	; (8001270 <OW_ReadSensor+0x158>)
 8001204:	2200      	movs	r2, #0
 8001206:	701a      	strb	r2, [r3, #0]
		mCurrByte = 0;
 8001208:	4b1a      	ldr	r3, [pc, #104]	; (8001274 <OW_ReadSensor+0x15c>)
 800120a:	2200      	movs	r2, #0
 800120c:	701a      	strb	r2, [r3, #0]
		mCurrentTranfer = ett_ReadTemp;
 800120e:	4b1a      	ldr	r3, [pc, #104]	; (8001278 <OW_ReadSensor+0x160>)
 8001210:	2201      	movs	r2, #1
 8001212:	701a      	strb	r2, [r3, #0]

		mBusy = 1;
 8001214:	4b0c      	ldr	r3, [pc, #48]	; (8001248 <OW_ReadSensor+0x130>)
 8001216:	2201      	movs	r2, #1
 8001218:	701a      	strb	r2, [r3, #0]
		OW_TIM->ARR = mTimReset[ers_ResetPulse];  // first timed period
 800121a:	4b18      	ldr	r3, [pc, #96]	; (800127c <OW_ReadSensor+0x164>)
 800121c:	881a      	ldrh	r2, [r3, #0]
 800121e:	4b18      	ldr	r3, [pc, #96]	; (8001280 <OW_ReadSensor+0x168>)
 8001220:	62da      	str	r2, [r3, #44]	; 0x2c
		OW_TIM->CR1 |= TIM_CR1_CEN;
 8001222:	4b17      	ldr	r3, [pc, #92]	; (8001280 <OW_ReadSensor+0x168>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a16      	ldr	r2, [pc, #88]	; (8001280 <OW_ReadSensor+0x168>)
 8001228:	f043 0301 	orr.w	r3, r3, #1
 800122c:	6013      	str	r3, [r2, #0]
		OW_TIM->EGR = 1;
 800122e:	4b14      	ldr	r3, [pc, #80]	; (8001280 <OW_ReadSensor+0x168>)
 8001230:	2201      	movs	r2, #1
 8001232:	615a      	str	r2, [r3, #20]
	}
	mLastTransferResult = res;
 8001234:	4a13      	ldr	r2, [pc, #76]	; (8001284 <OW_ReadSensor+0x16c>)
 8001236:	7dfb      	ldrb	r3, [r7, #23]
 8001238:	7013      	strb	r3, [r2, #0]
	return res;
 800123a:	7dfb      	ldrb	r3, [r7, #23]
}
 800123c:	4618      	mov	r0, r3
 800123e:	3718      	adds	r7, #24
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	200007b4 	.word	0x200007b4
 8001248:	200007b0 	.word	0x200007b0
 800124c:	200007a8 	.word	0x200007a8
 8001250:	200007ac 	.word	0x200007ac
 8001254:	20000790 	.word	0x20000790
 8001258:	20000772 	.word	0x20000772
 800125c:	20000770 	.word	0x20000770
 8001260:	20000771 	.word	0x20000771
 8001264:	20000774 	.word	0x20000774
 8001268:	2000076c 	.word	0x2000076c
 800126c:	2000076d 	.word	0x2000076d
 8001270:	2000076e 	.word	0x2000076e
 8001274:	2000076f 	.word	0x2000076f
 8001278:	20000773 	.word	0x20000773
 800127c:	20000778 	.word	0x20000778
 8001280:	40001000 	.word	0x40001000
 8001284:	20000775 	.word	0x20000775

08001288 <OW_ConvertAll>:
	OW_ReadSensor(busId, mROM, &mTemp, &valid);
}


eOwResult OW_ConvertAll(uint8_t busId)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	71fb      	strb	r3, [r7, #7]
	eOwResult res = etr_OK;
 8001292:	2300      	movs	r3, #0
 8001294:	73fb      	strb	r3, [r7, #15]

	if (mBus[busId].Port == NULL)
 8001296:	79fa      	ldrb	r2, [r7, #7]
 8001298:	4928      	ldr	r1, [pc, #160]	; (800133c <OW_ConvertAll+0xb4>)
 800129a:	4613      	mov	r3, r2
 800129c:	005b      	lsls	r3, r3, #1
 800129e:	4413      	add	r3, r2
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	440b      	add	r3, r1
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d102      	bne.n	80012b0 <OW_ConvertAll+0x28>
	{
		res = etr_UnknownBus;
 80012aa:	2302      	movs	r3, #2
 80012ac:	73fb      	strb	r3, [r7, #15]
 80012ae:	e03d      	b.n	800132c <OW_ConvertAll+0xa4>
	}
	else if (mBusy)
 80012b0:	4b23      	ldr	r3, [pc, #140]	; (8001340 <OW_ConvertAll+0xb8>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d002      	beq.n	80012be <OW_ConvertAll+0x36>
	{
		res = etr_Busy;
 80012b8:	2301      	movs	r3, #1
 80012ba:	73fb      	strb	r3, [r7, #15]
 80012bc:	e036      	b.n	800132c <OW_ConvertAll+0xa4>
	}
	else // all OK
	{
		ActivateBus(busId);  // asign active bus
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff fe3b 	bl	8000f3c <ActivateBus>
		ClearRxBuffer();
 80012c6:	f7ff ff05 	bl	80010d4 <ClearRxBuffer>
		// initialize transfer parameters
		mTxBuff[0] = CMD_SKIP_ROM;
 80012ca:	4b1e      	ldr	r3, [pc, #120]	; (8001344 <OW_ConvertAll+0xbc>)
 80012cc:	22cc      	movs	r2, #204	; 0xcc
 80012ce:	701a      	strb	r2, [r3, #0]
		mTxBuff[1] = CMD_CONVERT;
 80012d0:	4b1c      	ldr	r3, [pc, #112]	; (8001344 <OW_ConvertAll+0xbc>)
 80012d2:	2244      	movs	r2, #68	; 0x44
 80012d4:	705a      	strb	r2, [r3, #1]

		mTrStage = ets_Reset;
 80012d6:	4b1c      	ldr	r3, [pc, #112]	; (8001348 <OW_ConvertAll+0xc0>)
 80012d8:	2200      	movs	r2, #0
 80012da:	701a      	strb	r2, [r3, #0]
		mResetStage = ers_ResetPulse;
 80012dc:	4b1b      	ldr	r3, [pc, #108]	; (800134c <OW_ConvertAll+0xc4>)
 80012de:	2200      	movs	r2, #0
 80012e0:	701a      	strb	r2, [r3, #0]
		mBitStage = ebs_Init;
 80012e2:	4b1b      	ldr	r3, [pc, #108]	; (8001350 <OW_ConvertAll+0xc8>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	701a      	strb	r2, [r3, #0]
		mPresencePulse = 0;
 80012e8:	4b1a      	ldr	r3, [pc, #104]	; (8001354 <OW_ConvertAll+0xcc>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	701a      	strb	r2, [r3, #0]
		mBytesToWrite = 2;
 80012ee:	4b1a      	ldr	r3, [pc, #104]	; (8001358 <OW_ConvertAll+0xd0>)
 80012f0:	2202      	movs	r2, #2
 80012f2:	701a      	strb	r2, [r3, #0]
		mBytesToRead = 0;
 80012f4:	4b19      	ldr	r3, [pc, #100]	; (800135c <OW_ConvertAll+0xd4>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	701a      	strb	r2, [r3, #0]
		mCurrBit = 0;
 80012fa:	4b19      	ldr	r3, [pc, #100]	; (8001360 <OW_ConvertAll+0xd8>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	701a      	strb	r2, [r3, #0]
		mCurrByte = 0;
 8001300:	4b18      	ldr	r3, [pc, #96]	; (8001364 <OW_ConvertAll+0xdc>)
 8001302:	2200      	movs	r2, #0
 8001304:	701a      	strb	r2, [r3, #0]
		mCurrentTranfer = ett_Convert;
 8001306:	4b18      	ldr	r3, [pc, #96]	; (8001368 <OW_ConvertAll+0xe0>)
 8001308:	2202      	movs	r2, #2
 800130a:	701a      	strb	r2, [r3, #0]

		mBusy = 1;
 800130c:	4b0c      	ldr	r3, [pc, #48]	; (8001340 <OW_ConvertAll+0xb8>)
 800130e:	2201      	movs	r2, #1
 8001310:	701a      	strb	r2, [r3, #0]
		OW_TIM->ARR = mTimReset[ers_ResetPulse];  // first timed period
 8001312:	4b16      	ldr	r3, [pc, #88]	; (800136c <OW_ConvertAll+0xe4>)
 8001314:	881a      	ldrh	r2, [r3, #0]
 8001316:	4b16      	ldr	r3, [pc, #88]	; (8001370 <OW_ConvertAll+0xe8>)
 8001318:	62da      	str	r2, [r3, #44]	; 0x2c
		OW_TIM->CR1 |= TIM_CR1_CEN;
 800131a:	4b15      	ldr	r3, [pc, #84]	; (8001370 <OW_ConvertAll+0xe8>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a14      	ldr	r2, [pc, #80]	; (8001370 <OW_ConvertAll+0xe8>)
 8001320:	f043 0301 	orr.w	r3, r3, #1
 8001324:	6013      	str	r3, [r2, #0]
		OW_TIM->EGR = 1;
 8001326:	4b12      	ldr	r3, [pc, #72]	; (8001370 <OW_ConvertAll+0xe8>)
 8001328:	2201      	movs	r2, #1
 800132a:	615a      	str	r2, [r3, #20]
	}
	mLastTransferResult = res;
 800132c:	4a11      	ldr	r2, [pc, #68]	; (8001374 <OW_ConvertAll+0xec>)
 800132e:	7bfb      	ldrb	r3, [r7, #15]
 8001330:	7013      	strb	r3, [r2, #0]
	return res;
 8001332:	7bfb      	ldrb	r3, [r7, #15]
}
 8001334:	4618      	mov	r0, r3
 8001336:	3710      	adds	r7, #16
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	200007b4 	.word	0x200007b4
 8001340:	200007b0 	.word	0x200007b0
 8001344:	20000790 	.word	0x20000790
 8001348:	20000772 	.word	0x20000772
 800134c:	20000770 	.word	0x20000770
 8001350:	20000771 	.word	0x20000771
 8001354:	20000774 	.word	0x20000774
 8001358:	2000076c 	.word	0x2000076c
 800135c:	2000076d 	.word	0x2000076d
 8001360:	2000076e 	.word	0x2000076e
 8001364:	2000076f 	.word	0x2000076f
 8001368:	20000773 	.word	0x20000773
 800136c:	20000778 	.word	0x20000778
 8001370:	40001000 	.word	0x40001000
 8001374:	20000775 	.word	0x20000775

08001378 <TransferComplete>:
}


// private fcn called from last IRQ of OW transfer
void TransferComplete()
{
 8001378:	b590      	push	{r4, r7, lr}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
	uint16_t rawbits;
	int16_t rawvalue;

	if (mPresencePulse == 0)
 800137e:	4b2c      	ldr	r3, [pc, #176]	; (8001430 <TransferComplete+0xb8>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d102      	bne.n	800138c <TransferComplete+0x14>
	{
		mLastTransferResult = etr_NotPresent;
 8001386:	4b2b      	ldr	r3, [pc, #172]	; (8001434 <TransferComplete+0xbc>)
 8001388:	2203      	movs	r2, #3
 800138a:	701a      	strb	r2, [r3, #0]
	}
	switch (mCurrentTranfer)
 800138c:	4b2a      	ldr	r3, [pc, #168]	; (8001438 <TransferComplete+0xc0>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	2b02      	cmp	r3, #2
 8001392:	d042      	beq.n	800141a <TransferComplete+0xa2>
 8001394:	2b02      	cmp	r3, #2
 8001396:	dc43      	bgt.n	8001420 <TransferComplete+0xa8>
 8001398:	2b00      	cmp	r3, #0
 800139a:	d002      	beq.n	80013a2 <TransferComplete+0x2a>
 800139c:	2b01      	cmp	r3, #1
 800139e:	d007      	beq.n	80013b0 <TransferComplete+0x38>
 80013a0:	e03e      	b.n	8001420 <TransferComplete+0xa8>
	{
		case ett_ReadRom:
			memcpy(mROM, mRxBuff, 8);
 80013a2:	4b26      	ldr	r3, [pc, #152]	; (800143c <TransferComplete+0xc4>)
 80013a4:	4a26      	ldr	r2, [pc, #152]	; (8001440 <TransferComplete+0xc8>)
 80013a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013aa:	e883 0003 	stmia.w	r3, {r0, r1}
			break;
 80013ae:	e037      	b.n	8001420 <TransferComplete+0xa8>
		case ett_Convert:
			// nothing
			break;
		case ett_ReadTemp:
			if (mResultPtr != NULL)
 80013b0:	4b24      	ldr	r3, [pc, #144]	; (8001444 <TransferComplete+0xcc>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d032      	beq.n	800141e <TransferComplete+0xa6>
			{
				rawbits = (uint16_t)mRxBuff[0]  |   ((uint16_t)mRxBuff[1]) << 8;
 80013b8:	4b21      	ldr	r3, [pc, #132]	; (8001440 <TransferComplete+0xc8>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	b21a      	sxth	r2, r3
 80013be:	4b20      	ldr	r3, [pc, #128]	; (8001440 <TransferComplete+0xc8>)
 80013c0:	785b      	ldrb	r3, [r3, #1]
 80013c2:	021b      	lsls	r3, r3, #8
 80013c4:	b21b      	sxth	r3, r3
 80013c6:	4313      	orrs	r3, r2
 80013c8:	b21b      	sxth	r3, r3
 80013ca:	80fb      	strh	r3, [r7, #6]
				rawvalue = (int16_t)rawbits;
 80013cc:	88fb      	ldrh	r3, [r7, #6]
 80013ce:	80bb      	strh	r3, [r7, #4]
				// chech CRC
				if (mRxBuff[8] == CalculateCRC(mRxBuff, 8))
 80013d0:	4b1b      	ldr	r3, [pc, #108]	; (8001440 <TransferComplete+0xc8>)
 80013d2:	7a1c      	ldrb	r4, [r3, #8]
 80013d4:	2108      	movs	r1, #8
 80013d6:	481a      	ldr	r0, [pc, #104]	; (8001440 <TransferComplete+0xc8>)
 80013d8:	f000 f9ec 	bl	80017b4 <CalculateCRC>
 80013dc:	4603      	mov	r3, r0
 80013de:	429c      	cmp	r4, r3
 80013e0:	d113      	bne.n	800140a <TransferComplete+0x92>
				{
				  // insert value only if valid CRC
				  *mResultPtr = (rawvalue * 10) / 16;
 80013e2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80013e6:	4613      	mov	r3, r2
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	4413      	add	r3, r2
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	da00      	bge.n	80013f4 <TransferComplete+0x7c>
 80013f2:	330f      	adds	r3, #15
 80013f4:	111b      	asrs	r3, r3, #4
 80013f6:	461a      	mov	r2, r3
 80013f8:	4b12      	ldr	r3, [pc, #72]	; (8001444 <TransferComplete+0xcc>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	b212      	sxth	r2, r2
 80013fe:	801a      	strh	r2, [r3, #0]
				  *mValidPtr = 1;
 8001400:	4b11      	ldr	r3, [pc, #68]	; (8001448 <TransferComplete+0xd0>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	2201      	movs	r2, #1
 8001406:	701a      	strb	r2, [r3, #0]
 8001408:	e003      	b.n	8001412 <TransferComplete+0x9a>
				}
				else
				{
				  *mValidPtr = 0;
 800140a:	4b0f      	ldr	r3, [pc, #60]	; (8001448 <TransferComplete+0xd0>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	2200      	movs	r2, #0
 8001410:	701a      	strb	r2, [r3, #0]
				}

				//*mResultPtr = (int16_t)((double)(((uint16_t)mRxBuff[0] | ((uint16_t)mRxBuff[1]) << 8)) / 1.6);

				mResultPtr = NULL; // clear the pointer to prevent overwrite in next cycle.
 8001412:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <TransferComplete+0xcc>)
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
			}
			break;
 8001418:	e001      	b.n	800141e <TransferComplete+0xa6>
			break;
 800141a:	bf00      	nop
 800141c:	e000      	b.n	8001420 <TransferComplete+0xa8>
			break;
 800141e:	bf00      	nop
	}
	mBusy = 0;
 8001420:	4b0a      	ldr	r3, [pc, #40]	; (800144c <TransferComplete+0xd4>)
 8001422:	2200      	movs	r2, #0
 8001424:	701a      	strb	r2, [r3, #0]
}
 8001426:	bf00      	nop
 8001428:	370c      	adds	r7, #12
 800142a:	46bd      	mov	sp, r7
 800142c:	bd90      	pop	{r4, r7, pc}
 800142e:	bf00      	nop
 8001430:	20000774 	.word	0x20000774
 8001434:	20000775 	.word	0x20000775
 8001438:	20000773 	.word	0x20000773
 800143c:	200007e4 	.word	0x200007e4
 8001440:	2000079c 	.word	0x2000079c
 8001444:	200007a8 	.word	0x200007a8
 8001448:	200007ac 	.word	0x200007ac
 800144c:	200007b0 	.word	0x200007b0

08001450 <OW_IRQHandler>:
	return mROM;
}


void OW_IRQHandler(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
	OW_TIM->SR = 0;  // Clear the UIF flag
 8001454:	4b8d      	ldr	r3, [pc, #564]	; (800168c <OW_IRQHandler+0x23c>)
 8001456:	2200      	movs	r2, #0
 8001458:	611a      	str	r2, [r3, #16]

	if (mTrStage == ets_Write)
 800145a:	4b8d      	ldr	r3, [pc, #564]	; (8001690 <OW_IRQHandler+0x240>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	2b01      	cmp	r3, #1
 8001460:	f040 8086 	bne.w	8001570 <OW_IRQHandler+0x120>
	{
		switch (mBitStage)
 8001464:	4b8b      	ldr	r3, [pc, #556]	; (8001694 <OW_IRQHandler+0x244>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	2b02      	cmp	r3, #2
 800146a:	d026      	beq.n	80014ba <OW_IRQHandler+0x6a>
 800146c:	2b02      	cmp	r3, #2
 800146e:	dc2a      	bgt.n	80014c6 <OW_IRQHandler+0x76>
 8001470:	2b00      	cmp	r3, #0
 8001472:	d002      	beq.n	800147a <OW_IRQHandler+0x2a>
 8001474:	2b01      	cmp	r3, #1
 8001476:	d006      	beq.n	8001486 <OW_IRQHandler+0x36>
 8001478:	e025      	b.n	80014c6 <OW_IRQHandler+0x76>
		{
			case ebs_Init:
				// write 0 to GPIO
				mOwPort->BSRR = mOwClearMask;
 800147a:	4b87      	ldr	r3, [pc, #540]	; (8001698 <OW_IRQHandler+0x248>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a87      	ldr	r2, [pc, #540]	; (800169c <OW_IRQHandler+0x24c>)
 8001480:	6812      	ldr	r2, [r2, #0]
 8001482:	619a      	str	r2, [r3, #24]
				break;
 8001484:	e01f      	b.n	80014c6 <OW_IRQHandler+0x76>
			case ebs_WriteSample:
				// write the bit  value to the GPIO
				if (mTxBuff[mCurrByte] & (1 << mCurrBit))
 8001486:	4b86      	ldr	r3, [pc, #536]	; (80016a0 <OW_IRQHandler+0x250>)
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	461a      	mov	r2, r3
 800148c:	4b85      	ldr	r3, [pc, #532]	; (80016a4 <OW_IRQHandler+0x254>)
 800148e:	5c9b      	ldrb	r3, [r3, r2]
 8001490:	461a      	mov	r2, r3
 8001492:	4b85      	ldr	r3, [pc, #532]	; (80016a8 <OW_IRQHandler+0x258>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	fa42 f303 	asr.w	r3, r2, r3
 800149a:	f003 0301 	and.w	r3, r3, #1
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d005      	beq.n	80014ae <OW_IRQHandler+0x5e>
				{  // write 1
					mOwPort->BSRR = mOwSetMask;
 80014a2:	4b7d      	ldr	r3, [pc, #500]	; (8001698 <OW_IRQHandler+0x248>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4a81      	ldr	r2, [pc, #516]	; (80016ac <OW_IRQHandler+0x25c>)
 80014a8:	6812      	ldr	r2, [r2, #0]
 80014aa:	619a      	str	r2, [r3, #24]
				else
				{
					//write 0;
					mOwPort->BSRR = mOwClearMask;
				}
				break;
 80014ac:	e00b      	b.n	80014c6 <OW_IRQHandler+0x76>
					mOwPort->BSRR = mOwClearMask;
 80014ae:	4b7a      	ldr	r3, [pc, #488]	; (8001698 <OW_IRQHandler+0x248>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a7a      	ldr	r2, [pc, #488]	; (800169c <OW_IRQHandler+0x24c>)
 80014b4:	6812      	ldr	r2, [r2, #0]
 80014b6:	619a      	str	r2, [r3, #24]
				break;
 80014b8:	e005      	b.n	80014c6 <OW_IRQHandler+0x76>
			case ebs_Rest:
				// write 1 to GPIO
				mOwPort->BSRR = mOwSetMask;
 80014ba:	4b77      	ldr	r3, [pc, #476]	; (8001698 <OW_IRQHandler+0x248>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a7b      	ldr	r2, [pc, #492]	; (80016ac <OW_IRQHandler+0x25c>)
 80014c0:	6812      	ldr	r2, [r2, #0]
 80014c2:	619a      	str	r2, [r3, #24]
				// increment CurrBit
				break;
 80014c4:	bf00      	nop
		}

		mBitStage++;
 80014c6:	4b73      	ldr	r3, [pc, #460]	; (8001694 <OW_IRQHandler+0x244>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	3301      	adds	r3, #1
 80014cc:	b2da      	uxtb	r2, r3
 80014ce:	4b71      	ldr	r3, [pc, #452]	; (8001694 <OW_IRQHandler+0x244>)
 80014d0:	701a      	strb	r2, [r3, #0]
		if (mBitStage <=2)
 80014d2:	4b70      	ldr	r3, [pc, #448]	; (8001694 <OW_IRQHandler+0x244>)
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	2b02      	cmp	r3, #2
 80014d8:	d808      	bhi.n	80014ec <OW_IRQHandler+0x9c>
		{
			OW_TIM->ARR = mTimWriteBit[mBitStage];   // prepare ARR for next bit stage
 80014da:	4b6e      	ldr	r3, [pc, #440]	; (8001694 <OW_IRQHandler+0x244>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	461a      	mov	r2, r3
 80014e0:	4b73      	ldr	r3, [pc, #460]	; (80016b0 <OW_IRQHandler+0x260>)
 80014e2:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80014e6:	4b69      	ldr	r3, [pc, #420]	; (800168c <OW_IRQHandler+0x23c>)
 80014e8:	62da      	str	r2, [r3, #44]	; 0x2c
				mBusy = 0;
			}
		}
	}

}
 80014ea:	e14a      	b.n	8001782 <OW_IRQHandler+0x332>
			mBitStage = 0;
 80014ec:	4b69      	ldr	r3, [pc, #420]	; (8001694 <OW_IRQHandler+0x244>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	701a      	strb	r2, [r3, #0]
			OW_TIM->ARR = mTimWriteBit[mBitStage];   // prepare ARR for first stage of next write bit
 80014f2:	4b68      	ldr	r3, [pc, #416]	; (8001694 <OW_IRQHandler+0x244>)
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	461a      	mov	r2, r3
 80014f8:	4b6d      	ldr	r3, [pc, #436]	; (80016b0 <OW_IRQHandler+0x260>)
 80014fa:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80014fe:	4b63      	ldr	r3, [pc, #396]	; (800168c <OW_IRQHandler+0x23c>)
 8001500:	62da      	str	r2, [r3, #44]	; 0x2c
			mCurrBit++;
 8001502:	4b69      	ldr	r3, [pc, #420]	; (80016a8 <OW_IRQHandler+0x258>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	3301      	adds	r3, #1
 8001508:	b2da      	uxtb	r2, r3
 800150a:	4b67      	ldr	r3, [pc, #412]	; (80016a8 <OW_IRQHandler+0x258>)
 800150c:	701a      	strb	r2, [r3, #0]
			if (mCurrBit > 7)
 800150e:	4b66      	ldr	r3, [pc, #408]	; (80016a8 <OW_IRQHandler+0x258>)
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	2b07      	cmp	r3, #7
 8001514:	f240 8135 	bls.w	8001782 <OW_IRQHandler+0x332>
				mCurrBit = 0;
 8001518:	4b63      	ldr	r3, [pc, #396]	; (80016a8 <OW_IRQHandler+0x258>)
 800151a:	2200      	movs	r2, #0
 800151c:	701a      	strb	r2, [r3, #0]
				mCurrByte++;
 800151e:	4b60      	ldr	r3, [pc, #384]	; (80016a0 <OW_IRQHandler+0x250>)
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	3301      	adds	r3, #1
 8001524:	b2da      	uxtb	r2, r3
 8001526:	4b5e      	ldr	r3, [pc, #376]	; (80016a0 <OW_IRQHandler+0x250>)
 8001528:	701a      	strb	r2, [r3, #0]
				if (mCurrByte >= mBytesToWrite)  // all bytes written
 800152a:	4b5d      	ldr	r3, [pc, #372]	; (80016a0 <OW_IRQHandler+0x250>)
 800152c:	781a      	ldrb	r2, [r3, #0]
 800152e:	4b61      	ldr	r3, [pc, #388]	; (80016b4 <OW_IRQHandler+0x264>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	429a      	cmp	r2, r3
 8001534:	f0c0 8125 	bcc.w	8001782 <OW_IRQHandler+0x332>
					mCurrByte = 0;
 8001538:	4b59      	ldr	r3, [pc, #356]	; (80016a0 <OW_IRQHandler+0x250>)
 800153a:	2200      	movs	r2, #0
 800153c:	701a      	strb	r2, [r3, #0]
					if (mBytesToRead > 0)
 800153e:	4b5e      	ldr	r3, [pc, #376]	; (80016b8 <OW_IRQHandler+0x268>)
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d00b      	beq.n	800155e <OW_IRQHandler+0x10e>
						mTrStage = ets_Read;   // switch to reading stage
 8001546:	4b52      	ldr	r3, [pc, #328]	; (8001690 <OW_IRQHandler+0x240>)
 8001548:	2202      	movs	r2, #2
 800154a:	701a      	strb	r2, [r3, #0]
						OW_TIM->ARR = mTimReadBit[mBitStage];   // prepare ARR for first stage of first read bit
 800154c:	4b51      	ldr	r3, [pc, #324]	; (8001694 <OW_IRQHandler+0x244>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	461a      	mov	r2, r3
 8001552:	4b5a      	ldr	r3, [pc, #360]	; (80016bc <OW_IRQHandler+0x26c>)
 8001554:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8001558:	4b4c      	ldr	r3, [pc, #304]	; (800168c <OW_IRQHandler+0x23c>)
 800155a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800155c:	e111      	b.n	8001782 <OW_IRQHandler+0x332>
						OW_TIM->CR1 &= ~TIM_CR1_CEN;
 800155e:	4b4b      	ldr	r3, [pc, #300]	; (800168c <OW_IRQHandler+0x23c>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a4a      	ldr	r2, [pc, #296]	; (800168c <OW_IRQHandler+0x23c>)
 8001564:	f023 0301 	bic.w	r3, r3, #1
 8001568:	6013      	str	r3, [r2, #0]
						TransferComplete();
 800156a:	f7ff ff05 	bl	8001378 <TransferComplete>
}
 800156e:	e108      	b.n	8001782 <OW_IRQHandler+0x332>
	else if (mTrStage == ets_Read)
 8001570:	4b47      	ldr	r3, [pc, #284]	; (8001690 <OW_IRQHandler+0x240>)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	2b02      	cmp	r3, #2
 8001576:	f040 80a7 	bne.w	80016c8 <OW_IRQHandler+0x278>
		switch (mBitStage)
 800157a:	4b46      	ldr	r3, [pc, #280]	; (8001694 <OW_IRQHandler+0x244>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	2b02      	cmp	r3, #2
 8001580:	d012      	beq.n	80015a8 <OW_IRQHandler+0x158>
 8001582:	2b02      	cmp	r3, #2
 8001584:	dc44      	bgt.n	8001610 <OW_IRQHandler+0x1c0>
 8001586:	2b00      	cmp	r3, #0
 8001588:	d002      	beq.n	8001590 <OW_IRQHandler+0x140>
 800158a:	2b01      	cmp	r3, #1
 800158c:	d006      	beq.n	800159c <OW_IRQHandler+0x14c>
 800158e:	e03f      	b.n	8001610 <OW_IRQHandler+0x1c0>
					mOwPort->BSRR = mOwClearMask;
 8001590:	4b41      	ldr	r3, [pc, #260]	; (8001698 <OW_IRQHandler+0x248>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a41      	ldr	r2, [pc, #260]	; (800169c <OW_IRQHandler+0x24c>)
 8001596:	6812      	ldr	r2, [r2, #0]
 8001598:	619a      	str	r2, [r3, #24]
					break;
 800159a:	e039      	b.n	8001610 <OW_IRQHandler+0x1c0>
					mOwPort->BSRR = mOwSetMask;
 800159c:	4b3e      	ldr	r3, [pc, #248]	; (8001698 <OW_IRQHandler+0x248>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a42      	ldr	r2, [pc, #264]	; (80016ac <OW_IRQHandler+0x25c>)
 80015a2:	6812      	ldr	r2, [r2, #0]
 80015a4:	619a      	str	r2, [r3, #24]
					break;
 80015a6:	e033      	b.n	8001610 <OW_IRQHandler+0x1c0>
					if (mOwPort->IDR & mOwSetMask)
 80015a8:	4b3b      	ldr	r3, [pc, #236]	; (8001698 <OW_IRQHandler+0x248>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	691a      	ldr	r2, [r3, #16]
 80015ae:	4b3f      	ldr	r3, [pc, #252]	; (80016ac <OW_IRQHandler+0x25c>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4013      	ands	r3, r2
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d014      	beq.n	80015e2 <OW_IRQHandler+0x192>
						mRxBuff[mCurrByte] |= (1 << mCurrBit);
 80015b8:	4b39      	ldr	r3, [pc, #228]	; (80016a0 <OW_IRQHandler+0x250>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	461a      	mov	r2, r3
 80015be:	4b40      	ldr	r3, [pc, #256]	; (80016c0 <OW_IRQHandler+0x270>)
 80015c0:	5c9b      	ldrb	r3, [r3, r2]
 80015c2:	b25a      	sxtb	r2, r3
 80015c4:	4b38      	ldr	r3, [pc, #224]	; (80016a8 <OW_IRQHandler+0x258>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	4619      	mov	r1, r3
 80015ca:	2301      	movs	r3, #1
 80015cc:	408b      	lsls	r3, r1
 80015ce:	b25b      	sxtb	r3, r3
 80015d0:	4313      	orrs	r3, r2
 80015d2:	b259      	sxtb	r1, r3
 80015d4:	4b32      	ldr	r3, [pc, #200]	; (80016a0 <OW_IRQHandler+0x250>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	461a      	mov	r2, r3
 80015da:	b2c9      	uxtb	r1, r1
 80015dc:	4b38      	ldr	r3, [pc, #224]	; (80016c0 <OW_IRQHandler+0x270>)
 80015de:	5499      	strb	r1, [r3, r2]
					break;
 80015e0:	e015      	b.n	800160e <OW_IRQHandler+0x1be>
						mRxBuff[mCurrByte] &= ~(1 << mCurrBit);
 80015e2:	4b2f      	ldr	r3, [pc, #188]	; (80016a0 <OW_IRQHandler+0x250>)
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	461a      	mov	r2, r3
 80015e8:	4b35      	ldr	r3, [pc, #212]	; (80016c0 <OW_IRQHandler+0x270>)
 80015ea:	5c9b      	ldrb	r3, [r3, r2]
 80015ec:	b25a      	sxtb	r2, r3
 80015ee:	4b2e      	ldr	r3, [pc, #184]	; (80016a8 <OW_IRQHandler+0x258>)
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	4619      	mov	r1, r3
 80015f4:	2301      	movs	r3, #1
 80015f6:	408b      	lsls	r3, r1
 80015f8:	b25b      	sxtb	r3, r3
 80015fa:	43db      	mvns	r3, r3
 80015fc:	b25b      	sxtb	r3, r3
 80015fe:	4013      	ands	r3, r2
 8001600:	b259      	sxtb	r1, r3
 8001602:	4b27      	ldr	r3, [pc, #156]	; (80016a0 <OW_IRQHandler+0x250>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	461a      	mov	r2, r3
 8001608:	b2c9      	uxtb	r1, r1
 800160a:	4b2d      	ldr	r3, [pc, #180]	; (80016c0 <OW_IRQHandler+0x270>)
 800160c:	5499      	strb	r1, [r3, r2]
					break;
 800160e:	bf00      	nop
				mBitStage++;
 8001610:	4b20      	ldr	r3, [pc, #128]	; (8001694 <OW_IRQHandler+0x244>)
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	3301      	adds	r3, #1
 8001616:	b2da      	uxtb	r2, r3
 8001618:	4b1e      	ldr	r3, [pc, #120]	; (8001694 <OW_IRQHandler+0x244>)
 800161a:	701a      	strb	r2, [r3, #0]
				if (mBitStage > 2)
 800161c:	4b1d      	ldr	r3, [pc, #116]	; (8001694 <OW_IRQHandler+0x244>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	2b02      	cmp	r3, #2
 8001622:	d929      	bls.n	8001678 <OW_IRQHandler+0x228>
					mBitStage = 0;
 8001624:	4b1b      	ldr	r3, [pc, #108]	; (8001694 <OW_IRQHandler+0x244>)
 8001626:	2200      	movs	r2, #0
 8001628:	701a      	strb	r2, [r3, #0]
					mCurrBit++;
 800162a:	4b1f      	ldr	r3, [pc, #124]	; (80016a8 <OW_IRQHandler+0x258>)
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	3301      	adds	r3, #1
 8001630:	b2da      	uxtb	r2, r3
 8001632:	4b1d      	ldr	r3, [pc, #116]	; (80016a8 <OW_IRQHandler+0x258>)
 8001634:	701a      	strb	r2, [r3, #0]
					if (mCurrBit > 7)
 8001636:	4b1c      	ldr	r3, [pc, #112]	; (80016a8 <OW_IRQHandler+0x258>)
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	2b07      	cmp	r3, #7
 800163c:	d91c      	bls.n	8001678 <OW_IRQHandler+0x228>
						mCurrBit = 0;
 800163e:	4b1a      	ldr	r3, [pc, #104]	; (80016a8 <OW_IRQHandler+0x258>)
 8001640:	2200      	movs	r2, #0
 8001642:	701a      	strb	r2, [r3, #0]
						mCurrByte++;
 8001644:	4b16      	ldr	r3, [pc, #88]	; (80016a0 <OW_IRQHandler+0x250>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	3301      	adds	r3, #1
 800164a:	b2da      	uxtb	r2, r3
 800164c:	4b14      	ldr	r3, [pc, #80]	; (80016a0 <OW_IRQHandler+0x250>)
 800164e:	701a      	strb	r2, [r3, #0]
						if (mCurrByte >= mBytesToRead)  // all bytes written
 8001650:	4b13      	ldr	r3, [pc, #76]	; (80016a0 <OW_IRQHandler+0x250>)
 8001652:	781a      	ldrb	r2, [r3, #0]
 8001654:	4b18      	ldr	r3, [pc, #96]	; (80016b8 <OW_IRQHandler+0x268>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	429a      	cmp	r2, r3
 800165a:	d30d      	bcc.n	8001678 <OW_IRQHandler+0x228>
							OW_TIM->CR1 &= ~TIM_CR1_CEN;
 800165c:	4b0b      	ldr	r3, [pc, #44]	; (800168c <OW_IRQHandler+0x23c>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a0a      	ldr	r2, [pc, #40]	; (800168c <OW_IRQHandler+0x23c>)
 8001662:	f023 0301 	bic.w	r3, r3, #1
 8001666:	6013      	str	r3, [r2, #0]
							TransferComplete();
 8001668:	f7ff fe86 	bl	8001378 <TransferComplete>
							mCurrByte = 0;
 800166c:	4b0c      	ldr	r3, [pc, #48]	; (80016a0 <OW_IRQHandler+0x250>)
 800166e:	2200      	movs	r2, #0
 8001670:	701a      	strb	r2, [r3, #0]
							mBusy  = 0;
 8001672:	4b14      	ldr	r3, [pc, #80]	; (80016c4 <OW_IRQHandler+0x274>)
 8001674:	2200      	movs	r2, #0
 8001676:	701a      	strb	r2, [r3, #0]
				OW_TIM->ARR = mTimReadBit[mBitStage]; // prepare ARR for next period
 8001678:	4b06      	ldr	r3, [pc, #24]	; (8001694 <OW_IRQHandler+0x244>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	461a      	mov	r2, r3
 800167e:	4b0f      	ldr	r3, [pc, #60]	; (80016bc <OW_IRQHandler+0x26c>)
 8001680:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8001684:	4b01      	ldr	r3, [pc, #4]	; (800168c <OW_IRQHandler+0x23c>)
 8001686:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001688:	e07b      	b.n	8001782 <OW_IRQHandler+0x332>
 800168a:	bf00      	nop
 800168c:	40001000 	.word	0x40001000
 8001690:	20000772 	.word	0x20000772
 8001694:	20000771 	.word	0x20000771
 8001698:	200007d8 	.word	0x200007d8
 800169c:	200007dc 	.word	0x200007dc
 80016a0:	2000076f 	.word	0x2000076f
 80016a4:	20000790 	.word	0x20000790
 80016a8:	2000076e 	.word	0x2000076e
 80016ac:	200007e0 	.word	0x200007e0
 80016b0:	20000780 	.word	0x20000780
 80016b4:	2000076c 	.word	0x2000076c
 80016b8:	2000076d 	.word	0x2000076d
 80016bc:	20000788 	.word	0x20000788
 80016c0:	2000079c 	.word	0x2000079c
 80016c4:	200007b0 	.word	0x200007b0
	else if (mTrStage == ets_Reset)
 80016c8:	4b2f      	ldr	r3, [pc, #188]	; (8001788 <OW_IRQHandler+0x338>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d158      	bne.n	8001782 <OW_IRQHandler+0x332>
		switch (mResetStage)
 80016d0:	4b2e      	ldr	r3, [pc, #184]	; (800178c <OW_IRQHandler+0x33c>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d012      	beq.n	80016fe <OW_IRQHandler+0x2ae>
 80016d8:	2b02      	cmp	r3, #2
 80016da:	dc20      	bgt.n	800171e <OW_IRQHandler+0x2ce>
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d002      	beq.n	80016e6 <OW_IRQHandler+0x296>
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d006      	beq.n	80016f2 <OW_IRQHandler+0x2a2>
 80016e4:	e01b      	b.n	800171e <OW_IRQHandler+0x2ce>
				mOwPort->BSRR = mOwClearMask;
 80016e6:	4b2a      	ldr	r3, [pc, #168]	; (8001790 <OW_IRQHandler+0x340>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a2a      	ldr	r2, [pc, #168]	; (8001794 <OW_IRQHandler+0x344>)
 80016ec:	6812      	ldr	r2, [r2, #0]
 80016ee:	619a      	str	r2, [r3, #24]
				break;
 80016f0:	e015      	b.n	800171e <OW_IRQHandler+0x2ce>
				mOwPort->BSRR = mOwSetMask;
 80016f2:	4b27      	ldr	r3, [pc, #156]	; (8001790 <OW_IRQHandler+0x340>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a28      	ldr	r2, [pc, #160]	; (8001798 <OW_IRQHandler+0x348>)
 80016f8:	6812      	ldr	r2, [r2, #0]
 80016fa:	619a      	str	r2, [r3, #24]
				break;
 80016fc:	e00f      	b.n	800171e <OW_IRQHandler+0x2ce>
				if (mOwPort->IDR & mOwSetMask)
 80016fe:	4b24      	ldr	r3, [pc, #144]	; (8001790 <OW_IRQHandler+0x340>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	691a      	ldr	r2, [r3, #16]
 8001704:	4b24      	ldr	r3, [pc, #144]	; (8001798 <OW_IRQHandler+0x348>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4013      	ands	r3, r2
 800170a:	2b00      	cmp	r3, #0
 800170c:	d003      	beq.n	8001716 <OW_IRQHandler+0x2c6>
					mPresencePulse = 0;
 800170e:	4b23      	ldr	r3, [pc, #140]	; (800179c <OW_IRQHandler+0x34c>)
 8001710:	2200      	movs	r2, #0
 8001712:	701a      	strb	r2, [r3, #0]
				break;
 8001714:	e002      	b.n	800171c <OW_IRQHandler+0x2cc>
					mPresencePulse = 1;
 8001716:	4b21      	ldr	r3, [pc, #132]	; (800179c <OW_IRQHandler+0x34c>)
 8001718:	2201      	movs	r2, #1
 800171a:	701a      	strb	r2, [r3, #0]
				break;
 800171c:	bf00      	nop
		mResetStage++;
 800171e:	4b1b      	ldr	r3, [pc, #108]	; (800178c <OW_IRQHandler+0x33c>)
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	3301      	adds	r3, #1
 8001724:	b2da      	uxtb	r2, r3
 8001726:	4b19      	ldr	r3, [pc, #100]	; (800178c <OW_IRQHandler+0x33c>)
 8001728:	701a      	strb	r2, [r3, #0]
		if (mResetStage <= 2)   // still in Reset phase
 800172a:	4b18      	ldr	r3, [pc, #96]	; (800178c <OW_IRQHandler+0x33c>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	2b02      	cmp	r3, #2
 8001730:	d808      	bhi.n	8001744 <OW_IRQHandler+0x2f4>
			OW_TIM->ARR = mTimReset[mResetStage];  // prepare period for next reset stage
 8001732:	4b16      	ldr	r3, [pc, #88]	; (800178c <OW_IRQHandler+0x33c>)
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	461a      	mov	r2, r3
 8001738:	4b19      	ldr	r3, [pc, #100]	; (80017a0 <OW_IRQHandler+0x350>)
 800173a:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800173e:	4b19      	ldr	r3, [pc, #100]	; (80017a4 <OW_IRQHandler+0x354>)
 8001740:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001742:	e01e      	b.n	8001782 <OW_IRQHandler+0x332>
			mResetStage = 0;
 8001744:	4b11      	ldr	r3, [pc, #68]	; (800178c <OW_IRQHandler+0x33c>)
 8001746:	2200      	movs	r2, #0
 8001748:	701a      	strb	r2, [r3, #0]
			mBitStage = 0;   // reset the bit stage for next phase
 800174a:	4b17      	ldr	r3, [pc, #92]	; (80017a8 <OW_IRQHandler+0x358>)
 800174c:	2200      	movs	r2, #0
 800174e:	701a      	strb	r2, [r3, #0]
			if (mPresencePulse)  // device detected switch to write phase
 8001750:	4b12      	ldr	r3, [pc, #72]	; (800179c <OW_IRQHandler+0x34c>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d00b      	beq.n	8001770 <OW_IRQHandler+0x320>
				mTrStage = ets_Write;
 8001758:	4b0b      	ldr	r3, [pc, #44]	; (8001788 <OW_IRQHandler+0x338>)
 800175a:	2201      	movs	r2, #1
 800175c:	701a      	strb	r2, [r3, #0]
				OW_TIM->ARR = mTimWriteBit[mBitStage];  // prepare period for first write bit stage
 800175e:	4b12      	ldr	r3, [pc, #72]	; (80017a8 <OW_IRQHandler+0x358>)
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	461a      	mov	r2, r3
 8001764:	4b11      	ldr	r3, [pc, #68]	; (80017ac <OW_IRQHandler+0x35c>)
 8001766:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800176a:	4b0e      	ldr	r3, [pc, #56]	; (80017a4 <OW_IRQHandler+0x354>)
 800176c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800176e:	e008      	b.n	8001782 <OW_IRQHandler+0x332>
				OW_TIM->CR1 &= ~TIM_CR1_CEN;
 8001770:	4b0c      	ldr	r3, [pc, #48]	; (80017a4 <OW_IRQHandler+0x354>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a0b      	ldr	r2, [pc, #44]	; (80017a4 <OW_IRQHandler+0x354>)
 8001776:	f023 0301 	bic.w	r3, r3, #1
 800177a:	6013      	str	r3, [r2, #0]
				mBusy = 0;
 800177c:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <OW_IRQHandler+0x360>)
 800177e:	2200      	movs	r2, #0
 8001780:	701a      	strb	r2, [r3, #0]
}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	20000772 	.word	0x20000772
 800178c:	20000770 	.word	0x20000770
 8001790:	200007d8 	.word	0x200007d8
 8001794:	200007dc 	.word	0x200007dc
 8001798:	200007e0 	.word	0x200007e0
 800179c:	20000774 	.word	0x20000774
 80017a0:	20000778 	.word	0x20000778
 80017a4:	40001000 	.word	0x40001000
 80017a8:	20000771 	.word	0x20000771
 80017ac:	20000780 	.word	0x20000780
 80017b0:	200007b0 	.word	0x200007b0

080017b4 <CalculateCRC>:



static uint8_t CalculateCRC(uint8_t* data, uint8_t len)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b085      	sub	sp, #20
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	460b      	mov	r3, r1
 80017be:	70fb      	strb	r3, [r7, #3]
  uint8_t crc=0;
 80017c0:	2300      	movs	r3, #0
 80017c2:	73fb      	strb	r3, [r7, #15]
  uint8_t inbyte;

    for (uint8_t i=0; i<len;i++)
 80017c4:	2300      	movs	r3, #0
 80017c6:	73bb      	strb	r3, [r7, #14]
 80017c8:	e025      	b.n	8001816 <CalculateCRC+0x62>
    {
      uint8_t inbyte = data[i];
 80017ca:	7bbb      	ldrb	r3, [r7, #14]
 80017cc:	687a      	ldr	r2, [r7, #4]
 80017ce:	4413      	add	r3, r2
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	737b      	strb	r3, [r7, #13]
      for (uint8_t j=0;j<8;j++)
 80017d4:	2300      	movs	r3, #0
 80017d6:	733b      	strb	r3, [r7, #12]
 80017d8:	e017      	b.n	800180a <CalculateCRC+0x56>
      {
        uint8_t mix = (crc ^ inbyte) & 0x01;
 80017da:	7bfa      	ldrb	r2, [r7, #15]
 80017dc:	7b7b      	ldrb	r3, [r7, #13]
 80017de:	4053      	eors	r3, r2
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	72fb      	strb	r3, [r7, #11]
        crc >>= 1;
 80017e8:	7bfb      	ldrb	r3, [r7, #15]
 80017ea:	085b      	lsrs	r3, r3, #1
 80017ec:	73fb      	strb	r3, [r7, #15]
        if (mix)
 80017ee:	7afb      	ldrb	r3, [r7, #11]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d004      	beq.n	80017fe <CalculateCRC+0x4a>
          crc ^= 0x8C;
 80017f4:	7bfb      	ldrb	r3, [r7, #15]
 80017f6:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 80017fa:	43db      	mvns	r3, r3
 80017fc:	73fb      	strb	r3, [r7, #15]

        inbyte >>= 1;
 80017fe:	7b7b      	ldrb	r3, [r7, #13]
 8001800:	085b      	lsrs	r3, r3, #1
 8001802:	737b      	strb	r3, [r7, #13]
      for (uint8_t j=0;j<8;j++)
 8001804:	7b3b      	ldrb	r3, [r7, #12]
 8001806:	3301      	adds	r3, #1
 8001808:	733b      	strb	r3, [r7, #12]
 800180a:	7b3b      	ldrb	r3, [r7, #12]
 800180c:	2b07      	cmp	r3, #7
 800180e:	d9e4      	bls.n	80017da <CalculateCRC+0x26>
    for (uint8_t i=0; i<len;i++)
 8001810:	7bbb      	ldrb	r3, [r7, #14]
 8001812:	3301      	adds	r3, #1
 8001814:	73bb      	strb	r3, [r7, #14]
 8001816:	7bba      	ldrb	r2, [r7, #14]
 8001818:	78fb      	ldrb	r3, [r7, #3]
 800181a:	429a      	cmp	r2, r3
 800181c:	d3d5      	bcc.n	80017ca <CalculateCRC+0x16>
      }
    }
    return crc;
 800181e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001820:	4618      	mov	r0, r3
 8001822:	3714      	adds	r7, #20
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr

0800182c <RTC_GetTime>:

/* USER CODE END 0 */


sDateTime RTC_GetTime()
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b08a      	sub	sp, #40	; 0x28
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  sDateTime dt;
  RTC_DateTypeDef sdatestructureget;
  RTC_TimeTypeDef stimestructureget;

  /* Get the RTC current Time */
  HAL_RTC_GetTime(&hrtc, &stimestructureget, RTC_FORMAT_BIN);
 8001834:	f107 0308 	add.w	r3, r7, #8
 8001838:	2200      	movs	r2, #0
 800183a:	4619      	mov	r1, r3
 800183c:	4816      	ldr	r0, [pc, #88]	; (8001898 <RTC_GetTime+0x6c>)
 800183e:	f007 ff19 	bl	8009674 <HAL_RTC_GetTime>
  /* Get the RTC current Date */
  HAL_RTC_GetDate(&hrtc, &sdatestructureget, RTC_FORMAT_BIN);
 8001842:	f107 031c 	add.w	r3, r7, #28
 8001846:	2200      	movs	r2, #0
 8001848:	4619      	mov	r1, r3
 800184a:	4813      	ldr	r0, [pc, #76]	; (8001898 <RTC_GetTime+0x6c>)
 800184c:	f007 fff4 	bl	8009838 <HAL_RTC_GetDate>

  dt.Year = 2000 + sdatestructureget.Year;
 8001850:	7ffb      	ldrb	r3, [r7, #31]
 8001852:	b29b      	uxth	r3, r3
 8001854:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8001858:	b29b      	uxth	r3, r3
 800185a:	84fb      	strh	r3, [r7, #38]	; 0x26
  dt.Month = sdatestructureget.Month;
 800185c:	7f7b      	ldrb	r3, [r7, #29]
 800185e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dt.Day = sdatestructureget.Date;
 8001862:	7fbb      	ldrb	r3, [r7, #30]
 8001864:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  dt.Hour = stimestructureget.Hours;
 8001868:	7a3b      	ldrb	r3, [r7, #8]
 800186a:	f887 3020 	strb.w	r3, [r7, #32]
  dt.Minute = stimestructureget.Minutes;
 800186e:	7a7b      	ldrb	r3, [r7, #9]
 8001870:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  dt.Second = stimestructureget.Seconds;
 8001874:	7abb      	ldrb	r3, [r7, #10]
 8001876:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  dt.WeekDay = sdatestructureget.WeekDay;
 800187a:	7f3b      	ldrb	r3, [r7, #28]
 800187c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  return dt;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	461a      	mov	r2, r3
 8001884:	f107 0320 	add.w	r3, r7, #32
 8001888:	cb03      	ldmia	r3!, {r0, r1}
 800188a:	6010      	str	r0, [r2, #0]
 800188c:	6051      	str	r1, [r2, #4]
}
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	3728      	adds	r7, #40	; 0x28
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	20001148 	.word	0x20001148

0800189c <RTC_SetTime>:

void RTC_SetTime(sDateTime dt)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b088      	sub	sp, #32
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	463b      	mov	r3, r7
 80018a4:	e883 0003 	stmia.w	r3, {r0, r1}
  /* Configure RTC Calendar */
   RTC_DateTypeDef sdatestructure;
   RTC_TimeTypeDef stimestructure;

   /*##-1- Configure the Date #################################################*/
   sdatestructure.Year = dt.Year - 2000;
 80018a8:	88fb      	ldrh	r3, [r7, #6]
 80018aa:	b2db      	uxtb	r3, r3
 80018ac:	3330      	adds	r3, #48	; 0x30
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	77fb      	strb	r3, [r7, #31]
   sdatestructure.Month = dt.Month;
 80018b2:	793b      	ldrb	r3, [r7, #4]
 80018b4:	777b      	strb	r3, [r7, #29]
   sdatestructure.Date = dt.Day;
 80018b6:	78fb      	ldrb	r3, [r7, #3]
 80018b8:	77bb      	strb	r3, [r7, #30]
   sdatestructure.WeekDay = dt.WeekDay;
 80018ba:	797b      	ldrb	r3, [r7, #5]
 80018bc:	773b      	strb	r3, [r7, #28]

   if(HAL_RTC_SetDate(&hrtc,&sdatestructure,RTC_FORMAT_BIN) != HAL_OK)
 80018be:	f107 031c 	add.w	r3, r7, #28
 80018c2:	2200      	movs	r2, #0
 80018c4:	4619      	mov	r1, r3
 80018c6:	4810      	ldr	r0, [pc, #64]	; (8001908 <RTC_SetTime+0x6c>)
 80018c8:	f007 ff32 	bl	8009730 <HAL_RTC_SetDate>
     /* Initialization Error */
   //  Error_Handler();
   }

   /*##-2- Configure the Time #################################################*/
   stimestructure.Hours = dt.Hour;
 80018cc:	783b      	ldrb	r3, [r7, #0]
 80018ce:	723b      	strb	r3, [r7, #8]
   stimestructure.Minutes = dt.Minute;
 80018d0:	787b      	ldrb	r3, [r7, #1]
 80018d2:	727b      	strb	r3, [r7, #9]
   stimestructure.Seconds = dt.Second;
 80018d4:	78bb      	ldrb	r3, [r7, #2]
 80018d6:	72bb      	strb	r3, [r7, #10]
   stimestructure.TimeFormat = RTC_HOURFORMAT12_AM;
 80018d8:	2300      	movs	r3, #0
 80018da:	72fb      	strb	r3, [r7, #11]
   stimestructure.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80018dc:	2300      	movs	r3, #0
 80018de:	617b      	str	r3, [r7, #20]
   stimestructure.StoreOperation = RTC_STOREOPERATION_RESET;
 80018e0:	2300      	movs	r3, #0
 80018e2:	61bb      	str	r3, [r7, #24]

   if(HAL_RTC_SetTime(&hrtc,&stimestructure,RTC_FORMAT_BIN) != HAL_OK)
 80018e4:	f107 0308 	add.w	r3, r7, #8
 80018e8:	2200      	movs	r2, #0
 80018ea:	4619      	mov	r1, r3
 80018ec:	4806      	ldr	r0, [pc, #24]	; (8001908 <RTC_SetTime+0x6c>)
 80018ee:	f007 fe27 	bl	8009540 <HAL_RTC_SetTime>
     /* Initialization Error */
   //  Error_Handler();
   }

   /*##-3- Writes a data in a RTC Backup data Register1 #######################*/
   HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);
 80018f2:	f243 22f2 	movw	r2, #13042	; 0x32f2
 80018f6:	2101      	movs	r1, #1
 80018f8:	4803      	ldr	r0, [pc, #12]	; (8001908 <RTC_SetTime+0x6c>)
 80018fa:	f008 f8a9 	bl	8009a50 <HAL_RTCEx_BKUPWrite>
	
	// LOG_InsertGeneralMessage("Real Time Clock changed !");


 }
 80018fe:	bf00      	nop
 8001900:	3720      	adds	r7, #32
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	20001148 	.word	0x20001148

0800190c <RTC_SetUnixTime>:

 
 void RTC_SetUnixTime(uint32_t unixtime)
 {
 800190c:	b580      	push	{r7, lr}
 800190e:	b088      	sub	sp, #32
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
	 struct tm * tm_now;
	 time_t unixnow = unixtime;
 8001914:	6879      	ldr	r1, [r7, #4]
 8001916:	2000      	movs	r0, #0
 8001918:	460a      	mov	r2, r1
 800191a:	4603      	mov	r3, r0
 800191c:	e9c7 2304 	strd	r2, r3, [r7, #16]
	 tm_now = localtime(&unixnow);
 8001920:	f107 0310 	add.w	r3, r7, #16
 8001924:	4618      	mov	r0, r3
 8001926:	f009 fc47 	bl	800b1b8 <localtime>
 800192a:	61f8      	str	r0, [r7, #28]
	 sDateTime time;
	 time.Second = tm_now->tm_sec;
 800192c:	69fb      	ldr	r3, [r7, #28]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	b2db      	uxtb	r3, r3
 8001932:	72bb      	strb	r3, [r7, #10]
	 time.Minute = tm_now->tm_min;
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	b2db      	uxtb	r3, r3
 800193a:	727b      	strb	r3, [r7, #9]
	 time.Hour = tm_now->tm_hour;    
 800193c:	69fb      	ldr	r3, [r7, #28]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	b2db      	uxtb	r3, r3
 8001942:	723b      	strb	r3, [r7, #8]
	 time.Day = tm_now->tm_mday;
 8001944:	69fb      	ldr	r3, [r7, #28]
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	b2db      	uxtb	r3, r3
 800194a:	72fb      	strb	r3, [r7, #11]
	 time.Month = tm_now->tm_mon +1;
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	691b      	ldr	r3, [r3, #16]
 8001950:	b2db      	uxtb	r3, r3
 8001952:	3301      	adds	r3, #1
 8001954:	b2db      	uxtb	r3, r3
 8001956:	733b      	strb	r3, [r7, #12]
	 time.Year = tm_now->tm_year + 1900;
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	695b      	ldr	r3, [r3, #20]
 800195c:	b29b      	uxth	r3, r3
 800195e:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 8001962:	b29b      	uxth	r3, r3
 8001964:	81fb      	strh	r3, [r7, #14]
	 RTC_SetTime(time);
 8001966:	f107 0308 	add.w	r3, r7, #8
 800196a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800196e:	f7ff ff95 	bl	800189c <RTC_SetTime>
 }
 8001972:	bf00      	nop
 8001974:	3720      	adds	r7, #32
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
	...

0800197c <SENS_Init>:


uint16_t scd_timer;

void SENS_Init(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  scd_timer = 0;
 8001980:	4b05      	ldr	r3, [pc, #20]	; (8001998 <SENS_Init+0x1c>)
 8001982:	2200      	movs	r2, #0
 8001984:	801a      	strh	r2, [r3, #0]
  mNumOfSensors = 0;
 8001986:	4b05      	ldr	r3, [pc, #20]	; (800199c <SENS_Init+0x20>)
 8001988:	2200      	movs	r2, #0
 800198a:	701a      	strb	r2, [r3, #0]
}
 800198c:	bf00      	nop
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	20000868 	.word	0x20000868
 800199c:	20000864 	.word	0x20000864

080019a0 <SENS_AddSensor>:

void SENS_AddSensor(sI2cSensor sensor)
{
 80019a0:	b590      	push	{r4, r7, lr}
 80019a2:	b087      	sub	sp, #28
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	1d3b      	adds	r3, r7, #4
 80019a8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 // assert(sensor.Id >= SENS_MAX_SENSORS);
  uint8_t i = sensor.Id;
 80019ac:	793b      	ldrb	r3, [r7, #4]
 80019ae:	75fb      	strb	r3, [r7, #23]

  mSensors[mNumOfSensors] = sensor;
 80019b0:	4b1b      	ldr	r3, [pc, #108]	; (8001a20 <SENS_AddSensor+0x80>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	4619      	mov	r1, r3
 80019b6:	4a1b      	ldr	r2, [pc, #108]	; (8001a24 <SENS_AddSensor+0x84>)
 80019b8:	460b      	mov	r3, r1
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	440b      	add	r3, r1
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	4413      	add	r3, r2
 80019c2:	461c      	mov	r4, r3
 80019c4:	1d3b      	adds	r3, r7, #4
 80019c6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80019ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}

  // for some types of sensors it is necessary to start the measurements
  if(sensor.Type == st_SDP810_125)
 80019ce:	797b      	ldrb	r3, [r7, #5]
 80019d0:	2b03      	cmp	r3, #3
 80019d2:	d107      	bne.n	80019e4 <SENS_AddSensor+0x44>
  {
    HAL_Delay(5);
 80019d4:	2005      	movs	r0, #5
 80019d6:	f002 fee1 	bl	800479c <HAL_Delay>
    SDPx_StartMeasurement(&sensor);
 80019da:	1d3b      	adds	r3, r7, #4
 80019dc:	4618      	mov	r0, r3
 80019de:	f000 faad 	bl	8001f3c <SDPx_StartMeasurement>
 80019e2:	e012      	b.n	8001a0a <SENS_AddSensor+0x6a>
  }

  else if(sensor.Type == st_SCD4x)
 80019e4:	797b      	ldrb	r3, [r7, #5]
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d10f      	bne.n	8001a0a <SENS_AddSensor+0x6a>
  {
    HAL_Delay(5);
 80019ea:	2005      	movs	r0, #5
 80019ec:	f002 fed6 	bl	800479c <HAL_Delay>
    SCD4x_SetAltitude(&sensor, 411);
 80019f0:	1d3b      	adds	r3, r7, #4
 80019f2:	f240 119b 	movw	r1, #411	; 0x19b
 80019f6:	4618      	mov	r0, r3
 80019f8:	f000 f9e6 	bl	8001dc8 <SCD4x_SetAltitude>
    HAL_Delay(5);
 80019fc:	2005      	movs	r0, #5
 80019fe:	f002 fecd 	bl	800479c <HAL_Delay>
    SCD4x_StartMeasurement(&sensor);
 8001a02:	1d3b      	adds	r3, r7, #4
 8001a04:	4618      	mov	r0, r3
 8001a06:	f000 f9bf 	bl	8001d88 <SCD4x_StartMeasurement>
  }

  mNumOfSensors++;
 8001a0a:	4b05      	ldr	r3, [pc, #20]	; (8001a20 <SENS_AddSensor+0x80>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	b2da      	uxtb	r2, r3
 8001a12:	4b03      	ldr	r3, [pc, #12]	; (8001a20 <SENS_AddSensor+0x80>)
 8001a14:	701a      	strb	r2, [r3, #0]

}
 8001a16:	bf00      	nop
 8001a18:	371c      	adds	r7, #28
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd90      	pop	{r4, r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	20000864 	.word	0x20000864
 8001a24:	200007ec 	.word	0x200007ec

08001a28 <SENS_Update_1s>:
}



void SENS_Update_1s(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0

  uint8_t i, valid;



  for(i = 0; i < mNumOfSensors; i++)
 8001a2e:	2300      	movs	r3, #0
 8001a30:	73fb      	strb	r3, [r7, #15]
 8001a32:	e116      	b.n	8001c62 <SENS_Update_1s+0x23a>
  {
    hum = -1;
 8001a34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a38:	813b      	strh	r3, [r7, #8]
    temp = -1;
 8001a3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a3e:	817b      	strh	r3, [r7, #10]
    co2 = -1;
 8001a40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a44:	81bb      	strh	r3, [r7, #12]
    dp = -1;
 8001a46:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a4a:	80fb      	strh	r3, [r7, #6]

    switch (mSensors[i].Type)
 8001a4c:	7bfa      	ldrb	r2, [r7, #15]
 8001a4e:	4990      	ldr	r1, [pc, #576]	; (8001c90 <SENS_Update_1s+0x268>)
 8001a50:	4613      	mov	r3, r2
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	4413      	add	r3, r2
 8001a56:	009b      	lsls	r3, r3, #2
 8001a58:	440b      	add	r3, r1
 8001a5a:	3301      	adds	r3, #1
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	2b03      	cmp	r3, #3
 8001a60:	f200 80fc 	bhi.w	8001c5c <SENS_Update_1s+0x234>
 8001a64:	a201      	add	r2, pc, #4	; (adr r2, 8001a6c <SENS_Update_1s+0x44>)
 8001a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a6a:	bf00      	nop
 8001a6c:	08001a7d 	.word	0x08001a7d
 8001a70:	08001b53 	.word	0x08001b53
 8001a74:	08001c5d 	.word	0x08001c5d
 8001a78:	08001be5 	.word	0x08001be5
    {
      case  st_SHT4x:
       if(0 == Read_SHT4x(&(mSensors[i]),&temp, &hum)) valid = 1;
 8001a7c:	7bfa      	ldrb	r2, [r7, #15]
 8001a7e:	4613      	mov	r3, r2
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	4413      	add	r3, r2
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	4a82      	ldr	r2, [pc, #520]	; (8001c90 <SENS_Update_1s+0x268>)
 8001a88:	4413      	add	r3, r2
 8001a8a:	f107 0208 	add.w	r2, r7, #8
 8001a8e:	f107 010a 	add.w	r1, r7, #10
 8001a92:	4618      	mov	r0, r3
 8001a94:	f000 f902 	bl	8001c9c <Read_SHT4x>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d102      	bne.n	8001aa4 <SENS_Update_1s+0x7c>
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	73bb      	strb	r3, [r7, #14]
 8001aa2:	e001      	b.n	8001aa8 <SENS_Update_1s+0x80>
       else valid = 0;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	73bb      	strb	r3, [r7, #14]
       if (temp == -1 && hum == -1)  valid = 0;
 8001aa8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ab0:	d106      	bne.n	8001ac0 <SENS_Update_1s+0x98>
 8001ab2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aba:	d101      	bne.n	8001ac0 <SENS_Update_1s+0x98>
 8001abc:	2300      	movs	r3, #0
 8001abe:	73bb      	strb	r3, [r7, #14]
       if(valid)
 8001ac0:	7bbb      	ldrb	r3, [r7, #14]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d022      	beq.n	8001b0c <SENS_Update_1s+0xe4>
       {
         VAR_SetVariable(mSensors[i].VarId_1, temp, 1);
 8001ac6:	7bfa      	ldrb	r2, [r7, #15]
 8001ac8:	4971      	ldr	r1, [pc, #452]	; (8001c90 <SENS_Update_1s+0x268>)
 8001aca:	4613      	mov	r3, r2
 8001acc:	005b      	lsls	r3, r3, #1
 8001ace:	4413      	add	r3, r2
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	440b      	add	r3, r1
 8001ad4:	3308      	adds	r3, #8
 8001ad6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ada:	b29b      	uxth	r3, r3
 8001adc:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f001 f808 	bl	8002af8 <VAR_SetVariable>
         VAR_SetVariable(mSensors[i].VarId_2, hum, 1);
 8001ae8:	7bfa      	ldrb	r2, [r7, #15]
 8001aea:	4969      	ldr	r1, [pc, #420]	; (8001c90 <SENS_Update_1s+0x268>)
 8001aec:	4613      	mov	r3, r2
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	4413      	add	r3, r2
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	440b      	add	r3, r1
 8001af6:	330a      	adds	r3, #10
 8001af8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001b02:	2201      	movs	r2, #1
 8001b04:	4618      	mov	r0, r3
 8001b06:	f000 fff7 	bl	8002af8 <VAR_SetVariable>
       else
       {
         VAR_SetVariable(mSensors[i].VarId_1, temp, 0);
         VAR_SetVariable(mSensors[i].VarId_2, hum, 0);
       }
       break;
 8001b0a:	e0a7      	b.n	8001c5c <SENS_Update_1s+0x234>
         VAR_SetVariable(mSensors[i].VarId_1, temp, 0);
 8001b0c:	7bfa      	ldrb	r2, [r7, #15]
 8001b0e:	4960      	ldr	r1, [pc, #384]	; (8001c90 <SENS_Update_1s+0x268>)
 8001b10:	4613      	mov	r3, r2
 8001b12:	005b      	lsls	r3, r3, #1
 8001b14:	4413      	add	r3, r2
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	440b      	add	r3, r1
 8001b1a:	3308      	adds	r3, #8
 8001b1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b20:	b29b      	uxth	r3, r3
 8001b22:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8001b26:	2200      	movs	r2, #0
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f000 ffe5 	bl	8002af8 <VAR_SetVariable>
         VAR_SetVariable(mSensors[i].VarId_2, hum, 0);
 8001b2e:	7bfa      	ldrb	r2, [r7, #15]
 8001b30:	4957      	ldr	r1, [pc, #348]	; (8001c90 <SENS_Update_1s+0x268>)
 8001b32:	4613      	mov	r3, r2
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	4413      	add	r3, r2
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	440b      	add	r3, r1
 8001b3c:	330a      	adds	r3, #10
 8001b3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b42:	b29b      	uxth	r3, r3
 8001b44:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f000 ffd4 	bl	8002af8 <VAR_SetVariable>
       break;
 8001b50:	e084      	b.n	8001c5c <SENS_Update_1s+0x234>

     case st_SCD4x:
       if (scd_timer >= 6)
 8001b52:	4b50      	ldr	r3, [pc, #320]	; (8001c94 <SENS_Update_1s+0x26c>)
 8001b54:	881b      	ldrh	r3, [r3, #0]
 8001b56:	2b05      	cmp	r3, #5
 8001b58:	d97f      	bls.n	8001c5a <SENS_Update_1s+0x232>
       {
         if(0 == SCD4x_Read(&(mSensors[i]),&co2, &temp, &hum)) valid = 1;
 8001b5a:	7bfa      	ldrb	r2, [r7, #15]
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	4413      	add	r3, r2
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	4a4a      	ldr	r2, [pc, #296]	; (8001c90 <SENS_Update_1s+0x268>)
 8001b66:	1898      	adds	r0, r3, r2
 8001b68:	f107 0308 	add.w	r3, r7, #8
 8001b6c:	f107 020a 	add.w	r2, r7, #10
 8001b70:	f107 010c 	add.w	r1, r7, #12
 8001b74:	f000 f960 	bl	8001e38 <SCD4x_Read>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d102      	bne.n	8001b84 <SENS_Update_1s+0x15c>
 8001b7e:	2301      	movs	r3, #1
 8001b80:	73bb      	strb	r3, [r7, #14]
 8001b82:	e001      	b.n	8001b88 <SENS_Update_1s+0x160>
         else valid = 0;
 8001b84:	2300      	movs	r3, #0
 8001b86:	73bb      	strb	r3, [r7, #14]
         if (co2 == -1)  valid = 0;
 8001b88:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b90:	d101      	bne.n	8001b96 <SENS_Update_1s+0x16e>
 8001b92:	2300      	movs	r3, #0
 8001b94:	73bb      	strb	r3, [r7, #14]
         if(valid)
 8001b96:	7bbb      	ldrb	r3, [r7, #14]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d011      	beq.n	8001bc0 <SENS_Update_1s+0x198>
         {
           VAR_SetVariable(mSensors[i].VarId_1, co2, 1);
 8001b9c:	7bfa      	ldrb	r2, [r7, #15]
 8001b9e:	493c      	ldr	r1, [pc, #240]	; (8001c90 <SENS_Update_1s+0x268>)
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	4413      	add	r3, r2
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	440b      	add	r3, r1
 8001baa:	3308      	adds	r3, #8
 8001bac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bb0:	b29b      	uxth	r3, r3
 8001bb2:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f000 ff9d 	bl	8002af8 <VAR_SetVariable>
         else
         {
           VAR_SetVariable(mSensors[i].VarId_1, co2, 0);
         }
       }
       break;
 8001bbe:	e04c      	b.n	8001c5a <SENS_Update_1s+0x232>
           VAR_SetVariable(mSensors[i].VarId_1, co2, 0);
 8001bc0:	7bfa      	ldrb	r2, [r7, #15]
 8001bc2:	4933      	ldr	r1, [pc, #204]	; (8001c90 <SENS_Update_1s+0x268>)
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	005b      	lsls	r3, r3, #1
 8001bc8:	4413      	add	r3, r2
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	440b      	add	r3, r1
 8001bce:	3308      	adds	r3, #8
 8001bd0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bd4:	b29b      	uxth	r3, r3
 8001bd6:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f000 ff8b 	bl	8002af8 <VAR_SetVariable>
       break;
 8001be2:	e03a      	b.n	8001c5a <SENS_Update_1s+0x232>
     case st_SPS30:
       // not supported
       break;

     case st_SDP810_125:
       if(0 == SDPx_Read(&(mSensors[i]), &dp)) valid = 1;
 8001be4:	7bfa      	ldrb	r2, [r7, #15]
 8001be6:	4613      	mov	r3, r2
 8001be8:	005b      	lsls	r3, r3, #1
 8001bea:	4413      	add	r3, r2
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	4a28      	ldr	r2, [pc, #160]	; (8001c90 <SENS_Update_1s+0x268>)
 8001bf0:	4413      	add	r3, r2
 8001bf2:	1dba      	adds	r2, r7, #6
 8001bf4:	4611      	mov	r1, r2
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f000 f9c0 	bl	8001f7c <SDPx_Read>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d102      	bne.n	8001c08 <SENS_Update_1s+0x1e0>
 8001c02:	2301      	movs	r3, #1
 8001c04:	73bb      	strb	r3, [r7, #14]
 8001c06:	e001      	b.n	8001c0c <SENS_Update_1s+0x1e4>
       else valid = 0;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	73bb      	strb	r3, [r7, #14]
      // if (dp == -1)  valid = 0;
       if(valid)
 8001c0c:	7bbb      	ldrb	r3, [r7, #14]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d011      	beq.n	8001c36 <SENS_Update_1s+0x20e>
       {
         VAR_SetVariable(mSensors[i].VarId_1, dp, 1);
 8001c12:	7bfa      	ldrb	r2, [r7, #15]
 8001c14:	491e      	ldr	r1, [pc, #120]	; (8001c90 <SENS_Update_1s+0x268>)
 8001c16:	4613      	mov	r3, r2
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	4413      	add	r3, r2
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	440b      	add	r3, r1
 8001c20:	3308      	adds	r3, #8
 8001c22:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c26:	b29b      	uxth	r3, r3
 8001c28:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f000 ff62 	bl	8002af8 <VAR_SetVariable>
       }
       else
       {
         VAR_SetVariable(mSensors[i].VarId_1, dp, 0);
       }
       break;
 8001c34:	e012      	b.n	8001c5c <SENS_Update_1s+0x234>
         VAR_SetVariable(mSensors[i].VarId_1, dp, 0);
 8001c36:	7bfa      	ldrb	r2, [r7, #15]
 8001c38:	4915      	ldr	r1, [pc, #84]	; (8001c90 <SENS_Update_1s+0x268>)
 8001c3a:	4613      	mov	r3, r2
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	4413      	add	r3, r2
 8001c40:	009b      	lsls	r3, r3, #2
 8001c42:	440b      	add	r3, r1
 8001c44:	3308      	adds	r3, #8
 8001c46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c4a:	b29b      	uxth	r3, r3
 8001c4c:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001c50:	2200      	movs	r2, #0
 8001c52:	4618      	mov	r0, r3
 8001c54:	f000 ff50 	bl	8002af8 <VAR_SetVariable>
       break;
 8001c58:	e000      	b.n	8001c5c <SENS_Update_1s+0x234>
       break;
 8001c5a:	bf00      	nop
  for(i = 0; i < mNumOfSensors; i++)
 8001c5c:	7bfb      	ldrb	r3, [r7, #15]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	73fb      	strb	r3, [r7, #15]
 8001c62:	4b0d      	ldr	r3, [pc, #52]	; (8001c98 <SENS_Update_1s+0x270>)
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	7bfa      	ldrb	r2, [r7, #15]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	f4ff aee3 	bcc.w	8001a34 <SENS_Update_1s+0xc>
    }
  }

  scd_timer++;
 8001c6e:	4b09      	ldr	r3, [pc, #36]	; (8001c94 <SENS_Update_1s+0x26c>)
 8001c70:	881b      	ldrh	r3, [r3, #0]
 8001c72:	3301      	adds	r3, #1
 8001c74:	b29a      	uxth	r2, r3
 8001c76:	4b07      	ldr	r3, [pc, #28]	; (8001c94 <SENS_Update_1s+0x26c>)
 8001c78:	801a      	strh	r2, [r3, #0]
  if (scd_timer > 6) scd_timer = 0;
 8001c7a:	4b06      	ldr	r3, [pc, #24]	; (8001c94 <SENS_Update_1s+0x26c>)
 8001c7c:	881b      	ldrh	r3, [r3, #0]
 8001c7e:	2b06      	cmp	r3, #6
 8001c80:	d902      	bls.n	8001c88 <SENS_Update_1s+0x260>
 8001c82:	4b04      	ldr	r3, [pc, #16]	; (8001c94 <SENS_Update_1s+0x26c>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	801a      	strh	r2, [r3, #0]
}
 8001c88:	bf00      	nop
 8001c8a:	3710      	adds	r7, #16
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	200007ec 	.word	0x200007ec
 8001c94:	20000868 	.word	0x20000868
 8001c98:	20000864 	.word	0x20000864

08001c9c <Read_SHT4x>:



int16_t Read_SHT4x(sI2cSensor* sens, int16_t* temperature, int16_t* humidity)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b08e      	sub	sp, #56	; 0x38
 8001ca0:	af02      	add	r7, sp, #8
 8001ca2:	60f8      	str	r0, [r7, #12]
 8001ca4:	60b9      	str	r1, [r7, #8]
 8001ca6:	607a      	str	r2, [r7, #4]
  int16_t temp;
  int16_t rh;
  uint16_t temp_raw;
  uint16_t rh_raw;

  txData[0] = 0xFD;
 8001ca8:	23fd      	movs	r3, #253	; 0xfd
 8001caa:	743b      	strb	r3, [r7, #16]

  if(HAL_OK != HAL_I2C_Master_Transmit(sens->BusHandle, 0x88, txData, 1, 50))
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	6858      	ldr	r0, [r3, #4]
 8001cb0:	f107 0210 	add.w	r2, r7, #16
 8001cb4:	2332      	movs	r3, #50	; 0x32
 8001cb6:	9300      	str	r3, [sp, #0]
 8001cb8:	2301      	movs	r3, #1
 8001cba:	2188      	movs	r1, #136	; 0x88
 8001cbc:	f004 f850 	bl	8005d60 <HAL_I2C_Master_Transmit>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <Read_SHT4x+0x2e>
  {
    return 1;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e057      	b.n	8001d7a <Read_SHT4x+0xde>
  }
  HAL_Delay(20);
 8001cca:	2014      	movs	r0, #20
 8001ccc:	f002 fd66 	bl	800479c <HAL_Delay>
  if(HAL_OK != HAL_I2C_Master_Receive(sens->BusHandle, 0x89, rxData, 6, 50))
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	6858      	ldr	r0, [r3, #4]
 8001cd4:	f107 021c 	add.w	r2, r7, #28
 8001cd8:	2332      	movs	r3, #50	; 0x32
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	2306      	movs	r3, #6
 8001cde:	2189      	movs	r1, #137	; 0x89
 8001ce0:	f004 f93c 	bl	8005f5c <HAL_I2C_Master_Receive>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <Read_SHT4x+0x52>
  {
    return 1;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e045      	b.n	8001d7a <Read_SHT4x+0xde>
  }
  temp_raw = (uint16_t)rxData[0] * 256 + rxData[1];
 8001cee:	7f3b      	ldrb	r3, [r7, #28]
 8001cf0:	b29b      	uxth	r3, r3
 8001cf2:	021b      	lsls	r3, r3, #8
 8001cf4:	b29a      	uxth	r2, r3
 8001cf6:	7f7b      	ldrb	r3, [r7, #29]
 8001cf8:	b29b      	uxth	r3, r3
 8001cfa:	4413      	add	r3, r2
 8001cfc:	85bb      	strh	r3, [r7, #44]	; 0x2c
  rh_raw = (uint16_t)rxData[3] * 256 + rxData[4];
 8001cfe:	7ffb      	ldrb	r3, [r7, #31]
 8001d00:	b29b      	uxth	r3, r3
 8001d02:	021b      	lsls	r3, r3, #8
 8001d04:	b29a      	uxth	r2, r3
 8001d06:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d0a:	b29b      	uxth	r3, r3
 8001d0c:	4413      	add	r3, r2
 8001d0e:	857b      	strh	r3, [r7, #42]	; 0x2a
  temp = -450 + (1750 * temp_raw)/0xFFFF;
 8001d10:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001d12:	f240 62d6 	movw	r2, #1750	; 0x6d6
 8001d16:	fb02 f303 	mul.w	r3, r2, r3
 8001d1a:	4a1a      	ldr	r2, [pc, #104]	; (8001d84 <Read_SHT4x+0xe8>)
 8001d1c:	fb82 1203 	smull	r1, r2, r2, r3
 8001d20:	441a      	add	r2, r3
 8001d22:	13d2      	asrs	r2, r2, #15
 8001d24:	17db      	asrs	r3, r3, #31
 8001d26:	1ad3      	subs	r3, r2, r3
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	f5a3 73e1 	sub.w	r3, r3, #450	; 0x1c2
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	853b      	strh	r3, [r7, #40]	; 0x28
  rh = -6 + (125 * rh_raw)/0xFFFF;
 8001d32:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8001d34:	4613      	mov	r3, r2
 8001d36:	015b      	lsls	r3, r3, #5
 8001d38:	1a9b      	subs	r3, r3, r2
 8001d3a:	009b      	lsls	r3, r3, #2
 8001d3c:	4413      	add	r3, r2
 8001d3e:	4a11      	ldr	r2, [pc, #68]	; (8001d84 <Read_SHT4x+0xe8>)
 8001d40:	fb82 1203 	smull	r1, r2, r2, r3
 8001d44:	441a      	add	r2, r3
 8001d46:	13d2      	asrs	r2, r2, #15
 8001d48:	17db      	asrs	r3, r3, #31
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	b29b      	uxth	r3, r3
 8001d4e:	3b06      	subs	r3, #6
 8001d50:	b29b      	uxth	r3, r3
 8001d52:	85fb      	strh	r3, [r7, #46]	; 0x2e
  if (rh > 100) rh = 100;
 8001d54:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001d58:	2b64      	cmp	r3, #100	; 0x64
 8001d5a:	dd01      	ble.n	8001d60 <Read_SHT4x+0xc4>
 8001d5c:	2364      	movs	r3, #100	; 0x64
 8001d5e:	85fb      	strh	r3, [r7, #46]	; 0x2e
  if (rh < 0) rh = 0;
 8001d60:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	da01      	bge.n	8001d6c <Read_SHT4x+0xd0>
 8001d68:	2300      	movs	r3, #0
 8001d6a:	85fb      	strh	r3, [r7, #46]	; 0x2e
  *temperature = temp;
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001d70:	801a      	strh	r2, [r3, #0]
  *humidity = rh;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001d76:	801a      	strh	r2, [r3, #0]
  return 0;
 8001d78:	2300      	movs	r3, #0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3730      	adds	r7, #48	; 0x30
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	80008001 	.word	0x80008001

08001d88 <SCD4x_StartMeasurement>:


int16_t SCD4x_StartMeasurement(sI2cSensor* sens)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b08a      	sub	sp, #40	; 0x28
 8001d8c:	af02      	add	r7, sp, #8
 8001d8e:	6078      	str	r0, [r7, #4]
  uint8_t rxData[10];
  uint8_t txData[10];

  txData[0] = 0x21;
 8001d90:	2321      	movs	r3, #33	; 0x21
 8001d92:	723b      	strb	r3, [r7, #8]
  txData[1] = 0xB1;
 8001d94:	23b1      	movs	r3, #177	; 0xb1
 8001d96:	727b      	strb	r3, [r7, #9]
  uint8_t wradd = (SENS_I2C_ADR_SCD41 << 1);
 8001d98:	23c4      	movs	r3, #196	; 0xc4
 8001d9a:	77fb      	strb	r3, [r7, #31]
  uint8_t readd = (SENS_I2C_ADR_SCD41 << 1) | 0x01;
 8001d9c:	23c5      	movs	r3, #197	; 0xc5
 8001d9e:	77bb      	strb	r3, [r7, #30]

  if(HAL_OK != HAL_I2C_Master_Transmit(sens->BusHandle, wradd, txData, 2, 50))
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6858      	ldr	r0, [r3, #4]
 8001da4:	7ffb      	ldrb	r3, [r7, #31]
 8001da6:	b299      	uxth	r1, r3
 8001da8:	f107 0208 	add.w	r2, r7, #8
 8001dac:	2332      	movs	r3, #50	; 0x32
 8001dae:	9300      	str	r3, [sp, #0]
 8001db0:	2302      	movs	r3, #2
 8001db2:	f003 ffd5 	bl	8005d60 <HAL_I2C_Master_Transmit>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <SCD4x_StartMeasurement+0x38>
  {
    return 1;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e7ff      	b.n	8001dc0 <SCD4x_StartMeasurement+0x38>
  }
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3720      	adds	r7, #32
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <SCD4x_SetAltitude>:
  }
}


int16_t SCD4x_SetAltitude(sI2cSensor* sens, uint16_t alt)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b08a      	sub	sp, #40	; 0x28
 8001dcc:	af02      	add	r7, sp, #8
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	807b      	strh	r3, [r7, #2]
  uint8_t rxData[10];
  uint8_t txData[10];

  txData[0] = 0x24;
 8001dd4:	2324      	movs	r3, #36	; 0x24
 8001dd6:	723b      	strb	r3, [r7, #8]
  txData[1] = 0x27;
 8001dd8:	2327      	movs	r3, #39	; 0x27
 8001dda:	727b      	strb	r3, [r7, #9]
  txData[2] = alt / 0xff;
 8001ddc:	887b      	ldrh	r3, [r7, #2]
 8001dde:	4a15      	ldr	r2, [pc, #84]	; (8001e34 <SCD4x_SetAltitude+0x6c>)
 8001de0:	fba2 2303 	umull	r2, r3, r2, r3
 8001de4:	09db      	lsrs	r3, r3, #7
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	72bb      	strb	r3, [r7, #10]
  txData[3] = (alt & 0xFF);
 8001dec:	887b      	ldrh	r3, [r7, #2]
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	72fb      	strb	r3, [r7, #11]
  txData[4] = CalculateCRC(&(txData[2]),2);
 8001df2:	f107 0308 	add.w	r3, r7, #8
 8001df6:	3302      	adds	r3, #2
 8001df8:	2102      	movs	r1, #2
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f000 f908 	bl	8002010 <CalculateCRC>
 8001e00:	4603      	mov	r3, r0
 8001e02:	733b      	strb	r3, [r7, #12]

  uint8_t wradd = (SENS_I2C_ADR_SCD41 << 1);
 8001e04:	23c4      	movs	r3, #196	; 0xc4
 8001e06:	77fb      	strb	r3, [r7, #31]
  uint8_t readd = (SENS_I2C_ADR_SCD41 << 1) | 0x01;
 8001e08:	23c5      	movs	r3, #197	; 0xc5
 8001e0a:	77bb      	strb	r3, [r7, #30]

  if(HAL_OK != HAL_I2C_Master_Transmit(sens->BusHandle, wradd, txData, 5, 50))
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6858      	ldr	r0, [r3, #4]
 8001e10:	7ffb      	ldrb	r3, [r7, #31]
 8001e12:	b299      	uxth	r1, r3
 8001e14:	f107 0208 	add.w	r2, r7, #8
 8001e18:	2332      	movs	r3, #50	; 0x32
 8001e1a:	9300      	str	r3, [sp, #0]
 8001e1c:	2305      	movs	r3, #5
 8001e1e:	f003 ff9f 	bl	8005d60 <HAL_I2C_Master_Transmit>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <SCD4x_SetAltitude+0x64>
  {
    return 1;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e7ff      	b.n	8001e2c <SCD4x_SetAltitude+0x64>
  }
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3720      	adds	r7, #32
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	80808081 	.word	0x80808081

08001e38 <SCD4x_Read>:



int16_t SCD4x_Read(sI2cSensor* sens, int16_t* co2, int16_t* temperature, int16_t* humidity)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b090      	sub	sp, #64	; 0x40
 8001e3c:	af02      	add	r7, sp, #8
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	60b9      	str	r1, [r7, #8]
 8001e42:	607a      	str	r2, [r7, #4]
 8001e44:	603b      	str	r3, [r7, #0]

  uint16_t temp_raw;
  uint16_t rh_raw;
  uint16_t co2_raw;

  uint8_t wradd = (SENS_I2C_ADR_SCD41 << 1);
 8001e46:	23c4      	movs	r3, #196	; 0xc4
 8001e48:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint8_t readd = (SENS_I2C_ADR_SCD41 << 1) | 0x01;
 8001e4c:	23c5      	movs	r3, #197	; 0xc5
 8001e4e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

  txData[0] = 0xEC;
 8001e52:	23ec      	movs	r3, #236	; 0xec
 8001e54:	753b      	strb	r3, [r7, #20]
  txData[1] = 0x05;
 8001e56:	2305      	movs	r3, #5
 8001e58:	757b      	strb	r3, [r7, #21]

  if(HAL_OK != HAL_I2C_Master_Transmit(sens->BusHandle, wradd, txData, 2, 50))
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	6858      	ldr	r0, [r3, #4]
 8001e5e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001e62:	b299      	uxth	r1, r3
 8001e64:	f107 0214 	add.w	r2, r7, #20
 8001e68:	2332      	movs	r3, #50	; 0x32
 8001e6a:	9300      	str	r3, [sp, #0]
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	f003 ff77 	bl	8005d60 <HAL_I2C_Master_Transmit>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <SCD4x_Read+0x44>
  {
    return 1;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e058      	b.n	8001f2e <SCD4x_Read+0xf6>
  }
  HAL_Delay(5);
 8001e7c:	2005      	movs	r0, #5
 8001e7e:	f002 fc8d 	bl	800479c <HAL_Delay>
  if(HAL_OK != HAL_I2C_Master_Receive(sens->BusHandle, readd, rxData, 9, 100))
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	6858      	ldr	r0, [r3, #4]
 8001e86:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001e8a:	b299      	uxth	r1, r3
 8001e8c:	f107 0220 	add.w	r2, r7, #32
 8001e90:	2364      	movs	r3, #100	; 0x64
 8001e92:	9300      	str	r3, [sp, #0]
 8001e94:	2309      	movs	r3, #9
 8001e96:	f004 f861 	bl	8005f5c <HAL_I2C_Master_Receive>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <SCD4x_Read+0x6c>
  {
    return 1;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e044      	b.n	8001f2e <SCD4x_Read+0xf6>
  }
  co2_raw = (uint16_t)rxData[0] * 256 + rxData[1];
 8001ea4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001ea8:	b29b      	uxth	r3, r3
 8001eaa:	021b      	lsls	r3, r3, #8
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001eb2:	b29b      	uxth	r3, r3
 8001eb4:	4413      	add	r3, r2
 8001eb6:	86bb      	strh	r3, [r7, #52]	; 0x34
  temp_raw = (uint16_t)rxData[3] * 256 + rxData[4];
 8001eb8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	021b      	lsls	r3, r3, #8
 8001ec0:	b29a      	uxth	r2, r3
 8001ec2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001ec6:	b29b      	uxth	r3, r3
 8001ec8:	4413      	add	r3, r2
 8001eca:	867b      	strh	r3, [r7, #50]	; 0x32
  rh_raw = (uint16_t)rxData[6] * 256 + rxData[7];
 8001ecc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001ed0:	b29b      	uxth	r3, r3
 8001ed2:	021b      	lsls	r3, r3, #8
 8001ed4:	b29a      	uxth	r2, r3
 8001ed6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	4413      	add	r3, r2
 8001ede:	863b      	strh	r3, [r7, #48]	; 0x30
  co = co2_raw;
 8001ee0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001ee2:	85fb      	strh	r3, [r7, #46]	; 0x2e
  temp = -45 + (175 * temp_raw)/0xFFFF;
 8001ee4:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001ee6:	22af      	movs	r2, #175	; 0xaf
 8001ee8:	fb02 f303 	mul.w	r3, r2, r3
 8001eec:	4a12      	ldr	r2, [pc, #72]	; (8001f38 <SCD4x_Read+0x100>)
 8001eee:	fb82 1203 	smull	r1, r2, r2, r3
 8001ef2:	441a      	add	r2, r3
 8001ef4:	13d2      	asrs	r2, r2, #15
 8001ef6:	17db      	asrs	r3, r3, #31
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	3b2d      	subs	r3, #45	; 0x2d
 8001efe:	b29b      	uxth	r3, r3
 8001f00:	85bb      	strh	r3, [r7, #44]	; 0x2c
  rh = (100 * rh_raw)/0xFFFF;
 8001f02:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001f04:	2264      	movs	r2, #100	; 0x64
 8001f06:	fb02 f303 	mul.w	r3, r2, r3
 8001f0a:	4a0b      	ldr	r2, [pc, #44]	; (8001f38 <SCD4x_Read+0x100>)
 8001f0c:	fb82 1203 	smull	r1, r2, r2, r3
 8001f10:	441a      	add	r2, r3
 8001f12:	13d2      	asrs	r2, r2, #15
 8001f14:	17db      	asrs	r3, r3, #31
 8001f16:	1ad3      	subs	r3, r2, r3
 8001f18:	857b      	strh	r3, [r7, #42]	; 0x2a
  *co2 = co;
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001f1e:	801a      	strh	r2, [r3, #0]
  *temperature = temp;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001f24:	801a      	strh	r2, [r3, #0]
  *humidity = rh;
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8001f2a:	801a      	strh	r2, [r3, #0]
  return 0;
 8001f2c:	2300      	movs	r3, #0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3738      	adds	r7, #56	; 0x38
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	80008001 	.word	0x80008001

08001f3c <SDPx_StartMeasurement>:




int16_t SDPx_StartMeasurement(sI2cSensor* sens)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b08a      	sub	sp, #40	; 0x28
 8001f40:	af02      	add	r7, sp, #8
 8001f42:	6078      	str	r0, [r7, #4]
  uint8_t rxData[10];
  uint8_t txData[10];

  txData[0] = 0x36;
 8001f44:	2336      	movs	r3, #54	; 0x36
 8001f46:	723b      	strb	r3, [r7, #8]
  txData[1] = 0x15;
 8001f48:	2315      	movs	r3, #21
 8001f4a:	727b      	strb	r3, [r7, #9]
  uint8_t wradd = (SENS_I2C_ADR_SDP810 << 1);
 8001f4c:	234a      	movs	r3, #74	; 0x4a
 8001f4e:	77fb      	strb	r3, [r7, #31]
  uint8_t readd = (SENS_I2C_ADR_SDP810 << 1) | 0x01;
 8001f50:	234b      	movs	r3, #75	; 0x4b
 8001f52:	77bb      	strb	r3, [r7, #30]

  if(HAL_OK != HAL_I2C_Master_Transmit(sens->BusHandle, wradd, txData, 2, 50))
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6858      	ldr	r0, [r3, #4]
 8001f58:	7ffb      	ldrb	r3, [r7, #31]
 8001f5a:	b299      	uxth	r1, r3
 8001f5c:	f107 0208 	add.w	r2, r7, #8
 8001f60:	2332      	movs	r3, #50	; 0x32
 8001f62:	9300      	str	r3, [sp, #0]
 8001f64:	2302      	movs	r3, #2
 8001f66:	f003 fefb 	bl	8005d60 <HAL_I2C_Master_Transmit>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <SDPx_StartMeasurement+0x38>
  {
    return 1;
 8001f70:	2301      	movs	r3, #1
 8001f72:	e7ff      	b.n	8001f74 <SDPx_StartMeasurement+0x38>
  }
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3720      	adds	r7, #32
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}

08001f7c <SDPx_Read>:
    return 1;
  }
}

int16_t SDPx_Read(sI2cSensor* sens, int16_t* dp)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b08c      	sub	sp, #48	; 0x30
 8001f80:	af02      	add	r7, sp, #8
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]

  int16_t pressure_raw;
  int16_t pressure;
  int16_t temp;

  uint8_t wradd = (SENS_I2C_ADR_SDP810 << 1);
 8001f86:	234a      	movs	r3, #74	; 0x4a
 8001f88:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t readd = (SENS_I2C_ADR_SDP810 << 1) | 0x01;
 8001f8c:	234b      	movs	r3, #75	; 0x4b
 8001f8e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26


  if(HAL_OK != HAL_I2C_Master_Receive(sens->BusHandle, readd, rxData, 9, 100))
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6858      	ldr	r0, [r3, #4]
 8001f96:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001f9a:	b299      	uxth	r1, r3
 8001f9c:	f107 0214 	add.w	r2, r7, #20
 8001fa0:	2364      	movs	r3, #100	; 0x64
 8001fa2:	9300      	str	r3, [sp, #0]
 8001fa4:	2309      	movs	r3, #9
 8001fa6:	f003 ffd9 	bl	8005f5c <HAL_I2C_Master_Receive>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <SDPx_Read+0x38>
  {
    return 1;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e022      	b.n	8001ffa <SDPx_Read+0x7e>
  }
  pressure_raw = (((int16_t)rxData[0] << 8) | rxData[1]);
 8001fb4:	7d3b      	ldrb	r3, [r7, #20]
 8001fb6:	021b      	lsls	r3, r3, #8
 8001fb8:	b21a      	sxth	r2, r3
 8001fba:	7d7b      	ldrb	r3, [r7, #21]
 8001fbc:	b21b      	sxth	r3, r3
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	84bb      	strh	r3, [r7, #36]	; 0x24
  pressure = pressure_raw / 240;
 8001fc2:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001fc6:	4a0f      	ldr	r2, [pc, #60]	; (8002004 <SDPx_Read+0x88>)
 8001fc8:	fb82 1203 	smull	r1, r2, r2, r3
 8001fcc:	441a      	add	r2, r3
 8001fce:	11d2      	asrs	r2, r2, #7
 8001fd0:	17db      	asrs	r3, r3, #31
 8001fd2:	1ad3      	subs	r3, r2, r3
 8001fd4:	847b      	strh	r3, [r7, #34]	; 0x22
  temp =  ((uint16_t)rxData[3] * 256 + rxData[4])/200;
 8001fd6:	7dfb      	ldrb	r3, [r7, #23]
 8001fd8:	021b      	lsls	r3, r3, #8
 8001fda:	7e3a      	ldrb	r2, [r7, #24]
 8001fdc:	4413      	add	r3, r2
 8001fde:	4a0a      	ldr	r2, [pc, #40]	; (8002008 <SDPx_Read+0x8c>)
 8001fe0:	fb82 1203 	smull	r1, r2, r2, r3
 8001fe4:	1192      	asrs	r2, r2, #6
 8001fe6:	17db      	asrs	r3, r3, #31
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	843b      	strh	r3, [r7, #32]
  *dp = pressure;
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8001ff0:	801a      	strh	r2, [r3, #0]
  mDP = pressure;
 8001ff2:	4a06      	ldr	r2, [pc, #24]	; (800200c <SDPx_Read+0x90>)
 8001ff4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001ff6:	8013      	strh	r3, [r2, #0]
  return 0;
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3728      	adds	r7, #40	; 0x28
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	88888889 	.word	0x88888889
 8002008:	51eb851f 	.word	0x51eb851f
 800200c:	20000866 	.word	0x20000866

08002010 <CalculateCRC>:




static uint8_t CalculateCRC(uint8_t* data, uint8_t len)
{
 8002010:	b480      	push	{r7}
 8002012:	b085      	sub	sp, #20
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	460b      	mov	r3, r1
 800201a:	70fb      	strb	r3, [r7, #3]
  uint16_t current_byte;
  uint8_t crc = CRC8_INIT;
 800201c:	23ff      	movs	r3, #255	; 0xff
 800201e:	737b      	strb	r3, [r7, #13]
  uint8_t crc_bit;
  /* calculates 8-Bit checksum with given polynomial */
  for (current_byte = 0; current_byte < len; ++current_byte)
 8002020:	2300      	movs	r3, #0
 8002022:	81fb      	strh	r3, [r7, #14]
 8002024:	e021      	b.n	800206a <CalculateCRC+0x5a>
  {
    crc ^= (data[current_byte]);
 8002026:	89fb      	ldrh	r3, [r7, #14]
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	4413      	add	r3, r2
 800202c:	781a      	ldrb	r2, [r3, #0]
 800202e:	7b7b      	ldrb	r3, [r7, #13]
 8002030:	4053      	eors	r3, r2
 8002032:	737b      	strb	r3, [r7, #13]
    for (crc_bit = 8; crc_bit > 0; --crc_bit)
 8002034:	2308      	movs	r3, #8
 8002036:	733b      	strb	r3, [r7, #12]
 8002038:	e011      	b.n	800205e <CalculateCRC+0x4e>
    {
      if (crc & 0x80)
 800203a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800203e:	2b00      	cmp	r3, #0
 8002040:	da07      	bge.n	8002052 <CalculateCRC+0x42>
      {
        crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 8002042:	7b7b      	ldrb	r3, [r7, #13]
 8002044:	005b      	lsls	r3, r3, #1
 8002046:	b25b      	sxtb	r3, r3
 8002048:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 800204c:	b25b      	sxtb	r3, r3
 800204e:	737b      	strb	r3, [r7, #13]
 8002050:	e002      	b.n	8002058 <CalculateCRC+0x48>
      }
      else
      {
        crc = (crc << 1);
 8002052:	7b7b      	ldrb	r3, [r7, #13]
 8002054:	005b      	lsls	r3, r3, #1
 8002056:	737b      	strb	r3, [r7, #13]
    for (crc_bit = 8; crc_bit > 0; --crc_bit)
 8002058:	7b3b      	ldrb	r3, [r7, #12]
 800205a:	3b01      	subs	r3, #1
 800205c:	733b      	strb	r3, [r7, #12]
 800205e:	7b3b      	ldrb	r3, [r7, #12]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d1ea      	bne.n	800203a <CalculateCRC+0x2a>
  for (current_byte = 0; current_byte < len; ++current_byte)
 8002064:	89fb      	ldrh	r3, [r7, #14]
 8002066:	3301      	adds	r3, #1
 8002068:	81fb      	strh	r3, [r7, #14]
 800206a:	78fb      	ldrb	r3, [r7, #3]
 800206c:	b29b      	uxth	r3, r3
 800206e:	89fa      	ldrh	r2, [r7, #14]
 8002070:	429a      	cmp	r2, r3
 8002072:	d3d8      	bcc.n	8002026 <CalculateCRC+0x16>
      }
    }
  }
  return crc;
 8002074:	7b7b      	ldrb	r3, [r7, #13]
}
 8002076:	4618      	mov	r0, r3
 8002078:	3714      	adds	r7, #20
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
	...

08002084 <TEMP_Init>:
/* Private methods */

/* Public methods */

void TEMP_Init(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
	mTimer = 0;
 8002088:	4b09      	ldr	r3, [pc, #36]	; (80020b0 <TEMP_Init+0x2c>)
 800208a:	2200      	movs	r2, #0
 800208c:	801a      	strh	r2, [r3, #0]
	mReadId = 0;
 800208e:	4b09      	ldr	r3, [pc, #36]	; (80020b4 <TEMP_Init+0x30>)
 8002090:	2200      	movs	r2, #0
 8002092:	701a      	strb	r2, [r3, #0]
	mConvertId = 0;
 8002094:	4b08      	ldr	r3, [pc, #32]	; (80020b8 <TEMP_Init+0x34>)
 8002096:	2200      	movs	r2, #0
 8002098:	701a      	strb	r2, [r3, #0]
	mNumOfAssignedSensors = 0;
 800209a:	4b08      	ldr	r3, [pc, #32]	; (80020bc <TEMP_Init+0x38>)
 800209c:	2200      	movs	r2, #0
 800209e:	701a      	strb	r2, [r3, #0]
	mNumOfBuses = 0;
 80020a0:	4b07      	ldr	r3, [pc, #28]	; (80020c0 <TEMP_Init+0x3c>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	701a      	strb	r2, [r3, #0]
}
 80020a6:	bf00      	nop
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr
 80020b0:	20000a58 	.word	0x20000a58
 80020b4:	20000a5a 	.word	0x20000a5a
 80020b8:	20000a5b 	.word	0x20000a5b
 80020bc:	2000086a 	.word	0x2000086a
 80020c0:	20000a5c 	.word	0x20000a5c

080020c4 <TEMP_Update100ms>:

void TEMP_Update100ms(void)
{
 80020c4:	b590      	push	{r4, r7, lr}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
	// cyclically read all assigned sensors and trig the conversion

	if (mTimer == 0)
 80020ca:	4b84      	ldr	r3, [pc, #528]	; (80022dc <TEMP_Update100ms+0x218>)
 80020cc:	881b      	ldrh	r3, [r3, #0]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	f040 80a9 	bne.w	8002226 <TEMP_Update100ms+0x162>
	{
		// copy results to VARS
		int i;
		for(i = 0; i < mNumOfAssignedSensors; i++)
 80020d4:	2300      	movs	r3, #0
 80020d6:	607b      	str	r3, [r7, #4]
 80020d8:	e09e      	b.n	8002218 <TEMP_Update100ms+0x154>
		{
			mSensors[i].errorCnt++;  // just assume error to simplify the code :-)
 80020da:	4981      	ldr	r1, [pc, #516]	; (80022e0 <TEMP_Update100ms+0x21c>)
 80020dc:	687a      	ldr	r2, [r7, #4]
 80020de:	4613      	mov	r3, r2
 80020e0:	005b      	lsls	r3, r3, #1
 80020e2:	4413      	add	r3, r2
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	440b      	add	r3, r1
 80020e8:	330b      	adds	r3, #11
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	3301      	adds	r3, #1
 80020ee:	b2d8      	uxtb	r0, r3
 80020f0:	497b      	ldr	r1, [pc, #492]	; (80022e0 <TEMP_Update100ms+0x21c>)
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	4613      	mov	r3, r2
 80020f6:	005b      	lsls	r3, r3, #1
 80020f8:	4413      	add	r3, r2
 80020fa:	009b      	lsls	r3, r3, #2
 80020fc:	440b      	add	r3, r1
 80020fe:	330b      	adds	r3, #11
 8002100:	4602      	mov	r2, r0
 8002102:	701a      	strb	r2, [r3, #0]
			// check the validity of last readout
			if ((mSensors[i].rawTempC_10ths >= -300) && (mSensors[i].rawTempC_10ths <= 1250) && mSensors[i].status == ets_Valid)  // valid range from -30 to 125 deg C
 8002104:	4976      	ldr	r1, [pc, #472]	; (80022e0 <TEMP_Update100ms+0x21c>)
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	4613      	mov	r3, r2
 800210a:	005b      	lsls	r3, r3, #1
 800210c:	4413      	add	r3, r2
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	440b      	add	r3, r1
 8002112:	3304      	adds	r3, #4
 8002114:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002118:	f513 7f96 	cmn.w	r3, #300	; 0x12c
 800211c:	db4d      	blt.n	80021ba <TEMP_Update100ms+0xf6>
 800211e:	4970      	ldr	r1, [pc, #448]	; (80022e0 <TEMP_Update100ms+0x21c>)
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	4613      	mov	r3, r2
 8002124:	005b      	lsls	r3, r3, #1
 8002126:	4413      	add	r3, r2
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	440b      	add	r3, r1
 800212c:	3304      	adds	r3, #4
 800212e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002132:	f240 42e2 	movw	r2, #1250	; 0x4e2
 8002136:	4293      	cmp	r3, r2
 8002138:	dc3f      	bgt.n	80021ba <TEMP_Update100ms+0xf6>
 800213a:	4969      	ldr	r1, [pc, #420]	; (80022e0 <TEMP_Update100ms+0x21c>)
 800213c:	687a      	ldr	r2, [r7, #4]
 800213e:	4613      	mov	r3, r2
 8002140:	005b      	lsls	r3, r3, #1
 8002142:	4413      	add	r3, r2
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	440b      	add	r3, r1
 8002148:	3306      	adds	r3, #6
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	2b01      	cmp	r3, #1
 800214e:	d134      	bne.n	80021ba <TEMP_Update100ms+0xf6>
			{
				mSensors[i].errorCnt = 0;
 8002150:	4963      	ldr	r1, [pc, #396]	; (80022e0 <TEMP_Update100ms+0x21c>)
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	4613      	mov	r3, r2
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	4413      	add	r3, r2
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	440b      	add	r3, r1
 800215e:	330b      	adds	r3, #11
 8002160:	2200      	movs	r2, #0
 8002162:	701a      	strb	r2, [r3, #0]
				mSensors[i].tempC_10ths = mSensors[i].rawTempC_10ths;  // copy the raw value to valid value
 8002164:	495e      	ldr	r1, [pc, #376]	; (80022e0 <TEMP_Update100ms+0x21c>)
 8002166:	687a      	ldr	r2, [r7, #4]
 8002168:	4613      	mov	r3, r2
 800216a:	005b      	lsls	r3, r3, #1
 800216c:	4413      	add	r3, r2
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	440b      	add	r3, r1
 8002172:	3304      	adds	r3, #4
 8002174:	f9b3 0000 	ldrsh.w	r0, [r3]
 8002178:	4959      	ldr	r1, [pc, #356]	; (80022e0 <TEMP_Update100ms+0x21c>)
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	4613      	mov	r3, r2
 800217e:	005b      	lsls	r3, r3, #1
 8002180:	4413      	add	r3, r2
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	440b      	add	r3, r1
 8002186:	3302      	adds	r3, #2
 8002188:	4602      	mov	r2, r0
 800218a:	801a      	strh	r2, [r3, #0]
				VAR_SetVariable(mSensors[i].VarId, mSensors[i].tempC_10ths, 1);
 800218c:	4954      	ldr	r1, [pc, #336]	; (80022e0 <TEMP_Update100ms+0x21c>)
 800218e:	687a      	ldr	r2, [r7, #4]
 8002190:	4613      	mov	r3, r2
 8002192:	005b      	lsls	r3, r3, #1
 8002194:	4413      	add	r3, r2
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	440b      	add	r3, r1
 800219a:	3308      	adds	r3, #8
 800219c:	8818      	ldrh	r0, [r3, #0]
 800219e:	4950      	ldr	r1, [pc, #320]	; (80022e0 <TEMP_Update100ms+0x21c>)
 80021a0:	687a      	ldr	r2, [r7, #4]
 80021a2:	4613      	mov	r3, r2
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	4413      	add	r3, r2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	440b      	add	r3, r1
 80021ac:	3302      	adds	r3, #2
 80021ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021b2:	2201      	movs	r2, #1
 80021b4:	4619      	mov	r1, r3
 80021b6:	f000 fc9f 	bl	8002af8 <VAR_SetVariable>
			}

			if (mSensors[i].errorCnt > MAX_ERR_TO_INVALIDATE)
 80021ba:	4949      	ldr	r1, [pc, #292]	; (80022e0 <TEMP_Update100ms+0x21c>)
 80021bc:	687a      	ldr	r2, [r7, #4]
 80021be:	4613      	mov	r3, r2
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	4413      	add	r3, r2
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	440b      	add	r3, r1
 80021c8:	330b      	adds	r3, #11
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	2b05      	cmp	r3, #5
 80021ce:	d920      	bls.n	8002212 <TEMP_Update100ms+0x14e>
			{
				mSensors[i].errorCnt = 0;
 80021d0:	4943      	ldr	r1, [pc, #268]	; (80022e0 <TEMP_Update100ms+0x21c>)
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	4613      	mov	r3, r2
 80021d6:	005b      	lsls	r3, r3, #1
 80021d8:	4413      	add	r3, r2
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	440b      	add	r3, r1
 80021de:	330b      	adds	r3, #11
 80021e0:	2200      	movs	r2, #0
 80021e2:	701a      	strb	r2, [r3, #0]
				VAR_SetVariable(mSensors[i].VarId, mSensors[i].tempC_10ths, 0);  // set invalid flag also to variables..
 80021e4:	493e      	ldr	r1, [pc, #248]	; (80022e0 <TEMP_Update100ms+0x21c>)
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	4613      	mov	r3, r2
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	4413      	add	r3, r2
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	440b      	add	r3, r1
 80021f2:	3308      	adds	r3, #8
 80021f4:	8818      	ldrh	r0, [r3, #0]
 80021f6:	493a      	ldr	r1, [pc, #232]	; (80022e0 <TEMP_Update100ms+0x21c>)
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	4613      	mov	r3, r2
 80021fc:	005b      	lsls	r3, r3, #1
 80021fe:	4413      	add	r3, r2
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	440b      	add	r3, r1
 8002204:	3302      	adds	r3, #2
 8002206:	f9b3 3000 	ldrsh.w	r3, [r3]
 800220a:	2200      	movs	r2, #0
 800220c:	4619      	mov	r1, r3
 800220e:	f000 fc73 	bl	8002af8 <VAR_SetVariable>
		for(i = 0; i < mNumOfAssignedSensors; i++)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	3301      	adds	r3, #1
 8002216:	607b      	str	r3, [r7, #4]
 8002218:	4b32      	ldr	r3, [pc, #200]	; (80022e4 <TEMP_Update100ms+0x220>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	461a      	mov	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4293      	cmp	r3, r2
 8002222:	f6ff af5a 	blt.w	80020da <TEMP_Update100ms+0x16>
		}
		// trig conversion

	}

	if (mTimer < mNumOfBuses)
 8002226:	4b30      	ldr	r3, [pc, #192]	; (80022e8 <TEMP_Update100ms+0x224>)
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	b29a      	uxth	r2, r3
 800222c:	4b2b      	ldr	r3, [pc, #172]	; (80022dc <TEMP_Update100ms+0x218>)
 800222e:	881b      	ldrh	r3, [r3, #0]
 8002230:	429a      	cmp	r2, r3
 8002232:	d905      	bls.n	8002240 <TEMP_Update100ms+0x17c>
	{
		OW_ConvertAll(mTimer);  //  convert one Bus
 8002234:	4b29      	ldr	r3, [pc, #164]	; (80022dc <TEMP_Update100ms+0x218>)
 8002236:	881b      	ldrh	r3, [r3, #0]
 8002238:	b2db      	uxtb	r3, r3
 800223a:	4618      	mov	r0, r3
 800223c:	f7ff f824 	bl	8001288 <OW_ConvertAll>
	}


	if (mTimer > 20)  // 2 sec delay
 8002240:	4b26      	ldr	r3, [pc, #152]	; (80022dc <TEMP_Update100ms+0x218>)
 8002242:	881b      	ldrh	r3, [r3, #0]
 8002244:	2b14      	cmp	r3, #20
 8002246:	d933      	bls.n	80022b0 <TEMP_Update100ms+0x1ec>
	{

		OW_ReadSensor(mSensors[mReadId].owBusId,
 8002248:	4b28      	ldr	r3, [pc, #160]	; (80022ec <TEMP_Update100ms+0x228>)
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	4619      	mov	r1, r3
 800224e:	4a24      	ldr	r2, [pc, #144]	; (80022e0 <TEMP_Update100ms+0x21c>)
 8002250:	460b      	mov	r3, r1
 8002252:	005b      	lsls	r3, r3, #1
 8002254:	440b      	add	r3, r1
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	4413      	add	r3, r2
 800225a:	330a      	adds	r3, #10
 800225c:	7818      	ldrb	r0, [r3, #0]
									&(mSensorsAddress[mSensors[mReadId].sensorId]),
 800225e:	4b23      	ldr	r3, [pc, #140]	; (80022ec <TEMP_Update100ms+0x228>)
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	4619      	mov	r1, r3
 8002264:	4a1e      	ldr	r2, [pc, #120]	; (80022e0 <TEMP_Update100ms+0x21c>)
 8002266:	460b      	mov	r3, r1
 8002268:	005b      	lsls	r3, r3, #1
 800226a:	440b      	add	r3, r1
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	4413      	add	r3, r2
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	00db      	lsls	r3, r3, #3
 8002274:	4a1e      	ldr	r2, [pc, #120]	; (80022f0 <TEMP_Update100ms+0x22c>)
 8002276:	1899      	adds	r1, r3, r2
									&(mSensors[mReadId].rawTempC_10ths),
 8002278:	4b1c      	ldr	r3, [pc, #112]	; (80022ec <TEMP_Update100ms+0x228>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	461a      	mov	r2, r3
		OW_ReadSensor(mSensors[mReadId].owBusId,
 800227e:	4613      	mov	r3, r2
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	4413      	add	r3, r2
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	4a16      	ldr	r2, [pc, #88]	; (80022e0 <TEMP_Update100ms+0x21c>)
 8002288:	4413      	add	r3, r2
 800228a:	1d1a      	adds	r2, r3, #4
									&(mSensors[mReadId].status));
 800228c:	4b17      	ldr	r3, [pc, #92]	; (80022ec <TEMP_Update100ms+0x228>)
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	461c      	mov	r4, r3
 8002292:	4623      	mov	r3, r4
 8002294:	005b      	lsls	r3, r3, #1
 8002296:	4423      	add	r3, r4
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	4c11      	ldr	r4, [pc, #68]	; (80022e0 <TEMP_Update100ms+0x21c>)
 800229c:	4423      	add	r3, r4
 800229e:	3306      	adds	r3, #6
		OW_ReadSensor(mSensors[mReadId].owBusId,
 80022a0:	f7fe ff3a 	bl	8001118 <OW_ReadSensor>
		mReadId++;
 80022a4:	4b11      	ldr	r3, [pc, #68]	; (80022ec <TEMP_Update100ms+0x228>)
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	3301      	adds	r3, #1
 80022aa:	b2da      	uxtb	r2, r3
 80022ac:	4b0f      	ldr	r3, [pc, #60]	; (80022ec <TEMP_Update100ms+0x228>)
 80022ae:	701a      	strb	r2, [r3, #0]

	}
	mTimer++;
 80022b0:	4b0a      	ldr	r3, [pc, #40]	; (80022dc <TEMP_Update100ms+0x218>)
 80022b2:	881b      	ldrh	r3, [r3, #0]
 80022b4:	3301      	adds	r3, #1
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	4b08      	ldr	r3, [pc, #32]	; (80022dc <TEMP_Update100ms+0x218>)
 80022ba:	801a      	strh	r2, [r3, #0]

	if (mReadId >= mNumOfAssignedSensors)
 80022bc:	4b0b      	ldr	r3, [pc, #44]	; (80022ec <TEMP_Update100ms+0x228>)
 80022be:	781a      	ldrb	r2, [r3, #0]
 80022c0:	4b08      	ldr	r3, [pc, #32]	; (80022e4 <TEMP_Update100ms+0x220>)
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d305      	bcc.n	80022d4 <TEMP_Update100ms+0x210>
	{
		mReadId = 0;
 80022c8:	4b08      	ldr	r3, [pc, #32]	; (80022ec <TEMP_Update100ms+0x228>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	701a      	strb	r2, [r3, #0]
		mTimer = 0;
 80022ce:	4b03      	ldr	r3, [pc, #12]	; (80022dc <TEMP_Update100ms+0x218>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	801a      	strh	r2, [r3, #0]
	}

}
 80022d4:	bf00      	nop
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd90      	pop	{r4, r7, pc}
 80022dc:	20000a58 	.word	0x20000a58
 80022e0:	2000086c 	.word	0x2000086c
 80022e4:	2000086a 	.word	0x2000086a
 80022e8:	20000a5c 	.word	0x20000a5c
 80022ec:	20000a5a 	.word	0x20000a5a
 80022f0:	20000000 	.word	0x20000000

080022f4 <TEMP_AddHwBus>:

uint8_t TEMP_AddHwBus(uint8_t busId, GPIO_TypeDef* port, uint32_t pin)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	4603      	mov	r3, r0
 80022fc:	60b9      	str	r1, [r7, #8]
 80022fe:	607a      	str	r2, [r7, #4]
 8002300:	73fb      	strb	r3, [r7, #15]
	if (mNumOfBuses < MAX_NUM_OF_BUSES)
 8002302:	4b0b      	ldr	r3, [pc, #44]	; (8002330 <TEMP_AddHwBus+0x3c>)
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	2b02      	cmp	r3, #2
 8002308:	d80d      	bhi.n	8002326 <TEMP_AddHwBus+0x32>
	{
		OW_AddBus(busId,port, pin);
 800230a:	7bfb      	ldrb	r3, [r7, #15]
 800230c:	687a      	ldr	r2, [r7, #4]
 800230e:	68b9      	ldr	r1, [r7, #8]
 8002310:	4618      	mov	r0, r3
 8002312:	f7fe fe9b 	bl	800104c <OW_AddBus>
		mNumOfBuses ++;
 8002316:	4b06      	ldr	r3, [pc, #24]	; (8002330 <TEMP_AddHwBus+0x3c>)
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	3301      	adds	r3, #1
 800231c:	b2da      	uxtb	r2, r3
 800231e:	4b04      	ldr	r3, [pc, #16]	; (8002330 <TEMP_AddHwBus+0x3c>)
 8002320:	701a      	strb	r2, [r3, #0]
		return 0;
 8002322:	2300      	movs	r3, #0
 8002324:	e000      	b.n	8002328 <TEMP_AddHwBus+0x34>
	}
	else
	{
		return 1;
 8002326:	2301      	movs	r3, #1
	}

}
 8002328:	4618      	mov	r0, r3
 800232a:	3710      	adds	r7, #16
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	20000a5c 	.word	0x20000a5c

08002334 <TEMP_AssignSensor>:



uint8_t TEMP_AssignSensor(uint8_t sensorId, uint16_t varId, uint8_t busId)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	4603      	mov	r3, r0
 800233c:	71fb      	strb	r3, [r7, #7]
 800233e:	460b      	mov	r3, r1
 8002340:	80bb      	strh	r3, [r7, #4]
 8002342:	4613      	mov	r3, r2
 8002344:	71bb      	strb	r3, [r7, #6]
	if (mNumOfAssignedSensors < NUM_OF_ALL_SENSORS)
 8002346:	4b2d      	ldr	r3, [pc, #180]	; (80023fc <TEMP_AssignSensor+0xc8>)
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	2b28      	cmp	r3, #40	; 0x28
 800234c:	d84f      	bhi.n	80023ee <TEMP_AssignSensor+0xba>
	{
		mSensors[mNumOfAssignedSensors].sensorId = sensorId;
 800234e:	4b2b      	ldr	r3, [pc, #172]	; (80023fc <TEMP_AssignSensor+0xc8>)
 8002350:	781b      	ldrb	r3, [r3, #0]
 8002352:	4619      	mov	r1, r3
 8002354:	4a2a      	ldr	r2, [pc, #168]	; (8002400 <TEMP_AssignSensor+0xcc>)
 8002356:	460b      	mov	r3, r1
 8002358:	005b      	lsls	r3, r3, #1
 800235a:	440b      	add	r3, r1
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	4413      	add	r3, r2
 8002360:	79fa      	ldrb	r2, [r7, #7]
 8002362:	701a      	strb	r2, [r3, #0]
		mSensors[mNumOfAssignedSensors].tempC_10ths = 0x8000;
 8002364:	4b25      	ldr	r3, [pc, #148]	; (80023fc <TEMP_AssignSensor+0xc8>)
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	4619      	mov	r1, r3
 800236a:	4a25      	ldr	r2, [pc, #148]	; (8002400 <TEMP_AssignSensor+0xcc>)
 800236c:	460b      	mov	r3, r1
 800236e:	005b      	lsls	r3, r3, #1
 8002370:	440b      	add	r3, r1
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	4413      	add	r3, r2
 8002376:	3302      	adds	r3, #2
 8002378:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800237c:	801a      	strh	r2, [r3, #0]
		mSensors[mNumOfAssignedSensors].status = ets_NotValid;
 800237e:	4b1f      	ldr	r3, [pc, #124]	; (80023fc <TEMP_AssignSensor+0xc8>)
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	4619      	mov	r1, r3
 8002384:	4a1e      	ldr	r2, [pc, #120]	; (8002400 <TEMP_AssignSensor+0xcc>)
 8002386:	460b      	mov	r3, r1
 8002388:	005b      	lsls	r3, r3, #1
 800238a:	440b      	add	r3, r1
 800238c:	009b      	lsls	r3, r3, #2
 800238e:	4413      	add	r3, r2
 8002390:	3306      	adds	r3, #6
 8002392:	2200      	movs	r2, #0
 8002394:	701a      	strb	r2, [r3, #0]
		mSensors[mNumOfAssignedSensors].VarId = varId;
 8002396:	4b19      	ldr	r3, [pc, #100]	; (80023fc <TEMP_AssignSensor+0xc8>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	4619      	mov	r1, r3
 800239c:	4a18      	ldr	r2, [pc, #96]	; (8002400 <TEMP_AssignSensor+0xcc>)
 800239e:	460b      	mov	r3, r1
 80023a0:	005b      	lsls	r3, r3, #1
 80023a2:	440b      	add	r3, r1
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	4413      	add	r3, r2
 80023a8:	3308      	adds	r3, #8
 80023aa:	88ba      	ldrh	r2, [r7, #4]
 80023ac:	801a      	strh	r2, [r3, #0]
		mSensors[mNumOfAssignedSensors].owBusId = busId;
 80023ae:	4b13      	ldr	r3, [pc, #76]	; (80023fc <TEMP_AssignSensor+0xc8>)
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	4619      	mov	r1, r3
 80023b4:	4a12      	ldr	r2, [pc, #72]	; (8002400 <TEMP_AssignSensor+0xcc>)
 80023b6:	460b      	mov	r3, r1
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	440b      	add	r3, r1
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	4413      	add	r3, r2
 80023c0:	330a      	adds	r3, #10
 80023c2:	79ba      	ldrb	r2, [r7, #6]
 80023c4:	701a      	strb	r2, [r3, #0]
		mSensors[mNumOfAssignedSensors].errorCnt = 0;
 80023c6:	4b0d      	ldr	r3, [pc, #52]	; (80023fc <TEMP_AssignSensor+0xc8>)
 80023c8:	781b      	ldrb	r3, [r3, #0]
 80023ca:	4619      	mov	r1, r3
 80023cc:	4a0c      	ldr	r2, [pc, #48]	; (8002400 <TEMP_AssignSensor+0xcc>)
 80023ce:	460b      	mov	r3, r1
 80023d0:	005b      	lsls	r3, r3, #1
 80023d2:	440b      	add	r3, r1
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	4413      	add	r3, r2
 80023d8:	330b      	adds	r3, #11
 80023da:	2200      	movs	r2, #0
 80023dc:	701a      	strb	r2, [r3, #0]
		mNumOfAssignedSensors++;
 80023de:	4b07      	ldr	r3, [pc, #28]	; (80023fc <TEMP_AssignSensor+0xc8>)
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	3301      	adds	r3, #1
 80023e4:	b2da      	uxtb	r2, r3
 80023e6:	4b05      	ldr	r3, [pc, #20]	; (80023fc <TEMP_AssignSensor+0xc8>)
 80023e8:	701a      	strb	r2, [r3, #0]
		return 0;
 80023ea:	2300      	movs	r3, #0
 80023ec:	e000      	b.n	80023f0 <TEMP_AssignSensor+0xbc>
	}
	else
	{
		return 1;
 80023ee:	2301      	movs	r3, #1
	}
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	370c      	adds	r7, #12
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr
 80023fc:	2000086a 	.word	0x2000086a
 8002400:	2000086c 	.word	0x2000086c

08002404 <UI_Init>:
void UI_Struct_Initialisation (sUI init_struct, sUI *target);



void UI_Init (sUIHwInit* hw)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b088      	sub	sp, #32
 8002408:	af02      	add	r7, sp, #8
 800240a:	6078      	str	r0, [r7, #4]
	sUI init_struct;
	
	init_struct.Status			= eUI_OFF;
 800240c:	2300      	movs	r3, #0
 800240e:	72bb      	strb	r3, [r7, #10]
	init_struct.Led_Cnt			= 0x00;
 8002410:	2300      	movs	r3, #0
 8002412:	813b      	strh	r3, [r7, #8]
	
	init_struct.Pin					= hw->Led_Life.Pin;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	613b      	str	r3, [r7, #16]
	init_struct.Port				= hw->Led_Life.Port;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	60fb      	str	r3, [r7, #12]
	init_struct.Logic				= hw->Led_Life.Logic;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	7a1b      	ldrb	r3, [r3, #8]
 8002424:	753b      	strb	r3, [r7, #20]
	UI_Struct_Initialisation (init_struct, &LED_Life);
 8002426:	4b27      	ldr	r3, [pc, #156]	; (80024c4 <UI_Init+0xc0>)
 8002428:	9300      	str	r3, [sp, #0]
 800242a:	f107 0308 	add.w	r3, r7, #8
 800242e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002430:	f000 f852 	bl	80024d8 <UI_Struct_Initialisation>
	
	init_struct.Pin					= hw->Led_R.Pin;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	691b      	ldr	r3, [r3, #16]
 8002438:	613b      	str	r3, [r7, #16]
	init_struct.Port				= hw->Led_R.Port;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	60fb      	str	r3, [r7, #12]
	init_struct.Logic				= hw->Led_R.Logic;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	7d1b      	ldrb	r3, [r3, #20]
 8002444:	753b      	strb	r3, [r7, #20]
	UI_Struct_Initialisation (init_struct, &LED_R);
 8002446:	4b20      	ldr	r3, [pc, #128]	; (80024c8 <UI_Init+0xc4>)
 8002448:	9300      	str	r3, [sp, #0]
 800244a:	f107 0308 	add.w	r3, r7, #8
 800244e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002450:	f000 f842 	bl	80024d8 <UI_Struct_Initialisation>

//#ifndef LIMITED_UI

	init_struct.Pin					= hw->Led_G.Pin;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	69db      	ldr	r3, [r3, #28]
 8002458:	613b      	str	r3, [r7, #16]
	init_struct.Port				= hw->Led_G.Port;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	699b      	ldr	r3, [r3, #24]
 800245e:	60fb      	str	r3, [r7, #12]
	init_struct.Logic				= hw->Led_G.Logic;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002466:	753b      	strb	r3, [r7, #20]
	UI_Struct_Initialisation (init_struct, &LED_G);
 8002468:	4b18      	ldr	r3, [pc, #96]	; (80024cc <UI_Init+0xc8>)
 800246a:	9300      	str	r3, [sp, #0]
 800246c:	f107 0308 	add.w	r3, r7, #8
 8002470:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002472:	f000 f831 	bl	80024d8 <UI_Struct_Initialisation>

#ifndef LIMITED_UI_LRG

	init_struct.Pin					= hw->Led_B.Pin;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800247a:	613b      	str	r3, [r7, #16]
	init_struct.Port				= hw->Led_B.Port;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002480:	60fb      	str	r3, [r7, #12]
	init_struct.Logic				= hw->Led_B.Logic;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002488:	753b      	strb	r3, [r7, #20]
	UI_Struct_Initialisation (init_struct, &LED_B);
 800248a:	4b11      	ldr	r3, [pc, #68]	; (80024d0 <UI_Init+0xcc>)
 800248c:	9300      	str	r3, [sp, #0]
 800248e:	f107 0308 	add.w	r3, r7, #8
 8002492:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002494:	f000 f820 	bl	80024d8 <UI_Struct_Initialisation>

	init_struct.Pin					= hw->Buzzer.Pin;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800249c:	613b      	str	r3, [r7, #16]
	init_struct.Port				= hw->Buzzer.Port;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a2:	60fb      	str	r3, [r7, #12]
	init_struct.Logic				= hw->Buzzer.Logic;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80024aa:	753b      	strb	r3, [r7, #20]
  UI_Struct_Initialisation (init_struct, &Buzzer);
 80024ac:	4b09      	ldr	r3, [pc, #36]	; (80024d4 <UI_Init+0xd0>)
 80024ae:	9300      	str	r3, [sp, #0]
 80024b0:	f107 0308 	add.w	r3, r7, #8
 80024b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024b6:	f000 f80f 	bl	80024d8 <UI_Struct_Initialisation>
#endif
}
 80024ba:	bf00      	nop
 80024bc:	3718      	adds	r7, #24
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	20000a60 	.word	0x20000a60
 80024c8:	20000a70 	.word	0x20000a70
 80024cc:	20000a80 	.word	0x20000a80
 80024d0:	20000a90 	.word	0x20000a90
 80024d4:	20000aa0 	.word	0x20000aa0

080024d8 <UI_Struct_Initialisation>:
/**
* @brief  Reading of actual states on defined Digital input
* @param	*di_input	Pointer to Digital input
*/
void UI_Struct_Initialisation (sUI init_struct, sUI *target)
{
 80024d8:	b590      	push	{r4, r7, lr}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0
 80024de:	463c      	mov	r4, r7
 80024e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	*target = init_struct;
 80024e4:	6a3b      	ldr	r3, [r7, #32]
 80024e6:	461c      	mov	r4, r3
 80024e8:	463b      	mov	r3, r7
 80024ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	UI_Control(target,0);
 80024f0:	2100      	movs	r1, #0
 80024f2:	6a38      	ldr	r0, [r7, #32]
 80024f4:	f000 f83e 	bl	8002574 <UI_Control>
}
 80024f8:	bf00      	nop
 80024fa:	3714      	adds	r7, #20
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd90      	pop	{r4, r7, pc}

08002500 <UI_Update_10ms>:


// periodicaly scheduled updtae function
void UI_Update_10ms()
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
	UI_Control(&LED_Life, 	0x00);
 8002504:	2100      	movs	r1, #0
 8002506:	480a      	ldr	r0, [pc, #40]	; (8002530 <UI_Update_10ms+0x30>)
 8002508:	f000 f834 	bl	8002574 <UI_Control>
	UI_Control(&LED_R, 	0x00);
 800250c:	2100      	movs	r1, #0
 800250e:	4809      	ldr	r0, [pc, #36]	; (8002534 <UI_Update_10ms+0x34>)
 8002510:	f000 f830 	bl	8002574 <UI_Control>
//#ifndef LIMITED_UI
	UI_Control(&LED_G, 	0x00);
 8002514:	2100      	movs	r1, #0
 8002516:	4808      	ldr	r0, [pc, #32]	; (8002538 <UI_Update_10ms+0x38>)
 8002518:	f000 f82c 	bl	8002574 <UI_Control>
#ifndef LIMITED_UI_LRG
	UI_Control(&LED_B, 	0x00);
 800251c:	2100      	movs	r1, #0
 800251e:	4807      	ldr	r0, [pc, #28]	; (800253c <UI_Update_10ms+0x3c>)
 8002520:	f000 f828 	bl	8002574 <UI_Control>
	UI_Control(&Buzzer, 	0x00);
 8002524:	2100      	movs	r1, #0
 8002526:	4806      	ldr	r0, [pc, #24]	; (8002540 <UI_Update_10ms+0x40>)
 8002528:	f000 f824 	bl	8002574 <UI_Control>
#endif
}
 800252c:	bf00      	nop
 800252e:	bd80      	pop	{r7, pc}
 8002530:	20000a60 	.word	0x20000a60
 8002534:	20000a70 	.word	0x20000a70
 8002538:	20000a80 	.word	0x20000a80
 800253c:	20000a90 	.word	0x20000a90
 8002540:	20000aa0 	.word	0x20000aa0

08002544 <UI_LED_Life_SetMode>:
		LED_B.Led_Cnt = 0;
	}
}

void UI_LED_Life_SetMode(eUI_Status status)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	4603      	mov	r3, r0
 800254c:	71fb      	strb	r3, [r7, #7]
	if (LED_Life.Status != status)
 800254e:	4b08      	ldr	r3, [pc, #32]	; (8002570 <UI_LED_Life_SetMode+0x2c>)
 8002550:	789b      	ldrb	r3, [r3, #2]
 8002552:	79fa      	ldrb	r2, [r7, #7]
 8002554:	429a      	cmp	r2, r3
 8002556:	d005      	beq.n	8002564 <UI_LED_Life_SetMode+0x20>
	{
		LED_Life.Status = status;
 8002558:	4a05      	ldr	r2, [pc, #20]	; (8002570 <UI_LED_Life_SetMode+0x2c>)
 800255a:	79fb      	ldrb	r3, [r7, #7]
 800255c:	7093      	strb	r3, [r2, #2]
		LED_Life.Led_Cnt = 0;
 800255e:	4b04      	ldr	r3, [pc, #16]	; (8002570 <UI_LED_Life_SetMode+0x2c>)
 8002560:	2200      	movs	r2, #0
 8002562:	801a      	strh	r2, [r3, #0]
	}
}
 8002564:	bf00      	nop
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr
 8002570:	20000a60 	.word	0x20000a60

08002574 <UI_Control>:
  * @brief  Controlling states of LED 
  * @param  led: Pointer to specific LED
  * @param  led_switch: If isn't this parameter null, the function inverts status of specific LED, but LED has to be in TOGGLE mode!
  */
static void UI_Control (sUI *led,uint8_t led_switch)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	460b      	mov	r3, r1
 800257e:	70fb      	strb	r3, [r7, #3]

	switch(led->Status)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	789b      	ldrb	r3, [r3, #2]
 8002584:	2b08      	cmp	r3, #8
 8002586:	f200 823f 	bhi.w	8002a08 <UI_Control+0x494>
 800258a:	a201      	add	r2, pc, #4	; (adr r2, 8002590 <UI_Control+0x1c>)
 800258c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002590:	080025b5 	.word	0x080025b5
 8002594:	080025e5 	.word	0x080025e5
 8002598:	08002615 	.word	0x08002615
 800259c:	0800268d 	.word	0x0800268d
 80025a0:	08002705 	.word	0x08002705
 80025a4:	08002779 	.word	0x08002779
 80025a8:	080027ef 	.word	0x080027ef
 80025ac:	08002883 	.word	0x08002883
 80025b0:	08002867 	.word	0x08002867
	{
		case eUI_OFF:
			if(led->Logic == eUIL_NEGATIVE)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	7b1b      	ldrb	r3, [r3, #12]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d109      	bne.n	80025d0 <UI_Control+0x5c>
			{
				HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6858      	ldr	r0, [r3, #4]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	2201      	movs	r2, #1
 80025c8:	4619      	mov	r1, r3
 80025ca:	f003 fa51 	bl	8005a70 <HAL_GPIO_WritePin>
			}
			else
			{
				HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
			}
			break;
 80025ce:	e226      	b.n	8002a1e <UI_Control+0x4aa>
				HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6858      	ldr	r0, [r3, #4]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	b29b      	uxth	r3, r3
 80025da:	2200      	movs	r2, #0
 80025dc:	4619      	mov	r1, r3
 80025de:	f003 fa47 	bl	8005a70 <HAL_GPIO_WritePin>
			break;
 80025e2:	e21c      	b.n	8002a1e <UI_Control+0x4aa>
		case eUI_ON:
			if(led->Logic == eUIL_NEGATIVE)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	7b1b      	ldrb	r3, [r3, #12]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d109      	bne.n	8002600 <UI_Control+0x8c>
			{
				HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6858      	ldr	r0, [r3, #4]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	2200      	movs	r2, #0
 80025f8:	4619      	mov	r1, r3
 80025fa:	f003 fa39 	bl	8005a70 <HAL_GPIO_WritePin>
			}
			else
			{
				HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
			}			
			break;
 80025fe:	e20e      	b.n	8002a1e <UI_Control+0x4aa>
				HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6858      	ldr	r0, [r3, #4]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	b29b      	uxth	r3, r3
 800260a:	2201      	movs	r2, #1
 800260c:	4619      	mov	r1, r3
 800260e:	f003 fa2f 	bl	8005a70 <HAL_GPIO_WritePin>
			break;
 8002612:	e204      	b.n	8002a1e <UI_Control+0x4aa>
		case eUI_BLINKING_SLOW:
			if(led->Led_Cnt <= 50)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	881b      	ldrh	r3, [r3, #0]
 8002618:	2b32      	cmp	r3, #50	; 0x32
 800261a:	d817      	bhi.n	800264c <UI_Control+0xd8>
			{
				if(led->Logic == eUIL_NEGATIVE)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	7b1b      	ldrb	r3, [r3, #12]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d109      	bne.n	8002638 <UI_Control+0xc4>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6858      	ldr	r0, [r3, #4]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	b29b      	uxth	r3, r3
 800262e:	2200      	movs	r2, #0
 8002630:	4619      	mov	r1, r3
 8002632:	f003 fa1d 	bl	8005a70 <HAL_GPIO_WritePin>
 8002636:	e020      	b.n	800267a <UI_Control+0x106>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6858      	ldr	r0, [r3, #4]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	b29b      	uxth	r3, r3
 8002642:	2201      	movs	r2, #1
 8002644:	4619      	mov	r1, r3
 8002646:	f003 fa13 	bl	8005a70 <HAL_GPIO_WritePin>
 800264a:	e016      	b.n	800267a <UI_Control+0x106>
				}	
			}
			else
			{
				if(led->Logic == eUIL_NEGATIVE)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	7b1b      	ldrb	r3, [r3, #12]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d109      	bne.n	8002668 <UI_Control+0xf4>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6858      	ldr	r0, [r3, #4]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	b29b      	uxth	r3, r3
 800265e:	2201      	movs	r2, #1
 8002660:	4619      	mov	r1, r3
 8002662:	f003 fa05 	bl	8005a70 <HAL_GPIO_WritePin>
 8002666:	e008      	b.n	800267a <UI_Control+0x106>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6858      	ldr	r0, [r3, #4]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	b29b      	uxth	r3, r3
 8002672:	2200      	movs	r2, #0
 8002674:	4619      	mov	r1, r3
 8002676:	f003 f9fb 	bl	8005a70 <HAL_GPIO_WritePin>
				}
			}

			if(led->Led_Cnt >= 100)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	881b      	ldrh	r3, [r3, #0]
 800267e:	2b63      	cmp	r3, #99	; 0x63
 8002680:	f240 81c4 	bls.w	8002a0c <UI_Control+0x498>
			{
				led->Led_Cnt = 0;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	801a      	strh	r2, [r3, #0]
			}
			break;
 800268a:	e1bf      	b.n	8002a0c <UI_Control+0x498>
		case eUI_BLINKING_FAST:
			if(led->Led_Cnt <= 10 )
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	881b      	ldrh	r3, [r3, #0]
 8002690:	2b0a      	cmp	r3, #10
 8002692:	d817      	bhi.n	80026c4 <UI_Control+0x150>
			{
				if(led->Logic == eUIL_NEGATIVE)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	7b1b      	ldrb	r3, [r3, #12]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d109      	bne.n	80026b0 <UI_Control+0x13c>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6858      	ldr	r0, [r3, #4]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	2200      	movs	r2, #0
 80026a8:	4619      	mov	r1, r3
 80026aa:	f003 f9e1 	bl	8005a70 <HAL_GPIO_WritePin>
 80026ae:	e020      	b.n	80026f2 <UI_Control+0x17e>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6858      	ldr	r0, [r3, #4]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	2201      	movs	r2, #1
 80026bc:	4619      	mov	r1, r3
 80026be:	f003 f9d7 	bl	8005a70 <HAL_GPIO_WritePin>
 80026c2:	e016      	b.n	80026f2 <UI_Control+0x17e>
				}	
			}
			else
			{
				if(led->Logic == eUIL_NEGATIVE)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	7b1b      	ldrb	r3, [r3, #12]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d109      	bne.n	80026e0 <UI_Control+0x16c>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6858      	ldr	r0, [r3, #4]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	2201      	movs	r2, #1
 80026d8:	4619      	mov	r1, r3
 80026da:	f003 f9c9 	bl	8005a70 <HAL_GPIO_WritePin>
 80026de:	e008      	b.n	80026f2 <UI_Control+0x17e>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6858      	ldr	r0, [r3, #4]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	b29b      	uxth	r3, r3
 80026ea:	2200      	movs	r2, #0
 80026ec:	4619      	mov	r1, r3
 80026ee:	f003 f9bf 	bl	8005a70 <HAL_GPIO_WritePin>
				}
			}

			if(led->Led_Cnt >= 20)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	881b      	ldrh	r3, [r3, #0]
 80026f6:	2b13      	cmp	r3, #19
 80026f8:	f240 818a 	bls.w	8002a10 <UI_Control+0x49c>
			{
				led->Led_Cnt = 0;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	801a      	strh	r2, [r3, #0]
			}			
			break;
 8002702:	e185      	b.n	8002a10 <UI_Control+0x49c>
		case eUI_BLINK_ONCE:
			if(led->Led_Cnt <= 5)  // blink for 50ms
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	881b      	ldrh	r3, [r3, #0]
 8002708:	2b05      	cmp	r3, #5
 800270a:	d817      	bhi.n	800273c <UI_Control+0x1c8>
			{
				if(led->Logic == eUIL_NEGATIVE)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	7b1b      	ldrb	r3, [r3, #12]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d109      	bne.n	8002728 <UI_Control+0x1b4>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6858      	ldr	r0, [r3, #4]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	b29b      	uxth	r3, r3
 800271e:	2200      	movs	r2, #0
 8002720:	4619      	mov	r1, r3
 8002722:	f003 f9a5 	bl	8005a70 <HAL_GPIO_WritePin>
				}
				
				led->Status = eUI_OFF;   // go to permanent off state
				led->Led_Cnt = 0;
			}		
			break;
 8002726:	e17a      	b.n	8002a1e <UI_Control+0x4aa>
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6858      	ldr	r0, [r3, #4]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	b29b      	uxth	r3, r3
 8002732:	2201      	movs	r2, #1
 8002734:	4619      	mov	r1, r3
 8002736:	f003 f99b 	bl	8005a70 <HAL_GPIO_WritePin>
			break;
 800273a:	e170      	b.n	8002a1e <UI_Control+0x4aa>
				if(led->Logic == eUIL_NEGATIVE)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	7b1b      	ldrb	r3, [r3, #12]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d109      	bne.n	8002758 <UI_Control+0x1e4>
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6858      	ldr	r0, [r3, #4]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	b29b      	uxth	r3, r3
 800274e:	2201      	movs	r2, #1
 8002750:	4619      	mov	r1, r3
 8002752:	f003 f98d 	bl	8005a70 <HAL_GPIO_WritePin>
 8002756:	e008      	b.n	800276a <UI_Control+0x1f6>
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6858      	ldr	r0, [r3, #4]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	b29b      	uxth	r3, r3
 8002762:	2200      	movs	r2, #0
 8002764:	4619      	mov	r1, r3
 8002766:	f003 f983 	bl	8005a70 <HAL_GPIO_WritePin>
				led->Status = eUI_OFF;   // go to permanent off state
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	709a      	strb	r2, [r3, #2]
				led->Led_Cnt = 0;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2200      	movs	r2, #0
 8002774:	801a      	strh	r2, [r3, #0]
			break;
 8002776:	e152      	b.n	8002a1e <UI_Control+0x4aa>
		 case eUI_BEEP_ONCE:
					if(led->Led_Cnt <= 300)  // beep for 3 sec
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	881b      	ldrh	r3, [r3, #0]
 800277c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8002780:	d817      	bhi.n	80027b2 <UI_Control+0x23e>
					{
						if(led->Logic == eUIL_NEGATIVE)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	7b1b      	ldrb	r3, [r3, #12]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d109      	bne.n	800279e <UI_Control+0x22a>
						{
							HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6858      	ldr	r0, [r3, #4]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	b29b      	uxth	r3, r3
 8002794:	2200      	movs	r2, #0
 8002796:	4619      	mov	r1, r3
 8002798:	f003 f96a 	bl	8005a70 <HAL_GPIO_WritePin>
						}

						led->Status = eUI_OFF;   // go to permanent off state
						led->Led_Cnt = 0;
					}
					break;
 800279c:	e13f      	b.n	8002a1e <UI_Control+0x4aa>
							HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6858      	ldr	r0, [r3, #4]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	2201      	movs	r2, #1
 80027aa:	4619      	mov	r1, r3
 80027ac:	f003 f960 	bl	8005a70 <HAL_GPIO_WritePin>
					break;
 80027b0:	e135      	b.n	8002a1e <UI_Control+0x4aa>
						if(led->Logic == eUIL_NEGATIVE)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	7b1b      	ldrb	r3, [r3, #12]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d109      	bne.n	80027ce <UI_Control+0x25a>
							HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6858      	ldr	r0, [r3, #4]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	2201      	movs	r2, #1
 80027c6:	4619      	mov	r1, r3
 80027c8:	f003 f952 	bl	8005a70 <HAL_GPIO_WritePin>
 80027cc:	e008      	b.n	80027e0 <UI_Control+0x26c>
							HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6858      	ldr	r0, [r3, #4]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	b29b      	uxth	r3, r3
 80027d8:	2200      	movs	r2, #0
 80027da:	4619      	mov	r1, r3
 80027dc:	f003 f948 	bl	8005a70 <HAL_GPIO_WritePin>
						led->Status = eUI_OFF;   // go to permanent off state
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2200      	movs	r2, #0
 80027e4:	709a      	strb	r2, [r3, #2]
						led->Led_Cnt = 0;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2200      	movs	r2, #0
 80027ea:	801a      	strh	r2, [r3, #0]
					break;
 80027ec:	e117      	b.n	8002a1e <UI_Control+0x4aa>
		case eUI_FLASH:
			if(led->Led_Cnt < 5)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	881b      	ldrh	r3, [r3, #0]
 80027f2:	2b04      	cmp	r3, #4
 80027f4:	d817      	bhi.n	8002826 <UI_Control+0x2b2>
			{
				if(led->Logic == eUIL_NEGATIVE)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	7b1b      	ldrb	r3, [r3, #12]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d109      	bne.n	8002812 <UI_Control+0x29e>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6858      	ldr	r0, [r3, #4]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	b29b      	uxth	r3, r3
 8002808:	2200      	movs	r2, #0
 800280a:	4619      	mov	r1, r3
 800280c:	f003 f930 	bl	8005a70 <HAL_GPIO_WritePin>
 8002810:	e020      	b.n	8002854 <UI_Control+0x2e0>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6858      	ldr	r0, [r3, #4]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	b29b      	uxth	r3, r3
 800281c:	2201      	movs	r2, #1
 800281e:	4619      	mov	r1, r3
 8002820:	f003 f926 	bl	8005a70 <HAL_GPIO_WritePin>
 8002824:	e016      	b.n	8002854 <UI_Control+0x2e0>
				}	
			}
			else
			{
				if(led->Logic == eUIL_NEGATIVE)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	7b1b      	ldrb	r3, [r3, #12]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d109      	bne.n	8002842 <UI_Control+0x2ce>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6858      	ldr	r0, [r3, #4]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	b29b      	uxth	r3, r3
 8002838:	2201      	movs	r2, #1
 800283a:	4619      	mov	r1, r3
 800283c:	f003 f918 	bl	8005a70 <HAL_GPIO_WritePin>
 8002840:	e008      	b.n	8002854 <UI_Control+0x2e0>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6858      	ldr	r0, [r3, #4]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	b29b      	uxth	r3, r3
 800284c:	2200      	movs	r2, #0
 800284e:	4619      	mov	r1, r3
 8002850:	f003 f90e 	bl	8005a70 <HAL_GPIO_WritePin>
				}
			}

			if(led->Led_Cnt >= 100)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	881b      	ldrh	r3, [r3, #0]
 8002858:	2b63      	cmp	r3, #99	; 0x63
 800285a:	f240 80db 	bls.w	8002a14 <UI_Control+0x4a0>
			{
				led->Led_Cnt = 0;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2200      	movs	r2, #0
 8002862:	801a      	strh	r2, [r3, #0]
			}			
			break;
 8002864:	e0d6      	b.n	8002a14 <UI_Control+0x4a0>
		case eUI_TOGGLE:
			if(led_switch)
 8002866:	78fb      	ldrb	r3, [r7, #3]
 8002868:	2b00      	cmp	r3, #0
 800286a:	f000 80d5 	beq.w	8002a18 <UI_Control+0x4a4>
			{
				HAL_GPIO_TogglePin(led->Port,led->Pin);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685a      	ldr	r2, [r3, #4]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	b29b      	uxth	r3, r3
 8002878:	4619      	mov	r1, r3
 800287a:	4610      	mov	r0, r2
 800287c:	f003 f911 	bl	8005aa2 <HAL_GPIO_TogglePin>
			}
			break;
 8002880:	e0ca      	b.n	8002a18 <UI_Control+0x4a4>
		case eUI_COMBI_1:
			if(led->Led_Cnt < 10)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	881b      	ldrh	r3, [r3, #0]
 8002886:	2b09      	cmp	r3, #9
 8002888:	d817      	bhi.n	80028ba <UI_Control+0x346>
			{
				if(led->Logic == eUIL_NEGATIVE)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	7b1b      	ldrb	r3, [r3, #12]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d109      	bne.n	80028a6 <UI_Control+0x332>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6858      	ldr	r0, [r3, #4]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	b29b      	uxth	r3, r3
 800289c:	2200      	movs	r2, #0
 800289e:	4619      	mov	r1, r3
 80028a0:	f003 f8e6 	bl	8005a70 <HAL_GPIO_WritePin>
 80028a4:	e0a8      	b.n	80029f8 <UI_Control+0x484>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6858      	ldr	r0, [r3, #4]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	b29b      	uxth	r3, r3
 80028b0:	2201      	movs	r2, #1
 80028b2:	4619      	mov	r1, r3
 80028b4:	f003 f8dc 	bl	8005a70 <HAL_GPIO_WritePin>
 80028b8:	e09e      	b.n	80029f8 <UI_Control+0x484>
				}	
			}
			else if((led->Led_Cnt >= 10)&&(led->Led_Cnt < 50))
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	881b      	ldrh	r3, [r3, #0]
 80028be:	2b09      	cmp	r3, #9
 80028c0:	d91b      	bls.n	80028fa <UI_Control+0x386>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	881b      	ldrh	r3, [r3, #0]
 80028c6:	2b31      	cmp	r3, #49	; 0x31
 80028c8:	d817      	bhi.n	80028fa <UI_Control+0x386>
			{
				if(led->Logic == eUIL_NEGATIVE)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	7b1b      	ldrb	r3, [r3, #12]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d109      	bne.n	80028e6 <UI_Control+0x372>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6858      	ldr	r0, [r3, #4]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	b29b      	uxth	r3, r3
 80028dc:	2201      	movs	r2, #1
 80028de:	4619      	mov	r1, r3
 80028e0:	f003 f8c6 	bl	8005a70 <HAL_GPIO_WritePin>
				if(led->Logic == eUIL_NEGATIVE)
 80028e4:	e088      	b.n	80029f8 <UI_Control+0x484>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6858      	ldr	r0, [r3, #4]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	b29b      	uxth	r3, r3
 80028f0:	2200      	movs	r2, #0
 80028f2:	4619      	mov	r1, r3
 80028f4:	f003 f8bc 	bl	8005a70 <HAL_GPIO_WritePin>
				if(led->Logic == eUIL_NEGATIVE)
 80028f8:	e07e      	b.n	80029f8 <UI_Control+0x484>
				}
			}
			else if((led->Led_Cnt >= 50)&&(led->Led_Cnt < 60))
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	881b      	ldrh	r3, [r3, #0]
 80028fe:	2b31      	cmp	r3, #49	; 0x31
 8002900:	d91b      	bls.n	800293a <UI_Control+0x3c6>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	881b      	ldrh	r3, [r3, #0]
 8002906:	2b3b      	cmp	r3, #59	; 0x3b
 8002908:	d817      	bhi.n	800293a <UI_Control+0x3c6>
			{
				if(led->Logic == eUIL_NEGATIVE)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	7b1b      	ldrb	r3, [r3, #12]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d109      	bne.n	8002926 <UI_Control+0x3b2>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6858      	ldr	r0, [r3, #4]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	b29b      	uxth	r3, r3
 800291c:	2200      	movs	r2, #0
 800291e:	4619      	mov	r1, r3
 8002920:	f003 f8a6 	bl	8005a70 <HAL_GPIO_WritePin>
				if(led->Logic == eUIL_NEGATIVE)
 8002924:	e068      	b.n	80029f8 <UI_Control+0x484>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6858      	ldr	r0, [r3, #4]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	b29b      	uxth	r3, r3
 8002930:	2201      	movs	r2, #1
 8002932:	4619      	mov	r1, r3
 8002934:	f003 f89c 	bl	8005a70 <HAL_GPIO_WritePin>
				if(led->Logic == eUIL_NEGATIVE)
 8002938:	e05e      	b.n	80029f8 <UI_Control+0x484>
				}	
			}
			else if((led->Led_Cnt >= 60)&&(led->Led_Cnt < 100))
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	881b      	ldrh	r3, [r3, #0]
 800293e:	2b3b      	cmp	r3, #59	; 0x3b
 8002940:	d91b      	bls.n	800297a <UI_Control+0x406>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	881b      	ldrh	r3, [r3, #0]
 8002946:	2b63      	cmp	r3, #99	; 0x63
 8002948:	d817      	bhi.n	800297a <UI_Control+0x406>
			{
				if(led->Logic == eUIL_NEGATIVE)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	7b1b      	ldrb	r3, [r3, #12]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d109      	bne.n	8002966 <UI_Control+0x3f2>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6858      	ldr	r0, [r3, #4]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	b29b      	uxth	r3, r3
 800295c:	2201      	movs	r2, #1
 800295e:	4619      	mov	r1, r3
 8002960:	f003 f886 	bl	8005a70 <HAL_GPIO_WritePin>
				if(led->Logic == eUIL_NEGATIVE)
 8002964:	e048      	b.n	80029f8 <UI_Control+0x484>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6858      	ldr	r0, [r3, #4]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	b29b      	uxth	r3, r3
 8002970:	2200      	movs	r2, #0
 8002972:	4619      	mov	r1, r3
 8002974:	f003 f87c 	bl	8005a70 <HAL_GPIO_WritePin>
				if(led->Logic == eUIL_NEGATIVE)
 8002978:	e03e      	b.n	80029f8 <UI_Control+0x484>
				}
			}
			else if((led->Led_Cnt >= 100)&&(led->Led_Cnt < 150))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	881b      	ldrh	r3, [r3, #0]
 800297e:	2b63      	cmp	r3, #99	; 0x63
 8002980:	d91b      	bls.n	80029ba <UI_Control+0x446>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	881b      	ldrh	r3, [r3, #0]
 8002986:	2b95      	cmp	r3, #149	; 0x95
 8002988:	d817      	bhi.n	80029ba <UI_Control+0x446>
			{
				if(led->Logic == eUIL_NEGATIVE)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	7b1b      	ldrb	r3, [r3, #12]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d109      	bne.n	80029a6 <UI_Control+0x432>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6858      	ldr	r0, [r3, #4]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	b29b      	uxth	r3, r3
 800299c:	2200      	movs	r2, #0
 800299e:	4619      	mov	r1, r3
 80029a0:	f003 f866 	bl	8005a70 <HAL_GPIO_WritePin>
				if(led->Logic == eUIL_NEGATIVE)
 80029a4:	e028      	b.n	80029f8 <UI_Control+0x484>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6858      	ldr	r0, [r3, #4]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	b29b      	uxth	r3, r3
 80029b0:	2201      	movs	r2, #1
 80029b2:	4619      	mov	r1, r3
 80029b4:	f003 f85c 	bl	8005a70 <HAL_GPIO_WritePin>
				if(led->Logic == eUIL_NEGATIVE)
 80029b8:	e01e      	b.n	80029f8 <UI_Control+0x484>
				}	
			}
			else if((led->Led_Cnt >= 150)&&(led->Led_Cnt < 200))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	881b      	ldrh	r3, [r3, #0]
 80029be:	2b95      	cmp	r3, #149	; 0x95
 80029c0:	d91a      	bls.n	80029f8 <UI_Control+0x484>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	881b      	ldrh	r3, [r3, #0]
 80029c6:	2bc7      	cmp	r3, #199	; 0xc7
 80029c8:	d816      	bhi.n	80029f8 <UI_Control+0x484>
			{
				if(led->Logic == eUIL_NEGATIVE)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	7b1b      	ldrb	r3, [r3, #12]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d109      	bne.n	80029e6 <UI_Control+0x472>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6858      	ldr	r0, [r3, #4]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	b29b      	uxth	r3, r3
 80029dc:	2201      	movs	r2, #1
 80029de:	4619      	mov	r1, r3
 80029e0:	f003 f846 	bl	8005a70 <HAL_GPIO_WritePin>
 80029e4:	e008      	b.n	80029f8 <UI_Control+0x484>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6858      	ldr	r0, [r3, #4]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	b29b      	uxth	r3, r3
 80029f0:	2200      	movs	r2, #0
 80029f2:	4619      	mov	r1, r3
 80029f4:	f003 f83c 	bl	8005a70 <HAL_GPIO_WritePin>
				}
			}

			if(led->Led_Cnt >= 200)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	881b      	ldrh	r3, [r3, #0]
 80029fc:	2bc7      	cmp	r3, #199	; 0xc7
 80029fe:	d90d      	bls.n	8002a1c <UI_Control+0x4a8>
			{
				led->Led_Cnt = 0;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	801a      	strh	r2, [r3, #0]
			}			
			
			break;
 8002a06:	e009      	b.n	8002a1c <UI_Control+0x4a8>
		default:
			break;
 8002a08:	bf00      	nop
 8002a0a:	e008      	b.n	8002a1e <UI_Control+0x4aa>
			break;
 8002a0c:	bf00      	nop
 8002a0e:	e006      	b.n	8002a1e <UI_Control+0x4aa>
			break;
 8002a10:	bf00      	nop
 8002a12:	e004      	b.n	8002a1e <UI_Control+0x4aa>
			break;
 8002a14:	bf00      	nop
 8002a16:	e002      	b.n	8002a1e <UI_Control+0x4aa>
			break;
 8002a18:	bf00      	nop
 8002a1a:	e000      	b.n	8002a1e <UI_Control+0x4aa>
			break;
 8002a1c:	bf00      	nop
	}
	
	if(led->Led_Cnt < 0xFFFF)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	881b      	ldrh	r3, [r3, #0]
 8002a22:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d005      	beq.n	8002a36 <UI_Control+0x4c2>
	{
		led->Led_Cnt++;		
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	881b      	ldrh	r3, [r3, #0]
 8002a2e:	3301      	adds	r3, #1
 8002a30:	b29a      	uxth	r2, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	801a      	strh	r2, [r3, #0]
	}	
}
 8002a36:	bf00      	nop
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop

08002a40 <VAR_Init>:

int16_t mDummyVar = 0x8000;


void VAR_Init(void)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
	int i;
	for(i = 0; i < NUM_OF_VARIABLES; i++)
 8002a46:	2300      	movs	r3, #0
 8002a48:	607b      	str	r3, [r7, #4]
 8002a4a:	e013      	b.n	8002a74 <VAR_Init+0x34>
	{
		Vars[i].valid = 0;
 8002a4c:	4a0f      	ldr	r2, [pc, #60]	; (8002a8c <VAR_Init+0x4c>)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2100      	movs	r1, #0
 8002a52:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		Vars[i].local = 0;
 8002a56:	4a0d      	ldr	r2, [pc, #52]	; (8002a8c <VAR_Init+0x4c>)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	4413      	add	r3, r2
 8002a5e:	2200      	movs	r2, #0
 8002a60:	705a      	strb	r2, [r3, #1]
		Vars[i].value = 0;
 8002a62:	4a0a      	ldr	r2, [pc, #40]	; (8002a8c <VAR_Init+0x4c>)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	4413      	add	r3, r2
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	805a      	strh	r2, [r3, #2]
	for(i = 0; i < NUM_OF_VARIABLES; i++)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	3301      	adds	r3, #1
 8002a72:	607b      	str	r3, [r7, #4]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8002a7a:	dbe7      	blt.n	8002a4c <VAR_Init+0xc>
	}
}
 8002a7c:	bf00      	nop
 8002a7e:	bf00      	nop
 8002a80:	370c      	adds	r7, #12
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop
 8002a8c:	20000ab0 	.word	0x20000ab0

08002a90 <VAR_GetVariable>:

int16_t VAR_GetVariable(uint16_t varId, uint16_t* invalid)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	4603      	mov	r3, r0
 8002a98:	6039      	str	r1, [r7, #0]
 8002a9a:	80fb      	strh	r3, [r7, #6]
	if (varId < NUM_OF_VARIABLES)
 8002a9c:	88fb      	ldrh	r3, [r7, #6]
 8002a9e:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8002aa2:	d216      	bcs.n	8002ad2 <VAR_GetVariable+0x42>
	{
		if(Vars[varId].valid == 0)
 8002aa4:	88fb      	ldrh	r3, [r7, #6]
 8002aa6:	4a13      	ldr	r2, [pc, #76]	; (8002af4 <VAR_GetVariable+0x64>)
 8002aa8:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d109      	bne.n	8002ac4 <VAR_GetVariable+0x34>
		{
			if (invalid != NULL) *invalid |= INVALID_FLAG;
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d006      	beq.n	8002ac4 <VAR_GetVariable+0x34>
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	881b      	ldrh	r3, [r3, #0]
 8002aba:	f043 0301 	orr.w	r3, r3, #1
 8002abe:	b29a      	uxth	r2, r3
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	801a      	strh	r2, [r3, #0]
		}
		return Vars[varId].value;
 8002ac4:	88fb      	ldrh	r3, [r7, #6]
 8002ac6:	4a0b      	ldr	r2, [pc, #44]	; (8002af4 <VAR_GetVariable+0x64>)
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	4413      	add	r3, r2
 8002acc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002ad0:	e00a      	b.n	8002ae8 <VAR_GetVariable+0x58>
	}
	else
	{
		if (invalid != NULL) *invalid |= INVALID_FLAG;
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d006      	beq.n	8002ae6 <VAR_GetVariable+0x56>
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	881b      	ldrh	r3, [r3, #0]
 8002adc:	f043 0301 	orr.w	r3, r3, #1
 8002ae0:	b29a      	uxth	r2, r3
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	801a      	strh	r2, [r3, #0]
		return 0;
 8002ae6:	2300      	movs	r3, #0
	}
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	370c      	adds	r7, #12
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr
 8002af4:	20000ab0 	.word	0x20000ab0

08002af8 <VAR_SetVariable>:
		return &(Vars[varId].value);
	}
}

void VAR_SetVariable(uint16_t varId, int16_t value, uint8_t valid)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	4603      	mov	r3, r0
 8002b00:	80fb      	strh	r3, [r7, #6]
 8002b02:	460b      	mov	r3, r1
 8002b04:	80bb      	strh	r3, [r7, #4]
 8002b06:	4613      	mov	r3, r2
 8002b08:	70fb      	strb	r3, [r7, #3]
	if (varId < NUM_OF_VARIABLES)
 8002b0a:	88fb      	ldrh	r3, [r7, #6]
 8002b0c:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8002b10:	d20a      	bcs.n	8002b28 <VAR_SetVariable+0x30>
	{
		Vars[varId].valid = valid;
 8002b12:	88fb      	ldrh	r3, [r7, #6]
 8002b14:	4907      	ldr	r1, [pc, #28]	; (8002b34 <VAR_SetVariable+0x3c>)
 8002b16:	78fa      	ldrb	r2, [r7, #3]
 8002b18:	f801 2023 	strb.w	r2, [r1, r3, lsl #2]
		Vars[varId].value = value;
 8002b1c:	88fb      	ldrh	r3, [r7, #6]
 8002b1e:	4a05      	ldr	r2, [pc, #20]	; (8002b34 <VAR_SetVariable+0x3c>)
 8002b20:	009b      	lsls	r3, r3, #2
 8002b22:	4413      	add	r3, r2
 8002b24:	88ba      	ldrh	r2, [r7, #4]
 8002b26:	805a      	strh	r2, [r3, #2]
	}
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr
 8002b34:	20000ab0 	.word	0x20000ab0

08002b38 <CB_Create>:
 // s_CanTxMsg Msg;

	

CB_handle CB_Create(uint8_t elementsize, uint16_t length)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	4603      	mov	r3, r0
 8002b40:	460a      	mov	r2, r1
 8002b42:	71fb      	strb	r3, [r7, #7]
 8002b44:	4613      	mov	r3, r2
 8002b46:	80bb      	strh	r3, [r7, #4]
	CB_handle cb = malloc(sizeof(s_CB)); 
 8002b48:	2010      	movs	r0, #16
 8002b4a:	f008 fc47 	bl	800b3dc <malloc>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	60fb      	str	r3, [r7, #12]
	cb->buff = malloc (length * elementsize);  // TBD : check pointer
 8002b52:	88bb      	ldrh	r3, [r7, #4]
 8002b54:	79fa      	ldrb	r2, [r7, #7]
 8002b56:	fb02 f303 	mul.w	r3, r2, r3
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f008 fc3e 	bl	800b3dc <malloc>
 8002b60:	4603      	mov	r3, r0
 8002b62:	461a      	mov	r2, r3
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	601a      	str	r2, [r3, #0]
	cb->length = length;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	88ba      	ldrh	r2, [r7, #4]
 8002b6c:	80da      	strh	r2, [r3, #6]
	cb->head = 0;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2200      	movs	r2, #0
 8002b72:	811a      	strh	r2, [r3, #8]
	cb->tail = 0;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2200      	movs	r2, #0
 8002b78:	815a      	strh	r2, [r3, #10]
	cb->full = 0;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	731a      	strb	r2, [r3, #12]
	cb->sizeOfElement = elementsize;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	79fa      	ldrb	r2, [r7, #7]
 8002b84:	711a      	strb	r2, [r3, #4]
	
	
	return cb;
 8002b86:	68fb      	ldr	r3, [r7, #12]
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3710      	adds	r7, #16
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <CB_IsEmpty>:
	return noi;
	
}

uint8_t CB_IsEmpty(CB_handle cb)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
	if (cb!= NULL)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d00e      	beq.n	8002bbc <CB_IsEmpty+0x2c>
	{
		return (!cb->full && (cb->head == cb->tail));
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	7b1b      	ldrb	r3, [r3, #12]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d107      	bne.n	8002bb6 <CB_IsEmpty+0x26>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	891a      	ldrh	r2, [r3, #8]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	895b      	ldrh	r3, [r3, #10]
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d101      	bne.n	8002bb6 <CB_IsEmpty+0x26>
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e000      	b.n	8002bb8 <CB_IsEmpty+0x28>
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	e000      	b.n	8002bbe <CB_IsEmpty+0x2e>
	}
	return 1; 
 8002bbc:	2301      	movs	r3, #1
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	370c      	adds	r7, #12
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr

08002bca <CB_Probe>:

// Gets the item from the buffer, but do not remove it from the buffer
// To remove the intem, call CB_Probe() + CB_Remove(), or use CB_Get() to get and remove in one step 

uint8_t CB_Probe(CB_handle cb, uint8_t * item)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b082      	sub	sp, #8
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	6078      	str	r0, [r7, #4]
 8002bd2:	6039      	str	r1, [r7, #0]
	if (cb!= NULL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d01f      	beq.n	8002c1a <CB_Probe+0x50>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bda:	b672      	cpsid	i
}
 8002bdc:	bf00      	nop
	{

		
		__disable_irq();
			if(!CB_IsEmpty(cb))
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f7ff ffd6 	bl	8002b90 <CB_IsEmpty>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d113      	bne.n	8002c12 <CB_Probe+0x48>
			{
				
				memcpy(item, &cb->buff[cb->tail * cb->sizeOfElement], cb->sizeOfElement);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	8952      	ldrh	r2, [r2, #10]
 8002bf2:	4611      	mov	r1, r2
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	7912      	ldrb	r2, [r2, #4]
 8002bf8:	fb01 f202 	mul.w	r2, r1, r2
 8002bfc:	1899      	adds	r1, r3, r2
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	791b      	ldrb	r3, [r3, #4]
 8002c02:	461a      	mov	r2, r3
 8002c04:	6838      	ldr	r0, [r7, #0]
 8002c06:	f008 fbf9 	bl	800b3fc <memcpy>
  __ASM volatile ("cpsie i" : : : "memory");
 8002c0a:	b662      	cpsie	i
}
 8002c0c:	bf00      	nop
				//cb->tail = (cb->tail + 1) % cb->length;
				//cb->full = 0;
				__enable_irq();
				return 0;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	e004      	b.n	8002c1c <CB_Probe+0x52>
  __ASM volatile ("cpsie i" : : : "memory");
 8002c12:	b662      	cpsie	i
}
 8002c14:	bf00      	nop

			}
			else  // empty buffer
			{
				__enable_irq();
				return 1;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e000      	b.n	8002c1c <CB_Probe+0x52>
			}
		}

	// TBD assert
	return 1;
 8002c1a:	2301      	movs	r3, #1

}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3708      	adds	r7, #8
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <CB_Remove>:


// Removes the item from the buffer, use together with CB_Probe()
uint8_t CB_Remove(CB_handle cb)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
	if (cb!= NULL)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d01f      	beq.n	8002c72 <CB_Remove+0x4e>
  __ASM volatile ("cpsid i" : : : "memory");
 8002c32:	b672      	cpsid	i
}
 8002c34:	bf00      	nop
	{
		
		__disable_irq();
			if(!CB_IsEmpty(cb))
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f7ff ffaa 	bl	8002b90 <CB_IsEmpty>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d113      	bne.n	8002c6a <CB_Remove+0x46>
			{
				cb->tail = (cb->tail + 1) % cb->length;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	895b      	ldrh	r3, [r3, #10]
 8002c46:	3301      	adds	r3, #1
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	88d2      	ldrh	r2, [r2, #6]
 8002c4c:	fb93 f1f2 	sdiv	r1, r3, r2
 8002c50:	fb01 f202 	mul.w	r2, r1, r2
 8002c54:	1a9b      	subs	r3, r3, r2
 8002c56:	b29a      	uxth	r2, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	815a      	strh	r2, [r3, #10]
				cb->full = 0;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	731a      	strb	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8002c62:	b662      	cpsie	i
}
 8002c64:	bf00      	nop
				__enable_irq();
				return 0;
 8002c66:	2300      	movs	r3, #0
 8002c68:	e004      	b.n	8002c74 <CB_Remove+0x50>
  __ASM volatile ("cpsie i" : : : "memory");
 8002c6a:	b662      	cpsie	i
}
 8002c6c:	bf00      	nop

			}
			else  // empty buffer
			{
				__enable_irq();
				return 1;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e000      	b.n	8002c74 <CB_Remove+0x50>
			}
		}

	// TBD assert
	return 1;
 8002c72:	2301      	movs	r3, #1

}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3708      	adds	r7, #8
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <CB_Get>:


uint8_t CB_Get(CB_handle cb, uint8_t * item)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	6039      	str	r1, [r7, #0]
	if (cb!= NULL)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d02f      	beq.n	8002cec <CB_Get+0x70>
  __ASM volatile ("cpsid i" : : : "memory");
 8002c8c:	b672      	cpsid	i
}
 8002c8e:	bf00      	nop
	{
		
		__disable_irq();
			if(!CB_IsEmpty(cb))
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f7ff ff7d 	bl	8002b90 <CB_IsEmpty>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d123      	bne.n	8002ce4 <CB_Get+0x68>
			{
				
				memcpy(item, &cb->buff[cb->tail * cb->sizeOfElement], cb->sizeOfElement);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	8952      	ldrh	r2, [r2, #10]
 8002ca4:	4611      	mov	r1, r2
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	7912      	ldrb	r2, [r2, #4]
 8002caa:	fb01 f202 	mul.w	r2, r1, r2
 8002cae:	1899      	adds	r1, r3, r2
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	791b      	ldrb	r3, [r3, #4]
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	6838      	ldr	r0, [r7, #0]
 8002cb8:	f008 fba0 	bl	800b3fc <memcpy>
				cb->tail = (cb->tail + 1) % cb->length;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	895b      	ldrh	r3, [r3, #10]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	687a      	ldr	r2, [r7, #4]
 8002cc4:	88d2      	ldrh	r2, [r2, #6]
 8002cc6:	fb93 f1f2 	sdiv	r1, r3, r2
 8002cca:	fb01 f202 	mul.w	r2, r1, r2
 8002cce:	1a9b      	subs	r3, r3, r2
 8002cd0:	b29a      	uxth	r2, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	815a      	strh	r2, [r3, #10]
				cb->full = 0;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	731a      	strb	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8002cdc:	b662      	cpsie	i
}
 8002cde:	bf00      	nop
				__enable_irq();
				return 0;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	e004      	b.n	8002cee <CB_Get+0x72>
  __ASM volatile ("cpsie i" : : : "memory");
 8002ce4:	b662      	cpsie	i
}
 8002ce6:	bf00      	nop

			}
			else  // empty buffer
			{
				__enable_irq();
				return 1;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e000      	b.n	8002cee <CB_Get+0x72>
			}
		}

	// TBD assert
	return 1;
 8002cec:	2301      	movs	r3, #1

}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3708      	adds	r7, #8
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <CB_Put>:


uint8_t CB_Put(CB_handle cb, uint8_t* item)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b082      	sub	sp, #8
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
 8002cfe:	6039      	str	r1, [r7, #0]
	
	if (cb != NULL)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d03b      	beq.n	8002d7e <CB_Put+0x88>
	{	
		memcpy(&cb->buff[cb->head * cb->sizeOfElement],item, cb->sizeOfElement);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	8912      	ldrh	r2, [r2, #8]
 8002d0e:	4611      	mov	r1, r2
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	7912      	ldrb	r2, [r2, #4]
 8002d14:	fb01 f202 	mul.w	r2, r1, r2
 8002d18:	1898      	adds	r0, r3, r2
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	791b      	ldrb	r3, [r3, #4]
 8002d1e:	461a      	mov	r2, r3
 8002d20:	6839      	ldr	r1, [r7, #0]
 8002d22:	f008 fb6b 	bl	800b3fc <memcpy>
		if(cb->full)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	7b1b      	ldrb	r3, [r3, #12]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d00c      	beq.n	8002d48 <CB_Put+0x52>
		{
			cb->tail = (cb->tail + 1) % cb->length;		
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	895b      	ldrh	r3, [r3, #10]
 8002d32:	3301      	adds	r3, #1
 8002d34:	687a      	ldr	r2, [r7, #4]
 8002d36:	88d2      	ldrh	r2, [r2, #6]
 8002d38:	fb93 f1f2 	sdiv	r1, r3, r2
 8002d3c:	fb01 f202 	mul.w	r2, r1, r2
 8002d40:	1a9b      	subs	r3, r3, r2
 8002d42:	b29a      	uxth	r2, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	815a      	strh	r2, [r3, #10]
		}
		cb->head = (cb->head + 1) % cb->length;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	891b      	ldrh	r3, [r3, #8]
 8002d4c:	3301      	adds	r3, #1
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	88d2      	ldrh	r2, [r2, #6]
 8002d52:	fb93 f1f2 	sdiv	r1, r3, r2
 8002d56:	fb01 f202 	mul.w	r2, r1, r2
 8002d5a:	1a9b      	subs	r3, r3, r2
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	811a      	strh	r2, [r3, #8]
		cb->full = (cb->head == cb->tail? 1 : 0);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	891a      	ldrh	r2, [r3, #8]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	895b      	ldrh	r3, [r3, #10]
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	bf0c      	ite	eq
 8002d6e:	2301      	moveq	r3, #1
 8002d70:	2300      	movne	r3, #0
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	461a      	mov	r2, r3
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	731a      	strb	r2, [r3, #12]

		return 0;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	e000      	b.n	8002d80 <CB_Put+0x8a>
	}
	else
	{
		return 1;
 8002d7e:	2301      	movs	r3, #1
	}
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3708      	adds	r7, #8
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <WDG_Init>:
#include "main.h"
#include "watchdog.h"


void WDG_Init(uint32_t period_ms)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
	__HAL_DBGMCU_FREEZE_IWDG();  // stop the watchdog in debug mode
 8002d90:	4b0e      	ldr	r3, [pc, #56]	; (8002dcc <WDG_Init+0x44>)
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	4a0d      	ldr	r2, [pc, #52]	; (8002dcc <WDG_Init+0x44>)
 8002d96:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002d9a:	6093      	str	r3, [r2, #8]
	if (period_ms > 32000)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8002da2:	d902      	bls.n	8002daa <WDG_Init+0x22>
	{
		period_ms = 32000;
 8002da4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8002da8:	607b      	str	r3, [r7, #4]
	}
	hiwdg.Instance = IWDG;
 8002daa:	4b09      	ldr	r3, [pc, #36]	; (8002dd0 <WDG_Init+0x48>)
 8002dac:	4a09      	ldr	r2, [pc, #36]	; (8002dd4 <WDG_Init+0x4c>)
 8002dae:	601a      	str	r2, [r3, #0]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8002db0:	4b07      	ldr	r3, [pc, #28]	; (8002dd0 <WDG_Init+0x48>)
 8002db2:	2206      	movs	r2, #6
 8002db4:	605a      	str	r2, [r3, #4]
	hiwdg.Init.Reload = period_ms/8;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	08db      	lsrs	r3, r3, #3
 8002dba:	4a05      	ldr	r2, [pc, #20]	; (8002dd0 <WDG_Init+0x48>)
 8002dbc:	6093      	str	r3, [r2, #8]
	HAL_IWDG_Init(&hiwdg);
 8002dbe:	4804      	ldr	r0, [pc, #16]	; (8002dd0 <WDG_Init+0x48>)
 8002dc0:	f005 f9e4 	bl	800818c <HAL_IWDG_Init>
}
 8002dc4:	bf00      	nop
 8002dc6:	3708      	adds	r7, #8
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	e0042000 	.word	0xe0042000
 8002dd0:	2000113c 	.word	0x2000113c
 8002dd4:	40003000 	.word	0x40003000

08002dd8 <WDG_Refresh>:

void WDG_Refresh()
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&hiwdg);
 8002ddc:	4802      	ldr	r0, [pc, #8]	; (8002de8 <WDG_Refresh+0x10>)
 8002dde:	f005 fa17 	bl	8008210 <HAL_IWDG_Refresh>
}
 8002de2:	bf00      	nop
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	2000113c 	.word	0x2000113c

08002dec <APP_Init>:

uint8_t mFanPct = 20;

// public methods
void APP_Init(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b090      	sub	sp, #64	; 0x40
 8002df0:	af00      	add	r7, sp, #0
	sUIHwInit uihw;


	Scheduler_Init();
 8002df2:	f000 ffbf 	bl	8003d74 <Scheduler_Init>
	OW_Init();
 8002df6:	f7fe f8d5 	bl	8000fa4 <OW_Init>
	TEMP_Init();
 8002dfa:	f7ff f943 	bl	8002084 <TEMP_Init>
	VAR_Init();
 8002dfe:	f7ff fe1f 	bl	8002a40 <VAR_Init>
	MCAN_Init(&hcan1, THIS_NODE);
 8002e02:	2105      	movs	r1, #5
 8002e04:	486f      	ldr	r0, [pc, #444]	; (8002fc4 <APP_Init+0x1d8>)
 8002e06:	f7fd fe07 	bl	8000a18 <MCAN_Init>
	COM_Init(THIS_NODE);
 8002e0a:	2005      	movs	r0, #5
 8002e0c:	f7fd fc3a 	bl	8000684 <COM_Init>
	SENS_Init();
 8002e10:	f7fe fdb4 	bl	800197c <SENS_Init>
	WDG_Init(3000);
 8002e14:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002e18:	f7ff ffb6 	bl	8002d88 <WDG_Init>
	RECON_Init();
 8002e1c:	f000 f98c 	bl	8003138 <RECON_Init>


  /*Assign pins for onboard UI  */
	uihw.Led_Life.Pin = LD2_Pin;
 8002e20:	2320      	movs	r3, #32
 8002e22:	60bb      	str	r3, [r7, #8]
	uihw.Led_Life.Port = LD2_GPIO_Port;
 8002e24:	4b68      	ldr	r3, [pc, #416]	; (8002fc8 <APP_Init+0x1dc>)
 8002e26:	607b      	str	r3, [r7, #4]
	uihw.Led_Life.Logic = eUIL_POSITIVE;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	733b      	strb	r3, [r7, #12]

	uihw.Led_R.Pin = LED_R_Pin;
 8002e2c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002e30:	617b      	str	r3, [r7, #20]
	uihw.Led_R.Port = LED_R_GPIO_Port;
 8002e32:	4b66      	ldr	r3, [pc, #408]	; (8002fcc <APP_Init+0x1e0>)
 8002e34:	613b      	str	r3, [r7, #16]
	uihw.Led_R.Logic = eUIL_NEGATIVE;
 8002e36:	2300      	movs	r3, #0
 8002e38:	763b      	strb	r3, [r7, #24]

	uihw.Led_G.Pin = LED_G_Pin;
 8002e3a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e3e:	623b      	str	r3, [r7, #32]
	uihw.Led_G.Port = LED_G_GPIO_Port;
 8002e40:	4b62      	ldr	r3, [pc, #392]	; (8002fcc <APP_Init+0x1e0>)
 8002e42:	61fb      	str	r3, [r7, #28]
	uihw.Led_G.Logic = eUIL_NEGATIVE;
 8002e44:	2300      	movs	r3, #0
 8002e46:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	uihw.Led_B.Pin = LED_B_Pin;
 8002e4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
	uihw.Led_B.Port = LED_B_GPIO_Port;
 8002e50:	4b5e      	ldr	r3, [pc, #376]	; (8002fcc <APP_Init+0x1e0>)
 8002e52:	62bb      	str	r3, [r7, #40]	; 0x28
	uihw.Led_B.Logic = eUIL_NEGATIVE;
 8002e54:	2300      	movs	r3, #0
 8002e56:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

	uihw.Buzzer.Pin = BUZZ_Pin;
 8002e5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e5e:	63bb      	str	r3, [r7, #56]	; 0x38
	uihw.Buzzer.Port = BUZZ_GPIO_Port;
 8002e60:	4b5a      	ldr	r3, [pc, #360]	; (8002fcc <APP_Init+0x1e0>)
 8002e62:	637b      	str	r3, [r7, #52]	; 0x34
	uihw.Buzzer.Logic = eUIL_POSITIVE;
 8002e64:	2301      	movs	r3, #1
 8002e66:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

	UI_Init(&uihw);
 8002e6a:	1d3b      	adds	r3, r7, #4
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f7ff fac9 	bl	8002404 <UI_Init>
	UI_LED_Life_SetMode(eUI_BLINKING_SLOW);
 8002e72:	2002      	movs	r0, #2
 8002e74:	f7ff fb66 	bl	8002544 <UI_LED_Life_SetMode>
	/*Gestures definition*/


	/* Temperature sensors configuration */
	// define hardware OW busses
	TEMP_AddHwBus(0,OW1_GPIO_Port, OW1_Pin);
 8002e78:	2208      	movs	r2, #8
 8002e7a:	4955      	ldr	r1, [pc, #340]	; (8002fd0 <APP_Init+0x1e4>)
 8002e7c:	2000      	movs	r0, #0
 8002e7e:	f7ff fa39 	bl	80022f4 <TEMP_AddHwBus>

	// assign TEMP sensors on OW1 :
	// default sensor assignment:
	TEMP_AssignSensor(T305, VAR_TEMP_RECU_WC, 0);
 8002e82:	2200      	movs	r2, #0
 8002e84:	2183      	movs	r1, #131	; 0x83
 8002e86:	201e      	movs	r0, #30
 8002e88:	f7ff fa54 	bl	8002334 <TEMP_AssignSensor>
	//TEMP_AssignSensor(T309, VAR_TEMP_RECU_WH, 0);
	TEMP_AssignSensor(T115, VAR_TEMP_RECU_FC, 0);
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	2180      	movs	r1, #128	; 0x80
 8002e90:	2018      	movs	r0, #24
 8002e92:	f7ff fa4f 	bl	8002334 <TEMP_AssignSensor>

	/* assign SENSIRION sensors  */

  // I2C1
  //DP Fresh
  mSS.BusHandle = &hi2c1;
 8002e96:	4b4f      	ldr	r3, [pc, #316]	; (8002fd4 <APP_Init+0x1e8>)
 8002e98:	4a4f      	ldr	r2, [pc, #316]	; (8002fd8 <APP_Init+0x1ec>)
 8002e9a:	605a      	str	r2, [r3, #4]
  mSS.Id = 1;
 8002e9c:	4b4d      	ldr	r3, [pc, #308]	; (8002fd4 <APP_Init+0x1e8>)
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	701a      	strb	r2, [r3, #0]
  mSS.Type = st_SDP810_125;
 8002ea2:	4b4c      	ldr	r3, [pc, #304]	; (8002fd4 <APP_Init+0x1e8>)
 8002ea4:	2203      	movs	r2, #3
 8002ea6:	705a      	strb	r2, [r3, #1]
  mSS.VarId_1 = VAR_DP_RECU_F;
 8002ea8:	4b4a      	ldr	r3, [pc, #296]	; (8002fd4 <APP_Init+0x1e8>)
 8002eaa:	228a      	movs	r2, #138	; 0x8a
 8002eac:	811a      	strh	r2, [r3, #8]
  SENS_AddSensor(mSS);
 8002eae:	4b49      	ldr	r3, [pc, #292]	; (8002fd4 <APP_Init+0x1e8>)
 8002eb0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002eb4:	f7fe fd74 	bl	80019a0 <SENS_AddSensor>

  // CO2 waste hot
  mSS.BusHandle = &hi2c1;
 8002eb8:	4b46      	ldr	r3, [pc, #280]	; (8002fd4 <APP_Init+0x1e8>)
 8002eba:	4a47      	ldr	r2, [pc, #284]	; (8002fd8 <APP_Init+0x1ec>)
 8002ebc:	605a      	str	r2, [r3, #4]
  mSS.Id = 2;
 8002ebe:	4b45      	ldr	r3, [pc, #276]	; (8002fd4 <APP_Init+0x1e8>)
 8002ec0:	2202      	movs	r2, #2
 8002ec2:	701a      	strb	r2, [r3, #0]
  mSS.Type = st_SCD4x;
 8002ec4:	4b43      	ldr	r3, [pc, #268]	; (8002fd4 <APP_Init+0x1e8>)
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	705a      	strb	r2, [r3, #1]
  mSS.VarId_1 = VAR_CO2_RECU;
 8002eca:	4b42      	ldr	r3, [pc, #264]	; (8002fd4 <APP_Init+0x1e8>)
 8002ecc:	2289      	movs	r2, #137	; 0x89
 8002ece:	811a      	strh	r2, [r3, #8]
  SENS_AddSensor(mSS);
 8002ed0:	4b40      	ldr	r3, [pc, #256]	; (8002fd4 <APP_Init+0x1e8>)
 8002ed2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002ed6:	f7fe fd63 	bl	80019a0 <SENS_AddSensor>

  // RH + Temp waste hot
  mSS.BusHandle = &hi2c1;
 8002eda:	4b3e      	ldr	r3, [pc, #248]	; (8002fd4 <APP_Init+0x1e8>)
 8002edc:	4a3e      	ldr	r2, [pc, #248]	; (8002fd8 <APP_Init+0x1ec>)
 8002ede:	605a      	str	r2, [r3, #4]
  mSS.Id = 4;
 8002ee0:	4b3c      	ldr	r3, [pc, #240]	; (8002fd4 <APP_Init+0x1e8>)
 8002ee2:	2204      	movs	r2, #4
 8002ee4:	701a      	strb	r2, [r3, #0]
  mSS.Type = st_SHT4x;
 8002ee6:	4b3b      	ldr	r3, [pc, #236]	; (8002fd4 <APP_Init+0x1e8>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	705a      	strb	r2, [r3, #1]
  mSS.VarId_1 = VAR_TEMP_RECU_WH;
 8002eec:	4b39      	ldr	r3, [pc, #228]	; (8002fd4 <APP_Init+0x1e8>)
 8002eee:	2282      	movs	r2, #130	; 0x82
 8002ef0:	811a      	strh	r2, [r3, #8]
  mSS.VarId_2 = VAR_RH_RECU_WH;
 8002ef2:	4b38      	ldr	r3, [pc, #224]	; (8002fd4 <APP_Init+0x1e8>)
 8002ef4:	2285      	movs	r2, #133	; 0x85
 8002ef6:	815a      	strh	r2, [r3, #10]
  SENS_AddSensor(mSS);
 8002ef8:	4b36      	ldr	r3, [pc, #216]	; (8002fd4 <APP_Init+0x1e8>)
 8002efa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002efe:	f7fe fd4f 	bl	80019a0 <SENS_AddSensor>


  // I2C2
  //DP Waste
  mSS.BusHandle = &hi2c2;
 8002f02:	4b34      	ldr	r3, [pc, #208]	; (8002fd4 <APP_Init+0x1e8>)
 8002f04:	4a35      	ldr	r2, [pc, #212]	; (8002fdc <APP_Init+0x1f0>)
 8002f06:	605a      	str	r2, [r3, #4]
  mSS.Id = 3;
 8002f08:	4b32      	ldr	r3, [pc, #200]	; (8002fd4 <APP_Init+0x1e8>)
 8002f0a:	2203      	movs	r2, #3
 8002f0c:	701a      	strb	r2, [r3, #0]
  mSS.Type = st_SDP810_125;
 8002f0e:	4b31      	ldr	r3, [pc, #196]	; (8002fd4 <APP_Init+0x1e8>)
 8002f10:	2203      	movs	r2, #3
 8002f12:	705a      	strb	r2, [r3, #1]
  mSS.VarId_1 = VAR_DP_RECU_W;
 8002f14:	4b2f      	ldr	r3, [pc, #188]	; (8002fd4 <APP_Init+0x1e8>)
 8002f16:	228b      	movs	r2, #139	; 0x8b
 8002f18:	811a      	strh	r2, [r3, #8]
  SENS_AddSensor(mSS);
 8002f1a:	4b2e      	ldr	r3, [pc, #184]	; (8002fd4 <APP_Init+0x1e8>)
 8002f1c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002f20:	f7fe fd3e 	bl	80019a0 <SENS_AddSensor>


  // RH + Temp fresh  hot
  mSS.BusHandle = &hi2c2;
 8002f24:	4b2b      	ldr	r3, [pc, #172]	; (8002fd4 <APP_Init+0x1e8>)
 8002f26:	4a2d      	ldr	r2, [pc, #180]	; (8002fdc <APP_Init+0x1f0>)
 8002f28:	605a      	str	r2, [r3, #4]
  mSS.Id = 0;
 8002f2a:	4b2a      	ldr	r3, [pc, #168]	; (8002fd4 <APP_Init+0x1e8>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	701a      	strb	r2, [r3, #0]
  mSS.Type = st_SHT4x;
 8002f30:	4b28      	ldr	r3, [pc, #160]	; (8002fd4 <APP_Init+0x1e8>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	705a      	strb	r2, [r3, #1]
  mSS.VarId_1 = VAR_TEMP_RECU_FH;
 8002f36:	4b27      	ldr	r3, [pc, #156]	; (8002fd4 <APP_Init+0x1e8>)
 8002f38:	2281      	movs	r2, #129	; 0x81
 8002f3a:	811a      	strh	r2, [r3, #8]
  mSS.VarId_2 = VAR_RH_RECU_FH;
 8002f3c:	4b25      	ldr	r3, [pc, #148]	; (8002fd4 <APP_Init+0x1e8>)
 8002f3e:	2284      	movs	r2, #132	; 0x84
 8002f40:	815a      	strh	r2, [r3, #10]
  SENS_AddSensor(mSS);
 8002f42:	4b24      	ldr	r3, [pc, #144]	; (8002fd4 <APP_Init+0x1e8>)
 8002f44:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002f48:	f7fe fd2a 	bl	80019a0 <SENS_AddSensor>



	/* Configure CAN streamed variables */

	COM_AddStreamedVariable(VAR_TEMP_RECU_WC, 3000);
 8002f4c:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8002f50:	2083      	movs	r0, #131	; 0x83
 8002f52:	f7fd fc3f 	bl	80007d4 <COM_AddStreamedVariable>
	COM_AddStreamedVariable(VAR_TEMP_RECU_WH, 3000);
 8002f56:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8002f5a:	2082      	movs	r0, #130	; 0x82
 8002f5c:	f7fd fc3a 	bl	80007d4 <COM_AddStreamedVariable>
	COM_AddStreamedVariable(VAR_TEMP_RECU_FC, 3000);
 8002f60:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8002f64:	2080      	movs	r0, #128	; 0x80
 8002f66:	f7fd fc35 	bl	80007d4 <COM_AddStreamedVariable>
	COM_AddStreamedVariable(VAR_TEMP_RECU_FH, 3000);
 8002f6a:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8002f6e:	2081      	movs	r0, #129	; 0x81
 8002f70:	f7fd fc30 	bl	80007d4 <COM_AddStreamedVariable>

	COM_AddStreamedVariable(VAR_RH_RECU_FH, 3000);
 8002f74:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8002f78:	2084      	movs	r0, #132	; 0x84
 8002f7a:	f7fd fc2b 	bl	80007d4 <COM_AddStreamedVariable>
	COM_AddStreamedVariable(VAR_RH_RECU_WH, 3000);
 8002f7e:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8002f82:	2085      	movs	r0, #133	; 0x85
 8002f84:	f7fd fc26 	bl	80007d4 <COM_AddStreamedVariable>

	COM_AddStreamedVariable(VAR_CO2_RECU, 3000);
 8002f88:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8002f8c:	2089      	movs	r0, #137	; 0x89
 8002f8e:	f7fd fc21 	bl	80007d4 <COM_AddStreamedVariable>
  COM_AddStreamedVariable(VAR_DP_RECU_F, 3000);
 8002f92:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8002f96:	208a      	movs	r0, #138	; 0x8a
 8002f98:	f7fd fc1c 	bl	80007d4 <COM_AddStreamedVariable>
  COM_AddStreamedVariable(VAR_DP_RECU_W, 3000);
 8002f9c:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8002fa0:	208b      	movs	r0, #139	; 0x8b
 8002fa2:	f7fd fc17 	bl	80007d4 <COM_AddStreamedVariable>


  COM_AddStreamedVariable(VAR_RECU_FAN_F, 3000);
 8002fa6:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8002faa:	208c      	movs	r0, #140	; 0x8c
 8002fac:	f7fd fc12 	bl	80007d4 <COM_AddStreamedVariable>
  COM_AddStreamedVariable(VAR_RECU_FAN_W, 3000);
 8002fb0:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8002fb4:	208d      	movs	r0, #141	; 0x8d
 8002fb6:	f7fd fc0d 	bl	80007d4 <COM_AddStreamedVariable>
	/*configure elmeters*/

//	ELM_AddMeter(ELM_OTHER, EL1_Pin, VAR_CONS_OTHER_WH);


}
 8002fba:	bf00      	nop
 8002fbc:	3740      	adds	r7, #64	; 0x40
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	2000106c 	.word	0x2000106c
 8002fc8:	40020000 	.word	0x40020000
 8002fcc:	40020400 	.word	0x40020400
 8002fd0:	40020800 	.word	0x40020800
 8002fd4:	20001028 	.word	0x20001028
 8002fd8:	20001094 	.word	0x20001094
 8002fdc:	200010e8 	.word	0x200010e8

08002fe0 <APP_Start>:

void APP_Start(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b08a      	sub	sp, #40	; 0x28
 8002fe4:	af00      	add	r7, sp, #0

	MCAN_Start();
 8002fe6:	f7fd fdc5 	bl	8000b74 <MCAN_Start>

	LOG_Startup();
 8002fea:	f7fd fce1 	bl	80009b0 <LOG_Startup>

	while (1)   // endless loop
	{
  Scheduler_Check_Flag();
 8002fee:	f000 ff3b 	bl	8003e68 <Scheduler_Check_Flag>

		s_CanRxMsg rmsg;
		while(1 == COM_GetRxMessage(&rmsg))  // process all messages in buffer
 8002ff2:	e003      	b.n	8002ffc <APP_Start+0x1c>
		{
				ProcessMessage(&rmsg);
 8002ff4:	1d3b      	adds	r3, r7, #4
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f000 f822 	bl	8003040 <ProcessMessage>
		while(1 == COM_GetRxMessage(&rmsg))  // process all messages in buffer
 8002ffc:	1d3b      	adds	r3, r7, #4
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7fd fb50 	bl	80006a4 <COM_GetRxMessage>
 8003004:	4603      	mov	r3, r0
 8003006:	2b01      	cmp	r3, #1
 8003008:	d0f4      	beq.n	8002ff4 <APP_Start+0x14>
	{
 800300a:	e7f0      	b.n	8002fee <APP_Start+0xe>

0800300c <APP_Update_1s>:


}

void APP_Update_1s(void)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
	static uint8_t dayNumber = 0;
	uint8_t newDayNumber = 0;
 8003012:	2300      	movs	r3, #0
 8003014:	73fb      	strb	r3, [r7, #15]
	sDateTime now = RTC_GetTime();
 8003016:	1d3b      	adds	r3, r7, #4
 8003018:	4618      	mov	r0, r3
 800301a:	f7fe fc07 	bl	800182c <RTC_GetTime>
	newDayNumber = now.Day;
 800301e:	79fb      	ldrb	r3, [r7, #7]
 8003020:	73fb      	strb	r3, [r7, #15]
	if (dayNumber != newDayNumber)
 8003022:	4b06      	ldr	r3, [pc, #24]	; (800303c <APP_Update_1s+0x30>)
 8003024:	781b      	ldrb	r3, [r3, #0]
 8003026:	7bfa      	ldrb	r2, [r7, #15]
 8003028:	429a      	cmp	r2, r3
 800302a:	d002      	beq.n	8003032 <APP_Update_1s+0x26>
	{
		dayNumber = newDayNumber;
 800302c:	4a03      	ldr	r2, [pc, #12]	; (800303c <APP_Update_1s+0x30>)
 800302e:	7bfb      	ldrb	r3, [r7, #15]
 8003030:	7013      	strb	r3, [r2, #0]
		// TBD
	}



}
 8003032:	bf00      	nop
 8003034:	3710      	adds	r7, #16
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	20001034 	.word	0x20001034

08003040 <ProcessMessage>:

static void ProcessMessage(s_CanRxMsg* msg)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b086      	sub	sp, #24
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
	uint16_t cmd = msg->header.StdId & 0xFF0;  // maskout nodeid
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	b29b      	uxth	r3, r3
 800304e:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 8003052:	82fb      	strh	r3, [r7, #22]
	//uint8_t producer = msg->header.StdId & 0x00F;  // maskout cmd
	int16_t par1,par2,par3; //,par4;
	uint32_t unixtime = 0;
 8003054:	2300      	movs	r3, #0
 8003056:	613b      	str	r3, [r7, #16]
	par1 = (msg->data[0] << 8) | msg->data[1];
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	7f1b      	ldrb	r3, [r3, #28]
 800305c:	021b      	lsls	r3, r3, #8
 800305e:	b21a      	sxth	r2, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	7f5b      	ldrb	r3, [r3, #29]
 8003064:	b21b      	sxth	r3, r3
 8003066:	4313      	orrs	r3, r2
 8003068:	81fb      	strh	r3, [r7, #14]
	par2 = (msg->data[2] << 8) | msg->data[3];
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	7f9b      	ldrb	r3, [r3, #30]
 800306e:	021b      	lsls	r3, r3, #8
 8003070:	b21a      	sxth	r2, r3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	7fdb      	ldrb	r3, [r3, #31]
 8003076:	b21b      	sxth	r3, r3
 8003078:	4313      	orrs	r3, r2
 800307a:	81bb      	strh	r3, [r7, #12]
	par3 = (msg->data[4] << 8) | msg->data[5];
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003082:	021b      	lsls	r3, r3, #8
 8003084:	b21a      	sxth	r2, r3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800308c:	b21b      	sxth	r3, r3
 800308e:	4313      	orrs	r3, r2
 8003090:	817b      	strh	r3, [r7, #10]
	// par4 = (msg->data[6] << 8) | msg->data[7];

	switch (cmd)
 8003092:	8afb      	ldrh	r3, [r7, #22]
 8003094:	f5b3 6fa2 	cmp.w	r3, #1296	; 0x510
 8003098:	d026      	beq.n	80030e8 <ProcessMessage+0xa8>
 800309a:	f5b3 6fa2 	cmp.w	r3, #1296	; 0x510
 800309e:	dc46      	bgt.n	800312e <ProcessMessage+0xee>
 80030a0:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80030a4:	d018      	beq.n	80030d8 <ProcessMessage+0x98>
 80030a6:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80030aa:	dc40      	bgt.n	800312e <ProcessMessage+0xee>
 80030ac:	f5b3 7f90 	cmp.w	r3, #288	; 0x120
 80030b0:	d039      	beq.n	8003126 <ProcessMessage+0xe6>
 80030b2:	f5b3 7f90 	cmp.w	r3, #288	; 0x120
 80030b6:	dc3a      	bgt.n	800312e <ProcessMessage+0xee>
 80030b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030bc:	d035      	beq.n	800312a <ProcessMessage+0xea>
 80030be:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 80030c2:	d000      	beq.n	80030c6 <ProcessMessage+0x86>
			unixtime |= msg->data[2] << 8;
			unixtime |= msg->data[3];
			RTC_SetUnixTime(unixtime);
			break;
	}
	return;
 80030c4:	e033      	b.n	800312e <ProcessMessage+0xee>
			VAR_SetVariable(par1, par2, par3);
 80030c6:	89fb      	ldrh	r3, [r7, #14]
 80030c8:	897a      	ldrh	r2, [r7, #10]
 80030ca:	b2d2      	uxtb	r2, r2
 80030cc:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80030d0:	4618      	mov	r0, r3
 80030d2:	f7ff fd11 	bl	8002af8 <VAR_SetVariable>
			break;
 80030d6:	e029      	b.n	800312c <ProcessMessage+0xec>
		  RECON_RemoteRequest(par1, par2);
 80030d8:	89fb      	ldrh	r3, [r7, #14]
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	89ba      	ldrh	r2, [r7, #12]
 80030de:	4611      	mov	r1, r2
 80030e0:	4618      	mov	r0, r3
 80030e2:	f000 fa91 	bl	8003608 <RECON_RemoteRequest>
		  break;
 80030e6:	e021      	b.n	800312c <ProcessMessage+0xec>
			unixtime |= msg->data[0] << 24;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	7f1b      	ldrb	r3, [r3, #28]
 80030ec:	061b      	lsls	r3, r3, #24
 80030ee:	461a      	mov	r2, r3
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	613b      	str	r3, [r7, #16]
			unixtime |= msg->data[1] << 16;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	7f5b      	ldrb	r3, [r3, #29]
 80030fa:	041b      	lsls	r3, r3, #16
 80030fc:	461a      	mov	r2, r3
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	4313      	orrs	r3, r2
 8003102:	613b      	str	r3, [r7, #16]
			unixtime |= msg->data[2] << 8;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	7f9b      	ldrb	r3, [r3, #30]
 8003108:	021b      	lsls	r3, r3, #8
 800310a:	461a      	mov	r2, r3
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	4313      	orrs	r3, r2
 8003110:	613b      	str	r3, [r7, #16]
			unixtime |= msg->data[3];
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	7fdb      	ldrb	r3, [r3, #31]
 8003116:	461a      	mov	r2, r3
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	4313      	orrs	r3, r2
 800311c:	613b      	str	r3, [r7, #16]
			RTC_SetUnixTime(unixtime);
 800311e:	6938      	ldr	r0, [r7, #16]
 8003120:	f7fe fbf4 	bl	800190c <RTC_SetUnixTime>
			break;
 8003124:	e002      	b.n	800312c <ProcessMessage+0xec>
			break;
 8003126:	bf00      	nop
 8003128:	e000      	b.n	800312c <ProcessMessage+0xec>
			break;
 800312a:	bf00      	nop
	return;
 800312c:	bf00      	nop
 800312e:	bf00      	nop
}
 8003130:	3718      	adds	r7, #24
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
	...

08003138 <RECON_Init>:

void SetFanPct(uint8_t Fan, uint8_t pct);


void RECON_Init(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
  mPWM.OCMode = TIM_OCMODE_PWM1;
 800313c:	4b1b      	ldr	r3, [pc, #108]	; (80031ac <RECON_Init+0x74>)
 800313e:	2260      	movs	r2, #96	; 0x60
 8003140:	601a      	str	r2, [r3, #0]
  mPWM.Pulse = 200;
 8003142:	4b1a      	ldr	r3, [pc, #104]	; (80031ac <RECON_Init+0x74>)
 8003144:	22c8      	movs	r2, #200	; 0xc8
 8003146:	605a      	str	r2, [r3, #4]
  mPWM.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003148:	4b18      	ldr	r3, [pc, #96]	; (80031ac <RECON_Init+0x74>)
 800314a:	2200      	movs	r2, #0
 800314c:	609a      	str	r2, [r3, #8]
  mPWM.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800314e:	4b17      	ldr	r3, [pc, #92]	; (80031ac <RECON_Init+0x74>)
 8003150:	2200      	movs	r2, #0
 8003152:	60da      	str	r2, [r3, #12]
  mPWM.OCFastMode = TIM_OCFAST_DISABLE;
 8003154:	4b15      	ldr	r3, [pc, #84]	; (80031ac <RECON_Init+0x74>)
 8003156:	2200      	movs	r2, #0
 8003158:	611a      	str	r2, [r3, #16]
  mPWM.OCIdleState = TIM_OCIDLESTATE_RESET;
 800315a:	4b14      	ldr	r3, [pc, #80]	; (80031ac <RECON_Init+0x74>)
 800315c:	2200      	movs	r2, #0
 800315e:	615a      	str	r2, [r3, #20]
  mPWM.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003160:	4b12      	ldr	r3, [pc, #72]	; (80031ac <RECON_Init+0x74>)
 8003162:	2200      	movs	r2, #0
 8003164:	619a      	str	r2, [r3, #24]

  mFanInPct = 30;
 8003166:	4b12      	ldr	r3, [pc, #72]	; (80031b0 <RECON_Init+0x78>)
 8003168:	221e      	movs	r2, #30
 800316a:	801a      	strh	r2, [r3, #0]
  mFanOutPct = 30;
 800316c:	4b11      	ldr	r3, [pc, #68]	; (80031b4 <RECON_Init+0x7c>)
 800316e:	221e      	movs	r2, #30
 8003170:	801a      	strh	r2, [r3, #0]
  SetFanPct(FAN_IN,mFanInPct);
 8003172:	4b0f      	ldr	r3, [pc, #60]	; (80031b0 <RECON_Init+0x78>)
 8003174:	881b      	ldrh	r3, [r3, #0]
 8003176:	b2db      	uxtb	r3, r3
 8003178:	4619      	mov	r1, r3
 800317a:	2000      	movs	r0, #0
 800317c:	f000 fa64 	bl	8003648 <SetFanPct>
  SetFanPct(FAN_OUT,mFanOutPct);
 8003180:	4b0c      	ldr	r3, [pc, #48]	; (80031b4 <RECON_Init+0x7c>)
 8003182:	881b      	ldrh	r3, [r3, #0]
 8003184:	b2db      	uxtb	r3, r3
 8003186:	4619      	mov	r1, r3
 8003188:	2001      	movs	r0, #1
 800318a:	f000 fa5d 	bl	8003648 <SetFanPct>
  mManualControl = 0;
 800318e:	4b0a      	ldr	r3, [pc, #40]	; (80031b8 <RECON_Init+0x80>)
 8003190:	2200      	movs	r2, #0
 8003192:	701a      	strb	r2, [r3, #0]
  mAntiDryOn = 0;
 8003194:	4b09      	ldr	r3, [pc, #36]	; (80031bc <RECON_Init+0x84>)
 8003196:	2200      	movs	r2, #0
 8003198:	701a      	strb	r2, [r3, #0]
  mRemoteMode = errm_AutoControl;
 800319a:	4b09      	ldr	r3, [pc, #36]	; (80031c0 <RECON_Init+0x88>)
 800319c:	2200      	movs	r2, #0
 800319e:	701a      	strb	r2, [r3, #0]
  mSummerCoolingMode = 0;
 80031a0:	4b08      	ldr	r3, [pc, #32]	; (80031c4 <RECON_Init+0x8c>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	701a      	strb	r2, [r3, #0]
}
 80031a6:	bf00      	nop
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	20001038 	.word	0x20001038
 80031b0:	20001054 	.word	0x20001054
 80031b4:	20001056 	.word	0x20001056
 80031b8:	20001069 	.word	0x20001069
 80031bc:	2000106a 	.word	0x2000106a
 80031c0:	20001068 	.word	0x20001068
 80031c4:	2000106b 	.word	0x2000106b

080031c8 <RECON_Update_1s>:

void RECON_Update_1s(void)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b08a      	sub	sp, #40	; 0x28
 80031cc:	af00      	add	r7, sp, #0
  int16_t fc_temp,fh_temp, upstairs_temp, downstairs_temp, outside_temp, wc_temp, co2 ,soc, wh_humidity, dumping_factor;
  uint16_t fan_limit, invalid ;

  mActionTimer++;
 80031ce:	4b7f      	ldr	r3, [pc, #508]	; (80033cc <RECON_Update_1s+0x204>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	3301      	adds	r3, #1
 80031d4:	4a7d      	ldr	r2, [pc, #500]	; (80033cc <RECON_Update_1s+0x204>)
 80031d6:	6013      	str	r3, [r2, #0]
  mHystTimer++;
 80031d8:	4b7d      	ldr	r3, [pc, #500]	; (80033d0 <RECON_Update_1s+0x208>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	3301      	adds	r3, #1
 80031de:	4a7c      	ldr	r2, [pc, #496]	; (80033d0 <RECON_Update_1s+0x208>)
 80031e0:	6013      	str	r3, [r2, #0]


  sDateTime now = RTC_GetTime();
 80031e2:	1d3b      	adds	r3, r7, #4
 80031e4:	4618      	mov	r0, r3
 80031e6:	f7fe fb21 	bl	800182c <RTC_GetTime>
  if(now.Month > 4 && now.Month < 9)  // summer cooling period from may to august
 80031ea:	7a3b      	ldrb	r3, [r7, #8]
 80031ec:	2b04      	cmp	r3, #4
 80031ee:	d908      	bls.n	8003202 <RECON_Update_1s+0x3a>
 80031f0:	7a3b      	ldrb	r3, [r7, #8]
 80031f2:	2b08      	cmp	r3, #8
 80031f4:	d805      	bhi.n	8003202 <RECON_Update_1s+0x3a>
  {
    mSummerCoolingMode = 1;
 80031f6:	4b77      	ldr	r3, [pc, #476]	; (80033d4 <RECON_Update_1s+0x20c>)
 80031f8:	2201      	movs	r2, #1
 80031fa:	701a      	strb	r2, [r3, #0]
    fan_limit = FAN_MAX_DAY_FULL; // fan power is not limited during night time, because we need high intensity ventilation for cooling effect
 80031fc:	2337      	movs	r3, #55	; 0x37
 80031fe:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003200:	e00d      	b.n	800321e <RECON_Update_1s+0x56>
  }
  else
  {
    mSummerCoolingMode = 0;
 8003202:	4b74      	ldr	r3, [pc, #464]	; (80033d4 <RECON_Update_1s+0x20c>)
 8003204:	2200      	movs	r2, #0
 8003206:	701a      	strb	r2, [r3, #0]
    // Chech day/night time
    if(now.Hour > 6 && now.Hour < 21)
 8003208:	793b      	ldrb	r3, [r7, #4]
 800320a:	2b06      	cmp	r3, #6
 800320c:	d905      	bls.n	800321a <RECON_Update_1s+0x52>
 800320e:	793b      	ldrb	r3, [r7, #4]
 8003210:	2b14      	cmp	r3, #20
 8003212:	d802      	bhi.n	800321a <RECON_Update_1s+0x52>
    {
      fan_limit = FAN_MAX_DAY_FULL;
 8003214:	2337      	movs	r3, #55	; 0x37
 8003216:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003218:	e001      	b.n	800321e <RECON_Update_1s+0x56>
    }
    else
    {
      fan_limit = FAN_MAX_NIGHT;
 800321a:	2319      	movs	r3, #25
 800321c:	84fb      	strh	r3, [r7, #38]	; 0x26
  }



  // collect the variables
  invalid = 0;
 800321e:	2300      	movs	r3, #0
 8003220:	81fb      	strh	r3, [r7, #14]
  fc_temp = VAR_GetVariable(VAR_TEMP_RECU_FC,&invalid);  // input fresh air
 8003222:	f107 030e 	add.w	r3, r7, #14
 8003226:	4619      	mov	r1, r3
 8003228:	2080      	movs	r0, #128	; 0x80
 800322a:	f7ff fc31 	bl	8002a90 <VAR_GetVariable>
 800322e:	4603      	mov	r3, r0
 8003230:	847b      	strh	r3, [r7, #34]	; 0x22
  fh_temp = VAR_GetVariable(VAR_TEMP_RECU_FH,&invalid);
 8003232:	f107 030e 	add.w	r3, r7, #14
 8003236:	4619      	mov	r1, r3
 8003238:	2081      	movs	r0, #129	; 0x81
 800323a:	f7ff fc29 	bl	8002a90 <VAR_GetVariable>
 800323e:	4603      	mov	r3, r0
 8003240:	843b      	strh	r3, [r7, #32]
  wc_temp = VAR_GetVariable(VAR_TEMP_RECU_WC,&invalid);  // input fresh air
 8003242:	f107 030e 	add.w	r3, r7, #14
 8003246:	4619      	mov	r1, r3
 8003248:	2083      	movs	r0, #131	; 0x83
 800324a:	f7ff fc21 	bl	8002a90 <VAR_GetVariable>
 800324e:	4603      	mov	r3, r0
 8003250:	83fb      	strh	r3, [r7, #30]
  upstairs_temp = VAR_GetVariable(VAR_TEMP_KIDROOM,&invalid);  // indoor temperature
 8003252:	f107 030e 	add.w	r3, r7, #14
 8003256:	4619      	mov	r1, r3
 8003258:	207e      	movs	r0, #126	; 0x7e
 800325a:	f7ff fc19 	bl	8002a90 <VAR_GetVariable>
 800325e:	4603      	mov	r3, r0
 8003260:	83bb      	strh	r3, [r7, #28]
  downstairs_temp = VAR_GetVariable(VAR_TEMP_DOWNSTAIRS,&invalid);  // indoor temperature
 8003262:	f107 030e 	add.w	r3, r7, #14
 8003266:	4619      	mov	r1, r3
 8003268:	207c      	movs	r0, #124	; 0x7c
 800326a:	f7ff fc11 	bl	8002a90 <VAR_GetVariable>
 800326e:	4603      	mov	r3, r0
 8003270:	837b      	strh	r3, [r7, #26]
  outside_temp = VAR_GetVariable(VAR_TEMP_OUTSIDE,&invalid);
 8003272:	f107 030e 	add.w	r3, r7, #14
 8003276:	4619      	mov	r1, r3
 8003278:	207f      	movs	r0, #127	; 0x7f
 800327a:	f7ff fc09 	bl	8002a90 <VAR_GetVariable>
 800327e:	4603      	mov	r3, r0
 8003280:	833b      	strh	r3, [r7, #24]
  soc  = VAR_GetVariable(VAR_BAT_SOC,&invalid);     // battery soc
 8003282:	f107 030e 	add.w	r3, r7, #14
 8003286:	4619      	mov	r1, r3
 8003288:	200a      	movs	r0, #10
 800328a:	f7ff fc01 	bl	8002a90 <VAR_GetVariable>
 800328e:	4603      	mov	r3, r0
 8003290:	82fb      	strh	r3, [r7, #22]

  if(invalid)  // safety configuration in case some critical inputs are not valid
 8003292:	89fb      	ldrh	r3, [r7, #14]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d008      	beq.n	80032aa <RECON_Update_1s+0xe2>
  {
    SetFanPct(FAN_IN,0);
 8003298:	2100      	movs	r1, #0
 800329a:	2000      	movs	r0, #0
 800329c:	f000 f9d4 	bl	8003648 <SetFanPct>
    SetFanPct(FAN_OUT,10);
 80032a0:	210a      	movs	r1, #10
 80032a2:	2001      	movs	r0, #1
 80032a4:	f000 f9d0 	bl	8003648 <SetFanPct>
    return ;
 80032a8:	e19b      	b.n	80035e2 <RECON_Update_1s+0x41a>
  }

  co2 = VAR_GetVariable(VAR_CO2_RECU, &invalid);
 80032aa:	f107 030e 	add.w	r3, r7, #14
 80032ae:	4619      	mov	r1, r3
 80032b0:	2089      	movs	r0, #137	; 0x89
 80032b2:	f7ff fbed 	bl	8002a90 <VAR_GetVariable>
 80032b6:	4603      	mov	r3, r0
 80032b8:	82bb      	strh	r3, [r7, #20]
  wh_humidity = VAR_GetVariable(VAR_RH_RECU_WH, &invalid);
 80032ba:	f107 030e 	add.w	r3, r7, #14
 80032be:	4619      	mov	r1, r3
 80032c0:	2085      	movs	r0, #133	; 0x85
 80032c2:	f7ff fbe5 	bl	8002a90 <VAR_GetVariable>
 80032c6:	4603      	mov	r3, r0
 80032c8:	827b      	strh	r3, [r7, #18]


  // check SOC - low power configuration.
  if(soc < LOW_SOC_OFF_THRESHOLD)
 80032ca:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80032ce:	2b1d      	cmp	r3, #29
 80032d0:	dc08      	bgt.n	80032e4 <RECON_Update_1s+0x11c>
  {
    SetFanPct(FAN_IN,0);
 80032d2:	2100      	movs	r1, #0
 80032d4:	2000      	movs	r0, #0
 80032d6:	f000 f9b7 	bl	8003648 <SetFanPct>
    SetFanPct(FAN_OUT,10);
 80032da:	210a      	movs	r1, #10
 80032dc:	2001      	movs	r0, #1
 80032de:	f000 f9b3 	bl	8003648 <SetFanPct>
    return ;
 80032e2:	e17e      	b.n	80035e2 <RECON_Update_1s+0x41a>
  }

  if(soc < LOW_SOC_ECO_THRESHOLD && fan_limit > FAN_MAX_DAY_ECO)
 80032e4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80032e8:	2b54      	cmp	r3, #84	; 0x54
 80032ea:	dc04      	bgt.n	80032f6 <RECON_Update_1s+0x12e>
 80032ec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80032ee:	2b23      	cmp	r3, #35	; 0x23
 80032f0:	d901      	bls.n	80032f6 <RECON_Update_1s+0x12e>
  {
    fan_limit = FAN_MAX_DAY_ECO;
 80032f2:	2323      	movs	r3, #35	; 0x23
 80032f4:	84fb      	strh	r3, [r7, #38]	; 0x26
  }


  if(mManualControl == 0)  // automatic control
 80032f6:	4b38      	ldr	r3, [pc, #224]	; (80033d8 <RECON_Update_1s+0x210>)
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d134      	bne.n	8003368 <RECON_Update_1s+0x1a0>
  {
    // select control mode (co2 based or anti-dry  limitation)
    if((mAntiDryOn == 0) && wh_humidity <= RH_ANTI_DRY) // activate anti dry
 80032fe:	4b37      	ldr	r3, [pc, #220]	; (80033dc <RECON_Update_1s+0x214>)
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d107      	bne.n	8003316 <RECON_Update_1s+0x14e>
 8003306:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800330a:	2b32      	cmp	r3, #50	; 0x32
 800330c:	dc03      	bgt.n	8003316 <RECON_Update_1s+0x14e>
    {
      mAntiDryOn = 1;
 800330e:	4b33      	ldr	r3, [pc, #204]	; (80033dc <RECON_Update_1s+0x214>)
 8003310:	2201      	movs	r2, #1
 8003312:	701a      	strb	r2, [r3, #0]
 8003314:	e00a      	b.n	800332c <RECON_Update_1s+0x164>

    }
    else if((mAntiDryOn == 1) && wh_humidity > RH_ANTI_DRY + RH_ANTI_DRY_HIST) // deactivate anti dry feature and check CO2
 8003316:	4b31      	ldr	r3, [pc, #196]	; (80033dc <RECON_Update_1s+0x214>)
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	2b01      	cmp	r3, #1
 800331c:	d106      	bne.n	800332c <RECON_Update_1s+0x164>
 800331e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003322:	2b34      	cmp	r3, #52	; 0x34
 8003324:	dd02      	ble.n	800332c <RECON_Update_1s+0x164>
    {
      mAntiDryOn = 0;
 8003326:	4b2d      	ldr	r3, [pc, #180]	; (80033dc <RECON_Update_1s+0x214>)
 8003328:	2200      	movs	r2, #0
 800332a:	701a      	strb	r2, [r3, #0]
    }

    // set fan limit  if anti dry mode is active
    if (mAntiDryOn == 1)
 800332c:	4b2b      	ldr	r3, [pc, #172]	; (80033dc <RECON_Update_1s+0x214>)
 800332e:	781b      	ldrb	r3, [r3, #0]
 8003330:	2b01      	cmp	r3, #1
 8003332:	d101      	bne.n	8003338 <RECON_Update_1s+0x170>
    {
      fan_limit = FAN_ANTI_DRY;  // limit the fans to FAN_ANTI_DRY.  (The air humidity has higher prio than CO2 concentration)
 8003334:	230f      	movs	r3, #15
 8003336:	84fb      	strh	r3, [r7, #38]	; 0x26
    {
      // do not overwrite the fan limit
    }

    // optimal Fan PWM is calculated with respect to CO2 concentration.
    if(co2 > 610)
 8003338:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800333c:	f240 2262 	movw	r2, #610	; 0x262
 8003340:	4293      	cmp	r3, r2
 8003342:	dd0d      	ble.n	8003360 <RECON_Update_1s+0x198>
    {
      mFansPct = (co2 - 600) / 10;
 8003344:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003348:	f5a3 7316 	sub.w	r3, r3, #600	; 0x258
 800334c:	4a24      	ldr	r2, [pc, #144]	; (80033e0 <RECON_Update_1s+0x218>)
 800334e:	fb82 1203 	smull	r1, r2, r2, r3
 8003352:	1092      	asrs	r2, r2, #2
 8003354:	17db      	asrs	r3, r3, #31
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	b29a      	uxth	r2, r3
 800335a:	4b22      	ldr	r3, [pc, #136]	; (80033e4 <RECON_Update_1s+0x21c>)
 800335c:	801a      	strh	r2, [r3, #0]
 800335e:	e01a      	b.n	8003396 <RECON_Update_1s+0x1ce>
    }
    else
    {
      mFansPct = 10;
 8003360:	4b20      	ldr	r3, [pc, #128]	; (80033e4 <RECON_Update_1s+0x21c>)
 8003362:	220a      	movs	r2, #10
 8003364:	801a      	strh	r2, [r3, #0]
 8003366:	e016      	b.n	8003396 <RECON_Update_1s+0x1ce>

  }

  else  // manual control by the button
  {
    fan_limit = 100;
 8003368:	2364      	movs	r3, #100	; 0x64
 800336a:	84fb      	strh	r3, [r7, #38]	; 0x26
    if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin))
 800336c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003370:	481d      	ldr	r0, [pc, #116]	; (80033e8 <RECON_Update_1s+0x220>)
 8003372:	f002 fb65 	bl	8005a40 <HAL_GPIO_ReadPin>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d10c      	bne.n	8003396 <RECON_Update_1s+0x1ce>
   {
      mFansPct += 5;
 800337c:	4b19      	ldr	r3, [pc, #100]	; (80033e4 <RECON_Update_1s+0x21c>)
 800337e:	881b      	ldrh	r3, [r3, #0]
 8003380:	3305      	adds	r3, #5
 8003382:	b29a      	uxth	r2, r3
 8003384:	4b17      	ldr	r3, [pc, #92]	; (80033e4 <RECON_Update_1s+0x21c>)
 8003386:	801a      	strh	r2, [r3, #0]
      if(mFansPct > 100)
 8003388:	4b16      	ldr	r3, [pc, #88]	; (80033e4 <RECON_Update_1s+0x21c>)
 800338a:	881b      	ldrh	r3, [r3, #0]
 800338c:	2b64      	cmp	r3, #100	; 0x64
 800338e:	d902      	bls.n	8003396 <RECON_Update_1s+0x1ce>
      {
        mFansPct = FAN_MIN;
 8003390:	4b14      	ldr	r3, [pc, #80]	; (80033e4 <RECON_Update_1s+0x21c>)
 8003392:	220a      	movs	r2, #10
 8003394:	801a      	strh	r2, [r3, #0]
      }
   }
  }

  if(mSummerCoolingMode == 1)  // summer mode: we don't care about co2 and humidity, we just want to cool the interior NOTE: SUMMER BYPASS FLAP HAS TO BE OPEN!
 8003396:	4b0f      	ldr	r3, [pc, #60]	; (80033d4 <RECON_Update_1s+0x20c>)
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	2b01      	cmp	r3, #1
 800339c:	d153      	bne.n	8003446 <RECON_Update_1s+0x27e>
  {
    uint16_t indoor_temp = upstairs_temp;
 800339e:	8bbb      	ldrh	r3, [r7, #28]
 80033a0:	84bb      	strh	r3, [r7, #36]	; 0x24
    if(downstairs_temp > indoor_temp)
 80033a2:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 80033a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80033a8:	429a      	cmp	r2, r3
 80033aa:	dd01      	ble.n	80033b0 <RECON_Update_1s+0x1e8>
    {
      indoor_temp = downstairs_temp;
 80033ac:	8b7b      	ldrh	r3, [r7, #26]
 80033ae:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    if(now.Hour > 9 && now.Hour < 23)  // day time - cooling disabled (not effective)
 80033b0:	793b      	ldrb	r3, [r7, #4]
 80033b2:	2b09      	cmp	r3, #9
 80033b4:	d91e      	bls.n	80033f4 <RECON_Update_1s+0x22c>
 80033b6:	793b      	ldrb	r3, [r7, #4]
 80033b8:	2b16      	cmp	r3, #22
 80033ba:	d81b      	bhi.n	80033f4 <RECON_Update_1s+0x22c>
    {
      mFanOutPct = FAN_MIN;
 80033bc:	4b0b      	ldr	r3, [pc, #44]	; (80033ec <RECON_Update_1s+0x224>)
 80033be:	220a      	movs	r2, #10
 80033c0:	801a      	strh	r2, [r3, #0]
      mFanInPct = 0;
 80033c2:	4b0b      	ldr	r3, [pc, #44]	; (80033f0 <RECON_Update_1s+0x228>)
 80033c4:	2200      	movs	r2, #0
 80033c6:	801a      	strh	r2, [r3, #0]
 80033c8:	e03d      	b.n	8003446 <RECON_Update_1s+0x27e>
 80033ca:	bf00      	nop
 80033cc:	2000105c 	.word	0x2000105c
 80033d0:	20001060 	.word	0x20001060
 80033d4:	2000106b 	.word	0x2000106b
 80033d8:	20001069 	.word	0x20001069
 80033dc:	2000106a 	.word	0x2000106a
 80033e0:	66666667 	.word	0x66666667
 80033e4:	20001058 	.word	0x20001058
 80033e8:	40020800 	.word	0x40020800
 80033ec:	20001056 	.word	0x20001056
 80033f0:	20001054 	.word	0x20001054
    }
    else
    {
      if(indoor_temp >= INTERIEROR_COOLING_ENABLE_TEMP)  // limit cooling only to when indoor is not too cold
 80033f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80033f6:	2bd1      	cmp	r3, #209	; 0xd1
 80033f8:	d925      	bls.n	8003446 <RECON_Update_1s+0x27e>
      {
        if (outside_temp < (indoor_temp + 10) &&  mHystTimer > TIME_HYST_DELAY_S)
 80033fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80033fc:	f103 0209 	add.w	r2, r3, #9
 8003400:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8003404:	429a      	cmp	r2, r3
 8003406:	db0c      	blt.n	8003422 <RECON_Update_1s+0x25a>
 8003408:	4b77      	ldr	r3, [pc, #476]	; (80035e8 <RECON_Update_1s+0x420>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	2b78      	cmp	r3, #120	; 0x78
 800340e:	d908      	bls.n	8003422 <RECON_Update_1s+0x25a>
        {
          mFanOutPct = 35;
 8003410:	4b76      	ldr	r3, [pc, #472]	; (80035ec <RECON_Update_1s+0x424>)
 8003412:	2223      	movs	r2, #35	; 0x23
 8003414:	801a      	strh	r2, [r3, #0]
          mFanInPct = 35;
 8003416:	4b76      	ldr	r3, [pc, #472]	; (80035f0 <RECON_Update_1s+0x428>)
 8003418:	2223      	movs	r2, #35	; 0x23
 800341a:	801a      	strh	r2, [r3, #0]
          mHystTimer = 0;
 800341c:	4b72      	ldr	r3, [pc, #456]	; (80035e8 <RECON_Update_1s+0x420>)
 800341e:	2200      	movs	r2, #0
 8003420:	601a      	str	r2, [r3, #0]
        }
        if(fh_temp > indoor_temp &&  mHystTimer > TIME_HYST_DELAY_S)
 8003422:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8003426:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003428:	429a      	cmp	r2, r3
 800342a:	dd0c      	ble.n	8003446 <RECON_Update_1s+0x27e>
 800342c:	4b6e      	ldr	r3, [pc, #440]	; (80035e8 <RECON_Update_1s+0x420>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2b78      	cmp	r3, #120	; 0x78
 8003432:	d908      	bls.n	8003446 <RECON_Update_1s+0x27e>
        {
          mFanOutPct = FAN_MIN;
 8003434:	4b6d      	ldr	r3, [pc, #436]	; (80035ec <RECON_Update_1s+0x424>)
 8003436:	220a      	movs	r2, #10
 8003438:	801a      	strh	r2, [r3, #0]
          mFanInPct = 0;
 800343a:	4b6d      	ldr	r3, [pc, #436]	; (80035f0 <RECON_Update_1s+0x428>)
 800343c:	2200      	movs	r2, #0
 800343e:	801a      	strh	r2, [r3, #0]
          mHystTimer = 0;
 8003440:	4b69      	ldr	r3, [pc, #420]	; (80035e8 <RECON_Update_1s+0x420>)
 8003442:	2200      	movs	r2, #0
 8003444:	601a      	str	r2, [r3, #0]
        }
      }
    }
  }

  if(mSummerCoolingMode == 0)
 8003446:	4b6b      	ldr	r3, [pc, #428]	; (80035f4 <RECON_Update_1s+0x42c>)
 8003448:	781b      	ldrb	r3, [r3, #0]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d17a      	bne.n	8003544 <RECON_Update_1s+0x37c>
  {
    // now we can adjust ratio of the two fans and also apply the antifreeze feature if needed
    if(wc_temp > (ANTIFREEZE_TEMP_OUT_C10 + ANTIFREEZE_HYST_C10))  // no risk of freezink -> full ventilataion
 800344e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003452:	2b50      	cmp	r3, #80	; 0x50
 8003454:	dd31      	ble.n	80034ba <RECON_Update_1s+0x2f2>
    {
      mFanOutPct = mFansPct;
 8003456:	4b68      	ldr	r3, [pc, #416]	; (80035f8 <RECON_Update_1s+0x430>)
 8003458:	881a      	ldrh	r2, [r3, #0]
 800345a:	4b64      	ldr	r3, [pc, #400]	; (80035ec <RECON_Update_1s+0x424>)
 800345c:	801a      	strh	r2, [r3, #0]

      // apply limitations
      if(mFanOutPct > fan_limit) mFanOutPct = fan_limit;
 800345e:	4b63      	ldr	r3, [pc, #396]	; (80035ec <RECON_Update_1s+0x424>)
 8003460:	881b      	ldrh	r3, [r3, #0]
 8003462:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003464:	429a      	cmp	r2, r3
 8003466:	d202      	bcs.n	800346e <RECON_Update_1s+0x2a6>
 8003468:	4a60      	ldr	r2, [pc, #384]	; (80035ec <RECON_Update_1s+0x424>)
 800346a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800346c:	8013      	strh	r3, [r2, #0]

      // calculate input fan relatively to output fan
      mFanInPct = (mFanOutPct * 9) / 10;   // optimal fan ratio to avoid overpressure/underpressure
 800346e:	4b5f      	ldr	r3, [pc, #380]	; (80035ec <RECON_Update_1s+0x424>)
 8003470:	881b      	ldrh	r3, [r3, #0]
 8003472:	461a      	mov	r2, r3
 8003474:	4613      	mov	r3, r2
 8003476:	00db      	lsls	r3, r3, #3
 8003478:	4413      	add	r3, r2
 800347a:	4a60      	ldr	r2, [pc, #384]	; (80035fc <RECON_Update_1s+0x434>)
 800347c:	fb82 1203 	smull	r1, r2, r2, r3
 8003480:	1092      	asrs	r2, r2, #2
 8003482:	17db      	asrs	r3, r3, #31
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	b29a      	uxth	r2, r3
 8003488:	4b59      	ldr	r3, [pc, #356]	; (80035f0 <RECON_Update_1s+0x428>)
 800348a:	801a      	strh	r2, [r3, #0]
      //mFanInPct = mFansPct;

      // range check (this can corrupt optimal fan ratio, but whatever)
      if(mFanInPct != 0 && mFanInPct < FAN_MIN)  mFanInPct = FAN_MIN;
 800348c:	4b58      	ldr	r3, [pc, #352]	; (80035f0 <RECON_Update_1s+0x428>)
 800348e:	881b      	ldrh	r3, [r3, #0]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d006      	beq.n	80034a2 <RECON_Update_1s+0x2da>
 8003494:	4b56      	ldr	r3, [pc, #344]	; (80035f0 <RECON_Update_1s+0x428>)
 8003496:	881b      	ldrh	r3, [r3, #0]
 8003498:	2b09      	cmp	r3, #9
 800349a:	d802      	bhi.n	80034a2 <RECON_Update_1s+0x2da>
 800349c:	4b54      	ldr	r3, [pc, #336]	; (80035f0 <RECON_Update_1s+0x428>)
 800349e:	220a      	movs	r2, #10
 80034a0:	801a      	strh	r2, [r3, #0]
      if(mFanOutPct != 0 && mFanOutPct < FAN_MIN) mFanOutPct = FAN_MIN;
 80034a2:	4b52      	ldr	r3, [pc, #328]	; (80035ec <RECON_Update_1s+0x424>)
 80034a4:	881b      	ldrh	r3, [r3, #0]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d04c      	beq.n	8003544 <RECON_Update_1s+0x37c>
 80034aa:	4b50      	ldr	r3, [pc, #320]	; (80035ec <RECON_Update_1s+0x424>)
 80034ac:	881b      	ldrh	r3, [r3, #0]
 80034ae:	2b09      	cmp	r3, #9
 80034b0:	d848      	bhi.n	8003544 <RECON_Update_1s+0x37c>
 80034b2:	4b4e      	ldr	r3, [pc, #312]	; (80035ec <RECON_Update_1s+0x424>)
 80034b4:	220a      	movs	r2, #10
 80034b6:	801a      	strh	r2, [r3, #0]
 80034b8:	e044      	b.n	8003544 <RECON_Update_1s+0x37c>

    }
    else if(wc_temp > ANTIFREEZE_TEMP_OUT_C10) // mitigating risk of freezing - reduced fresh(cold) air fan
 80034ba:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80034be:	2b28      	cmp	r3, #40	; 0x28
 80034c0:	dd40      	ble.n	8003544 <RECON_Update_1s+0x37c>
    {
      dumping_factor = ((wc_temp - ANTIFREEZE_TEMP_OUT_C10) / 10);
 80034c2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80034c6:	3b28      	subs	r3, #40	; 0x28
 80034c8:	4a4c      	ldr	r2, [pc, #304]	; (80035fc <RECON_Update_1s+0x434>)
 80034ca:	fb82 1203 	smull	r1, r2, r2, r3
 80034ce:	1092      	asrs	r2, r2, #2
 80034d0:	17db      	asrs	r3, r3, #31
 80034d2:	1ad3      	subs	r3, r2, r3
 80034d4:	823b      	strh	r3, [r7, #16]
      mFanOutPct = mFansPct;
 80034d6:	4b48      	ldr	r3, [pc, #288]	; (80035f8 <RECON_Update_1s+0x430>)
 80034d8:	881a      	ldrh	r2, [r3, #0]
 80034da:	4b44      	ldr	r3, [pc, #272]	; (80035ec <RECON_Update_1s+0x424>)
 80034dc:	801a      	strh	r2, [r3, #0]
      mFanInPct = (mFansPct * (5 + dumping_factor)) / 10;  // input fan limted down to 50% of the output fan
 80034de:	4b46      	ldr	r3, [pc, #280]	; (80035f8 <RECON_Update_1s+0x430>)
 80034e0:	881b      	ldrh	r3, [r3, #0]
 80034e2:	461a      	mov	r2, r3
 80034e4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80034e8:	3305      	adds	r3, #5
 80034ea:	fb02 f303 	mul.w	r3, r2, r3
 80034ee:	4a43      	ldr	r2, [pc, #268]	; (80035fc <RECON_Update_1s+0x434>)
 80034f0:	fb82 1203 	smull	r1, r2, r2, r3
 80034f4:	1092      	asrs	r2, r2, #2
 80034f6:	17db      	asrs	r3, r3, #31
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	b29a      	uxth	r2, r3
 80034fc:	4b3c      	ldr	r3, [pc, #240]	; (80035f0 <RECON_Update_1s+0x428>)
 80034fe:	801a      	strh	r2, [r3, #0]

      // range check
      if(mFanOutPct != 0 && mFanOutPct < FAN_MIN) mFanOutPct = FAN_MIN;
 8003500:	4b3a      	ldr	r3, [pc, #232]	; (80035ec <RECON_Update_1s+0x424>)
 8003502:	881b      	ldrh	r3, [r3, #0]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d006      	beq.n	8003516 <RECON_Update_1s+0x34e>
 8003508:	4b38      	ldr	r3, [pc, #224]	; (80035ec <RECON_Update_1s+0x424>)
 800350a:	881b      	ldrh	r3, [r3, #0]
 800350c:	2b09      	cmp	r3, #9
 800350e:	d802      	bhi.n	8003516 <RECON_Update_1s+0x34e>
 8003510:	4b36      	ldr	r3, [pc, #216]	; (80035ec <RECON_Update_1s+0x424>)
 8003512:	220a      	movs	r2, #10
 8003514:	801a      	strh	r2, [r3, #0]
      if(mFanOutPct > fan_limit)
 8003516:	4b35      	ldr	r3, [pc, #212]	; (80035ec <RECON_Update_1s+0x424>)
 8003518:	881b      	ldrh	r3, [r3, #0]
 800351a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800351c:	429a      	cmp	r2, r3
 800351e:	d211      	bcs.n	8003544 <RECON_Update_1s+0x37c>
      {
        mFanOutPct = fan_limit;
 8003520:	4a32      	ldr	r2, [pc, #200]	; (80035ec <RECON_Update_1s+0x424>)
 8003522:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003524:	8013      	strh	r3, [r2, #0]
        mFanInPct = (fan_limit * (5 + dumping_factor)) / 10;
 8003526:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003528:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800352c:	3205      	adds	r2, #5
 800352e:	fb02 f303 	mul.w	r3, r2, r3
 8003532:	4a32      	ldr	r2, [pc, #200]	; (80035fc <RECON_Update_1s+0x434>)
 8003534:	fb82 1203 	smull	r1, r2, r2, r3
 8003538:	1092      	asrs	r2, r2, #2
 800353a:	17db      	asrs	r3, r3, #31
 800353c:	1ad3      	subs	r3, r2, r3
 800353e:	b29a      	uxth	r2, r3
 8003540:	4b2b      	ldr	r3, [pc, #172]	; (80035f0 <RECON_Update_1s+0x428>)
 8003542:	801a      	strh	r2, [r3, #0]
      }
    }
  }

  // Timing of remote requests
  if(mRemoteRequestTimer > 0)
 8003544:	4b2e      	ldr	r3, [pc, #184]	; (8003600 <RECON_Update_1s+0x438>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d005      	beq.n	8003558 <RECON_Update_1s+0x390>
  {
    mRemoteRequestTimer --;
 800354c:	4b2c      	ldr	r3, [pc, #176]	; (8003600 <RECON_Update_1s+0x438>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	3b01      	subs	r3, #1
 8003552:	4a2b      	ldr	r2, [pc, #172]	; (8003600 <RECON_Update_1s+0x438>)
 8003554:	6013      	str	r3, [r2, #0]
 8003556:	e002      	b.n	800355e <RECON_Update_1s+0x396>
  }
  else  // cancel the remote request mode, if time has elapsed
  {
    mRemoteMode = errm_AutoControl;
 8003558:	4b2a      	ldr	r3, [pc, #168]	; (8003604 <RECON_Update_1s+0x43c>)
 800355a:	2200      	movs	r2, #0
 800355c:	701a      	strb	r2, [r3, #0]
  }


  // adjust the fan_x values according to remote request
  switch (mRemoteMode)
 800355e:	4b29      	ldr	r3, [pc, #164]	; (8003604 <RECON_Update_1s+0x43c>)
 8003560:	781b      	ldrb	r3, [r3, #0]
 8003562:	2b04      	cmp	r3, #4
 8003564:	d825      	bhi.n	80035b2 <RECON_Update_1s+0x3ea>
 8003566:	a201      	add	r2, pc, #4	; (adr r2, 800356c <RECON_Update_1s+0x3a4>)
 8003568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800356c:	080035b3 	.word	0x080035b3
 8003570:	08003581 	.word	0x08003581
 8003574:	0800358f 	.word	0x0800358f
 8003578:	08003597 	.word	0x08003597
 800357c:	080035a5 	.word	0x080035a5
  {
    case errm_AutoControl:
        // do nothing, remote request off
      break;
    case errm_SligtOvepressure:
      mFanInPct = mFanOutPct + 25;
 8003580:	4b1a      	ldr	r3, [pc, #104]	; (80035ec <RECON_Update_1s+0x424>)
 8003582:	881b      	ldrh	r3, [r3, #0]
 8003584:	3319      	adds	r3, #25
 8003586:	b29a      	uxth	r2, r3
 8003588:	4b19      	ldr	r3, [pc, #100]	; (80035f0 <RECON_Update_1s+0x428>)
 800358a:	801a      	strh	r2, [r3, #0]
      break;
 800358c:	e011      	b.n	80035b2 <RECON_Update_1s+0x3ea>
    case errm_MaxOverpressure:
      mFanInPct = 95;   // full fan power
 800358e:	4b18      	ldr	r3, [pc, #96]	; (80035f0 <RECON_Update_1s+0x428>)
 8003590:	225f      	movs	r2, #95	; 0x5f
 8003592:	801a      	strh	r2, [r3, #0]
      break;
 8003594:	e00d      	b.n	80035b2 <RECON_Update_1s+0x3ea>
    case errm_SlightUnderpressure:
      mFanOutPct = mFanInPct + 25;
 8003596:	4b16      	ldr	r3, [pc, #88]	; (80035f0 <RECON_Update_1s+0x428>)
 8003598:	881b      	ldrh	r3, [r3, #0]
 800359a:	3319      	adds	r3, #25
 800359c:	b29a      	uxth	r2, r3
 800359e:	4b13      	ldr	r3, [pc, #76]	; (80035ec <RECON_Update_1s+0x424>)
 80035a0:	801a      	strh	r2, [r3, #0]
      break;
 80035a2:	e006      	b.n	80035b2 <RECON_Update_1s+0x3ea>
    case errm_MaxUnderpressure:
      mFanOutPct = 95;
 80035a4:	4b11      	ldr	r3, [pc, #68]	; (80035ec <RECON_Update_1s+0x424>)
 80035a6:	225f      	movs	r2, #95	; 0x5f
 80035a8:	801a      	strh	r2, [r3, #0]
      mFanInPct = 0;
 80035aa:	4b11      	ldr	r3, [pc, #68]	; (80035f0 <RECON_Update_1s+0x428>)
 80035ac:	2200      	movs	r2, #0
 80035ae:	801a      	strh	r2, [r3, #0]
      break;
 80035b0:	bf00      	nop



  // safety Anti freeze feature  which cannot be overwritten by any control mode

  if(wc_temp < ANTIFREEZE_TEMP_OUT_C10)  // less then 4.0 C  // high risk of freezing.  Turn off the input fan completely
 80035b2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80035b6:	2b27      	cmp	r3, #39	; 0x27
 80035b8:	dc05      	bgt.n	80035c6 <RECON_Update_1s+0x3fe>
  {
    mFanOutPct = 10;  // minimal output fan
 80035ba:	4b0c      	ldr	r3, [pc, #48]	; (80035ec <RECON_Update_1s+0x424>)
 80035bc:	220a      	movs	r2, #10
 80035be:	801a      	strh	r2, [r3, #0]
    mFanInPct = 0;  // stopped input fan
 80035c0:	4b0b      	ldr	r3, [pc, #44]	; (80035f0 <RECON_Update_1s+0x428>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	801a      	strh	r2, [r3, #0]
  }


  SetFanPct(FAN_IN,mFanInPct);
 80035c6:	4b0a      	ldr	r3, [pc, #40]	; (80035f0 <RECON_Update_1s+0x428>)
 80035c8:	881b      	ldrh	r3, [r3, #0]
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	4619      	mov	r1, r3
 80035ce:	2000      	movs	r0, #0
 80035d0:	f000 f83a 	bl	8003648 <SetFanPct>
  SetFanPct(FAN_OUT,mFanOutPct);
 80035d4:	4b05      	ldr	r3, [pc, #20]	; (80035ec <RECON_Update_1s+0x424>)
 80035d6:	881b      	ldrh	r3, [r3, #0]
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	4619      	mov	r1, r3
 80035dc:	2001      	movs	r0, #1
 80035de:	f000 f833 	bl	8003648 <SetFanPct>

}
 80035e2:	3728      	adds	r7, #40	; 0x28
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}
 80035e8:	20001060 	.word	0x20001060
 80035ec:	20001056 	.word	0x20001056
 80035f0:	20001054 	.word	0x20001054
 80035f4:	2000106b 	.word	0x2000106b
 80035f8:	20001058 	.word	0x20001058
 80035fc:	66666667 	.word	0x66666667
 8003600:	20001064 	.word	0x20001064
 8003604:	20001068 	.word	0x20001068

08003608 <RECON_RemoteRequest>:


void RECON_RemoteRequest(eRecuRemoteReqMode mode, uint16_t duration_s)
{
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
 800360e:	4603      	mov	r3, r0
 8003610:	460a      	mov	r2, r1
 8003612:	71fb      	strb	r3, [r7, #7]
 8003614:	4613      	mov	r3, r2
 8003616:	80bb      	strh	r3, [r7, #4]
  if(duration_s > MAX_REMOTE_REQUEST_DURATION)
 8003618:	88bb      	ldrh	r3, [r7, #4]
 800361a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800361e:	d902      	bls.n	8003626 <RECON_RemoteRequest+0x1e>
  {
    duration_s = MAX_REMOTE_REQUEST_DURATION;
 8003620:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003624:	80bb      	strh	r3, [r7, #4]
  }
  mRemoteRequestTimer = duration_s;
 8003626:	88bb      	ldrh	r3, [r7, #4]
 8003628:	4a05      	ldr	r2, [pc, #20]	; (8003640 <RECON_RemoteRequest+0x38>)
 800362a:	6013      	str	r3, [r2, #0]
  mRemoteMode = mode;
 800362c:	4a05      	ldr	r2, [pc, #20]	; (8003644 <RECON_RemoteRequest+0x3c>)
 800362e:	79fb      	ldrb	r3, [r7, #7]
 8003630:	7013      	strb	r3, [r2, #0]
}
 8003632:	bf00      	nop
 8003634:	370c      	adds	r7, #12
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	20001064 	.word	0x20001064
 8003644:	20001068 	.word	0x20001068

08003648 <SetFanPct>:


void SetFanPct(uint8_t Fan, uint8_t pct)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b082      	sub	sp, #8
 800364c:	af00      	add	r7, sp, #0
 800364e:	4603      	mov	r3, r0
 8003650:	460a      	mov	r2, r1
 8003652:	71fb      	strb	r3, [r7, #7]
 8003654:	4613      	mov	r3, r2
 8003656:	71bb      	strb	r3, [r7, #6]
  mPWM.Pulse = pct * 10;
 8003658:	79ba      	ldrb	r2, [r7, #6]
 800365a:	4613      	mov	r3, r2
 800365c:	009b      	lsls	r3, r3, #2
 800365e:	4413      	add	r3, r2
 8003660:	005b      	lsls	r3, r3, #1
 8003662:	461a      	mov	r2, r3
 8003664:	4b1f      	ldr	r3, [pc, #124]	; (80036e4 <SetFanPct+0x9c>)
 8003666:	605a      	str	r2, [r3, #4]
  if(Fan == FAN_IN)
 8003668:	79fb      	ldrb	r3, [r7, #7]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d119      	bne.n	80036a2 <SetFanPct+0x5a>
  {
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800366e:	2100      	movs	r1, #0
 8003670:	481d      	ldr	r0, [pc, #116]	; (80036e8 <SetFanPct+0xa0>)
 8003672:	f006 fb8f 	bl	8009d94 <HAL_TIM_PWM_Stop>
    if (HAL_TIM_PWM_ConfigChannel(&htim1, &mPWM, TIM_CHANNEL_1) != HAL_OK)
 8003676:	2200      	movs	r2, #0
 8003678:	491a      	ldr	r1, [pc, #104]	; (80036e4 <SetFanPct+0x9c>)
 800367a:	481b      	ldr	r0, [pc, #108]	; (80036e8 <SetFanPct+0xa0>)
 800367c:	f006 fd02 	bl	800a084 <HAL_TIM_PWM_ConfigChannel>
 8003680:	4603      	mov	r3, r0
 8003682:	2b00      	cmp	r3, #0
 8003684:	d001      	beq.n	800368a <SetFanPct+0x42>
    {
      Error_Handler();
 8003686:	f000 fb6f 	bl	8003d68 <Error_Handler>
    }
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800368a:	2100      	movs	r1, #0
 800368c:	4816      	ldr	r0, [pc, #88]	; (80036e8 <SetFanPct+0xa0>)
 800368e:	f006 fab9 	bl	8009c04 <HAL_TIM_PWM_Start>
    VAR_SetVariable(VAR_RECU_FAN_F, pct,1);
 8003692:	79bb      	ldrb	r3, [r7, #6]
 8003694:	b21b      	sxth	r3, r3
 8003696:	2201      	movs	r2, #1
 8003698:	4619      	mov	r1, r3
 800369a:	208c      	movs	r0, #140	; 0x8c
 800369c:	f7ff fa2c 	bl	8002af8 <VAR_SetVariable>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
    VAR_SetVariable(VAR_RECU_FAN_W, pct,1);
  }


}
 80036a0:	e01b      	b.n	80036da <SetFanPct+0x92>
  else if(Fan == FAN_OUT)
 80036a2:	79fb      	ldrb	r3, [r7, #7]
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d118      	bne.n	80036da <SetFanPct+0x92>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80036a8:	2104      	movs	r1, #4
 80036aa:	480f      	ldr	r0, [pc, #60]	; (80036e8 <SetFanPct+0xa0>)
 80036ac:	f006 fb72 	bl	8009d94 <HAL_TIM_PWM_Stop>
    if (HAL_TIM_PWM_ConfigChannel(&htim1, &mPWM, TIM_CHANNEL_2) != HAL_OK)
 80036b0:	2204      	movs	r2, #4
 80036b2:	490c      	ldr	r1, [pc, #48]	; (80036e4 <SetFanPct+0x9c>)
 80036b4:	480c      	ldr	r0, [pc, #48]	; (80036e8 <SetFanPct+0xa0>)
 80036b6:	f006 fce5 	bl	800a084 <HAL_TIM_PWM_ConfigChannel>
 80036ba:	4603      	mov	r3, r0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d001      	beq.n	80036c4 <SetFanPct+0x7c>
      Error_Handler();
 80036c0:	f000 fb52 	bl	8003d68 <Error_Handler>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80036c4:	2104      	movs	r1, #4
 80036c6:	4808      	ldr	r0, [pc, #32]	; (80036e8 <SetFanPct+0xa0>)
 80036c8:	f006 fa9c 	bl	8009c04 <HAL_TIM_PWM_Start>
    VAR_SetVariable(VAR_RECU_FAN_W, pct,1);
 80036cc:	79bb      	ldrb	r3, [r7, #6]
 80036ce:	b21b      	sxth	r3, r3
 80036d0:	2201      	movs	r2, #1
 80036d2:	4619      	mov	r1, r3
 80036d4:	208d      	movs	r0, #141	; 0x8d
 80036d6:	f7ff fa0f 	bl	8002af8 <VAR_SetVariable>
}
 80036da:	bf00      	nop
 80036dc:	3708      	adds	r7, #8
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	20001038 	.word	0x20001038
 80036e8:	20001168 	.word	0x20001168

080036ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80036f0:	f000 ffe2 	bl	80046b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80036f4:	f000 f81e 	bl	8003734 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80036f8:	f000 fa9e 	bl	8003c38 <MX_GPIO_Init>
  MX_TIM1_Init();
 80036fc:	f000 f990 	bl	8003a20 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8003700:	f000 fa70 	bl	8003be4 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8003704:	f000 f886 	bl	8003814 <MX_CAN1_Init>
  MX_I2C1_Init();
 8003708:	f000 f8ba 	bl	8003880 <MX_I2C1_Init>
  MX_TIM6_Init();
 800370c:	f000 fa34 	bl	8003b78 <MX_TIM6_Init>
  MX_IWDG_Init();
 8003710:	f000 f912 	bl	8003938 <MX_IWDG_Init>
  MX_RTC_Init();
 8003714:	f000 f92a 	bl	800396c <MX_RTC_Init>
  MX_I2C2_Init();
 8003718:	f000 f8e0 	bl	80038dc <MX_I2C2_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

 // HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);

  APP_Init();
 800371c:	f7ff fb66 	bl	8002dec <APP_Init>

  APP_Start();
 8003720:	f7ff fc5e 	bl	8002fe0 <APP_Start>

  while (1)
  {

     if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin))
 8003724:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003728:	4801      	ldr	r0, [pc, #4]	; (8003730 <main+0x44>)
 800372a:	f002 f989 	bl	8005a40 <HAL_GPIO_ReadPin>
 800372e:	e7f9      	b.n	8003724 <main+0x38>
 8003730:	40020800 	.word	0x40020800

08003734 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b094      	sub	sp, #80	; 0x50
 8003738:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800373a:	f107 031c 	add.w	r3, r7, #28
 800373e:	2234      	movs	r2, #52	; 0x34
 8003740:	2100      	movs	r1, #0
 8003742:	4618      	mov	r0, r3
 8003744:	f007 fe68 	bl	800b418 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003748:	f107 0308 	add.w	r3, r7, #8
 800374c:	2200      	movs	r2, #0
 800374e:	601a      	str	r2, [r3, #0]
 8003750:	605a      	str	r2, [r3, #4]
 8003752:	609a      	str	r2, [r3, #8]
 8003754:	60da      	str	r2, [r3, #12]
 8003756:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003758:	2300      	movs	r3, #0
 800375a:	607b      	str	r3, [r7, #4]
 800375c:	4b2b      	ldr	r3, [pc, #172]	; (800380c <SystemClock_Config+0xd8>)
 800375e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003760:	4a2a      	ldr	r2, [pc, #168]	; (800380c <SystemClock_Config+0xd8>)
 8003762:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003766:	6413      	str	r3, [r2, #64]	; 0x40
 8003768:	4b28      	ldr	r3, [pc, #160]	; (800380c <SystemClock_Config+0xd8>)
 800376a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003770:	607b      	str	r3, [r7, #4]
 8003772:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8003774:	2300      	movs	r3, #0
 8003776:	603b      	str	r3, [r7, #0]
 8003778:	4b25      	ldr	r3, [pc, #148]	; (8003810 <SystemClock_Config+0xdc>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003780:	4a23      	ldr	r2, [pc, #140]	; (8003810 <SystemClock_Config+0xdc>)
 8003782:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003786:	6013      	str	r3, [r2, #0]
 8003788:	4b21      	ldr	r3, [pc, #132]	; (8003810 <SystemClock_Config+0xdc>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003790:	603b      	str	r3, [r7, #0]
 8003792:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8003794:	2309      	movs	r3, #9
 8003796:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003798:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800379c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800379e:	2301      	movs	r3, #1
 80037a0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80037a2:	2301      	movs	r3, #1
 80037a4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80037a6:	2302      	movs	r3, #2
 80037a8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80037aa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80037ae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80037b0:	2308      	movs	r3, #8
 80037b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 200;
 80037b4:	23c8      	movs	r3, #200	; 0xc8
 80037b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80037b8:	2304      	movs	r3, #4
 80037ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80037bc:	2302      	movs	r3, #2
 80037be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80037c0:	2302      	movs	r3, #2
 80037c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80037c4:	f107 031c 	add.w	r3, r7, #28
 80037c8:	4618      	mov	r0, r3
 80037ca:	f005 fba5 	bl	8008f18 <HAL_RCC_OscConfig>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d001      	beq.n	80037d8 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80037d4:	f000 fac8 	bl	8003d68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80037d8:	230f      	movs	r3, #15
 80037da:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80037dc:	2302      	movs	r3, #2
 80037de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80037e0:	2300      	movs	r3, #0
 80037e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80037e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037e8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80037ea:	2300      	movs	r3, #0
 80037ec:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80037ee:	f107 0308 	add.w	r3, r7, #8
 80037f2:	2101      	movs	r1, #1
 80037f4:	4618      	mov	r0, r3
 80037f6:	f004 fd1b 	bl	8008230 <HAL_RCC_ClockConfig>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d001      	beq.n	8003804 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8003800:	f000 fab2 	bl	8003d68 <Error_Handler>
  }
}
 8003804:	bf00      	nop
 8003806:	3750      	adds	r7, #80	; 0x50
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}
 800380c:	40023800 	.word	0x40023800
 8003810:	40007000 	.word	0x40007000

08003814 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8003818:	4b17      	ldr	r3, [pc, #92]	; (8003878 <MX_CAN1_Init+0x64>)
 800381a:	4a18      	ldr	r2, [pc, #96]	; (800387c <MX_CAN1_Init+0x68>)
 800381c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 800381e:	4b16      	ldr	r3, [pc, #88]	; (8003878 <MX_CAN1_Init+0x64>)
 8003820:	2205      	movs	r2, #5
 8003822:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8003824:	4b14      	ldr	r3, [pc, #80]	; (8003878 <MX_CAN1_Init+0x64>)
 8003826:	2200      	movs	r2, #0
 8003828:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800382a:	4b13      	ldr	r3, [pc, #76]	; (8003878 <MX_CAN1_Init+0x64>)
 800382c:	2200      	movs	r2, #0
 800382e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_15TQ;
 8003830:	4b11      	ldr	r3, [pc, #68]	; (8003878 <MX_CAN1_Init+0x64>)
 8003832:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8003836:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8003838:	4b0f      	ldr	r3, [pc, #60]	; (8003878 <MX_CAN1_Init+0x64>)
 800383a:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 800383e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8003840:	4b0d      	ldr	r3, [pc, #52]	; (8003878 <MX_CAN1_Init+0x64>)
 8003842:	2200      	movs	r2, #0
 8003844:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8003846:	4b0c      	ldr	r3, [pc, #48]	; (8003878 <MX_CAN1_Init+0x64>)
 8003848:	2201      	movs	r2, #1
 800384a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800384c:	4b0a      	ldr	r3, [pc, #40]	; (8003878 <MX_CAN1_Init+0x64>)
 800384e:	2200      	movs	r2, #0
 8003850:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8003852:	4b09      	ldr	r3, [pc, #36]	; (8003878 <MX_CAN1_Init+0x64>)
 8003854:	2201      	movs	r2, #1
 8003856:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8003858:	4b07      	ldr	r3, [pc, #28]	; (8003878 <MX_CAN1_Init+0x64>)
 800385a:	2200      	movs	r2, #0
 800385c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 800385e:	4b06      	ldr	r3, [pc, #24]	; (8003878 <MX_CAN1_Init+0x64>)
 8003860:	2201      	movs	r2, #1
 8003862:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8003864:	4804      	ldr	r0, [pc, #16]	; (8003878 <MX_CAN1_Init+0x64>)
 8003866:	f000 ffbd 	bl	80047e4 <HAL_CAN_Init>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d001      	beq.n	8003874 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8003870:	f000 fa7a 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8003874:	bf00      	nop
 8003876:	bd80      	pop	{r7, pc}
 8003878:	2000106c 	.word	0x2000106c
 800387c:	40006400 	.word	0x40006400

08003880 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003884:	4b13      	ldr	r3, [pc, #76]	; (80038d4 <MX_I2C1_Init+0x54>)
 8003886:	4a14      	ldr	r2, [pc, #80]	; (80038d8 <MX_I2C1_Init+0x58>)
 8003888:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 10000;
 800388a:	4b12      	ldr	r3, [pc, #72]	; (80038d4 <MX_I2C1_Init+0x54>)
 800388c:	f242 7210 	movw	r2, #10000	; 0x2710
 8003890:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003892:	4b10      	ldr	r3, [pc, #64]	; (80038d4 <MX_I2C1_Init+0x54>)
 8003894:	2200      	movs	r2, #0
 8003896:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003898:	4b0e      	ldr	r3, [pc, #56]	; (80038d4 <MX_I2C1_Init+0x54>)
 800389a:	2200      	movs	r2, #0
 800389c:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800389e:	4b0d      	ldr	r3, [pc, #52]	; (80038d4 <MX_I2C1_Init+0x54>)
 80038a0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80038a4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80038a6:	4b0b      	ldr	r3, [pc, #44]	; (80038d4 <MX_I2C1_Init+0x54>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80038ac:	4b09      	ldr	r3, [pc, #36]	; (80038d4 <MX_I2C1_Init+0x54>)
 80038ae:	2200      	movs	r2, #0
 80038b0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80038b2:	4b08      	ldr	r3, [pc, #32]	; (80038d4 <MX_I2C1_Init+0x54>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80038b8:	4b06      	ldr	r3, [pc, #24]	; (80038d4 <MX_I2C1_Init+0x54>)
 80038ba:	2200      	movs	r2, #0
 80038bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80038be:	4805      	ldr	r0, [pc, #20]	; (80038d4 <MX_I2C1_Init+0x54>)
 80038c0:	f002 f90a 	bl	8005ad8 <HAL_I2C_Init>
 80038c4:	4603      	mov	r3, r0
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d001      	beq.n	80038ce <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 80038ca:	f000 fa4d 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80038ce:	bf00      	nop
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	20001094 	.word	0x20001094
 80038d8:	40005400 	.word	0x40005400

080038dc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80038e0:	4b13      	ldr	r3, [pc, #76]	; (8003930 <MX_I2C2_Init+0x54>)
 80038e2:	4a14      	ldr	r2, [pc, #80]	; (8003934 <MX_I2C2_Init+0x58>)
 80038e4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 10000;
 80038e6:	4b12      	ldr	r3, [pc, #72]	; (8003930 <MX_I2C2_Init+0x54>)
 80038e8:	f242 7210 	movw	r2, #10000	; 0x2710
 80038ec:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80038ee:	4b10      	ldr	r3, [pc, #64]	; (8003930 <MX_I2C2_Init+0x54>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80038f4:	4b0e      	ldr	r3, [pc, #56]	; (8003930 <MX_I2C2_Init+0x54>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80038fa:	4b0d      	ldr	r3, [pc, #52]	; (8003930 <MX_I2C2_Init+0x54>)
 80038fc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003900:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003902:	4b0b      	ldr	r3, [pc, #44]	; (8003930 <MX_I2C2_Init+0x54>)
 8003904:	2200      	movs	r2, #0
 8003906:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8003908:	4b09      	ldr	r3, [pc, #36]	; (8003930 <MX_I2C2_Init+0x54>)
 800390a:	2200      	movs	r2, #0
 800390c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800390e:	4b08      	ldr	r3, [pc, #32]	; (8003930 <MX_I2C2_Init+0x54>)
 8003910:	2200      	movs	r2, #0
 8003912:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003914:	4b06      	ldr	r3, [pc, #24]	; (8003930 <MX_I2C2_Init+0x54>)
 8003916:	2200      	movs	r2, #0
 8003918:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800391a:	4805      	ldr	r0, [pc, #20]	; (8003930 <MX_I2C2_Init+0x54>)
 800391c:	f002 f8dc 	bl	8005ad8 <HAL_I2C_Init>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d001      	beq.n	800392a <MX_I2C2_Init+0x4e>
  {
    Error_Handler();
 8003926:	f000 fa1f 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800392a:	bf00      	nop
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	200010e8 	.word	0x200010e8
 8003934:	40005800 	.word	0x40005800

08003938 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800393c:	4b09      	ldr	r3, [pc, #36]	; (8003964 <MX_IWDG_Init+0x2c>)
 800393e:	4a0a      	ldr	r2, [pc, #40]	; (8003968 <MX_IWDG_Init+0x30>)
 8003940:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8003942:	4b08      	ldr	r3, [pc, #32]	; (8003964 <MX_IWDG_Init+0x2c>)
 8003944:	2206      	movs	r2, #6
 8003946:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 8003948:	4b06      	ldr	r3, [pc, #24]	; (8003964 <MX_IWDG_Init+0x2c>)
 800394a:	f640 72ff 	movw	r2, #4095	; 0xfff
 800394e:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8003950:	4804      	ldr	r0, [pc, #16]	; (8003964 <MX_IWDG_Init+0x2c>)
 8003952:	f004 fc1b 	bl	800818c <HAL_IWDG_Init>
 8003956:	4603      	mov	r3, r0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d001      	beq.n	8003960 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 800395c:	f000 fa04 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8003960:	bf00      	nop
 8003962:	bd80      	pop	{r7, pc}
 8003964:	2000113c 	.word	0x2000113c
 8003968:	40003000 	.word	0x40003000

0800396c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b086      	sub	sp, #24
 8003970:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003972:	1d3b      	adds	r3, r7, #4
 8003974:	2200      	movs	r2, #0
 8003976:	601a      	str	r2, [r3, #0]
 8003978:	605a      	str	r2, [r3, #4]
 800397a:	609a      	str	r2, [r3, #8]
 800397c:	60da      	str	r2, [r3, #12]
 800397e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8003980:	2300      	movs	r3, #0
 8003982:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003984:	4b24      	ldr	r3, [pc, #144]	; (8003a18 <MX_RTC_Init+0xac>)
 8003986:	4a25      	ldr	r2, [pc, #148]	; (8003a1c <MX_RTC_Init+0xb0>)
 8003988:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800398a:	4b23      	ldr	r3, [pc, #140]	; (8003a18 <MX_RTC_Init+0xac>)
 800398c:	2200      	movs	r2, #0
 800398e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 124;
 8003990:	4b21      	ldr	r3, [pc, #132]	; (8003a18 <MX_RTC_Init+0xac>)
 8003992:	227c      	movs	r2, #124	; 0x7c
 8003994:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 3999;
 8003996:	4b20      	ldr	r3, [pc, #128]	; (8003a18 <MX_RTC_Init+0xac>)
 8003998:	f640 729f 	movw	r2, #3999	; 0xf9f
 800399c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800399e:	4b1e      	ldr	r3, [pc, #120]	; (8003a18 <MX_RTC_Init+0xac>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80039a4:	4b1c      	ldr	r3, [pc, #112]	; (8003a18 <MX_RTC_Init+0xac>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80039aa:	4b1b      	ldr	r3, [pc, #108]	; (8003a18 <MX_RTC_Init+0xac>)
 80039ac:	2200      	movs	r2, #0
 80039ae:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80039b0:	4819      	ldr	r0, [pc, #100]	; (8003a18 <MX_RTC_Init+0xac>)
 80039b2:	f005 fd4f 	bl	8009454 <HAL_RTC_Init>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d001      	beq.n	80039c0 <MX_RTC_Init+0x54>
  {
    Error_Handler();
 80039bc:	f000 f9d4 	bl	8003d68 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80039c0:	2300      	movs	r3, #0
 80039c2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80039c4:	2300      	movs	r3, #0
 80039c6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80039c8:	2300      	movs	r3, #0
 80039ca:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80039cc:	2300      	movs	r3, #0
 80039ce:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80039d0:	2300      	movs	r3, #0
 80039d2:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80039d4:	1d3b      	adds	r3, r7, #4
 80039d6:	2201      	movs	r2, #1
 80039d8:	4619      	mov	r1, r3
 80039da:	480f      	ldr	r0, [pc, #60]	; (8003a18 <MX_RTC_Init+0xac>)
 80039dc:	f005 fdb0 	bl	8009540 <HAL_RTC_SetTime>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d001      	beq.n	80039ea <MX_RTC_Init+0x7e>
  {
    Error_Handler();
 80039e6:	f000 f9bf 	bl	8003d68 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80039ea:	2301      	movs	r3, #1
 80039ec:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80039ee:	2301      	movs	r3, #1
 80039f0:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80039f2:	2301      	movs	r3, #1
 80039f4:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80039f6:	2300      	movs	r3, #0
 80039f8:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80039fa:	463b      	mov	r3, r7
 80039fc:	2201      	movs	r2, #1
 80039fe:	4619      	mov	r1, r3
 8003a00:	4805      	ldr	r0, [pc, #20]	; (8003a18 <MX_RTC_Init+0xac>)
 8003a02:	f005 fe95 	bl	8009730 <HAL_RTC_SetDate>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d001      	beq.n	8003a10 <MX_RTC_Init+0xa4>
  {
    Error_Handler();
 8003a0c:	f000 f9ac 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003a10:	bf00      	nop
 8003a12:	3718      	adds	r7, #24
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	20001148 	.word	0x20001148
 8003a1c:	40002800 	.word	0x40002800

08003a20 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b096      	sub	sp, #88	; 0x58
 8003a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a26:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	601a      	str	r2, [r3, #0]
 8003a2e:	605a      	str	r2, [r3, #4]
 8003a30:	609a      	str	r2, [r3, #8]
 8003a32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a34:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003a38:	2200      	movs	r2, #0
 8003a3a:	601a      	str	r2, [r3, #0]
 8003a3c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a42:	2200      	movs	r2, #0
 8003a44:	601a      	str	r2, [r3, #0]
 8003a46:	605a      	str	r2, [r3, #4]
 8003a48:	609a      	str	r2, [r3, #8]
 8003a4a:	60da      	str	r2, [r3, #12]
 8003a4c:	611a      	str	r2, [r3, #16]
 8003a4e:	615a      	str	r2, [r3, #20]
 8003a50:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003a52:	1d3b      	adds	r3, r7, #4
 8003a54:	2220      	movs	r2, #32
 8003a56:	2100      	movs	r1, #0
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f007 fcdd 	bl	800b418 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003a5e:	4b44      	ldr	r3, [pc, #272]	; (8003b70 <MX_TIM1_Init+0x150>)
 8003a60:	4a44      	ldr	r2, [pc, #272]	; (8003b74 <MX_TIM1_Init+0x154>)
 8003a62:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 24;
 8003a64:	4b42      	ldr	r3, [pc, #264]	; (8003b70 <MX_TIM1_Init+0x150>)
 8003a66:	2218      	movs	r2, #24
 8003a68:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a6a:	4b41      	ldr	r3, [pc, #260]	; (8003b70 <MX_TIM1_Init+0x150>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8003a70:	4b3f      	ldr	r3, [pc, #252]	; (8003b70 <MX_TIM1_Init+0x150>)
 8003a72:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003a76:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a78:	4b3d      	ldr	r3, [pc, #244]	; (8003b70 <MX_TIM1_Init+0x150>)
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003a7e:	4b3c      	ldr	r3, [pc, #240]	; (8003b70 <MX_TIM1_Init+0x150>)
 8003a80:	2200      	movs	r2, #0
 8003a82:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a84:	4b3a      	ldr	r3, [pc, #232]	; (8003b70 <MX_TIM1_Init+0x150>)
 8003a86:	2200      	movs	r2, #0
 8003a88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003a8a:	4839      	ldr	r0, [pc, #228]	; (8003b70 <MX_TIM1_Init+0x150>)
 8003a8c:	f006 f812 	bl	8009ab4 <HAL_TIM_Base_Init>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d001      	beq.n	8003a9a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8003a96:	f000 f967 	bl	8003d68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a9e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003aa0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	4832      	ldr	r0, [pc, #200]	; (8003b70 <MX_TIM1_Init+0x150>)
 8003aa8:	f006 fbae 	bl	800a208 <HAL_TIM_ConfigClockSource>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d001      	beq.n	8003ab6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8003ab2:	f000 f959 	bl	8003d68 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003ab6:	482e      	ldr	r0, [pc, #184]	; (8003b70 <MX_TIM1_Init+0x150>)
 8003ab8:	f006 f84b 	bl	8009b52 <HAL_TIM_PWM_Init>
 8003abc:	4603      	mov	r3, r0
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d001      	beq.n	8003ac6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8003ac2:	f000 f951 	bl	8003d68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003aca:	2300      	movs	r3, #0
 8003acc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003ace:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003ad2:	4619      	mov	r1, r3
 8003ad4:	4826      	ldr	r0, [pc, #152]	; (8003b70 <MX_TIM1_Init+0x150>)
 8003ad6:	f006 ffa1 	bl	800aa1c <HAL_TIMEx_MasterConfigSynchronization>
 8003ada:	4603      	mov	r3, r0
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d001      	beq.n	8003ae4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8003ae0:	f000 f942 	bl	8003d68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003ae4:	2360      	movs	r3, #96	; 0x60
 8003ae6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 200;
 8003ae8:	23c8      	movs	r3, #200	; 0xc8
 8003aea:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003aec:	2300      	movs	r3, #0
 8003aee:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003af0:	2300      	movs	r3, #0
 8003af2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003af4:	2300      	movs	r3, #0
 8003af6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003af8:	2300      	movs	r3, #0
 8003afa:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003afc:	2300      	movs	r3, #0
 8003afe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003b00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b04:	2200      	movs	r2, #0
 8003b06:	4619      	mov	r1, r3
 8003b08:	4819      	ldr	r0, [pc, #100]	; (8003b70 <MX_TIM1_Init+0x150>)
 8003b0a:	f006 fabb 	bl	800a084 <HAL_TIM_PWM_ConfigChannel>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d001      	beq.n	8003b18 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8003b14:	f000 f928 	bl	8003d68 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003b18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b1c:	2204      	movs	r2, #4
 8003b1e:	4619      	mov	r1, r3
 8003b20:	4813      	ldr	r0, [pc, #76]	; (8003b70 <MX_TIM1_Init+0x150>)
 8003b22:	f006 faaf 	bl	800a084 <HAL_TIM_PWM_ConfigChannel>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d001      	beq.n	8003b30 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8003b2c:	f000 f91c 	bl	8003d68 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003b30:	2300      	movs	r3, #0
 8003b32:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003b34:	2300      	movs	r3, #0
 8003b36:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003b40:	2300      	movs	r3, #0
 8003b42:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003b44:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b48:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003b4e:	1d3b      	adds	r3, r7, #4
 8003b50:	4619      	mov	r1, r3
 8003b52:	4807      	ldr	r0, [pc, #28]	; (8003b70 <MX_TIM1_Init+0x150>)
 8003b54:	f006 ffde 	bl	800ab14 <HAL_TIMEx_ConfigBreakDeadTime>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d001      	beq.n	8003b62 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8003b5e:	f000 f903 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003b62:	4803      	ldr	r0, [pc, #12]	; (8003b70 <MX_TIM1_Init+0x150>)
 8003b64:	f000 fbba 	bl	80042dc <HAL_TIM_MspPostInit>

}
 8003b68:	bf00      	nop
 8003b6a:	3758      	adds	r7, #88	; 0x58
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	20001168 	.word	0x20001168
 8003b74:	40010000 	.word	0x40010000

08003b78 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b7e:	463b      	mov	r3, r7
 8003b80:	2200      	movs	r2, #0
 8003b82:	601a      	str	r2, [r3, #0]
 8003b84:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003b86:	4b15      	ldr	r3, [pc, #84]	; (8003bdc <MX_TIM6_Init+0x64>)
 8003b88:	4a15      	ldr	r2, [pc, #84]	; (8003be0 <MX_TIM6_Init+0x68>)
 8003b8a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 4;
 8003b8c:	4b13      	ldr	r3, [pc, #76]	; (8003bdc <MX_TIM6_Init+0x64>)
 8003b8e:	2204      	movs	r2, #4
 8003b90:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b92:	4b12      	ldr	r3, [pc, #72]	; (8003bdc <MX_TIM6_Init+0x64>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 8003b98:	4b10      	ldr	r3, [pc, #64]	; (8003bdc <MX_TIM6_Init+0x64>)
 8003b9a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003b9e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ba0:	4b0e      	ldr	r3, [pc, #56]	; (8003bdc <MX_TIM6_Init+0x64>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003ba6:	480d      	ldr	r0, [pc, #52]	; (8003bdc <MX_TIM6_Init+0x64>)
 8003ba8:	f005 ff84 	bl	8009ab4 <HAL_TIM_Base_Init>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d001      	beq.n	8003bb6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8003bb2:	f000 f8d9 	bl	8003d68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003bbe:	463b      	mov	r3, r7
 8003bc0:	4619      	mov	r1, r3
 8003bc2:	4806      	ldr	r0, [pc, #24]	; (8003bdc <MX_TIM6_Init+0x64>)
 8003bc4:	f006 ff2a 	bl	800aa1c <HAL_TIMEx_MasterConfigSynchronization>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d001      	beq.n	8003bd2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8003bce:	f000 f8cb 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003bd2:	bf00      	nop
 8003bd4:	3708      	adds	r7, #8
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	200011b0 	.word	0x200011b0
 8003be0:	40001000 	.word	0x40001000

08003be4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003be8:	4b11      	ldr	r3, [pc, #68]	; (8003c30 <MX_USART2_UART_Init+0x4c>)
 8003bea:	4a12      	ldr	r2, [pc, #72]	; (8003c34 <MX_USART2_UART_Init+0x50>)
 8003bec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003bee:	4b10      	ldr	r3, [pc, #64]	; (8003c30 <MX_USART2_UART_Init+0x4c>)
 8003bf0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003bf4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003bf6:	4b0e      	ldr	r3, [pc, #56]	; (8003c30 <MX_USART2_UART_Init+0x4c>)
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003bfc:	4b0c      	ldr	r3, [pc, #48]	; (8003c30 <MX_USART2_UART_Init+0x4c>)
 8003bfe:	2200      	movs	r2, #0
 8003c00:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003c02:	4b0b      	ldr	r3, [pc, #44]	; (8003c30 <MX_USART2_UART_Init+0x4c>)
 8003c04:	2200      	movs	r2, #0
 8003c06:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003c08:	4b09      	ldr	r3, [pc, #36]	; (8003c30 <MX_USART2_UART_Init+0x4c>)
 8003c0a:	220c      	movs	r2, #12
 8003c0c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c0e:	4b08      	ldr	r3, [pc, #32]	; (8003c30 <MX_USART2_UART_Init+0x4c>)
 8003c10:	2200      	movs	r2, #0
 8003c12:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c14:	4b06      	ldr	r3, [pc, #24]	; (8003c30 <MX_USART2_UART_Init+0x4c>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003c1a:	4805      	ldr	r0, [pc, #20]	; (8003c30 <MX_USART2_UART_Init+0x4c>)
 8003c1c:	f006 ffe0 	bl	800abe0 <HAL_UART_Init>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d001      	beq.n	8003c2a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003c26:	f000 f89f 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003c2a:	bf00      	nop
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	200011f8 	.word	0x200011f8
 8003c34:	40004400 	.word	0x40004400

08003c38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b08a      	sub	sp, #40	; 0x28
 8003c3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c3e:	f107 0314 	add.w	r3, r7, #20
 8003c42:	2200      	movs	r2, #0
 8003c44:	601a      	str	r2, [r3, #0]
 8003c46:	605a      	str	r2, [r3, #4]
 8003c48:	609a      	str	r2, [r3, #8]
 8003c4a:	60da      	str	r2, [r3, #12]
 8003c4c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c4e:	2300      	movs	r3, #0
 8003c50:	613b      	str	r3, [r7, #16]
 8003c52:	4b41      	ldr	r3, [pc, #260]	; (8003d58 <MX_GPIO_Init+0x120>)
 8003c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c56:	4a40      	ldr	r2, [pc, #256]	; (8003d58 <MX_GPIO_Init+0x120>)
 8003c58:	f043 0304 	orr.w	r3, r3, #4
 8003c5c:	6313      	str	r3, [r2, #48]	; 0x30
 8003c5e:	4b3e      	ldr	r3, [pc, #248]	; (8003d58 <MX_GPIO_Init+0x120>)
 8003c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c62:	f003 0304 	and.w	r3, r3, #4
 8003c66:	613b      	str	r3, [r7, #16]
 8003c68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	60fb      	str	r3, [r7, #12]
 8003c6e:	4b3a      	ldr	r3, [pc, #232]	; (8003d58 <MX_GPIO_Init+0x120>)
 8003c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c72:	4a39      	ldr	r2, [pc, #228]	; (8003d58 <MX_GPIO_Init+0x120>)
 8003c74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c78:	6313      	str	r3, [r2, #48]	; 0x30
 8003c7a:	4b37      	ldr	r3, [pc, #220]	; (8003d58 <MX_GPIO_Init+0x120>)
 8003c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c82:	60fb      	str	r3, [r7, #12]
 8003c84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c86:	2300      	movs	r3, #0
 8003c88:	60bb      	str	r3, [r7, #8]
 8003c8a:	4b33      	ldr	r3, [pc, #204]	; (8003d58 <MX_GPIO_Init+0x120>)
 8003c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c8e:	4a32      	ldr	r2, [pc, #200]	; (8003d58 <MX_GPIO_Init+0x120>)
 8003c90:	f043 0301 	orr.w	r3, r3, #1
 8003c94:	6313      	str	r3, [r2, #48]	; 0x30
 8003c96:	4b30      	ldr	r3, [pc, #192]	; (8003d58 <MX_GPIO_Init+0x120>)
 8003c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c9a:	f003 0301 	and.w	r3, r3, #1
 8003c9e:	60bb      	str	r3, [r7, #8]
 8003ca0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	607b      	str	r3, [r7, #4]
 8003ca6:	4b2c      	ldr	r3, [pc, #176]	; (8003d58 <MX_GPIO_Init+0x120>)
 8003ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003caa:	4a2b      	ldr	r2, [pc, #172]	; (8003d58 <MX_GPIO_Init+0x120>)
 8003cac:	f043 0302 	orr.w	r3, r3, #2
 8003cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8003cb2:	4b29      	ldr	r3, [pc, #164]	; (8003d58 <MX_GPIO_Init+0x120>)
 8003cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	607b      	str	r3, [r7, #4]
 8003cbc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OW1_GPIO_Port, OW1_Pin, GPIO_PIN_RESET);
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	2108      	movs	r1, #8
 8003cc2:	4826      	ldr	r0, [pc, #152]	; (8003d5c <MX_GPIO_Init+0x124>)
 8003cc4:	f001 fed4 	bl	8005a70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003cc8:	2200      	movs	r2, #0
 8003cca:	2120      	movs	r1, #32
 8003ccc:	4824      	ldr	r0, [pc, #144]	; (8003d60 <MX_GPIO_Init+0x128>)
 8003cce:	f001 fecf 	bl	8005a70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_B_Pin|LED_G_Pin|LED_R_Pin|BUZZ_Pin, GPIO_PIN_RESET);
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8003cd8:	4822      	ldr	r0, [pc, #136]	; (8003d64 <MX_GPIO_Init+0x12c>)
 8003cda:	f001 fec9 	bl	8005a70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003cde:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003ce2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003ce4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003ce8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cea:	2300      	movs	r3, #0
 8003cec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003cee:	f107 0314 	add.w	r3, r7, #20
 8003cf2:	4619      	mov	r1, r3
 8003cf4:	4819      	ldr	r0, [pc, #100]	; (8003d5c <MX_GPIO_Init+0x124>)
 8003cf6:	f001 fd0f 	bl	8005718 <HAL_GPIO_Init>

  /*Configure GPIO pin : OW1_Pin */
  GPIO_InitStruct.Pin = OW1_Pin;
 8003cfa:	2308      	movs	r3, #8
 8003cfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003cfe:	2311      	movs	r3, #17
 8003d00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d02:	2300      	movs	r3, #0
 8003d04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d06:	2300      	movs	r3, #0
 8003d08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OW1_GPIO_Port, &GPIO_InitStruct);
 8003d0a:	f107 0314 	add.w	r3, r7, #20
 8003d0e:	4619      	mov	r1, r3
 8003d10:	4812      	ldr	r0, [pc, #72]	; (8003d5c <MX_GPIO_Init+0x124>)
 8003d12:	f001 fd01 	bl	8005718 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8003d16:	2320      	movs	r3, #32
 8003d18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d22:	2300      	movs	r3, #0
 8003d24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8003d26:	f107 0314 	add.w	r3, r7, #20
 8003d2a:	4619      	mov	r1, r3
 8003d2c:	480c      	ldr	r0, [pc, #48]	; (8003d60 <MX_GPIO_Init+0x128>)
 8003d2e:	f001 fcf3 	bl	8005718 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_B_Pin LED_G_Pin LED_R_Pin BUZZ_Pin */
  GPIO_InitStruct.Pin = LED_B_Pin|LED_G_Pin|LED_R_Pin|BUZZ_Pin;
 8003d32:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8003d36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d40:	2300      	movs	r3, #0
 8003d42:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d44:	f107 0314 	add.w	r3, r7, #20
 8003d48:	4619      	mov	r1, r3
 8003d4a:	4806      	ldr	r0, [pc, #24]	; (8003d64 <MX_GPIO_Init+0x12c>)
 8003d4c:	f001 fce4 	bl	8005718 <HAL_GPIO_Init>

}
 8003d50:	bf00      	nop
 8003d52:	3728      	adds	r7, #40	; 0x28
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	40023800 	.word	0x40023800
 8003d5c:	40020800 	.word	0x40020800
 8003d60:	40020000 	.word	0x40020000
 8003d64:	40020400 	.word	0x40020400

08003d68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003d6c:	b672      	cpsid	i
}
 8003d6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003d70:	e7fe      	b.n	8003d70 <Error_Handler+0x8>
	...

08003d74 <Scheduler_Init>:
**********************************************************************	
	* @brief	Initialisation timimg struct
***********************************************************************
*/
void Scheduler_Init (void)
{
 8003d74:	b480      	push	{r7}
 8003d76:	af00      	add	r7, sp, #0
		Timer_1ms.timer_limit = 1;
 8003d78:	4b0f      	ldr	r3, [pc, #60]	; (8003db8 <Scheduler_Init+0x44>)
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	809a      	strh	r2, [r3, #4]
		Timer_5ms.timer_limit = 5;
 8003d7e:	4b0f      	ldr	r3, [pc, #60]	; (8003dbc <Scheduler_Init+0x48>)
 8003d80:	2205      	movs	r2, #5
 8003d82:	809a      	strh	r2, [r3, #4]
		Timer_10ms.timer_limit = 10;
 8003d84:	4b0e      	ldr	r3, [pc, #56]	; (8003dc0 <Scheduler_Init+0x4c>)
 8003d86:	220a      	movs	r2, #10
 8003d88:	809a      	strh	r2, [r3, #4]
		Timer_50ms.timer_limit = 50;
 8003d8a:	4b0e      	ldr	r3, [pc, #56]	; (8003dc4 <Scheduler_Init+0x50>)
 8003d8c:	2232      	movs	r2, #50	; 0x32
 8003d8e:	809a      	strh	r2, [r3, #4]
		Timer_100ms.timer_limit = 100;
 8003d90:	4b0d      	ldr	r3, [pc, #52]	; (8003dc8 <Scheduler_Init+0x54>)
 8003d92:	2264      	movs	r2, #100	; 0x64
 8003d94:	809a      	strh	r2, [r3, #4]
		Timer_250ms.timer_limit = 250;
 8003d96:	4b0d      	ldr	r3, [pc, #52]	; (8003dcc <Scheduler_Init+0x58>)
 8003d98:	22fa      	movs	r2, #250	; 0xfa
 8003d9a:	809a      	strh	r2, [r3, #4]
		Timer_500ms.timer_limit = 500;
 8003d9c:	4b0c      	ldr	r3, [pc, #48]	; (8003dd0 <Scheduler_Init+0x5c>)
 8003d9e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003da2:	809a      	strh	r2, [r3, #4]
		Timer_1s.timer_limit = 1000;
 8003da4:	4b0b      	ldr	r3, [pc, #44]	; (8003dd4 <Scheduler_Init+0x60>)
 8003da6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003daa:	809a      	strh	r2, [r3, #4]
}
 8003dac:	bf00      	nop
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	2000123c 	.word	0x2000123c
 8003dbc:	20001244 	.word	0x20001244
 8003dc0:	2000124c 	.word	0x2000124c
 8003dc4:	20001254 	.word	0x20001254
 8003dc8:	2000125c 	.word	0x2000125c
 8003dcc:	20001264 	.word	0x20001264
 8003dd0:	2000126c 	.word	0x2000126c
 8003dd4:	20001274 	.word	0x20001274

08003dd8 <Scheduler_Update_1ms>:
**********************************************************************	
	* @brief	Timer control. Calling of all defined timers
***********************************************************************
*/
void Scheduler_Update_1ms (void)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	af00      	add	r7, sp, #0
	Timer_Increment(&Timer_1ms);
 8003ddc:	480c      	ldr	r0, [pc, #48]	; (8003e10 <Scheduler_Update_1ms+0x38>)
 8003dde:	f000 f827 	bl	8003e30 <Timer_Increment>
	Timer_Increment(&Timer_5ms);
 8003de2:	480c      	ldr	r0, [pc, #48]	; (8003e14 <Scheduler_Update_1ms+0x3c>)
 8003de4:	f000 f824 	bl	8003e30 <Timer_Increment>
	Timer_Increment(&Timer_10ms);
 8003de8:	480b      	ldr	r0, [pc, #44]	; (8003e18 <Scheduler_Update_1ms+0x40>)
 8003dea:	f000 f821 	bl	8003e30 <Timer_Increment>
	Timer_Increment(&Timer_50ms);
 8003dee:	480b      	ldr	r0, [pc, #44]	; (8003e1c <Scheduler_Update_1ms+0x44>)
 8003df0:	f000 f81e 	bl	8003e30 <Timer_Increment>
	Timer_Increment(&Timer_100ms);
 8003df4:	480a      	ldr	r0, [pc, #40]	; (8003e20 <Scheduler_Update_1ms+0x48>)
 8003df6:	f000 f81b 	bl	8003e30 <Timer_Increment>
	Timer_Increment(&Timer_250ms);
 8003dfa:	480a      	ldr	r0, [pc, #40]	; (8003e24 <Scheduler_Update_1ms+0x4c>)
 8003dfc:	f000 f818 	bl	8003e30 <Timer_Increment>
	Timer_Increment(&Timer_500ms);
 8003e00:	4809      	ldr	r0, [pc, #36]	; (8003e28 <Scheduler_Update_1ms+0x50>)
 8003e02:	f000 f815 	bl	8003e30 <Timer_Increment>
	Timer_Increment(&Timer_1s);
 8003e06:	4809      	ldr	r0, [pc, #36]	; (8003e2c <Scheduler_Update_1ms+0x54>)
 8003e08:	f000 f812 	bl	8003e30 <Timer_Increment>
	
}
 8003e0c:	bf00      	nop
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	2000123c 	.word	0x2000123c
 8003e14:	20001244 	.word	0x20001244
 8003e18:	2000124c 	.word	0x2000124c
 8003e1c:	20001254 	.word	0x20001254
 8003e20:	2000125c 	.word	0x2000125c
 8003e24:	20001264 	.word	0x20001264
 8003e28:	2000126c 	.word	0x2000126c
 8003e2c:	20001274 	.word	0x20001274

08003e30 <Timer_Increment>:
	* @brief	Incrementing of all counters and setting flags , where is condition met!
	* @param	timer: Pointer to specific timer	
***********************************************************************
*/
inline static void Timer_Increment (sTimer *timer)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
	timer->timer_cnt++;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	885b      	ldrh	r3, [r3, #2]
 8003e3c:	3301      	adds	r3, #1
 8003e3e:	b29a      	uxth	r2, r3
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	805a      	strh	r2, [r3, #2]
	if(timer->timer_cnt >= timer->timer_limit)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	885a      	ldrh	r2, [r3, #2]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	889b      	ldrh	r3, [r3, #4]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d305      	bcc.n	8003e5c <Timer_Increment+0x2c>
	{
		timer->flag = eFLAG_REACHED;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2201      	movs	r2, #1
 8003e54:	701a      	strb	r2, [r3, #0]
		timer->timer_cnt = 0;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	805a      	strh	r2, [r3, #2]
	}
}
 8003e5c:	bf00      	nop
 8003e5e:	370c      	adds	r7, #12
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr

08003e68 <Scheduler_Check_Flag>:
	* @brief Checking flags in structures and call specific tasks	
***********************************************************************
*/

void Scheduler_Check_Flag(void)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	af00      	add	r7, sp, #0
	if(Timer_1ms.flag)
 8003e6c:	4b24      	ldr	r3, [pc, #144]	; (8003f00 <Scheduler_Check_Flag+0x98>)
 8003e6e:	781b      	ldrb	r3, [r3, #0]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d004      	beq.n	8003e7e <Scheduler_Check_Flag+0x16>
	{
		Timer_Task_1ms();
 8003e74:	f000 f854 	bl	8003f20 <Timer_Task_1ms>
		Timer_1ms.flag = eFLAG_NOT_YET;
 8003e78:	4b21      	ldr	r3, [pc, #132]	; (8003f00 <Scheduler_Check_Flag+0x98>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	701a      	strb	r2, [r3, #0]
	}
	
	if(Timer_5ms.flag)
 8003e7e:	4b21      	ldr	r3, [pc, #132]	; (8003f04 <Scheduler_Check_Flag+0x9c>)
 8003e80:	781b      	ldrb	r3, [r3, #0]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d004      	beq.n	8003e90 <Scheduler_Check_Flag+0x28>
	{
		Timer_Task_5ms();
 8003e86:	f000 f852 	bl	8003f2e <Timer_Task_5ms>
		Timer_5ms.flag = eFLAG_NOT_YET;
 8003e8a:	4b1e      	ldr	r3, [pc, #120]	; (8003f04 <Scheduler_Check_Flag+0x9c>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	701a      	strb	r2, [r3, #0]
	}
	
	if(Timer_10ms.flag)
 8003e90:	4b1d      	ldr	r3, [pc, #116]	; (8003f08 <Scheduler_Check_Flag+0xa0>)
 8003e92:	781b      	ldrb	r3, [r3, #0]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d004      	beq.n	8003ea2 <Scheduler_Check_Flag+0x3a>
	{
		Timer_Task_10ms();
 8003e98:	f000 f84f 	bl	8003f3a <Timer_Task_10ms>
		Timer_10ms.flag = eFLAG_NOT_YET;
 8003e9c:	4b1a      	ldr	r3, [pc, #104]	; (8003f08 <Scheduler_Check_Flag+0xa0>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	701a      	strb	r2, [r3, #0]
	}
	
	if(Timer_50ms.flag)
 8003ea2:	4b1a      	ldr	r3, [pc, #104]	; (8003f0c <Scheduler_Check_Flag+0xa4>)
 8003ea4:	781b      	ldrb	r3, [r3, #0]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d004      	beq.n	8003eb4 <Scheduler_Check_Flag+0x4c>
	{
		Timer_Task_50ms();
 8003eaa:	f000 f850 	bl	8003f4e <Timer_Task_50ms>
		Timer_50ms.flag = eFLAG_NOT_YET;
 8003eae:	4b17      	ldr	r3, [pc, #92]	; (8003f0c <Scheduler_Check_Flag+0xa4>)
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	701a      	strb	r2, [r3, #0]
	}
	
	if(Timer_100ms.flag)
 8003eb4:	4b16      	ldr	r3, [pc, #88]	; (8003f10 <Scheduler_Check_Flag+0xa8>)
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d004      	beq.n	8003ec6 <Scheduler_Check_Flag+0x5e>
	{
		Timer_Task_100ms();
 8003ebc:	f000 f84e 	bl	8003f5c <Timer_Task_100ms>
		Timer_100ms.flag = eFLAG_NOT_YET;
 8003ec0:	4b13      	ldr	r3, [pc, #76]	; (8003f10 <Scheduler_Check_Flag+0xa8>)
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	701a      	strb	r2, [r3, #0]
	}
	
	if(Timer_250ms.flag)
 8003ec6:	4b13      	ldr	r3, [pc, #76]	; (8003f14 <Scheduler_Check_Flag+0xac>)
 8003ec8:	781b      	ldrb	r3, [r3, #0]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d004      	beq.n	8003ed8 <Scheduler_Check_Flag+0x70>
	{
		Timer_Task_250ms();
 8003ece:	f000 f84b 	bl	8003f68 <Timer_Task_250ms>
		Timer_250ms.flag = eFLAG_NOT_YET;
 8003ed2:	4b10      	ldr	r3, [pc, #64]	; (8003f14 <Scheduler_Check_Flag+0xac>)
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	701a      	strb	r2, [r3, #0]
	}
	
	if(Timer_500ms.flag)
 8003ed8:	4b0f      	ldr	r3, [pc, #60]	; (8003f18 <Scheduler_Check_Flag+0xb0>)
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d004      	beq.n	8003eea <Scheduler_Check_Flag+0x82>
	{
		Timer_Task_500ms();
 8003ee0:	f000 f849 	bl	8003f76 <Timer_Task_500ms>
		Timer_500ms.flag = eFLAG_NOT_YET;
 8003ee4:	4b0c      	ldr	r3, [pc, #48]	; (8003f18 <Scheduler_Check_Flag+0xb0>)
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	701a      	strb	r2, [r3, #0]
	}
	
	if(Timer_1s.flag)
 8003eea:	4b0c      	ldr	r3, [pc, #48]	; (8003f1c <Scheduler_Check_Flag+0xb4>)
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d004      	beq.n	8003efc <Scheduler_Check_Flag+0x94>
	{
		Timer_Task_1s();
 8003ef2:	f000 f847 	bl	8003f84 <Timer_Task_1s>
		Timer_1s.flag = eFLAG_NOT_YET;
 8003ef6:	4b09      	ldr	r3, [pc, #36]	; (8003f1c <Scheduler_Check_Flag+0xb4>)
 8003ef8:	2200      	movs	r2, #0
 8003efa:	701a      	strb	r2, [r3, #0]
	}	
}
 8003efc:	bf00      	nop
 8003efe:	bd80      	pop	{r7, pc}
 8003f00:	2000123c 	.word	0x2000123c
 8003f04:	20001244 	.word	0x20001244
 8003f08:	2000124c 	.word	0x2000124c
 8003f0c:	20001254 	.word	0x20001254
 8003f10:	2000125c 	.word	0x2000125c
 8003f14:	20001264 	.word	0x20001264
 8003f18:	2000126c 	.word	0x2000126c
 8003f1c:	20001274 	.word	0x20001274

08003f20 <Timer_Task_1ms>:
	* @param
	* @retval
***********************************************************************
*/
static void Timer_Task_1ms(void)
{	
 8003f20:	b480      	push	{r7}
 8003f22:	af00      	add	r7, sp, #0
	//DI_Read_All();
}
 8003f24:	bf00      	nop
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr

08003f2e <Timer_Task_5ms>:
	* @param
	* @retval
***********************************************************************
*/
static void Timer_Task_5ms(void)
{	
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	af00      	add	r7, sp, #0
	MCAN_Transmit();
 8003f32:	f7fc fec5 	bl	8000cc0 <MCAN_Transmit>
}
 8003f36:	bf00      	nop
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <Timer_Task_10ms>:
	* @param
	* @retval
***********************************************************************
*/
static void Timer_Task_10ms(void)
{
 8003f3a:	b580      	push	{r7, lr}
 8003f3c:	af00      	add	r7, sp, #0
	COM_Update_10ms();
 8003f3e:	f7fc fbbd 	bl	80006bc <COM_Update_10ms>
	UI_Update_10ms();
 8003f42:	f7fe fadd 	bl	8002500 <UI_Update_10ms>
	MCAN_Update_10ms();
 8003f46:	f7fc fe2f 	bl	8000ba8 <MCAN_Update_10ms>
}
 8003f4a:	bf00      	nop
 8003f4c:	bd80      	pop	{r7, pc}

08003f4e <Timer_Task_50ms>:
	* @param
	* @retval
***********************************************************************
*/
static void Timer_Task_50ms(void)
{
 8003f4e:	b480      	push	{r7}
 8003f50:	af00      	add	r7, sp, #0
}
 8003f52:	bf00      	nop
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr

08003f5c <Timer_Task_100ms>:
	* @param
	* @retval
***********************************************************************
*/
static void Timer_Task_100ms(void)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	af00      	add	r7, sp, #0

	TEMP_Update100ms();
 8003f60:	f7fe f8b0 	bl	80020c4 <TEMP_Update100ms>
}
 8003f64:	bf00      	nop
 8003f66:	bd80      	pop	{r7, pc}

08003f68 <Timer_Task_250ms>:
	* @param
	* @retval
***********************************************************************
*/
static void Timer_Task_250ms(void)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	af00      	add	r7, sp, #0
}
 8003f6c:	bf00      	nop
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr

08003f76 <Timer_Task_500ms>:
	* @param
	* @retval
***********************************************************************
*/
static void Timer_Task_500ms(void)
{
 8003f76:	b480      	push	{r7}
 8003f78:	af00      	add	r7, sp, #0

}
 8003f7a:	bf00      	nop
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr

08003f84 <Timer_Task_1s>:
	* @param
	* @retval
***********************************************************************
*/
static void Timer_Task_1s(void)
{	
 8003f84:	b580      	push	{r7, lr}
 8003f86:	af00      	add	r7, sp, #0
	APP_Update_1s();
 8003f88:	f7ff f840 	bl	800300c <APP_Update_1s>
	WDG_Refresh();
 8003f8c:	f7fe ff24 	bl	8002dd8 <WDG_Refresh>
	SENS_Update_1s();
 8003f90:	f7fd fd4a 	bl	8001a28 <SENS_Update_1s>
	RECON_Update_1s();
 8003f94:	f7ff f918 	bl	80031c8 <RECON_Update_1s>
			OW_ConvertAll();
	  }*/
	//OW_ReadRom(0);
	//OW_Read(0);
	//OW_ConvertAll();
}
 8003f98:	bf00      	nop
 8003f9a:	bd80      	pop	{r7, pc}

08003f9c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b082      	sub	sp, #8
 8003fa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	607b      	str	r3, [r7, #4]
 8003fa6:	4b10      	ldr	r3, [pc, #64]	; (8003fe8 <HAL_MspInit+0x4c>)
 8003fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003faa:	4a0f      	ldr	r2, [pc, #60]	; (8003fe8 <HAL_MspInit+0x4c>)
 8003fac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fb0:	6453      	str	r3, [r2, #68]	; 0x44
 8003fb2:	4b0d      	ldr	r3, [pc, #52]	; (8003fe8 <HAL_MspInit+0x4c>)
 8003fb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fb6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fba:	607b      	str	r3, [r7, #4]
 8003fbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	603b      	str	r3, [r7, #0]
 8003fc2:	4b09      	ldr	r3, [pc, #36]	; (8003fe8 <HAL_MspInit+0x4c>)
 8003fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc6:	4a08      	ldr	r2, [pc, #32]	; (8003fe8 <HAL_MspInit+0x4c>)
 8003fc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fcc:	6413      	str	r3, [r2, #64]	; 0x40
 8003fce:	4b06      	ldr	r3, [pc, #24]	; (8003fe8 <HAL_MspInit+0x4c>)
 8003fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fd6:	603b      	str	r3, [r7, #0]
 8003fd8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003fda:	2007      	movs	r0, #7
 8003fdc:	f001 fb2a 	bl	8005634 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003fe0:	bf00      	nop
 8003fe2:	3708      	adds	r7, #8
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}
 8003fe8:	40023800 	.word	0x40023800

08003fec <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b08a      	sub	sp, #40	; 0x28
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ff4:	f107 0314 	add.w	r3, r7, #20
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	601a      	str	r2, [r3, #0]
 8003ffc:	605a      	str	r2, [r3, #4]
 8003ffe:	609a      	str	r2, [r3, #8]
 8004000:	60da      	str	r2, [r3, #12]
 8004002:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a25      	ldr	r2, [pc, #148]	; (80040a0 <HAL_CAN_MspInit+0xb4>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d144      	bne.n	8004098 <HAL_CAN_MspInit+0xac>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800400e:	2300      	movs	r3, #0
 8004010:	613b      	str	r3, [r7, #16]
 8004012:	4b24      	ldr	r3, [pc, #144]	; (80040a4 <HAL_CAN_MspInit+0xb8>)
 8004014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004016:	4a23      	ldr	r2, [pc, #140]	; (80040a4 <HAL_CAN_MspInit+0xb8>)
 8004018:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800401c:	6413      	str	r3, [r2, #64]	; 0x40
 800401e:	4b21      	ldr	r3, [pc, #132]	; (80040a4 <HAL_CAN_MspInit+0xb8>)
 8004020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004022:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004026:	613b      	str	r3, [r7, #16]
 8004028:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800402a:	2300      	movs	r3, #0
 800402c:	60fb      	str	r3, [r7, #12]
 800402e:	4b1d      	ldr	r3, [pc, #116]	; (80040a4 <HAL_CAN_MspInit+0xb8>)
 8004030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004032:	4a1c      	ldr	r2, [pc, #112]	; (80040a4 <HAL_CAN_MspInit+0xb8>)
 8004034:	f043 0301 	orr.w	r3, r3, #1
 8004038:	6313      	str	r3, [r2, #48]	; 0x30
 800403a:	4b1a      	ldr	r3, [pc, #104]	; (80040a4 <HAL_CAN_MspInit+0xb8>)
 800403c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800403e:	f003 0301 	and.w	r3, r3, #1
 8004042:	60fb      	str	r3, [r7, #12]
 8004044:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004046:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800404a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800404c:	2302      	movs	r3, #2
 800404e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004050:	2300      	movs	r3, #0
 8004052:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004054:	2303      	movs	r3, #3
 8004056:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004058:	2309      	movs	r3, #9
 800405a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800405c:	f107 0314 	add.w	r3, r7, #20
 8004060:	4619      	mov	r1, r3
 8004062:	4811      	ldr	r0, [pc, #68]	; (80040a8 <HAL_CAN_MspInit+0xbc>)
 8004064:	f001 fb58 	bl	8005718 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8004068:	2200      	movs	r2, #0
 800406a:	2100      	movs	r1, #0
 800406c:	2013      	movs	r0, #19
 800406e:	f001 faec 	bl	800564a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8004072:	2013      	movs	r0, #19
 8004074:	f001 fb05 	bl	8005682 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8004078:	2200      	movs	r2, #0
 800407a:	2100      	movs	r1, #0
 800407c:	2014      	movs	r0, #20
 800407e:	f001 fae4 	bl	800564a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8004082:	2014      	movs	r0, #20
 8004084:	f001 fafd 	bl	8005682 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8004088:	2200      	movs	r2, #0
 800408a:	2100      	movs	r1, #0
 800408c:	2015      	movs	r0, #21
 800408e:	f001 fadc 	bl	800564a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8004092:	2015      	movs	r0, #21
 8004094:	f001 faf5 	bl	8005682 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8004098:	bf00      	nop
 800409a:	3728      	adds	r7, #40	; 0x28
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	40006400 	.word	0x40006400
 80040a4:	40023800 	.word	0x40023800
 80040a8:	40020000 	.word	0x40020000

080040ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b08c      	sub	sp, #48	; 0x30
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040b4:	f107 031c 	add.w	r3, r7, #28
 80040b8:	2200      	movs	r2, #0
 80040ba:	601a      	str	r2, [r3, #0]
 80040bc:	605a      	str	r2, [r3, #4]
 80040be:	609a      	str	r2, [r3, #8]
 80040c0:	60da      	str	r2, [r3, #12]
 80040c2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a4a      	ldr	r2, [pc, #296]	; (80041f4 <HAL_I2C_MspInit+0x148>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d135      	bne.n	800413a <HAL_I2C_MspInit+0x8e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040ce:	2300      	movs	r3, #0
 80040d0:	61bb      	str	r3, [r7, #24]
 80040d2:	4b49      	ldr	r3, [pc, #292]	; (80041f8 <HAL_I2C_MspInit+0x14c>)
 80040d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d6:	4a48      	ldr	r2, [pc, #288]	; (80041f8 <HAL_I2C_MspInit+0x14c>)
 80040d8:	f043 0302 	orr.w	r3, r3, #2
 80040dc:	6313      	str	r3, [r2, #48]	; 0x30
 80040de:	4b46      	ldr	r3, [pc, #280]	; (80041f8 <HAL_I2C_MspInit+0x14c>)
 80040e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040e2:	f003 0302 	and.w	r3, r3, #2
 80040e6:	61bb      	str	r3, [r7, #24]
 80040e8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80040ea:	f44f 7340 	mov.w	r3, #768	; 0x300
 80040ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040f0:	2312      	movs	r3, #18
 80040f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040f4:	2300      	movs	r3, #0
 80040f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040f8:	2303      	movs	r3, #3
 80040fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80040fc:	2304      	movs	r3, #4
 80040fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004100:	f107 031c 	add.w	r3, r7, #28
 8004104:	4619      	mov	r1, r3
 8004106:	483d      	ldr	r0, [pc, #244]	; (80041fc <HAL_I2C_MspInit+0x150>)
 8004108:	f001 fb06 	bl	8005718 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800410c:	2300      	movs	r3, #0
 800410e:	617b      	str	r3, [r7, #20]
 8004110:	4b39      	ldr	r3, [pc, #228]	; (80041f8 <HAL_I2C_MspInit+0x14c>)
 8004112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004114:	4a38      	ldr	r2, [pc, #224]	; (80041f8 <HAL_I2C_MspInit+0x14c>)
 8004116:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800411a:	6413      	str	r3, [r2, #64]	; 0x40
 800411c:	4b36      	ldr	r3, [pc, #216]	; (80041f8 <HAL_I2C_MspInit+0x14c>)
 800411e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004120:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004124:	617b      	str	r3, [r7, #20]
 8004126:	697b      	ldr	r3, [r7, #20]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8004128:	2200      	movs	r2, #0
 800412a:	2100      	movs	r1, #0
 800412c:	201f      	movs	r0, #31
 800412e:	f001 fa8c 	bl	800564a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004132:	201f      	movs	r0, #31
 8004134:	f001 faa5 	bl	8005682 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004138:	e058      	b.n	80041ec <HAL_I2C_MspInit+0x140>
  else if(hi2c->Instance==I2C2)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a30      	ldr	r2, [pc, #192]	; (8004200 <HAL_I2C_MspInit+0x154>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d153      	bne.n	80041ec <HAL_I2C_MspInit+0x140>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004144:	2300      	movs	r3, #0
 8004146:	613b      	str	r3, [r7, #16]
 8004148:	4b2b      	ldr	r3, [pc, #172]	; (80041f8 <HAL_I2C_MspInit+0x14c>)
 800414a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800414c:	4a2a      	ldr	r2, [pc, #168]	; (80041f8 <HAL_I2C_MspInit+0x14c>)
 800414e:	f043 0302 	orr.w	r3, r3, #2
 8004152:	6313      	str	r3, [r2, #48]	; 0x30
 8004154:	4b28      	ldr	r3, [pc, #160]	; (80041f8 <HAL_I2C_MspInit+0x14c>)
 8004156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004158:	f003 0302 	and.w	r3, r3, #2
 800415c:	613b      	str	r3, [r7, #16]
 800415e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004160:	2300      	movs	r3, #0
 8004162:	60fb      	str	r3, [r7, #12]
 8004164:	4b24      	ldr	r3, [pc, #144]	; (80041f8 <HAL_I2C_MspInit+0x14c>)
 8004166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004168:	4a23      	ldr	r2, [pc, #140]	; (80041f8 <HAL_I2C_MspInit+0x14c>)
 800416a:	f043 0304 	orr.w	r3, r3, #4
 800416e:	6313      	str	r3, [r2, #48]	; 0x30
 8004170:	4b21      	ldr	r3, [pc, #132]	; (80041f8 <HAL_I2C_MspInit+0x14c>)
 8004172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004174:	f003 0304 	and.w	r3, r3, #4
 8004178:	60fb      	str	r3, [r7, #12]
 800417a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800417c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004180:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004182:	2312      	movs	r3, #18
 8004184:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004186:	2300      	movs	r3, #0
 8004188:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800418a:	2303      	movs	r3, #3
 800418c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800418e:	2304      	movs	r3, #4
 8004190:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004192:	f107 031c 	add.w	r3, r7, #28
 8004196:	4619      	mov	r1, r3
 8004198:	4818      	ldr	r0, [pc, #96]	; (80041fc <HAL_I2C_MspInit+0x150>)
 800419a:	f001 fabd 	bl	8005718 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800419e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80041a4:	2312      	movs	r3, #18
 80041a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041a8:	2300      	movs	r3, #0
 80041aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041ac:	2303      	movs	r3, #3
 80041ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80041b0:	2304      	movs	r3, #4
 80041b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041b4:	f107 031c 	add.w	r3, r7, #28
 80041b8:	4619      	mov	r1, r3
 80041ba:	4812      	ldr	r0, [pc, #72]	; (8004204 <HAL_I2C_MspInit+0x158>)
 80041bc:	f001 faac 	bl	8005718 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80041c0:	2300      	movs	r3, #0
 80041c2:	60bb      	str	r3, [r7, #8]
 80041c4:	4b0c      	ldr	r3, [pc, #48]	; (80041f8 <HAL_I2C_MspInit+0x14c>)
 80041c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c8:	4a0b      	ldr	r2, [pc, #44]	; (80041f8 <HAL_I2C_MspInit+0x14c>)
 80041ca:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80041ce:	6413      	str	r3, [r2, #64]	; 0x40
 80041d0:	4b09      	ldr	r3, [pc, #36]	; (80041f8 <HAL_I2C_MspInit+0x14c>)
 80041d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041d8:	60bb      	str	r3, [r7, #8]
 80041da:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 80041dc:	2200      	movs	r2, #0
 80041de:	2100      	movs	r1, #0
 80041e0:	2021      	movs	r0, #33	; 0x21
 80041e2:	f001 fa32 	bl	800564a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80041e6:	2021      	movs	r0, #33	; 0x21
 80041e8:	f001 fa4b 	bl	8005682 <HAL_NVIC_EnableIRQ>
}
 80041ec:	bf00      	nop
 80041ee:	3730      	adds	r7, #48	; 0x30
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	40005400 	.word	0x40005400
 80041f8:	40023800 	.word	0x40023800
 80041fc:	40020400 	.word	0x40020400
 8004200:	40005800 	.word	0x40005800
 8004204:	40020800 	.word	0x40020800

08004208 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b09a      	sub	sp, #104	; 0x68
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004210:	f107 030c 	add.w	r3, r7, #12
 8004214:	225c      	movs	r2, #92	; 0x5c
 8004216:	2100      	movs	r1, #0
 8004218:	4618      	mov	r0, r3
 800421a:	f007 f8fd 	bl	800b418 <memset>
  if(hrtc->Instance==RTC)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a0c      	ldr	r2, [pc, #48]	; (8004254 <HAL_RTC_MspInit+0x4c>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d110      	bne.n	800424a <HAL_RTC_MspInit+0x42>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004228:	2320      	movs	r3, #32
 800422a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV16;
 800422c:	4b0a      	ldr	r3, [pc, #40]	; (8004258 <HAL_RTC_MspInit+0x50>)
 800422e:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004230:	f107 030c 	add.w	r3, r7, #12
 8004234:	4618      	mov	r0, r3
 8004236:	f004 f915 	bl	8008464 <HAL_RCCEx_PeriphCLKConfig>
 800423a:	4603      	mov	r3, r0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d001      	beq.n	8004244 <HAL_RTC_MspInit+0x3c>
    {
      Error_Handler();
 8004240:	f7ff fd92 	bl	8003d68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004244:	4b05      	ldr	r3, [pc, #20]	; (800425c <HAL_RTC_MspInit+0x54>)
 8004246:	2201      	movs	r2, #1
 8004248:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800424a:	bf00      	nop
 800424c:	3768      	adds	r7, #104	; 0x68
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	40002800 	.word	0x40002800
 8004258:	00100300 	.word	0x00100300
 800425c:	42470e3c 	.word	0x42470e3c

08004260 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a18      	ldr	r2, [pc, #96]	; (80042d0 <HAL_TIM_Base_MspInit+0x70>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d10e      	bne.n	8004290 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004272:	2300      	movs	r3, #0
 8004274:	60fb      	str	r3, [r7, #12]
 8004276:	4b17      	ldr	r3, [pc, #92]	; (80042d4 <HAL_TIM_Base_MspInit+0x74>)
 8004278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800427a:	4a16      	ldr	r2, [pc, #88]	; (80042d4 <HAL_TIM_Base_MspInit+0x74>)
 800427c:	f043 0301 	orr.w	r3, r3, #1
 8004280:	6453      	str	r3, [r2, #68]	; 0x44
 8004282:	4b14      	ldr	r3, [pc, #80]	; (80042d4 <HAL_TIM_Base_MspInit+0x74>)
 8004284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004286:	f003 0301 	and.w	r3, r3, #1
 800428a:	60fb      	str	r3, [r7, #12]
 800428c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800428e:	e01a      	b.n	80042c6 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM6)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a10      	ldr	r2, [pc, #64]	; (80042d8 <HAL_TIM_Base_MspInit+0x78>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d115      	bne.n	80042c6 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800429a:	2300      	movs	r3, #0
 800429c:	60bb      	str	r3, [r7, #8]
 800429e:	4b0d      	ldr	r3, [pc, #52]	; (80042d4 <HAL_TIM_Base_MspInit+0x74>)
 80042a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a2:	4a0c      	ldr	r2, [pc, #48]	; (80042d4 <HAL_TIM_Base_MspInit+0x74>)
 80042a4:	f043 0310 	orr.w	r3, r3, #16
 80042a8:	6413      	str	r3, [r2, #64]	; 0x40
 80042aa:	4b0a      	ldr	r3, [pc, #40]	; (80042d4 <HAL_TIM_Base_MspInit+0x74>)
 80042ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ae:	f003 0310 	and.w	r3, r3, #16
 80042b2:	60bb      	str	r3, [r7, #8]
 80042b4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80042b6:	2200      	movs	r2, #0
 80042b8:	2100      	movs	r1, #0
 80042ba:	2036      	movs	r0, #54	; 0x36
 80042bc:	f001 f9c5 	bl	800564a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80042c0:	2036      	movs	r0, #54	; 0x36
 80042c2:	f001 f9de 	bl	8005682 <HAL_NVIC_EnableIRQ>
}
 80042c6:	bf00      	nop
 80042c8:	3710      	adds	r7, #16
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	40010000 	.word	0x40010000
 80042d4:	40023800 	.word	0x40023800
 80042d8:	40001000 	.word	0x40001000

080042dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b088      	sub	sp, #32
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042e4:	f107 030c 	add.w	r3, r7, #12
 80042e8:	2200      	movs	r2, #0
 80042ea:	601a      	str	r2, [r3, #0]
 80042ec:	605a      	str	r2, [r3, #4]
 80042ee:	609a      	str	r2, [r3, #8]
 80042f0:	60da      	str	r2, [r3, #12]
 80042f2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a12      	ldr	r2, [pc, #72]	; (8004344 <HAL_TIM_MspPostInit+0x68>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d11e      	bne.n	800433c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042fe:	2300      	movs	r3, #0
 8004300:	60bb      	str	r3, [r7, #8]
 8004302:	4b11      	ldr	r3, [pc, #68]	; (8004348 <HAL_TIM_MspPostInit+0x6c>)
 8004304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004306:	4a10      	ldr	r2, [pc, #64]	; (8004348 <HAL_TIM_MspPostInit+0x6c>)
 8004308:	f043 0301 	orr.w	r3, r3, #1
 800430c:	6313      	str	r3, [r2, #48]	; 0x30
 800430e:	4b0e      	ldr	r3, [pc, #56]	; (8004348 <HAL_TIM_MspPostInit+0x6c>)
 8004310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004312:	f003 0301 	and.w	r3, r3, #1
 8004316:	60bb      	str	r3, [r7, #8]
 8004318:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = PWM_FAN_IN_Pin|PWM_FAN_OUT_Pin;
 800431a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800431e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004320:	2312      	movs	r3, #18
 8004322:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004324:	2300      	movs	r3, #0
 8004326:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004328:	2300      	movs	r3, #0
 800432a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800432c:	2301      	movs	r3, #1
 800432e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004330:	f107 030c 	add.w	r3, r7, #12
 8004334:	4619      	mov	r1, r3
 8004336:	4805      	ldr	r0, [pc, #20]	; (800434c <HAL_TIM_MspPostInit+0x70>)
 8004338:	f001 f9ee 	bl	8005718 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800433c:	bf00      	nop
 800433e:	3720      	adds	r7, #32
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}
 8004344:	40010000 	.word	0x40010000
 8004348:	40023800 	.word	0x40023800
 800434c:	40020000 	.word	0x40020000

08004350 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b08a      	sub	sp, #40	; 0x28
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004358:	f107 0314 	add.w	r3, r7, #20
 800435c:	2200      	movs	r2, #0
 800435e:	601a      	str	r2, [r3, #0]
 8004360:	605a      	str	r2, [r3, #4]
 8004362:	609a      	str	r2, [r3, #8]
 8004364:	60da      	str	r2, [r3, #12]
 8004366:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a19      	ldr	r2, [pc, #100]	; (80043d4 <HAL_UART_MspInit+0x84>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d12b      	bne.n	80043ca <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004372:	2300      	movs	r3, #0
 8004374:	613b      	str	r3, [r7, #16]
 8004376:	4b18      	ldr	r3, [pc, #96]	; (80043d8 <HAL_UART_MspInit+0x88>)
 8004378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437a:	4a17      	ldr	r2, [pc, #92]	; (80043d8 <HAL_UART_MspInit+0x88>)
 800437c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004380:	6413      	str	r3, [r2, #64]	; 0x40
 8004382:	4b15      	ldr	r3, [pc, #84]	; (80043d8 <HAL_UART_MspInit+0x88>)
 8004384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800438a:	613b      	str	r3, [r7, #16]
 800438c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800438e:	2300      	movs	r3, #0
 8004390:	60fb      	str	r3, [r7, #12]
 8004392:	4b11      	ldr	r3, [pc, #68]	; (80043d8 <HAL_UART_MspInit+0x88>)
 8004394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004396:	4a10      	ldr	r2, [pc, #64]	; (80043d8 <HAL_UART_MspInit+0x88>)
 8004398:	f043 0301 	orr.w	r3, r3, #1
 800439c:	6313      	str	r3, [r2, #48]	; 0x30
 800439e:	4b0e      	ldr	r3, [pc, #56]	; (80043d8 <HAL_UART_MspInit+0x88>)
 80043a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a2:	f003 0301 	and.w	r3, r3, #1
 80043a6:	60fb      	str	r3, [r7, #12]
 80043a8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80043aa:	230c      	movs	r3, #12
 80043ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043ae:	2302      	movs	r3, #2
 80043b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043b2:	2300      	movs	r3, #0
 80043b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043b6:	2303      	movs	r3, #3
 80043b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80043ba:	2307      	movs	r3, #7
 80043bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043be:	f107 0314 	add.w	r3, r7, #20
 80043c2:	4619      	mov	r1, r3
 80043c4:	4805      	ldr	r0, [pc, #20]	; (80043dc <HAL_UART_MspInit+0x8c>)
 80043c6:	f001 f9a7 	bl	8005718 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80043ca:	bf00      	nop
 80043cc:	3728      	adds	r7, #40	; 0x28
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	40004400 	.word	0x40004400
 80043d8:	40023800 	.word	0x40023800
 80043dc:	40020000 	.word	0x40020000

080043e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80043e0:	b480      	push	{r7}
 80043e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80043e4:	e7fe      	b.n	80043e4 <NMI_Handler+0x4>

080043e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80043e6:	b480      	push	{r7}
 80043e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80043ea:	e7fe      	b.n	80043ea <HardFault_Handler+0x4>

080043ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80043ec:	b480      	push	{r7}
 80043ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80043f0:	e7fe      	b.n	80043f0 <MemManage_Handler+0x4>

080043f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80043f2:	b480      	push	{r7}
 80043f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80043f6:	e7fe      	b.n	80043f6 <BusFault_Handler+0x4>

080043f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80043f8:	b480      	push	{r7}
 80043fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80043fc:	e7fe      	b.n	80043fc <UsageFault_Handler+0x4>

080043fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80043fe:	b480      	push	{r7}
 8004400:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004402:	bf00      	nop
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800440c:	b480      	push	{r7}
 800440e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004410:	bf00      	nop
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr

0800441a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800441a:	b480      	push	{r7}
 800441c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800441e:	bf00      	nop
 8004420:	46bd      	mov	sp, r7
 8004422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004426:	4770      	bx	lr

08004428 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800442c:	f000 f996 	bl	800475c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  Scheduler_Update_1ms();
 8004430:	f7ff fcd2 	bl	8003dd8 <Scheduler_Update_1ms>
  /* USER CODE END SysTick_IRQn 1 */
}
 8004434:	bf00      	nop
 8004436:	bd80      	pop	{r7, pc}

08004438 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800443c:	4802      	ldr	r0, [pc, #8]	; (8004448 <CAN1_TX_IRQHandler+0x10>)
 800443e:	f000 fe04 	bl	800504a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8004442:	bf00      	nop
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	2000106c 	.word	0x2000106c

0800444c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004450:	4802      	ldr	r0, [pc, #8]	; (800445c <CAN1_RX0_IRQHandler+0x10>)
 8004452:	f000 fdfa 	bl	800504a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004456:	bf00      	nop
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop
 800445c:	2000106c 	.word	0x2000106c

08004460 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004464:	4802      	ldr	r0, [pc, #8]	; (8004470 <CAN1_RX1_IRQHandler+0x10>)
 8004466:	f000 fdf0 	bl	800504a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800446a:	bf00      	nop
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	2000106c 	.word	0x2000106c

08004474 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004478:	4802      	ldr	r0, [pc, #8]	; (8004484 <I2C1_EV_IRQHandler+0x10>)
 800447a:	f001 ff95 	bl	80063a8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800447e:	bf00      	nop
 8004480:	bd80      	pop	{r7, pc}
 8004482:	bf00      	nop
 8004484:	20001094 	.word	0x20001094

08004488 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 800448c:	4802      	ldr	r0, [pc, #8]	; (8004498 <I2C2_EV_IRQHandler+0x10>)
 800448e:	f001 ff8b 	bl	80063a8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8004492:	bf00      	nop
 8004494:	bd80      	pop	{r7, pc}
 8004496:	bf00      	nop
 8004498:	200010e8 	.word	0x200010e8

0800449c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
   OW_IRQHandler();
 80044a0:	f7fc ffd6 	bl	8001450 <OW_IRQHandler>
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80044a4:	4802      	ldr	r0, [pc, #8]	; (80044b0 <TIM6_DAC_IRQHandler+0x14>)
 80044a6:	f005 fce5 	bl	8009e74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80044aa:	bf00      	nop
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	200011b0 	.word	0x200011b0

080044b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80044b4:	b480      	push	{r7}
 80044b6:	af00      	add	r7, sp, #0
	return 1;
 80044b8:	2301      	movs	r3, #1
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr

080044c4 <_kill>:

int _kill(int pid, int sig)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
 80044cc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80044ce:	f006 fe49 	bl	800b164 <__errno>
 80044d2:	4603      	mov	r3, r0
 80044d4:	2216      	movs	r2, #22
 80044d6:	601a      	str	r2, [r3, #0]
	return -1;
 80044d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3708      	adds	r7, #8
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}

080044e4 <_exit>:

void _exit (int status)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b082      	sub	sp, #8
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80044ec:	f04f 31ff 	mov.w	r1, #4294967295
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	f7ff ffe7 	bl	80044c4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80044f6:	e7fe      	b.n	80044f6 <_exit+0x12>

080044f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b086      	sub	sp, #24
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	60f8      	str	r0, [r7, #12]
 8004500:	60b9      	str	r1, [r7, #8]
 8004502:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004504:	2300      	movs	r3, #0
 8004506:	617b      	str	r3, [r7, #20]
 8004508:	e00a      	b.n	8004520 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800450a:	f3af 8000 	nop.w
 800450e:	4601      	mov	r1, r0
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	1c5a      	adds	r2, r3, #1
 8004514:	60ba      	str	r2, [r7, #8]
 8004516:	b2ca      	uxtb	r2, r1
 8004518:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	3301      	adds	r3, #1
 800451e:	617b      	str	r3, [r7, #20]
 8004520:	697a      	ldr	r2, [r7, #20]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	429a      	cmp	r2, r3
 8004526:	dbf0      	blt.n	800450a <_read+0x12>
	}

return len;
 8004528:	687b      	ldr	r3, [r7, #4]
}
 800452a:	4618      	mov	r0, r3
 800452c:	3718      	adds	r7, #24
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}

08004532 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004532:	b580      	push	{r7, lr}
 8004534:	b086      	sub	sp, #24
 8004536:	af00      	add	r7, sp, #0
 8004538:	60f8      	str	r0, [r7, #12]
 800453a:	60b9      	str	r1, [r7, #8]
 800453c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800453e:	2300      	movs	r3, #0
 8004540:	617b      	str	r3, [r7, #20]
 8004542:	e009      	b.n	8004558 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	1c5a      	adds	r2, r3, #1
 8004548:	60ba      	str	r2, [r7, #8]
 800454a:	781b      	ldrb	r3, [r3, #0]
 800454c:	4618      	mov	r0, r3
 800454e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	3301      	adds	r3, #1
 8004556:	617b      	str	r3, [r7, #20]
 8004558:	697a      	ldr	r2, [r7, #20]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	429a      	cmp	r2, r3
 800455e:	dbf1      	blt.n	8004544 <_write+0x12>
	}
	return len;
 8004560:	687b      	ldr	r3, [r7, #4]
}
 8004562:	4618      	mov	r0, r3
 8004564:	3718      	adds	r7, #24
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}

0800456a <_close>:

int _close(int file)
{
 800456a:	b480      	push	{r7}
 800456c:	b083      	sub	sp, #12
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
	return -1;
 8004572:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004576:	4618      	mov	r0, r3
 8004578:	370c      	adds	r7, #12
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr

08004582 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004582:	b480      	push	{r7}
 8004584:	b083      	sub	sp, #12
 8004586:	af00      	add	r7, sp, #0
 8004588:	6078      	str	r0, [r7, #4]
 800458a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004592:	605a      	str	r2, [r3, #4]
	return 0;
 8004594:	2300      	movs	r3, #0
}
 8004596:	4618      	mov	r0, r3
 8004598:	370c      	adds	r7, #12
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr

080045a2 <_isatty>:

int _isatty(int file)
{
 80045a2:	b480      	push	{r7}
 80045a4:	b083      	sub	sp, #12
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	6078      	str	r0, [r7, #4]
	return 1;
 80045aa:	2301      	movs	r3, #1
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr

080045b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b085      	sub	sp, #20
 80045bc:	af00      	add	r7, sp, #0
 80045be:	60f8      	str	r0, [r7, #12]
 80045c0:	60b9      	str	r1, [r7, #8]
 80045c2:	607a      	str	r2, [r7, #4]
	return 0;
 80045c4:	2300      	movs	r3, #0
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3714      	adds	r7, #20
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr
	...

080045d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b086      	sub	sp, #24
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80045dc:	4a14      	ldr	r2, [pc, #80]	; (8004630 <_sbrk+0x5c>)
 80045de:	4b15      	ldr	r3, [pc, #84]	; (8004634 <_sbrk+0x60>)
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80045e8:	4b13      	ldr	r3, [pc, #76]	; (8004638 <_sbrk+0x64>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d102      	bne.n	80045f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80045f0:	4b11      	ldr	r3, [pc, #68]	; (8004638 <_sbrk+0x64>)
 80045f2:	4a12      	ldr	r2, [pc, #72]	; (800463c <_sbrk+0x68>)
 80045f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80045f6:	4b10      	ldr	r3, [pc, #64]	; (8004638 <_sbrk+0x64>)
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4413      	add	r3, r2
 80045fe:	693a      	ldr	r2, [r7, #16]
 8004600:	429a      	cmp	r2, r3
 8004602:	d207      	bcs.n	8004614 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004604:	f006 fdae 	bl	800b164 <__errno>
 8004608:	4603      	mov	r3, r0
 800460a:	220c      	movs	r2, #12
 800460c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800460e:	f04f 33ff 	mov.w	r3, #4294967295
 8004612:	e009      	b.n	8004628 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004614:	4b08      	ldr	r3, [pc, #32]	; (8004638 <_sbrk+0x64>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800461a:	4b07      	ldr	r3, [pc, #28]	; (8004638 <_sbrk+0x64>)
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4413      	add	r3, r2
 8004622:	4a05      	ldr	r2, [pc, #20]	; (8004638 <_sbrk+0x64>)
 8004624:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004626:	68fb      	ldr	r3, [r7, #12]
}
 8004628:	4618      	mov	r0, r3
 800462a:	3718      	adds	r7, #24
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}
 8004630:	20020000 	.word	0x20020000
 8004634:	00000400 	.word	0x00000400
 8004638:	20001280 	.word	0x20001280
 800463c:	200012c0 	.word	0x200012c0

08004640 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004640:	b480      	push	{r7}
 8004642:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004644:	4b06      	ldr	r3, [pc, #24]	; (8004660 <SystemInit+0x20>)
 8004646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800464a:	4a05      	ldr	r2, [pc, #20]	; (8004660 <SystemInit+0x20>)
 800464c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004650:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004654:	bf00      	nop
 8004656:	46bd      	mov	sp, r7
 8004658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465c:	4770      	bx	lr
 800465e:	bf00      	nop
 8004660:	e000ed00 	.word	0xe000ed00

08004664 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004664:	f8df d034 	ldr.w	sp, [pc, #52]	; 800469c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004668:	480d      	ldr	r0, [pc, #52]	; (80046a0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800466a:	490e      	ldr	r1, [pc, #56]	; (80046a4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800466c:	4a0e      	ldr	r2, [pc, #56]	; (80046a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800466e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004670:	e002      	b.n	8004678 <LoopCopyDataInit>

08004672 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004672:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004674:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004676:	3304      	adds	r3, #4

08004678 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004678:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800467a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800467c:	d3f9      	bcc.n	8004672 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800467e:	4a0b      	ldr	r2, [pc, #44]	; (80046ac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004680:	4c0b      	ldr	r4, [pc, #44]	; (80046b0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004682:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004684:	e001      	b.n	800468a <LoopFillZerobss>

08004686 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004686:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004688:	3204      	adds	r2, #4

0800468a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800468a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800468c:	d3fb      	bcc.n	8004686 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800468e:	f7ff ffd7 	bl	8004640 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004692:	f006 fd6d 	bl	800b170 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004696:	f7ff f829 	bl	80036ec <main>
  bx  lr    
 800469a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800469c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80046a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80046a4:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 80046a8:	0800d80c 	.word	0x0800d80c
  ldr r2, =_sbss
 80046ac:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 80046b0:	200012c0 	.word	0x200012c0

080046b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80046b4:	e7fe      	b.n	80046b4 <ADC_IRQHandler>
	...

080046b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80046bc:	4b0e      	ldr	r3, [pc, #56]	; (80046f8 <HAL_Init+0x40>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a0d      	ldr	r2, [pc, #52]	; (80046f8 <HAL_Init+0x40>)
 80046c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80046c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80046c8:	4b0b      	ldr	r3, [pc, #44]	; (80046f8 <HAL_Init+0x40>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a0a      	ldr	r2, [pc, #40]	; (80046f8 <HAL_Init+0x40>)
 80046ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80046d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80046d4:	4b08      	ldr	r3, [pc, #32]	; (80046f8 <HAL_Init+0x40>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a07      	ldr	r2, [pc, #28]	; (80046f8 <HAL_Init+0x40>)
 80046da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80046e0:	2003      	movs	r0, #3
 80046e2:	f000 ffa7 	bl	8005634 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80046e6:	2000      	movs	r0, #0
 80046e8:	f000 f808 	bl	80046fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80046ec:	f7ff fc56 	bl	8003f9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80046f0:	2300      	movs	r3, #0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	bd80      	pop	{r7, pc}
 80046f6:	bf00      	nop
 80046f8:	40023c00 	.word	0x40023c00

080046fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b082      	sub	sp, #8
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004704:	4b12      	ldr	r3, [pc, #72]	; (8004750 <HAL_InitTick+0x54>)
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	4b12      	ldr	r3, [pc, #72]	; (8004754 <HAL_InitTick+0x58>)
 800470a:	781b      	ldrb	r3, [r3, #0]
 800470c:	4619      	mov	r1, r3
 800470e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004712:	fbb3 f3f1 	udiv	r3, r3, r1
 8004716:	fbb2 f3f3 	udiv	r3, r2, r3
 800471a:	4618      	mov	r0, r3
 800471c:	f000 ffbf 	bl	800569e <HAL_SYSTICK_Config>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d001      	beq.n	800472a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e00e      	b.n	8004748 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2b0f      	cmp	r3, #15
 800472e:	d80a      	bhi.n	8004746 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004730:	2200      	movs	r2, #0
 8004732:	6879      	ldr	r1, [r7, #4]
 8004734:	f04f 30ff 	mov.w	r0, #4294967295
 8004738:	f000 ff87 	bl	800564a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800473c:	4a06      	ldr	r2, [pc, #24]	; (8004758 <HAL_InitTick+0x5c>)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004742:	2300      	movs	r3, #0
 8004744:	e000      	b.n	8004748 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
}
 8004748:	4618      	mov	r0, r3
 800474a:	3708      	adds	r7, #8
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}
 8004750:	2000014c 	.word	0x2000014c
 8004754:	20000154 	.word	0x20000154
 8004758:	20000150 	.word	0x20000150

0800475c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800475c:	b480      	push	{r7}
 800475e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004760:	4b06      	ldr	r3, [pc, #24]	; (800477c <HAL_IncTick+0x20>)
 8004762:	781b      	ldrb	r3, [r3, #0]
 8004764:	461a      	mov	r2, r3
 8004766:	4b06      	ldr	r3, [pc, #24]	; (8004780 <HAL_IncTick+0x24>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4413      	add	r3, r2
 800476c:	4a04      	ldr	r2, [pc, #16]	; (8004780 <HAL_IncTick+0x24>)
 800476e:	6013      	str	r3, [r2, #0]
}
 8004770:	bf00      	nop
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	20000154 	.word	0x20000154
 8004780:	20001284 	.word	0x20001284

08004784 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004784:	b480      	push	{r7}
 8004786:	af00      	add	r7, sp, #0
  return uwTick;
 8004788:	4b03      	ldr	r3, [pc, #12]	; (8004798 <HAL_GetTick+0x14>)
 800478a:	681b      	ldr	r3, [r3, #0]
}
 800478c:	4618      	mov	r0, r3
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr
 8004796:	bf00      	nop
 8004798:	20001284 	.word	0x20001284

0800479c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80047a4:	f7ff ffee 	bl	8004784 <HAL_GetTick>
 80047a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b4:	d005      	beq.n	80047c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80047b6:	4b0a      	ldr	r3, [pc, #40]	; (80047e0 <HAL_Delay+0x44>)
 80047b8:	781b      	ldrb	r3, [r3, #0]
 80047ba:	461a      	mov	r2, r3
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	4413      	add	r3, r2
 80047c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80047c2:	bf00      	nop
 80047c4:	f7ff ffde 	bl	8004784 <HAL_GetTick>
 80047c8:	4602      	mov	r2, r0
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	68fa      	ldr	r2, [r7, #12]
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d8f7      	bhi.n	80047c4 <HAL_Delay+0x28>
  {
  }
}
 80047d4:	bf00      	nop
 80047d6:	bf00      	nop
 80047d8:	3710      	adds	r7, #16
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	20000154 	.word	0x20000154

080047e4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d101      	bne.n	80047f6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e0ed      	b.n	80049d2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d102      	bne.n	8004808 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f7ff fbf2 	bl	8003fec <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f042 0201 	orr.w	r2, r2, #1
 8004816:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004818:	f7ff ffb4 	bl	8004784 <HAL_GetTick>
 800481c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800481e:	e012      	b.n	8004846 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004820:	f7ff ffb0 	bl	8004784 <HAL_GetTick>
 8004824:	4602      	mov	r2, r0
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	1ad3      	subs	r3, r2, r3
 800482a:	2b0a      	cmp	r3, #10
 800482c:	d90b      	bls.n	8004846 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004832:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2205      	movs	r2, #5
 800483e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	e0c5      	b.n	80049d2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f003 0301 	and.w	r3, r3, #1
 8004850:	2b00      	cmp	r3, #0
 8004852:	d0e5      	beq.n	8004820 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f022 0202 	bic.w	r2, r2, #2
 8004862:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004864:	f7ff ff8e 	bl	8004784 <HAL_GetTick>
 8004868:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800486a:	e012      	b.n	8004892 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800486c:	f7ff ff8a 	bl	8004784 <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	2b0a      	cmp	r3, #10
 8004878:	d90b      	bls.n	8004892 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800487e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2205      	movs	r2, #5
 800488a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e09f      	b.n	80049d2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	f003 0302 	and.w	r3, r3, #2
 800489c:	2b00      	cmp	r3, #0
 800489e:	d1e5      	bne.n	800486c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	7e1b      	ldrb	r3, [r3, #24]
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d108      	bne.n	80048ba <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80048b6:	601a      	str	r2, [r3, #0]
 80048b8:	e007      	b.n	80048ca <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80048c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	7e5b      	ldrb	r3, [r3, #25]
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d108      	bne.n	80048e4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80048e0:	601a      	str	r2, [r3, #0]
 80048e2:	e007      	b.n	80048f4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	7e9b      	ldrb	r3, [r3, #26]
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d108      	bne.n	800490e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f042 0220 	orr.w	r2, r2, #32
 800490a:	601a      	str	r2, [r3, #0]
 800490c:	e007      	b.n	800491e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f022 0220 	bic.w	r2, r2, #32
 800491c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	7edb      	ldrb	r3, [r3, #27]
 8004922:	2b01      	cmp	r3, #1
 8004924:	d108      	bne.n	8004938 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f022 0210 	bic.w	r2, r2, #16
 8004934:	601a      	str	r2, [r3, #0]
 8004936:	e007      	b.n	8004948 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f042 0210 	orr.w	r2, r2, #16
 8004946:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	7f1b      	ldrb	r3, [r3, #28]
 800494c:	2b01      	cmp	r3, #1
 800494e:	d108      	bne.n	8004962 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f042 0208 	orr.w	r2, r2, #8
 800495e:	601a      	str	r2, [r3, #0]
 8004960:	e007      	b.n	8004972 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f022 0208 	bic.w	r2, r2, #8
 8004970:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	7f5b      	ldrb	r3, [r3, #29]
 8004976:	2b01      	cmp	r3, #1
 8004978:	d108      	bne.n	800498c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f042 0204 	orr.w	r2, r2, #4
 8004988:	601a      	str	r2, [r3, #0]
 800498a:	e007      	b.n	800499c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f022 0204 	bic.w	r2, r2, #4
 800499a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	689a      	ldr	r2, [r3, #8]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	431a      	orrs	r2, r3
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	691b      	ldr	r3, [r3, #16]
 80049aa:	431a      	orrs	r2, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	695b      	ldr	r3, [r3, #20]
 80049b0:	ea42 0103 	orr.w	r1, r2, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	1e5a      	subs	r2, r3, #1
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	430a      	orrs	r2, r1
 80049c0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80049d0:	2300      	movs	r3, #0
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3710      	adds	r7, #16
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
	...

080049dc <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80049dc:	b480      	push	{r7}
 80049de:	b087      	sub	sp, #28
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049f2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80049f4:	7cfb      	ldrb	r3, [r7, #19]
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	d003      	beq.n	8004a02 <HAL_CAN_ConfigFilter+0x26>
 80049fa:	7cfb      	ldrb	r3, [r7, #19]
 80049fc:	2b02      	cmp	r3, #2
 80049fe:	f040 80be 	bne.w	8004b7e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8004a02:	4b65      	ldr	r3, [pc, #404]	; (8004b98 <HAL_CAN_ConfigFilter+0x1bc>)
 8004a04:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004a0c:	f043 0201 	orr.w	r2, r3, #1
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004a1c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a30:	021b      	lsls	r3, r3, #8
 8004a32:	431a      	orrs	r2, r3
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	695b      	ldr	r3, [r3, #20]
 8004a3e:	f003 031f 	and.w	r3, r3, #31
 8004a42:	2201      	movs	r2, #1
 8004a44:	fa02 f303 	lsl.w	r3, r2, r3
 8004a48:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	43db      	mvns	r3, r3
 8004a54:	401a      	ands	r2, r3
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	69db      	ldr	r3, [r3, #28]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d123      	bne.n	8004aac <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	43db      	mvns	r3, r3
 8004a6e:	401a      	ands	r2, r3
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	68db      	ldr	r3, [r3, #12]
 8004a7a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004a82:	683a      	ldr	r2, [r7, #0]
 8004a84:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004a86:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	3248      	adds	r2, #72	; 0x48
 8004a8c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004aa0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004aa2:	6979      	ldr	r1, [r7, #20]
 8004aa4:	3348      	adds	r3, #72	; 0x48
 8004aa6:	00db      	lsls	r3, r3, #3
 8004aa8:	440b      	add	r3, r1
 8004aaa:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	69db      	ldr	r3, [r3, #28]
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d122      	bne.n	8004afa <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	431a      	orrs	r2, r3
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004ad0:	683a      	ldr	r2, [r7, #0]
 8004ad2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004ad4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	3248      	adds	r2, #72	; 0x48
 8004ada:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004aee:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004af0:	6979      	ldr	r1, [r7, #20]
 8004af2:	3348      	adds	r3, #72	; 0x48
 8004af4:	00db      	lsls	r3, r3, #3
 8004af6:	440b      	add	r3, r1
 8004af8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	699b      	ldr	r3, [r3, #24]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d109      	bne.n	8004b16 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	43db      	mvns	r3, r3
 8004b0c:	401a      	ands	r2, r3
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8004b14:	e007      	b.n	8004b26 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	431a      	orrs	r2, r3
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	691b      	ldr	r3, [r3, #16]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d109      	bne.n	8004b42 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	43db      	mvns	r3, r3
 8004b38:	401a      	ands	r2, r3
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8004b40:	e007      	b.n	8004b52 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	431a      	orrs	r2, r3
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	6a1b      	ldr	r3, [r3, #32]
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d107      	bne.n	8004b6a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	431a      	orrs	r2, r3
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004b70:	f023 0201 	bic.w	r2, r3, #1
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	e006      	b.n	8004b8c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b82:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
  }
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	371c      	adds	r7, #28
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr
 8004b98:	40006400 	.word	0x40006400

08004b9c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b084      	sub	sp, #16
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d12e      	bne.n	8004c0e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2202      	movs	r2, #2
 8004bb4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f022 0201 	bic.w	r2, r2, #1
 8004bc6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004bc8:	f7ff fddc 	bl	8004784 <HAL_GetTick>
 8004bcc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004bce:	e012      	b.n	8004bf6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004bd0:	f7ff fdd8 	bl	8004784 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	2b0a      	cmp	r3, #10
 8004bdc:	d90b      	bls.n	8004bf6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2205      	movs	r2, #5
 8004bee:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e012      	b.n	8004c1c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	f003 0301 	and.w	r3, r3, #1
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d1e5      	bne.n	8004bd0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2200      	movs	r2, #0
 8004c08:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	e006      	b.n	8004c1c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c12:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
  }
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3710      	adds	r7, #16
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b089      	sub	sp, #36	; 0x24
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	607a      	str	r2, [r7, #4]
 8004c30:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c38:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004c42:	7ffb      	ldrb	r3, [r7, #31]
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d003      	beq.n	8004c50 <HAL_CAN_AddTxMessage+0x2c>
 8004c48:	7ffb      	ldrb	r3, [r7, #31]
 8004c4a:	2b02      	cmp	r3, #2
 8004c4c:	f040 80b8 	bne.w	8004dc0 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004c50:	69bb      	ldr	r3, [r7, #24]
 8004c52:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d10a      	bne.n	8004c70 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d105      	bne.n	8004c70 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004c64:	69bb      	ldr	r3, [r7, #24]
 8004c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	f000 80a0 	beq.w	8004db0 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004c70:	69bb      	ldr	r3, [r7, #24]
 8004c72:	0e1b      	lsrs	r3, r3, #24
 8004c74:	f003 0303 	and.w	r3, r3, #3
 8004c78:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d907      	bls.n	8004c90 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c84:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e09e      	b.n	8004dce <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004c90:	2201      	movs	r2, #1
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	409a      	lsls	r2, r3
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d10d      	bne.n	8004cbe <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004cac:	68f9      	ldr	r1, [r7, #12]
 8004cae:	6809      	ldr	r1, [r1, #0]
 8004cb0:	431a      	orrs	r2, r3
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	3318      	adds	r3, #24
 8004cb6:	011b      	lsls	r3, r3, #4
 8004cb8:	440b      	add	r3, r1
 8004cba:	601a      	str	r2, [r3, #0]
 8004cbc:	e00f      	b.n	8004cde <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004cc8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004cce:	68f9      	ldr	r1, [r7, #12]
 8004cd0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004cd2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	3318      	adds	r3, #24
 8004cd8:	011b      	lsls	r3, r3, #4
 8004cda:	440b      	add	r3, r1
 8004cdc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	6819      	ldr	r1, [r3, #0]
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	691a      	ldr	r2, [r3, #16]
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	3318      	adds	r3, #24
 8004cea:	011b      	lsls	r3, r3, #4
 8004cec:	440b      	add	r3, r1
 8004cee:	3304      	adds	r3, #4
 8004cf0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	7d1b      	ldrb	r3, [r3, #20]
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d111      	bne.n	8004d1e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	3318      	adds	r3, #24
 8004d02:	011b      	lsls	r3, r3, #4
 8004d04:	4413      	add	r3, r2
 8004d06:	3304      	adds	r3, #4
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68fa      	ldr	r2, [r7, #12]
 8004d0c:	6811      	ldr	r1, [r2, #0]
 8004d0e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	3318      	adds	r3, #24
 8004d16:	011b      	lsls	r3, r3, #4
 8004d18:	440b      	add	r3, r1
 8004d1a:	3304      	adds	r3, #4
 8004d1c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	3307      	adds	r3, #7
 8004d22:	781b      	ldrb	r3, [r3, #0]
 8004d24:	061a      	lsls	r2, r3, #24
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	3306      	adds	r3, #6
 8004d2a:	781b      	ldrb	r3, [r3, #0]
 8004d2c:	041b      	lsls	r3, r3, #16
 8004d2e:	431a      	orrs	r2, r3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	3305      	adds	r3, #5
 8004d34:	781b      	ldrb	r3, [r3, #0]
 8004d36:	021b      	lsls	r3, r3, #8
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	687a      	ldr	r2, [r7, #4]
 8004d3c:	3204      	adds	r2, #4
 8004d3e:	7812      	ldrb	r2, [r2, #0]
 8004d40:	4610      	mov	r0, r2
 8004d42:	68fa      	ldr	r2, [r7, #12]
 8004d44:	6811      	ldr	r1, [r2, #0]
 8004d46:	ea43 0200 	orr.w	r2, r3, r0
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	011b      	lsls	r3, r3, #4
 8004d4e:	440b      	add	r3, r1
 8004d50:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8004d54:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	3303      	adds	r3, #3
 8004d5a:	781b      	ldrb	r3, [r3, #0]
 8004d5c:	061a      	lsls	r2, r3, #24
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	3302      	adds	r3, #2
 8004d62:	781b      	ldrb	r3, [r3, #0]
 8004d64:	041b      	lsls	r3, r3, #16
 8004d66:	431a      	orrs	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	781b      	ldrb	r3, [r3, #0]
 8004d6e:	021b      	lsls	r3, r3, #8
 8004d70:	4313      	orrs	r3, r2
 8004d72:	687a      	ldr	r2, [r7, #4]
 8004d74:	7812      	ldrb	r2, [r2, #0]
 8004d76:	4610      	mov	r0, r2
 8004d78:	68fa      	ldr	r2, [r7, #12]
 8004d7a:	6811      	ldr	r1, [r2, #0]
 8004d7c:	ea43 0200 	orr.w	r2, r3, r0
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	011b      	lsls	r3, r3, #4
 8004d84:	440b      	add	r3, r1
 8004d86:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8004d8a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	3318      	adds	r3, #24
 8004d94:	011b      	lsls	r3, r3, #4
 8004d96:	4413      	add	r3, r2
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68fa      	ldr	r2, [r7, #12]
 8004d9c:	6811      	ldr	r1, [r2, #0]
 8004d9e:	f043 0201 	orr.w	r2, r3, #1
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	3318      	adds	r3, #24
 8004da6:	011b      	lsls	r3, r3, #4
 8004da8:	440b      	add	r3, r1
 8004daa:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004dac:	2300      	movs	r3, #0
 8004dae:	e00e      	b.n	8004dce <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e006      	b.n	8004dce <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
  }
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	3724      	adds	r7, #36	; 0x24
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd8:	4770      	bx	lr

08004dda <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004dda:	b480      	push	{r7}
 8004ddc:	b087      	sub	sp, #28
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	60f8      	str	r0, [r7, #12]
 8004de2:	60b9      	str	r1, [r7, #8]
 8004de4:	607a      	str	r2, [r7, #4]
 8004de6:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004dee:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004df0:	7dfb      	ldrb	r3, [r7, #23]
 8004df2:	2b01      	cmp	r3, #1
 8004df4:	d003      	beq.n	8004dfe <HAL_CAN_GetRxMessage+0x24>
 8004df6:	7dfb      	ldrb	r3, [r7, #23]
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	f040 80f3 	bne.w	8004fe4 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d10e      	bne.n	8004e22 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	68db      	ldr	r3, [r3, #12]
 8004e0a:	f003 0303 	and.w	r3, r3, #3
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d116      	bne.n	8004e40 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e16:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e0e7      	b.n	8004ff2 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	691b      	ldr	r3, [r3, #16]
 8004e28:	f003 0303 	and.w	r3, r3, #3
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d107      	bne.n	8004e40 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e34:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e0d8      	b.n	8004ff2 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	331b      	adds	r3, #27
 8004e48:	011b      	lsls	r3, r3, #4
 8004e4a:	4413      	add	r3, r2
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f003 0204 	and.w	r2, r3, #4
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d10c      	bne.n	8004e78 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	331b      	adds	r3, #27
 8004e66:	011b      	lsls	r3, r3, #4
 8004e68:	4413      	add	r3, r2
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	0d5b      	lsrs	r3, r3, #21
 8004e6e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	601a      	str	r2, [r3, #0]
 8004e76:	e00b      	b.n	8004e90 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	331b      	adds	r3, #27
 8004e80:	011b      	lsls	r3, r3, #4
 8004e82:	4413      	add	r3, r2
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	08db      	lsrs	r3, r3, #3
 8004e88:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	331b      	adds	r3, #27
 8004e98:	011b      	lsls	r3, r3, #4
 8004e9a:	4413      	add	r3, r2
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 0202 	and.w	r2, r3, #2
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	331b      	adds	r3, #27
 8004eae:	011b      	lsls	r3, r3, #4
 8004eb0:	4413      	add	r3, r2
 8004eb2:	3304      	adds	r3, #4
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 020f 	and.w	r2, r3, #15
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	331b      	adds	r3, #27
 8004ec6:	011b      	lsls	r3, r3, #4
 8004ec8:	4413      	add	r3, r2
 8004eca:	3304      	adds	r3, #4
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	0a1b      	lsrs	r3, r3, #8
 8004ed0:	b2da      	uxtb	r2, r3
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	331b      	adds	r3, #27
 8004ede:	011b      	lsls	r3, r3, #4
 8004ee0:	4413      	add	r3, r2
 8004ee2:	3304      	adds	r3, #4
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	0c1b      	lsrs	r3, r3, #16
 8004ee8:	b29a      	uxth	r2, r3
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	011b      	lsls	r3, r3, #4
 8004ef6:	4413      	add	r3, r2
 8004ef8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	b2da      	uxtb	r2, r3
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	011b      	lsls	r3, r3, #4
 8004f0c:	4413      	add	r3, r2
 8004f0e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	0a1a      	lsrs	r2, r3, #8
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	3301      	adds	r3, #1
 8004f1a:	b2d2      	uxtb	r2, r2
 8004f1c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	011b      	lsls	r3, r3, #4
 8004f26:	4413      	add	r3, r2
 8004f28:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	0c1a      	lsrs	r2, r3, #16
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	3302      	adds	r3, #2
 8004f34:	b2d2      	uxtb	r2, r2
 8004f36:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	011b      	lsls	r3, r3, #4
 8004f40:	4413      	add	r3, r2
 8004f42:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	0e1a      	lsrs	r2, r3, #24
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	3303      	adds	r3, #3
 8004f4e:	b2d2      	uxtb	r2, r2
 8004f50:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	011b      	lsls	r3, r3, #4
 8004f5a:	4413      	add	r3, r2
 8004f5c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	3304      	adds	r3, #4
 8004f66:	b2d2      	uxtb	r2, r2
 8004f68:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	011b      	lsls	r3, r3, #4
 8004f72:	4413      	add	r3, r2
 8004f74:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	0a1a      	lsrs	r2, r3, #8
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	3305      	adds	r3, #5
 8004f80:	b2d2      	uxtb	r2, r2
 8004f82:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	011b      	lsls	r3, r3, #4
 8004f8c:	4413      	add	r3, r2
 8004f8e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	0c1a      	lsrs	r2, r3, #16
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	3306      	adds	r3, #6
 8004f9a:	b2d2      	uxtb	r2, r2
 8004f9c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	011b      	lsls	r3, r3, #4
 8004fa6:	4413      	add	r3, r2
 8004fa8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	0e1a      	lsrs	r2, r3, #24
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	3307      	adds	r3, #7
 8004fb4:	b2d2      	uxtb	r2, r2
 8004fb6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d108      	bne.n	8004fd0 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	68da      	ldr	r2, [r3, #12]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f042 0220 	orr.w	r2, r2, #32
 8004fcc:	60da      	str	r2, [r3, #12]
 8004fce:	e007      	b.n	8004fe0 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	691a      	ldr	r2, [r3, #16]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f042 0220 	orr.w	r2, r2, #32
 8004fde:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	e006      	b.n	8004ff2 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
  }
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	371c      	adds	r7, #28
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffc:	4770      	bx	lr

08004ffe <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004ffe:	b480      	push	{r7}
 8005000:	b085      	sub	sp, #20
 8005002:	af00      	add	r7, sp, #0
 8005004:	6078      	str	r0, [r7, #4]
 8005006:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800500e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005010:	7bfb      	ldrb	r3, [r7, #15]
 8005012:	2b01      	cmp	r3, #1
 8005014:	d002      	beq.n	800501c <HAL_CAN_ActivateNotification+0x1e>
 8005016:	7bfb      	ldrb	r3, [r7, #15]
 8005018:	2b02      	cmp	r3, #2
 800501a:	d109      	bne.n	8005030 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	6959      	ldr	r1, [r3, #20]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	683a      	ldr	r2, [r7, #0]
 8005028:	430a      	orrs	r2, r1
 800502a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800502c:	2300      	movs	r3, #0
 800502e:	e006      	b.n	800503e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005034:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800503c:	2301      	movs	r3, #1
  }
}
 800503e:	4618      	mov	r0, r3
 8005040:	3714      	adds	r7, #20
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr

0800504a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800504a:	b580      	push	{r7, lr}
 800504c:	b08a      	sub	sp, #40	; 0x28
 800504e:	af00      	add	r7, sp, #0
 8005050:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005052:	2300      	movs	r3, #0
 8005054:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	695b      	ldr	r3, [r3, #20]
 800505c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	68db      	ldr	r3, [r3, #12]
 8005074:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	691b      	ldr	r3, [r3, #16]
 800507c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	699b      	ldr	r3, [r3, #24]
 8005084:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005086:	6a3b      	ldr	r3, [r7, #32]
 8005088:	f003 0301 	and.w	r3, r3, #1
 800508c:	2b00      	cmp	r3, #0
 800508e:	d07c      	beq.n	800518a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	f003 0301 	and.w	r3, r3, #1
 8005096:	2b00      	cmp	r3, #0
 8005098:	d023      	beq.n	80050e2 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	2201      	movs	r2, #1
 80050a0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	f003 0302 	and.w	r3, r3, #2
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d003      	beq.n	80050b4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f000 f983 	bl	80053b8 <HAL_CAN_TxMailbox0CompleteCallback>
 80050b2:	e016      	b.n	80050e2 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80050b4:	69bb      	ldr	r3, [r7, #24]
 80050b6:	f003 0304 	and.w	r3, r3, #4
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d004      	beq.n	80050c8 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80050be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80050c4:	627b      	str	r3, [r7, #36]	; 0x24
 80050c6:	e00c      	b.n	80050e2 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80050c8:	69bb      	ldr	r3, [r7, #24]
 80050ca:	f003 0308 	and.w	r3, r3, #8
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d004      	beq.n	80050dc <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80050d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80050d8:	627b      	str	r3, [r7, #36]	; 0x24
 80050da:	e002      	b.n	80050e2 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f000 f989 	bl	80053f4 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80050e2:	69bb      	ldr	r3, [r7, #24]
 80050e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d024      	beq.n	8005136 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80050f4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80050f6:	69bb      	ldr	r3, [r7, #24]
 80050f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d003      	beq.n	8005108 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f000 f963 	bl	80053cc <HAL_CAN_TxMailbox1CompleteCallback>
 8005106:	e016      	b.n	8005136 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005108:	69bb      	ldr	r3, [r7, #24]
 800510a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800510e:	2b00      	cmp	r3, #0
 8005110:	d004      	beq.n	800511c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005114:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005118:	627b      	str	r3, [r7, #36]	; 0x24
 800511a:	e00c      	b.n	8005136 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800511c:	69bb      	ldr	r3, [r7, #24]
 800511e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005122:	2b00      	cmp	r3, #0
 8005124:	d004      	beq.n	8005130 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005128:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800512c:	627b      	str	r3, [r7, #36]	; 0x24
 800512e:	e002      	b.n	8005136 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	f000 f969 	bl	8005408 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005136:	69bb      	ldr	r3, [r7, #24]
 8005138:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800513c:	2b00      	cmp	r3, #0
 800513e:	d024      	beq.n	800518a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005148:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800514a:	69bb      	ldr	r3, [r7, #24]
 800514c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005150:	2b00      	cmp	r3, #0
 8005152:	d003      	beq.n	800515c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f000 f943 	bl	80053e0 <HAL_CAN_TxMailbox2CompleteCallback>
 800515a:	e016      	b.n	800518a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800515c:	69bb      	ldr	r3, [r7, #24]
 800515e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d004      	beq.n	8005170 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8005166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005168:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800516c:	627b      	str	r3, [r7, #36]	; 0x24
 800516e:	e00c      	b.n	800518a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d004      	beq.n	8005184 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800517a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005180:	627b      	str	r3, [r7, #36]	; 0x24
 8005182:	e002      	b.n	800518a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f000 f949 	bl	800541c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800518a:	6a3b      	ldr	r3, [r7, #32]
 800518c:	f003 0308 	and.w	r3, r3, #8
 8005190:	2b00      	cmp	r3, #0
 8005192:	d00c      	beq.n	80051ae <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	f003 0310 	and.w	r3, r3, #16
 800519a:	2b00      	cmp	r3, #0
 800519c:	d007      	beq.n	80051ae <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800519e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80051a4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	2210      	movs	r2, #16
 80051ac:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80051ae:	6a3b      	ldr	r3, [r7, #32]
 80051b0:	f003 0304 	and.w	r3, r3, #4
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d00b      	beq.n	80051d0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	f003 0308 	and.w	r3, r3, #8
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d006      	beq.n	80051d0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	2208      	movs	r2, #8
 80051c8:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f000 f930 	bl	8005430 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80051d0:	6a3b      	ldr	r3, [r7, #32]
 80051d2:	f003 0302 	and.w	r3, r3, #2
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d009      	beq.n	80051ee <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	f003 0303 	and.w	r3, r3, #3
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d002      	beq.n	80051ee <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80051e8:	6878      	ldr	r0, [r7, #4]
 80051ea:	f7fb fde9 	bl	8000dc0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80051ee:	6a3b      	ldr	r3, [r7, #32]
 80051f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d00c      	beq.n	8005212 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	f003 0310 	and.w	r3, r3, #16
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d007      	beq.n	8005212 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005204:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005208:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	2210      	movs	r2, #16
 8005210:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005212:	6a3b      	ldr	r3, [r7, #32]
 8005214:	f003 0320 	and.w	r3, r3, #32
 8005218:	2b00      	cmp	r3, #0
 800521a:	d00b      	beq.n	8005234 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	f003 0308 	and.w	r3, r3, #8
 8005222:	2b00      	cmp	r3, #0
 8005224:	d006      	beq.n	8005234 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	2208      	movs	r2, #8
 800522c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f000 f908 	bl	8005444 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005234:	6a3b      	ldr	r3, [r7, #32]
 8005236:	f003 0310 	and.w	r3, r3, #16
 800523a:	2b00      	cmp	r3, #0
 800523c:	d009      	beq.n	8005252 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	691b      	ldr	r3, [r3, #16]
 8005244:	f003 0303 	and.w	r3, r3, #3
 8005248:	2b00      	cmp	r3, #0
 800524a:	d002      	beq.n	8005252 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f7fb fdd7 	bl	8000e00 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8005252:	6a3b      	ldr	r3, [r7, #32]
 8005254:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005258:	2b00      	cmp	r3, #0
 800525a:	d00b      	beq.n	8005274 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800525c:	69fb      	ldr	r3, [r7, #28]
 800525e:	f003 0310 	and.w	r3, r3, #16
 8005262:	2b00      	cmp	r3, #0
 8005264:	d006      	beq.n	8005274 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2210      	movs	r2, #16
 800526c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f000 f8f2 	bl	8005458 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8005274:	6a3b      	ldr	r3, [r7, #32]
 8005276:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d00b      	beq.n	8005296 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800527e:	69fb      	ldr	r3, [r7, #28]
 8005280:	f003 0308 	and.w	r3, r3, #8
 8005284:	2b00      	cmp	r3, #0
 8005286:	d006      	beq.n	8005296 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	2208      	movs	r2, #8
 800528e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8005290:	6878      	ldr	r0, [r7, #4]
 8005292:	f000 f8eb 	bl	800546c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8005296:	6a3b      	ldr	r3, [r7, #32]
 8005298:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800529c:	2b00      	cmp	r3, #0
 800529e:	d07b      	beq.n	8005398 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80052a0:	69fb      	ldr	r3, [r7, #28]
 80052a2:	f003 0304 	and.w	r3, r3, #4
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d072      	beq.n	8005390 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80052aa:	6a3b      	ldr	r3, [r7, #32]
 80052ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d008      	beq.n	80052c6 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d003      	beq.n	80052c6 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80052be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c0:	f043 0301 	orr.w	r3, r3, #1
 80052c4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80052c6:	6a3b      	ldr	r3, [r7, #32]
 80052c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d008      	beq.n	80052e2 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d003      	beq.n	80052e2 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80052da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052dc:	f043 0302 	orr.w	r3, r3, #2
 80052e0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80052e2:	6a3b      	ldr	r3, [r7, #32]
 80052e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d008      	beq.n	80052fe <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d003      	beq.n	80052fe <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80052f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f8:	f043 0304 	orr.w	r3, r3, #4
 80052fc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80052fe:	6a3b      	ldr	r3, [r7, #32]
 8005300:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005304:	2b00      	cmp	r3, #0
 8005306:	d043      	beq.n	8005390 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800530e:	2b00      	cmp	r3, #0
 8005310:	d03e      	beq.n	8005390 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005318:	2b60      	cmp	r3, #96	; 0x60
 800531a:	d02b      	beq.n	8005374 <HAL_CAN_IRQHandler+0x32a>
 800531c:	2b60      	cmp	r3, #96	; 0x60
 800531e:	d82e      	bhi.n	800537e <HAL_CAN_IRQHandler+0x334>
 8005320:	2b50      	cmp	r3, #80	; 0x50
 8005322:	d022      	beq.n	800536a <HAL_CAN_IRQHandler+0x320>
 8005324:	2b50      	cmp	r3, #80	; 0x50
 8005326:	d82a      	bhi.n	800537e <HAL_CAN_IRQHandler+0x334>
 8005328:	2b40      	cmp	r3, #64	; 0x40
 800532a:	d019      	beq.n	8005360 <HAL_CAN_IRQHandler+0x316>
 800532c:	2b40      	cmp	r3, #64	; 0x40
 800532e:	d826      	bhi.n	800537e <HAL_CAN_IRQHandler+0x334>
 8005330:	2b30      	cmp	r3, #48	; 0x30
 8005332:	d010      	beq.n	8005356 <HAL_CAN_IRQHandler+0x30c>
 8005334:	2b30      	cmp	r3, #48	; 0x30
 8005336:	d822      	bhi.n	800537e <HAL_CAN_IRQHandler+0x334>
 8005338:	2b10      	cmp	r3, #16
 800533a:	d002      	beq.n	8005342 <HAL_CAN_IRQHandler+0x2f8>
 800533c:	2b20      	cmp	r3, #32
 800533e:	d005      	beq.n	800534c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8005340:	e01d      	b.n	800537e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8005342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005344:	f043 0308 	orr.w	r3, r3, #8
 8005348:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800534a:	e019      	b.n	8005380 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800534c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800534e:	f043 0310 	orr.w	r3, r3, #16
 8005352:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005354:	e014      	b.n	8005380 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005358:	f043 0320 	orr.w	r3, r3, #32
 800535c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800535e:	e00f      	b.n	8005380 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8005360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005362:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005366:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005368:	e00a      	b.n	8005380 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800536a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005370:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005372:	e005      	b.n	8005380 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8005374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005376:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800537a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800537c:	e000      	b.n	8005380 <HAL_CAN_IRQHandler+0x336>
            break;
 800537e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	699a      	ldr	r2, [r3, #24]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800538e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	2204      	movs	r2, #4
 8005396:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8005398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800539a:	2b00      	cmp	r3, #0
 800539c:	d008      	beq.n	80053b0 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80053a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a4:	431a      	orrs	r2, r3
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 f868 	bl	8005480 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80053b0:	bf00      	nop
 80053b2:	3728      	adds	r7, #40	; 0x28
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd80      	pop	{r7, pc}

080053b8 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b083      	sub	sp, #12
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80053c0:	bf00      	nop
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr

080053cc <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80053d4:	bf00      	nop
 80053d6:	370c      	adds	r7, #12
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b083      	sub	sp, #12
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80053e8:	bf00      	nop
 80053ea:	370c      	adds	r7, #12
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr

080053f4 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b083      	sub	sp, #12
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80053fc:	bf00      	nop
 80053fe:	370c      	adds	r7, #12
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005410:	bf00      	nop
 8005412:	370c      	adds	r7, #12
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr

0800541c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800541c:	b480      	push	{r7}
 800541e:	b083      	sub	sp, #12
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8005424:	bf00      	nop
 8005426:	370c      	adds	r7, #12
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr

08005430 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005430:	b480      	push	{r7}
 8005432:	b083      	sub	sp, #12
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8005438:	bf00      	nop
 800543a:	370c      	adds	r7, #12
 800543c:	46bd      	mov	sp, r7
 800543e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005442:	4770      	bx	lr

08005444 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005444:	b480      	push	{r7}
 8005446:	b083      	sub	sp, #12
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800544c:	bf00      	nop
 800544e:	370c      	adds	r7, #12
 8005450:	46bd      	mov	sp, r7
 8005452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005456:	4770      	bx	lr

08005458 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8005458:	b480      	push	{r7}
 800545a:	b083      	sub	sp, #12
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8005460:	bf00      	nop
 8005462:	370c      	adds	r7, #12
 8005464:	46bd      	mov	sp, r7
 8005466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546a:	4770      	bx	lr

0800546c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800546c:	b480      	push	{r7}
 800546e:	b083      	sub	sp, #12
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8005474:	bf00      	nop
 8005476:	370c      	adds	r7, #12
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr

08005480 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8005480:	b480      	push	{r7}
 8005482:	b083      	sub	sp, #12
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005488:	bf00      	nop
 800548a:	370c      	adds	r7, #12
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr

08005494 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005494:	b480      	push	{r7}
 8005496:	b085      	sub	sp, #20
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f003 0307 	and.w	r3, r3, #7
 80054a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80054a4:	4b0c      	ldr	r3, [pc, #48]	; (80054d8 <__NVIC_SetPriorityGrouping+0x44>)
 80054a6:	68db      	ldr	r3, [r3, #12]
 80054a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80054aa:	68ba      	ldr	r2, [r7, #8]
 80054ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80054b0:	4013      	ands	r3, r2
 80054b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80054bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80054c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80054c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80054c6:	4a04      	ldr	r2, [pc, #16]	; (80054d8 <__NVIC_SetPriorityGrouping+0x44>)
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	60d3      	str	r3, [r2, #12]
}
 80054cc:	bf00      	nop
 80054ce:	3714      	adds	r7, #20
 80054d0:	46bd      	mov	sp, r7
 80054d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d6:	4770      	bx	lr
 80054d8:	e000ed00 	.word	0xe000ed00

080054dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80054dc:	b480      	push	{r7}
 80054de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80054e0:	4b04      	ldr	r3, [pc, #16]	; (80054f4 <__NVIC_GetPriorityGrouping+0x18>)
 80054e2:	68db      	ldr	r3, [r3, #12]
 80054e4:	0a1b      	lsrs	r3, r3, #8
 80054e6:	f003 0307 	and.w	r3, r3, #7
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr
 80054f4:	e000ed00 	.word	0xe000ed00

080054f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b083      	sub	sp, #12
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	4603      	mov	r3, r0
 8005500:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005506:	2b00      	cmp	r3, #0
 8005508:	db0b      	blt.n	8005522 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800550a:	79fb      	ldrb	r3, [r7, #7]
 800550c:	f003 021f 	and.w	r2, r3, #31
 8005510:	4907      	ldr	r1, [pc, #28]	; (8005530 <__NVIC_EnableIRQ+0x38>)
 8005512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005516:	095b      	lsrs	r3, r3, #5
 8005518:	2001      	movs	r0, #1
 800551a:	fa00 f202 	lsl.w	r2, r0, r2
 800551e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005522:	bf00      	nop
 8005524:	370c      	adds	r7, #12
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr
 800552e:	bf00      	nop
 8005530:	e000e100 	.word	0xe000e100

08005534 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005534:	b480      	push	{r7}
 8005536:	b083      	sub	sp, #12
 8005538:	af00      	add	r7, sp, #0
 800553a:	4603      	mov	r3, r0
 800553c:	6039      	str	r1, [r7, #0]
 800553e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005540:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005544:	2b00      	cmp	r3, #0
 8005546:	db0a      	blt.n	800555e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	b2da      	uxtb	r2, r3
 800554c:	490c      	ldr	r1, [pc, #48]	; (8005580 <__NVIC_SetPriority+0x4c>)
 800554e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005552:	0112      	lsls	r2, r2, #4
 8005554:	b2d2      	uxtb	r2, r2
 8005556:	440b      	add	r3, r1
 8005558:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800555c:	e00a      	b.n	8005574 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	b2da      	uxtb	r2, r3
 8005562:	4908      	ldr	r1, [pc, #32]	; (8005584 <__NVIC_SetPriority+0x50>)
 8005564:	79fb      	ldrb	r3, [r7, #7]
 8005566:	f003 030f 	and.w	r3, r3, #15
 800556a:	3b04      	subs	r3, #4
 800556c:	0112      	lsls	r2, r2, #4
 800556e:	b2d2      	uxtb	r2, r2
 8005570:	440b      	add	r3, r1
 8005572:	761a      	strb	r2, [r3, #24]
}
 8005574:	bf00      	nop
 8005576:	370c      	adds	r7, #12
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr
 8005580:	e000e100 	.word	0xe000e100
 8005584:	e000ed00 	.word	0xe000ed00

08005588 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005588:	b480      	push	{r7}
 800558a:	b089      	sub	sp, #36	; 0x24
 800558c:	af00      	add	r7, sp, #0
 800558e:	60f8      	str	r0, [r7, #12]
 8005590:	60b9      	str	r1, [r7, #8]
 8005592:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f003 0307 	and.w	r3, r3, #7
 800559a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800559c:	69fb      	ldr	r3, [r7, #28]
 800559e:	f1c3 0307 	rsb	r3, r3, #7
 80055a2:	2b04      	cmp	r3, #4
 80055a4:	bf28      	it	cs
 80055a6:	2304      	movcs	r3, #4
 80055a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80055aa:	69fb      	ldr	r3, [r7, #28]
 80055ac:	3304      	adds	r3, #4
 80055ae:	2b06      	cmp	r3, #6
 80055b0:	d902      	bls.n	80055b8 <NVIC_EncodePriority+0x30>
 80055b2:	69fb      	ldr	r3, [r7, #28]
 80055b4:	3b03      	subs	r3, #3
 80055b6:	e000      	b.n	80055ba <NVIC_EncodePriority+0x32>
 80055b8:	2300      	movs	r3, #0
 80055ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055bc:	f04f 32ff 	mov.w	r2, #4294967295
 80055c0:	69bb      	ldr	r3, [r7, #24]
 80055c2:	fa02 f303 	lsl.w	r3, r2, r3
 80055c6:	43da      	mvns	r2, r3
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	401a      	ands	r2, r3
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80055d0:	f04f 31ff 	mov.w	r1, #4294967295
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	fa01 f303 	lsl.w	r3, r1, r3
 80055da:	43d9      	mvns	r1, r3
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055e0:	4313      	orrs	r3, r2
         );
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3724      	adds	r7, #36	; 0x24
 80055e6:	46bd      	mov	sp, r7
 80055e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ec:	4770      	bx	lr
	...

080055f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b082      	sub	sp, #8
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	3b01      	subs	r3, #1
 80055fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005600:	d301      	bcc.n	8005606 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005602:	2301      	movs	r3, #1
 8005604:	e00f      	b.n	8005626 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005606:	4a0a      	ldr	r2, [pc, #40]	; (8005630 <SysTick_Config+0x40>)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	3b01      	subs	r3, #1
 800560c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800560e:	210f      	movs	r1, #15
 8005610:	f04f 30ff 	mov.w	r0, #4294967295
 8005614:	f7ff ff8e 	bl	8005534 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005618:	4b05      	ldr	r3, [pc, #20]	; (8005630 <SysTick_Config+0x40>)
 800561a:	2200      	movs	r2, #0
 800561c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800561e:	4b04      	ldr	r3, [pc, #16]	; (8005630 <SysTick_Config+0x40>)
 8005620:	2207      	movs	r2, #7
 8005622:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005624:	2300      	movs	r3, #0
}
 8005626:	4618      	mov	r0, r3
 8005628:	3708      	adds	r7, #8
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
 800562e:	bf00      	nop
 8005630:	e000e010 	.word	0xe000e010

08005634 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b082      	sub	sp, #8
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f7ff ff29 	bl	8005494 <__NVIC_SetPriorityGrouping>
}
 8005642:	bf00      	nop
 8005644:	3708      	adds	r7, #8
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}

0800564a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800564a:	b580      	push	{r7, lr}
 800564c:	b086      	sub	sp, #24
 800564e:	af00      	add	r7, sp, #0
 8005650:	4603      	mov	r3, r0
 8005652:	60b9      	str	r1, [r7, #8]
 8005654:	607a      	str	r2, [r7, #4]
 8005656:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005658:	2300      	movs	r3, #0
 800565a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800565c:	f7ff ff3e 	bl	80054dc <__NVIC_GetPriorityGrouping>
 8005660:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	68b9      	ldr	r1, [r7, #8]
 8005666:	6978      	ldr	r0, [r7, #20]
 8005668:	f7ff ff8e 	bl	8005588 <NVIC_EncodePriority>
 800566c:	4602      	mov	r2, r0
 800566e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005672:	4611      	mov	r1, r2
 8005674:	4618      	mov	r0, r3
 8005676:	f7ff ff5d 	bl	8005534 <__NVIC_SetPriority>
}
 800567a:	bf00      	nop
 800567c:	3718      	adds	r7, #24
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}

08005682 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005682:	b580      	push	{r7, lr}
 8005684:	b082      	sub	sp, #8
 8005686:	af00      	add	r7, sp, #0
 8005688:	4603      	mov	r3, r0
 800568a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800568c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005690:	4618      	mov	r0, r3
 8005692:	f7ff ff31 	bl	80054f8 <__NVIC_EnableIRQ>
}
 8005696:	bf00      	nop
 8005698:	3708      	adds	r7, #8
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}

0800569e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800569e:	b580      	push	{r7, lr}
 80056a0:	b082      	sub	sp, #8
 80056a2:	af00      	add	r7, sp, #0
 80056a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f7ff ffa2 	bl	80055f0 <SysTick_Config>
 80056ac:	4603      	mov	r3, r0
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	3708      	adds	r7, #8
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}

080056b6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80056b6:	b480      	push	{r7}
 80056b8:	b083      	sub	sp, #12
 80056ba:	af00      	add	r7, sp, #0
 80056bc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80056c4:	b2db      	uxtb	r3, r3
 80056c6:	2b02      	cmp	r3, #2
 80056c8:	d004      	beq.n	80056d4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2280      	movs	r2, #128	; 0x80
 80056ce:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e00c      	b.n	80056ee <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2205      	movs	r2, #5
 80056d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f022 0201 	bic.w	r2, r2, #1
 80056ea:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80056ec:	2300      	movs	r3, #0
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	370c      	adds	r7, #12
 80056f2:	46bd      	mov	sp, r7
 80056f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f8:	4770      	bx	lr

080056fa <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80056fa:	b480      	push	{r7}
 80056fc:	b083      	sub	sp, #12
 80056fe:	af00      	add	r7, sp, #0
 8005700:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005708:	b2db      	uxtb	r3, r3
}
 800570a:	4618      	mov	r0, r3
 800570c:	370c      	adds	r7, #12
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr
	...

08005718 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005718:	b480      	push	{r7}
 800571a:	b089      	sub	sp, #36	; 0x24
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005722:	2300      	movs	r3, #0
 8005724:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005726:	2300      	movs	r3, #0
 8005728:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800572a:	2300      	movs	r3, #0
 800572c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800572e:	2300      	movs	r3, #0
 8005730:	61fb      	str	r3, [r7, #28]
 8005732:	e165      	b.n	8005a00 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005734:	2201      	movs	r2, #1
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	fa02 f303 	lsl.w	r3, r2, r3
 800573c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	697a      	ldr	r2, [r7, #20]
 8005744:	4013      	ands	r3, r2
 8005746:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005748:	693a      	ldr	r2, [r7, #16]
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	429a      	cmp	r2, r3
 800574e:	f040 8154 	bne.w	80059fa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	f003 0303 	and.w	r3, r3, #3
 800575a:	2b01      	cmp	r3, #1
 800575c:	d005      	beq.n	800576a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005766:	2b02      	cmp	r3, #2
 8005768:	d130      	bne.n	80057cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005770:	69fb      	ldr	r3, [r7, #28]
 8005772:	005b      	lsls	r3, r3, #1
 8005774:	2203      	movs	r2, #3
 8005776:	fa02 f303 	lsl.w	r3, r2, r3
 800577a:	43db      	mvns	r3, r3
 800577c:	69ba      	ldr	r2, [r7, #24]
 800577e:	4013      	ands	r3, r2
 8005780:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	68da      	ldr	r2, [r3, #12]
 8005786:	69fb      	ldr	r3, [r7, #28]
 8005788:	005b      	lsls	r3, r3, #1
 800578a:	fa02 f303 	lsl.w	r3, r2, r3
 800578e:	69ba      	ldr	r2, [r7, #24]
 8005790:	4313      	orrs	r3, r2
 8005792:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	69ba      	ldr	r2, [r7, #24]
 8005798:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80057a0:	2201      	movs	r2, #1
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	fa02 f303 	lsl.w	r3, r2, r3
 80057a8:	43db      	mvns	r3, r3
 80057aa:	69ba      	ldr	r2, [r7, #24]
 80057ac:	4013      	ands	r3, r2
 80057ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	091b      	lsrs	r3, r3, #4
 80057b6:	f003 0201 	and.w	r2, r3, #1
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	fa02 f303 	lsl.w	r3, r2, r3
 80057c0:	69ba      	ldr	r2, [r7, #24]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	69ba      	ldr	r2, [r7, #24]
 80057ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	f003 0303 	and.w	r3, r3, #3
 80057d4:	2b03      	cmp	r3, #3
 80057d6:	d017      	beq.n	8005808 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	005b      	lsls	r3, r3, #1
 80057e2:	2203      	movs	r2, #3
 80057e4:	fa02 f303 	lsl.w	r3, r2, r3
 80057e8:	43db      	mvns	r3, r3
 80057ea:	69ba      	ldr	r2, [r7, #24]
 80057ec:	4013      	ands	r3, r2
 80057ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	689a      	ldr	r2, [r3, #8]
 80057f4:	69fb      	ldr	r3, [r7, #28]
 80057f6:	005b      	lsls	r3, r3, #1
 80057f8:	fa02 f303 	lsl.w	r3, r2, r3
 80057fc:	69ba      	ldr	r2, [r7, #24]
 80057fe:	4313      	orrs	r3, r2
 8005800:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	69ba      	ldr	r2, [r7, #24]
 8005806:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	f003 0303 	and.w	r3, r3, #3
 8005810:	2b02      	cmp	r3, #2
 8005812:	d123      	bne.n	800585c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	08da      	lsrs	r2, r3, #3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	3208      	adds	r2, #8
 800581c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005820:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005822:	69fb      	ldr	r3, [r7, #28]
 8005824:	f003 0307 	and.w	r3, r3, #7
 8005828:	009b      	lsls	r3, r3, #2
 800582a:	220f      	movs	r2, #15
 800582c:	fa02 f303 	lsl.w	r3, r2, r3
 8005830:	43db      	mvns	r3, r3
 8005832:	69ba      	ldr	r2, [r7, #24]
 8005834:	4013      	ands	r3, r2
 8005836:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	691a      	ldr	r2, [r3, #16]
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	f003 0307 	and.w	r3, r3, #7
 8005842:	009b      	lsls	r3, r3, #2
 8005844:	fa02 f303 	lsl.w	r3, r2, r3
 8005848:	69ba      	ldr	r2, [r7, #24]
 800584a:	4313      	orrs	r3, r2
 800584c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	08da      	lsrs	r2, r3, #3
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	3208      	adds	r2, #8
 8005856:	69b9      	ldr	r1, [r7, #24]
 8005858:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005862:	69fb      	ldr	r3, [r7, #28]
 8005864:	005b      	lsls	r3, r3, #1
 8005866:	2203      	movs	r2, #3
 8005868:	fa02 f303 	lsl.w	r3, r2, r3
 800586c:	43db      	mvns	r3, r3
 800586e:	69ba      	ldr	r2, [r7, #24]
 8005870:	4013      	ands	r3, r2
 8005872:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	f003 0203 	and.w	r2, r3, #3
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	005b      	lsls	r3, r3, #1
 8005880:	fa02 f303 	lsl.w	r3, r2, r3
 8005884:	69ba      	ldr	r2, [r7, #24]
 8005886:	4313      	orrs	r3, r2
 8005888:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	69ba      	ldr	r2, [r7, #24]
 800588e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005898:	2b00      	cmp	r3, #0
 800589a:	f000 80ae 	beq.w	80059fa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800589e:	2300      	movs	r3, #0
 80058a0:	60fb      	str	r3, [r7, #12]
 80058a2:	4b5d      	ldr	r3, [pc, #372]	; (8005a18 <HAL_GPIO_Init+0x300>)
 80058a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058a6:	4a5c      	ldr	r2, [pc, #368]	; (8005a18 <HAL_GPIO_Init+0x300>)
 80058a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80058ac:	6453      	str	r3, [r2, #68]	; 0x44
 80058ae:	4b5a      	ldr	r3, [pc, #360]	; (8005a18 <HAL_GPIO_Init+0x300>)
 80058b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80058b6:	60fb      	str	r3, [r7, #12]
 80058b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80058ba:	4a58      	ldr	r2, [pc, #352]	; (8005a1c <HAL_GPIO_Init+0x304>)
 80058bc:	69fb      	ldr	r3, [r7, #28]
 80058be:	089b      	lsrs	r3, r3, #2
 80058c0:	3302      	adds	r3, #2
 80058c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80058c8:	69fb      	ldr	r3, [r7, #28]
 80058ca:	f003 0303 	and.w	r3, r3, #3
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	220f      	movs	r2, #15
 80058d2:	fa02 f303 	lsl.w	r3, r2, r3
 80058d6:	43db      	mvns	r3, r3
 80058d8:	69ba      	ldr	r2, [r7, #24]
 80058da:	4013      	ands	r3, r2
 80058dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	4a4f      	ldr	r2, [pc, #316]	; (8005a20 <HAL_GPIO_Init+0x308>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d025      	beq.n	8005932 <HAL_GPIO_Init+0x21a>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	4a4e      	ldr	r2, [pc, #312]	; (8005a24 <HAL_GPIO_Init+0x30c>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d01f      	beq.n	800592e <HAL_GPIO_Init+0x216>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	4a4d      	ldr	r2, [pc, #308]	; (8005a28 <HAL_GPIO_Init+0x310>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d019      	beq.n	800592a <HAL_GPIO_Init+0x212>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	4a4c      	ldr	r2, [pc, #304]	; (8005a2c <HAL_GPIO_Init+0x314>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d013      	beq.n	8005926 <HAL_GPIO_Init+0x20e>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	4a4b      	ldr	r2, [pc, #300]	; (8005a30 <HAL_GPIO_Init+0x318>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d00d      	beq.n	8005922 <HAL_GPIO_Init+0x20a>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	4a4a      	ldr	r2, [pc, #296]	; (8005a34 <HAL_GPIO_Init+0x31c>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d007      	beq.n	800591e <HAL_GPIO_Init+0x206>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	4a49      	ldr	r2, [pc, #292]	; (8005a38 <HAL_GPIO_Init+0x320>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d101      	bne.n	800591a <HAL_GPIO_Init+0x202>
 8005916:	2306      	movs	r3, #6
 8005918:	e00c      	b.n	8005934 <HAL_GPIO_Init+0x21c>
 800591a:	2307      	movs	r3, #7
 800591c:	e00a      	b.n	8005934 <HAL_GPIO_Init+0x21c>
 800591e:	2305      	movs	r3, #5
 8005920:	e008      	b.n	8005934 <HAL_GPIO_Init+0x21c>
 8005922:	2304      	movs	r3, #4
 8005924:	e006      	b.n	8005934 <HAL_GPIO_Init+0x21c>
 8005926:	2303      	movs	r3, #3
 8005928:	e004      	b.n	8005934 <HAL_GPIO_Init+0x21c>
 800592a:	2302      	movs	r3, #2
 800592c:	e002      	b.n	8005934 <HAL_GPIO_Init+0x21c>
 800592e:	2301      	movs	r3, #1
 8005930:	e000      	b.n	8005934 <HAL_GPIO_Init+0x21c>
 8005932:	2300      	movs	r3, #0
 8005934:	69fa      	ldr	r2, [r7, #28]
 8005936:	f002 0203 	and.w	r2, r2, #3
 800593a:	0092      	lsls	r2, r2, #2
 800593c:	4093      	lsls	r3, r2
 800593e:	69ba      	ldr	r2, [r7, #24]
 8005940:	4313      	orrs	r3, r2
 8005942:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005944:	4935      	ldr	r1, [pc, #212]	; (8005a1c <HAL_GPIO_Init+0x304>)
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	089b      	lsrs	r3, r3, #2
 800594a:	3302      	adds	r3, #2
 800594c:	69ba      	ldr	r2, [r7, #24]
 800594e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005952:	4b3a      	ldr	r3, [pc, #232]	; (8005a3c <HAL_GPIO_Init+0x324>)
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	43db      	mvns	r3, r3
 800595c:	69ba      	ldr	r2, [r7, #24]
 800595e:	4013      	ands	r3, r2
 8005960:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800596a:	2b00      	cmp	r3, #0
 800596c:	d003      	beq.n	8005976 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800596e:	69ba      	ldr	r2, [r7, #24]
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	4313      	orrs	r3, r2
 8005974:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005976:	4a31      	ldr	r2, [pc, #196]	; (8005a3c <HAL_GPIO_Init+0x324>)
 8005978:	69bb      	ldr	r3, [r7, #24]
 800597a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800597c:	4b2f      	ldr	r3, [pc, #188]	; (8005a3c <HAL_GPIO_Init+0x324>)
 800597e:	68db      	ldr	r3, [r3, #12]
 8005980:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	43db      	mvns	r3, r3
 8005986:	69ba      	ldr	r2, [r7, #24]
 8005988:	4013      	ands	r3, r2
 800598a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005994:	2b00      	cmp	r3, #0
 8005996:	d003      	beq.n	80059a0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8005998:	69ba      	ldr	r2, [r7, #24]
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	4313      	orrs	r3, r2
 800599e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80059a0:	4a26      	ldr	r2, [pc, #152]	; (8005a3c <HAL_GPIO_Init+0x324>)
 80059a2:	69bb      	ldr	r3, [r7, #24]
 80059a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80059a6:	4b25      	ldr	r3, [pc, #148]	; (8005a3c <HAL_GPIO_Init+0x324>)
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	43db      	mvns	r3, r3
 80059b0:	69ba      	ldr	r2, [r7, #24]
 80059b2:	4013      	ands	r3, r2
 80059b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d003      	beq.n	80059ca <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80059c2:	69ba      	ldr	r2, [r7, #24]
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80059ca:	4a1c      	ldr	r2, [pc, #112]	; (8005a3c <HAL_GPIO_Init+0x324>)
 80059cc:	69bb      	ldr	r3, [r7, #24]
 80059ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80059d0:	4b1a      	ldr	r3, [pc, #104]	; (8005a3c <HAL_GPIO_Init+0x324>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	43db      	mvns	r3, r3
 80059da:	69ba      	ldr	r2, [r7, #24]
 80059dc:	4013      	ands	r3, r2
 80059de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d003      	beq.n	80059f4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80059ec:	69ba      	ldr	r2, [r7, #24]
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	4313      	orrs	r3, r2
 80059f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80059f4:	4a11      	ldr	r2, [pc, #68]	; (8005a3c <HAL_GPIO_Init+0x324>)
 80059f6:	69bb      	ldr	r3, [r7, #24]
 80059f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80059fa:	69fb      	ldr	r3, [r7, #28]
 80059fc:	3301      	adds	r3, #1
 80059fe:	61fb      	str	r3, [r7, #28]
 8005a00:	69fb      	ldr	r3, [r7, #28]
 8005a02:	2b0f      	cmp	r3, #15
 8005a04:	f67f ae96 	bls.w	8005734 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005a08:	bf00      	nop
 8005a0a:	bf00      	nop
 8005a0c:	3724      	adds	r7, #36	; 0x24
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr
 8005a16:	bf00      	nop
 8005a18:	40023800 	.word	0x40023800
 8005a1c:	40013800 	.word	0x40013800
 8005a20:	40020000 	.word	0x40020000
 8005a24:	40020400 	.word	0x40020400
 8005a28:	40020800 	.word	0x40020800
 8005a2c:	40020c00 	.word	0x40020c00
 8005a30:	40021000 	.word	0x40021000
 8005a34:	40021400 	.word	0x40021400
 8005a38:	40021800 	.word	0x40021800
 8005a3c:	40013c00 	.word	0x40013c00

08005a40 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b085      	sub	sp, #20
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
 8005a48:	460b      	mov	r3, r1
 8005a4a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	691a      	ldr	r2, [r3, #16]
 8005a50:	887b      	ldrh	r3, [r7, #2]
 8005a52:	4013      	ands	r3, r2
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d002      	beq.n	8005a5e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	73fb      	strb	r3, [r7, #15]
 8005a5c:	e001      	b.n	8005a62 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005a5e:	2300      	movs	r3, #0
 8005a60:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3714      	adds	r7, #20
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr

08005a70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b083      	sub	sp, #12
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
 8005a78:	460b      	mov	r3, r1
 8005a7a:	807b      	strh	r3, [r7, #2]
 8005a7c:	4613      	mov	r3, r2
 8005a7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005a80:	787b      	ldrb	r3, [r7, #1]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d003      	beq.n	8005a8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005a86:	887a      	ldrh	r2, [r7, #2]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005a8c:	e003      	b.n	8005a96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005a8e:	887b      	ldrh	r3, [r7, #2]
 8005a90:	041a      	lsls	r2, r3, #16
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	619a      	str	r2, [r3, #24]
}
 8005a96:	bf00      	nop
 8005a98:	370c      	adds	r7, #12
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa0:	4770      	bx	lr

08005aa2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005aa2:	b480      	push	{r7}
 8005aa4:	b085      	sub	sp, #20
 8005aa6:	af00      	add	r7, sp, #0
 8005aa8:	6078      	str	r0, [r7, #4]
 8005aaa:	460b      	mov	r3, r1
 8005aac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	695b      	ldr	r3, [r3, #20]
 8005ab2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005ab4:	887a      	ldrh	r2, [r7, #2]
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	4013      	ands	r3, r2
 8005aba:	041a      	lsls	r2, r3, #16
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	43d9      	mvns	r1, r3
 8005ac0:	887b      	ldrh	r3, [r7, #2]
 8005ac2:	400b      	ands	r3, r1
 8005ac4:	431a      	orrs	r2, r3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	619a      	str	r2, [r3, #24]
}
 8005aca:	bf00      	nop
 8005acc:	3714      	adds	r7, #20
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr
	...

08005ad8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d101      	bne.n	8005aea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e12b      	b.n	8005d42 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d106      	bne.n	8005b04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f7fe fad4 	bl	80040ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2224      	movs	r2, #36	; 0x24
 8005b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f022 0201 	bic.w	r2, r2, #1
 8005b1a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005b2a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005b3a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005b3c:	f002 fc6a 	bl	8008414 <HAL_RCC_GetPCLK1Freq>
 8005b40:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	4a81      	ldr	r2, [pc, #516]	; (8005d4c <HAL_I2C_Init+0x274>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d807      	bhi.n	8005b5c <HAL_I2C_Init+0x84>
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	4a80      	ldr	r2, [pc, #512]	; (8005d50 <HAL_I2C_Init+0x278>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	bf94      	ite	ls
 8005b54:	2301      	movls	r3, #1
 8005b56:	2300      	movhi	r3, #0
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	e006      	b.n	8005b6a <HAL_I2C_Init+0x92>
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	4a7d      	ldr	r2, [pc, #500]	; (8005d54 <HAL_I2C_Init+0x27c>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	bf94      	ite	ls
 8005b64:	2301      	movls	r3, #1
 8005b66:	2300      	movhi	r3, #0
 8005b68:	b2db      	uxtb	r3, r3
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d001      	beq.n	8005b72 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e0e7      	b.n	8005d42 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	4a78      	ldr	r2, [pc, #480]	; (8005d58 <HAL_I2C_Init+0x280>)
 8005b76:	fba2 2303 	umull	r2, r3, r2, r3
 8005b7a:	0c9b      	lsrs	r3, r3, #18
 8005b7c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	68ba      	ldr	r2, [r7, #8]
 8005b8e:	430a      	orrs	r2, r1
 8005b90:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	6a1b      	ldr	r3, [r3, #32]
 8005b98:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	4a6a      	ldr	r2, [pc, #424]	; (8005d4c <HAL_I2C_Init+0x274>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d802      	bhi.n	8005bac <HAL_I2C_Init+0xd4>
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	3301      	adds	r3, #1
 8005baa:	e009      	b.n	8005bc0 <HAL_I2C_Init+0xe8>
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005bb2:	fb02 f303 	mul.w	r3, r2, r3
 8005bb6:	4a69      	ldr	r2, [pc, #420]	; (8005d5c <HAL_I2C_Init+0x284>)
 8005bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8005bbc:	099b      	lsrs	r3, r3, #6
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	687a      	ldr	r2, [r7, #4]
 8005bc2:	6812      	ldr	r2, [r2, #0]
 8005bc4:	430b      	orrs	r3, r1
 8005bc6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	69db      	ldr	r3, [r3, #28]
 8005bce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005bd2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	495c      	ldr	r1, [pc, #368]	; (8005d4c <HAL_I2C_Init+0x274>)
 8005bdc:	428b      	cmp	r3, r1
 8005bde:	d819      	bhi.n	8005c14 <HAL_I2C_Init+0x13c>
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	1e59      	subs	r1, r3, #1
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	005b      	lsls	r3, r3, #1
 8005bea:	fbb1 f3f3 	udiv	r3, r1, r3
 8005bee:	1c59      	adds	r1, r3, #1
 8005bf0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005bf4:	400b      	ands	r3, r1
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d00a      	beq.n	8005c10 <HAL_I2C_Init+0x138>
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	1e59      	subs	r1, r3, #1
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	005b      	lsls	r3, r3, #1
 8005c04:	fbb1 f3f3 	udiv	r3, r1, r3
 8005c08:	3301      	adds	r3, #1
 8005c0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c0e:	e051      	b.n	8005cb4 <HAL_I2C_Init+0x1dc>
 8005c10:	2304      	movs	r3, #4
 8005c12:	e04f      	b.n	8005cb4 <HAL_I2C_Init+0x1dc>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d111      	bne.n	8005c40 <HAL_I2C_Init+0x168>
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	1e58      	subs	r0, r3, #1
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6859      	ldr	r1, [r3, #4]
 8005c24:	460b      	mov	r3, r1
 8005c26:	005b      	lsls	r3, r3, #1
 8005c28:	440b      	add	r3, r1
 8005c2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c2e:	3301      	adds	r3, #1
 8005c30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	bf0c      	ite	eq
 8005c38:	2301      	moveq	r3, #1
 8005c3a:	2300      	movne	r3, #0
 8005c3c:	b2db      	uxtb	r3, r3
 8005c3e:	e012      	b.n	8005c66 <HAL_I2C_Init+0x18e>
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	1e58      	subs	r0, r3, #1
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6859      	ldr	r1, [r3, #4]
 8005c48:	460b      	mov	r3, r1
 8005c4a:	009b      	lsls	r3, r3, #2
 8005c4c:	440b      	add	r3, r1
 8005c4e:	0099      	lsls	r1, r3, #2
 8005c50:	440b      	add	r3, r1
 8005c52:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c56:	3301      	adds	r3, #1
 8005c58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	bf0c      	ite	eq
 8005c60:	2301      	moveq	r3, #1
 8005c62:	2300      	movne	r3, #0
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d001      	beq.n	8005c6e <HAL_I2C_Init+0x196>
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e022      	b.n	8005cb4 <HAL_I2C_Init+0x1dc>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d10e      	bne.n	8005c94 <HAL_I2C_Init+0x1bc>
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	1e58      	subs	r0, r3, #1
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6859      	ldr	r1, [r3, #4]
 8005c7e:	460b      	mov	r3, r1
 8005c80:	005b      	lsls	r3, r3, #1
 8005c82:	440b      	add	r3, r1
 8005c84:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c88:	3301      	adds	r3, #1
 8005c8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c92:	e00f      	b.n	8005cb4 <HAL_I2C_Init+0x1dc>
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	1e58      	subs	r0, r3, #1
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6859      	ldr	r1, [r3, #4]
 8005c9c:	460b      	mov	r3, r1
 8005c9e:	009b      	lsls	r3, r3, #2
 8005ca0:	440b      	add	r3, r1
 8005ca2:	0099      	lsls	r1, r3, #2
 8005ca4:	440b      	add	r3, r1
 8005ca6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005caa:	3301      	adds	r3, #1
 8005cac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005cb0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005cb4:	6879      	ldr	r1, [r7, #4]
 8005cb6:	6809      	ldr	r1, [r1, #0]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	69da      	ldr	r2, [r3, #28]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6a1b      	ldr	r3, [r3, #32]
 8005cce:	431a      	orrs	r2, r3
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	430a      	orrs	r2, r1
 8005cd6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005ce2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005ce6:	687a      	ldr	r2, [r7, #4]
 8005ce8:	6911      	ldr	r1, [r2, #16]
 8005cea:	687a      	ldr	r2, [r7, #4]
 8005cec:	68d2      	ldr	r2, [r2, #12]
 8005cee:	4311      	orrs	r1, r2
 8005cf0:	687a      	ldr	r2, [r7, #4]
 8005cf2:	6812      	ldr	r2, [r2, #0]
 8005cf4:	430b      	orrs	r3, r1
 8005cf6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	68db      	ldr	r3, [r3, #12]
 8005cfe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	695a      	ldr	r2, [r3, #20]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	699b      	ldr	r3, [r3, #24]
 8005d0a:	431a      	orrs	r2, r3
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	430a      	orrs	r2, r1
 8005d12:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f042 0201 	orr.w	r2, r2, #1
 8005d22:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2200      	movs	r2, #0
 8005d28:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2220      	movs	r2, #32
 8005d2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005d40:	2300      	movs	r3, #0
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3710      	adds	r7, #16
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}
 8005d4a:	bf00      	nop
 8005d4c:	000186a0 	.word	0x000186a0
 8005d50:	001e847f 	.word	0x001e847f
 8005d54:	003d08ff 	.word	0x003d08ff
 8005d58:	431bde83 	.word	0x431bde83
 8005d5c:	10624dd3 	.word	0x10624dd3

08005d60 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b088      	sub	sp, #32
 8005d64:	af02      	add	r7, sp, #8
 8005d66:	60f8      	str	r0, [r7, #12]
 8005d68:	607a      	str	r2, [r7, #4]
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	460b      	mov	r3, r1
 8005d6e:	817b      	strh	r3, [r7, #10]
 8005d70:	4613      	mov	r3, r2
 8005d72:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005d74:	f7fe fd06 	bl	8004784 <HAL_GetTick>
 8005d78:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	2b20      	cmp	r3, #32
 8005d84:	f040 80e0 	bne.w	8005f48 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	9300      	str	r3, [sp, #0]
 8005d8c:	2319      	movs	r3, #25
 8005d8e:	2201      	movs	r2, #1
 8005d90:	4970      	ldr	r1, [pc, #448]	; (8005f54 <HAL_I2C_Master_Transmit+0x1f4>)
 8005d92:	68f8      	ldr	r0, [r7, #12]
 8005d94:	f001 ffd0 	bl	8007d38 <I2C_WaitOnFlagUntilTimeout>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d001      	beq.n	8005da2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005d9e:	2302      	movs	r3, #2
 8005da0:	e0d3      	b.n	8005f4a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d101      	bne.n	8005db0 <HAL_I2C_Master_Transmit+0x50>
 8005dac:	2302      	movs	r3, #2
 8005dae:	e0cc      	b.n	8005f4a <HAL_I2C_Master_Transmit+0x1ea>
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2201      	movs	r2, #1
 8005db4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 0301 	and.w	r3, r3, #1
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d007      	beq.n	8005dd6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f042 0201 	orr.w	r2, r2, #1
 8005dd4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005de4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2221      	movs	r2, #33	; 0x21
 8005dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2210      	movs	r2, #16
 8005df2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	687a      	ldr	r2, [r7, #4]
 8005e00:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	893a      	ldrh	r2, [r7, #8]
 8005e06:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e0c:	b29a      	uxth	r2, r3
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	4a50      	ldr	r2, [pc, #320]	; (8005f58 <HAL_I2C_Master_Transmit+0x1f8>)
 8005e16:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005e18:	8979      	ldrh	r1, [r7, #10]
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	6a3a      	ldr	r2, [r7, #32]
 8005e1e:	68f8      	ldr	r0, [r7, #12]
 8005e20:	f001 fd92 	bl	8007948 <I2C_MasterRequestWrite>
 8005e24:	4603      	mov	r3, r0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d001      	beq.n	8005e2e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e08d      	b.n	8005f4a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e2e:	2300      	movs	r3, #0
 8005e30:	613b      	str	r3, [r7, #16]
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	695b      	ldr	r3, [r3, #20]
 8005e38:	613b      	str	r3, [r7, #16]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	699b      	ldr	r3, [r3, #24]
 8005e40:	613b      	str	r3, [r7, #16]
 8005e42:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005e44:	e066      	b.n	8005f14 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e46:	697a      	ldr	r2, [r7, #20]
 8005e48:	6a39      	ldr	r1, [r7, #32]
 8005e4a:	68f8      	ldr	r0, [r7, #12]
 8005e4c:	f002 f84a 	bl	8007ee4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e50:	4603      	mov	r3, r0
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d00d      	beq.n	8005e72 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e5a:	2b04      	cmp	r3, #4
 8005e5c:	d107      	bne.n	8005e6e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e6c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e06b      	b.n	8005f4a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e76:	781a      	ldrb	r2, [r3, #0]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e82:	1c5a      	adds	r2, r3, #1
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e8c:	b29b      	uxth	r3, r3
 8005e8e:	3b01      	subs	r3, #1
 8005e90:	b29a      	uxth	r2, r3
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e9a:	3b01      	subs	r3, #1
 8005e9c:	b29a      	uxth	r2, r3
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	695b      	ldr	r3, [r3, #20]
 8005ea8:	f003 0304 	and.w	r3, r3, #4
 8005eac:	2b04      	cmp	r3, #4
 8005eae:	d11b      	bne.n	8005ee8 <HAL_I2C_Master_Transmit+0x188>
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d017      	beq.n	8005ee8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ebc:	781a      	ldrb	r2, [r3, #0]
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec8:	1c5a      	adds	r2, r3, #1
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ed2:	b29b      	uxth	r3, r3
 8005ed4:	3b01      	subs	r3, #1
 8005ed6:	b29a      	uxth	r2, r3
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ee0:	3b01      	subs	r3, #1
 8005ee2:	b29a      	uxth	r2, r3
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ee8:	697a      	ldr	r2, [r7, #20]
 8005eea:	6a39      	ldr	r1, [r7, #32]
 8005eec:	68f8      	ldr	r0, [r7, #12]
 8005eee:	f002 f83a 	bl	8007f66 <I2C_WaitOnBTFFlagUntilTimeout>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d00d      	beq.n	8005f14 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005efc:	2b04      	cmp	r3, #4
 8005efe:	d107      	bne.n	8005f10 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f0e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005f10:	2301      	movs	r3, #1
 8005f12:	e01a      	b.n	8005f4a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d194      	bne.n	8005e46 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2220      	movs	r2, #32
 8005f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2200      	movs	r2, #0
 8005f38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005f44:	2300      	movs	r3, #0
 8005f46:	e000      	b.n	8005f4a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005f48:	2302      	movs	r3, #2
  }
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3718      	adds	r7, #24
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
 8005f52:	bf00      	nop
 8005f54:	00100002 	.word	0x00100002
 8005f58:	ffff0000 	.word	0xffff0000

08005f5c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b08c      	sub	sp, #48	; 0x30
 8005f60:	af02      	add	r7, sp, #8
 8005f62:	60f8      	str	r0, [r7, #12]
 8005f64:	607a      	str	r2, [r7, #4]
 8005f66:	461a      	mov	r2, r3
 8005f68:	460b      	mov	r3, r1
 8005f6a:	817b      	strh	r3, [r7, #10]
 8005f6c:	4613      	mov	r3, r2
 8005f6e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005f70:	f7fe fc08 	bl	8004784 <HAL_GetTick>
 8005f74:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	2b20      	cmp	r3, #32
 8005f80:	f040 820b 	bne.w	800639a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f86:	9300      	str	r3, [sp, #0]
 8005f88:	2319      	movs	r3, #25
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	497c      	ldr	r1, [pc, #496]	; (8006180 <HAL_I2C_Master_Receive+0x224>)
 8005f8e:	68f8      	ldr	r0, [r7, #12]
 8005f90:	f001 fed2 	bl	8007d38 <I2C_WaitOnFlagUntilTimeout>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d001      	beq.n	8005f9e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005f9a:	2302      	movs	r3, #2
 8005f9c:	e1fe      	b.n	800639c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d101      	bne.n	8005fac <HAL_I2C_Master_Receive+0x50>
 8005fa8:	2302      	movs	r3, #2
 8005faa:	e1f7      	b.n	800639c <HAL_I2C_Master_Receive+0x440>
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f003 0301 	and.w	r3, r3, #1
 8005fbe:	2b01      	cmp	r3, #1
 8005fc0:	d007      	beq.n	8005fd2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f042 0201 	orr.w	r2, r2, #1
 8005fd0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681a      	ldr	r2, [r3, #0]
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005fe0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2222      	movs	r2, #34	; 0x22
 8005fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2210      	movs	r2, #16
 8005fee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	893a      	ldrh	r2, [r7, #8]
 8006002:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006008:	b29a      	uxth	r2, r3
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	4a5c      	ldr	r2, [pc, #368]	; (8006184 <HAL_I2C_Master_Receive+0x228>)
 8006012:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006014:	8979      	ldrh	r1, [r7, #10]
 8006016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006018:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800601a:	68f8      	ldr	r0, [r7, #12]
 800601c:	f001 fd16 	bl	8007a4c <I2C_MasterRequestRead>
 8006020:	4603      	mov	r3, r0
 8006022:	2b00      	cmp	r3, #0
 8006024:	d001      	beq.n	800602a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	e1b8      	b.n	800639c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800602e:	2b00      	cmp	r3, #0
 8006030:	d113      	bne.n	800605a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006032:	2300      	movs	r3, #0
 8006034:	623b      	str	r3, [r7, #32]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	695b      	ldr	r3, [r3, #20]
 800603c:	623b      	str	r3, [r7, #32]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	699b      	ldr	r3, [r3, #24]
 8006044:	623b      	str	r3, [r7, #32]
 8006046:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006056:	601a      	str	r2, [r3, #0]
 8006058:	e18c      	b.n	8006374 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800605e:	2b01      	cmp	r3, #1
 8006060:	d11b      	bne.n	800609a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006070:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006072:	2300      	movs	r3, #0
 8006074:	61fb      	str	r3, [r7, #28]
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	695b      	ldr	r3, [r3, #20]
 800607c:	61fb      	str	r3, [r7, #28]
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	699b      	ldr	r3, [r3, #24]
 8006084:	61fb      	str	r3, [r7, #28]
 8006086:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006096:	601a      	str	r2, [r3, #0]
 8006098:	e16c      	b.n	8006374 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800609e:	2b02      	cmp	r3, #2
 80060a0:	d11b      	bne.n	80060da <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060b0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80060c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060c2:	2300      	movs	r3, #0
 80060c4:	61bb      	str	r3, [r7, #24]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	695b      	ldr	r3, [r3, #20]
 80060cc:	61bb      	str	r3, [r7, #24]
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	699b      	ldr	r3, [r3, #24]
 80060d4:	61bb      	str	r3, [r7, #24]
 80060d6:	69bb      	ldr	r3, [r7, #24]
 80060d8:	e14c      	b.n	8006374 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681a      	ldr	r2, [r3, #0]
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80060e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060ea:	2300      	movs	r3, #0
 80060ec:	617b      	str	r3, [r7, #20]
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	695b      	ldr	r3, [r3, #20]
 80060f4:	617b      	str	r3, [r7, #20]
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	699b      	ldr	r3, [r3, #24]
 80060fc:	617b      	str	r3, [r7, #20]
 80060fe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006100:	e138      	b.n	8006374 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006106:	2b03      	cmp	r3, #3
 8006108:	f200 80f1 	bhi.w	80062ee <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006110:	2b01      	cmp	r3, #1
 8006112:	d123      	bne.n	800615c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006114:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006116:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006118:	68f8      	ldr	r0, [r7, #12]
 800611a:	f001 ff97 	bl	800804c <I2C_WaitOnRXNEFlagUntilTimeout>
 800611e:	4603      	mov	r3, r0
 8006120:	2b00      	cmp	r3, #0
 8006122:	d001      	beq.n	8006128 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8006124:	2301      	movs	r3, #1
 8006126:	e139      	b.n	800639c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	691a      	ldr	r2, [r3, #16]
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006132:	b2d2      	uxtb	r2, r2
 8006134:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800613a:	1c5a      	adds	r2, r3, #1
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006144:	3b01      	subs	r3, #1
 8006146:	b29a      	uxth	r2, r3
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006150:	b29b      	uxth	r3, r3
 8006152:	3b01      	subs	r3, #1
 8006154:	b29a      	uxth	r2, r3
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	855a      	strh	r2, [r3, #42]	; 0x2a
 800615a:	e10b      	b.n	8006374 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006160:	2b02      	cmp	r3, #2
 8006162:	d14e      	bne.n	8006202 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006166:	9300      	str	r3, [sp, #0]
 8006168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800616a:	2200      	movs	r2, #0
 800616c:	4906      	ldr	r1, [pc, #24]	; (8006188 <HAL_I2C_Master_Receive+0x22c>)
 800616e:	68f8      	ldr	r0, [r7, #12]
 8006170:	f001 fde2 	bl	8007d38 <I2C_WaitOnFlagUntilTimeout>
 8006174:	4603      	mov	r3, r0
 8006176:	2b00      	cmp	r3, #0
 8006178:	d008      	beq.n	800618c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	e10e      	b.n	800639c <HAL_I2C_Master_Receive+0x440>
 800617e:	bf00      	nop
 8006180:	00100002 	.word	0x00100002
 8006184:	ffff0000 	.word	0xffff0000
 8006188:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800619a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	691a      	ldr	r2, [r3, #16]
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a6:	b2d2      	uxtb	r2, r2
 80061a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ae:	1c5a      	adds	r2, r3, #1
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061b8:	3b01      	subs	r3, #1
 80061ba:	b29a      	uxth	r2, r3
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	3b01      	subs	r3, #1
 80061c8:	b29a      	uxth	r2, r3
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	691a      	ldr	r2, [r3, #16]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d8:	b2d2      	uxtb	r2, r2
 80061da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e0:	1c5a      	adds	r2, r3, #1
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061ea:	3b01      	subs	r3, #1
 80061ec:	b29a      	uxth	r2, r3
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	3b01      	subs	r3, #1
 80061fa:	b29a      	uxth	r2, r3
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006200:	e0b8      	b.n	8006374 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006204:	9300      	str	r3, [sp, #0]
 8006206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006208:	2200      	movs	r2, #0
 800620a:	4966      	ldr	r1, [pc, #408]	; (80063a4 <HAL_I2C_Master_Receive+0x448>)
 800620c:	68f8      	ldr	r0, [r7, #12]
 800620e:	f001 fd93 	bl	8007d38 <I2C_WaitOnFlagUntilTimeout>
 8006212:	4603      	mov	r3, r0
 8006214:	2b00      	cmp	r3, #0
 8006216:	d001      	beq.n	800621c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	e0bf      	b.n	800639c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	681a      	ldr	r2, [r3, #0]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800622a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	691a      	ldr	r2, [r3, #16]
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006236:	b2d2      	uxtb	r2, r2
 8006238:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800623e:	1c5a      	adds	r2, r3, #1
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006248:	3b01      	subs	r3, #1
 800624a:	b29a      	uxth	r2, r3
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006254:	b29b      	uxth	r3, r3
 8006256:	3b01      	subs	r3, #1
 8006258:	b29a      	uxth	r2, r3
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800625e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006260:	9300      	str	r3, [sp, #0]
 8006262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006264:	2200      	movs	r2, #0
 8006266:	494f      	ldr	r1, [pc, #316]	; (80063a4 <HAL_I2C_Master_Receive+0x448>)
 8006268:	68f8      	ldr	r0, [r7, #12]
 800626a:	f001 fd65 	bl	8007d38 <I2C_WaitOnFlagUntilTimeout>
 800626e:	4603      	mov	r3, r0
 8006270:	2b00      	cmp	r3, #0
 8006272:	d001      	beq.n	8006278 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006274:	2301      	movs	r3, #1
 8006276:	e091      	b.n	800639c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	681a      	ldr	r2, [r3, #0]
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006286:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	691a      	ldr	r2, [r3, #16]
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006292:	b2d2      	uxtb	r2, r2
 8006294:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800629a:	1c5a      	adds	r2, r3, #1
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062a4:	3b01      	subs	r3, #1
 80062a6:	b29a      	uxth	r2, r3
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	3b01      	subs	r3, #1
 80062b4:	b29a      	uxth	r2, r3
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	691a      	ldr	r2, [r3, #16]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c4:	b2d2      	uxtb	r2, r2
 80062c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062cc:	1c5a      	adds	r2, r3, #1
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062d6:	3b01      	subs	r3, #1
 80062d8:	b29a      	uxth	r2, r3
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062e2:	b29b      	uxth	r3, r3
 80062e4:	3b01      	subs	r3, #1
 80062e6:	b29a      	uxth	r2, r3
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	855a      	strh	r2, [r3, #42]	; 0x2a
 80062ec:	e042      	b.n	8006374 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80062ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062f0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80062f2:	68f8      	ldr	r0, [r7, #12]
 80062f4:	f001 feaa 	bl	800804c <I2C_WaitOnRXNEFlagUntilTimeout>
 80062f8:	4603      	mov	r3, r0
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d001      	beq.n	8006302 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	e04c      	b.n	800639c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	691a      	ldr	r2, [r3, #16]
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800630c:	b2d2      	uxtb	r2, r2
 800630e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006314:	1c5a      	adds	r2, r3, #1
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800631e:	3b01      	subs	r3, #1
 8006320:	b29a      	uxth	r2, r3
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800632a:	b29b      	uxth	r3, r3
 800632c:	3b01      	subs	r3, #1
 800632e:	b29a      	uxth	r2, r3
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	695b      	ldr	r3, [r3, #20]
 800633a:	f003 0304 	and.w	r3, r3, #4
 800633e:	2b04      	cmp	r3, #4
 8006340:	d118      	bne.n	8006374 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	691a      	ldr	r2, [r3, #16]
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800634c:	b2d2      	uxtb	r2, r2
 800634e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006354:	1c5a      	adds	r2, r3, #1
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800635e:	3b01      	subs	r3, #1
 8006360:	b29a      	uxth	r2, r3
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800636a:	b29b      	uxth	r3, r3
 800636c:	3b01      	subs	r3, #1
 800636e:	b29a      	uxth	r2, r3
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006378:	2b00      	cmp	r3, #0
 800637a:	f47f aec2 	bne.w	8006102 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2220      	movs	r2, #32
 8006382:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2200      	movs	r2, #0
 800638a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2200      	movs	r2, #0
 8006392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006396:	2300      	movs	r3, #0
 8006398:	e000      	b.n	800639c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800639a:	2302      	movs	r3, #2
  }
}
 800639c:	4618      	mov	r0, r3
 800639e:	3728      	adds	r7, #40	; 0x28
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}
 80063a4:	00010004 	.word	0x00010004

080063a8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b088      	sub	sp, #32
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80063b0:	2300      	movs	r3, #0
 80063b2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063c0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063c8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063d0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80063d2:	7bfb      	ldrb	r3, [r7, #15]
 80063d4:	2b10      	cmp	r3, #16
 80063d6:	d003      	beq.n	80063e0 <HAL_I2C_EV_IRQHandler+0x38>
 80063d8:	7bfb      	ldrb	r3, [r7, #15]
 80063da:	2b40      	cmp	r3, #64	; 0x40
 80063dc:	f040 80c1 	bne.w	8006562 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	699b      	ldr	r3, [r3, #24]
 80063e6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	695b      	ldr	r3, [r3, #20]
 80063ee:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80063f0:	69fb      	ldr	r3, [r7, #28]
 80063f2:	f003 0301 	and.w	r3, r3, #1
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d10d      	bne.n	8006416 <HAL_I2C_EV_IRQHandler+0x6e>
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006400:	d003      	beq.n	800640a <HAL_I2C_EV_IRQHandler+0x62>
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006408:	d101      	bne.n	800640e <HAL_I2C_EV_IRQHandler+0x66>
 800640a:	2301      	movs	r3, #1
 800640c:	e000      	b.n	8006410 <HAL_I2C_EV_IRQHandler+0x68>
 800640e:	2300      	movs	r3, #0
 8006410:	2b01      	cmp	r3, #1
 8006412:	f000 8132 	beq.w	800667a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006416:	69fb      	ldr	r3, [r7, #28]
 8006418:	f003 0301 	and.w	r3, r3, #1
 800641c:	2b00      	cmp	r3, #0
 800641e:	d00c      	beq.n	800643a <HAL_I2C_EV_IRQHandler+0x92>
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	0a5b      	lsrs	r3, r3, #9
 8006424:	f003 0301 	and.w	r3, r3, #1
 8006428:	2b00      	cmp	r3, #0
 800642a:	d006      	beq.n	800643a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f001 fe92 	bl	8008156 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	f000 fcdc 	bl	8006df0 <I2C_Master_SB>
 8006438:	e092      	b.n	8006560 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	08db      	lsrs	r3, r3, #3
 800643e:	f003 0301 	and.w	r3, r3, #1
 8006442:	2b00      	cmp	r3, #0
 8006444:	d009      	beq.n	800645a <HAL_I2C_EV_IRQHandler+0xb2>
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	0a5b      	lsrs	r3, r3, #9
 800644a:	f003 0301 	and.w	r3, r3, #1
 800644e:	2b00      	cmp	r3, #0
 8006450:	d003      	beq.n	800645a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f000 fd52 	bl	8006efc <I2C_Master_ADD10>
 8006458:	e082      	b.n	8006560 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800645a:	69fb      	ldr	r3, [r7, #28]
 800645c:	085b      	lsrs	r3, r3, #1
 800645e:	f003 0301 	and.w	r3, r3, #1
 8006462:	2b00      	cmp	r3, #0
 8006464:	d009      	beq.n	800647a <HAL_I2C_EV_IRQHandler+0xd2>
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	0a5b      	lsrs	r3, r3, #9
 800646a:	f003 0301 	and.w	r3, r3, #1
 800646e:	2b00      	cmp	r3, #0
 8006470:	d003      	beq.n	800647a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f000 fd6c 	bl	8006f50 <I2C_Master_ADDR>
 8006478:	e072      	b.n	8006560 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800647a:	69bb      	ldr	r3, [r7, #24]
 800647c:	089b      	lsrs	r3, r3, #2
 800647e:	f003 0301 	and.w	r3, r3, #1
 8006482:	2b00      	cmp	r3, #0
 8006484:	d03b      	beq.n	80064fe <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006490:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006494:	f000 80f3 	beq.w	800667e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006498:	69fb      	ldr	r3, [r7, #28]
 800649a:	09db      	lsrs	r3, r3, #7
 800649c:	f003 0301 	and.w	r3, r3, #1
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d00f      	beq.n	80064c4 <HAL_I2C_EV_IRQHandler+0x11c>
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	0a9b      	lsrs	r3, r3, #10
 80064a8:	f003 0301 	and.w	r3, r3, #1
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d009      	beq.n	80064c4 <HAL_I2C_EV_IRQHandler+0x11c>
 80064b0:	69fb      	ldr	r3, [r7, #28]
 80064b2:	089b      	lsrs	r3, r3, #2
 80064b4:	f003 0301 	and.w	r3, r3, #1
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d103      	bne.n	80064c4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	f000 f94c 	bl	800675a <I2C_MasterTransmit_TXE>
 80064c2:	e04d      	b.n	8006560 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80064c4:	69fb      	ldr	r3, [r7, #28]
 80064c6:	089b      	lsrs	r3, r3, #2
 80064c8:	f003 0301 	and.w	r3, r3, #1
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	f000 80d6 	beq.w	800667e <HAL_I2C_EV_IRQHandler+0x2d6>
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	0a5b      	lsrs	r3, r3, #9
 80064d6:	f003 0301 	and.w	r3, r3, #1
 80064da:	2b00      	cmp	r3, #0
 80064dc:	f000 80cf 	beq.w	800667e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80064e0:	7bbb      	ldrb	r3, [r7, #14]
 80064e2:	2b21      	cmp	r3, #33	; 0x21
 80064e4:	d103      	bne.n	80064ee <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f000 f9d3 	bl	8006892 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80064ec:	e0c7      	b.n	800667e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80064ee:	7bfb      	ldrb	r3, [r7, #15]
 80064f0:	2b40      	cmp	r3, #64	; 0x40
 80064f2:	f040 80c4 	bne.w	800667e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f000 fa41 	bl	800697e <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80064fc:	e0bf      	b.n	800667e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006508:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800650c:	f000 80b7 	beq.w	800667e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006510:	69fb      	ldr	r3, [r7, #28]
 8006512:	099b      	lsrs	r3, r3, #6
 8006514:	f003 0301 	and.w	r3, r3, #1
 8006518:	2b00      	cmp	r3, #0
 800651a:	d00f      	beq.n	800653c <HAL_I2C_EV_IRQHandler+0x194>
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	0a9b      	lsrs	r3, r3, #10
 8006520:	f003 0301 	and.w	r3, r3, #1
 8006524:	2b00      	cmp	r3, #0
 8006526:	d009      	beq.n	800653c <HAL_I2C_EV_IRQHandler+0x194>
 8006528:	69fb      	ldr	r3, [r7, #28]
 800652a:	089b      	lsrs	r3, r3, #2
 800652c:	f003 0301 	and.w	r3, r3, #1
 8006530:	2b00      	cmp	r3, #0
 8006532:	d103      	bne.n	800653c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	f000 fab6 	bl	8006aa6 <I2C_MasterReceive_RXNE>
 800653a:	e011      	b.n	8006560 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800653c:	69fb      	ldr	r3, [r7, #28]
 800653e:	089b      	lsrs	r3, r3, #2
 8006540:	f003 0301 	and.w	r3, r3, #1
 8006544:	2b00      	cmp	r3, #0
 8006546:	f000 809a 	beq.w	800667e <HAL_I2C_EV_IRQHandler+0x2d6>
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	0a5b      	lsrs	r3, r3, #9
 800654e:	f003 0301 	and.w	r3, r3, #1
 8006552:	2b00      	cmp	r3, #0
 8006554:	f000 8093 	beq.w	800667e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f000 fb5f 	bl	8006c1c <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800655e:	e08e      	b.n	800667e <HAL_I2C_EV_IRQHandler+0x2d6>
 8006560:	e08d      	b.n	800667e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006566:	2b00      	cmp	r3, #0
 8006568:	d004      	beq.n	8006574 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	695b      	ldr	r3, [r3, #20]
 8006570:	61fb      	str	r3, [r7, #28]
 8006572:	e007      	b.n	8006584 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	699b      	ldr	r3, [r3, #24]
 800657a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	695b      	ldr	r3, [r3, #20]
 8006582:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006584:	69fb      	ldr	r3, [r7, #28]
 8006586:	085b      	lsrs	r3, r3, #1
 8006588:	f003 0301 	and.w	r3, r3, #1
 800658c:	2b00      	cmp	r3, #0
 800658e:	d012      	beq.n	80065b6 <HAL_I2C_EV_IRQHandler+0x20e>
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	0a5b      	lsrs	r3, r3, #9
 8006594:	f003 0301 	and.w	r3, r3, #1
 8006598:	2b00      	cmp	r3, #0
 800659a:	d00c      	beq.n	80065b6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d003      	beq.n	80065ac <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	699b      	ldr	r3, [r3, #24]
 80065aa:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80065ac:	69b9      	ldr	r1, [r7, #24]
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f000 ff1d 	bl	80073ee <I2C_Slave_ADDR>
 80065b4:	e066      	b.n	8006684 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80065b6:	69fb      	ldr	r3, [r7, #28]
 80065b8:	091b      	lsrs	r3, r3, #4
 80065ba:	f003 0301 	and.w	r3, r3, #1
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d009      	beq.n	80065d6 <HAL_I2C_EV_IRQHandler+0x22e>
 80065c2:	697b      	ldr	r3, [r7, #20]
 80065c4:	0a5b      	lsrs	r3, r3, #9
 80065c6:	f003 0301 	and.w	r3, r3, #1
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d003      	beq.n	80065d6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f000 ff58 	bl	8007484 <I2C_Slave_STOPF>
 80065d4:	e056      	b.n	8006684 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80065d6:	7bbb      	ldrb	r3, [r7, #14]
 80065d8:	2b21      	cmp	r3, #33	; 0x21
 80065da:	d002      	beq.n	80065e2 <HAL_I2C_EV_IRQHandler+0x23a>
 80065dc:	7bbb      	ldrb	r3, [r7, #14]
 80065de:	2b29      	cmp	r3, #41	; 0x29
 80065e0:	d125      	bne.n	800662e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80065e2:	69fb      	ldr	r3, [r7, #28]
 80065e4:	09db      	lsrs	r3, r3, #7
 80065e6:	f003 0301 	and.w	r3, r3, #1
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d00f      	beq.n	800660e <HAL_I2C_EV_IRQHandler+0x266>
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	0a9b      	lsrs	r3, r3, #10
 80065f2:	f003 0301 	and.w	r3, r3, #1
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d009      	beq.n	800660e <HAL_I2C_EV_IRQHandler+0x266>
 80065fa:	69fb      	ldr	r3, [r7, #28]
 80065fc:	089b      	lsrs	r3, r3, #2
 80065fe:	f003 0301 	and.w	r3, r3, #1
 8006602:	2b00      	cmp	r3, #0
 8006604:	d103      	bne.n	800660e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f000 fe33 	bl	8007272 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800660c:	e039      	b.n	8006682 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800660e:	69fb      	ldr	r3, [r7, #28]
 8006610:	089b      	lsrs	r3, r3, #2
 8006612:	f003 0301 	and.w	r3, r3, #1
 8006616:	2b00      	cmp	r3, #0
 8006618:	d033      	beq.n	8006682 <HAL_I2C_EV_IRQHandler+0x2da>
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	0a5b      	lsrs	r3, r3, #9
 800661e:	f003 0301 	and.w	r3, r3, #1
 8006622:	2b00      	cmp	r3, #0
 8006624:	d02d      	beq.n	8006682 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f000 fe60 	bl	80072ec <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800662c:	e029      	b.n	8006682 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800662e:	69fb      	ldr	r3, [r7, #28]
 8006630:	099b      	lsrs	r3, r3, #6
 8006632:	f003 0301 	and.w	r3, r3, #1
 8006636:	2b00      	cmp	r3, #0
 8006638:	d00f      	beq.n	800665a <HAL_I2C_EV_IRQHandler+0x2b2>
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	0a9b      	lsrs	r3, r3, #10
 800663e:	f003 0301 	and.w	r3, r3, #1
 8006642:	2b00      	cmp	r3, #0
 8006644:	d009      	beq.n	800665a <HAL_I2C_EV_IRQHandler+0x2b2>
 8006646:	69fb      	ldr	r3, [r7, #28]
 8006648:	089b      	lsrs	r3, r3, #2
 800664a:	f003 0301 	and.w	r3, r3, #1
 800664e:	2b00      	cmp	r3, #0
 8006650:	d103      	bne.n	800665a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f000 fe6b 	bl	800732e <I2C_SlaveReceive_RXNE>
 8006658:	e014      	b.n	8006684 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800665a:	69fb      	ldr	r3, [r7, #28]
 800665c:	089b      	lsrs	r3, r3, #2
 800665e:	f003 0301 	and.w	r3, r3, #1
 8006662:	2b00      	cmp	r3, #0
 8006664:	d00e      	beq.n	8006684 <HAL_I2C_EV_IRQHandler+0x2dc>
 8006666:	697b      	ldr	r3, [r7, #20]
 8006668:	0a5b      	lsrs	r3, r3, #9
 800666a:	f003 0301 	and.w	r3, r3, #1
 800666e:	2b00      	cmp	r3, #0
 8006670:	d008      	beq.n	8006684 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 fe99 	bl	80073aa <I2C_SlaveReceive_BTF>
 8006678:	e004      	b.n	8006684 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800667a:	bf00      	nop
 800667c:	e002      	b.n	8006684 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800667e:	bf00      	nop
 8006680:	e000      	b.n	8006684 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006682:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006684:	3720      	adds	r7, #32
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}

0800668a <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800668a:	b480      	push	{r7}
 800668c:	b083      	sub	sp, #12
 800668e:	af00      	add	r7, sp, #0
 8006690:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006692:	bf00      	nop
 8006694:	370c      	adds	r7, #12
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr

0800669e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800669e:	b480      	push	{r7}
 80066a0:	b083      	sub	sp, #12
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80066a6:	bf00      	nop
 80066a8:	370c      	adds	r7, #12
 80066aa:	46bd      	mov	sp, r7
 80066ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b0:	4770      	bx	lr

080066b2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80066b2:	b480      	push	{r7}
 80066b4:	b083      	sub	sp, #12
 80066b6:	af00      	add	r7, sp, #0
 80066b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80066ba:	bf00      	nop
 80066bc:	370c      	adds	r7, #12
 80066be:	46bd      	mov	sp, r7
 80066c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c4:	4770      	bx	lr

080066c6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80066c6:	b480      	push	{r7}
 80066c8:	b083      	sub	sp, #12
 80066ca:	af00      	add	r7, sp, #0
 80066cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80066ce:	bf00      	nop
 80066d0:	370c      	adds	r7, #12
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr

080066da <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80066da:	b480      	push	{r7}
 80066dc:	b083      	sub	sp, #12
 80066de:	af00      	add	r7, sp, #0
 80066e0:	6078      	str	r0, [r7, #4]
 80066e2:	460b      	mov	r3, r1
 80066e4:	70fb      	strb	r3, [r7, #3]
 80066e6:	4613      	mov	r3, r2
 80066e8:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80066ea:	bf00      	nop
 80066ec:	370c      	adds	r7, #12
 80066ee:	46bd      	mov	sp, r7
 80066f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f4:	4770      	bx	lr

080066f6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80066f6:	b480      	push	{r7}
 80066f8:	b083      	sub	sp, #12
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80066fe:	bf00      	nop
 8006700:	370c      	adds	r7, #12
 8006702:	46bd      	mov	sp, r7
 8006704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006708:	4770      	bx	lr

0800670a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800670a:	b480      	push	{r7}
 800670c:	b083      	sub	sp, #12
 800670e:	af00      	add	r7, sp, #0
 8006710:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006712:	bf00      	nop
 8006714:	370c      	adds	r7, #12
 8006716:	46bd      	mov	sp, r7
 8006718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671c:	4770      	bx	lr

0800671e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800671e:	b480      	push	{r7}
 8006720:	b083      	sub	sp, #12
 8006722:	af00      	add	r7, sp, #0
 8006724:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006726:	bf00      	nop
 8006728:	370c      	adds	r7, #12
 800672a:	46bd      	mov	sp, r7
 800672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006730:	4770      	bx	lr

08006732 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006732:	b480      	push	{r7}
 8006734:	b083      	sub	sp, #12
 8006736:	af00      	add	r7, sp, #0
 8006738:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800673a:	bf00      	nop
 800673c:	370c      	adds	r7, #12
 800673e:	46bd      	mov	sp, r7
 8006740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006744:	4770      	bx	lr

08006746 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006746:	b480      	push	{r7}
 8006748:	b083      	sub	sp, #12
 800674a:	af00      	add	r7, sp, #0
 800674c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800674e:	bf00      	nop
 8006750:	370c      	adds	r7, #12
 8006752:	46bd      	mov	sp, r7
 8006754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006758:	4770      	bx	lr

0800675a <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800675a:	b580      	push	{r7, lr}
 800675c:	b084      	sub	sp, #16
 800675e:	af00      	add	r7, sp, #0
 8006760:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006768:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006770:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006776:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800677c:	2b00      	cmp	r3, #0
 800677e:	d150      	bne.n	8006822 <I2C_MasterTransmit_TXE+0xc8>
 8006780:	7bfb      	ldrb	r3, [r7, #15]
 8006782:	2b21      	cmp	r3, #33	; 0x21
 8006784:	d14d      	bne.n	8006822 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	2b08      	cmp	r3, #8
 800678a:	d01d      	beq.n	80067c8 <I2C_MasterTransmit_TXE+0x6e>
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	2b20      	cmp	r3, #32
 8006790:	d01a      	beq.n	80067c8 <I2C_MasterTransmit_TXE+0x6e>
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006798:	d016      	beq.n	80067c8 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	685a      	ldr	r2, [r3, #4]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80067a8:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2211      	movs	r2, #17
 80067ae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2220      	movs	r2, #32
 80067bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f7ff ff62 	bl	800668a <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80067c6:	e060      	b.n	800688a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	685a      	ldr	r2, [r3, #4]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80067d6:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	681a      	ldr	r2, [r3, #0]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067e6:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2200      	movs	r2, #0
 80067ec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2220      	movs	r2, #32
 80067f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80067fc:	b2db      	uxtb	r3, r3
 80067fe:	2b40      	cmp	r3, #64	; 0x40
 8006800:	d107      	bne.n	8006812 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2200      	movs	r2, #0
 8006806:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f7ff ff7d 	bl	800670a <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006810:	e03b      	b.n	800688a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2200      	movs	r2, #0
 8006816:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f7ff ff35 	bl	800668a <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006820:	e033      	b.n	800688a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8006822:	7bfb      	ldrb	r3, [r7, #15]
 8006824:	2b21      	cmp	r3, #33	; 0x21
 8006826:	d005      	beq.n	8006834 <I2C_MasterTransmit_TXE+0xda>
 8006828:	7bbb      	ldrb	r3, [r7, #14]
 800682a:	2b40      	cmp	r3, #64	; 0x40
 800682c:	d12d      	bne.n	800688a <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800682e:	7bfb      	ldrb	r3, [r7, #15]
 8006830:	2b22      	cmp	r3, #34	; 0x22
 8006832:	d12a      	bne.n	800688a <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006838:	b29b      	uxth	r3, r3
 800683a:	2b00      	cmp	r3, #0
 800683c:	d108      	bne.n	8006850 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	685a      	ldr	r2, [r3, #4]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800684c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800684e:	e01c      	b.n	800688a <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006856:	b2db      	uxtb	r3, r3
 8006858:	2b40      	cmp	r3, #64	; 0x40
 800685a:	d103      	bne.n	8006864 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f000 f88e 	bl	800697e <I2C_MemoryTransmit_TXE_BTF>
}
 8006862:	e012      	b.n	800688a <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006868:	781a      	ldrb	r2, [r3, #0]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006874:	1c5a      	adds	r2, r3, #1
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800687e:	b29b      	uxth	r3, r3
 8006880:	3b01      	subs	r3, #1
 8006882:	b29a      	uxth	r2, r3
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006888:	e7ff      	b.n	800688a <I2C_MasterTransmit_TXE+0x130>
 800688a:	bf00      	nop
 800688c:	3710      	adds	r7, #16
 800688e:	46bd      	mov	sp, r7
 8006890:	bd80      	pop	{r7, pc}

08006892 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006892:	b580      	push	{r7, lr}
 8006894:	b084      	sub	sp, #16
 8006896:	af00      	add	r7, sp, #0
 8006898:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800689e:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068a6:	b2db      	uxtb	r3, r3
 80068a8:	2b21      	cmp	r3, #33	; 0x21
 80068aa:	d164      	bne.n	8006976 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068b0:	b29b      	uxth	r3, r3
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d012      	beq.n	80068dc <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ba:	781a      	ldrb	r2, [r3, #0]
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c6:	1c5a      	adds	r2, r3, #1
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068d0:	b29b      	uxth	r3, r3
 80068d2:	3b01      	subs	r3, #1
 80068d4:	b29a      	uxth	r2, r3
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80068da:	e04c      	b.n	8006976 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2b08      	cmp	r3, #8
 80068e0:	d01d      	beq.n	800691e <I2C_MasterTransmit_BTF+0x8c>
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2b20      	cmp	r3, #32
 80068e6:	d01a      	beq.n	800691e <I2C_MasterTransmit_BTF+0x8c>
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80068ee:	d016      	beq.n	800691e <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	685a      	ldr	r2, [r3, #4]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80068fe:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2211      	movs	r2, #17
 8006904:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2220      	movs	r2, #32
 8006912:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f7ff feb7 	bl	800668a <HAL_I2C_MasterTxCpltCallback>
}
 800691c:	e02b      	b.n	8006976 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	685a      	ldr	r2, [r3, #4]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800692c:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800693c:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2200      	movs	r2, #0
 8006942:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2220      	movs	r2, #32
 8006948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006952:	b2db      	uxtb	r3, r3
 8006954:	2b40      	cmp	r3, #64	; 0x40
 8006956:	d107      	bne.n	8006968 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2200      	movs	r2, #0
 800695c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8006960:	6878      	ldr	r0, [r7, #4]
 8006962:	f7ff fed2 	bl	800670a <HAL_I2C_MemTxCpltCallback>
}
 8006966:	e006      	b.n	8006976 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2200      	movs	r2, #0
 800696c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	f7ff fe8a 	bl	800668a <HAL_I2C_MasterTxCpltCallback>
}
 8006976:	bf00      	nop
 8006978:	3710      	adds	r7, #16
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}

0800697e <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800697e:	b580      	push	{r7, lr}
 8006980:	b084      	sub	sp, #16
 8006982:	af00      	add	r7, sp, #0
 8006984:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800698c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006992:	2b00      	cmp	r3, #0
 8006994:	d11d      	bne.n	80069d2 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800699a:	2b01      	cmp	r3, #1
 800699c:	d10b      	bne.n	80069b6 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80069a2:	b2da      	uxtb	r2, r3
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069ae:	1c9a      	adds	r2, r3, #2
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80069b4:	e073      	b.n	8006a9e <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80069ba:	b29b      	uxth	r3, r3
 80069bc:	121b      	asrs	r3, r3, #8
 80069be:	b2da      	uxtb	r2, r3
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069ca:	1c5a      	adds	r2, r3, #1
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	651a      	str	r2, [r3, #80]	; 0x50
}
 80069d0:	e065      	b.n	8006a9e <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069d6:	2b01      	cmp	r3, #1
 80069d8:	d10b      	bne.n	80069f2 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80069de:	b2da      	uxtb	r2, r3
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069ea:	1c5a      	adds	r2, r3, #1
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	651a      	str	r2, [r3, #80]	; 0x50
}
 80069f0:	e055      	b.n	8006a9e <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069f6:	2b02      	cmp	r3, #2
 80069f8:	d151      	bne.n	8006a9e <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80069fa:	7bfb      	ldrb	r3, [r7, #15]
 80069fc:	2b22      	cmp	r3, #34	; 0x22
 80069fe:	d10d      	bne.n	8006a1c <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006a0e:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a14:	1c5a      	adds	r2, r3, #1
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006a1a:	e040      	b.n	8006a9e <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d015      	beq.n	8006a52 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8006a26:	7bfb      	ldrb	r3, [r7, #15]
 8006a28:	2b21      	cmp	r3, #33	; 0x21
 8006a2a:	d112      	bne.n	8006a52 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a30:	781a      	ldrb	r2, [r3, #0]
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a3c:	1c5a      	adds	r2, r3, #1
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a46:	b29b      	uxth	r3, r3
 8006a48:	3b01      	subs	r3, #1
 8006a4a:	b29a      	uxth	r2, r3
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006a50:	e025      	b.n	8006a9e <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d120      	bne.n	8006a9e <I2C_MemoryTransmit_TXE_BTF+0x120>
 8006a5c:	7bfb      	ldrb	r3, [r7, #15]
 8006a5e:	2b21      	cmp	r3, #33	; 0x21
 8006a60:	d11d      	bne.n	8006a9e <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	685a      	ldr	r2, [r3, #4]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006a70:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a80:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2200      	movs	r2, #0
 8006a86:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2220      	movs	r2, #32
 8006a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2200      	movs	r2, #0
 8006a94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f7ff fe36 	bl	800670a <HAL_I2C_MemTxCpltCallback>
}
 8006a9e:	bf00      	nop
 8006aa0:	3710      	adds	r7, #16
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}

08006aa6 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006aa6:	b580      	push	{r7, lr}
 8006aa8:	b084      	sub	sp, #16
 8006aaa:	af00      	add	r7, sp, #0
 8006aac:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	2b22      	cmp	r3, #34	; 0x22
 8006ab8:	f040 80ac 	bne.w	8006c14 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	2b03      	cmp	r3, #3
 8006ac8:	d921      	bls.n	8006b0e <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	691a      	ldr	r2, [r3, #16]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ad4:	b2d2      	uxtb	r2, r2
 8006ad6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006adc:	1c5a      	adds	r2, r3, #1
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ae6:	b29b      	uxth	r3, r3
 8006ae8:	3b01      	subs	r3, #1
 8006aea:	b29a      	uxth	r2, r3
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006af4:	b29b      	uxth	r3, r3
 8006af6:	2b03      	cmp	r3, #3
 8006af8:	f040 808c 	bne.w	8006c14 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	685a      	ldr	r2, [r3, #4]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b0a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8006b0c:	e082      	b.n	8006c14 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b12:	2b02      	cmp	r3, #2
 8006b14:	d075      	beq.n	8006c02 <I2C_MasterReceive_RXNE+0x15c>
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d002      	beq.n	8006b22 <I2C_MasterReceive_RXNE+0x7c>
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d16f      	bne.n	8006c02 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006b22:	6878      	ldr	r0, [r7, #4]
 8006b24:	f001 fa60 	bl	8007fe8 <I2C_WaitOnSTOPRequestThroughIT>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d142      	bne.n	8006bb4 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	681a      	ldr	r2, [r3, #0]
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b3c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	685a      	ldr	r2, [r3, #4]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006b4c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	691a      	ldr	r2, [r3, #16]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b58:	b2d2      	uxtb	r2, r2
 8006b5a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b60:	1c5a      	adds	r2, r3, #1
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b6a:	b29b      	uxth	r3, r3
 8006b6c:	3b01      	subs	r3, #1
 8006b6e:	b29a      	uxth	r2, r3
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2220      	movs	r2, #32
 8006b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b82:	b2db      	uxtb	r3, r3
 8006b84:	2b40      	cmp	r3, #64	; 0x40
 8006b86:	d10a      	bne.n	8006b9e <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2200      	movs	r2, #0
 8006b94:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	f7ff fdc1 	bl	800671e <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006b9c:	e03a      	b.n	8006c14 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2212      	movs	r2, #18
 8006baa:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8006bac:	6878      	ldr	r0, [r7, #4]
 8006bae:	f7ff fd76 	bl	800669e <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006bb2:	e02f      	b.n	8006c14 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	685a      	ldr	r2, [r3, #4]
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006bc2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	691a      	ldr	r2, [r3, #16]
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bce:	b2d2      	uxtb	r2, r2
 8006bd0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bd6:	1c5a      	adds	r2, r3, #1
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	3b01      	subs	r3, #1
 8006be4:	b29a      	uxth	r2, r3
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2220      	movs	r2, #32
 8006bee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f7ff fd99 	bl	8006732 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006c00:	e008      	b.n	8006c14 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	685a      	ldr	r2, [r3, #4]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c10:	605a      	str	r2, [r3, #4]
}
 8006c12:	e7ff      	b.n	8006c14 <I2C_MasterReceive_RXNE+0x16e>
 8006c14:	bf00      	nop
 8006c16:	3710      	adds	r7, #16
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	bd80      	pop	{r7, pc}

08006c1c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b084      	sub	sp, #16
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c28:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	2b04      	cmp	r3, #4
 8006c32:	d11b      	bne.n	8006c6c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	685a      	ldr	r2, [r3, #4]
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c42:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	691a      	ldr	r2, [r3, #16]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c4e:	b2d2      	uxtb	r2, r2
 8006c50:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c56:	1c5a      	adds	r2, r3, #1
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c60:	b29b      	uxth	r3, r3
 8006c62:	3b01      	subs	r3, #1
 8006c64:	b29a      	uxth	r2, r3
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8006c6a:	e0bd      	b.n	8006de8 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	2b03      	cmp	r3, #3
 8006c74:	d129      	bne.n	8006cca <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	685a      	ldr	r2, [r3, #4]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c84:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	2b04      	cmp	r3, #4
 8006c8a:	d00a      	beq.n	8006ca2 <I2C_MasterReceive_BTF+0x86>
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2b02      	cmp	r3, #2
 8006c90:	d007      	beq.n	8006ca2 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	681a      	ldr	r2, [r3, #0]
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ca0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	691a      	ldr	r2, [r3, #16]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cac:	b2d2      	uxtb	r2, r2
 8006cae:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cb4:	1c5a      	adds	r2, r3, #1
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	3b01      	subs	r3, #1
 8006cc2:	b29a      	uxth	r2, r3
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006cc8:	e08e      	b.n	8006de8 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cce:	b29b      	uxth	r3, r3
 8006cd0:	2b02      	cmp	r3, #2
 8006cd2:	d176      	bne.n	8006dc2 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2b01      	cmp	r3, #1
 8006cd8:	d002      	beq.n	8006ce0 <I2C_MasterReceive_BTF+0xc4>
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	2b10      	cmp	r3, #16
 8006cde:	d108      	bne.n	8006cf2 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cee:	601a      	str	r2, [r3, #0]
 8006cf0:	e019      	b.n	8006d26 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2b04      	cmp	r3, #4
 8006cf6:	d002      	beq.n	8006cfe <I2C_MasterReceive_BTF+0xe2>
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	2b02      	cmp	r3, #2
 8006cfc:	d108      	bne.n	8006d10 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	681a      	ldr	r2, [r3, #0]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006d0c:	601a      	str	r2, [r3, #0]
 8006d0e:	e00a      	b.n	8006d26 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2b10      	cmp	r3, #16
 8006d14:	d007      	beq.n	8006d26 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d24:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	691a      	ldr	r2, [r3, #16]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d30:	b2d2      	uxtb	r2, r2
 8006d32:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d38:	1c5a      	adds	r2, r3, #1
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	3b01      	subs	r3, #1
 8006d46:	b29a      	uxth	r2, r3
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	691a      	ldr	r2, [r3, #16]
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d56:	b2d2      	uxtb	r2, r2
 8006d58:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d5e:	1c5a      	adds	r2, r3, #1
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d68:	b29b      	uxth	r3, r3
 8006d6a:	3b01      	subs	r3, #1
 8006d6c:	b29a      	uxth	r2, r3
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	685a      	ldr	r2, [r3, #4]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006d80:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2220      	movs	r2, #32
 8006d86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	2b40      	cmp	r3, #64	; 0x40
 8006d94:	d10a      	bne.n	8006dac <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2200      	movs	r2, #0
 8006da2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f7ff fcba 	bl	800671e <HAL_I2C_MemRxCpltCallback>
}
 8006daa:	e01d      	b.n	8006de8 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2200      	movs	r2, #0
 8006db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2212      	movs	r2, #18
 8006db8:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	f7ff fc6f 	bl	800669e <HAL_I2C_MasterRxCpltCallback>
}
 8006dc0:	e012      	b.n	8006de8 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	691a      	ldr	r2, [r3, #16]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dcc:	b2d2      	uxtb	r2, r2
 8006dce:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd4:	1c5a      	adds	r2, r3, #1
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dde:	b29b      	uxth	r3, r3
 8006de0:	3b01      	subs	r3, #1
 8006de2:	b29a      	uxth	r2, r3
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006de8:	bf00      	nop
 8006dea:	3710      	adds	r7, #16
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}

08006df0 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b083      	sub	sp, #12
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006dfe:	b2db      	uxtb	r3, r3
 8006e00:	2b40      	cmp	r3, #64	; 0x40
 8006e02:	d117      	bne.n	8006e34 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d109      	bne.n	8006e20 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e10:	b2db      	uxtb	r3, r3
 8006e12:	461a      	mov	r2, r3
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006e1c:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006e1e:	e067      	b.n	8006ef0 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e24:	b2db      	uxtb	r3, r3
 8006e26:	f043 0301 	orr.w	r3, r3, #1
 8006e2a:	b2da      	uxtb	r2, r3
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	611a      	str	r2, [r3, #16]
}
 8006e32:	e05d      	b.n	8006ef0 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	691b      	ldr	r3, [r3, #16]
 8006e38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006e3c:	d133      	bne.n	8006ea6 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e44:	b2db      	uxtb	r3, r3
 8006e46:	2b21      	cmp	r3, #33	; 0x21
 8006e48:	d109      	bne.n	8006e5e <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e4e:	b2db      	uxtb	r3, r3
 8006e50:	461a      	mov	r2, r3
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006e5a:	611a      	str	r2, [r3, #16]
 8006e5c:	e008      	b.n	8006e70 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e62:	b2db      	uxtb	r3, r3
 8006e64:	f043 0301 	orr.w	r3, r3, #1
 8006e68:	b2da      	uxtb	r2, r3
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d004      	beq.n	8006e82 <I2C_Master_SB+0x92>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d108      	bne.n	8006e94 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d032      	beq.n	8006ef0 <I2C_Master_SB+0x100>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d02d      	beq.n	8006ef0 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	685a      	ldr	r2, [r3, #4]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ea2:	605a      	str	r2, [r3, #4]
}
 8006ea4:	e024      	b.n	8006ef0 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d10e      	bne.n	8006ecc <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	11db      	asrs	r3, r3, #7
 8006eb6:	b2db      	uxtb	r3, r3
 8006eb8:	f003 0306 	and.w	r3, r3, #6
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	f063 030f 	orn	r3, r3, #15
 8006ec2:	b2da      	uxtb	r2, r3
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	611a      	str	r2, [r3, #16]
}
 8006eca:	e011      	b.n	8006ef0 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d10d      	bne.n	8006ef0 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	11db      	asrs	r3, r3, #7
 8006edc:	b2db      	uxtb	r3, r3
 8006ede:	f003 0306 	and.w	r3, r3, #6
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	f063 030e 	orn	r3, r3, #14
 8006ee8:	b2da      	uxtb	r2, r3
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	611a      	str	r2, [r3, #16]
}
 8006ef0:	bf00      	nop
 8006ef2:	370c      	adds	r7, #12
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efa:	4770      	bx	lr

08006efc <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b083      	sub	sp, #12
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f08:	b2da      	uxtb	r2, r3
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d004      	beq.n	8006f22 <I2C_Master_ADD10+0x26>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d108      	bne.n	8006f34 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d00c      	beq.n	8006f44 <I2C_Master_ADD10+0x48>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d007      	beq.n	8006f44 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	685a      	ldr	r2, [r3, #4]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006f42:	605a      	str	r2, [r3, #4]
  }
}
 8006f44:	bf00      	nop
 8006f46:	370c      	adds	r7, #12
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4e:	4770      	bx	lr

08006f50 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b091      	sub	sp, #68	; 0x44
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f5e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f66:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f6c:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f74:	b2db      	uxtb	r3, r3
 8006f76:	2b22      	cmp	r3, #34	; 0x22
 8006f78:	f040 8169 	bne.w	800724e <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d10f      	bne.n	8006fa4 <I2C_Master_ADDR+0x54>
 8006f84:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006f88:	2b40      	cmp	r3, #64	; 0x40
 8006f8a:	d10b      	bne.n	8006fa4 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	633b      	str	r3, [r7, #48]	; 0x30
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	695b      	ldr	r3, [r3, #20]
 8006f96:	633b      	str	r3, [r7, #48]	; 0x30
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	699b      	ldr	r3, [r3, #24]
 8006f9e:	633b      	str	r3, [r7, #48]	; 0x30
 8006fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fa2:	e160      	b.n	8007266 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d11d      	bne.n	8006fe8 <I2C_Master_ADDR+0x98>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	691b      	ldr	r3, [r3, #16]
 8006fb0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006fb4:	d118      	bne.n	8006fe8 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	695b      	ldr	r3, [r3, #20]
 8006fc0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	699b      	ldr	r3, [r3, #24]
 8006fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006fca:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006fda:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fe0:	1c5a      	adds	r2, r3, #1
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	651a      	str	r2, [r3, #80]	; 0x50
 8006fe6:	e13e      	b.n	8007266 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fec:	b29b      	uxth	r3, r3
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d113      	bne.n	800701a <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	695b      	ldr	r3, [r3, #20]
 8006ffc:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	699b      	ldr	r3, [r3, #24]
 8007004:	62bb      	str	r3, [r7, #40]	; 0x28
 8007006:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	681a      	ldr	r2, [r3, #0]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007016:	601a      	str	r2, [r3, #0]
 8007018:	e115      	b.n	8007246 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800701e:	b29b      	uxth	r3, r3
 8007020:	2b01      	cmp	r3, #1
 8007022:	f040 808a 	bne.w	800713a <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8007026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007028:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800702c:	d137      	bne.n	800709e <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800703c:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007048:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800704c:	d113      	bne.n	8007076 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	681a      	ldr	r2, [r3, #0]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800705c:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800705e:	2300      	movs	r3, #0
 8007060:	627b      	str	r3, [r7, #36]	; 0x24
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	695b      	ldr	r3, [r3, #20]
 8007068:	627b      	str	r3, [r7, #36]	; 0x24
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	699b      	ldr	r3, [r3, #24]
 8007070:	627b      	str	r3, [r7, #36]	; 0x24
 8007072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007074:	e0e7      	b.n	8007246 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007076:	2300      	movs	r3, #0
 8007078:	623b      	str	r3, [r7, #32]
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	695b      	ldr	r3, [r3, #20]
 8007080:	623b      	str	r3, [r7, #32]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	699b      	ldr	r3, [r3, #24]
 8007088:	623b      	str	r3, [r7, #32]
 800708a:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800709a:	601a      	str	r2, [r3, #0]
 800709c:	e0d3      	b.n	8007246 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800709e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070a0:	2b08      	cmp	r3, #8
 80070a2:	d02e      	beq.n	8007102 <I2C_Master_ADDR+0x1b2>
 80070a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070a6:	2b20      	cmp	r3, #32
 80070a8:	d02b      	beq.n	8007102 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80070aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070ac:	2b12      	cmp	r3, #18
 80070ae:	d102      	bne.n	80070b6 <I2C_Master_ADDR+0x166>
 80070b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070b2:	2b01      	cmp	r3, #1
 80070b4:	d125      	bne.n	8007102 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80070b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070b8:	2b04      	cmp	r3, #4
 80070ba:	d00e      	beq.n	80070da <I2C_Master_ADDR+0x18a>
 80070bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070be:	2b02      	cmp	r3, #2
 80070c0:	d00b      	beq.n	80070da <I2C_Master_ADDR+0x18a>
 80070c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070c4:	2b10      	cmp	r3, #16
 80070c6:	d008      	beq.n	80070da <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070d6:	601a      	str	r2, [r3, #0]
 80070d8:	e007      	b.n	80070ea <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	681a      	ldr	r2, [r3, #0]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80070e8:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80070ea:	2300      	movs	r3, #0
 80070ec:	61fb      	str	r3, [r7, #28]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	695b      	ldr	r3, [r3, #20]
 80070f4:	61fb      	str	r3, [r7, #28]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	699b      	ldr	r3, [r3, #24]
 80070fc:	61fb      	str	r3, [r7, #28]
 80070fe:	69fb      	ldr	r3, [r7, #28]
 8007100:	e0a1      	b.n	8007246 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	681a      	ldr	r2, [r3, #0]
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007110:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007112:	2300      	movs	r3, #0
 8007114:	61bb      	str	r3, [r7, #24]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	695b      	ldr	r3, [r3, #20]
 800711c:	61bb      	str	r3, [r7, #24]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	699b      	ldr	r3, [r3, #24]
 8007124:	61bb      	str	r3, [r7, #24]
 8007126:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007136:	601a      	str	r2, [r3, #0]
 8007138:	e085      	b.n	8007246 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800713e:	b29b      	uxth	r3, r3
 8007140:	2b02      	cmp	r3, #2
 8007142:	d14d      	bne.n	80071e0 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007146:	2b04      	cmp	r3, #4
 8007148:	d016      	beq.n	8007178 <I2C_Master_ADDR+0x228>
 800714a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800714c:	2b02      	cmp	r3, #2
 800714e:	d013      	beq.n	8007178 <I2C_Master_ADDR+0x228>
 8007150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007152:	2b10      	cmp	r3, #16
 8007154:	d010      	beq.n	8007178 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	681a      	ldr	r2, [r3, #0]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007164:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	681a      	ldr	r2, [r3, #0]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007174:	601a      	str	r2, [r3, #0]
 8007176:	e007      	b.n	8007188 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007186:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	685b      	ldr	r3, [r3, #4]
 800718e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007192:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007196:	d117      	bne.n	80071c8 <I2C_Master_ADDR+0x278>
 8007198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800719a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800719e:	d00b      	beq.n	80071b8 <I2C_Master_ADDR+0x268>
 80071a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071a2:	2b01      	cmp	r3, #1
 80071a4:	d008      	beq.n	80071b8 <I2C_Master_ADDR+0x268>
 80071a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071a8:	2b08      	cmp	r3, #8
 80071aa:	d005      	beq.n	80071b8 <I2C_Master_ADDR+0x268>
 80071ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071ae:	2b10      	cmp	r3, #16
 80071b0:	d002      	beq.n	80071b8 <I2C_Master_ADDR+0x268>
 80071b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071b4:	2b20      	cmp	r3, #32
 80071b6:	d107      	bne.n	80071c8 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	685a      	ldr	r2, [r3, #4]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80071c6:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071c8:	2300      	movs	r3, #0
 80071ca:	617b      	str	r3, [r7, #20]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	695b      	ldr	r3, [r3, #20]
 80071d2:	617b      	str	r3, [r7, #20]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	699b      	ldr	r3, [r3, #24]
 80071da:	617b      	str	r3, [r7, #20]
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	e032      	b.n	8007246 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	681a      	ldr	r2, [r3, #0]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80071ee:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80071fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80071fe:	d117      	bne.n	8007230 <I2C_Master_ADDR+0x2e0>
 8007200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007202:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007206:	d00b      	beq.n	8007220 <I2C_Master_ADDR+0x2d0>
 8007208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800720a:	2b01      	cmp	r3, #1
 800720c:	d008      	beq.n	8007220 <I2C_Master_ADDR+0x2d0>
 800720e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007210:	2b08      	cmp	r3, #8
 8007212:	d005      	beq.n	8007220 <I2C_Master_ADDR+0x2d0>
 8007214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007216:	2b10      	cmp	r3, #16
 8007218:	d002      	beq.n	8007220 <I2C_Master_ADDR+0x2d0>
 800721a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800721c:	2b20      	cmp	r3, #32
 800721e:	d107      	bne.n	8007230 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	685a      	ldr	r2, [r3, #4]
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800722e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007230:	2300      	movs	r3, #0
 8007232:	613b      	str	r3, [r7, #16]
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	695b      	ldr	r3, [r3, #20]
 800723a:	613b      	str	r3, [r7, #16]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	699b      	ldr	r3, [r3, #24]
 8007242:	613b      	str	r3, [r7, #16]
 8007244:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2200      	movs	r2, #0
 800724a:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800724c:	e00b      	b.n	8007266 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800724e:	2300      	movs	r3, #0
 8007250:	60fb      	str	r3, [r7, #12]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	695b      	ldr	r3, [r3, #20]
 8007258:	60fb      	str	r3, [r7, #12]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	699b      	ldr	r3, [r3, #24]
 8007260:	60fb      	str	r3, [r7, #12]
 8007262:	68fb      	ldr	r3, [r7, #12]
}
 8007264:	e7ff      	b.n	8007266 <I2C_Master_ADDR+0x316>
 8007266:	bf00      	nop
 8007268:	3744      	adds	r7, #68	; 0x44
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr

08007272 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007272:	b580      	push	{r7, lr}
 8007274:	b084      	sub	sp, #16
 8007276:	af00      	add	r7, sp, #0
 8007278:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007280:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007286:	b29b      	uxth	r3, r3
 8007288:	2b00      	cmp	r3, #0
 800728a:	d02b      	beq.n	80072e4 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007290:	781a      	ldrb	r2, [r3, #0]
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800729c:	1c5a      	adds	r2, r3, #1
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072a6:	b29b      	uxth	r3, r3
 80072a8:	3b01      	subs	r3, #1
 80072aa:	b29a      	uxth	r2, r3
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072b4:	b29b      	uxth	r3, r3
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d114      	bne.n	80072e4 <I2C_SlaveTransmit_TXE+0x72>
 80072ba:	7bfb      	ldrb	r3, [r7, #15]
 80072bc:	2b29      	cmp	r3, #41	; 0x29
 80072be:	d111      	bne.n	80072e4 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	685a      	ldr	r2, [r3, #4]
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072ce:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2221      	movs	r2, #33	; 0x21
 80072d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2228      	movs	r2, #40	; 0x28
 80072da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f7ff f9e7 	bl	80066b2 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80072e4:	bf00      	nop
 80072e6:	3710      	adds	r7, #16
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}

080072ec <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b083      	sub	sp, #12
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072f8:	b29b      	uxth	r3, r3
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d011      	beq.n	8007322 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007302:	781a      	ldrb	r2, [r3, #0]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800730e:	1c5a      	adds	r2, r3, #1
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007318:	b29b      	uxth	r3, r3
 800731a:	3b01      	subs	r3, #1
 800731c:	b29a      	uxth	r2, r3
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007322:	bf00      	nop
 8007324:	370c      	adds	r7, #12
 8007326:	46bd      	mov	sp, r7
 8007328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732c:	4770      	bx	lr

0800732e <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800732e:	b580      	push	{r7, lr}
 8007330:	b084      	sub	sp, #16
 8007332:	af00      	add	r7, sp, #0
 8007334:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800733c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007342:	b29b      	uxth	r3, r3
 8007344:	2b00      	cmp	r3, #0
 8007346:	d02c      	beq.n	80073a2 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	691a      	ldr	r2, [r3, #16]
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007352:	b2d2      	uxtb	r2, r2
 8007354:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800735a:	1c5a      	adds	r2, r3, #1
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007364:	b29b      	uxth	r3, r3
 8007366:	3b01      	subs	r3, #1
 8007368:	b29a      	uxth	r2, r3
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007372:	b29b      	uxth	r3, r3
 8007374:	2b00      	cmp	r3, #0
 8007376:	d114      	bne.n	80073a2 <I2C_SlaveReceive_RXNE+0x74>
 8007378:	7bfb      	ldrb	r3, [r7, #15]
 800737a:	2b2a      	cmp	r3, #42	; 0x2a
 800737c:	d111      	bne.n	80073a2 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	685a      	ldr	r2, [r3, #4]
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800738c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2222      	movs	r2, #34	; 0x22
 8007392:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2228      	movs	r2, #40	; 0x28
 8007398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f7ff f992 	bl	80066c6 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80073a2:	bf00      	nop
 80073a4:	3710      	adds	r7, #16
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}

080073aa <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80073aa:	b480      	push	{r7}
 80073ac:	b083      	sub	sp, #12
 80073ae:	af00      	add	r7, sp, #0
 80073b0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073b6:	b29b      	uxth	r3, r3
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d012      	beq.n	80073e2 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	691a      	ldr	r2, [r3, #16]
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c6:	b2d2      	uxtb	r2, r2
 80073c8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ce:	1c5a      	adds	r2, r3, #1
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073d8:	b29b      	uxth	r3, r3
 80073da:	3b01      	subs	r3, #1
 80073dc:	b29a      	uxth	r2, r3
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80073e2:	bf00      	nop
 80073e4:	370c      	adds	r7, #12
 80073e6:	46bd      	mov	sp, r7
 80073e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ec:	4770      	bx	lr

080073ee <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80073ee:	b580      	push	{r7, lr}
 80073f0:	b084      	sub	sp, #16
 80073f2:	af00      	add	r7, sp, #0
 80073f4:	6078      	str	r0, [r7, #4]
 80073f6:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80073f8:	2300      	movs	r3, #0
 80073fa:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007402:	b2db      	uxtb	r3, r3
 8007404:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007408:	2b28      	cmp	r3, #40	; 0x28
 800740a:	d127      	bne.n	800745c <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	685a      	ldr	r2, [r3, #4]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800741a:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	089b      	lsrs	r3, r3, #2
 8007420:	f003 0301 	and.w	r3, r3, #1
 8007424:	2b00      	cmp	r3, #0
 8007426:	d101      	bne.n	800742c <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8007428:	2301      	movs	r3, #1
 800742a:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	09db      	lsrs	r3, r3, #7
 8007430:	f003 0301 	and.w	r3, r3, #1
 8007434:	2b00      	cmp	r3, #0
 8007436:	d103      	bne.n	8007440 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	68db      	ldr	r3, [r3, #12]
 800743c:	81bb      	strh	r3, [r7, #12]
 800743e:	e002      	b.n	8007446 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	699b      	ldr	r3, [r3, #24]
 8007444:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2200      	movs	r2, #0
 800744a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800744e:	89ba      	ldrh	r2, [r7, #12]
 8007450:	7bfb      	ldrb	r3, [r7, #15]
 8007452:	4619      	mov	r1, r3
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f7ff f940 	bl	80066da <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800745a:	e00e      	b.n	800747a <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800745c:	2300      	movs	r3, #0
 800745e:	60bb      	str	r3, [r7, #8]
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	695b      	ldr	r3, [r3, #20]
 8007466:	60bb      	str	r3, [r7, #8]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	699b      	ldr	r3, [r3, #24]
 800746e:	60bb      	str	r3, [r7, #8]
 8007470:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2200      	movs	r2, #0
 8007476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800747a:	bf00      	nop
 800747c:	3710      	adds	r7, #16
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}
	...

08007484 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b084      	sub	sp, #16
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007492:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	685a      	ldr	r2, [r3, #4]
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80074a2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80074a4:	2300      	movs	r3, #0
 80074a6:	60bb      	str	r3, [r7, #8]
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	695b      	ldr	r3, [r3, #20]
 80074ae:	60bb      	str	r3, [r7, #8]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	681a      	ldr	r2, [r3, #0]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f042 0201 	orr.w	r2, r2, #1
 80074be:	601a      	str	r2, [r3, #0]
 80074c0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	681a      	ldr	r2, [r3, #0]
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074d0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074e0:	d172      	bne.n	80075c8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80074e2:	7bfb      	ldrb	r3, [r7, #15]
 80074e4:	2b22      	cmp	r3, #34	; 0x22
 80074e6:	d002      	beq.n	80074ee <I2C_Slave_STOPF+0x6a>
 80074e8:	7bfb      	ldrb	r3, [r7, #15]
 80074ea:	2b2a      	cmp	r3, #42	; 0x2a
 80074ec:	d135      	bne.n	800755a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	685b      	ldr	r3, [r3, #4]
 80074f6:	b29a      	uxth	r2, r3
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007500:	b29b      	uxth	r3, r3
 8007502:	2b00      	cmp	r3, #0
 8007504:	d005      	beq.n	8007512 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800750a:	f043 0204 	orr.w	r2, r3, #4
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	685a      	ldr	r2, [r3, #4]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007520:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007526:	4618      	mov	r0, r3
 8007528:	f7fe f8e7 	bl	80056fa <HAL_DMA_GetState>
 800752c:	4603      	mov	r3, r0
 800752e:	2b01      	cmp	r3, #1
 8007530:	d049      	beq.n	80075c6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007536:	4a69      	ldr	r2, [pc, #420]	; (80076dc <I2C_Slave_STOPF+0x258>)
 8007538:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800753e:	4618      	mov	r0, r3
 8007540:	f7fe f8b9 	bl	80056b6 <HAL_DMA_Abort_IT>
 8007544:	4603      	mov	r3, r0
 8007546:	2b00      	cmp	r3, #0
 8007548:	d03d      	beq.n	80075c6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800754e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007550:	687a      	ldr	r2, [r7, #4]
 8007552:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007554:	4610      	mov	r0, r2
 8007556:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007558:	e035      	b.n	80075c6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	b29a      	uxth	r2, r3
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800756c:	b29b      	uxth	r3, r3
 800756e:	2b00      	cmp	r3, #0
 8007570:	d005      	beq.n	800757e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007576:	f043 0204 	orr.w	r2, r3, #4
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	685a      	ldr	r2, [r3, #4]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800758c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007592:	4618      	mov	r0, r3
 8007594:	f7fe f8b1 	bl	80056fa <HAL_DMA_GetState>
 8007598:	4603      	mov	r3, r0
 800759a:	2b01      	cmp	r3, #1
 800759c:	d014      	beq.n	80075c8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075a2:	4a4e      	ldr	r2, [pc, #312]	; (80076dc <I2C_Slave_STOPF+0x258>)
 80075a4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075aa:	4618      	mov	r0, r3
 80075ac:	f7fe f883 	bl	80056b6 <HAL_DMA_Abort_IT>
 80075b0:	4603      	mov	r3, r0
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d008      	beq.n	80075c8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075bc:	687a      	ldr	r2, [r7, #4]
 80075be:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80075c0:	4610      	mov	r0, r2
 80075c2:	4798      	blx	r3
 80075c4:	e000      	b.n	80075c8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80075c6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d03e      	beq.n	8007650 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	695b      	ldr	r3, [r3, #20]
 80075d8:	f003 0304 	and.w	r3, r3, #4
 80075dc:	2b04      	cmp	r3, #4
 80075de:	d112      	bne.n	8007606 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	691a      	ldr	r2, [r3, #16]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075ea:	b2d2      	uxtb	r2, r2
 80075ec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075f2:	1c5a      	adds	r2, r3, #1
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075fc:	b29b      	uxth	r3, r3
 80075fe:	3b01      	subs	r3, #1
 8007600:	b29a      	uxth	r2, r3
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	695b      	ldr	r3, [r3, #20]
 800760c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007610:	2b40      	cmp	r3, #64	; 0x40
 8007612:	d112      	bne.n	800763a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	691a      	ldr	r2, [r3, #16]
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800761e:	b2d2      	uxtb	r2, r2
 8007620:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007626:	1c5a      	adds	r2, r3, #1
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007630:	b29b      	uxth	r3, r3
 8007632:	3b01      	subs	r3, #1
 8007634:	b29a      	uxth	r2, r3
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800763e:	b29b      	uxth	r3, r3
 8007640:	2b00      	cmp	r3, #0
 8007642:	d005      	beq.n	8007650 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007648:	f043 0204 	orr.w	r2, r3, #4
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007654:	2b00      	cmp	r3, #0
 8007656:	d003      	beq.n	8007660 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f000 f843 	bl	80076e4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800765e:	e039      	b.n	80076d4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007660:	7bfb      	ldrb	r3, [r7, #15]
 8007662:	2b2a      	cmp	r3, #42	; 0x2a
 8007664:	d109      	bne.n	800767a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2200      	movs	r2, #0
 800766a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2228      	movs	r2, #40	; 0x28
 8007670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007674:	6878      	ldr	r0, [r7, #4]
 8007676:	f7ff f826 	bl	80066c6 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007680:	b2db      	uxtb	r3, r3
 8007682:	2b28      	cmp	r3, #40	; 0x28
 8007684:	d111      	bne.n	80076aa <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	4a15      	ldr	r2, [pc, #84]	; (80076e0 <I2C_Slave_STOPF+0x25c>)
 800768a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2220      	movs	r2, #32
 8007696:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2200      	movs	r2, #0
 800769e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	f7ff f827 	bl	80066f6 <HAL_I2C_ListenCpltCallback>
}
 80076a8:	e014      	b.n	80076d4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076ae:	2b22      	cmp	r3, #34	; 0x22
 80076b0:	d002      	beq.n	80076b8 <I2C_Slave_STOPF+0x234>
 80076b2:	7bfb      	ldrb	r3, [r7, #15]
 80076b4:	2b22      	cmp	r3, #34	; 0x22
 80076b6:	d10d      	bne.n	80076d4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2200      	movs	r2, #0
 80076bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2220      	movs	r2, #32
 80076c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f7fe fff9 	bl	80066c6 <HAL_I2C_SlaveRxCpltCallback>
}
 80076d4:	bf00      	nop
 80076d6:	3710      	adds	r7, #16
 80076d8:	46bd      	mov	sp, r7
 80076da:	bd80      	pop	{r7, pc}
 80076dc:	08007be9 	.word	0x08007be9
 80076e0:	ffff0000 	.word	0xffff0000

080076e4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b084      	sub	sp, #16
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076f2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80076fa:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80076fc:	7bbb      	ldrb	r3, [r7, #14]
 80076fe:	2b10      	cmp	r3, #16
 8007700:	d002      	beq.n	8007708 <I2C_ITError+0x24>
 8007702:	7bbb      	ldrb	r3, [r7, #14]
 8007704:	2b40      	cmp	r3, #64	; 0x40
 8007706:	d10a      	bne.n	800771e <I2C_ITError+0x3a>
 8007708:	7bfb      	ldrb	r3, [r7, #15]
 800770a:	2b22      	cmp	r3, #34	; 0x22
 800770c:	d107      	bne.n	800771e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	681a      	ldr	r2, [r3, #0]
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800771c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800771e:	7bfb      	ldrb	r3, [r7, #15]
 8007720:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007724:	2b28      	cmp	r3, #40	; 0x28
 8007726:	d107      	bne.n	8007738 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2200      	movs	r2, #0
 800772c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2228      	movs	r2, #40	; 0x28
 8007732:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007736:	e015      	b.n	8007764 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	685b      	ldr	r3, [r3, #4]
 800773e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007742:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007746:	d00a      	beq.n	800775e <I2C_ITError+0x7a>
 8007748:	7bfb      	ldrb	r3, [r7, #15]
 800774a:	2b60      	cmp	r3, #96	; 0x60
 800774c:	d007      	beq.n	800775e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2220      	movs	r2, #32
 8007752:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2200      	movs	r2, #0
 800775a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	685b      	ldr	r3, [r3, #4]
 800776a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800776e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007772:	d162      	bne.n	800783a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	685a      	ldr	r2, [r3, #4]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007782:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007788:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800778c:	b2db      	uxtb	r3, r3
 800778e:	2b01      	cmp	r3, #1
 8007790:	d020      	beq.n	80077d4 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007796:	4a6a      	ldr	r2, [pc, #424]	; (8007940 <I2C_ITError+0x25c>)
 8007798:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800779e:	4618      	mov	r0, r3
 80077a0:	f7fd ff89 	bl	80056b6 <HAL_DMA_Abort_IT>
 80077a4:	4603      	mov	r3, r0
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	f000 8089 	beq.w	80078be <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	681a      	ldr	r2, [r3, #0]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f022 0201 	bic.w	r2, r2, #1
 80077ba:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2220      	movs	r2, #32
 80077c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077ca:	687a      	ldr	r2, [r7, #4]
 80077cc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80077ce:	4610      	mov	r0, r2
 80077d0:	4798      	blx	r3
 80077d2:	e074      	b.n	80078be <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077d8:	4a59      	ldr	r2, [pc, #356]	; (8007940 <I2C_ITError+0x25c>)
 80077da:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077e0:	4618      	mov	r0, r3
 80077e2:	f7fd ff68 	bl	80056b6 <HAL_DMA_Abort_IT>
 80077e6:	4603      	mov	r3, r0
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d068      	beq.n	80078be <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	695b      	ldr	r3, [r3, #20]
 80077f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077f6:	2b40      	cmp	r3, #64	; 0x40
 80077f8:	d10b      	bne.n	8007812 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	691a      	ldr	r2, [r3, #16]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007804:	b2d2      	uxtb	r2, r2
 8007806:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800780c:	1c5a      	adds	r2, r3, #1
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	681a      	ldr	r2, [r3, #0]
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f022 0201 	bic.w	r2, r2, #1
 8007820:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2220      	movs	r2, #32
 8007826:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800782e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007830:	687a      	ldr	r2, [r7, #4]
 8007832:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007834:	4610      	mov	r0, r2
 8007836:	4798      	blx	r3
 8007838:	e041      	b.n	80078be <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007840:	b2db      	uxtb	r3, r3
 8007842:	2b60      	cmp	r3, #96	; 0x60
 8007844:	d125      	bne.n	8007892 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2220      	movs	r2, #32
 800784a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2200      	movs	r2, #0
 8007852:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	695b      	ldr	r3, [r3, #20]
 800785a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800785e:	2b40      	cmp	r3, #64	; 0x40
 8007860:	d10b      	bne.n	800787a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	691a      	ldr	r2, [r3, #16]
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800786c:	b2d2      	uxtb	r2, r2
 800786e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007874:	1c5a      	adds	r2, r3, #1
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	681a      	ldr	r2, [r3, #0]
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f022 0201 	bic.w	r2, r2, #1
 8007888:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800788a:	6878      	ldr	r0, [r7, #4]
 800788c:	f7fe ff5b 	bl	8006746 <HAL_I2C_AbortCpltCallback>
 8007890:	e015      	b.n	80078be <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	695b      	ldr	r3, [r3, #20]
 8007898:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800789c:	2b40      	cmp	r3, #64	; 0x40
 800789e:	d10b      	bne.n	80078b8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	691a      	ldr	r2, [r3, #16]
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078aa:	b2d2      	uxtb	r2, r2
 80078ac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078b2:	1c5a      	adds	r2, r3, #1
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f7fe ff3a 	bl	8006732 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078c2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	f003 0301 	and.w	r3, r3, #1
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d10e      	bne.n	80078ec <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d109      	bne.n	80078ec <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d104      	bne.n	80078ec <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d007      	beq.n	80078fc <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	685a      	ldr	r2, [r3, #4]
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80078fa:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007902:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007908:	f003 0304 	and.w	r3, r3, #4
 800790c:	2b04      	cmp	r3, #4
 800790e:	d113      	bne.n	8007938 <I2C_ITError+0x254>
 8007910:	7bfb      	ldrb	r3, [r7, #15]
 8007912:	2b28      	cmp	r3, #40	; 0x28
 8007914:	d110      	bne.n	8007938 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	4a0a      	ldr	r2, [pc, #40]	; (8007944 <I2C_ITError+0x260>)
 800791a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2200      	movs	r2, #0
 8007920:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2220      	movs	r2, #32
 8007926:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2200      	movs	r2, #0
 800792e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f7fe fedf 	bl	80066f6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007938:	bf00      	nop
 800793a:	3710      	adds	r7, #16
 800793c:	46bd      	mov	sp, r7
 800793e:	bd80      	pop	{r7, pc}
 8007940:	08007be9 	.word	0x08007be9
 8007944:	ffff0000 	.word	0xffff0000

08007948 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b088      	sub	sp, #32
 800794c:	af02      	add	r7, sp, #8
 800794e:	60f8      	str	r0, [r7, #12]
 8007950:	607a      	str	r2, [r7, #4]
 8007952:	603b      	str	r3, [r7, #0]
 8007954:	460b      	mov	r3, r1
 8007956:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800795c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	2b08      	cmp	r3, #8
 8007962:	d006      	beq.n	8007972 <I2C_MasterRequestWrite+0x2a>
 8007964:	697b      	ldr	r3, [r7, #20]
 8007966:	2b01      	cmp	r3, #1
 8007968:	d003      	beq.n	8007972 <I2C_MasterRequestWrite+0x2a>
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007970:	d108      	bne.n	8007984 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	681a      	ldr	r2, [r3, #0]
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007980:	601a      	str	r2, [r3, #0]
 8007982:	e00b      	b.n	800799c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007988:	2b12      	cmp	r3, #18
 800798a:	d107      	bne.n	800799c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	681a      	ldr	r2, [r3, #0]
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800799a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	9300      	str	r3, [sp, #0]
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80079a8:	68f8      	ldr	r0, [r7, #12]
 80079aa:	f000 f9c5 	bl	8007d38 <I2C_WaitOnFlagUntilTimeout>
 80079ae:	4603      	mov	r3, r0
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d00d      	beq.n	80079d0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079c2:	d103      	bne.n	80079cc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80079ca:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80079cc:	2303      	movs	r3, #3
 80079ce:	e035      	b.n	8007a3c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	691b      	ldr	r3, [r3, #16]
 80079d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80079d8:	d108      	bne.n	80079ec <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80079da:	897b      	ldrh	r3, [r7, #10]
 80079dc:	b2db      	uxtb	r3, r3
 80079de:	461a      	mov	r2, r3
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80079e8:	611a      	str	r2, [r3, #16]
 80079ea:	e01b      	b.n	8007a24 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80079ec:	897b      	ldrh	r3, [r7, #10]
 80079ee:	11db      	asrs	r3, r3, #7
 80079f0:	b2db      	uxtb	r3, r3
 80079f2:	f003 0306 	and.w	r3, r3, #6
 80079f6:	b2db      	uxtb	r3, r3
 80079f8:	f063 030f 	orn	r3, r3, #15
 80079fc:	b2da      	uxtb	r2, r3
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	687a      	ldr	r2, [r7, #4]
 8007a08:	490e      	ldr	r1, [pc, #56]	; (8007a44 <I2C_MasterRequestWrite+0xfc>)
 8007a0a:	68f8      	ldr	r0, [r7, #12]
 8007a0c:	f000 f9eb 	bl	8007de6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007a10:	4603      	mov	r3, r0
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d001      	beq.n	8007a1a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007a16:	2301      	movs	r3, #1
 8007a18:	e010      	b.n	8007a3c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007a1a:	897b      	ldrh	r3, [r7, #10]
 8007a1c:	b2da      	uxtb	r2, r3
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	687a      	ldr	r2, [r7, #4]
 8007a28:	4907      	ldr	r1, [pc, #28]	; (8007a48 <I2C_MasterRequestWrite+0x100>)
 8007a2a:	68f8      	ldr	r0, [r7, #12]
 8007a2c:	f000 f9db 	bl	8007de6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007a30:	4603      	mov	r3, r0
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d001      	beq.n	8007a3a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007a36:	2301      	movs	r3, #1
 8007a38:	e000      	b.n	8007a3c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007a3a:	2300      	movs	r3, #0
}
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	3718      	adds	r7, #24
 8007a40:	46bd      	mov	sp, r7
 8007a42:	bd80      	pop	{r7, pc}
 8007a44:	00010008 	.word	0x00010008
 8007a48:	00010002 	.word	0x00010002

08007a4c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b088      	sub	sp, #32
 8007a50:	af02      	add	r7, sp, #8
 8007a52:	60f8      	str	r0, [r7, #12]
 8007a54:	607a      	str	r2, [r7, #4]
 8007a56:	603b      	str	r3, [r7, #0]
 8007a58:	460b      	mov	r3, r1
 8007a5a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a60:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	681a      	ldr	r2, [r3, #0]
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007a70:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	2b08      	cmp	r3, #8
 8007a76:	d006      	beq.n	8007a86 <I2C_MasterRequestRead+0x3a>
 8007a78:	697b      	ldr	r3, [r7, #20]
 8007a7a:	2b01      	cmp	r3, #1
 8007a7c:	d003      	beq.n	8007a86 <I2C_MasterRequestRead+0x3a>
 8007a7e:	697b      	ldr	r3, [r7, #20]
 8007a80:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007a84:	d108      	bne.n	8007a98 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a94:	601a      	str	r2, [r3, #0]
 8007a96:	e00b      	b.n	8007ab0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a9c:	2b11      	cmp	r3, #17
 8007a9e:	d107      	bne.n	8007ab0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	681a      	ldr	r2, [r3, #0]
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007aae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	9300      	str	r3, [sp, #0]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007abc:	68f8      	ldr	r0, [r7, #12]
 8007abe:	f000 f93b 	bl	8007d38 <I2C_WaitOnFlagUntilTimeout>
 8007ac2:	4603      	mov	r3, r0
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d00d      	beq.n	8007ae4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ad2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ad6:	d103      	bne.n	8007ae0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007ade:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007ae0:	2303      	movs	r3, #3
 8007ae2:	e079      	b.n	8007bd8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	691b      	ldr	r3, [r3, #16]
 8007ae8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007aec:	d108      	bne.n	8007b00 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007aee:	897b      	ldrh	r3, [r7, #10]
 8007af0:	b2db      	uxtb	r3, r3
 8007af2:	f043 0301 	orr.w	r3, r3, #1
 8007af6:	b2da      	uxtb	r2, r3
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	611a      	str	r2, [r3, #16]
 8007afe:	e05f      	b.n	8007bc0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007b00:	897b      	ldrh	r3, [r7, #10]
 8007b02:	11db      	asrs	r3, r3, #7
 8007b04:	b2db      	uxtb	r3, r3
 8007b06:	f003 0306 	and.w	r3, r3, #6
 8007b0a:	b2db      	uxtb	r3, r3
 8007b0c:	f063 030f 	orn	r3, r3, #15
 8007b10:	b2da      	uxtb	r2, r3
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	687a      	ldr	r2, [r7, #4]
 8007b1c:	4930      	ldr	r1, [pc, #192]	; (8007be0 <I2C_MasterRequestRead+0x194>)
 8007b1e:	68f8      	ldr	r0, [r7, #12]
 8007b20:	f000 f961 	bl	8007de6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007b24:	4603      	mov	r3, r0
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d001      	beq.n	8007b2e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	e054      	b.n	8007bd8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007b2e:	897b      	ldrh	r3, [r7, #10]
 8007b30:	b2da      	uxtb	r2, r3
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	687a      	ldr	r2, [r7, #4]
 8007b3c:	4929      	ldr	r1, [pc, #164]	; (8007be4 <I2C_MasterRequestRead+0x198>)
 8007b3e:	68f8      	ldr	r0, [r7, #12]
 8007b40:	f000 f951 	bl	8007de6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007b44:	4603      	mov	r3, r0
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d001      	beq.n	8007b4e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	e044      	b.n	8007bd8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b4e:	2300      	movs	r3, #0
 8007b50:	613b      	str	r3, [r7, #16]
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	695b      	ldr	r3, [r3, #20]
 8007b58:	613b      	str	r3, [r7, #16]
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	699b      	ldr	r3, [r3, #24]
 8007b60:	613b      	str	r3, [r7, #16]
 8007b62:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	681a      	ldr	r2, [r3, #0]
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b72:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	9300      	str	r3, [sp, #0]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007b80:	68f8      	ldr	r0, [r7, #12]
 8007b82:	f000 f8d9 	bl	8007d38 <I2C_WaitOnFlagUntilTimeout>
 8007b86:	4603      	mov	r3, r0
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d00d      	beq.n	8007ba8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b9a:	d103      	bne.n	8007ba4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007ba2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8007ba4:	2303      	movs	r3, #3
 8007ba6:	e017      	b.n	8007bd8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8007ba8:	897b      	ldrh	r3, [r7, #10]
 8007baa:	11db      	asrs	r3, r3, #7
 8007bac:	b2db      	uxtb	r3, r3
 8007bae:	f003 0306 	and.w	r3, r3, #6
 8007bb2:	b2db      	uxtb	r3, r3
 8007bb4:	f063 030e 	orn	r3, r3, #14
 8007bb8:	b2da      	uxtb	r2, r3
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	687a      	ldr	r2, [r7, #4]
 8007bc4:	4907      	ldr	r1, [pc, #28]	; (8007be4 <I2C_MasterRequestRead+0x198>)
 8007bc6:	68f8      	ldr	r0, [r7, #12]
 8007bc8:	f000 f90d 	bl	8007de6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d001      	beq.n	8007bd6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	e000      	b.n	8007bd8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8007bd6:	2300      	movs	r3, #0
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	3718      	adds	r7, #24
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}
 8007be0:	00010008 	.word	0x00010008
 8007be4:	00010002 	.word	0x00010002

08007be8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b086      	sub	sp, #24
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bf8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c00:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007c02:	4b4b      	ldr	r3, [pc, #300]	; (8007d30 <I2C_DMAAbort+0x148>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	08db      	lsrs	r3, r3, #3
 8007c08:	4a4a      	ldr	r2, [pc, #296]	; (8007d34 <I2C_DMAAbort+0x14c>)
 8007c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c0e:	0a1a      	lsrs	r2, r3, #8
 8007c10:	4613      	mov	r3, r2
 8007c12:	009b      	lsls	r3, r3, #2
 8007c14:	4413      	add	r3, r2
 8007c16:	00da      	lsls	r2, r3, #3
 8007c18:	1ad3      	subs	r3, r2, r3
 8007c1a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d106      	bne.n	8007c30 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007c22:	697b      	ldr	r3, [r7, #20]
 8007c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c26:	f043 0220 	orr.w	r2, r3, #32
 8007c2a:	697b      	ldr	r3, [r7, #20]
 8007c2c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8007c2e:	e00a      	b.n	8007c46 <I2C_DMAAbort+0x5e>
    }
    count--;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	3b01      	subs	r3, #1
 8007c34:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007c36:	697b      	ldr	r3, [r7, #20]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c44:	d0ea      	beq.n	8007c1c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d003      	beq.n	8007c56 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c52:	2200      	movs	r2, #0
 8007c54:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d003      	beq.n	8007c66 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c62:	2200      	movs	r2, #0
 8007c64:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	681a      	ldr	r2, [r3, #0]
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c74:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007c76:	697b      	ldr	r3, [r7, #20]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007c7c:	697b      	ldr	r3, [r7, #20]
 8007c7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d003      	beq.n	8007c8c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c88:	2200      	movs	r2, #0
 8007c8a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007c8c:	697b      	ldr	r3, [r7, #20]
 8007c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d003      	beq.n	8007c9c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007c94:	697b      	ldr	r3, [r7, #20]
 8007c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c98:	2200      	movs	r2, #0
 8007c9a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	681a      	ldr	r2, [r3, #0]
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f022 0201 	bic.w	r2, r2, #1
 8007caa:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cb2:	b2db      	uxtb	r3, r3
 8007cb4:	2b60      	cmp	r3, #96	; 0x60
 8007cb6:	d10e      	bne.n	8007cd6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	2220      	movs	r2, #32
 8007cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007cc0:	697b      	ldr	r3, [r7, #20]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	2200      	movs	r2, #0
 8007ccc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007cce:	6978      	ldr	r0, [r7, #20]
 8007cd0:	f7fe fd39 	bl	8006746 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007cd4:	e027      	b.n	8007d26 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007cd6:	7cfb      	ldrb	r3, [r7, #19]
 8007cd8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007cdc:	2b28      	cmp	r3, #40	; 0x28
 8007cde:	d117      	bne.n	8007d10 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	681a      	ldr	r2, [r3, #0]
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f042 0201 	orr.w	r2, r2, #1
 8007cee:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007cf0:	697b      	ldr	r3, [r7, #20]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	681a      	ldr	r2, [r3, #0]
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007cfe:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	2200      	movs	r2, #0
 8007d04:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	2228      	movs	r2, #40	; 0x28
 8007d0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007d0e:	e007      	b.n	8007d20 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	2220      	movs	r2, #32
 8007d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007d20:	6978      	ldr	r0, [r7, #20]
 8007d22:	f7fe fd06 	bl	8006732 <HAL_I2C_ErrorCallback>
}
 8007d26:	bf00      	nop
 8007d28:	3718      	adds	r7, #24
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bd80      	pop	{r7, pc}
 8007d2e:	bf00      	nop
 8007d30:	2000014c 	.word	0x2000014c
 8007d34:	14f8b589 	.word	0x14f8b589

08007d38 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b084      	sub	sp, #16
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	60f8      	str	r0, [r7, #12]
 8007d40:	60b9      	str	r1, [r7, #8]
 8007d42:	603b      	str	r3, [r7, #0]
 8007d44:	4613      	mov	r3, r2
 8007d46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007d48:	e025      	b.n	8007d96 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d50:	d021      	beq.n	8007d96 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d52:	f7fc fd17 	bl	8004784 <HAL_GetTick>
 8007d56:	4602      	mov	r2, r0
 8007d58:	69bb      	ldr	r3, [r7, #24]
 8007d5a:	1ad3      	subs	r3, r2, r3
 8007d5c:	683a      	ldr	r2, [r7, #0]
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d302      	bcc.n	8007d68 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d116      	bne.n	8007d96 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2220      	movs	r2, #32
 8007d72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d82:	f043 0220 	orr.w	r2, r3, #32
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007d92:	2301      	movs	r3, #1
 8007d94:	e023      	b.n	8007dde <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	0c1b      	lsrs	r3, r3, #16
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d10d      	bne.n	8007dbc <I2C_WaitOnFlagUntilTimeout+0x84>
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	695b      	ldr	r3, [r3, #20]
 8007da6:	43da      	mvns	r2, r3
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	4013      	ands	r3, r2
 8007dac:	b29b      	uxth	r3, r3
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	bf0c      	ite	eq
 8007db2:	2301      	moveq	r3, #1
 8007db4:	2300      	movne	r3, #0
 8007db6:	b2db      	uxtb	r3, r3
 8007db8:	461a      	mov	r2, r3
 8007dba:	e00c      	b.n	8007dd6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	699b      	ldr	r3, [r3, #24]
 8007dc2:	43da      	mvns	r2, r3
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	4013      	ands	r3, r2
 8007dc8:	b29b      	uxth	r3, r3
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	bf0c      	ite	eq
 8007dce:	2301      	moveq	r3, #1
 8007dd0:	2300      	movne	r3, #0
 8007dd2:	b2db      	uxtb	r3, r3
 8007dd4:	461a      	mov	r2, r3
 8007dd6:	79fb      	ldrb	r3, [r7, #7]
 8007dd8:	429a      	cmp	r2, r3
 8007dda:	d0b6      	beq.n	8007d4a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007ddc:	2300      	movs	r3, #0
}
 8007dde:	4618      	mov	r0, r3
 8007de0:	3710      	adds	r7, #16
 8007de2:	46bd      	mov	sp, r7
 8007de4:	bd80      	pop	{r7, pc}

08007de6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007de6:	b580      	push	{r7, lr}
 8007de8:	b084      	sub	sp, #16
 8007dea:	af00      	add	r7, sp, #0
 8007dec:	60f8      	str	r0, [r7, #12]
 8007dee:	60b9      	str	r1, [r7, #8]
 8007df0:	607a      	str	r2, [r7, #4]
 8007df2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007df4:	e051      	b.n	8007e9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	695b      	ldr	r3, [r3, #20]
 8007dfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e04:	d123      	bne.n	8007e4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	681a      	ldr	r2, [r3, #0]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e14:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007e1e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	2200      	movs	r2, #0
 8007e24:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2220      	movs	r2, #32
 8007e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	2200      	movs	r2, #0
 8007e32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e3a:	f043 0204 	orr.w	r2, r3, #4
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	2200      	movs	r2, #0
 8007e46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	e046      	b.n	8007edc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e54:	d021      	beq.n	8007e9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e56:	f7fc fc95 	bl	8004784 <HAL_GetTick>
 8007e5a:	4602      	mov	r2, r0
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	1ad3      	subs	r3, r2, r3
 8007e60:	687a      	ldr	r2, [r7, #4]
 8007e62:	429a      	cmp	r2, r3
 8007e64:	d302      	bcc.n	8007e6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d116      	bne.n	8007e9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2220      	movs	r2, #32
 8007e76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e86:	f043 0220 	orr.w	r2, r3, #32
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	2200      	movs	r2, #0
 8007e92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007e96:	2301      	movs	r3, #1
 8007e98:	e020      	b.n	8007edc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	0c1b      	lsrs	r3, r3, #16
 8007e9e:	b2db      	uxtb	r3, r3
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	d10c      	bne.n	8007ebe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	695b      	ldr	r3, [r3, #20]
 8007eaa:	43da      	mvns	r2, r3
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	4013      	ands	r3, r2
 8007eb0:	b29b      	uxth	r3, r3
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	bf14      	ite	ne
 8007eb6:	2301      	movne	r3, #1
 8007eb8:	2300      	moveq	r3, #0
 8007eba:	b2db      	uxtb	r3, r3
 8007ebc:	e00b      	b.n	8007ed6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	699b      	ldr	r3, [r3, #24]
 8007ec4:	43da      	mvns	r2, r3
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	4013      	ands	r3, r2
 8007eca:	b29b      	uxth	r3, r3
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	bf14      	ite	ne
 8007ed0:	2301      	movne	r3, #1
 8007ed2:	2300      	moveq	r3, #0
 8007ed4:	b2db      	uxtb	r3, r3
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d18d      	bne.n	8007df6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007eda:	2300      	movs	r3, #0
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3710      	adds	r7, #16
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bd80      	pop	{r7, pc}

08007ee4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b084      	sub	sp, #16
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	60f8      	str	r0, [r7, #12]
 8007eec:	60b9      	str	r1, [r7, #8]
 8007eee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007ef0:	e02d      	b.n	8007f4e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007ef2:	68f8      	ldr	r0, [r7, #12]
 8007ef4:	f000 f900 	bl	80080f8 <I2C_IsAcknowledgeFailed>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d001      	beq.n	8007f02 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007efe:	2301      	movs	r3, #1
 8007f00:	e02d      	b.n	8007f5e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f08:	d021      	beq.n	8007f4e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f0a:	f7fc fc3b 	bl	8004784 <HAL_GetTick>
 8007f0e:	4602      	mov	r2, r0
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	1ad3      	subs	r3, r2, r3
 8007f14:	68ba      	ldr	r2, [r7, #8]
 8007f16:	429a      	cmp	r2, r3
 8007f18:	d302      	bcc.n	8007f20 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d116      	bne.n	8007f4e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2200      	movs	r2, #0
 8007f24:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2220      	movs	r2, #32
 8007f2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2200      	movs	r2, #0
 8007f32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f3a:	f043 0220 	orr.w	r2, r3, #32
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	2200      	movs	r2, #0
 8007f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e007      	b.n	8007f5e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	695b      	ldr	r3, [r3, #20]
 8007f54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f58:	2b80      	cmp	r3, #128	; 0x80
 8007f5a:	d1ca      	bne.n	8007ef2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007f5c:	2300      	movs	r3, #0
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	3710      	adds	r7, #16
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bd80      	pop	{r7, pc}

08007f66 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007f66:	b580      	push	{r7, lr}
 8007f68:	b084      	sub	sp, #16
 8007f6a:	af00      	add	r7, sp, #0
 8007f6c:	60f8      	str	r0, [r7, #12]
 8007f6e:	60b9      	str	r1, [r7, #8]
 8007f70:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007f72:	e02d      	b.n	8007fd0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007f74:	68f8      	ldr	r0, [r7, #12]
 8007f76:	f000 f8bf 	bl	80080f8 <I2C_IsAcknowledgeFailed>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d001      	beq.n	8007f84 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007f80:	2301      	movs	r3, #1
 8007f82:	e02d      	b.n	8007fe0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f8a:	d021      	beq.n	8007fd0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f8c:	f7fc fbfa 	bl	8004784 <HAL_GetTick>
 8007f90:	4602      	mov	r2, r0
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	1ad3      	subs	r3, r2, r3
 8007f96:	68ba      	ldr	r2, [r7, #8]
 8007f98:	429a      	cmp	r2, r3
 8007f9a:	d302      	bcc.n	8007fa2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d116      	bne.n	8007fd0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	2220      	movs	r2, #32
 8007fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fbc:	f043 0220 	orr.w	r2, r3, #32
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	e007      	b.n	8007fe0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	695b      	ldr	r3, [r3, #20]
 8007fd6:	f003 0304 	and.w	r3, r3, #4
 8007fda:	2b04      	cmp	r3, #4
 8007fdc:	d1ca      	bne.n	8007f74 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007fde:	2300      	movs	r3, #0
}
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	3710      	adds	r7, #16
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	bd80      	pop	{r7, pc}

08007fe8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b085      	sub	sp, #20
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007ff4:	4b13      	ldr	r3, [pc, #76]	; (8008044 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	08db      	lsrs	r3, r3, #3
 8007ffa:	4a13      	ldr	r2, [pc, #76]	; (8008048 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007ffc:	fba2 2303 	umull	r2, r3, r2, r3
 8008000:	0a1a      	lsrs	r2, r3, #8
 8008002:	4613      	mov	r3, r2
 8008004:	009b      	lsls	r3, r3, #2
 8008006:	4413      	add	r3, r2
 8008008:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	3b01      	subs	r3, #1
 800800e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d107      	bne.n	8008026 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800801a:	f043 0220 	orr.w	r2, r3, #32
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008022:	2301      	movs	r3, #1
 8008024:	e008      	b.n	8008038 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008030:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008034:	d0e9      	beq.n	800800a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8008036:	2300      	movs	r3, #0
}
 8008038:	4618      	mov	r0, r3
 800803a:	3714      	adds	r7, #20
 800803c:	46bd      	mov	sp, r7
 800803e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008042:	4770      	bx	lr
 8008044:	2000014c 	.word	0x2000014c
 8008048:	14f8b589 	.word	0x14f8b589

0800804c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b084      	sub	sp, #16
 8008050:	af00      	add	r7, sp, #0
 8008052:	60f8      	str	r0, [r7, #12]
 8008054:	60b9      	str	r1, [r7, #8]
 8008056:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008058:	e042      	b.n	80080e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	695b      	ldr	r3, [r3, #20]
 8008060:	f003 0310 	and.w	r3, r3, #16
 8008064:	2b10      	cmp	r3, #16
 8008066:	d119      	bne.n	800809c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f06f 0210 	mvn.w	r2, #16
 8008070:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	2200      	movs	r2, #0
 8008076:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	2220      	movs	r2, #32
 800807c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	2200      	movs	r2, #0
 8008084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	2200      	movs	r2, #0
 8008094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008098:	2301      	movs	r3, #1
 800809a:	e029      	b.n	80080f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800809c:	f7fc fb72 	bl	8004784 <HAL_GetTick>
 80080a0:	4602      	mov	r2, r0
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	1ad3      	subs	r3, r2, r3
 80080a6:	68ba      	ldr	r2, [r7, #8]
 80080a8:	429a      	cmp	r2, r3
 80080aa:	d302      	bcc.n	80080b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d116      	bne.n	80080e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2200      	movs	r2, #0
 80080b6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	2220      	movs	r2, #32
 80080bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	2200      	movs	r2, #0
 80080c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080cc:	f043 0220 	orr.w	r2, r3, #32
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	2200      	movs	r2, #0
 80080d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80080dc:	2301      	movs	r3, #1
 80080de:	e007      	b.n	80080f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	695b      	ldr	r3, [r3, #20]
 80080e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080ea:	2b40      	cmp	r3, #64	; 0x40
 80080ec:	d1b5      	bne.n	800805a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80080ee:	2300      	movs	r3, #0
}
 80080f0:	4618      	mov	r0, r3
 80080f2:	3710      	adds	r7, #16
 80080f4:	46bd      	mov	sp, r7
 80080f6:	bd80      	pop	{r7, pc}

080080f8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80080f8:	b480      	push	{r7}
 80080fa:	b083      	sub	sp, #12
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	695b      	ldr	r3, [r3, #20]
 8008106:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800810a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800810e:	d11b      	bne.n	8008148 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008118:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2200      	movs	r2, #0
 800811e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2220      	movs	r2, #32
 8008124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2200      	movs	r2, #0
 800812c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008134:	f043 0204 	orr.w	r2, r3, #4
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2200      	movs	r2, #0
 8008140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008144:	2301      	movs	r3, #1
 8008146:	e000      	b.n	800814a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008148:	2300      	movs	r3, #0
}
 800814a:	4618      	mov	r0, r3
 800814c:	370c      	adds	r7, #12
 800814e:	46bd      	mov	sp, r7
 8008150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008154:	4770      	bx	lr

08008156 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8008156:	b480      	push	{r7}
 8008158:	b083      	sub	sp, #12
 800815a:	af00      	add	r7, sp, #0
 800815c:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008162:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8008166:	d103      	bne.n	8008170 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2201      	movs	r2, #1
 800816c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800816e:	e007      	b.n	8008180 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008174:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008178:	d102      	bne.n	8008180 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2208      	movs	r2, #8
 800817e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008180:	bf00      	nop
 8008182:	370c      	adds	r7, #12
 8008184:	46bd      	mov	sp, r7
 8008186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818a:	4770      	bx	lr

0800818c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b084      	sub	sp, #16
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d101      	bne.n	800819e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800819a:	2301      	movs	r3, #1
 800819c:	e034      	b.n	8008208 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80081a6:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f245 5255 	movw	r2, #21845	; 0x5555
 80081b0:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	687a      	ldr	r2, [r7, #4]
 80081b8:	6852      	ldr	r2, [r2, #4]
 80081ba:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	687a      	ldr	r2, [r7, #4]
 80081c2:	6892      	ldr	r2, [r2, #8]
 80081c4:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80081c6:	f7fc fadd 	bl	8004784 <HAL_GetTick>
 80081ca:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80081cc:	e00f      	b.n	80081ee <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80081ce:	f7fc fad9 	bl	8004784 <HAL_GetTick>
 80081d2:	4602      	mov	r2, r0
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	1ad3      	subs	r3, r2, r3
 80081d8:	2b31      	cmp	r3, #49	; 0x31
 80081da:	d908      	bls.n	80081ee <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	68db      	ldr	r3, [r3, #12]
 80081e2:	f003 0303 	and.w	r3, r3, #3
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d001      	beq.n	80081ee <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80081ea:	2303      	movs	r3, #3
 80081ec:	e00c      	b.n	8008208 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	68db      	ldr	r3, [r3, #12]
 80081f4:	f003 0303 	and.w	r3, r3, #3
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d1e8      	bne.n	80081ce <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8008204:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008206:	2300      	movs	r3, #0
}
 8008208:	4618      	mov	r0, r3
 800820a:	3710      	adds	r7, #16
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}

08008210 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8008210:	b480      	push	{r7}
 8008212:	b083      	sub	sp, #12
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8008220:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008222:	2300      	movs	r3, #0
}
 8008224:	4618      	mov	r0, r3
 8008226:	370c      	adds	r7, #12
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr

08008230 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b084      	sub	sp, #16
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d101      	bne.n	8008244 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008240:	2301      	movs	r3, #1
 8008242:	e0cc      	b.n	80083de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008244:	4b68      	ldr	r3, [pc, #416]	; (80083e8 <HAL_RCC_ClockConfig+0x1b8>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f003 030f 	and.w	r3, r3, #15
 800824c:	683a      	ldr	r2, [r7, #0]
 800824e:	429a      	cmp	r2, r3
 8008250:	d90c      	bls.n	800826c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008252:	4b65      	ldr	r3, [pc, #404]	; (80083e8 <HAL_RCC_ClockConfig+0x1b8>)
 8008254:	683a      	ldr	r2, [r7, #0]
 8008256:	b2d2      	uxtb	r2, r2
 8008258:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800825a:	4b63      	ldr	r3, [pc, #396]	; (80083e8 <HAL_RCC_ClockConfig+0x1b8>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f003 030f 	and.w	r3, r3, #15
 8008262:	683a      	ldr	r2, [r7, #0]
 8008264:	429a      	cmp	r2, r3
 8008266:	d001      	beq.n	800826c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008268:	2301      	movs	r3, #1
 800826a:	e0b8      	b.n	80083de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f003 0302 	and.w	r3, r3, #2
 8008274:	2b00      	cmp	r3, #0
 8008276:	d020      	beq.n	80082ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f003 0304 	and.w	r3, r3, #4
 8008280:	2b00      	cmp	r3, #0
 8008282:	d005      	beq.n	8008290 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008284:	4b59      	ldr	r3, [pc, #356]	; (80083ec <HAL_RCC_ClockConfig+0x1bc>)
 8008286:	689b      	ldr	r3, [r3, #8]
 8008288:	4a58      	ldr	r2, [pc, #352]	; (80083ec <HAL_RCC_ClockConfig+0x1bc>)
 800828a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800828e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f003 0308 	and.w	r3, r3, #8
 8008298:	2b00      	cmp	r3, #0
 800829a:	d005      	beq.n	80082a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800829c:	4b53      	ldr	r3, [pc, #332]	; (80083ec <HAL_RCC_ClockConfig+0x1bc>)
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	4a52      	ldr	r2, [pc, #328]	; (80083ec <HAL_RCC_ClockConfig+0x1bc>)
 80082a2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80082a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80082a8:	4b50      	ldr	r3, [pc, #320]	; (80083ec <HAL_RCC_ClockConfig+0x1bc>)
 80082aa:	689b      	ldr	r3, [r3, #8]
 80082ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	689b      	ldr	r3, [r3, #8]
 80082b4:	494d      	ldr	r1, [pc, #308]	; (80083ec <HAL_RCC_ClockConfig+0x1bc>)
 80082b6:	4313      	orrs	r3, r2
 80082b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f003 0301 	and.w	r3, r3, #1
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d044      	beq.n	8008350 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	685b      	ldr	r3, [r3, #4]
 80082ca:	2b01      	cmp	r3, #1
 80082cc:	d107      	bne.n	80082de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80082ce:	4b47      	ldr	r3, [pc, #284]	; (80083ec <HAL_RCC_ClockConfig+0x1bc>)
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d119      	bne.n	800830e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80082da:	2301      	movs	r3, #1
 80082dc:	e07f      	b.n	80083de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	2b02      	cmp	r3, #2
 80082e4:	d003      	beq.n	80082ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80082ea:	2b03      	cmp	r3, #3
 80082ec:	d107      	bne.n	80082fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80082ee:	4b3f      	ldr	r3, [pc, #252]	; (80083ec <HAL_RCC_ClockConfig+0x1bc>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d109      	bne.n	800830e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80082fa:	2301      	movs	r3, #1
 80082fc:	e06f      	b.n	80083de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082fe:	4b3b      	ldr	r3, [pc, #236]	; (80083ec <HAL_RCC_ClockConfig+0x1bc>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f003 0302 	and.w	r3, r3, #2
 8008306:	2b00      	cmp	r3, #0
 8008308:	d101      	bne.n	800830e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800830a:	2301      	movs	r3, #1
 800830c:	e067      	b.n	80083de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800830e:	4b37      	ldr	r3, [pc, #220]	; (80083ec <HAL_RCC_ClockConfig+0x1bc>)
 8008310:	689b      	ldr	r3, [r3, #8]
 8008312:	f023 0203 	bic.w	r2, r3, #3
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	685b      	ldr	r3, [r3, #4]
 800831a:	4934      	ldr	r1, [pc, #208]	; (80083ec <HAL_RCC_ClockConfig+0x1bc>)
 800831c:	4313      	orrs	r3, r2
 800831e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008320:	f7fc fa30 	bl	8004784 <HAL_GetTick>
 8008324:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008326:	e00a      	b.n	800833e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008328:	f7fc fa2c 	bl	8004784 <HAL_GetTick>
 800832c:	4602      	mov	r2, r0
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	1ad3      	subs	r3, r2, r3
 8008332:	f241 3288 	movw	r2, #5000	; 0x1388
 8008336:	4293      	cmp	r3, r2
 8008338:	d901      	bls.n	800833e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800833a:	2303      	movs	r3, #3
 800833c:	e04f      	b.n	80083de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800833e:	4b2b      	ldr	r3, [pc, #172]	; (80083ec <HAL_RCC_ClockConfig+0x1bc>)
 8008340:	689b      	ldr	r3, [r3, #8]
 8008342:	f003 020c 	and.w	r2, r3, #12
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	009b      	lsls	r3, r3, #2
 800834c:	429a      	cmp	r2, r3
 800834e:	d1eb      	bne.n	8008328 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008350:	4b25      	ldr	r3, [pc, #148]	; (80083e8 <HAL_RCC_ClockConfig+0x1b8>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f003 030f 	and.w	r3, r3, #15
 8008358:	683a      	ldr	r2, [r7, #0]
 800835a:	429a      	cmp	r2, r3
 800835c:	d20c      	bcs.n	8008378 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800835e:	4b22      	ldr	r3, [pc, #136]	; (80083e8 <HAL_RCC_ClockConfig+0x1b8>)
 8008360:	683a      	ldr	r2, [r7, #0]
 8008362:	b2d2      	uxtb	r2, r2
 8008364:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008366:	4b20      	ldr	r3, [pc, #128]	; (80083e8 <HAL_RCC_ClockConfig+0x1b8>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f003 030f 	and.w	r3, r3, #15
 800836e:	683a      	ldr	r2, [r7, #0]
 8008370:	429a      	cmp	r2, r3
 8008372:	d001      	beq.n	8008378 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008374:	2301      	movs	r3, #1
 8008376:	e032      	b.n	80083de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f003 0304 	and.w	r3, r3, #4
 8008380:	2b00      	cmp	r3, #0
 8008382:	d008      	beq.n	8008396 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008384:	4b19      	ldr	r3, [pc, #100]	; (80083ec <HAL_RCC_ClockConfig+0x1bc>)
 8008386:	689b      	ldr	r3, [r3, #8]
 8008388:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	68db      	ldr	r3, [r3, #12]
 8008390:	4916      	ldr	r1, [pc, #88]	; (80083ec <HAL_RCC_ClockConfig+0x1bc>)
 8008392:	4313      	orrs	r3, r2
 8008394:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f003 0308 	and.w	r3, r3, #8
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d009      	beq.n	80083b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80083a2:	4b12      	ldr	r3, [pc, #72]	; (80083ec <HAL_RCC_ClockConfig+0x1bc>)
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	691b      	ldr	r3, [r3, #16]
 80083ae:	00db      	lsls	r3, r3, #3
 80083b0:	490e      	ldr	r1, [pc, #56]	; (80083ec <HAL_RCC_ClockConfig+0x1bc>)
 80083b2:	4313      	orrs	r3, r2
 80083b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80083b6:	f000 fb7f 	bl	8008ab8 <HAL_RCC_GetSysClockFreq>
 80083ba:	4602      	mov	r2, r0
 80083bc:	4b0b      	ldr	r3, [pc, #44]	; (80083ec <HAL_RCC_ClockConfig+0x1bc>)
 80083be:	689b      	ldr	r3, [r3, #8]
 80083c0:	091b      	lsrs	r3, r3, #4
 80083c2:	f003 030f 	and.w	r3, r3, #15
 80083c6:	490a      	ldr	r1, [pc, #40]	; (80083f0 <HAL_RCC_ClockConfig+0x1c0>)
 80083c8:	5ccb      	ldrb	r3, [r1, r3]
 80083ca:	fa22 f303 	lsr.w	r3, r2, r3
 80083ce:	4a09      	ldr	r2, [pc, #36]	; (80083f4 <HAL_RCC_ClockConfig+0x1c4>)
 80083d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80083d2:	4b09      	ldr	r3, [pc, #36]	; (80083f8 <HAL_RCC_ClockConfig+0x1c8>)
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4618      	mov	r0, r3
 80083d8:	f7fc f990 	bl	80046fc <HAL_InitTick>

  return HAL_OK;
 80083dc:	2300      	movs	r3, #0
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3710      	adds	r7, #16
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}
 80083e6:	bf00      	nop
 80083e8:	40023c00 	.word	0x40023c00
 80083ec:	40023800 	.word	0x40023800
 80083f0:	0800d4e4 	.word	0x0800d4e4
 80083f4:	2000014c 	.word	0x2000014c
 80083f8:	20000150 	.word	0x20000150

080083fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80083fc:	b480      	push	{r7}
 80083fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008400:	4b03      	ldr	r3, [pc, #12]	; (8008410 <HAL_RCC_GetHCLKFreq+0x14>)
 8008402:	681b      	ldr	r3, [r3, #0]
}
 8008404:	4618      	mov	r0, r3
 8008406:	46bd      	mov	sp, r7
 8008408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840c:	4770      	bx	lr
 800840e:	bf00      	nop
 8008410:	2000014c 	.word	0x2000014c

08008414 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008414:	b580      	push	{r7, lr}
 8008416:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008418:	f7ff fff0 	bl	80083fc <HAL_RCC_GetHCLKFreq>
 800841c:	4602      	mov	r2, r0
 800841e:	4b05      	ldr	r3, [pc, #20]	; (8008434 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008420:	689b      	ldr	r3, [r3, #8]
 8008422:	0a9b      	lsrs	r3, r3, #10
 8008424:	f003 0307 	and.w	r3, r3, #7
 8008428:	4903      	ldr	r1, [pc, #12]	; (8008438 <HAL_RCC_GetPCLK1Freq+0x24>)
 800842a:	5ccb      	ldrb	r3, [r1, r3]
 800842c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008430:	4618      	mov	r0, r3
 8008432:	bd80      	pop	{r7, pc}
 8008434:	40023800 	.word	0x40023800
 8008438:	0800d4f4 	.word	0x0800d4f4

0800843c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800843c:	b580      	push	{r7, lr}
 800843e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008440:	f7ff ffdc 	bl	80083fc <HAL_RCC_GetHCLKFreq>
 8008444:	4602      	mov	r2, r0
 8008446:	4b05      	ldr	r3, [pc, #20]	; (800845c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	0b5b      	lsrs	r3, r3, #13
 800844c:	f003 0307 	and.w	r3, r3, #7
 8008450:	4903      	ldr	r1, [pc, #12]	; (8008460 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008452:	5ccb      	ldrb	r3, [r1, r3]
 8008454:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008458:	4618      	mov	r0, r3
 800845a:	bd80      	pop	{r7, pc}
 800845c:	40023800 	.word	0x40023800
 8008460:	0800d4f4 	.word	0x0800d4f4

08008464 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b08c      	sub	sp, #48	; 0x30
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800846c:	2300      	movs	r3, #0
 800846e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8008470:	2300      	movs	r3, #0
 8008472:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8008474:	2300      	movs	r3, #0
 8008476:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8008478:	2300      	movs	r3, #0
 800847a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 800847c:	2300      	movs	r3, #0
 800847e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8008480:	2300      	movs	r3, #0
 8008482:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8008484:	2300      	movs	r3, #0
 8008486:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8008488:	2300      	movs	r3, #0
 800848a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 800848c:	2300      	movs	r3, #0
 800848e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f003 0301 	and.w	r3, r3, #1
 8008498:	2b00      	cmp	r3, #0
 800849a:	d010      	beq.n	80084be <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800849c:	4b6f      	ldr	r3, [pc, #444]	; (800865c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800849e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084a2:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084aa:	496c      	ldr	r1, [pc, #432]	; (800865c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80084ac:	4313      	orrs	r3, r2
 80084ae:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d101      	bne.n	80084be <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80084ba:	2301      	movs	r3, #1
 80084bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f003 0302 	and.w	r3, r3, #2
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d010      	beq.n	80084ec <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80084ca:	4b64      	ldr	r3, [pc, #400]	; (800865c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80084cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084d0:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084d8:	4960      	ldr	r1, [pc, #384]	; (800865c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80084da:	4313      	orrs	r3, r2
 80084dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d101      	bne.n	80084ec <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80084e8:	2301      	movs	r3, #1
 80084ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f003 0304 	and.w	r3, r3, #4
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d017      	beq.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80084f8:	4b58      	ldr	r3, [pc, #352]	; (800865c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80084fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084fe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008506:	4955      	ldr	r1, [pc, #340]	; (800865c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008508:	4313      	orrs	r3, r2
 800850a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008512:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008516:	d101      	bne.n	800851c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8008518:	2301      	movs	r3, #1
 800851a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008520:	2b00      	cmp	r3, #0
 8008522:	d101      	bne.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8008524:	2301      	movs	r3, #1
 8008526:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f003 0308 	and.w	r3, r3, #8
 8008530:	2b00      	cmp	r3, #0
 8008532:	d017      	beq.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008534:	4b49      	ldr	r3, [pc, #292]	; (800865c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008536:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800853a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008542:	4946      	ldr	r1, [pc, #280]	; (800865c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008544:	4313      	orrs	r3, r2
 8008546:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800854e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008552:	d101      	bne.n	8008558 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8008554:	2301      	movs	r3, #1
 8008556:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800855c:	2b00      	cmp	r3, #0
 800855e:	d101      	bne.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8008560:	2301      	movs	r3, #1
 8008562:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f003 0320 	and.w	r3, r3, #32
 800856c:	2b00      	cmp	r3, #0
 800856e:	f000 808a 	beq.w	8008686 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008572:	2300      	movs	r3, #0
 8008574:	60bb      	str	r3, [r7, #8]
 8008576:	4b39      	ldr	r3, [pc, #228]	; (800865c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800857a:	4a38      	ldr	r2, [pc, #224]	; (800865c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800857c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008580:	6413      	str	r3, [r2, #64]	; 0x40
 8008582:	4b36      	ldr	r3, [pc, #216]	; (800865c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008586:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800858a:	60bb      	str	r3, [r7, #8]
 800858c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800858e:	4b34      	ldr	r3, [pc, #208]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	4a33      	ldr	r2, [pc, #204]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8008594:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008598:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800859a:	f7fc f8f3 	bl	8004784 <HAL_GetTick>
 800859e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80085a0:	e008      	b.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80085a2:	f7fc f8ef 	bl	8004784 <HAL_GetTick>
 80085a6:	4602      	mov	r2, r0
 80085a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085aa:	1ad3      	subs	r3, r2, r3
 80085ac:	2b02      	cmp	r3, #2
 80085ae:	d901      	bls.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80085b0:	2303      	movs	r3, #3
 80085b2:	e278      	b.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80085b4:	4b2a      	ldr	r3, [pc, #168]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d0f0      	beq.n	80085a2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80085c0:	4b26      	ldr	r3, [pc, #152]	; (800865c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80085c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80085c8:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80085ca:	6a3b      	ldr	r3, [r7, #32]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d02f      	beq.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80085d8:	6a3a      	ldr	r2, [r7, #32]
 80085da:	429a      	cmp	r2, r3
 80085dc:	d028      	beq.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80085de:	4b1f      	ldr	r3, [pc, #124]	; (800865c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80085e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80085e6:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80085e8:	4b1e      	ldr	r3, [pc, #120]	; (8008664 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80085ea:	2201      	movs	r2, #1
 80085ec:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80085ee:	4b1d      	ldr	r3, [pc, #116]	; (8008664 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80085f0:	2200      	movs	r2, #0
 80085f2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80085f4:	4a19      	ldr	r2, [pc, #100]	; (800865c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80085f6:	6a3b      	ldr	r3, [r7, #32]
 80085f8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80085fa:	4b18      	ldr	r3, [pc, #96]	; (800865c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80085fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085fe:	f003 0301 	and.w	r3, r3, #1
 8008602:	2b01      	cmp	r3, #1
 8008604:	d114      	bne.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8008606:	f7fc f8bd 	bl	8004784 <HAL_GetTick>
 800860a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800860c:	e00a      	b.n	8008624 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800860e:	f7fc f8b9 	bl	8004784 <HAL_GetTick>
 8008612:	4602      	mov	r2, r0
 8008614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008616:	1ad3      	subs	r3, r2, r3
 8008618:	f241 3288 	movw	r2, #5000	; 0x1388
 800861c:	4293      	cmp	r3, r2
 800861e:	d901      	bls.n	8008624 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8008620:	2303      	movs	r3, #3
 8008622:	e240      	b.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008624:	4b0d      	ldr	r3, [pc, #52]	; (800865c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008626:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008628:	f003 0302 	and.w	r3, r3, #2
 800862c:	2b00      	cmp	r3, #0
 800862e:	d0ee      	beq.n	800860e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008634:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008638:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800863c:	d114      	bne.n	8008668 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800863e:	4b07      	ldr	r3, [pc, #28]	; (800865c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008640:	689b      	ldr	r3, [r3, #8]
 8008642:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800864a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800864e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008652:	4902      	ldr	r1, [pc, #8]	; (800865c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008654:	4313      	orrs	r3, r2
 8008656:	608b      	str	r3, [r1, #8]
 8008658:	e00c      	b.n	8008674 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800865a:	bf00      	nop
 800865c:	40023800 	.word	0x40023800
 8008660:	40007000 	.word	0x40007000
 8008664:	42470e40 	.word	0x42470e40
 8008668:	4b4a      	ldr	r3, [pc, #296]	; (8008794 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800866a:	689b      	ldr	r3, [r3, #8]
 800866c:	4a49      	ldr	r2, [pc, #292]	; (8008794 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800866e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008672:	6093      	str	r3, [r2, #8]
 8008674:	4b47      	ldr	r3, [pc, #284]	; (8008794 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008676:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800867c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008680:	4944      	ldr	r1, [pc, #272]	; (8008794 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008682:	4313      	orrs	r3, r2
 8008684:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f003 0310 	and.w	r3, r3, #16
 800868e:	2b00      	cmp	r3, #0
 8008690:	d004      	beq.n	800869c <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8008698:	4b3f      	ldr	r3, [pc, #252]	; (8008798 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800869a:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d00a      	beq.n	80086be <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80086a8:	4b3a      	ldr	r3, [pc, #232]	; (8008794 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80086aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80086ae:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086b6:	4937      	ldr	r1, [pc, #220]	; (8008794 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80086b8:	4313      	orrs	r3, r2
 80086ba:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d00a      	beq.n	80086e0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80086ca:	4b32      	ldr	r3, [pc, #200]	; (8008794 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80086cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80086d0:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80086d8:	492e      	ldr	r1, [pc, #184]	; (8008794 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80086da:	4313      	orrs	r3, r2
 80086dc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d011      	beq.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80086ec:	4b29      	ldr	r3, [pc, #164]	; (8008794 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80086ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80086f2:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086fa:	4926      	ldr	r1, [pc, #152]	; (8008794 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80086fc:	4313      	orrs	r3, r2
 80086fe:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008706:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800870a:	d101      	bne.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 800870c:	2301      	movs	r3, #1
 800870e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008718:	2b00      	cmp	r3, #0
 800871a:	d00a      	beq.n	8008732 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800871c:	4b1d      	ldr	r3, [pc, #116]	; (8008794 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800871e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008722:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800872a:	491a      	ldr	r1, [pc, #104]	; (8008794 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800872c:	4313      	orrs	r3, r2
 800872e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800873a:	2b00      	cmp	r3, #0
 800873c:	d011      	beq.n	8008762 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800873e:	4b15      	ldr	r3, [pc, #84]	; (8008794 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008740:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008744:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800874c:	4911      	ldr	r1, [pc, #68]	; (8008794 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800874e:	4313      	orrs	r3, r2
 8008750:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008758:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800875c:	d101      	bne.n	8008762 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800875e:	2301      	movs	r3, #1
 8008760:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8008762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008764:	2b01      	cmp	r3, #1
 8008766:	d005      	beq.n	8008774 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008770:	f040 80ff 	bne.w	8008972 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008774:	4b09      	ldr	r3, [pc, #36]	; (800879c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008776:	2200      	movs	r2, #0
 8008778:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800877a:	f7fc f803 	bl	8004784 <HAL_GetTick>
 800877e:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008780:	e00e      	b.n	80087a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008782:	f7fb ffff 	bl	8004784 <HAL_GetTick>
 8008786:	4602      	mov	r2, r0
 8008788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800878a:	1ad3      	subs	r3, r2, r3
 800878c:	2b02      	cmp	r3, #2
 800878e:	d907      	bls.n	80087a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008790:	2303      	movs	r3, #3
 8008792:	e188      	b.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8008794:	40023800 	.word	0x40023800
 8008798:	424711e0 	.word	0x424711e0
 800879c:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80087a0:	4b7e      	ldr	r3, [pc, #504]	; (800899c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d1ea      	bne.n	8008782 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f003 0301 	and.w	r3, r3, #1
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d003      	beq.n	80087c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d009      	beq.n	80087d4 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d028      	beq.n	800881e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d124      	bne.n	800881e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80087d4:	4b71      	ldr	r3, [pc, #452]	; (800899c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80087d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087da:	0c1b      	lsrs	r3, r3, #16
 80087dc:	f003 0303 	and.w	r3, r3, #3
 80087e0:	3301      	adds	r3, #1
 80087e2:	005b      	lsls	r3, r3, #1
 80087e4:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80087e6:	4b6d      	ldr	r3, [pc, #436]	; (800899c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80087e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087ec:	0e1b      	lsrs	r3, r3, #24
 80087ee:	f003 030f 	and.w	r3, r3, #15
 80087f2:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	685a      	ldr	r2, [r3, #4]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	689b      	ldr	r3, [r3, #8]
 80087fc:	019b      	lsls	r3, r3, #6
 80087fe:	431a      	orrs	r2, r3
 8008800:	69fb      	ldr	r3, [r7, #28]
 8008802:	085b      	lsrs	r3, r3, #1
 8008804:	3b01      	subs	r3, #1
 8008806:	041b      	lsls	r3, r3, #16
 8008808:	431a      	orrs	r2, r3
 800880a:	69bb      	ldr	r3, [r7, #24]
 800880c:	061b      	lsls	r3, r3, #24
 800880e:	431a      	orrs	r2, r3
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	695b      	ldr	r3, [r3, #20]
 8008814:	071b      	lsls	r3, r3, #28
 8008816:	4961      	ldr	r1, [pc, #388]	; (800899c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008818:	4313      	orrs	r3, r2
 800881a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f003 0304 	and.w	r3, r3, #4
 8008826:	2b00      	cmp	r3, #0
 8008828:	d004      	beq.n	8008834 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800882e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008832:	d00a      	beq.n	800884a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800883c:	2b00      	cmp	r3, #0
 800883e:	d035      	beq.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008844:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008848:	d130      	bne.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800884a:	4b54      	ldr	r3, [pc, #336]	; (800899c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800884c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008850:	0c1b      	lsrs	r3, r3, #16
 8008852:	f003 0303 	and.w	r3, r3, #3
 8008856:	3301      	adds	r3, #1
 8008858:	005b      	lsls	r3, r3, #1
 800885a:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800885c:	4b4f      	ldr	r3, [pc, #316]	; (800899c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800885e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008862:	0f1b      	lsrs	r3, r3, #28
 8008864:	f003 0307 	and.w	r3, r3, #7
 8008868:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	685a      	ldr	r2, [r3, #4]
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	689b      	ldr	r3, [r3, #8]
 8008872:	019b      	lsls	r3, r3, #6
 8008874:	431a      	orrs	r2, r3
 8008876:	69fb      	ldr	r3, [r7, #28]
 8008878:	085b      	lsrs	r3, r3, #1
 800887a:	3b01      	subs	r3, #1
 800887c:	041b      	lsls	r3, r3, #16
 800887e:	431a      	orrs	r2, r3
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	691b      	ldr	r3, [r3, #16]
 8008884:	061b      	lsls	r3, r3, #24
 8008886:	431a      	orrs	r2, r3
 8008888:	697b      	ldr	r3, [r7, #20]
 800888a:	071b      	lsls	r3, r3, #28
 800888c:	4943      	ldr	r1, [pc, #268]	; (800899c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800888e:	4313      	orrs	r3, r2
 8008890:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008894:	4b41      	ldr	r3, [pc, #260]	; (800899c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008896:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800889a:	f023 021f 	bic.w	r2, r3, #31
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088a2:	3b01      	subs	r3, #1
 80088a4:	493d      	ldr	r1, [pc, #244]	; (800899c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80088a6:	4313      	orrs	r3, r2
 80088a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d029      	beq.n	800890c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80088c0:	d124      	bne.n	800890c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80088c2:	4b36      	ldr	r3, [pc, #216]	; (800899c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80088c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80088c8:	0c1b      	lsrs	r3, r3, #16
 80088ca:	f003 0303 	and.w	r3, r3, #3
 80088ce:	3301      	adds	r3, #1
 80088d0:	005b      	lsls	r3, r3, #1
 80088d2:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80088d4:	4b31      	ldr	r3, [pc, #196]	; (800899c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80088d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80088da:	0f1b      	lsrs	r3, r3, #28
 80088dc:	f003 0307 	and.w	r3, r3, #7
 80088e0:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	685a      	ldr	r2, [r3, #4]
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	689b      	ldr	r3, [r3, #8]
 80088ea:	019b      	lsls	r3, r3, #6
 80088ec:	431a      	orrs	r2, r3
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	68db      	ldr	r3, [r3, #12]
 80088f2:	085b      	lsrs	r3, r3, #1
 80088f4:	3b01      	subs	r3, #1
 80088f6:	041b      	lsls	r3, r3, #16
 80088f8:	431a      	orrs	r2, r3
 80088fa:	69bb      	ldr	r3, [r7, #24]
 80088fc:	061b      	lsls	r3, r3, #24
 80088fe:	431a      	orrs	r2, r3
 8008900:	697b      	ldr	r3, [r7, #20]
 8008902:	071b      	lsls	r3, r3, #28
 8008904:	4925      	ldr	r1, [pc, #148]	; (800899c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008906:	4313      	orrs	r3, r2
 8008908:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008914:	2b00      	cmp	r3, #0
 8008916:	d016      	beq.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	685a      	ldr	r2, [r3, #4]
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	689b      	ldr	r3, [r3, #8]
 8008920:	019b      	lsls	r3, r3, #6
 8008922:	431a      	orrs	r2, r3
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	68db      	ldr	r3, [r3, #12]
 8008928:	085b      	lsrs	r3, r3, #1
 800892a:	3b01      	subs	r3, #1
 800892c:	041b      	lsls	r3, r3, #16
 800892e:	431a      	orrs	r2, r3
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	691b      	ldr	r3, [r3, #16]
 8008934:	061b      	lsls	r3, r3, #24
 8008936:	431a      	orrs	r2, r3
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	695b      	ldr	r3, [r3, #20]
 800893c:	071b      	lsls	r3, r3, #28
 800893e:	4917      	ldr	r1, [pc, #92]	; (800899c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008940:	4313      	orrs	r3, r2
 8008942:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008946:	4b16      	ldr	r3, [pc, #88]	; (80089a0 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8008948:	2201      	movs	r2, #1
 800894a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800894c:	f7fb ff1a 	bl	8004784 <HAL_GetTick>
 8008950:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008952:	e008      	b.n	8008966 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008954:	f7fb ff16 	bl	8004784 <HAL_GetTick>
 8008958:	4602      	mov	r2, r0
 800895a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800895c:	1ad3      	subs	r3, r2, r3
 800895e:	2b02      	cmp	r3, #2
 8008960:	d901      	bls.n	8008966 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008962:	2303      	movs	r3, #3
 8008964:	e09f      	b.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008966:	4b0d      	ldr	r3, [pc, #52]	; (800899c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800896e:	2b00      	cmp	r3, #0
 8008970:	d0f0      	beq.n	8008954 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8008972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008974:	2b01      	cmp	r3, #1
 8008976:	f040 8095 	bne.w	8008aa4 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800897a:	4b0a      	ldr	r3, [pc, #40]	; (80089a4 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800897c:	2200      	movs	r2, #0
 800897e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008980:	f7fb ff00 	bl	8004784 <HAL_GetTick>
 8008984:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008986:	e00f      	b.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8008988:	f7fb fefc 	bl	8004784 <HAL_GetTick>
 800898c:	4602      	mov	r2, r0
 800898e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008990:	1ad3      	subs	r3, r2, r3
 8008992:	2b02      	cmp	r3, #2
 8008994:	d908      	bls.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008996:	2303      	movs	r3, #3
 8008998:	e085      	b.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x642>
 800899a:	bf00      	nop
 800899c:	40023800 	.word	0x40023800
 80089a0:	42470068 	.word	0x42470068
 80089a4:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80089a8:	4b41      	ldr	r3, [pc, #260]	; (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80089b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80089b4:	d0e8      	beq.n	8008988 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f003 0304 	and.w	r3, r3, #4
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d003      	beq.n	80089ca <HAL_RCCEx_PeriphCLKConfig+0x566>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d009      	beq.n	80089de <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d02b      	beq.n	8008a2e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d127      	bne.n	8008a2e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80089de:	4b34      	ldr	r3, [pc, #208]	; (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80089e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089e4:	0c1b      	lsrs	r3, r3, #16
 80089e6:	f003 0303 	and.w	r3, r3, #3
 80089ea:	3301      	adds	r3, #1
 80089ec:	005b      	lsls	r3, r3, #1
 80089ee:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	699a      	ldr	r2, [r3, #24]
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	69db      	ldr	r3, [r3, #28]
 80089f8:	019b      	lsls	r3, r3, #6
 80089fa:	431a      	orrs	r2, r3
 80089fc:	693b      	ldr	r3, [r7, #16]
 80089fe:	085b      	lsrs	r3, r3, #1
 8008a00:	3b01      	subs	r3, #1
 8008a02:	041b      	lsls	r3, r3, #16
 8008a04:	431a      	orrs	r2, r3
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a0a:	061b      	lsls	r3, r3, #24
 8008a0c:	4928      	ldr	r1, [pc, #160]	; (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008a0e:	4313      	orrs	r3, r2
 8008a10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008a14:	4b26      	ldr	r3, [pc, #152]	; (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008a16:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008a1a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a22:	3b01      	subs	r3, #1
 8008a24:	021b      	lsls	r3, r3, #8
 8008a26:	4922      	ldr	r1, [pc, #136]	; (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008a28:	4313      	orrs	r3, r2
 8008a2a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d01d      	beq.n	8008a76 <HAL_RCCEx_PeriphCLKConfig+0x612>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008a42:	d118      	bne.n	8008a76 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008a44:	4b1a      	ldr	r3, [pc, #104]	; (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a4a:	0e1b      	lsrs	r3, r3, #24
 8008a4c:	f003 030f 	and.w	r3, r3, #15
 8008a50:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	699a      	ldr	r2, [r3, #24]
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	69db      	ldr	r3, [r3, #28]
 8008a5a:	019b      	lsls	r3, r3, #6
 8008a5c:	431a      	orrs	r2, r3
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6a1b      	ldr	r3, [r3, #32]
 8008a62:	085b      	lsrs	r3, r3, #1
 8008a64:	3b01      	subs	r3, #1
 8008a66:	041b      	lsls	r3, r3, #16
 8008a68:	431a      	orrs	r2, r3
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	061b      	lsls	r3, r3, #24
 8008a6e:	4910      	ldr	r1, [pc, #64]	; (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008a70:	4313      	orrs	r3, r2
 8008a72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008a76:	4b0f      	ldr	r3, [pc, #60]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8008a78:	2201      	movs	r2, #1
 8008a7a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008a7c:	f7fb fe82 	bl	8004784 <HAL_GetTick>
 8008a80:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008a82:	e008      	b.n	8008a96 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8008a84:	f7fb fe7e 	bl	8004784 <HAL_GetTick>
 8008a88:	4602      	mov	r2, r0
 8008a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a8c:	1ad3      	subs	r3, r2, r3
 8008a8e:	2b02      	cmp	r3, #2
 8008a90:	d901      	bls.n	8008a96 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008a92:	2303      	movs	r3, #3
 8008a94:	e007      	b.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008a96:	4b06      	ldr	r3, [pc, #24]	; (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008a9e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008aa2:	d1ef      	bne.n	8008a84 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8008aa4:	2300      	movs	r3, #0
}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	3730      	adds	r7, #48	; 0x30
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bd80      	pop	{r7, pc}
 8008aae:	bf00      	nop
 8008ab0:	40023800 	.word	0x40023800
 8008ab4:	42470070 	.word	0x42470070

08008ab8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008ab8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008abc:	b0ae      	sub	sp, #184	; 0xb8
 8008abe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8008acc:	2300      	movs	r3, #0
 8008ace:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8008ad8:	2300      	movs	r3, #0
 8008ada:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008ade:	4bcb      	ldr	r3, [pc, #812]	; (8008e0c <HAL_RCC_GetSysClockFreq+0x354>)
 8008ae0:	689b      	ldr	r3, [r3, #8]
 8008ae2:	f003 030c 	and.w	r3, r3, #12
 8008ae6:	2b0c      	cmp	r3, #12
 8008ae8:	f200 8206 	bhi.w	8008ef8 <HAL_RCC_GetSysClockFreq+0x440>
 8008aec:	a201      	add	r2, pc, #4	; (adr r2, 8008af4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8008aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008af2:	bf00      	nop
 8008af4:	08008b29 	.word	0x08008b29
 8008af8:	08008ef9 	.word	0x08008ef9
 8008afc:	08008ef9 	.word	0x08008ef9
 8008b00:	08008ef9 	.word	0x08008ef9
 8008b04:	08008b31 	.word	0x08008b31
 8008b08:	08008ef9 	.word	0x08008ef9
 8008b0c:	08008ef9 	.word	0x08008ef9
 8008b10:	08008ef9 	.word	0x08008ef9
 8008b14:	08008b39 	.word	0x08008b39
 8008b18:	08008ef9 	.word	0x08008ef9
 8008b1c:	08008ef9 	.word	0x08008ef9
 8008b20:	08008ef9 	.word	0x08008ef9
 8008b24:	08008d29 	.word	0x08008d29
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008b28:	4bb9      	ldr	r3, [pc, #740]	; (8008e10 <HAL_RCC_GetSysClockFreq+0x358>)
 8008b2a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8008b2e:	e1e7      	b.n	8008f00 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008b30:	4bb8      	ldr	r3, [pc, #736]	; (8008e14 <HAL_RCC_GetSysClockFreq+0x35c>)
 8008b32:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008b36:	e1e3      	b.n	8008f00 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008b38:	4bb4      	ldr	r3, [pc, #720]	; (8008e0c <HAL_RCC_GetSysClockFreq+0x354>)
 8008b3a:	685b      	ldr	r3, [r3, #4]
 8008b3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008b40:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008b44:	4bb1      	ldr	r3, [pc, #708]	; (8008e0c <HAL_RCC_GetSysClockFreq+0x354>)
 8008b46:	685b      	ldr	r3, [r3, #4]
 8008b48:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d071      	beq.n	8008c34 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008b50:	4bae      	ldr	r3, [pc, #696]	; (8008e0c <HAL_RCC_GetSysClockFreq+0x354>)
 8008b52:	685b      	ldr	r3, [r3, #4]
 8008b54:	099b      	lsrs	r3, r3, #6
 8008b56:	2200      	movs	r2, #0
 8008b58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008b5c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8008b60:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008b64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b68:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008b72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008b76:	4622      	mov	r2, r4
 8008b78:	462b      	mov	r3, r5
 8008b7a:	f04f 0000 	mov.w	r0, #0
 8008b7e:	f04f 0100 	mov.w	r1, #0
 8008b82:	0159      	lsls	r1, r3, #5
 8008b84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008b88:	0150      	lsls	r0, r2, #5
 8008b8a:	4602      	mov	r2, r0
 8008b8c:	460b      	mov	r3, r1
 8008b8e:	4621      	mov	r1, r4
 8008b90:	1a51      	subs	r1, r2, r1
 8008b92:	6439      	str	r1, [r7, #64]	; 0x40
 8008b94:	4629      	mov	r1, r5
 8008b96:	eb63 0301 	sbc.w	r3, r3, r1
 8008b9a:	647b      	str	r3, [r7, #68]	; 0x44
 8008b9c:	f04f 0200 	mov.w	r2, #0
 8008ba0:	f04f 0300 	mov.w	r3, #0
 8008ba4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8008ba8:	4649      	mov	r1, r9
 8008baa:	018b      	lsls	r3, r1, #6
 8008bac:	4641      	mov	r1, r8
 8008bae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008bb2:	4641      	mov	r1, r8
 8008bb4:	018a      	lsls	r2, r1, #6
 8008bb6:	4641      	mov	r1, r8
 8008bb8:	1a51      	subs	r1, r2, r1
 8008bba:	63b9      	str	r1, [r7, #56]	; 0x38
 8008bbc:	4649      	mov	r1, r9
 8008bbe:	eb63 0301 	sbc.w	r3, r3, r1
 8008bc2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008bc4:	f04f 0200 	mov.w	r2, #0
 8008bc8:	f04f 0300 	mov.w	r3, #0
 8008bcc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8008bd0:	4649      	mov	r1, r9
 8008bd2:	00cb      	lsls	r3, r1, #3
 8008bd4:	4641      	mov	r1, r8
 8008bd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008bda:	4641      	mov	r1, r8
 8008bdc:	00ca      	lsls	r2, r1, #3
 8008bde:	4610      	mov	r0, r2
 8008be0:	4619      	mov	r1, r3
 8008be2:	4603      	mov	r3, r0
 8008be4:	4622      	mov	r2, r4
 8008be6:	189b      	adds	r3, r3, r2
 8008be8:	633b      	str	r3, [r7, #48]	; 0x30
 8008bea:	462b      	mov	r3, r5
 8008bec:	460a      	mov	r2, r1
 8008bee:	eb42 0303 	adc.w	r3, r2, r3
 8008bf2:	637b      	str	r3, [r7, #52]	; 0x34
 8008bf4:	f04f 0200 	mov.w	r2, #0
 8008bf8:	f04f 0300 	mov.w	r3, #0
 8008bfc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8008c00:	4629      	mov	r1, r5
 8008c02:	024b      	lsls	r3, r1, #9
 8008c04:	4621      	mov	r1, r4
 8008c06:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008c0a:	4621      	mov	r1, r4
 8008c0c:	024a      	lsls	r2, r1, #9
 8008c0e:	4610      	mov	r0, r2
 8008c10:	4619      	mov	r1, r3
 8008c12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008c16:	2200      	movs	r2, #0
 8008c18:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008c1c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008c20:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8008c24:	f7f7 fbac 	bl	8000380 <__aeabi_uldivmod>
 8008c28:	4602      	mov	r2, r0
 8008c2a:	460b      	mov	r3, r1
 8008c2c:	4613      	mov	r3, r2
 8008c2e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008c32:	e067      	b.n	8008d04 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008c34:	4b75      	ldr	r3, [pc, #468]	; (8008e0c <HAL_RCC_GetSysClockFreq+0x354>)
 8008c36:	685b      	ldr	r3, [r3, #4]
 8008c38:	099b      	lsrs	r3, r3, #6
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008c40:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8008c44:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008c48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c4c:	67bb      	str	r3, [r7, #120]	; 0x78
 8008c4e:	2300      	movs	r3, #0
 8008c50:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008c52:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8008c56:	4622      	mov	r2, r4
 8008c58:	462b      	mov	r3, r5
 8008c5a:	f04f 0000 	mov.w	r0, #0
 8008c5e:	f04f 0100 	mov.w	r1, #0
 8008c62:	0159      	lsls	r1, r3, #5
 8008c64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008c68:	0150      	lsls	r0, r2, #5
 8008c6a:	4602      	mov	r2, r0
 8008c6c:	460b      	mov	r3, r1
 8008c6e:	4621      	mov	r1, r4
 8008c70:	1a51      	subs	r1, r2, r1
 8008c72:	62b9      	str	r1, [r7, #40]	; 0x28
 8008c74:	4629      	mov	r1, r5
 8008c76:	eb63 0301 	sbc.w	r3, r3, r1
 8008c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008c7c:	f04f 0200 	mov.w	r2, #0
 8008c80:	f04f 0300 	mov.w	r3, #0
 8008c84:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8008c88:	4649      	mov	r1, r9
 8008c8a:	018b      	lsls	r3, r1, #6
 8008c8c:	4641      	mov	r1, r8
 8008c8e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008c92:	4641      	mov	r1, r8
 8008c94:	018a      	lsls	r2, r1, #6
 8008c96:	4641      	mov	r1, r8
 8008c98:	ebb2 0a01 	subs.w	sl, r2, r1
 8008c9c:	4649      	mov	r1, r9
 8008c9e:	eb63 0b01 	sbc.w	fp, r3, r1
 8008ca2:	f04f 0200 	mov.w	r2, #0
 8008ca6:	f04f 0300 	mov.w	r3, #0
 8008caa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008cae:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008cb2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008cb6:	4692      	mov	sl, r2
 8008cb8:	469b      	mov	fp, r3
 8008cba:	4623      	mov	r3, r4
 8008cbc:	eb1a 0303 	adds.w	r3, sl, r3
 8008cc0:	623b      	str	r3, [r7, #32]
 8008cc2:	462b      	mov	r3, r5
 8008cc4:	eb4b 0303 	adc.w	r3, fp, r3
 8008cc8:	627b      	str	r3, [r7, #36]	; 0x24
 8008cca:	f04f 0200 	mov.w	r2, #0
 8008cce:	f04f 0300 	mov.w	r3, #0
 8008cd2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8008cd6:	4629      	mov	r1, r5
 8008cd8:	028b      	lsls	r3, r1, #10
 8008cda:	4621      	mov	r1, r4
 8008cdc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008ce0:	4621      	mov	r1, r4
 8008ce2:	028a      	lsls	r2, r1, #10
 8008ce4:	4610      	mov	r0, r2
 8008ce6:	4619      	mov	r1, r3
 8008ce8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008cec:	2200      	movs	r2, #0
 8008cee:	673b      	str	r3, [r7, #112]	; 0x70
 8008cf0:	677a      	str	r2, [r7, #116]	; 0x74
 8008cf2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8008cf6:	f7f7 fb43 	bl	8000380 <__aeabi_uldivmod>
 8008cfa:	4602      	mov	r2, r0
 8008cfc:	460b      	mov	r3, r1
 8008cfe:	4613      	mov	r3, r2
 8008d00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008d04:	4b41      	ldr	r3, [pc, #260]	; (8008e0c <HAL_RCC_GetSysClockFreq+0x354>)
 8008d06:	685b      	ldr	r3, [r3, #4]
 8008d08:	0c1b      	lsrs	r3, r3, #16
 8008d0a:	f003 0303 	and.w	r3, r3, #3
 8008d0e:	3301      	adds	r3, #1
 8008d10:	005b      	lsls	r3, r3, #1
 8008d12:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8008d16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008d1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d22:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008d26:	e0eb      	b.n	8008f00 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008d28:	4b38      	ldr	r3, [pc, #224]	; (8008e0c <HAL_RCC_GetSysClockFreq+0x354>)
 8008d2a:	685b      	ldr	r3, [r3, #4]
 8008d2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008d30:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008d34:	4b35      	ldr	r3, [pc, #212]	; (8008e0c <HAL_RCC_GetSysClockFreq+0x354>)
 8008d36:	685b      	ldr	r3, [r3, #4]
 8008d38:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d06b      	beq.n	8008e18 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008d40:	4b32      	ldr	r3, [pc, #200]	; (8008e0c <HAL_RCC_GetSysClockFreq+0x354>)
 8008d42:	685b      	ldr	r3, [r3, #4]
 8008d44:	099b      	lsrs	r3, r3, #6
 8008d46:	2200      	movs	r2, #0
 8008d48:	66bb      	str	r3, [r7, #104]	; 0x68
 8008d4a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008d4c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008d4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d52:	663b      	str	r3, [r7, #96]	; 0x60
 8008d54:	2300      	movs	r3, #0
 8008d56:	667b      	str	r3, [r7, #100]	; 0x64
 8008d58:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8008d5c:	4622      	mov	r2, r4
 8008d5e:	462b      	mov	r3, r5
 8008d60:	f04f 0000 	mov.w	r0, #0
 8008d64:	f04f 0100 	mov.w	r1, #0
 8008d68:	0159      	lsls	r1, r3, #5
 8008d6a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008d6e:	0150      	lsls	r0, r2, #5
 8008d70:	4602      	mov	r2, r0
 8008d72:	460b      	mov	r3, r1
 8008d74:	4621      	mov	r1, r4
 8008d76:	1a51      	subs	r1, r2, r1
 8008d78:	61b9      	str	r1, [r7, #24]
 8008d7a:	4629      	mov	r1, r5
 8008d7c:	eb63 0301 	sbc.w	r3, r3, r1
 8008d80:	61fb      	str	r3, [r7, #28]
 8008d82:	f04f 0200 	mov.w	r2, #0
 8008d86:	f04f 0300 	mov.w	r3, #0
 8008d8a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8008d8e:	4659      	mov	r1, fp
 8008d90:	018b      	lsls	r3, r1, #6
 8008d92:	4651      	mov	r1, sl
 8008d94:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008d98:	4651      	mov	r1, sl
 8008d9a:	018a      	lsls	r2, r1, #6
 8008d9c:	4651      	mov	r1, sl
 8008d9e:	ebb2 0801 	subs.w	r8, r2, r1
 8008da2:	4659      	mov	r1, fp
 8008da4:	eb63 0901 	sbc.w	r9, r3, r1
 8008da8:	f04f 0200 	mov.w	r2, #0
 8008dac:	f04f 0300 	mov.w	r3, #0
 8008db0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008db4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008db8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008dbc:	4690      	mov	r8, r2
 8008dbe:	4699      	mov	r9, r3
 8008dc0:	4623      	mov	r3, r4
 8008dc2:	eb18 0303 	adds.w	r3, r8, r3
 8008dc6:	613b      	str	r3, [r7, #16]
 8008dc8:	462b      	mov	r3, r5
 8008dca:	eb49 0303 	adc.w	r3, r9, r3
 8008dce:	617b      	str	r3, [r7, #20]
 8008dd0:	f04f 0200 	mov.w	r2, #0
 8008dd4:	f04f 0300 	mov.w	r3, #0
 8008dd8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8008ddc:	4629      	mov	r1, r5
 8008dde:	024b      	lsls	r3, r1, #9
 8008de0:	4621      	mov	r1, r4
 8008de2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008de6:	4621      	mov	r1, r4
 8008de8:	024a      	lsls	r2, r1, #9
 8008dea:	4610      	mov	r0, r2
 8008dec:	4619      	mov	r1, r3
 8008dee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008df2:	2200      	movs	r2, #0
 8008df4:	65bb      	str	r3, [r7, #88]	; 0x58
 8008df6:	65fa      	str	r2, [r7, #92]	; 0x5c
 8008df8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008dfc:	f7f7 fac0 	bl	8000380 <__aeabi_uldivmod>
 8008e00:	4602      	mov	r2, r0
 8008e02:	460b      	mov	r3, r1
 8008e04:	4613      	mov	r3, r2
 8008e06:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008e0a:	e065      	b.n	8008ed8 <HAL_RCC_GetSysClockFreq+0x420>
 8008e0c:	40023800 	.word	0x40023800
 8008e10:	00f42400 	.word	0x00f42400
 8008e14:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008e18:	4b3d      	ldr	r3, [pc, #244]	; (8008f10 <HAL_RCC_GetSysClockFreq+0x458>)
 8008e1a:	685b      	ldr	r3, [r3, #4]
 8008e1c:	099b      	lsrs	r3, r3, #6
 8008e1e:	2200      	movs	r2, #0
 8008e20:	4618      	mov	r0, r3
 8008e22:	4611      	mov	r1, r2
 8008e24:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008e28:	653b      	str	r3, [r7, #80]	; 0x50
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	657b      	str	r3, [r7, #84]	; 0x54
 8008e2e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8008e32:	4642      	mov	r2, r8
 8008e34:	464b      	mov	r3, r9
 8008e36:	f04f 0000 	mov.w	r0, #0
 8008e3a:	f04f 0100 	mov.w	r1, #0
 8008e3e:	0159      	lsls	r1, r3, #5
 8008e40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008e44:	0150      	lsls	r0, r2, #5
 8008e46:	4602      	mov	r2, r0
 8008e48:	460b      	mov	r3, r1
 8008e4a:	4641      	mov	r1, r8
 8008e4c:	1a51      	subs	r1, r2, r1
 8008e4e:	60b9      	str	r1, [r7, #8]
 8008e50:	4649      	mov	r1, r9
 8008e52:	eb63 0301 	sbc.w	r3, r3, r1
 8008e56:	60fb      	str	r3, [r7, #12]
 8008e58:	f04f 0200 	mov.w	r2, #0
 8008e5c:	f04f 0300 	mov.w	r3, #0
 8008e60:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8008e64:	4659      	mov	r1, fp
 8008e66:	018b      	lsls	r3, r1, #6
 8008e68:	4651      	mov	r1, sl
 8008e6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008e6e:	4651      	mov	r1, sl
 8008e70:	018a      	lsls	r2, r1, #6
 8008e72:	4651      	mov	r1, sl
 8008e74:	1a54      	subs	r4, r2, r1
 8008e76:	4659      	mov	r1, fp
 8008e78:	eb63 0501 	sbc.w	r5, r3, r1
 8008e7c:	f04f 0200 	mov.w	r2, #0
 8008e80:	f04f 0300 	mov.w	r3, #0
 8008e84:	00eb      	lsls	r3, r5, #3
 8008e86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008e8a:	00e2      	lsls	r2, r4, #3
 8008e8c:	4614      	mov	r4, r2
 8008e8e:	461d      	mov	r5, r3
 8008e90:	4643      	mov	r3, r8
 8008e92:	18e3      	adds	r3, r4, r3
 8008e94:	603b      	str	r3, [r7, #0]
 8008e96:	464b      	mov	r3, r9
 8008e98:	eb45 0303 	adc.w	r3, r5, r3
 8008e9c:	607b      	str	r3, [r7, #4]
 8008e9e:	f04f 0200 	mov.w	r2, #0
 8008ea2:	f04f 0300 	mov.w	r3, #0
 8008ea6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008eaa:	4629      	mov	r1, r5
 8008eac:	028b      	lsls	r3, r1, #10
 8008eae:	4621      	mov	r1, r4
 8008eb0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008eb4:	4621      	mov	r1, r4
 8008eb6:	028a      	lsls	r2, r1, #10
 8008eb8:	4610      	mov	r0, r2
 8008eba:	4619      	mov	r1, r3
 8008ebc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	64bb      	str	r3, [r7, #72]	; 0x48
 8008ec4:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008ec6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008eca:	f7f7 fa59 	bl	8000380 <__aeabi_uldivmod>
 8008ece:	4602      	mov	r2, r0
 8008ed0:	460b      	mov	r3, r1
 8008ed2:	4613      	mov	r3, r2
 8008ed4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8008ed8:	4b0d      	ldr	r3, [pc, #52]	; (8008f10 <HAL_RCC_GetSysClockFreq+0x458>)
 8008eda:	685b      	ldr	r3, [r3, #4]
 8008edc:	0f1b      	lsrs	r3, r3, #28
 8008ede:	f003 0307 	and.w	r3, r3, #7
 8008ee2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8008ee6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008eea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ef2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008ef6:	e003      	b.n	8008f00 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008ef8:	4b06      	ldr	r3, [pc, #24]	; (8008f14 <HAL_RCC_GetSysClockFreq+0x45c>)
 8008efa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008efe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008f00:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8008f04:	4618      	mov	r0, r3
 8008f06:	37b8      	adds	r7, #184	; 0xb8
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f0e:	bf00      	nop
 8008f10:	40023800 	.word	0x40023800
 8008f14:	00f42400 	.word	0x00f42400

08008f18 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b086      	sub	sp, #24
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d101      	bne.n	8008f2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008f26:	2301      	movs	r3, #1
 8008f28:	e28d      	b.n	8009446 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	f003 0301 	and.w	r3, r3, #1
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	f000 8083 	beq.w	800903e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8008f38:	4b94      	ldr	r3, [pc, #592]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8008f3a:	689b      	ldr	r3, [r3, #8]
 8008f3c:	f003 030c 	and.w	r3, r3, #12
 8008f40:	2b04      	cmp	r3, #4
 8008f42:	d019      	beq.n	8008f78 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008f44:	4b91      	ldr	r3, [pc, #580]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8008f46:	689b      	ldr	r3, [r3, #8]
 8008f48:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8008f4c:	2b08      	cmp	r3, #8
 8008f4e:	d106      	bne.n	8008f5e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008f50:	4b8e      	ldr	r3, [pc, #568]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8008f52:	685b      	ldr	r3, [r3, #4]
 8008f54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f58:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008f5c:	d00c      	beq.n	8008f78 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008f5e:	4b8b      	ldr	r3, [pc, #556]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8008f60:	689b      	ldr	r3, [r3, #8]
 8008f62:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008f66:	2b0c      	cmp	r3, #12
 8008f68:	d112      	bne.n	8008f90 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008f6a:	4b88      	ldr	r3, [pc, #544]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8008f6c:	685b      	ldr	r3, [r3, #4]
 8008f6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008f76:	d10b      	bne.n	8008f90 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f78:	4b84      	ldr	r3, [pc, #528]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d05b      	beq.n	800903c <HAL_RCC_OscConfig+0x124>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	685b      	ldr	r3, [r3, #4]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d157      	bne.n	800903c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	e25a      	b.n	8009446 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	685b      	ldr	r3, [r3, #4]
 8008f94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f98:	d106      	bne.n	8008fa8 <HAL_RCC_OscConfig+0x90>
 8008f9a:	4b7c      	ldr	r3, [pc, #496]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	4a7b      	ldr	r2, [pc, #492]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8008fa0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008fa4:	6013      	str	r3, [r2, #0]
 8008fa6:	e01d      	b.n	8008fe4 <HAL_RCC_OscConfig+0xcc>
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	685b      	ldr	r3, [r3, #4]
 8008fac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008fb0:	d10c      	bne.n	8008fcc <HAL_RCC_OscConfig+0xb4>
 8008fb2:	4b76      	ldr	r3, [pc, #472]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	4a75      	ldr	r2, [pc, #468]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8008fb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008fbc:	6013      	str	r3, [r2, #0]
 8008fbe:	4b73      	ldr	r3, [pc, #460]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	4a72      	ldr	r2, [pc, #456]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8008fc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008fc8:	6013      	str	r3, [r2, #0]
 8008fca:	e00b      	b.n	8008fe4 <HAL_RCC_OscConfig+0xcc>
 8008fcc:	4b6f      	ldr	r3, [pc, #444]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4a6e      	ldr	r2, [pc, #440]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8008fd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008fd6:	6013      	str	r3, [r2, #0]
 8008fd8:	4b6c      	ldr	r3, [pc, #432]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	4a6b      	ldr	r2, [pc, #428]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8008fde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008fe2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	685b      	ldr	r3, [r3, #4]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d013      	beq.n	8009014 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fec:	f7fb fbca 	bl	8004784 <HAL_GetTick>
 8008ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008ff2:	e008      	b.n	8009006 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008ff4:	f7fb fbc6 	bl	8004784 <HAL_GetTick>
 8008ff8:	4602      	mov	r2, r0
 8008ffa:	693b      	ldr	r3, [r7, #16]
 8008ffc:	1ad3      	subs	r3, r2, r3
 8008ffe:	2b64      	cmp	r3, #100	; 0x64
 8009000:	d901      	bls.n	8009006 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8009002:	2303      	movs	r3, #3
 8009004:	e21f      	b.n	8009446 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009006:	4b61      	ldr	r3, [pc, #388]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800900e:	2b00      	cmp	r3, #0
 8009010:	d0f0      	beq.n	8008ff4 <HAL_RCC_OscConfig+0xdc>
 8009012:	e014      	b.n	800903e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009014:	f7fb fbb6 	bl	8004784 <HAL_GetTick>
 8009018:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800901a:	e008      	b.n	800902e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800901c:	f7fb fbb2 	bl	8004784 <HAL_GetTick>
 8009020:	4602      	mov	r2, r0
 8009022:	693b      	ldr	r3, [r7, #16]
 8009024:	1ad3      	subs	r3, r2, r3
 8009026:	2b64      	cmp	r3, #100	; 0x64
 8009028:	d901      	bls.n	800902e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800902a:	2303      	movs	r3, #3
 800902c:	e20b      	b.n	8009446 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800902e:	4b57      	ldr	r3, [pc, #348]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009036:	2b00      	cmp	r3, #0
 8009038:	d1f0      	bne.n	800901c <HAL_RCC_OscConfig+0x104>
 800903a:	e000      	b.n	800903e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800903c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	f003 0302 	and.w	r3, r3, #2
 8009046:	2b00      	cmp	r3, #0
 8009048:	d06f      	beq.n	800912a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800904a:	4b50      	ldr	r3, [pc, #320]	; (800918c <HAL_RCC_OscConfig+0x274>)
 800904c:	689b      	ldr	r3, [r3, #8]
 800904e:	f003 030c 	and.w	r3, r3, #12
 8009052:	2b00      	cmp	r3, #0
 8009054:	d017      	beq.n	8009086 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8009056:	4b4d      	ldr	r3, [pc, #308]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8009058:	689b      	ldr	r3, [r3, #8]
 800905a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800905e:	2b08      	cmp	r3, #8
 8009060:	d105      	bne.n	800906e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8009062:	4b4a      	ldr	r3, [pc, #296]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8009064:	685b      	ldr	r3, [r3, #4]
 8009066:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800906a:	2b00      	cmp	r3, #0
 800906c:	d00b      	beq.n	8009086 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800906e:	4b47      	ldr	r3, [pc, #284]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8009070:	689b      	ldr	r3, [r3, #8]
 8009072:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8009076:	2b0c      	cmp	r3, #12
 8009078:	d11c      	bne.n	80090b4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800907a:	4b44      	ldr	r3, [pc, #272]	; (800918c <HAL_RCC_OscConfig+0x274>)
 800907c:	685b      	ldr	r3, [r3, #4]
 800907e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009082:	2b00      	cmp	r3, #0
 8009084:	d116      	bne.n	80090b4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009086:	4b41      	ldr	r3, [pc, #260]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	f003 0302 	and.w	r3, r3, #2
 800908e:	2b00      	cmp	r3, #0
 8009090:	d005      	beq.n	800909e <HAL_RCC_OscConfig+0x186>
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	68db      	ldr	r3, [r3, #12]
 8009096:	2b01      	cmp	r3, #1
 8009098:	d001      	beq.n	800909e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800909a:	2301      	movs	r3, #1
 800909c:	e1d3      	b.n	8009446 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800909e:	4b3b      	ldr	r3, [pc, #236]	; (800918c <HAL_RCC_OscConfig+0x274>)
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	691b      	ldr	r3, [r3, #16]
 80090aa:	00db      	lsls	r3, r3, #3
 80090ac:	4937      	ldr	r1, [pc, #220]	; (800918c <HAL_RCC_OscConfig+0x274>)
 80090ae:	4313      	orrs	r3, r2
 80090b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80090b2:	e03a      	b.n	800912a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	68db      	ldr	r3, [r3, #12]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d020      	beq.n	80090fe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80090bc:	4b34      	ldr	r3, [pc, #208]	; (8009190 <HAL_RCC_OscConfig+0x278>)
 80090be:	2201      	movs	r2, #1
 80090c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090c2:	f7fb fb5f 	bl	8004784 <HAL_GetTick>
 80090c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80090c8:	e008      	b.n	80090dc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80090ca:	f7fb fb5b 	bl	8004784 <HAL_GetTick>
 80090ce:	4602      	mov	r2, r0
 80090d0:	693b      	ldr	r3, [r7, #16]
 80090d2:	1ad3      	subs	r3, r2, r3
 80090d4:	2b02      	cmp	r3, #2
 80090d6:	d901      	bls.n	80090dc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80090d8:	2303      	movs	r3, #3
 80090da:	e1b4      	b.n	8009446 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80090dc:	4b2b      	ldr	r3, [pc, #172]	; (800918c <HAL_RCC_OscConfig+0x274>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f003 0302 	and.w	r3, r3, #2
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d0f0      	beq.n	80090ca <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80090e8:	4b28      	ldr	r3, [pc, #160]	; (800918c <HAL_RCC_OscConfig+0x274>)
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	691b      	ldr	r3, [r3, #16]
 80090f4:	00db      	lsls	r3, r3, #3
 80090f6:	4925      	ldr	r1, [pc, #148]	; (800918c <HAL_RCC_OscConfig+0x274>)
 80090f8:	4313      	orrs	r3, r2
 80090fa:	600b      	str	r3, [r1, #0]
 80090fc:	e015      	b.n	800912a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80090fe:	4b24      	ldr	r3, [pc, #144]	; (8009190 <HAL_RCC_OscConfig+0x278>)
 8009100:	2200      	movs	r2, #0
 8009102:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009104:	f7fb fb3e 	bl	8004784 <HAL_GetTick>
 8009108:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800910a:	e008      	b.n	800911e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800910c:	f7fb fb3a 	bl	8004784 <HAL_GetTick>
 8009110:	4602      	mov	r2, r0
 8009112:	693b      	ldr	r3, [r7, #16]
 8009114:	1ad3      	subs	r3, r2, r3
 8009116:	2b02      	cmp	r3, #2
 8009118:	d901      	bls.n	800911e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800911a:	2303      	movs	r3, #3
 800911c:	e193      	b.n	8009446 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800911e:	4b1b      	ldr	r3, [pc, #108]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f003 0302 	and.w	r3, r3, #2
 8009126:	2b00      	cmp	r3, #0
 8009128:	d1f0      	bne.n	800910c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	f003 0308 	and.w	r3, r3, #8
 8009132:	2b00      	cmp	r3, #0
 8009134:	d036      	beq.n	80091a4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	695b      	ldr	r3, [r3, #20]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d016      	beq.n	800916c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800913e:	4b15      	ldr	r3, [pc, #84]	; (8009194 <HAL_RCC_OscConfig+0x27c>)
 8009140:	2201      	movs	r2, #1
 8009142:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009144:	f7fb fb1e 	bl	8004784 <HAL_GetTick>
 8009148:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800914a:	e008      	b.n	800915e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800914c:	f7fb fb1a 	bl	8004784 <HAL_GetTick>
 8009150:	4602      	mov	r2, r0
 8009152:	693b      	ldr	r3, [r7, #16]
 8009154:	1ad3      	subs	r3, r2, r3
 8009156:	2b02      	cmp	r3, #2
 8009158:	d901      	bls.n	800915e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800915a:	2303      	movs	r3, #3
 800915c:	e173      	b.n	8009446 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800915e:	4b0b      	ldr	r3, [pc, #44]	; (800918c <HAL_RCC_OscConfig+0x274>)
 8009160:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009162:	f003 0302 	and.w	r3, r3, #2
 8009166:	2b00      	cmp	r3, #0
 8009168:	d0f0      	beq.n	800914c <HAL_RCC_OscConfig+0x234>
 800916a:	e01b      	b.n	80091a4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800916c:	4b09      	ldr	r3, [pc, #36]	; (8009194 <HAL_RCC_OscConfig+0x27c>)
 800916e:	2200      	movs	r2, #0
 8009170:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009172:	f7fb fb07 	bl	8004784 <HAL_GetTick>
 8009176:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009178:	e00e      	b.n	8009198 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800917a:	f7fb fb03 	bl	8004784 <HAL_GetTick>
 800917e:	4602      	mov	r2, r0
 8009180:	693b      	ldr	r3, [r7, #16]
 8009182:	1ad3      	subs	r3, r2, r3
 8009184:	2b02      	cmp	r3, #2
 8009186:	d907      	bls.n	8009198 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8009188:	2303      	movs	r3, #3
 800918a:	e15c      	b.n	8009446 <HAL_RCC_OscConfig+0x52e>
 800918c:	40023800 	.word	0x40023800
 8009190:	42470000 	.word	0x42470000
 8009194:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009198:	4b8a      	ldr	r3, [pc, #552]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 800919a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800919c:	f003 0302 	and.w	r3, r3, #2
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d1ea      	bne.n	800917a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	f003 0304 	and.w	r3, r3, #4
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	f000 8097 	beq.w	80092e0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80091b2:	2300      	movs	r3, #0
 80091b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80091b6:	4b83      	ldr	r3, [pc, #524]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 80091b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d10f      	bne.n	80091e2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80091c2:	2300      	movs	r3, #0
 80091c4:	60bb      	str	r3, [r7, #8]
 80091c6:	4b7f      	ldr	r3, [pc, #508]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 80091c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091ca:	4a7e      	ldr	r2, [pc, #504]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 80091cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80091d0:	6413      	str	r3, [r2, #64]	; 0x40
 80091d2:	4b7c      	ldr	r3, [pc, #496]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 80091d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80091da:	60bb      	str	r3, [r7, #8]
 80091dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80091de:	2301      	movs	r3, #1
 80091e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80091e2:	4b79      	ldr	r3, [pc, #484]	; (80093c8 <HAL_RCC_OscConfig+0x4b0>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d118      	bne.n	8009220 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80091ee:	4b76      	ldr	r3, [pc, #472]	; (80093c8 <HAL_RCC_OscConfig+0x4b0>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	4a75      	ldr	r2, [pc, #468]	; (80093c8 <HAL_RCC_OscConfig+0x4b0>)
 80091f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80091f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80091fa:	f7fb fac3 	bl	8004784 <HAL_GetTick>
 80091fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009200:	e008      	b.n	8009214 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009202:	f7fb fabf 	bl	8004784 <HAL_GetTick>
 8009206:	4602      	mov	r2, r0
 8009208:	693b      	ldr	r3, [r7, #16]
 800920a:	1ad3      	subs	r3, r2, r3
 800920c:	2b02      	cmp	r3, #2
 800920e:	d901      	bls.n	8009214 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8009210:	2303      	movs	r3, #3
 8009212:	e118      	b.n	8009446 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009214:	4b6c      	ldr	r3, [pc, #432]	; (80093c8 <HAL_RCC_OscConfig+0x4b0>)
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800921c:	2b00      	cmp	r3, #0
 800921e:	d0f0      	beq.n	8009202 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	689b      	ldr	r3, [r3, #8]
 8009224:	2b01      	cmp	r3, #1
 8009226:	d106      	bne.n	8009236 <HAL_RCC_OscConfig+0x31e>
 8009228:	4b66      	ldr	r3, [pc, #408]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 800922a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800922c:	4a65      	ldr	r2, [pc, #404]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 800922e:	f043 0301 	orr.w	r3, r3, #1
 8009232:	6713      	str	r3, [r2, #112]	; 0x70
 8009234:	e01c      	b.n	8009270 <HAL_RCC_OscConfig+0x358>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	689b      	ldr	r3, [r3, #8]
 800923a:	2b05      	cmp	r3, #5
 800923c:	d10c      	bne.n	8009258 <HAL_RCC_OscConfig+0x340>
 800923e:	4b61      	ldr	r3, [pc, #388]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 8009240:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009242:	4a60      	ldr	r2, [pc, #384]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 8009244:	f043 0304 	orr.w	r3, r3, #4
 8009248:	6713      	str	r3, [r2, #112]	; 0x70
 800924a:	4b5e      	ldr	r3, [pc, #376]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 800924c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800924e:	4a5d      	ldr	r2, [pc, #372]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 8009250:	f043 0301 	orr.w	r3, r3, #1
 8009254:	6713      	str	r3, [r2, #112]	; 0x70
 8009256:	e00b      	b.n	8009270 <HAL_RCC_OscConfig+0x358>
 8009258:	4b5a      	ldr	r3, [pc, #360]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 800925a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800925c:	4a59      	ldr	r2, [pc, #356]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 800925e:	f023 0301 	bic.w	r3, r3, #1
 8009262:	6713      	str	r3, [r2, #112]	; 0x70
 8009264:	4b57      	ldr	r3, [pc, #348]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 8009266:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009268:	4a56      	ldr	r2, [pc, #344]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 800926a:	f023 0304 	bic.w	r3, r3, #4
 800926e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	689b      	ldr	r3, [r3, #8]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d015      	beq.n	80092a4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009278:	f7fb fa84 	bl	8004784 <HAL_GetTick>
 800927c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800927e:	e00a      	b.n	8009296 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009280:	f7fb fa80 	bl	8004784 <HAL_GetTick>
 8009284:	4602      	mov	r2, r0
 8009286:	693b      	ldr	r3, [r7, #16]
 8009288:	1ad3      	subs	r3, r2, r3
 800928a:	f241 3288 	movw	r2, #5000	; 0x1388
 800928e:	4293      	cmp	r3, r2
 8009290:	d901      	bls.n	8009296 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8009292:	2303      	movs	r3, #3
 8009294:	e0d7      	b.n	8009446 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009296:	4b4b      	ldr	r3, [pc, #300]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 8009298:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800929a:	f003 0302 	and.w	r3, r3, #2
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d0ee      	beq.n	8009280 <HAL_RCC_OscConfig+0x368>
 80092a2:	e014      	b.n	80092ce <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092a4:	f7fb fa6e 	bl	8004784 <HAL_GetTick>
 80092a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80092aa:	e00a      	b.n	80092c2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80092ac:	f7fb fa6a 	bl	8004784 <HAL_GetTick>
 80092b0:	4602      	mov	r2, r0
 80092b2:	693b      	ldr	r3, [r7, #16]
 80092b4:	1ad3      	subs	r3, r2, r3
 80092b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80092ba:	4293      	cmp	r3, r2
 80092bc:	d901      	bls.n	80092c2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80092be:	2303      	movs	r3, #3
 80092c0:	e0c1      	b.n	8009446 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80092c2:	4b40      	ldr	r3, [pc, #256]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 80092c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092c6:	f003 0302 	and.w	r3, r3, #2
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d1ee      	bne.n	80092ac <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80092ce:	7dfb      	ldrb	r3, [r7, #23]
 80092d0:	2b01      	cmp	r3, #1
 80092d2:	d105      	bne.n	80092e0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80092d4:	4b3b      	ldr	r3, [pc, #236]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 80092d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092d8:	4a3a      	ldr	r2, [pc, #232]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 80092da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80092de:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	699b      	ldr	r3, [r3, #24]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	f000 80ad 	beq.w	8009444 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80092ea:	4b36      	ldr	r3, [pc, #216]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 80092ec:	689b      	ldr	r3, [r3, #8]
 80092ee:	f003 030c 	and.w	r3, r3, #12
 80092f2:	2b08      	cmp	r3, #8
 80092f4:	d060      	beq.n	80093b8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	699b      	ldr	r3, [r3, #24]
 80092fa:	2b02      	cmp	r3, #2
 80092fc:	d145      	bne.n	800938a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80092fe:	4b33      	ldr	r3, [pc, #204]	; (80093cc <HAL_RCC_OscConfig+0x4b4>)
 8009300:	2200      	movs	r2, #0
 8009302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009304:	f7fb fa3e 	bl	8004784 <HAL_GetTick>
 8009308:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800930a:	e008      	b.n	800931e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800930c:	f7fb fa3a 	bl	8004784 <HAL_GetTick>
 8009310:	4602      	mov	r2, r0
 8009312:	693b      	ldr	r3, [r7, #16]
 8009314:	1ad3      	subs	r3, r2, r3
 8009316:	2b02      	cmp	r3, #2
 8009318:	d901      	bls.n	800931e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800931a:	2303      	movs	r3, #3
 800931c:	e093      	b.n	8009446 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800931e:	4b29      	ldr	r3, [pc, #164]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009326:	2b00      	cmp	r3, #0
 8009328:	d1f0      	bne.n	800930c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	69da      	ldr	r2, [r3, #28]
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6a1b      	ldr	r3, [r3, #32]
 8009332:	431a      	orrs	r2, r3
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009338:	019b      	lsls	r3, r3, #6
 800933a:	431a      	orrs	r2, r3
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009340:	085b      	lsrs	r3, r3, #1
 8009342:	3b01      	subs	r3, #1
 8009344:	041b      	lsls	r3, r3, #16
 8009346:	431a      	orrs	r2, r3
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800934c:	061b      	lsls	r3, r3, #24
 800934e:	431a      	orrs	r2, r3
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009354:	071b      	lsls	r3, r3, #28
 8009356:	491b      	ldr	r1, [pc, #108]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 8009358:	4313      	orrs	r3, r2
 800935a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800935c:	4b1b      	ldr	r3, [pc, #108]	; (80093cc <HAL_RCC_OscConfig+0x4b4>)
 800935e:	2201      	movs	r2, #1
 8009360:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009362:	f7fb fa0f 	bl	8004784 <HAL_GetTick>
 8009366:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009368:	e008      	b.n	800937c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800936a:	f7fb fa0b 	bl	8004784 <HAL_GetTick>
 800936e:	4602      	mov	r2, r0
 8009370:	693b      	ldr	r3, [r7, #16]
 8009372:	1ad3      	subs	r3, r2, r3
 8009374:	2b02      	cmp	r3, #2
 8009376:	d901      	bls.n	800937c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8009378:	2303      	movs	r3, #3
 800937a:	e064      	b.n	8009446 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800937c:	4b11      	ldr	r3, [pc, #68]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009384:	2b00      	cmp	r3, #0
 8009386:	d0f0      	beq.n	800936a <HAL_RCC_OscConfig+0x452>
 8009388:	e05c      	b.n	8009444 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800938a:	4b10      	ldr	r3, [pc, #64]	; (80093cc <HAL_RCC_OscConfig+0x4b4>)
 800938c:	2200      	movs	r2, #0
 800938e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009390:	f7fb f9f8 	bl	8004784 <HAL_GetTick>
 8009394:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009396:	e008      	b.n	80093aa <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009398:	f7fb f9f4 	bl	8004784 <HAL_GetTick>
 800939c:	4602      	mov	r2, r0
 800939e:	693b      	ldr	r3, [r7, #16]
 80093a0:	1ad3      	subs	r3, r2, r3
 80093a2:	2b02      	cmp	r3, #2
 80093a4:	d901      	bls.n	80093aa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80093a6:	2303      	movs	r3, #3
 80093a8:	e04d      	b.n	8009446 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80093aa:	4b06      	ldr	r3, [pc, #24]	; (80093c4 <HAL_RCC_OscConfig+0x4ac>)
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d1f0      	bne.n	8009398 <HAL_RCC_OscConfig+0x480>
 80093b6:	e045      	b.n	8009444 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	699b      	ldr	r3, [r3, #24]
 80093bc:	2b01      	cmp	r3, #1
 80093be:	d107      	bne.n	80093d0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80093c0:	2301      	movs	r3, #1
 80093c2:	e040      	b.n	8009446 <HAL_RCC_OscConfig+0x52e>
 80093c4:	40023800 	.word	0x40023800
 80093c8:	40007000 	.word	0x40007000
 80093cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80093d0:	4b1f      	ldr	r3, [pc, #124]	; (8009450 <HAL_RCC_OscConfig+0x538>)
 80093d2:	685b      	ldr	r3, [r3, #4]
 80093d4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	699b      	ldr	r3, [r3, #24]
 80093da:	2b01      	cmp	r3, #1
 80093dc:	d030      	beq.n	8009440 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80093e8:	429a      	cmp	r2, r3
 80093ea:	d129      	bne.n	8009440 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80093f6:	429a      	cmp	r2, r3
 80093f8:	d122      	bne.n	8009440 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80093fa:	68fa      	ldr	r2, [r7, #12]
 80093fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009400:	4013      	ands	r3, r2
 8009402:	687a      	ldr	r2, [r7, #4]
 8009404:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009406:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009408:	4293      	cmp	r3, r2
 800940a:	d119      	bne.n	8009440 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009416:	085b      	lsrs	r3, r3, #1
 8009418:	3b01      	subs	r3, #1
 800941a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800941c:	429a      	cmp	r2, r3
 800941e:	d10f      	bne.n	8009440 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800942a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800942c:	429a      	cmp	r2, r3
 800942e:	d107      	bne.n	8009440 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800943a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800943c:	429a      	cmp	r2, r3
 800943e:	d001      	beq.n	8009444 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8009440:	2301      	movs	r3, #1
 8009442:	e000      	b.n	8009446 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8009444:	2300      	movs	r3, #0
}
 8009446:	4618      	mov	r0, r3
 8009448:	3718      	adds	r7, #24
 800944a:	46bd      	mov	sp, r7
 800944c:	bd80      	pop	{r7, pc}
 800944e:	bf00      	nop
 8009450:	40023800 	.word	0x40023800

08009454 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b084      	sub	sp, #16
 8009458:	af00      	add	r7, sp, #0
 800945a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800945c:	2301      	movs	r3, #1
 800945e:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d101      	bne.n	800946a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8009466:	2301      	movs	r3, #1
 8009468:	e066      	b.n	8009538 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	7f5b      	ldrb	r3, [r3, #29]
 800946e:	b2db      	uxtb	r3, r3
 8009470:	2b00      	cmp	r3, #0
 8009472:	d105      	bne.n	8009480 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2200      	movs	r2, #0
 8009478:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	f7fa fec4 	bl	8004208 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2202      	movs	r2, #2
 8009484:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	22ca      	movs	r2, #202	; 0xca
 800948c:	625a      	str	r2, [r3, #36]	; 0x24
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	2253      	movs	r2, #83	; 0x53
 8009494:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8009496:	6878      	ldr	r0, [r7, #4]
 8009498:	f000 fa45 	bl	8009926 <RTC_EnterInitMode>
 800949c:	4603      	mov	r3, r0
 800949e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80094a0:	7bfb      	ldrb	r3, [r7, #15]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d12c      	bne.n	8009500 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	689b      	ldr	r3, [r3, #8]
 80094ac:	687a      	ldr	r2, [r7, #4]
 80094ae:	6812      	ldr	r2, [r2, #0]
 80094b0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80094b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80094b8:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	6899      	ldr	r1, [r3, #8]
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	685a      	ldr	r2, [r3, #4]
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	691b      	ldr	r3, [r3, #16]
 80094c8:	431a      	orrs	r2, r3
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	695b      	ldr	r3, [r3, #20]
 80094ce:	431a      	orrs	r2, r3
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	430a      	orrs	r2, r1
 80094d6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	687a      	ldr	r2, [r7, #4]
 80094de:	68d2      	ldr	r2, [r2, #12]
 80094e0:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	6919      	ldr	r1, [r3, #16]
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	689b      	ldr	r3, [r3, #8]
 80094ec:	041a      	lsls	r2, r3, #16
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	430a      	orrs	r2, r1
 80094f4:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80094f6:	6878      	ldr	r0, [r7, #4]
 80094f8:	f000 fa4c 	bl	8009994 <RTC_ExitInitMode>
 80094fc:	4603      	mov	r3, r0
 80094fe:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8009500:	7bfb      	ldrb	r3, [r7, #15]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d113      	bne.n	800952e <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009514:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	699a      	ldr	r2, [r3, #24]
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	430a      	orrs	r2, r1
 8009526:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2201      	movs	r2, #1
 800952c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	22ff      	movs	r2, #255	; 0xff
 8009534:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8009536:	7bfb      	ldrb	r3, [r7, #15]
}
 8009538:	4618      	mov	r0, r3
 800953a:	3710      	adds	r7, #16
 800953c:	46bd      	mov	sp, r7
 800953e:	bd80      	pop	{r7, pc}

08009540 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009540:	b590      	push	{r4, r7, lr}
 8009542:	b087      	sub	sp, #28
 8009544:	af00      	add	r7, sp, #0
 8009546:	60f8      	str	r0, [r7, #12]
 8009548:	60b9      	str	r1, [r7, #8]
 800954a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800954c:	2300      	movs	r3, #0
 800954e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	7f1b      	ldrb	r3, [r3, #28]
 8009554:	2b01      	cmp	r3, #1
 8009556:	d101      	bne.n	800955c <HAL_RTC_SetTime+0x1c>
 8009558:	2302      	movs	r3, #2
 800955a:	e087      	b.n	800966c <HAL_RTC_SetTime+0x12c>
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	2201      	movs	r2, #1
 8009560:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	2202      	movs	r2, #2
 8009566:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d126      	bne.n	80095bc <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	689b      	ldr	r3, [r3, #8]
 8009574:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009578:	2b00      	cmp	r3, #0
 800957a:	d102      	bne.n	8009582 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	2200      	movs	r2, #0
 8009580:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	781b      	ldrb	r3, [r3, #0]
 8009586:	4618      	mov	r0, r3
 8009588:	f000 fa29 	bl	80099de <RTC_ByteToBcd2>
 800958c:	4603      	mov	r3, r0
 800958e:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	785b      	ldrb	r3, [r3, #1]
 8009594:	4618      	mov	r0, r3
 8009596:	f000 fa22 	bl	80099de <RTC_ByteToBcd2>
 800959a:	4603      	mov	r3, r0
 800959c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800959e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	789b      	ldrb	r3, [r3, #2]
 80095a4:	4618      	mov	r0, r3
 80095a6:	f000 fa1a 	bl	80099de <RTC_ByteToBcd2>
 80095aa:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80095ac:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	78db      	ldrb	r3, [r3, #3]
 80095b4:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80095b6:	4313      	orrs	r3, r2
 80095b8:	617b      	str	r3, [r7, #20]
 80095ba:	e018      	b.n	80095ee <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	689b      	ldr	r3, [r3, #8]
 80095c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d102      	bne.n	80095d0 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80095ca:	68bb      	ldr	r3, [r7, #8]
 80095cc:	2200      	movs	r2, #0
 80095ce:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80095d0:	68bb      	ldr	r3, [r7, #8]
 80095d2:	781b      	ldrb	r3, [r3, #0]
 80095d4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	785b      	ldrb	r3, [r3, #1]
 80095da:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80095dc:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80095de:	68ba      	ldr	r2, [r7, #8]
 80095e0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80095e2:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	78db      	ldrb	r3, [r3, #3]
 80095e8:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80095ea:	4313      	orrs	r3, r2
 80095ec:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	22ca      	movs	r2, #202	; 0xca
 80095f4:	625a      	str	r2, [r3, #36]	; 0x24
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	2253      	movs	r2, #83	; 0x53
 80095fc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80095fe:	68f8      	ldr	r0, [r7, #12]
 8009600:	f000 f991 	bl	8009926 <RTC_EnterInitMode>
 8009604:	4603      	mov	r3, r0
 8009606:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8009608:	7cfb      	ldrb	r3, [r7, #19]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d120      	bne.n	8009650 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	681a      	ldr	r2, [r3, #0]
 8009612:	697b      	ldr	r3, [r7, #20]
 8009614:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8009618:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800961c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	689a      	ldr	r2, [r3, #8]
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800962c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	6899      	ldr	r1, [r3, #8]
 8009634:	68bb      	ldr	r3, [r7, #8]
 8009636:	68da      	ldr	r2, [r3, #12]
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	691b      	ldr	r3, [r3, #16]
 800963c:	431a      	orrs	r2, r3
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	430a      	orrs	r2, r1
 8009644:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8009646:	68f8      	ldr	r0, [r7, #12]
 8009648:	f000 f9a4 	bl	8009994 <RTC_ExitInitMode>
 800964c:	4603      	mov	r3, r0
 800964e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8009650:	7cfb      	ldrb	r3, [r7, #19]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d102      	bne.n	800965c <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	2201      	movs	r2, #1
 800965a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	22ff      	movs	r2, #255	; 0xff
 8009662:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	2200      	movs	r2, #0
 8009668:	771a      	strb	r2, [r3, #28]

  return status;
 800966a:	7cfb      	ldrb	r3, [r7, #19]
}
 800966c:	4618      	mov	r0, r3
 800966e:	371c      	adds	r7, #28
 8009670:	46bd      	mov	sp, r7
 8009672:	bd90      	pop	{r4, r7, pc}

08009674 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b086      	sub	sp, #24
 8009678:	af00      	add	r7, sp, #0
 800967a:	60f8      	str	r0, [r7, #12]
 800967c:	60b9      	str	r1, [r7, #8]
 800967e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8009680:	2300      	movs	r3, #0
 8009682:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	691b      	ldr	r3, [r3, #16]
 8009694:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8009698:	68bb      	ldr	r3, [r7, #8]
 800969a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80096a6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80096aa:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80096ac:	697b      	ldr	r3, [r7, #20]
 80096ae:	0c1b      	lsrs	r3, r3, #16
 80096b0:	b2db      	uxtb	r3, r3
 80096b2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80096b6:	b2da      	uxtb	r2, r3
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80096bc:	697b      	ldr	r3, [r7, #20]
 80096be:	0a1b      	lsrs	r3, r3, #8
 80096c0:	b2db      	uxtb	r3, r3
 80096c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80096c6:	b2da      	uxtb	r2, r3
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	b2db      	uxtb	r3, r3
 80096d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80096d4:	b2da      	uxtb	r2, r3
 80096d6:	68bb      	ldr	r3, [r7, #8]
 80096d8:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80096da:	697b      	ldr	r3, [r7, #20]
 80096dc:	0d9b      	lsrs	r3, r3, #22
 80096de:	b2db      	uxtb	r3, r3
 80096e0:	f003 0301 	and.w	r3, r3, #1
 80096e4:	b2da      	uxtb	r2, r3
 80096e6:	68bb      	ldr	r3, [r7, #8]
 80096e8:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d11a      	bne.n	8009726 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	781b      	ldrb	r3, [r3, #0]
 80096f4:	4618      	mov	r0, r3
 80096f6:	f000 f98f 	bl	8009a18 <RTC_Bcd2ToByte>
 80096fa:	4603      	mov	r3, r0
 80096fc:	461a      	mov	r2, r3
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8009702:	68bb      	ldr	r3, [r7, #8]
 8009704:	785b      	ldrb	r3, [r3, #1]
 8009706:	4618      	mov	r0, r3
 8009708:	f000 f986 	bl	8009a18 <RTC_Bcd2ToByte>
 800970c:	4603      	mov	r3, r0
 800970e:	461a      	mov	r2, r3
 8009710:	68bb      	ldr	r3, [r7, #8]
 8009712:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8009714:	68bb      	ldr	r3, [r7, #8]
 8009716:	789b      	ldrb	r3, [r3, #2]
 8009718:	4618      	mov	r0, r3
 800971a:	f000 f97d 	bl	8009a18 <RTC_Bcd2ToByte>
 800971e:	4603      	mov	r3, r0
 8009720:	461a      	mov	r2, r3
 8009722:	68bb      	ldr	r3, [r7, #8]
 8009724:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8009726:	2300      	movs	r3, #0
}
 8009728:	4618      	mov	r0, r3
 800972a:	3718      	adds	r7, #24
 800972c:	46bd      	mov	sp, r7
 800972e:	bd80      	pop	{r7, pc}

08009730 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009730:	b590      	push	{r4, r7, lr}
 8009732:	b087      	sub	sp, #28
 8009734:	af00      	add	r7, sp, #0
 8009736:	60f8      	str	r0, [r7, #12]
 8009738:	60b9      	str	r1, [r7, #8]
 800973a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800973c:	2300      	movs	r3, #0
 800973e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	7f1b      	ldrb	r3, [r3, #28]
 8009744:	2b01      	cmp	r3, #1
 8009746:	d101      	bne.n	800974c <HAL_RTC_SetDate+0x1c>
 8009748:	2302      	movs	r3, #2
 800974a:	e071      	b.n	8009830 <HAL_RTC_SetDate+0x100>
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	2201      	movs	r2, #1
 8009750:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	2202      	movs	r2, #2
 8009756:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d10e      	bne.n	800977c <HAL_RTC_SetDate+0x4c>
 800975e:	68bb      	ldr	r3, [r7, #8]
 8009760:	785b      	ldrb	r3, [r3, #1]
 8009762:	f003 0310 	and.w	r3, r3, #16
 8009766:	2b00      	cmp	r3, #0
 8009768:	d008      	beq.n	800977c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800976a:	68bb      	ldr	r3, [r7, #8]
 800976c:	785b      	ldrb	r3, [r3, #1]
 800976e:	f023 0310 	bic.w	r3, r3, #16
 8009772:	b2db      	uxtb	r3, r3
 8009774:	330a      	adds	r3, #10
 8009776:	b2da      	uxtb	r2, r3
 8009778:	68bb      	ldr	r3, [r7, #8]
 800977a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d11c      	bne.n	80097bc <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009782:	68bb      	ldr	r3, [r7, #8]
 8009784:	78db      	ldrb	r3, [r3, #3]
 8009786:	4618      	mov	r0, r3
 8009788:	f000 f929 	bl	80099de <RTC_ByteToBcd2>
 800978c:	4603      	mov	r3, r0
 800978e:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009790:	68bb      	ldr	r3, [r7, #8]
 8009792:	785b      	ldrb	r3, [r3, #1]
 8009794:	4618      	mov	r0, r3
 8009796:	f000 f922 	bl	80099de <RTC_ByteToBcd2>
 800979a:	4603      	mov	r3, r0
 800979c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800979e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	789b      	ldrb	r3, [r3, #2]
 80097a4:	4618      	mov	r0, r3
 80097a6:	f000 f91a 	bl	80099de <RTC_ByteToBcd2>
 80097aa:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80097ac:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	781b      	ldrb	r3, [r3, #0]
 80097b4:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80097b6:	4313      	orrs	r3, r2
 80097b8:	617b      	str	r3, [r7, #20]
 80097ba:	e00e      	b.n	80097da <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	78db      	ldrb	r3, [r3, #3]
 80097c0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80097c2:	68bb      	ldr	r3, [r7, #8]
 80097c4:	785b      	ldrb	r3, [r3, #1]
 80097c6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80097c8:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80097ca:	68ba      	ldr	r2, [r7, #8]
 80097cc:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80097ce:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	781b      	ldrb	r3, [r3, #0]
 80097d4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80097d6:	4313      	orrs	r3, r2
 80097d8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	22ca      	movs	r2, #202	; 0xca
 80097e0:	625a      	str	r2, [r3, #36]	; 0x24
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	2253      	movs	r2, #83	; 0x53
 80097e8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80097ea:	68f8      	ldr	r0, [r7, #12]
 80097ec:	f000 f89b 	bl	8009926 <RTC_EnterInitMode>
 80097f0:	4603      	mov	r3, r0
 80097f2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80097f4:	7cfb      	ldrb	r3, [r7, #19]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d10c      	bne.n	8009814 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681a      	ldr	r2, [r3, #0]
 80097fe:	697b      	ldr	r3, [r7, #20]
 8009800:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009804:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009808:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800980a:	68f8      	ldr	r0, [r7, #12]
 800980c:	f000 f8c2 	bl	8009994 <RTC_ExitInitMode>
 8009810:	4603      	mov	r3, r0
 8009812:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8009814:	7cfb      	ldrb	r3, [r7, #19]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d102      	bne.n	8009820 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	2201      	movs	r2, #1
 800981e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	22ff      	movs	r2, #255	; 0xff
 8009826:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	2200      	movs	r2, #0
 800982c:	771a      	strb	r2, [r3, #28]

  return status;
 800982e:	7cfb      	ldrb	r3, [r7, #19]
}
 8009830:	4618      	mov	r0, r3
 8009832:	371c      	adds	r7, #28
 8009834:	46bd      	mov	sp, r7
 8009836:	bd90      	pop	{r4, r7, pc}

08009838 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b086      	sub	sp, #24
 800983c:	af00      	add	r7, sp, #0
 800983e:	60f8      	str	r0, [r7, #12]
 8009840:	60b9      	str	r1, [r7, #8]
 8009842:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8009844:	2300      	movs	r3, #0
 8009846:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	685b      	ldr	r3, [r3, #4]
 800984e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009852:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009856:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8009858:	697b      	ldr	r3, [r7, #20]
 800985a:	0c1b      	lsrs	r3, r3, #16
 800985c:	b2da      	uxtb	r2, r3
 800985e:	68bb      	ldr	r3, [r7, #8]
 8009860:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8009862:	697b      	ldr	r3, [r7, #20]
 8009864:	0a1b      	lsrs	r3, r3, #8
 8009866:	b2db      	uxtb	r3, r3
 8009868:	f003 031f 	and.w	r3, r3, #31
 800986c:	b2da      	uxtb	r2, r3
 800986e:	68bb      	ldr	r3, [r7, #8]
 8009870:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8009872:	697b      	ldr	r3, [r7, #20]
 8009874:	b2db      	uxtb	r3, r3
 8009876:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800987a:	b2da      	uxtb	r2, r3
 800987c:	68bb      	ldr	r3, [r7, #8]
 800987e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8009880:	697b      	ldr	r3, [r7, #20]
 8009882:	0b5b      	lsrs	r3, r3, #13
 8009884:	b2db      	uxtb	r3, r3
 8009886:	f003 0307 	and.w	r3, r3, #7
 800988a:	b2da      	uxtb	r2, r3
 800988c:	68bb      	ldr	r3, [r7, #8]
 800988e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d11a      	bne.n	80098cc <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8009896:	68bb      	ldr	r3, [r7, #8]
 8009898:	78db      	ldrb	r3, [r3, #3]
 800989a:	4618      	mov	r0, r3
 800989c:	f000 f8bc 	bl	8009a18 <RTC_Bcd2ToByte>
 80098a0:	4603      	mov	r3, r0
 80098a2:	461a      	mov	r2, r3
 80098a4:	68bb      	ldr	r3, [r7, #8]
 80098a6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	785b      	ldrb	r3, [r3, #1]
 80098ac:	4618      	mov	r0, r3
 80098ae:	f000 f8b3 	bl	8009a18 <RTC_Bcd2ToByte>
 80098b2:	4603      	mov	r3, r0
 80098b4:	461a      	mov	r2, r3
 80098b6:	68bb      	ldr	r3, [r7, #8]
 80098b8:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	789b      	ldrb	r3, [r3, #2]
 80098be:	4618      	mov	r0, r3
 80098c0:	f000 f8aa 	bl	8009a18 <RTC_Bcd2ToByte>
 80098c4:	4603      	mov	r3, r0
 80098c6:	461a      	mov	r2, r3
 80098c8:	68bb      	ldr	r3, [r7, #8]
 80098ca:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80098cc:	2300      	movs	r3, #0
}
 80098ce:	4618      	mov	r0, r3
 80098d0:	3718      	adds	r7, #24
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bd80      	pop	{r7, pc}

080098d6 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80098d6:	b580      	push	{r7, lr}
 80098d8:	b084      	sub	sp, #16
 80098da:	af00      	add	r7, sp, #0
 80098dc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80098de:	2300      	movs	r3, #0
 80098e0:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	68da      	ldr	r2, [r3, #12]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80098f0:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80098f2:	f7fa ff47 	bl	8004784 <HAL_GetTick>
 80098f6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80098f8:	e009      	b.n	800990e <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80098fa:	f7fa ff43 	bl	8004784 <HAL_GetTick>
 80098fe:	4602      	mov	r2, r0
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	1ad3      	subs	r3, r2, r3
 8009904:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009908:	d901      	bls.n	800990e <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800990a:	2303      	movs	r3, #3
 800990c:	e007      	b.n	800991e <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	68db      	ldr	r3, [r3, #12]
 8009914:	f003 0320 	and.w	r3, r3, #32
 8009918:	2b00      	cmp	r3, #0
 800991a:	d0ee      	beq.n	80098fa <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800991c:	2300      	movs	r3, #0
}
 800991e:	4618      	mov	r0, r3
 8009920:	3710      	adds	r7, #16
 8009922:	46bd      	mov	sp, r7
 8009924:	bd80      	pop	{r7, pc}

08009926 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009926:	b580      	push	{r7, lr}
 8009928:	b084      	sub	sp, #16
 800992a:	af00      	add	r7, sp, #0
 800992c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800992e:	2300      	movs	r3, #0
 8009930:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8009932:	2300      	movs	r3, #0
 8009934:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	68db      	ldr	r3, [r3, #12]
 800993c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009940:	2b00      	cmp	r3, #0
 8009942:	d122      	bne.n	800998a <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	68da      	ldr	r2, [r3, #12]
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009952:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009954:	f7fa ff16 	bl	8004784 <HAL_GetTick>
 8009958:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800995a:	e00c      	b.n	8009976 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800995c:	f7fa ff12 	bl	8004784 <HAL_GetTick>
 8009960:	4602      	mov	r2, r0
 8009962:	68bb      	ldr	r3, [r7, #8]
 8009964:	1ad3      	subs	r3, r2, r3
 8009966:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800996a:	d904      	bls.n	8009976 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	2204      	movs	r2, #4
 8009970:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8009972:	2301      	movs	r3, #1
 8009974:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	68db      	ldr	r3, [r3, #12]
 800997c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009980:	2b00      	cmp	r3, #0
 8009982:	d102      	bne.n	800998a <RTC_EnterInitMode+0x64>
 8009984:	7bfb      	ldrb	r3, [r7, #15]
 8009986:	2b01      	cmp	r3, #1
 8009988:	d1e8      	bne.n	800995c <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800998a:	7bfb      	ldrb	r3, [r7, #15]
}
 800998c:	4618      	mov	r0, r3
 800998e:	3710      	adds	r7, #16
 8009990:	46bd      	mov	sp, r7
 8009992:	bd80      	pop	{r7, pc}

08009994 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b084      	sub	sp, #16
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800999c:	2300      	movs	r3, #0
 800999e:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	68da      	ldr	r2, [r3, #12]
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80099ae:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	689b      	ldr	r3, [r3, #8]
 80099b6:	f003 0320 	and.w	r3, r3, #32
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d10a      	bne.n	80099d4 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	f7ff ff89 	bl	80098d6 <HAL_RTC_WaitForSynchro>
 80099c4:	4603      	mov	r3, r0
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d004      	beq.n	80099d4 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2204      	movs	r2, #4
 80099ce:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80099d0:	2301      	movs	r3, #1
 80099d2:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80099d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80099d6:	4618      	mov	r0, r3
 80099d8:	3710      	adds	r7, #16
 80099da:	46bd      	mov	sp, r7
 80099dc:	bd80      	pop	{r7, pc}

080099de <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80099de:	b480      	push	{r7}
 80099e0:	b085      	sub	sp, #20
 80099e2:	af00      	add	r7, sp, #0
 80099e4:	4603      	mov	r3, r0
 80099e6:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 80099e8:	2300      	movs	r3, #0
 80099ea:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 80099ec:	e005      	b.n	80099fa <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80099ee:	7bfb      	ldrb	r3, [r7, #15]
 80099f0:	3301      	adds	r3, #1
 80099f2:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 80099f4:	79fb      	ldrb	r3, [r7, #7]
 80099f6:	3b0a      	subs	r3, #10
 80099f8:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80099fa:	79fb      	ldrb	r3, [r7, #7]
 80099fc:	2b09      	cmp	r3, #9
 80099fe:	d8f6      	bhi.n	80099ee <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8009a00:	7bfb      	ldrb	r3, [r7, #15]
 8009a02:	011b      	lsls	r3, r3, #4
 8009a04:	b2da      	uxtb	r2, r3
 8009a06:	79fb      	ldrb	r3, [r7, #7]
 8009a08:	4313      	orrs	r3, r2
 8009a0a:	b2db      	uxtb	r3, r3
}
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	3714      	adds	r7, #20
 8009a10:	46bd      	mov	sp, r7
 8009a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a16:	4770      	bx	lr

08009a18 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8009a18:	b480      	push	{r7}
 8009a1a:	b085      	sub	sp, #20
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	4603      	mov	r3, r0
 8009a20:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8009a22:	2300      	movs	r3, #0
 8009a24:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8009a26:	79fb      	ldrb	r3, [r7, #7]
 8009a28:	091b      	lsrs	r3, r3, #4
 8009a2a:	b2db      	uxtb	r3, r3
 8009a2c:	461a      	mov	r2, r3
 8009a2e:	0092      	lsls	r2, r2, #2
 8009a30:	4413      	add	r3, r2
 8009a32:	005b      	lsls	r3, r3, #1
 8009a34:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8009a36:	79fb      	ldrb	r3, [r7, #7]
 8009a38:	f003 030f 	and.w	r3, r3, #15
 8009a3c:	b2da      	uxtb	r2, r3
 8009a3e:	7bfb      	ldrb	r3, [r7, #15]
 8009a40:	4413      	add	r3, r2
 8009a42:	b2db      	uxtb	r3, r3
}
 8009a44:	4618      	mov	r0, r3
 8009a46:	3714      	adds	r7, #20
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4e:	4770      	bx	lr

08009a50 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8009a50:	b480      	push	{r7}
 8009a52:	b087      	sub	sp, #28
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	60f8      	str	r0, [r7, #12]
 8009a58:	60b9      	str	r1, [r7, #8]
 8009a5a:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	3350      	adds	r3, #80	; 0x50
 8009a66:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8009a68:	68bb      	ldr	r3, [r7, #8]
 8009a6a:	009b      	lsls	r3, r3, #2
 8009a6c:	697a      	ldr	r2, [r7, #20]
 8009a6e:	4413      	add	r3, r2
 8009a70:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	687a      	ldr	r2, [r7, #4]
 8009a76:	601a      	str	r2, [r3, #0]
}
 8009a78:	bf00      	nop
 8009a7a:	371c      	adds	r7, #28
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a82:	4770      	bx	lr

08009a84 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8009a84:	b480      	push	{r7}
 8009a86:	b085      	sub	sp, #20
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
 8009a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8009a8e:	2300      	movs	r3, #0
 8009a90:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	3350      	adds	r3, #80	; 0x50
 8009a98:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	009b      	lsls	r3, r3, #2
 8009a9e:	68fa      	ldr	r2, [r7, #12]
 8009aa0:	4413      	add	r3, r2
 8009aa2:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	681b      	ldr	r3, [r3, #0]
}
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	3714      	adds	r7, #20
 8009aac:	46bd      	mov	sp, r7
 8009aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab2:	4770      	bx	lr

08009ab4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b082      	sub	sp, #8
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d101      	bne.n	8009ac6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009ac2:	2301      	movs	r3, #1
 8009ac4:	e041      	b.n	8009b4a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009acc:	b2db      	uxtb	r3, r3
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d106      	bne.n	8009ae0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009ada:	6878      	ldr	r0, [r7, #4]
 8009adc:	f7fa fbc0 	bl	8004260 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2202      	movs	r2, #2
 8009ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681a      	ldr	r2, [r3, #0]
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	3304      	adds	r3, #4
 8009af0:	4619      	mov	r1, r3
 8009af2:	4610      	mov	r0, r2
 8009af4:	f000 fc82 	bl	800a3fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	2201      	movs	r2, #1
 8009afc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	2201      	movs	r2, #1
 8009b04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2201      	movs	r2, #1
 8009b0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2201      	movs	r2, #1
 8009b14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	2201      	movs	r2, #1
 8009b1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	2201      	movs	r2, #1
 8009b24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2201      	movs	r2, #1
 8009b2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2201      	movs	r2, #1
 8009b34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2201      	movs	r2, #1
 8009b3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2201      	movs	r2, #1
 8009b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009b48:	2300      	movs	r3, #0
}
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	3708      	adds	r7, #8
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bd80      	pop	{r7, pc}

08009b52 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009b52:	b580      	push	{r7, lr}
 8009b54:	b082      	sub	sp, #8
 8009b56:	af00      	add	r7, sp, #0
 8009b58:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d101      	bne.n	8009b64 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009b60:	2301      	movs	r3, #1
 8009b62:	e041      	b.n	8009be8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009b6a:	b2db      	uxtb	r3, r3
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d106      	bne.n	8009b7e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2200      	movs	r2, #0
 8009b74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	f000 f839 	bl	8009bf0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	2202      	movs	r2, #2
 8009b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681a      	ldr	r2, [r3, #0]
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	3304      	adds	r3, #4
 8009b8e:	4619      	mov	r1, r3
 8009b90:	4610      	mov	r0, r2
 8009b92:	f000 fc33 	bl	800a3fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	2201      	movs	r2, #1
 8009b9a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	2201      	movs	r2, #1
 8009ba2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	2201      	movs	r2, #1
 8009baa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	2201      	movs	r2, #1
 8009bb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	2201      	movs	r2, #1
 8009bba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2201      	movs	r2, #1
 8009bc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2201      	movs	r2, #1
 8009bca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	2201      	movs	r2, #1
 8009bd2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	2201      	movs	r2, #1
 8009bda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	2201      	movs	r2, #1
 8009be2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009be6:	2300      	movs	r3, #0
}
 8009be8:	4618      	mov	r0, r3
 8009bea:	3708      	adds	r7, #8
 8009bec:	46bd      	mov	sp, r7
 8009bee:	bd80      	pop	{r7, pc}

08009bf0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	b083      	sub	sp, #12
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009bf8:	bf00      	nop
 8009bfa:	370c      	adds	r7, #12
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c02:	4770      	bx	lr

08009c04 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b084      	sub	sp, #16
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
 8009c0c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d109      	bne.n	8009c28 <HAL_TIM_PWM_Start+0x24>
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009c1a:	b2db      	uxtb	r3, r3
 8009c1c:	2b01      	cmp	r3, #1
 8009c1e:	bf14      	ite	ne
 8009c20:	2301      	movne	r3, #1
 8009c22:	2300      	moveq	r3, #0
 8009c24:	b2db      	uxtb	r3, r3
 8009c26:	e022      	b.n	8009c6e <HAL_TIM_PWM_Start+0x6a>
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	2b04      	cmp	r3, #4
 8009c2c:	d109      	bne.n	8009c42 <HAL_TIM_PWM_Start+0x3e>
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009c34:	b2db      	uxtb	r3, r3
 8009c36:	2b01      	cmp	r3, #1
 8009c38:	bf14      	ite	ne
 8009c3a:	2301      	movne	r3, #1
 8009c3c:	2300      	moveq	r3, #0
 8009c3e:	b2db      	uxtb	r3, r3
 8009c40:	e015      	b.n	8009c6e <HAL_TIM_PWM_Start+0x6a>
 8009c42:	683b      	ldr	r3, [r7, #0]
 8009c44:	2b08      	cmp	r3, #8
 8009c46:	d109      	bne.n	8009c5c <HAL_TIM_PWM_Start+0x58>
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009c4e:	b2db      	uxtb	r3, r3
 8009c50:	2b01      	cmp	r3, #1
 8009c52:	bf14      	ite	ne
 8009c54:	2301      	movne	r3, #1
 8009c56:	2300      	moveq	r3, #0
 8009c58:	b2db      	uxtb	r3, r3
 8009c5a:	e008      	b.n	8009c6e <HAL_TIM_PWM_Start+0x6a>
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009c62:	b2db      	uxtb	r3, r3
 8009c64:	2b01      	cmp	r3, #1
 8009c66:	bf14      	ite	ne
 8009c68:	2301      	movne	r3, #1
 8009c6a:	2300      	moveq	r3, #0
 8009c6c:	b2db      	uxtb	r3, r3
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d001      	beq.n	8009c76 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009c72:	2301      	movs	r3, #1
 8009c74:	e07c      	b.n	8009d70 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c76:	683b      	ldr	r3, [r7, #0]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d104      	bne.n	8009c86 <HAL_TIM_PWM_Start+0x82>
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2202      	movs	r2, #2
 8009c80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009c84:	e013      	b.n	8009cae <HAL_TIM_PWM_Start+0xaa>
 8009c86:	683b      	ldr	r3, [r7, #0]
 8009c88:	2b04      	cmp	r3, #4
 8009c8a:	d104      	bne.n	8009c96 <HAL_TIM_PWM_Start+0x92>
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2202      	movs	r2, #2
 8009c90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009c94:	e00b      	b.n	8009cae <HAL_TIM_PWM_Start+0xaa>
 8009c96:	683b      	ldr	r3, [r7, #0]
 8009c98:	2b08      	cmp	r3, #8
 8009c9a:	d104      	bne.n	8009ca6 <HAL_TIM_PWM_Start+0xa2>
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2202      	movs	r2, #2
 8009ca0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009ca4:	e003      	b.n	8009cae <HAL_TIM_PWM_Start+0xaa>
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	2202      	movs	r2, #2
 8009caa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	2201      	movs	r2, #1
 8009cb4:	6839      	ldr	r1, [r7, #0]
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	f000 fe8a 	bl	800a9d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	4a2d      	ldr	r2, [pc, #180]	; (8009d78 <HAL_TIM_PWM_Start+0x174>)
 8009cc2:	4293      	cmp	r3, r2
 8009cc4:	d004      	beq.n	8009cd0 <HAL_TIM_PWM_Start+0xcc>
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	4a2c      	ldr	r2, [pc, #176]	; (8009d7c <HAL_TIM_PWM_Start+0x178>)
 8009ccc:	4293      	cmp	r3, r2
 8009cce:	d101      	bne.n	8009cd4 <HAL_TIM_PWM_Start+0xd0>
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	e000      	b.n	8009cd6 <HAL_TIM_PWM_Start+0xd2>
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d007      	beq.n	8009cea <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009ce8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	4a22      	ldr	r2, [pc, #136]	; (8009d78 <HAL_TIM_PWM_Start+0x174>)
 8009cf0:	4293      	cmp	r3, r2
 8009cf2:	d022      	beq.n	8009d3a <HAL_TIM_PWM_Start+0x136>
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cfc:	d01d      	beq.n	8009d3a <HAL_TIM_PWM_Start+0x136>
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	4a1f      	ldr	r2, [pc, #124]	; (8009d80 <HAL_TIM_PWM_Start+0x17c>)
 8009d04:	4293      	cmp	r3, r2
 8009d06:	d018      	beq.n	8009d3a <HAL_TIM_PWM_Start+0x136>
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	4a1d      	ldr	r2, [pc, #116]	; (8009d84 <HAL_TIM_PWM_Start+0x180>)
 8009d0e:	4293      	cmp	r3, r2
 8009d10:	d013      	beq.n	8009d3a <HAL_TIM_PWM_Start+0x136>
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	4a1c      	ldr	r2, [pc, #112]	; (8009d88 <HAL_TIM_PWM_Start+0x184>)
 8009d18:	4293      	cmp	r3, r2
 8009d1a:	d00e      	beq.n	8009d3a <HAL_TIM_PWM_Start+0x136>
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	4a16      	ldr	r2, [pc, #88]	; (8009d7c <HAL_TIM_PWM_Start+0x178>)
 8009d22:	4293      	cmp	r3, r2
 8009d24:	d009      	beq.n	8009d3a <HAL_TIM_PWM_Start+0x136>
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	4a18      	ldr	r2, [pc, #96]	; (8009d8c <HAL_TIM_PWM_Start+0x188>)
 8009d2c:	4293      	cmp	r3, r2
 8009d2e:	d004      	beq.n	8009d3a <HAL_TIM_PWM_Start+0x136>
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	4a16      	ldr	r2, [pc, #88]	; (8009d90 <HAL_TIM_PWM_Start+0x18c>)
 8009d36:	4293      	cmp	r3, r2
 8009d38:	d111      	bne.n	8009d5e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	689b      	ldr	r3, [r3, #8]
 8009d40:	f003 0307 	and.w	r3, r3, #7
 8009d44:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	2b06      	cmp	r3, #6
 8009d4a:	d010      	beq.n	8009d6e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	681a      	ldr	r2, [r3, #0]
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f042 0201 	orr.w	r2, r2, #1
 8009d5a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d5c:	e007      	b.n	8009d6e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	681a      	ldr	r2, [r3, #0]
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	f042 0201 	orr.w	r2, r2, #1
 8009d6c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009d6e:	2300      	movs	r3, #0
}
 8009d70:	4618      	mov	r0, r3
 8009d72:	3710      	adds	r7, #16
 8009d74:	46bd      	mov	sp, r7
 8009d76:	bd80      	pop	{r7, pc}
 8009d78:	40010000 	.word	0x40010000
 8009d7c:	40010400 	.word	0x40010400
 8009d80:	40000400 	.word	0x40000400
 8009d84:	40000800 	.word	0x40000800
 8009d88:	40000c00 	.word	0x40000c00
 8009d8c:	40014000 	.word	0x40014000
 8009d90:	40001800 	.word	0x40001800

08009d94 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009d94:	b580      	push	{r7, lr}
 8009d96:	b082      	sub	sp, #8
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
 8009d9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	2200      	movs	r2, #0
 8009da4:	6839      	ldr	r1, [r7, #0]
 8009da6:	4618      	mov	r0, r3
 8009da8:	f000 fe12 	bl	800a9d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	4a2e      	ldr	r2, [pc, #184]	; (8009e6c <HAL_TIM_PWM_Stop+0xd8>)
 8009db2:	4293      	cmp	r3, r2
 8009db4:	d004      	beq.n	8009dc0 <HAL_TIM_PWM_Stop+0x2c>
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	4a2d      	ldr	r2, [pc, #180]	; (8009e70 <HAL_TIM_PWM_Stop+0xdc>)
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	d101      	bne.n	8009dc4 <HAL_TIM_PWM_Stop+0x30>
 8009dc0:	2301      	movs	r3, #1
 8009dc2:	e000      	b.n	8009dc6 <HAL_TIM_PWM_Stop+0x32>
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d017      	beq.n	8009dfa <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	6a1a      	ldr	r2, [r3, #32]
 8009dd0:	f241 1311 	movw	r3, #4369	; 0x1111
 8009dd4:	4013      	ands	r3, r2
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d10f      	bne.n	8009dfa <HAL_TIM_PWM_Stop+0x66>
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	6a1a      	ldr	r2, [r3, #32]
 8009de0:	f240 4344 	movw	r3, #1092	; 0x444
 8009de4:	4013      	ands	r3, r2
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d107      	bne.n	8009dfa <HAL_TIM_PWM_Stop+0x66>
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009df8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	6a1a      	ldr	r2, [r3, #32]
 8009e00:	f241 1311 	movw	r3, #4369	; 0x1111
 8009e04:	4013      	ands	r3, r2
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d10f      	bne.n	8009e2a <HAL_TIM_PWM_Stop+0x96>
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	6a1a      	ldr	r2, [r3, #32]
 8009e10:	f240 4344 	movw	r3, #1092	; 0x444
 8009e14:	4013      	ands	r3, r2
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d107      	bne.n	8009e2a <HAL_TIM_PWM_Stop+0x96>
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	681a      	ldr	r2, [r3, #0]
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	f022 0201 	bic.w	r2, r2, #1
 8009e28:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d104      	bne.n	8009e3a <HAL_TIM_PWM_Stop+0xa6>
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2201      	movs	r2, #1
 8009e34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009e38:	e013      	b.n	8009e62 <HAL_TIM_PWM_Stop+0xce>
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	2b04      	cmp	r3, #4
 8009e3e:	d104      	bne.n	8009e4a <HAL_TIM_PWM_Stop+0xb6>
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2201      	movs	r2, #1
 8009e44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009e48:	e00b      	b.n	8009e62 <HAL_TIM_PWM_Stop+0xce>
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	2b08      	cmp	r3, #8
 8009e4e:	d104      	bne.n	8009e5a <HAL_TIM_PWM_Stop+0xc6>
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2201      	movs	r2, #1
 8009e54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009e58:	e003      	b.n	8009e62 <HAL_TIM_PWM_Stop+0xce>
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	2201      	movs	r2, #1
 8009e5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8009e62:	2300      	movs	r3, #0
}
 8009e64:	4618      	mov	r0, r3
 8009e66:	3708      	adds	r7, #8
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	bd80      	pop	{r7, pc}
 8009e6c:	40010000 	.word	0x40010000
 8009e70:	40010400 	.word	0x40010400

08009e74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009e74:	b580      	push	{r7, lr}
 8009e76:	b082      	sub	sp, #8
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	691b      	ldr	r3, [r3, #16]
 8009e82:	f003 0302 	and.w	r3, r3, #2
 8009e86:	2b02      	cmp	r3, #2
 8009e88:	d122      	bne.n	8009ed0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	68db      	ldr	r3, [r3, #12]
 8009e90:	f003 0302 	and.w	r3, r3, #2
 8009e94:	2b02      	cmp	r3, #2
 8009e96:	d11b      	bne.n	8009ed0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	f06f 0202 	mvn.w	r2, #2
 8009ea0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	2201      	movs	r2, #1
 8009ea6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	699b      	ldr	r3, [r3, #24]
 8009eae:	f003 0303 	and.w	r3, r3, #3
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d003      	beq.n	8009ebe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	f000 fa81 	bl	800a3be <HAL_TIM_IC_CaptureCallback>
 8009ebc:	e005      	b.n	8009eca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ebe:	6878      	ldr	r0, [r7, #4]
 8009ec0:	f000 fa73 	bl	800a3aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ec4:	6878      	ldr	r0, [r7, #4]
 8009ec6:	f000 fa84 	bl	800a3d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2200      	movs	r2, #0
 8009ece:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	691b      	ldr	r3, [r3, #16]
 8009ed6:	f003 0304 	and.w	r3, r3, #4
 8009eda:	2b04      	cmp	r3, #4
 8009edc:	d122      	bne.n	8009f24 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	68db      	ldr	r3, [r3, #12]
 8009ee4:	f003 0304 	and.w	r3, r3, #4
 8009ee8:	2b04      	cmp	r3, #4
 8009eea:	d11b      	bne.n	8009f24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	f06f 0204 	mvn.w	r2, #4
 8009ef4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	2202      	movs	r2, #2
 8009efa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	699b      	ldr	r3, [r3, #24]
 8009f02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d003      	beq.n	8009f12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009f0a:	6878      	ldr	r0, [r7, #4]
 8009f0c:	f000 fa57 	bl	800a3be <HAL_TIM_IC_CaptureCallback>
 8009f10:	e005      	b.n	8009f1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f12:	6878      	ldr	r0, [r7, #4]
 8009f14:	f000 fa49 	bl	800a3aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f18:	6878      	ldr	r0, [r7, #4]
 8009f1a:	f000 fa5a 	bl	800a3d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	2200      	movs	r2, #0
 8009f22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	691b      	ldr	r3, [r3, #16]
 8009f2a:	f003 0308 	and.w	r3, r3, #8
 8009f2e:	2b08      	cmp	r3, #8
 8009f30:	d122      	bne.n	8009f78 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	68db      	ldr	r3, [r3, #12]
 8009f38:	f003 0308 	and.w	r3, r3, #8
 8009f3c:	2b08      	cmp	r3, #8
 8009f3e:	d11b      	bne.n	8009f78 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	f06f 0208 	mvn.w	r2, #8
 8009f48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2204      	movs	r2, #4
 8009f4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	69db      	ldr	r3, [r3, #28]
 8009f56:	f003 0303 	and.w	r3, r3, #3
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d003      	beq.n	8009f66 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009f5e:	6878      	ldr	r0, [r7, #4]
 8009f60:	f000 fa2d 	bl	800a3be <HAL_TIM_IC_CaptureCallback>
 8009f64:	e005      	b.n	8009f72 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f66:	6878      	ldr	r0, [r7, #4]
 8009f68:	f000 fa1f 	bl	800a3aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f6c:	6878      	ldr	r0, [r7, #4]
 8009f6e:	f000 fa30 	bl	800a3d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	2200      	movs	r2, #0
 8009f76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	691b      	ldr	r3, [r3, #16]
 8009f7e:	f003 0310 	and.w	r3, r3, #16
 8009f82:	2b10      	cmp	r3, #16
 8009f84:	d122      	bne.n	8009fcc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	68db      	ldr	r3, [r3, #12]
 8009f8c:	f003 0310 	and.w	r3, r3, #16
 8009f90:	2b10      	cmp	r3, #16
 8009f92:	d11b      	bne.n	8009fcc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	f06f 0210 	mvn.w	r2, #16
 8009f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2208      	movs	r2, #8
 8009fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	69db      	ldr	r3, [r3, #28]
 8009faa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d003      	beq.n	8009fba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	f000 fa03 	bl	800a3be <HAL_TIM_IC_CaptureCallback>
 8009fb8:	e005      	b.n	8009fc6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009fba:	6878      	ldr	r0, [r7, #4]
 8009fbc:	f000 f9f5 	bl	800a3aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f000 fa06 	bl	800a3d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	691b      	ldr	r3, [r3, #16]
 8009fd2:	f003 0301 	and.w	r3, r3, #1
 8009fd6:	2b01      	cmp	r3, #1
 8009fd8:	d10e      	bne.n	8009ff8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	68db      	ldr	r3, [r3, #12]
 8009fe0:	f003 0301 	and.w	r3, r3, #1
 8009fe4:	2b01      	cmp	r3, #1
 8009fe6:	d107      	bne.n	8009ff8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	f06f 0201 	mvn.w	r2, #1
 8009ff0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009ff2:	6878      	ldr	r0, [r7, #4]
 8009ff4:	f000 f9cf 	bl	800a396 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	691b      	ldr	r3, [r3, #16]
 8009ffe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a002:	2b80      	cmp	r3, #128	; 0x80
 800a004:	d10e      	bne.n	800a024 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	68db      	ldr	r3, [r3, #12]
 800a00c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a010:	2b80      	cmp	r3, #128	; 0x80
 800a012:	d107      	bne.n	800a024 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a01c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a01e:	6878      	ldr	r0, [r7, #4]
 800a020:	f000 fdd4 	bl	800abcc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	691b      	ldr	r3, [r3, #16]
 800a02a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a02e:	2b40      	cmp	r3, #64	; 0x40
 800a030:	d10e      	bne.n	800a050 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	68db      	ldr	r3, [r3, #12]
 800a038:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a03c:	2b40      	cmp	r3, #64	; 0x40
 800a03e:	d107      	bne.n	800a050 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a04a:	6878      	ldr	r0, [r7, #4]
 800a04c:	f000 f9cb 	bl	800a3e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	691b      	ldr	r3, [r3, #16]
 800a056:	f003 0320 	and.w	r3, r3, #32
 800a05a:	2b20      	cmp	r3, #32
 800a05c:	d10e      	bne.n	800a07c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	68db      	ldr	r3, [r3, #12]
 800a064:	f003 0320 	and.w	r3, r3, #32
 800a068:	2b20      	cmp	r3, #32
 800a06a:	d107      	bne.n	800a07c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	f06f 0220 	mvn.w	r2, #32
 800a074:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a076:	6878      	ldr	r0, [r7, #4]
 800a078:	f000 fd9e 	bl	800abb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a07c:	bf00      	nop
 800a07e:	3708      	adds	r7, #8
 800a080:	46bd      	mov	sp, r7
 800a082:	bd80      	pop	{r7, pc}

0800a084 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b086      	sub	sp, #24
 800a088:	af00      	add	r7, sp, #0
 800a08a:	60f8      	str	r0, [r7, #12]
 800a08c:	60b9      	str	r1, [r7, #8]
 800a08e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a090:	2300      	movs	r3, #0
 800a092:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a09a:	2b01      	cmp	r3, #1
 800a09c:	d101      	bne.n	800a0a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a09e:	2302      	movs	r3, #2
 800a0a0:	e0ae      	b.n	800a200 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	2201      	movs	r2, #1
 800a0a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	2b0c      	cmp	r3, #12
 800a0ae:	f200 809f 	bhi.w	800a1f0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800a0b2:	a201      	add	r2, pc, #4	; (adr r2, 800a0b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a0b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0b8:	0800a0ed 	.word	0x0800a0ed
 800a0bc:	0800a1f1 	.word	0x0800a1f1
 800a0c0:	0800a1f1 	.word	0x0800a1f1
 800a0c4:	0800a1f1 	.word	0x0800a1f1
 800a0c8:	0800a12d 	.word	0x0800a12d
 800a0cc:	0800a1f1 	.word	0x0800a1f1
 800a0d0:	0800a1f1 	.word	0x0800a1f1
 800a0d4:	0800a1f1 	.word	0x0800a1f1
 800a0d8:	0800a16f 	.word	0x0800a16f
 800a0dc:	0800a1f1 	.word	0x0800a1f1
 800a0e0:	0800a1f1 	.word	0x0800a1f1
 800a0e4:	0800a1f1 	.word	0x0800a1f1
 800a0e8:	0800a1af 	.word	0x0800a1af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	68b9      	ldr	r1, [r7, #8]
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	f000 fa22 	bl	800a53c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	699a      	ldr	r2, [r3, #24]
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	f042 0208 	orr.w	r2, r2, #8
 800a106:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	699a      	ldr	r2, [r3, #24]
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	f022 0204 	bic.w	r2, r2, #4
 800a116:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	6999      	ldr	r1, [r3, #24]
 800a11e:	68bb      	ldr	r3, [r7, #8]
 800a120:	691a      	ldr	r2, [r3, #16]
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	430a      	orrs	r2, r1
 800a128:	619a      	str	r2, [r3, #24]
      break;
 800a12a:	e064      	b.n	800a1f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	68b9      	ldr	r1, [r7, #8]
 800a132:	4618      	mov	r0, r3
 800a134:	f000 fa72 	bl	800a61c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	699a      	ldr	r2, [r3, #24]
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a146:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	699a      	ldr	r2, [r3, #24]
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a156:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	6999      	ldr	r1, [r3, #24]
 800a15e:	68bb      	ldr	r3, [r7, #8]
 800a160:	691b      	ldr	r3, [r3, #16]
 800a162:	021a      	lsls	r2, r3, #8
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	430a      	orrs	r2, r1
 800a16a:	619a      	str	r2, [r3, #24]
      break;
 800a16c:	e043      	b.n	800a1f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	68b9      	ldr	r1, [r7, #8]
 800a174:	4618      	mov	r0, r3
 800a176:	f000 fac7 	bl	800a708 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	69da      	ldr	r2, [r3, #28]
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	f042 0208 	orr.w	r2, r2, #8
 800a188:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	69da      	ldr	r2, [r3, #28]
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f022 0204 	bic.w	r2, r2, #4
 800a198:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	69d9      	ldr	r1, [r3, #28]
 800a1a0:	68bb      	ldr	r3, [r7, #8]
 800a1a2:	691a      	ldr	r2, [r3, #16]
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	430a      	orrs	r2, r1
 800a1aa:	61da      	str	r2, [r3, #28]
      break;
 800a1ac:	e023      	b.n	800a1f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	68b9      	ldr	r1, [r7, #8]
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	f000 fb1b 	bl	800a7f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	69da      	ldr	r2, [r3, #28]
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a1c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	69da      	ldr	r2, [r3, #28]
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a1d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	69d9      	ldr	r1, [r3, #28]
 800a1e0:	68bb      	ldr	r3, [r7, #8]
 800a1e2:	691b      	ldr	r3, [r3, #16]
 800a1e4:	021a      	lsls	r2, r3, #8
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	430a      	orrs	r2, r1
 800a1ec:	61da      	str	r2, [r3, #28]
      break;
 800a1ee:	e002      	b.n	800a1f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800a1f0:	2301      	movs	r3, #1
 800a1f2:	75fb      	strb	r3, [r7, #23]
      break;
 800a1f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a1fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800a200:	4618      	mov	r0, r3
 800a202:	3718      	adds	r7, #24
 800a204:	46bd      	mov	sp, r7
 800a206:	bd80      	pop	{r7, pc}

0800a208 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b084      	sub	sp, #16
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
 800a210:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a212:	2300      	movs	r3, #0
 800a214:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a21c:	2b01      	cmp	r3, #1
 800a21e:	d101      	bne.n	800a224 <HAL_TIM_ConfigClockSource+0x1c>
 800a220:	2302      	movs	r3, #2
 800a222:	e0b4      	b.n	800a38e <HAL_TIM_ConfigClockSource+0x186>
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	2201      	movs	r2, #1
 800a228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	2202      	movs	r2, #2
 800a230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	689b      	ldr	r3, [r3, #8]
 800a23a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a23c:	68bb      	ldr	r3, [r7, #8]
 800a23e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a242:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a24a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	68ba      	ldr	r2, [r7, #8]
 800a252:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a254:	683b      	ldr	r3, [r7, #0]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a25c:	d03e      	beq.n	800a2dc <HAL_TIM_ConfigClockSource+0xd4>
 800a25e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a262:	f200 8087 	bhi.w	800a374 <HAL_TIM_ConfigClockSource+0x16c>
 800a266:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a26a:	f000 8086 	beq.w	800a37a <HAL_TIM_ConfigClockSource+0x172>
 800a26e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a272:	d87f      	bhi.n	800a374 <HAL_TIM_ConfigClockSource+0x16c>
 800a274:	2b70      	cmp	r3, #112	; 0x70
 800a276:	d01a      	beq.n	800a2ae <HAL_TIM_ConfigClockSource+0xa6>
 800a278:	2b70      	cmp	r3, #112	; 0x70
 800a27a:	d87b      	bhi.n	800a374 <HAL_TIM_ConfigClockSource+0x16c>
 800a27c:	2b60      	cmp	r3, #96	; 0x60
 800a27e:	d050      	beq.n	800a322 <HAL_TIM_ConfigClockSource+0x11a>
 800a280:	2b60      	cmp	r3, #96	; 0x60
 800a282:	d877      	bhi.n	800a374 <HAL_TIM_ConfigClockSource+0x16c>
 800a284:	2b50      	cmp	r3, #80	; 0x50
 800a286:	d03c      	beq.n	800a302 <HAL_TIM_ConfigClockSource+0xfa>
 800a288:	2b50      	cmp	r3, #80	; 0x50
 800a28a:	d873      	bhi.n	800a374 <HAL_TIM_ConfigClockSource+0x16c>
 800a28c:	2b40      	cmp	r3, #64	; 0x40
 800a28e:	d058      	beq.n	800a342 <HAL_TIM_ConfigClockSource+0x13a>
 800a290:	2b40      	cmp	r3, #64	; 0x40
 800a292:	d86f      	bhi.n	800a374 <HAL_TIM_ConfigClockSource+0x16c>
 800a294:	2b30      	cmp	r3, #48	; 0x30
 800a296:	d064      	beq.n	800a362 <HAL_TIM_ConfigClockSource+0x15a>
 800a298:	2b30      	cmp	r3, #48	; 0x30
 800a29a:	d86b      	bhi.n	800a374 <HAL_TIM_ConfigClockSource+0x16c>
 800a29c:	2b20      	cmp	r3, #32
 800a29e:	d060      	beq.n	800a362 <HAL_TIM_ConfigClockSource+0x15a>
 800a2a0:	2b20      	cmp	r3, #32
 800a2a2:	d867      	bhi.n	800a374 <HAL_TIM_ConfigClockSource+0x16c>
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d05c      	beq.n	800a362 <HAL_TIM_ConfigClockSource+0x15a>
 800a2a8:	2b10      	cmp	r3, #16
 800a2aa:	d05a      	beq.n	800a362 <HAL_TIM_ConfigClockSource+0x15a>
 800a2ac:	e062      	b.n	800a374 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	6818      	ldr	r0, [r3, #0]
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	6899      	ldr	r1, [r3, #8]
 800a2b6:	683b      	ldr	r3, [r7, #0]
 800a2b8:	685a      	ldr	r2, [r3, #4]
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	68db      	ldr	r3, [r3, #12]
 800a2be:	f000 fb67 	bl	800a990 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	689b      	ldr	r3, [r3, #8]
 800a2c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a2ca:	68bb      	ldr	r3, [r7, #8]
 800a2cc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a2d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	68ba      	ldr	r2, [r7, #8]
 800a2d8:	609a      	str	r2, [r3, #8]
      break;
 800a2da:	e04f      	b.n	800a37c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	6818      	ldr	r0, [r3, #0]
 800a2e0:	683b      	ldr	r3, [r7, #0]
 800a2e2:	6899      	ldr	r1, [r3, #8]
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	685a      	ldr	r2, [r3, #4]
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	68db      	ldr	r3, [r3, #12]
 800a2ec:	f000 fb50 	bl	800a990 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	689a      	ldr	r2, [r3, #8]
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a2fe:	609a      	str	r2, [r3, #8]
      break;
 800a300:	e03c      	b.n	800a37c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	6818      	ldr	r0, [r3, #0]
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	6859      	ldr	r1, [r3, #4]
 800a30a:	683b      	ldr	r3, [r7, #0]
 800a30c:	68db      	ldr	r3, [r3, #12]
 800a30e:	461a      	mov	r2, r3
 800a310:	f000 fac4 	bl	800a89c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	2150      	movs	r1, #80	; 0x50
 800a31a:	4618      	mov	r0, r3
 800a31c:	f000 fb1d 	bl	800a95a <TIM_ITRx_SetConfig>
      break;
 800a320:	e02c      	b.n	800a37c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	6818      	ldr	r0, [r3, #0]
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	6859      	ldr	r1, [r3, #4]
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	68db      	ldr	r3, [r3, #12]
 800a32e:	461a      	mov	r2, r3
 800a330:	f000 fae3 	bl	800a8fa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	2160      	movs	r1, #96	; 0x60
 800a33a:	4618      	mov	r0, r3
 800a33c:	f000 fb0d 	bl	800a95a <TIM_ITRx_SetConfig>
      break;
 800a340:	e01c      	b.n	800a37c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6818      	ldr	r0, [r3, #0]
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	6859      	ldr	r1, [r3, #4]
 800a34a:	683b      	ldr	r3, [r7, #0]
 800a34c:	68db      	ldr	r3, [r3, #12]
 800a34e:	461a      	mov	r2, r3
 800a350:	f000 faa4 	bl	800a89c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	2140      	movs	r1, #64	; 0x40
 800a35a:	4618      	mov	r0, r3
 800a35c:	f000 fafd 	bl	800a95a <TIM_ITRx_SetConfig>
      break;
 800a360:	e00c      	b.n	800a37c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681a      	ldr	r2, [r3, #0]
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	4619      	mov	r1, r3
 800a36c:	4610      	mov	r0, r2
 800a36e:	f000 faf4 	bl	800a95a <TIM_ITRx_SetConfig>
      break;
 800a372:	e003      	b.n	800a37c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a374:	2301      	movs	r3, #1
 800a376:	73fb      	strb	r3, [r7, #15]
      break;
 800a378:	e000      	b.n	800a37c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a37a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2201      	movs	r2, #1
 800a380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2200      	movs	r2, #0
 800a388:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a38c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a38e:	4618      	mov	r0, r3
 800a390:	3710      	adds	r7, #16
 800a392:	46bd      	mov	sp, r7
 800a394:	bd80      	pop	{r7, pc}

0800a396 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a396:	b480      	push	{r7}
 800a398:	b083      	sub	sp, #12
 800a39a:	af00      	add	r7, sp, #0
 800a39c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800a39e:	bf00      	nop
 800a3a0:	370c      	adds	r7, #12
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a8:	4770      	bx	lr

0800a3aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a3aa:	b480      	push	{r7}
 800a3ac:	b083      	sub	sp, #12
 800a3ae:	af00      	add	r7, sp, #0
 800a3b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a3b2:	bf00      	nop
 800a3b4:	370c      	adds	r7, #12
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3bc:	4770      	bx	lr

0800a3be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a3be:	b480      	push	{r7}
 800a3c0:	b083      	sub	sp, #12
 800a3c2:	af00      	add	r7, sp, #0
 800a3c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a3c6:	bf00      	nop
 800a3c8:	370c      	adds	r7, #12
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d0:	4770      	bx	lr

0800a3d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a3d2:	b480      	push	{r7}
 800a3d4:	b083      	sub	sp, #12
 800a3d6:	af00      	add	r7, sp, #0
 800a3d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a3da:	bf00      	nop
 800a3dc:	370c      	adds	r7, #12
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e4:	4770      	bx	lr

0800a3e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a3e6:	b480      	push	{r7}
 800a3e8:	b083      	sub	sp, #12
 800a3ea:	af00      	add	r7, sp, #0
 800a3ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a3ee:	bf00      	nop
 800a3f0:	370c      	adds	r7, #12
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f8:	4770      	bx	lr
	...

0800a3fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a3fc:	b480      	push	{r7}
 800a3fe:	b085      	sub	sp, #20
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
 800a404:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	4a40      	ldr	r2, [pc, #256]	; (800a510 <TIM_Base_SetConfig+0x114>)
 800a410:	4293      	cmp	r3, r2
 800a412:	d013      	beq.n	800a43c <TIM_Base_SetConfig+0x40>
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a41a:	d00f      	beq.n	800a43c <TIM_Base_SetConfig+0x40>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	4a3d      	ldr	r2, [pc, #244]	; (800a514 <TIM_Base_SetConfig+0x118>)
 800a420:	4293      	cmp	r3, r2
 800a422:	d00b      	beq.n	800a43c <TIM_Base_SetConfig+0x40>
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	4a3c      	ldr	r2, [pc, #240]	; (800a518 <TIM_Base_SetConfig+0x11c>)
 800a428:	4293      	cmp	r3, r2
 800a42a:	d007      	beq.n	800a43c <TIM_Base_SetConfig+0x40>
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	4a3b      	ldr	r2, [pc, #236]	; (800a51c <TIM_Base_SetConfig+0x120>)
 800a430:	4293      	cmp	r3, r2
 800a432:	d003      	beq.n	800a43c <TIM_Base_SetConfig+0x40>
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	4a3a      	ldr	r2, [pc, #232]	; (800a520 <TIM_Base_SetConfig+0x124>)
 800a438:	4293      	cmp	r3, r2
 800a43a:	d108      	bne.n	800a44e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a442:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a444:	683b      	ldr	r3, [r7, #0]
 800a446:	685b      	ldr	r3, [r3, #4]
 800a448:	68fa      	ldr	r2, [r7, #12]
 800a44a:	4313      	orrs	r3, r2
 800a44c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	4a2f      	ldr	r2, [pc, #188]	; (800a510 <TIM_Base_SetConfig+0x114>)
 800a452:	4293      	cmp	r3, r2
 800a454:	d02b      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a45c:	d027      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	4a2c      	ldr	r2, [pc, #176]	; (800a514 <TIM_Base_SetConfig+0x118>)
 800a462:	4293      	cmp	r3, r2
 800a464:	d023      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	4a2b      	ldr	r2, [pc, #172]	; (800a518 <TIM_Base_SetConfig+0x11c>)
 800a46a:	4293      	cmp	r3, r2
 800a46c:	d01f      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	4a2a      	ldr	r2, [pc, #168]	; (800a51c <TIM_Base_SetConfig+0x120>)
 800a472:	4293      	cmp	r3, r2
 800a474:	d01b      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	4a29      	ldr	r2, [pc, #164]	; (800a520 <TIM_Base_SetConfig+0x124>)
 800a47a:	4293      	cmp	r3, r2
 800a47c:	d017      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	4a28      	ldr	r2, [pc, #160]	; (800a524 <TIM_Base_SetConfig+0x128>)
 800a482:	4293      	cmp	r3, r2
 800a484:	d013      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	4a27      	ldr	r2, [pc, #156]	; (800a528 <TIM_Base_SetConfig+0x12c>)
 800a48a:	4293      	cmp	r3, r2
 800a48c:	d00f      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	4a26      	ldr	r2, [pc, #152]	; (800a52c <TIM_Base_SetConfig+0x130>)
 800a492:	4293      	cmp	r3, r2
 800a494:	d00b      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	4a25      	ldr	r2, [pc, #148]	; (800a530 <TIM_Base_SetConfig+0x134>)
 800a49a:	4293      	cmp	r3, r2
 800a49c:	d007      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	4a24      	ldr	r2, [pc, #144]	; (800a534 <TIM_Base_SetConfig+0x138>)
 800a4a2:	4293      	cmp	r3, r2
 800a4a4:	d003      	beq.n	800a4ae <TIM_Base_SetConfig+0xb2>
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	4a23      	ldr	r2, [pc, #140]	; (800a538 <TIM_Base_SetConfig+0x13c>)
 800a4aa:	4293      	cmp	r3, r2
 800a4ac:	d108      	bne.n	800a4c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a4b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a4b6:	683b      	ldr	r3, [r7, #0]
 800a4b8:	68db      	ldr	r3, [r3, #12]
 800a4ba:	68fa      	ldr	r2, [r7, #12]
 800a4bc:	4313      	orrs	r3, r2
 800a4be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	695b      	ldr	r3, [r3, #20]
 800a4ca:	4313      	orrs	r3, r2
 800a4cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	68fa      	ldr	r2, [r7, #12]
 800a4d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a4d4:	683b      	ldr	r3, [r7, #0]
 800a4d6:	689a      	ldr	r2, [r3, #8]
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	681a      	ldr	r2, [r3, #0]
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	4a0a      	ldr	r2, [pc, #40]	; (800a510 <TIM_Base_SetConfig+0x114>)
 800a4e8:	4293      	cmp	r3, r2
 800a4ea:	d003      	beq.n	800a4f4 <TIM_Base_SetConfig+0xf8>
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	4a0c      	ldr	r2, [pc, #48]	; (800a520 <TIM_Base_SetConfig+0x124>)
 800a4f0:	4293      	cmp	r3, r2
 800a4f2:	d103      	bne.n	800a4fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	691a      	ldr	r2, [r3, #16]
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2201      	movs	r2, #1
 800a500:	615a      	str	r2, [r3, #20]
}
 800a502:	bf00      	nop
 800a504:	3714      	adds	r7, #20
 800a506:	46bd      	mov	sp, r7
 800a508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50c:	4770      	bx	lr
 800a50e:	bf00      	nop
 800a510:	40010000 	.word	0x40010000
 800a514:	40000400 	.word	0x40000400
 800a518:	40000800 	.word	0x40000800
 800a51c:	40000c00 	.word	0x40000c00
 800a520:	40010400 	.word	0x40010400
 800a524:	40014000 	.word	0x40014000
 800a528:	40014400 	.word	0x40014400
 800a52c:	40014800 	.word	0x40014800
 800a530:	40001800 	.word	0x40001800
 800a534:	40001c00 	.word	0x40001c00
 800a538:	40002000 	.word	0x40002000

0800a53c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a53c:	b480      	push	{r7}
 800a53e:	b087      	sub	sp, #28
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
 800a544:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6a1b      	ldr	r3, [r3, #32]
 800a54a:	f023 0201 	bic.w	r2, r3, #1
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	6a1b      	ldr	r3, [r3, #32]
 800a556:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	685b      	ldr	r3, [r3, #4]
 800a55c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	699b      	ldr	r3, [r3, #24]
 800a562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a56a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	f023 0303 	bic.w	r3, r3, #3
 800a572:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	68fa      	ldr	r2, [r7, #12]
 800a57a:	4313      	orrs	r3, r2
 800a57c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a57e:	697b      	ldr	r3, [r7, #20]
 800a580:	f023 0302 	bic.w	r3, r3, #2
 800a584:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a586:	683b      	ldr	r3, [r7, #0]
 800a588:	689b      	ldr	r3, [r3, #8]
 800a58a:	697a      	ldr	r2, [r7, #20]
 800a58c:	4313      	orrs	r3, r2
 800a58e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	4a20      	ldr	r2, [pc, #128]	; (800a614 <TIM_OC1_SetConfig+0xd8>)
 800a594:	4293      	cmp	r3, r2
 800a596:	d003      	beq.n	800a5a0 <TIM_OC1_SetConfig+0x64>
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	4a1f      	ldr	r2, [pc, #124]	; (800a618 <TIM_OC1_SetConfig+0xdc>)
 800a59c:	4293      	cmp	r3, r2
 800a59e:	d10c      	bne.n	800a5ba <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a5a0:	697b      	ldr	r3, [r7, #20]
 800a5a2:	f023 0308 	bic.w	r3, r3, #8
 800a5a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	68db      	ldr	r3, [r3, #12]
 800a5ac:	697a      	ldr	r2, [r7, #20]
 800a5ae:	4313      	orrs	r3, r2
 800a5b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a5b2:	697b      	ldr	r3, [r7, #20]
 800a5b4:	f023 0304 	bic.w	r3, r3, #4
 800a5b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	4a15      	ldr	r2, [pc, #84]	; (800a614 <TIM_OC1_SetConfig+0xd8>)
 800a5be:	4293      	cmp	r3, r2
 800a5c0:	d003      	beq.n	800a5ca <TIM_OC1_SetConfig+0x8e>
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	4a14      	ldr	r2, [pc, #80]	; (800a618 <TIM_OC1_SetConfig+0xdc>)
 800a5c6:	4293      	cmp	r3, r2
 800a5c8:	d111      	bne.n	800a5ee <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a5ca:	693b      	ldr	r3, [r7, #16]
 800a5cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a5d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a5d2:	693b      	ldr	r3, [r7, #16]
 800a5d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a5d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a5da:	683b      	ldr	r3, [r7, #0]
 800a5dc:	695b      	ldr	r3, [r3, #20]
 800a5de:	693a      	ldr	r2, [r7, #16]
 800a5e0:	4313      	orrs	r3, r2
 800a5e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	699b      	ldr	r3, [r3, #24]
 800a5e8:	693a      	ldr	r2, [r7, #16]
 800a5ea:	4313      	orrs	r3, r2
 800a5ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	693a      	ldr	r2, [r7, #16]
 800a5f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	68fa      	ldr	r2, [r7, #12]
 800a5f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	685a      	ldr	r2, [r3, #4]
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	697a      	ldr	r2, [r7, #20]
 800a606:	621a      	str	r2, [r3, #32]
}
 800a608:	bf00      	nop
 800a60a:	371c      	adds	r7, #28
 800a60c:	46bd      	mov	sp, r7
 800a60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a612:	4770      	bx	lr
 800a614:	40010000 	.word	0x40010000
 800a618:	40010400 	.word	0x40010400

0800a61c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a61c:	b480      	push	{r7}
 800a61e:	b087      	sub	sp, #28
 800a620:	af00      	add	r7, sp, #0
 800a622:	6078      	str	r0, [r7, #4]
 800a624:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	6a1b      	ldr	r3, [r3, #32]
 800a62a:	f023 0210 	bic.w	r2, r3, #16
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	6a1b      	ldr	r3, [r3, #32]
 800a636:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	685b      	ldr	r3, [r3, #4]
 800a63c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	699b      	ldr	r3, [r3, #24]
 800a642:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a64a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a652:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a654:	683b      	ldr	r3, [r7, #0]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	021b      	lsls	r3, r3, #8
 800a65a:	68fa      	ldr	r2, [r7, #12]
 800a65c:	4313      	orrs	r3, r2
 800a65e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	f023 0320 	bic.w	r3, r3, #32
 800a666:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	689b      	ldr	r3, [r3, #8]
 800a66c:	011b      	lsls	r3, r3, #4
 800a66e:	697a      	ldr	r2, [r7, #20]
 800a670:	4313      	orrs	r3, r2
 800a672:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	4a22      	ldr	r2, [pc, #136]	; (800a700 <TIM_OC2_SetConfig+0xe4>)
 800a678:	4293      	cmp	r3, r2
 800a67a:	d003      	beq.n	800a684 <TIM_OC2_SetConfig+0x68>
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	4a21      	ldr	r2, [pc, #132]	; (800a704 <TIM_OC2_SetConfig+0xe8>)
 800a680:	4293      	cmp	r3, r2
 800a682:	d10d      	bne.n	800a6a0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a684:	697b      	ldr	r3, [r7, #20]
 800a686:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a68a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a68c:	683b      	ldr	r3, [r7, #0]
 800a68e:	68db      	ldr	r3, [r3, #12]
 800a690:	011b      	lsls	r3, r3, #4
 800a692:	697a      	ldr	r2, [r7, #20]
 800a694:	4313      	orrs	r3, r2
 800a696:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a698:	697b      	ldr	r3, [r7, #20]
 800a69a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a69e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	4a17      	ldr	r2, [pc, #92]	; (800a700 <TIM_OC2_SetConfig+0xe4>)
 800a6a4:	4293      	cmp	r3, r2
 800a6a6:	d003      	beq.n	800a6b0 <TIM_OC2_SetConfig+0x94>
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	4a16      	ldr	r2, [pc, #88]	; (800a704 <TIM_OC2_SetConfig+0xe8>)
 800a6ac:	4293      	cmp	r3, r2
 800a6ae:	d113      	bne.n	800a6d8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a6b0:	693b      	ldr	r3, [r7, #16]
 800a6b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a6b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a6b8:	693b      	ldr	r3, [r7, #16]
 800a6ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a6be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a6c0:	683b      	ldr	r3, [r7, #0]
 800a6c2:	695b      	ldr	r3, [r3, #20]
 800a6c4:	009b      	lsls	r3, r3, #2
 800a6c6:	693a      	ldr	r2, [r7, #16]
 800a6c8:	4313      	orrs	r3, r2
 800a6ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	699b      	ldr	r3, [r3, #24]
 800a6d0:	009b      	lsls	r3, r3, #2
 800a6d2:	693a      	ldr	r2, [r7, #16]
 800a6d4:	4313      	orrs	r3, r2
 800a6d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	693a      	ldr	r2, [r7, #16]
 800a6dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	68fa      	ldr	r2, [r7, #12]
 800a6e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a6e4:	683b      	ldr	r3, [r7, #0]
 800a6e6:	685a      	ldr	r2, [r3, #4]
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	697a      	ldr	r2, [r7, #20]
 800a6f0:	621a      	str	r2, [r3, #32]
}
 800a6f2:	bf00      	nop
 800a6f4:	371c      	adds	r7, #28
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fc:	4770      	bx	lr
 800a6fe:	bf00      	nop
 800a700:	40010000 	.word	0x40010000
 800a704:	40010400 	.word	0x40010400

0800a708 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a708:	b480      	push	{r7}
 800a70a:	b087      	sub	sp, #28
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
 800a710:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	6a1b      	ldr	r3, [r3, #32]
 800a716:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	6a1b      	ldr	r3, [r3, #32]
 800a722:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	685b      	ldr	r3, [r3, #4]
 800a728:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	69db      	ldr	r3, [r3, #28]
 800a72e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a736:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	f023 0303 	bic.w	r3, r3, #3
 800a73e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a740:	683b      	ldr	r3, [r7, #0]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	68fa      	ldr	r2, [r7, #12]
 800a746:	4313      	orrs	r3, r2
 800a748:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a74a:	697b      	ldr	r3, [r7, #20]
 800a74c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a750:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	689b      	ldr	r3, [r3, #8]
 800a756:	021b      	lsls	r3, r3, #8
 800a758:	697a      	ldr	r2, [r7, #20]
 800a75a:	4313      	orrs	r3, r2
 800a75c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	4a21      	ldr	r2, [pc, #132]	; (800a7e8 <TIM_OC3_SetConfig+0xe0>)
 800a762:	4293      	cmp	r3, r2
 800a764:	d003      	beq.n	800a76e <TIM_OC3_SetConfig+0x66>
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	4a20      	ldr	r2, [pc, #128]	; (800a7ec <TIM_OC3_SetConfig+0xe4>)
 800a76a:	4293      	cmp	r3, r2
 800a76c:	d10d      	bne.n	800a78a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a76e:	697b      	ldr	r3, [r7, #20]
 800a770:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a774:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a776:	683b      	ldr	r3, [r7, #0]
 800a778:	68db      	ldr	r3, [r3, #12]
 800a77a:	021b      	lsls	r3, r3, #8
 800a77c:	697a      	ldr	r2, [r7, #20]
 800a77e:	4313      	orrs	r3, r2
 800a780:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a782:	697b      	ldr	r3, [r7, #20]
 800a784:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a788:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	4a16      	ldr	r2, [pc, #88]	; (800a7e8 <TIM_OC3_SetConfig+0xe0>)
 800a78e:	4293      	cmp	r3, r2
 800a790:	d003      	beq.n	800a79a <TIM_OC3_SetConfig+0x92>
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	4a15      	ldr	r2, [pc, #84]	; (800a7ec <TIM_OC3_SetConfig+0xe4>)
 800a796:	4293      	cmp	r3, r2
 800a798:	d113      	bne.n	800a7c2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a79a:	693b      	ldr	r3, [r7, #16]
 800a79c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a7a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a7a2:	693b      	ldr	r3, [r7, #16]
 800a7a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a7a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a7aa:	683b      	ldr	r3, [r7, #0]
 800a7ac:	695b      	ldr	r3, [r3, #20]
 800a7ae:	011b      	lsls	r3, r3, #4
 800a7b0:	693a      	ldr	r2, [r7, #16]
 800a7b2:	4313      	orrs	r3, r2
 800a7b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	699b      	ldr	r3, [r3, #24]
 800a7ba:	011b      	lsls	r3, r3, #4
 800a7bc:	693a      	ldr	r2, [r7, #16]
 800a7be:	4313      	orrs	r3, r2
 800a7c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	693a      	ldr	r2, [r7, #16]
 800a7c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	68fa      	ldr	r2, [r7, #12]
 800a7cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	685a      	ldr	r2, [r3, #4]
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	697a      	ldr	r2, [r7, #20]
 800a7da:	621a      	str	r2, [r3, #32]
}
 800a7dc:	bf00      	nop
 800a7de:	371c      	adds	r7, #28
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e6:	4770      	bx	lr
 800a7e8:	40010000 	.word	0x40010000
 800a7ec:	40010400 	.word	0x40010400

0800a7f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a7f0:	b480      	push	{r7}
 800a7f2:	b087      	sub	sp, #28
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]
 800a7f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	6a1b      	ldr	r3, [r3, #32]
 800a7fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	6a1b      	ldr	r3, [r3, #32]
 800a80a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	685b      	ldr	r3, [r3, #4]
 800a810:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	69db      	ldr	r3, [r3, #28]
 800a816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a81e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a826:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	021b      	lsls	r3, r3, #8
 800a82e:	68fa      	ldr	r2, [r7, #12]
 800a830:	4313      	orrs	r3, r2
 800a832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a834:	693b      	ldr	r3, [r7, #16]
 800a836:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a83a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a83c:	683b      	ldr	r3, [r7, #0]
 800a83e:	689b      	ldr	r3, [r3, #8]
 800a840:	031b      	lsls	r3, r3, #12
 800a842:	693a      	ldr	r2, [r7, #16]
 800a844:	4313      	orrs	r3, r2
 800a846:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	4a12      	ldr	r2, [pc, #72]	; (800a894 <TIM_OC4_SetConfig+0xa4>)
 800a84c:	4293      	cmp	r3, r2
 800a84e:	d003      	beq.n	800a858 <TIM_OC4_SetConfig+0x68>
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	4a11      	ldr	r2, [pc, #68]	; (800a898 <TIM_OC4_SetConfig+0xa8>)
 800a854:	4293      	cmp	r3, r2
 800a856:	d109      	bne.n	800a86c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a858:	697b      	ldr	r3, [r7, #20]
 800a85a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a85e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a860:	683b      	ldr	r3, [r7, #0]
 800a862:	695b      	ldr	r3, [r3, #20]
 800a864:	019b      	lsls	r3, r3, #6
 800a866:	697a      	ldr	r2, [r7, #20]
 800a868:	4313      	orrs	r3, r2
 800a86a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	697a      	ldr	r2, [r7, #20]
 800a870:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	68fa      	ldr	r2, [r7, #12]
 800a876:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	685a      	ldr	r2, [r3, #4]
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	693a      	ldr	r2, [r7, #16]
 800a884:	621a      	str	r2, [r3, #32]
}
 800a886:	bf00      	nop
 800a888:	371c      	adds	r7, #28
 800a88a:	46bd      	mov	sp, r7
 800a88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a890:	4770      	bx	lr
 800a892:	bf00      	nop
 800a894:	40010000 	.word	0x40010000
 800a898:	40010400 	.word	0x40010400

0800a89c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a89c:	b480      	push	{r7}
 800a89e:	b087      	sub	sp, #28
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	60f8      	str	r0, [r7, #12]
 800a8a4:	60b9      	str	r1, [r7, #8]
 800a8a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	6a1b      	ldr	r3, [r3, #32]
 800a8ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	6a1b      	ldr	r3, [r3, #32]
 800a8b2:	f023 0201 	bic.w	r2, r3, #1
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	699b      	ldr	r3, [r3, #24]
 800a8be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a8c0:	693b      	ldr	r3, [r7, #16]
 800a8c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a8c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	011b      	lsls	r3, r3, #4
 800a8cc:	693a      	ldr	r2, [r7, #16]
 800a8ce:	4313      	orrs	r3, r2
 800a8d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a8d2:	697b      	ldr	r3, [r7, #20]
 800a8d4:	f023 030a 	bic.w	r3, r3, #10
 800a8d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a8da:	697a      	ldr	r2, [r7, #20]
 800a8dc:	68bb      	ldr	r3, [r7, #8]
 800a8de:	4313      	orrs	r3, r2
 800a8e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	693a      	ldr	r2, [r7, #16]
 800a8e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	697a      	ldr	r2, [r7, #20]
 800a8ec:	621a      	str	r2, [r3, #32]
}
 800a8ee:	bf00      	nop
 800a8f0:	371c      	adds	r7, #28
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f8:	4770      	bx	lr

0800a8fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a8fa:	b480      	push	{r7}
 800a8fc:	b087      	sub	sp, #28
 800a8fe:	af00      	add	r7, sp, #0
 800a900:	60f8      	str	r0, [r7, #12]
 800a902:	60b9      	str	r1, [r7, #8]
 800a904:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	6a1b      	ldr	r3, [r3, #32]
 800a90a:	f023 0210 	bic.w	r2, r3, #16
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	699b      	ldr	r3, [r3, #24]
 800a916:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	6a1b      	ldr	r3, [r3, #32]
 800a91c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a91e:	697b      	ldr	r3, [r7, #20]
 800a920:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a924:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	031b      	lsls	r3, r3, #12
 800a92a:	697a      	ldr	r2, [r7, #20]
 800a92c:	4313      	orrs	r3, r2
 800a92e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a930:	693b      	ldr	r3, [r7, #16]
 800a932:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a936:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a938:	68bb      	ldr	r3, [r7, #8]
 800a93a:	011b      	lsls	r3, r3, #4
 800a93c:	693a      	ldr	r2, [r7, #16]
 800a93e:	4313      	orrs	r3, r2
 800a940:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	697a      	ldr	r2, [r7, #20]
 800a946:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	693a      	ldr	r2, [r7, #16]
 800a94c:	621a      	str	r2, [r3, #32]
}
 800a94e:	bf00      	nop
 800a950:	371c      	adds	r7, #28
 800a952:	46bd      	mov	sp, r7
 800a954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a958:	4770      	bx	lr

0800a95a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a95a:	b480      	push	{r7}
 800a95c:	b085      	sub	sp, #20
 800a95e:	af00      	add	r7, sp, #0
 800a960:	6078      	str	r0, [r7, #4]
 800a962:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	689b      	ldr	r3, [r3, #8]
 800a968:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a970:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a972:	683a      	ldr	r2, [r7, #0]
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	4313      	orrs	r3, r2
 800a978:	f043 0307 	orr.w	r3, r3, #7
 800a97c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	68fa      	ldr	r2, [r7, #12]
 800a982:	609a      	str	r2, [r3, #8]
}
 800a984:	bf00      	nop
 800a986:	3714      	adds	r7, #20
 800a988:	46bd      	mov	sp, r7
 800a98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98e:	4770      	bx	lr

0800a990 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a990:	b480      	push	{r7}
 800a992:	b087      	sub	sp, #28
 800a994:	af00      	add	r7, sp, #0
 800a996:	60f8      	str	r0, [r7, #12]
 800a998:	60b9      	str	r1, [r7, #8]
 800a99a:	607a      	str	r2, [r7, #4]
 800a99c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	689b      	ldr	r3, [r3, #8]
 800a9a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a9a4:	697b      	ldr	r3, [r7, #20]
 800a9a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a9aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	021a      	lsls	r2, r3, #8
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	431a      	orrs	r2, r3
 800a9b4:	68bb      	ldr	r3, [r7, #8]
 800a9b6:	4313      	orrs	r3, r2
 800a9b8:	697a      	ldr	r2, [r7, #20]
 800a9ba:	4313      	orrs	r3, r2
 800a9bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	697a      	ldr	r2, [r7, #20]
 800a9c2:	609a      	str	r2, [r3, #8]
}
 800a9c4:	bf00      	nop
 800a9c6:	371c      	adds	r7, #28
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ce:	4770      	bx	lr

0800a9d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a9d0:	b480      	push	{r7}
 800a9d2:	b087      	sub	sp, #28
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	60f8      	str	r0, [r7, #12]
 800a9d8:	60b9      	str	r1, [r7, #8]
 800a9da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a9dc:	68bb      	ldr	r3, [r7, #8]
 800a9de:	f003 031f 	and.w	r3, r3, #31
 800a9e2:	2201      	movs	r2, #1
 800a9e4:	fa02 f303 	lsl.w	r3, r2, r3
 800a9e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	6a1a      	ldr	r2, [r3, #32]
 800a9ee:	697b      	ldr	r3, [r7, #20]
 800a9f0:	43db      	mvns	r3, r3
 800a9f2:	401a      	ands	r2, r3
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	6a1a      	ldr	r2, [r3, #32]
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	f003 031f 	and.w	r3, r3, #31
 800aa02:	6879      	ldr	r1, [r7, #4]
 800aa04:	fa01 f303 	lsl.w	r3, r1, r3
 800aa08:	431a      	orrs	r2, r3
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	621a      	str	r2, [r3, #32]
}
 800aa0e:	bf00      	nop
 800aa10:	371c      	adds	r7, #28
 800aa12:	46bd      	mov	sp, r7
 800aa14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa18:	4770      	bx	lr
	...

0800aa1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	b085      	sub	sp, #20
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
 800aa24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa2c:	2b01      	cmp	r3, #1
 800aa2e:	d101      	bne.n	800aa34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aa30:	2302      	movs	r3, #2
 800aa32:	e05a      	b.n	800aaea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2201      	movs	r2, #1
 800aa38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	2202      	movs	r2, #2
 800aa40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	685b      	ldr	r3, [r3, #4]
 800aa4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	689b      	ldr	r3, [r3, #8]
 800aa52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800aa5c:	683b      	ldr	r3, [r7, #0]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	68fa      	ldr	r2, [r7, #12]
 800aa62:	4313      	orrs	r3, r2
 800aa64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	68fa      	ldr	r2, [r7, #12]
 800aa6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	4a21      	ldr	r2, [pc, #132]	; (800aaf8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800aa74:	4293      	cmp	r3, r2
 800aa76:	d022      	beq.n	800aabe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa80:	d01d      	beq.n	800aabe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	4a1d      	ldr	r2, [pc, #116]	; (800aafc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800aa88:	4293      	cmp	r3, r2
 800aa8a:	d018      	beq.n	800aabe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	4a1b      	ldr	r2, [pc, #108]	; (800ab00 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800aa92:	4293      	cmp	r3, r2
 800aa94:	d013      	beq.n	800aabe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	4a1a      	ldr	r2, [pc, #104]	; (800ab04 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800aa9c:	4293      	cmp	r3, r2
 800aa9e:	d00e      	beq.n	800aabe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	4a18      	ldr	r2, [pc, #96]	; (800ab08 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800aaa6:	4293      	cmp	r3, r2
 800aaa8:	d009      	beq.n	800aabe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	4a17      	ldr	r2, [pc, #92]	; (800ab0c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800aab0:	4293      	cmp	r3, r2
 800aab2:	d004      	beq.n	800aabe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	4a15      	ldr	r2, [pc, #84]	; (800ab10 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800aaba:	4293      	cmp	r3, r2
 800aabc:	d10c      	bne.n	800aad8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800aabe:	68bb      	ldr	r3, [r7, #8]
 800aac0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aac4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800aac6:	683b      	ldr	r3, [r7, #0]
 800aac8:	685b      	ldr	r3, [r3, #4]
 800aaca:	68ba      	ldr	r2, [r7, #8]
 800aacc:	4313      	orrs	r3, r2
 800aace:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	68ba      	ldr	r2, [r7, #8]
 800aad6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	2201      	movs	r2, #1
 800aadc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	2200      	movs	r2, #0
 800aae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aae8:	2300      	movs	r3, #0
}
 800aaea:	4618      	mov	r0, r3
 800aaec:	3714      	adds	r7, #20
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf4:	4770      	bx	lr
 800aaf6:	bf00      	nop
 800aaf8:	40010000 	.word	0x40010000
 800aafc:	40000400 	.word	0x40000400
 800ab00:	40000800 	.word	0x40000800
 800ab04:	40000c00 	.word	0x40000c00
 800ab08:	40010400 	.word	0x40010400
 800ab0c:	40014000 	.word	0x40014000
 800ab10:	40001800 	.word	0x40001800

0800ab14 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ab14:	b480      	push	{r7}
 800ab16:	b085      	sub	sp, #20
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
 800ab1c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ab28:	2b01      	cmp	r3, #1
 800ab2a:	d101      	bne.n	800ab30 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ab2c:	2302      	movs	r3, #2
 800ab2e:	e03d      	b.n	800abac <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	2201      	movs	r2, #1
 800ab34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800ab3e:	683b      	ldr	r3, [r7, #0]
 800ab40:	68db      	ldr	r3, [r3, #12]
 800ab42:	4313      	orrs	r3, r2
 800ab44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	689b      	ldr	r3, [r3, #8]
 800ab50:	4313      	orrs	r3, r2
 800ab52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	685b      	ldr	r3, [r3, #4]
 800ab5e:	4313      	orrs	r3, r2
 800ab60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800ab68:	683b      	ldr	r3, [r7, #0]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	4313      	orrs	r3, r2
 800ab6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ab76:	683b      	ldr	r3, [r7, #0]
 800ab78:	691b      	ldr	r3, [r3, #16]
 800ab7a:	4313      	orrs	r3, r2
 800ab7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	695b      	ldr	r3, [r3, #20]
 800ab88:	4313      	orrs	r3, r2
 800ab8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800ab92:	683b      	ldr	r3, [r7, #0]
 800ab94:	69db      	ldr	r3, [r3, #28]
 800ab96:	4313      	orrs	r3, r2
 800ab98:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	68fa      	ldr	r2, [r7, #12]
 800aba0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	2200      	movs	r2, #0
 800aba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800abaa:	2300      	movs	r3, #0
}
 800abac:	4618      	mov	r0, r3
 800abae:	3714      	adds	r7, #20
 800abb0:	46bd      	mov	sp, r7
 800abb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb6:	4770      	bx	lr

0800abb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800abb8:	b480      	push	{r7}
 800abba:	b083      	sub	sp, #12
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800abc0:	bf00      	nop
 800abc2:	370c      	adds	r7, #12
 800abc4:	46bd      	mov	sp, r7
 800abc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abca:	4770      	bx	lr

0800abcc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800abcc:	b480      	push	{r7}
 800abce:	b083      	sub	sp, #12
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800abd4:	bf00      	nop
 800abd6:	370c      	adds	r7, #12
 800abd8:	46bd      	mov	sp, r7
 800abda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abde:	4770      	bx	lr

0800abe0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b082      	sub	sp, #8
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d101      	bne.n	800abf2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800abee:	2301      	movs	r3, #1
 800abf0:	e03f      	b.n	800ac72 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800abf8:	b2db      	uxtb	r3, r3
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d106      	bne.n	800ac0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	2200      	movs	r2, #0
 800ac02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ac06:	6878      	ldr	r0, [r7, #4]
 800ac08:	f7f9 fba2 	bl	8004350 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	2224      	movs	r2, #36	; 0x24
 800ac10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	68da      	ldr	r2, [r3, #12]
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ac22:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ac24:	6878      	ldr	r0, [r7, #4]
 800ac26:	f000 f829 	bl	800ac7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	691a      	ldr	r2, [r3, #16]
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ac38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	695a      	ldr	r2, [r3, #20]
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ac48:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	68da      	ldr	r2, [r3, #12]
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ac58:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	2220      	movs	r2, #32
 800ac64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	2220      	movs	r2, #32
 800ac6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800ac70:	2300      	movs	r3, #0
}
 800ac72:	4618      	mov	r0, r3
 800ac74:	3708      	adds	r7, #8
 800ac76:	46bd      	mov	sp, r7
 800ac78:	bd80      	pop	{r7, pc}
	...

0800ac7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ac7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ac80:	b0c0      	sub	sp, #256	; 0x100
 800ac82:	af00      	add	r7, sp, #0
 800ac84:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ac88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	691b      	ldr	r3, [r3, #16]
 800ac90:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800ac94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac98:	68d9      	ldr	r1, [r3, #12]
 800ac9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac9e:	681a      	ldr	r2, [r3, #0]
 800aca0:	ea40 0301 	orr.w	r3, r0, r1
 800aca4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800aca6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acaa:	689a      	ldr	r2, [r3, #8]
 800acac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acb0:	691b      	ldr	r3, [r3, #16]
 800acb2:	431a      	orrs	r2, r3
 800acb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acb8:	695b      	ldr	r3, [r3, #20]
 800acba:	431a      	orrs	r2, r3
 800acbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acc0:	69db      	ldr	r3, [r3, #28]
 800acc2:	4313      	orrs	r3, r2
 800acc4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800acc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	68db      	ldr	r3, [r3, #12]
 800acd0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800acd4:	f021 010c 	bic.w	r1, r1, #12
 800acd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acdc:	681a      	ldr	r2, [r3, #0]
 800acde:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ace2:	430b      	orrs	r3, r1
 800ace4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ace6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	695b      	ldr	r3, [r3, #20]
 800acee:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800acf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acf6:	6999      	ldr	r1, [r3, #24]
 800acf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acfc:	681a      	ldr	r2, [r3, #0]
 800acfe:	ea40 0301 	orr.w	r3, r0, r1
 800ad02:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ad04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad08:	681a      	ldr	r2, [r3, #0]
 800ad0a:	4b8f      	ldr	r3, [pc, #572]	; (800af48 <UART_SetConfig+0x2cc>)
 800ad0c:	429a      	cmp	r2, r3
 800ad0e:	d005      	beq.n	800ad1c <UART_SetConfig+0xa0>
 800ad10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad14:	681a      	ldr	r2, [r3, #0]
 800ad16:	4b8d      	ldr	r3, [pc, #564]	; (800af4c <UART_SetConfig+0x2d0>)
 800ad18:	429a      	cmp	r2, r3
 800ad1a:	d104      	bne.n	800ad26 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ad1c:	f7fd fb8e 	bl	800843c <HAL_RCC_GetPCLK2Freq>
 800ad20:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800ad24:	e003      	b.n	800ad2e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ad26:	f7fd fb75 	bl	8008414 <HAL_RCC_GetPCLK1Freq>
 800ad2a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ad2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad32:	69db      	ldr	r3, [r3, #28]
 800ad34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ad38:	f040 810c 	bne.w	800af54 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ad3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ad40:	2200      	movs	r2, #0
 800ad42:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ad46:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800ad4a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800ad4e:	4622      	mov	r2, r4
 800ad50:	462b      	mov	r3, r5
 800ad52:	1891      	adds	r1, r2, r2
 800ad54:	65b9      	str	r1, [r7, #88]	; 0x58
 800ad56:	415b      	adcs	r3, r3
 800ad58:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ad5a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800ad5e:	4621      	mov	r1, r4
 800ad60:	eb12 0801 	adds.w	r8, r2, r1
 800ad64:	4629      	mov	r1, r5
 800ad66:	eb43 0901 	adc.w	r9, r3, r1
 800ad6a:	f04f 0200 	mov.w	r2, #0
 800ad6e:	f04f 0300 	mov.w	r3, #0
 800ad72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ad76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ad7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ad7e:	4690      	mov	r8, r2
 800ad80:	4699      	mov	r9, r3
 800ad82:	4623      	mov	r3, r4
 800ad84:	eb18 0303 	adds.w	r3, r8, r3
 800ad88:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ad8c:	462b      	mov	r3, r5
 800ad8e:	eb49 0303 	adc.w	r3, r9, r3
 800ad92:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800ad96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad9a:	685b      	ldr	r3, [r3, #4]
 800ad9c:	2200      	movs	r2, #0
 800ad9e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ada2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800ada6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800adaa:	460b      	mov	r3, r1
 800adac:	18db      	adds	r3, r3, r3
 800adae:	653b      	str	r3, [r7, #80]	; 0x50
 800adb0:	4613      	mov	r3, r2
 800adb2:	eb42 0303 	adc.w	r3, r2, r3
 800adb6:	657b      	str	r3, [r7, #84]	; 0x54
 800adb8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800adbc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800adc0:	f7f5 fade 	bl	8000380 <__aeabi_uldivmod>
 800adc4:	4602      	mov	r2, r0
 800adc6:	460b      	mov	r3, r1
 800adc8:	4b61      	ldr	r3, [pc, #388]	; (800af50 <UART_SetConfig+0x2d4>)
 800adca:	fba3 2302 	umull	r2, r3, r3, r2
 800adce:	095b      	lsrs	r3, r3, #5
 800add0:	011c      	lsls	r4, r3, #4
 800add2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800add6:	2200      	movs	r2, #0
 800add8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800addc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800ade0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800ade4:	4642      	mov	r2, r8
 800ade6:	464b      	mov	r3, r9
 800ade8:	1891      	adds	r1, r2, r2
 800adea:	64b9      	str	r1, [r7, #72]	; 0x48
 800adec:	415b      	adcs	r3, r3
 800adee:	64fb      	str	r3, [r7, #76]	; 0x4c
 800adf0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800adf4:	4641      	mov	r1, r8
 800adf6:	eb12 0a01 	adds.w	sl, r2, r1
 800adfa:	4649      	mov	r1, r9
 800adfc:	eb43 0b01 	adc.w	fp, r3, r1
 800ae00:	f04f 0200 	mov.w	r2, #0
 800ae04:	f04f 0300 	mov.w	r3, #0
 800ae08:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800ae0c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800ae10:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ae14:	4692      	mov	sl, r2
 800ae16:	469b      	mov	fp, r3
 800ae18:	4643      	mov	r3, r8
 800ae1a:	eb1a 0303 	adds.w	r3, sl, r3
 800ae1e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800ae22:	464b      	mov	r3, r9
 800ae24:	eb4b 0303 	adc.w	r3, fp, r3
 800ae28:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800ae2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae30:	685b      	ldr	r3, [r3, #4]
 800ae32:	2200      	movs	r2, #0
 800ae34:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ae38:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800ae3c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800ae40:	460b      	mov	r3, r1
 800ae42:	18db      	adds	r3, r3, r3
 800ae44:	643b      	str	r3, [r7, #64]	; 0x40
 800ae46:	4613      	mov	r3, r2
 800ae48:	eb42 0303 	adc.w	r3, r2, r3
 800ae4c:	647b      	str	r3, [r7, #68]	; 0x44
 800ae4e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800ae52:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800ae56:	f7f5 fa93 	bl	8000380 <__aeabi_uldivmod>
 800ae5a:	4602      	mov	r2, r0
 800ae5c:	460b      	mov	r3, r1
 800ae5e:	4611      	mov	r1, r2
 800ae60:	4b3b      	ldr	r3, [pc, #236]	; (800af50 <UART_SetConfig+0x2d4>)
 800ae62:	fba3 2301 	umull	r2, r3, r3, r1
 800ae66:	095b      	lsrs	r3, r3, #5
 800ae68:	2264      	movs	r2, #100	; 0x64
 800ae6a:	fb02 f303 	mul.w	r3, r2, r3
 800ae6e:	1acb      	subs	r3, r1, r3
 800ae70:	00db      	lsls	r3, r3, #3
 800ae72:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800ae76:	4b36      	ldr	r3, [pc, #216]	; (800af50 <UART_SetConfig+0x2d4>)
 800ae78:	fba3 2302 	umull	r2, r3, r3, r2
 800ae7c:	095b      	lsrs	r3, r3, #5
 800ae7e:	005b      	lsls	r3, r3, #1
 800ae80:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ae84:	441c      	add	r4, r3
 800ae86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800ae90:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800ae94:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800ae98:	4642      	mov	r2, r8
 800ae9a:	464b      	mov	r3, r9
 800ae9c:	1891      	adds	r1, r2, r2
 800ae9e:	63b9      	str	r1, [r7, #56]	; 0x38
 800aea0:	415b      	adcs	r3, r3
 800aea2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aea4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800aea8:	4641      	mov	r1, r8
 800aeaa:	1851      	adds	r1, r2, r1
 800aeac:	6339      	str	r1, [r7, #48]	; 0x30
 800aeae:	4649      	mov	r1, r9
 800aeb0:	414b      	adcs	r3, r1
 800aeb2:	637b      	str	r3, [r7, #52]	; 0x34
 800aeb4:	f04f 0200 	mov.w	r2, #0
 800aeb8:	f04f 0300 	mov.w	r3, #0
 800aebc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800aec0:	4659      	mov	r1, fp
 800aec2:	00cb      	lsls	r3, r1, #3
 800aec4:	4651      	mov	r1, sl
 800aec6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800aeca:	4651      	mov	r1, sl
 800aecc:	00ca      	lsls	r2, r1, #3
 800aece:	4610      	mov	r0, r2
 800aed0:	4619      	mov	r1, r3
 800aed2:	4603      	mov	r3, r0
 800aed4:	4642      	mov	r2, r8
 800aed6:	189b      	adds	r3, r3, r2
 800aed8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800aedc:	464b      	mov	r3, r9
 800aede:	460a      	mov	r2, r1
 800aee0:	eb42 0303 	adc.w	r3, r2, r3
 800aee4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800aee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aeec:	685b      	ldr	r3, [r3, #4]
 800aeee:	2200      	movs	r2, #0
 800aef0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800aef4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800aef8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800aefc:	460b      	mov	r3, r1
 800aefe:	18db      	adds	r3, r3, r3
 800af00:	62bb      	str	r3, [r7, #40]	; 0x28
 800af02:	4613      	mov	r3, r2
 800af04:	eb42 0303 	adc.w	r3, r2, r3
 800af08:	62fb      	str	r3, [r7, #44]	; 0x2c
 800af0a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800af0e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800af12:	f7f5 fa35 	bl	8000380 <__aeabi_uldivmod>
 800af16:	4602      	mov	r2, r0
 800af18:	460b      	mov	r3, r1
 800af1a:	4b0d      	ldr	r3, [pc, #52]	; (800af50 <UART_SetConfig+0x2d4>)
 800af1c:	fba3 1302 	umull	r1, r3, r3, r2
 800af20:	095b      	lsrs	r3, r3, #5
 800af22:	2164      	movs	r1, #100	; 0x64
 800af24:	fb01 f303 	mul.w	r3, r1, r3
 800af28:	1ad3      	subs	r3, r2, r3
 800af2a:	00db      	lsls	r3, r3, #3
 800af2c:	3332      	adds	r3, #50	; 0x32
 800af2e:	4a08      	ldr	r2, [pc, #32]	; (800af50 <UART_SetConfig+0x2d4>)
 800af30:	fba2 2303 	umull	r2, r3, r2, r3
 800af34:	095b      	lsrs	r3, r3, #5
 800af36:	f003 0207 	and.w	r2, r3, #7
 800af3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	4422      	add	r2, r4
 800af42:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800af44:	e105      	b.n	800b152 <UART_SetConfig+0x4d6>
 800af46:	bf00      	nop
 800af48:	40011000 	.word	0x40011000
 800af4c:	40011400 	.word	0x40011400
 800af50:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800af54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800af58:	2200      	movs	r2, #0
 800af5a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800af5e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800af62:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800af66:	4642      	mov	r2, r8
 800af68:	464b      	mov	r3, r9
 800af6a:	1891      	adds	r1, r2, r2
 800af6c:	6239      	str	r1, [r7, #32]
 800af6e:	415b      	adcs	r3, r3
 800af70:	627b      	str	r3, [r7, #36]	; 0x24
 800af72:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800af76:	4641      	mov	r1, r8
 800af78:	1854      	adds	r4, r2, r1
 800af7a:	4649      	mov	r1, r9
 800af7c:	eb43 0501 	adc.w	r5, r3, r1
 800af80:	f04f 0200 	mov.w	r2, #0
 800af84:	f04f 0300 	mov.w	r3, #0
 800af88:	00eb      	lsls	r3, r5, #3
 800af8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800af8e:	00e2      	lsls	r2, r4, #3
 800af90:	4614      	mov	r4, r2
 800af92:	461d      	mov	r5, r3
 800af94:	4643      	mov	r3, r8
 800af96:	18e3      	adds	r3, r4, r3
 800af98:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800af9c:	464b      	mov	r3, r9
 800af9e:	eb45 0303 	adc.w	r3, r5, r3
 800afa2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800afa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800afaa:	685b      	ldr	r3, [r3, #4]
 800afac:	2200      	movs	r2, #0
 800afae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800afb2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800afb6:	f04f 0200 	mov.w	r2, #0
 800afba:	f04f 0300 	mov.w	r3, #0
 800afbe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800afc2:	4629      	mov	r1, r5
 800afc4:	008b      	lsls	r3, r1, #2
 800afc6:	4621      	mov	r1, r4
 800afc8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800afcc:	4621      	mov	r1, r4
 800afce:	008a      	lsls	r2, r1, #2
 800afd0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800afd4:	f7f5 f9d4 	bl	8000380 <__aeabi_uldivmod>
 800afd8:	4602      	mov	r2, r0
 800afda:	460b      	mov	r3, r1
 800afdc:	4b60      	ldr	r3, [pc, #384]	; (800b160 <UART_SetConfig+0x4e4>)
 800afde:	fba3 2302 	umull	r2, r3, r3, r2
 800afe2:	095b      	lsrs	r3, r3, #5
 800afe4:	011c      	lsls	r4, r3, #4
 800afe6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800afea:	2200      	movs	r2, #0
 800afec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800aff0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800aff4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800aff8:	4642      	mov	r2, r8
 800affa:	464b      	mov	r3, r9
 800affc:	1891      	adds	r1, r2, r2
 800affe:	61b9      	str	r1, [r7, #24]
 800b000:	415b      	adcs	r3, r3
 800b002:	61fb      	str	r3, [r7, #28]
 800b004:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b008:	4641      	mov	r1, r8
 800b00a:	1851      	adds	r1, r2, r1
 800b00c:	6139      	str	r1, [r7, #16]
 800b00e:	4649      	mov	r1, r9
 800b010:	414b      	adcs	r3, r1
 800b012:	617b      	str	r3, [r7, #20]
 800b014:	f04f 0200 	mov.w	r2, #0
 800b018:	f04f 0300 	mov.w	r3, #0
 800b01c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b020:	4659      	mov	r1, fp
 800b022:	00cb      	lsls	r3, r1, #3
 800b024:	4651      	mov	r1, sl
 800b026:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b02a:	4651      	mov	r1, sl
 800b02c:	00ca      	lsls	r2, r1, #3
 800b02e:	4610      	mov	r0, r2
 800b030:	4619      	mov	r1, r3
 800b032:	4603      	mov	r3, r0
 800b034:	4642      	mov	r2, r8
 800b036:	189b      	adds	r3, r3, r2
 800b038:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b03c:	464b      	mov	r3, r9
 800b03e:	460a      	mov	r2, r1
 800b040:	eb42 0303 	adc.w	r3, r2, r3
 800b044:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b04c:	685b      	ldr	r3, [r3, #4]
 800b04e:	2200      	movs	r2, #0
 800b050:	67bb      	str	r3, [r7, #120]	; 0x78
 800b052:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b054:	f04f 0200 	mov.w	r2, #0
 800b058:	f04f 0300 	mov.w	r3, #0
 800b05c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b060:	4649      	mov	r1, r9
 800b062:	008b      	lsls	r3, r1, #2
 800b064:	4641      	mov	r1, r8
 800b066:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b06a:	4641      	mov	r1, r8
 800b06c:	008a      	lsls	r2, r1, #2
 800b06e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b072:	f7f5 f985 	bl	8000380 <__aeabi_uldivmod>
 800b076:	4602      	mov	r2, r0
 800b078:	460b      	mov	r3, r1
 800b07a:	4b39      	ldr	r3, [pc, #228]	; (800b160 <UART_SetConfig+0x4e4>)
 800b07c:	fba3 1302 	umull	r1, r3, r3, r2
 800b080:	095b      	lsrs	r3, r3, #5
 800b082:	2164      	movs	r1, #100	; 0x64
 800b084:	fb01 f303 	mul.w	r3, r1, r3
 800b088:	1ad3      	subs	r3, r2, r3
 800b08a:	011b      	lsls	r3, r3, #4
 800b08c:	3332      	adds	r3, #50	; 0x32
 800b08e:	4a34      	ldr	r2, [pc, #208]	; (800b160 <UART_SetConfig+0x4e4>)
 800b090:	fba2 2303 	umull	r2, r3, r2, r3
 800b094:	095b      	lsrs	r3, r3, #5
 800b096:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b09a:	441c      	add	r4, r3
 800b09c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	673b      	str	r3, [r7, #112]	; 0x70
 800b0a4:	677a      	str	r2, [r7, #116]	; 0x74
 800b0a6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b0aa:	4642      	mov	r2, r8
 800b0ac:	464b      	mov	r3, r9
 800b0ae:	1891      	adds	r1, r2, r2
 800b0b0:	60b9      	str	r1, [r7, #8]
 800b0b2:	415b      	adcs	r3, r3
 800b0b4:	60fb      	str	r3, [r7, #12]
 800b0b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b0ba:	4641      	mov	r1, r8
 800b0bc:	1851      	adds	r1, r2, r1
 800b0be:	6039      	str	r1, [r7, #0]
 800b0c0:	4649      	mov	r1, r9
 800b0c2:	414b      	adcs	r3, r1
 800b0c4:	607b      	str	r3, [r7, #4]
 800b0c6:	f04f 0200 	mov.w	r2, #0
 800b0ca:	f04f 0300 	mov.w	r3, #0
 800b0ce:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b0d2:	4659      	mov	r1, fp
 800b0d4:	00cb      	lsls	r3, r1, #3
 800b0d6:	4651      	mov	r1, sl
 800b0d8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b0dc:	4651      	mov	r1, sl
 800b0de:	00ca      	lsls	r2, r1, #3
 800b0e0:	4610      	mov	r0, r2
 800b0e2:	4619      	mov	r1, r3
 800b0e4:	4603      	mov	r3, r0
 800b0e6:	4642      	mov	r2, r8
 800b0e8:	189b      	adds	r3, r3, r2
 800b0ea:	66bb      	str	r3, [r7, #104]	; 0x68
 800b0ec:	464b      	mov	r3, r9
 800b0ee:	460a      	mov	r2, r1
 800b0f0:	eb42 0303 	adc.w	r3, r2, r3
 800b0f4:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b0f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b0fa:	685b      	ldr	r3, [r3, #4]
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	663b      	str	r3, [r7, #96]	; 0x60
 800b100:	667a      	str	r2, [r7, #100]	; 0x64
 800b102:	f04f 0200 	mov.w	r2, #0
 800b106:	f04f 0300 	mov.w	r3, #0
 800b10a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b10e:	4649      	mov	r1, r9
 800b110:	008b      	lsls	r3, r1, #2
 800b112:	4641      	mov	r1, r8
 800b114:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b118:	4641      	mov	r1, r8
 800b11a:	008a      	lsls	r2, r1, #2
 800b11c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800b120:	f7f5 f92e 	bl	8000380 <__aeabi_uldivmod>
 800b124:	4602      	mov	r2, r0
 800b126:	460b      	mov	r3, r1
 800b128:	4b0d      	ldr	r3, [pc, #52]	; (800b160 <UART_SetConfig+0x4e4>)
 800b12a:	fba3 1302 	umull	r1, r3, r3, r2
 800b12e:	095b      	lsrs	r3, r3, #5
 800b130:	2164      	movs	r1, #100	; 0x64
 800b132:	fb01 f303 	mul.w	r3, r1, r3
 800b136:	1ad3      	subs	r3, r2, r3
 800b138:	011b      	lsls	r3, r3, #4
 800b13a:	3332      	adds	r3, #50	; 0x32
 800b13c:	4a08      	ldr	r2, [pc, #32]	; (800b160 <UART_SetConfig+0x4e4>)
 800b13e:	fba2 2303 	umull	r2, r3, r2, r3
 800b142:	095b      	lsrs	r3, r3, #5
 800b144:	f003 020f 	and.w	r2, r3, #15
 800b148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	4422      	add	r2, r4
 800b150:	609a      	str	r2, [r3, #8]
}
 800b152:	bf00      	nop
 800b154:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b158:	46bd      	mov	sp, r7
 800b15a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b15e:	bf00      	nop
 800b160:	51eb851f 	.word	0x51eb851f

0800b164 <__errno>:
 800b164:	4b01      	ldr	r3, [pc, #4]	; (800b16c <__errno+0x8>)
 800b166:	6818      	ldr	r0, [r3, #0]
 800b168:	4770      	bx	lr
 800b16a:	bf00      	nop
 800b16c:	20000158 	.word	0x20000158

0800b170 <__libc_init_array>:
 800b170:	b570      	push	{r4, r5, r6, lr}
 800b172:	4d0d      	ldr	r5, [pc, #52]	; (800b1a8 <__libc_init_array+0x38>)
 800b174:	4c0d      	ldr	r4, [pc, #52]	; (800b1ac <__libc_init_array+0x3c>)
 800b176:	1b64      	subs	r4, r4, r5
 800b178:	10a4      	asrs	r4, r4, #2
 800b17a:	2600      	movs	r6, #0
 800b17c:	42a6      	cmp	r6, r4
 800b17e:	d109      	bne.n	800b194 <__libc_init_array+0x24>
 800b180:	4d0b      	ldr	r5, [pc, #44]	; (800b1b0 <__libc_init_array+0x40>)
 800b182:	4c0c      	ldr	r4, [pc, #48]	; (800b1b4 <__libc_init_array+0x44>)
 800b184:	f002 f99c 	bl	800d4c0 <_init>
 800b188:	1b64      	subs	r4, r4, r5
 800b18a:	10a4      	asrs	r4, r4, #2
 800b18c:	2600      	movs	r6, #0
 800b18e:	42a6      	cmp	r6, r4
 800b190:	d105      	bne.n	800b19e <__libc_init_array+0x2e>
 800b192:	bd70      	pop	{r4, r5, r6, pc}
 800b194:	f855 3b04 	ldr.w	r3, [r5], #4
 800b198:	4798      	blx	r3
 800b19a:	3601      	adds	r6, #1
 800b19c:	e7ee      	b.n	800b17c <__libc_init_array+0xc>
 800b19e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b1a2:	4798      	blx	r3
 800b1a4:	3601      	adds	r6, #1
 800b1a6:	e7f2      	b.n	800b18e <__libc_init_array+0x1e>
 800b1a8:	0800d804 	.word	0x0800d804
 800b1ac:	0800d804 	.word	0x0800d804
 800b1b0:	0800d804 	.word	0x0800d804
 800b1b4:	0800d808 	.word	0x0800d808

0800b1b8 <localtime>:
 800b1b8:	b538      	push	{r3, r4, r5, lr}
 800b1ba:	4b0b      	ldr	r3, [pc, #44]	; (800b1e8 <localtime+0x30>)
 800b1bc:	681d      	ldr	r5, [r3, #0]
 800b1be:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 800b1c0:	4604      	mov	r4, r0
 800b1c2:	b953      	cbnz	r3, 800b1da <localtime+0x22>
 800b1c4:	2024      	movs	r0, #36	; 0x24
 800b1c6:	f000 f909 	bl	800b3dc <malloc>
 800b1ca:	4602      	mov	r2, r0
 800b1cc:	63e8      	str	r0, [r5, #60]	; 0x3c
 800b1ce:	b920      	cbnz	r0, 800b1da <localtime+0x22>
 800b1d0:	4b06      	ldr	r3, [pc, #24]	; (800b1ec <localtime+0x34>)
 800b1d2:	4807      	ldr	r0, [pc, #28]	; (800b1f0 <localtime+0x38>)
 800b1d4:	2132      	movs	r1, #50	; 0x32
 800b1d6:	f000 fc53 	bl	800ba80 <__assert_func>
 800b1da:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 800b1dc:	4620      	mov	r0, r4
 800b1de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1e2:	f000 b807 	b.w	800b1f4 <localtime_r>
 800b1e6:	bf00      	nop
 800b1e8:	20000158 	.word	0x20000158
 800b1ec:	0800d500 	.word	0x0800d500
 800b1f0:	0800d517 	.word	0x0800d517

0800b1f4 <localtime_r>:
 800b1f4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800b1f8:	4680      	mov	r8, r0
 800b1fa:	9101      	str	r1, [sp, #4]
 800b1fc:	f000 fcb4 	bl	800bb68 <__gettzinfo>
 800b200:	9901      	ldr	r1, [sp, #4]
 800b202:	4605      	mov	r5, r0
 800b204:	4640      	mov	r0, r8
 800b206:	f000 fcb3 	bl	800bb70 <gmtime_r>
 800b20a:	6943      	ldr	r3, [r0, #20]
 800b20c:	0799      	lsls	r1, r3, #30
 800b20e:	4604      	mov	r4, r0
 800b210:	f203 776c 	addw	r7, r3, #1900	; 0x76c
 800b214:	d105      	bne.n	800b222 <localtime_r+0x2e>
 800b216:	2264      	movs	r2, #100	; 0x64
 800b218:	fb97 f3f2 	sdiv	r3, r7, r2
 800b21c:	fb02 7313 	mls	r3, r2, r3, r7
 800b220:	bb73      	cbnz	r3, 800b280 <localtime_r+0x8c>
 800b222:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800b226:	fb97 f6f3 	sdiv	r6, r7, r3
 800b22a:	fb03 7616 	mls	r6, r3, r6, r7
 800b22e:	fab6 f386 	clz	r3, r6
 800b232:	095b      	lsrs	r3, r3, #5
 800b234:	4e67      	ldr	r6, [pc, #412]	; (800b3d4 <localtime_r+0x1e0>)
 800b236:	2230      	movs	r2, #48	; 0x30
 800b238:	fb02 6603 	mla	r6, r2, r3, r6
 800b23c:	f000 fa8e 	bl	800b75c <__tz_lock>
 800b240:	f000 fa98 	bl	800b774 <_tzset_unlocked>
 800b244:	4b64      	ldr	r3, [pc, #400]	; (800b3d8 <localtime_r+0x1e4>)
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	b34b      	cbz	r3, 800b29e <localtime_r+0xaa>
 800b24a:	686b      	ldr	r3, [r5, #4]
 800b24c:	42bb      	cmp	r3, r7
 800b24e:	d119      	bne.n	800b284 <localtime_r+0x90>
 800b250:	682f      	ldr	r7, [r5, #0]
 800b252:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b256:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 800b25a:	b9df      	cbnz	r7, 800b294 <localtime_r+0xa0>
 800b25c:	4282      	cmp	r2, r0
 800b25e:	eb73 0101 	sbcs.w	r1, r3, r1
 800b262:	da23      	bge.n	800b2ac <localtime_r+0xb8>
 800b264:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 800b268:	4282      	cmp	r2, r0
 800b26a:	eb73 0701 	sbcs.w	r7, r3, r1
 800b26e:	bfb4      	ite	lt
 800b270:	2701      	movlt	r7, #1
 800b272:	2700      	movge	r7, #0
 800b274:	4282      	cmp	r2, r0
 800b276:	418b      	sbcs	r3, r1
 800b278:	6227      	str	r7, [r4, #32]
 800b27a:	db19      	blt.n	800b2b0 <localtime_r+0xbc>
 800b27c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800b27e:	e018      	b.n	800b2b2 <localtime_r+0xbe>
 800b280:	2301      	movs	r3, #1
 800b282:	e7d7      	b.n	800b234 <localtime_r+0x40>
 800b284:	4638      	mov	r0, r7
 800b286:	f000 f9bf 	bl	800b608 <__tzcalc_limits>
 800b28a:	2800      	cmp	r0, #0
 800b28c:	d1e0      	bne.n	800b250 <localtime_r+0x5c>
 800b28e:	f04f 33ff 	mov.w	r3, #4294967295
 800b292:	e004      	b.n	800b29e <localtime_r+0xaa>
 800b294:	4282      	cmp	r2, r0
 800b296:	eb73 0101 	sbcs.w	r1, r3, r1
 800b29a:	da02      	bge.n	800b2a2 <localtime_r+0xae>
 800b29c:	2300      	movs	r3, #0
 800b29e:	6223      	str	r3, [r4, #32]
 800b2a0:	e7ec      	b.n	800b27c <localtime_r+0x88>
 800b2a2:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 800b2a6:	4282      	cmp	r2, r0
 800b2a8:	418b      	sbcs	r3, r1
 800b2aa:	daf7      	bge.n	800b29c <localtime_r+0xa8>
 800b2ac:	2301      	movs	r3, #1
 800b2ae:	6223      	str	r3, [r4, #32]
 800b2b0:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800b2b2:	6861      	ldr	r1, [r4, #4]
 800b2b4:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 800b2b8:	203c      	movs	r0, #60	; 0x3c
 800b2ba:	fb93 f5f2 	sdiv	r5, r3, r2
 800b2be:	fb02 3315 	mls	r3, r2, r5, r3
 800b2c2:	fb93 f2f0 	sdiv	r2, r3, r0
 800b2c6:	fb00 3012 	mls	r0, r0, r2, r3
 800b2ca:	6823      	ldr	r3, [r4, #0]
 800b2cc:	1a89      	subs	r1, r1, r2
 800b2ce:	68a2      	ldr	r2, [r4, #8]
 800b2d0:	6061      	str	r1, [r4, #4]
 800b2d2:	1a1b      	subs	r3, r3, r0
 800b2d4:	1b52      	subs	r2, r2, r5
 800b2d6:	2b3b      	cmp	r3, #59	; 0x3b
 800b2d8:	6023      	str	r3, [r4, #0]
 800b2da:	60a2      	str	r2, [r4, #8]
 800b2dc:	dd35      	ble.n	800b34a <localtime_r+0x156>
 800b2de:	3101      	adds	r1, #1
 800b2e0:	6061      	str	r1, [r4, #4]
 800b2e2:	3b3c      	subs	r3, #60	; 0x3c
 800b2e4:	6023      	str	r3, [r4, #0]
 800b2e6:	6863      	ldr	r3, [r4, #4]
 800b2e8:	2b3b      	cmp	r3, #59	; 0x3b
 800b2ea:	dd34      	ble.n	800b356 <localtime_r+0x162>
 800b2ec:	3201      	adds	r2, #1
 800b2ee:	60a2      	str	r2, [r4, #8]
 800b2f0:	3b3c      	subs	r3, #60	; 0x3c
 800b2f2:	6063      	str	r3, [r4, #4]
 800b2f4:	68a3      	ldr	r3, [r4, #8]
 800b2f6:	2b17      	cmp	r3, #23
 800b2f8:	dd33      	ble.n	800b362 <localtime_r+0x16e>
 800b2fa:	69e2      	ldr	r2, [r4, #28]
 800b2fc:	3201      	adds	r2, #1
 800b2fe:	61e2      	str	r2, [r4, #28]
 800b300:	69a2      	ldr	r2, [r4, #24]
 800b302:	3201      	adds	r2, #1
 800b304:	2a06      	cmp	r2, #6
 800b306:	bfc8      	it	gt
 800b308:	2200      	movgt	r2, #0
 800b30a:	61a2      	str	r2, [r4, #24]
 800b30c:	68e2      	ldr	r2, [r4, #12]
 800b30e:	3b18      	subs	r3, #24
 800b310:	3201      	adds	r2, #1
 800b312:	60a3      	str	r3, [r4, #8]
 800b314:	6923      	ldr	r3, [r4, #16]
 800b316:	60e2      	str	r2, [r4, #12]
 800b318:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 800b31c:	428a      	cmp	r2, r1
 800b31e:	dd0e      	ble.n	800b33e <localtime_r+0x14a>
 800b320:	2b0b      	cmp	r3, #11
 800b322:	eba2 0201 	sub.w	r2, r2, r1
 800b326:	60e2      	str	r2, [r4, #12]
 800b328:	f103 0201 	add.w	r2, r3, #1
 800b32c:	bf09      	itett	eq
 800b32e:	6963      	ldreq	r3, [r4, #20]
 800b330:	6122      	strne	r2, [r4, #16]
 800b332:	2200      	moveq	r2, #0
 800b334:	3301      	addeq	r3, #1
 800b336:	bf02      	ittt	eq
 800b338:	6122      	streq	r2, [r4, #16]
 800b33a:	6163      	streq	r3, [r4, #20]
 800b33c:	61e2      	streq	r2, [r4, #28]
 800b33e:	f000 fa13 	bl	800b768 <__tz_unlock>
 800b342:	4620      	mov	r0, r4
 800b344:	b002      	add	sp, #8
 800b346:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	dacb      	bge.n	800b2e6 <localtime_r+0xf2>
 800b34e:	3901      	subs	r1, #1
 800b350:	6061      	str	r1, [r4, #4]
 800b352:	333c      	adds	r3, #60	; 0x3c
 800b354:	e7c6      	b.n	800b2e4 <localtime_r+0xf0>
 800b356:	2b00      	cmp	r3, #0
 800b358:	dacc      	bge.n	800b2f4 <localtime_r+0x100>
 800b35a:	3a01      	subs	r2, #1
 800b35c:	60a2      	str	r2, [r4, #8]
 800b35e:	333c      	adds	r3, #60	; 0x3c
 800b360:	e7c7      	b.n	800b2f2 <localtime_r+0xfe>
 800b362:	2b00      	cmp	r3, #0
 800b364:	daeb      	bge.n	800b33e <localtime_r+0x14a>
 800b366:	69e2      	ldr	r2, [r4, #28]
 800b368:	3a01      	subs	r2, #1
 800b36a:	61e2      	str	r2, [r4, #28]
 800b36c:	69a2      	ldr	r2, [r4, #24]
 800b36e:	3a01      	subs	r2, #1
 800b370:	bf48      	it	mi
 800b372:	2206      	movmi	r2, #6
 800b374:	61a2      	str	r2, [r4, #24]
 800b376:	68e2      	ldr	r2, [r4, #12]
 800b378:	3318      	adds	r3, #24
 800b37a:	3a01      	subs	r2, #1
 800b37c:	60e2      	str	r2, [r4, #12]
 800b37e:	60a3      	str	r3, [r4, #8]
 800b380:	2a00      	cmp	r2, #0
 800b382:	d1dc      	bne.n	800b33e <localtime_r+0x14a>
 800b384:	6923      	ldr	r3, [r4, #16]
 800b386:	3b01      	subs	r3, #1
 800b388:	d405      	bmi.n	800b396 <localtime_r+0x1a2>
 800b38a:	6123      	str	r3, [r4, #16]
 800b38c:	6923      	ldr	r3, [r4, #16]
 800b38e:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800b392:	60e3      	str	r3, [r4, #12]
 800b394:	e7d3      	b.n	800b33e <localtime_r+0x14a>
 800b396:	230b      	movs	r3, #11
 800b398:	6123      	str	r3, [r4, #16]
 800b39a:	6963      	ldr	r3, [r4, #20]
 800b39c:	1e5a      	subs	r2, r3, #1
 800b39e:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 800b3a2:	6162      	str	r2, [r4, #20]
 800b3a4:	079a      	lsls	r2, r3, #30
 800b3a6:	d105      	bne.n	800b3b4 <localtime_r+0x1c0>
 800b3a8:	2164      	movs	r1, #100	; 0x64
 800b3aa:	fb93 f2f1 	sdiv	r2, r3, r1
 800b3ae:	fb01 3212 	mls	r2, r1, r2, r3
 800b3b2:	b962      	cbnz	r2, 800b3ce <localtime_r+0x1da>
 800b3b4:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800b3b8:	fb93 f1f2 	sdiv	r1, r3, r2
 800b3bc:	fb02 3311 	mls	r3, r2, r1, r3
 800b3c0:	fab3 f383 	clz	r3, r3
 800b3c4:	095b      	lsrs	r3, r3, #5
 800b3c6:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 800b3ca:	61e3      	str	r3, [r4, #28]
 800b3cc:	e7de      	b.n	800b38c <localtime_r+0x198>
 800b3ce:	2301      	movs	r3, #1
 800b3d0:	e7f9      	b.n	800b3c6 <localtime_r+0x1d2>
 800b3d2:	bf00      	nop
 800b3d4:	0800d574 	.word	0x0800d574
 800b3d8:	200012ac 	.word	0x200012ac

0800b3dc <malloc>:
 800b3dc:	4b02      	ldr	r3, [pc, #8]	; (800b3e8 <malloc+0xc>)
 800b3de:	4601      	mov	r1, r0
 800b3e0:	6818      	ldr	r0, [r3, #0]
 800b3e2:	f000 b88d 	b.w	800b500 <_malloc_r>
 800b3e6:	bf00      	nop
 800b3e8:	20000158 	.word	0x20000158

0800b3ec <free>:
 800b3ec:	4b02      	ldr	r3, [pc, #8]	; (800b3f8 <free+0xc>)
 800b3ee:	4601      	mov	r1, r0
 800b3f0:	6818      	ldr	r0, [r3, #0]
 800b3f2:	f000 b819 	b.w	800b428 <_free_r>
 800b3f6:	bf00      	nop
 800b3f8:	20000158 	.word	0x20000158

0800b3fc <memcpy>:
 800b3fc:	440a      	add	r2, r1
 800b3fe:	4291      	cmp	r1, r2
 800b400:	f100 33ff 	add.w	r3, r0, #4294967295
 800b404:	d100      	bne.n	800b408 <memcpy+0xc>
 800b406:	4770      	bx	lr
 800b408:	b510      	push	{r4, lr}
 800b40a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b40e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b412:	4291      	cmp	r1, r2
 800b414:	d1f9      	bne.n	800b40a <memcpy+0xe>
 800b416:	bd10      	pop	{r4, pc}

0800b418 <memset>:
 800b418:	4402      	add	r2, r0
 800b41a:	4603      	mov	r3, r0
 800b41c:	4293      	cmp	r3, r2
 800b41e:	d100      	bne.n	800b422 <memset+0xa>
 800b420:	4770      	bx	lr
 800b422:	f803 1b01 	strb.w	r1, [r3], #1
 800b426:	e7f9      	b.n	800b41c <memset+0x4>

0800b428 <_free_r>:
 800b428:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b42a:	2900      	cmp	r1, #0
 800b42c:	d044      	beq.n	800b4b8 <_free_r+0x90>
 800b42e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b432:	9001      	str	r0, [sp, #4]
 800b434:	2b00      	cmp	r3, #0
 800b436:	f1a1 0404 	sub.w	r4, r1, #4
 800b43a:	bfb8      	it	lt
 800b43c:	18e4      	addlt	r4, r4, r3
 800b43e:	f000 fc49 	bl	800bcd4 <__malloc_lock>
 800b442:	4a1e      	ldr	r2, [pc, #120]	; (800b4bc <_free_r+0x94>)
 800b444:	9801      	ldr	r0, [sp, #4]
 800b446:	6813      	ldr	r3, [r2, #0]
 800b448:	b933      	cbnz	r3, 800b458 <_free_r+0x30>
 800b44a:	6063      	str	r3, [r4, #4]
 800b44c:	6014      	str	r4, [r2, #0]
 800b44e:	b003      	add	sp, #12
 800b450:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b454:	f000 bc44 	b.w	800bce0 <__malloc_unlock>
 800b458:	42a3      	cmp	r3, r4
 800b45a:	d908      	bls.n	800b46e <_free_r+0x46>
 800b45c:	6825      	ldr	r5, [r4, #0]
 800b45e:	1961      	adds	r1, r4, r5
 800b460:	428b      	cmp	r3, r1
 800b462:	bf01      	itttt	eq
 800b464:	6819      	ldreq	r1, [r3, #0]
 800b466:	685b      	ldreq	r3, [r3, #4]
 800b468:	1949      	addeq	r1, r1, r5
 800b46a:	6021      	streq	r1, [r4, #0]
 800b46c:	e7ed      	b.n	800b44a <_free_r+0x22>
 800b46e:	461a      	mov	r2, r3
 800b470:	685b      	ldr	r3, [r3, #4]
 800b472:	b10b      	cbz	r3, 800b478 <_free_r+0x50>
 800b474:	42a3      	cmp	r3, r4
 800b476:	d9fa      	bls.n	800b46e <_free_r+0x46>
 800b478:	6811      	ldr	r1, [r2, #0]
 800b47a:	1855      	adds	r5, r2, r1
 800b47c:	42a5      	cmp	r5, r4
 800b47e:	d10b      	bne.n	800b498 <_free_r+0x70>
 800b480:	6824      	ldr	r4, [r4, #0]
 800b482:	4421      	add	r1, r4
 800b484:	1854      	adds	r4, r2, r1
 800b486:	42a3      	cmp	r3, r4
 800b488:	6011      	str	r1, [r2, #0]
 800b48a:	d1e0      	bne.n	800b44e <_free_r+0x26>
 800b48c:	681c      	ldr	r4, [r3, #0]
 800b48e:	685b      	ldr	r3, [r3, #4]
 800b490:	6053      	str	r3, [r2, #4]
 800b492:	4421      	add	r1, r4
 800b494:	6011      	str	r1, [r2, #0]
 800b496:	e7da      	b.n	800b44e <_free_r+0x26>
 800b498:	d902      	bls.n	800b4a0 <_free_r+0x78>
 800b49a:	230c      	movs	r3, #12
 800b49c:	6003      	str	r3, [r0, #0]
 800b49e:	e7d6      	b.n	800b44e <_free_r+0x26>
 800b4a0:	6825      	ldr	r5, [r4, #0]
 800b4a2:	1961      	adds	r1, r4, r5
 800b4a4:	428b      	cmp	r3, r1
 800b4a6:	bf04      	itt	eq
 800b4a8:	6819      	ldreq	r1, [r3, #0]
 800b4aa:	685b      	ldreq	r3, [r3, #4]
 800b4ac:	6063      	str	r3, [r4, #4]
 800b4ae:	bf04      	itt	eq
 800b4b0:	1949      	addeq	r1, r1, r5
 800b4b2:	6021      	streq	r1, [r4, #0]
 800b4b4:	6054      	str	r4, [r2, #4]
 800b4b6:	e7ca      	b.n	800b44e <_free_r+0x26>
 800b4b8:	b003      	add	sp, #12
 800b4ba:	bd30      	pop	{r4, r5, pc}
 800b4bc:	20001288 	.word	0x20001288

0800b4c0 <sbrk_aligned>:
 800b4c0:	b570      	push	{r4, r5, r6, lr}
 800b4c2:	4e0e      	ldr	r6, [pc, #56]	; (800b4fc <sbrk_aligned+0x3c>)
 800b4c4:	460c      	mov	r4, r1
 800b4c6:	6831      	ldr	r1, [r6, #0]
 800b4c8:	4605      	mov	r5, r0
 800b4ca:	b911      	cbnz	r1, 800b4d2 <sbrk_aligned+0x12>
 800b4cc:	f000 f88c 	bl	800b5e8 <_sbrk_r>
 800b4d0:	6030      	str	r0, [r6, #0]
 800b4d2:	4621      	mov	r1, r4
 800b4d4:	4628      	mov	r0, r5
 800b4d6:	f000 f887 	bl	800b5e8 <_sbrk_r>
 800b4da:	1c43      	adds	r3, r0, #1
 800b4dc:	d00a      	beq.n	800b4f4 <sbrk_aligned+0x34>
 800b4de:	1cc4      	adds	r4, r0, #3
 800b4e0:	f024 0403 	bic.w	r4, r4, #3
 800b4e4:	42a0      	cmp	r0, r4
 800b4e6:	d007      	beq.n	800b4f8 <sbrk_aligned+0x38>
 800b4e8:	1a21      	subs	r1, r4, r0
 800b4ea:	4628      	mov	r0, r5
 800b4ec:	f000 f87c 	bl	800b5e8 <_sbrk_r>
 800b4f0:	3001      	adds	r0, #1
 800b4f2:	d101      	bne.n	800b4f8 <sbrk_aligned+0x38>
 800b4f4:	f04f 34ff 	mov.w	r4, #4294967295
 800b4f8:	4620      	mov	r0, r4
 800b4fa:	bd70      	pop	{r4, r5, r6, pc}
 800b4fc:	2000128c 	.word	0x2000128c

0800b500 <_malloc_r>:
 800b500:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b504:	1ccd      	adds	r5, r1, #3
 800b506:	f025 0503 	bic.w	r5, r5, #3
 800b50a:	3508      	adds	r5, #8
 800b50c:	2d0c      	cmp	r5, #12
 800b50e:	bf38      	it	cc
 800b510:	250c      	movcc	r5, #12
 800b512:	2d00      	cmp	r5, #0
 800b514:	4607      	mov	r7, r0
 800b516:	db01      	blt.n	800b51c <_malloc_r+0x1c>
 800b518:	42a9      	cmp	r1, r5
 800b51a:	d905      	bls.n	800b528 <_malloc_r+0x28>
 800b51c:	230c      	movs	r3, #12
 800b51e:	603b      	str	r3, [r7, #0]
 800b520:	2600      	movs	r6, #0
 800b522:	4630      	mov	r0, r6
 800b524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b528:	4e2e      	ldr	r6, [pc, #184]	; (800b5e4 <_malloc_r+0xe4>)
 800b52a:	f000 fbd3 	bl	800bcd4 <__malloc_lock>
 800b52e:	6833      	ldr	r3, [r6, #0]
 800b530:	461c      	mov	r4, r3
 800b532:	bb34      	cbnz	r4, 800b582 <_malloc_r+0x82>
 800b534:	4629      	mov	r1, r5
 800b536:	4638      	mov	r0, r7
 800b538:	f7ff ffc2 	bl	800b4c0 <sbrk_aligned>
 800b53c:	1c43      	adds	r3, r0, #1
 800b53e:	4604      	mov	r4, r0
 800b540:	d14d      	bne.n	800b5de <_malloc_r+0xde>
 800b542:	6834      	ldr	r4, [r6, #0]
 800b544:	4626      	mov	r6, r4
 800b546:	2e00      	cmp	r6, #0
 800b548:	d140      	bne.n	800b5cc <_malloc_r+0xcc>
 800b54a:	6823      	ldr	r3, [r4, #0]
 800b54c:	4631      	mov	r1, r6
 800b54e:	4638      	mov	r0, r7
 800b550:	eb04 0803 	add.w	r8, r4, r3
 800b554:	f000 f848 	bl	800b5e8 <_sbrk_r>
 800b558:	4580      	cmp	r8, r0
 800b55a:	d13a      	bne.n	800b5d2 <_malloc_r+0xd2>
 800b55c:	6821      	ldr	r1, [r4, #0]
 800b55e:	3503      	adds	r5, #3
 800b560:	1a6d      	subs	r5, r5, r1
 800b562:	f025 0503 	bic.w	r5, r5, #3
 800b566:	3508      	adds	r5, #8
 800b568:	2d0c      	cmp	r5, #12
 800b56a:	bf38      	it	cc
 800b56c:	250c      	movcc	r5, #12
 800b56e:	4629      	mov	r1, r5
 800b570:	4638      	mov	r0, r7
 800b572:	f7ff ffa5 	bl	800b4c0 <sbrk_aligned>
 800b576:	3001      	adds	r0, #1
 800b578:	d02b      	beq.n	800b5d2 <_malloc_r+0xd2>
 800b57a:	6823      	ldr	r3, [r4, #0]
 800b57c:	442b      	add	r3, r5
 800b57e:	6023      	str	r3, [r4, #0]
 800b580:	e00e      	b.n	800b5a0 <_malloc_r+0xa0>
 800b582:	6822      	ldr	r2, [r4, #0]
 800b584:	1b52      	subs	r2, r2, r5
 800b586:	d41e      	bmi.n	800b5c6 <_malloc_r+0xc6>
 800b588:	2a0b      	cmp	r2, #11
 800b58a:	d916      	bls.n	800b5ba <_malloc_r+0xba>
 800b58c:	1961      	adds	r1, r4, r5
 800b58e:	42a3      	cmp	r3, r4
 800b590:	6025      	str	r5, [r4, #0]
 800b592:	bf18      	it	ne
 800b594:	6059      	strne	r1, [r3, #4]
 800b596:	6863      	ldr	r3, [r4, #4]
 800b598:	bf08      	it	eq
 800b59a:	6031      	streq	r1, [r6, #0]
 800b59c:	5162      	str	r2, [r4, r5]
 800b59e:	604b      	str	r3, [r1, #4]
 800b5a0:	4638      	mov	r0, r7
 800b5a2:	f104 060b 	add.w	r6, r4, #11
 800b5a6:	f000 fb9b 	bl	800bce0 <__malloc_unlock>
 800b5aa:	f026 0607 	bic.w	r6, r6, #7
 800b5ae:	1d23      	adds	r3, r4, #4
 800b5b0:	1af2      	subs	r2, r6, r3
 800b5b2:	d0b6      	beq.n	800b522 <_malloc_r+0x22>
 800b5b4:	1b9b      	subs	r3, r3, r6
 800b5b6:	50a3      	str	r3, [r4, r2]
 800b5b8:	e7b3      	b.n	800b522 <_malloc_r+0x22>
 800b5ba:	6862      	ldr	r2, [r4, #4]
 800b5bc:	42a3      	cmp	r3, r4
 800b5be:	bf0c      	ite	eq
 800b5c0:	6032      	streq	r2, [r6, #0]
 800b5c2:	605a      	strne	r2, [r3, #4]
 800b5c4:	e7ec      	b.n	800b5a0 <_malloc_r+0xa0>
 800b5c6:	4623      	mov	r3, r4
 800b5c8:	6864      	ldr	r4, [r4, #4]
 800b5ca:	e7b2      	b.n	800b532 <_malloc_r+0x32>
 800b5cc:	4634      	mov	r4, r6
 800b5ce:	6876      	ldr	r6, [r6, #4]
 800b5d0:	e7b9      	b.n	800b546 <_malloc_r+0x46>
 800b5d2:	230c      	movs	r3, #12
 800b5d4:	603b      	str	r3, [r7, #0]
 800b5d6:	4638      	mov	r0, r7
 800b5d8:	f000 fb82 	bl	800bce0 <__malloc_unlock>
 800b5dc:	e7a1      	b.n	800b522 <_malloc_r+0x22>
 800b5de:	6025      	str	r5, [r4, #0]
 800b5e0:	e7de      	b.n	800b5a0 <_malloc_r+0xa0>
 800b5e2:	bf00      	nop
 800b5e4:	20001288 	.word	0x20001288

0800b5e8 <_sbrk_r>:
 800b5e8:	b538      	push	{r3, r4, r5, lr}
 800b5ea:	4d06      	ldr	r5, [pc, #24]	; (800b604 <_sbrk_r+0x1c>)
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	4604      	mov	r4, r0
 800b5f0:	4608      	mov	r0, r1
 800b5f2:	602b      	str	r3, [r5, #0]
 800b5f4:	f7f8 ffee 	bl	80045d4 <_sbrk>
 800b5f8:	1c43      	adds	r3, r0, #1
 800b5fa:	d102      	bne.n	800b602 <_sbrk_r+0x1a>
 800b5fc:	682b      	ldr	r3, [r5, #0]
 800b5fe:	b103      	cbz	r3, 800b602 <_sbrk_r+0x1a>
 800b600:	6023      	str	r3, [r4, #0]
 800b602:	bd38      	pop	{r3, r4, r5, pc}
 800b604:	200012bc 	.word	0x200012bc

0800b608 <__tzcalc_limits>:
 800b608:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b60c:	4605      	mov	r5, r0
 800b60e:	f000 faab 	bl	800bb68 <__gettzinfo>
 800b612:	f240 73b1 	movw	r3, #1969	; 0x7b1
 800b616:	429d      	cmp	r5, r3
 800b618:	f340 8099 	ble.w	800b74e <__tzcalc_limits+0x146>
 800b61c:	f46f 62f6 	mvn.w	r2, #1968	; 0x7b0
 800b620:	18ac      	adds	r4, r5, r2
 800b622:	f2a5 73b2 	subw	r3, r5, #1970	; 0x7b2
 800b626:	f240 126d 	movw	r2, #365	; 0x16d
 800b62a:	10a4      	asrs	r4, r4, #2
 800b62c:	fb02 4403 	mla	r4, r2, r3, r4
 800b630:	f06f 0263 	mvn.w	r2, #99	; 0x63
 800b634:	f2a5 736d 	subw	r3, r5, #1901	; 0x76d
 800b638:	fb93 f3f2 	sdiv	r3, r3, r2
 800b63c:	441c      	add	r4, r3
 800b63e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800b642:	f46f 61c8 	mvn.w	r1, #1600	; 0x640
 800b646:	fb95 fcf3 	sdiv	ip, r5, r3
 800b64a:	fb03 5c1c 	mls	ip, r3, ip, r5
 800b64e:	186a      	adds	r2, r5, r1
 800b650:	fabc f68c 	clz	r6, ip
 800b654:	fbb2 f2f3 	udiv	r2, r2, r3
 800b658:	f005 0303 	and.w	r3, r5, #3
 800b65c:	4414      	add	r4, r2
 800b65e:	2264      	movs	r2, #100	; 0x64
 800b660:	6045      	str	r5, [r0, #4]
 800b662:	fb95 f7f2 	sdiv	r7, r5, r2
 800b666:	0976      	lsrs	r6, r6, #5
 800b668:	fb02 5717 	mls	r7, r2, r7, r5
 800b66c:	4601      	mov	r1, r0
 800b66e:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 800b672:	9300      	str	r3, [sp, #0]
 800b674:	f04f 0a07 	mov.w	sl, #7
 800b678:	7a0d      	ldrb	r5, [r1, #8]
 800b67a:	694b      	ldr	r3, [r1, #20]
 800b67c:	2d4a      	cmp	r5, #74	; 0x4a
 800b67e:	d12d      	bne.n	800b6dc <__tzcalc_limits+0xd4>
 800b680:	9a00      	ldr	r2, [sp, #0]
 800b682:	eb04 0e03 	add.w	lr, r4, r3
 800b686:	b902      	cbnz	r2, 800b68a <__tzcalc_limits+0x82>
 800b688:	b917      	cbnz	r7, 800b690 <__tzcalc_limits+0x88>
 800b68a:	f1bc 0f00 	cmp.w	ip, #0
 800b68e:	d123      	bne.n	800b6d8 <__tzcalc_limits+0xd0>
 800b690:	2b3b      	cmp	r3, #59	; 0x3b
 800b692:	bfd4      	ite	le
 800b694:	2300      	movle	r3, #0
 800b696:	2301      	movgt	r3, #1
 800b698:	4473      	add	r3, lr
 800b69a:	3b01      	subs	r3, #1
 800b69c:	698d      	ldr	r5, [r1, #24]
 800b69e:	4a2d      	ldr	r2, [pc, #180]	; (800b754 <__tzcalc_limits+0x14c>)
 800b6a0:	ea4f 7ee5 	mov.w	lr, r5, asr #31
 800b6a4:	fbc3 5e02 	smlal	r5, lr, r3, r2
 800b6a8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 800b6aa:	18ed      	adds	r5, r5, r3
 800b6ac:	eb4e 73e3 	adc.w	r3, lr, r3, asr #31
 800b6b0:	e9c1 5308 	strd	r5, r3, [r1, #32]
 800b6b4:	3128      	adds	r1, #40	; 0x28
 800b6b6:	458b      	cmp	fp, r1
 800b6b8:	d1de      	bne.n	800b678 <__tzcalc_limits+0x70>
 800b6ba:	e9d0 1312 	ldrd	r1, r3, [r0, #72]	; 0x48
 800b6be:	e9d0 4208 	ldrd	r4, r2, [r0, #32]
 800b6c2:	428c      	cmp	r4, r1
 800b6c4:	eb72 0303 	sbcs.w	r3, r2, r3
 800b6c8:	bfb4      	ite	lt
 800b6ca:	2301      	movlt	r3, #1
 800b6cc:	2300      	movge	r3, #0
 800b6ce:	6003      	str	r3, [r0, #0]
 800b6d0:	2001      	movs	r0, #1
 800b6d2:	b003      	add	sp, #12
 800b6d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6d8:	2300      	movs	r3, #0
 800b6da:	e7dd      	b.n	800b698 <__tzcalc_limits+0x90>
 800b6dc:	2d44      	cmp	r5, #68	; 0x44
 800b6de:	d101      	bne.n	800b6e4 <__tzcalc_limits+0xdc>
 800b6e0:	4423      	add	r3, r4
 800b6e2:	e7db      	b.n	800b69c <__tzcalc_limits+0x94>
 800b6e4:	9a00      	ldr	r2, [sp, #0]
 800b6e6:	bb62      	cbnz	r2, 800b742 <__tzcalc_limits+0x13a>
 800b6e8:	2f00      	cmp	r7, #0
 800b6ea:	bf0c      	ite	eq
 800b6ec:	4635      	moveq	r5, r6
 800b6ee:	2501      	movne	r5, #1
 800b6f0:	68ca      	ldr	r2, [r1, #12]
 800b6f2:	9201      	str	r2, [sp, #4]
 800b6f4:	4a18      	ldr	r2, [pc, #96]	; (800b758 <__tzcalc_limits+0x150>)
 800b6f6:	f04f 0930 	mov.w	r9, #48	; 0x30
 800b6fa:	fb09 2505 	mla	r5, r9, r5, r2
 800b6fe:	46a6      	mov	lr, r4
 800b700:	f04f 0800 	mov.w	r8, #0
 800b704:	3d04      	subs	r5, #4
 800b706:	9a01      	ldr	r2, [sp, #4]
 800b708:	f108 0801 	add.w	r8, r8, #1
 800b70c:	4542      	cmp	r2, r8
 800b70e:	f855 9028 	ldr.w	r9, [r5, r8, lsl #2]
 800b712:	dc18      	bgt.n	800b746 <__tzcalc_limits+0x13e>
 800b714:	f10e 0504 	add.w	r5, lr, #4
 800b718:	fb95 f8fa 	sdiv	r8, r5, sl
 800b71c:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
 800b720:	eba5 0808 	sub.w	r8, r5, r8
 800b724:	ebb3 0808 	subs.w	r8, r3, r8
 800b728:	690b      	ldr	r3, [r1, #16]
 800b72a:	f103 33ff 	add.w	r3, r3, #4294967295
 800b72e:	bf48      	it	mi
 800b730:	f108 0807 	addmi.w	r8, r8, #7
 800b734:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800b738:	4443      	add	r3, r8
 800b73a:	454b      	cmp	r3, r9
 800b73c:	da05      	bge.n	800b74a <__tzcalc_limits+0x142>
 800b73e:	4473      	add	r3, lr
 800b740:	e7ac      	b.n	800b69c <__tzcalc_limits+0x94>
 800b742:	4635      	mov	r5, r6
 800b744:	e7d4      	b.n	800b6f0 <__tzcalc_limits+0xe8>
 800b746:	44ce      	add	lr, r9
 800b748:	e7dd      	b.n	800b706 <__tzcalc_limits+0xfe>
 800b74a:	3b07      	subs	r3, #7
 800b74c:	e7f5      	b.n	800b73a <__tzcalc_limits+0x132>
 800b74e:	2000      	movs	r0, #0
 800b750:	e7bf      	b.n	800b6d2 <__tzcalc_limits+0xca>
 800b752:	bf00      	nop
 800b754:	00015180 	.word	0x00015180
 800b758:	0800d574 	.word	0x0800d574

0800b75c <__tz_lock>:
 800b75c:	4801      	ldr	r0, [pc, #4]	; (800b764 <__tz_lock+0x8>)
 800b75e:	f000 bab4 	b.w	800bcca <__retarget_lock_acquire>
 800b762:	bf00      	nop
 800b764:	200012b8 	.word	0x200012b8

0800b768 <__tz_unlock>:
 800b768:	4801      	ldr	r0, [pc, #4]	; (800b770 <__tz_unlock+0x8>)
 800b76a:	f000 bab0 	b.w	800bcce <__retarget_lock_release>
 800b76e:	bf00      	nop
 800b770:	200012b8 	.word	0x200012b8

0800b774 <_tzset_unlocked>:
 800b774:	4b01      	ldr	r3, [pc, #4]	; (800b77c <_tzset_unlocked+0x8>)
 800b776:	6818      	ldr	r0, [r3, #0]
 800b778:	f000 b802 	b.w	800b780 <_tzset_unlocked_r>
 800b77c:	20000158 	.word	0x20000158

0800b780 <_tzset_unlocked_r>:
 800b780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b784:	b08d      	sub	sp, #52	; 0x34
 800b786:	4607      	mov	r7, r0
 800b788:	f000 f9ee 	bl	800bb68 <__gettzinfo>
 800b78c:	49b0      	ldr	r1, [pc, #704]	; (800ba50 <_tzset_unlocked_r+0x2d0>)
 800b78e:	4eb1      	ldr	r6, [pc, #708]	; (800ba54 <_tzset_unlocked_r+0x2d4>)
 800b790:	4605      	mov	r5, r0
 800b792:	4638      	mov	r0, r7
 800b794:	f000 f9e0 	bl	800bb58 <_getenv_r>
 800b798:	4604      	mov	r4, r0
 800b79a:	b970      	cbnz	r0, 800b7ba <_tzset_unlocked_r+0x3a>
 800b79c:	4bae      	ldr	r3, [pc, #696]	; (800ba58 <_tzset_unlocked_r+0x2d8>)
 800b79e:	4aaf      	ldr	r2, [pc, #700]	; (800ba5c <_tzset_unlocked_r+0x2dc>)
 800b7a0:	6018      	str	r0, [r3, #0]
 800b7a2:	4baf      	ldr	r3, [pc, #700]	; (800ba60 <_tzset_unlocked_r+0x2e0>)
 800b7a4:	6018      	str	r0, [r3, #0]
 800b7a6:	4baf      	ldr	r3, [pc, #700]	; (800ba64 <_tzset_unlocked_r+0x2e4>)
 800b7a8:	6830      	ldr	r0, [r6, #0]
 800b7aa:	e9c3 2200 	strd	r2, r2, [r3]
 800b7ae:	f7ff fe1d 	bl	800b3ec <free>
 800b7b2:	6034      	str	r4, [r6, #0]
 800b7b4:	b00d      	add	sp, #52	; 0x34
 800b7b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7ba:	6831      	ldr	r1, [r6, #0]
 800b7bc:	2900      	cmp	r1, #0
 800b7be:	d162      	bne.n	800b886 <_tzset_unlocked_r+0x106>
 800b7c0:	6830      	ldr	r0, [r6, #0]
 800b7c2:	f7ff fe13 	bl	800b3ec <free>
 800b7c6:	4620      	mov	r0, r4
 800b7c8:	f7f4 fd2c 	bl	8000224 <strlen>
 800b7cc:	1c41      	adds	r1, r0, #1
 800b7ce:	4638      	mov	r0, r7
 800b7d0:	f7ff fe96 	bl	800b500 <_malloc_r>
 800b7d4:	6030      	str	r0, [r6, #0]
 800b7d6:	2800      	cmp	r0, #0
 800b7d8:	d15a      	bne.n	800b890 <_tzset_unlocked_r+0x110>
 800b7da:	7823      	ldrb	r3, [r4, #0]
 800b7dc:	4aa2      	ldr	r2, [pc, #648]	; (800ba68 <_tzset_unlocked_r+0x2e8>)
 800b7de:	49a3      	ldr	r1, [pc, #652]	; (800ba6c <_tzset_unlocked_r+0x2ec>)
 800b7e0:	2b3a      	cmp	r3, #58	; 0x3a
 800b7e2:	bf08      	it	eq
 800b7e4:	3401      	addeq	r4, #1
 800b7e6:	ae0a      	add	r6, sp, #40	; 0x28
 800b7e8:	4633      	mov	r3, r6
 800b7ea:	4620      	mov	r0, r4
 800b7ec:	f000 fd6c 	bl	800c2c8 <siscanf>
 800b7f0:	2800      	cmp	r0, #0
 800b7f2:	dddf      	ble.n	800b7b4 <_tzset_unlocked_r+0x34>
 800b7f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7f6:	18e7      	adds	r7, r4, r3
 800b7f8:	5ce3      	ldrb	r3, [r4, r3]
 800b7fa:	2b2d      	cmp	r3, #45	; 0x2d
 800b7fc:	d14c      	bne.n	800b898 <_tzset_unlocked_r+0x118>
 800b7fe:	3701      	adds	r7, #1
 800b800:	f04f 38ff 	mov.w	r8, #4294967295
 800b804:	f10d 0a20 	add.w	sl, sp, #32
 800b808:	f10d 0b1e 	add.w	fp, sp, #30
 800b80c:	2400      	movs	r4, #0
 800b80e:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 800b812:	4997      	ldr	r1, [pc, #604]	; (800ba70 <_tzset_unlocked_r+0x2f0>)
 800b814:	9603      	str	r6, [sp, #12]
 800b816:	f8cd b000 	str.w	fp, [sp]
 800b81a:	4633      	mov	r3, r6
 800b81c:	aa07      	add	r2, sp, #28
 800b81e:	4638      	mov	r0, r7
 800b820:	f8ad 401e 	strh.w	r4, [sp, #30]
 800b824:	f8ad 4020 	strh.w	r4, [sp, #32]
 800b828:	f000 fd4e 	bl	800c2c8 <siscanf>
 800b82c:	42a0      	cmp	r0, r4
 800b82e:	ddc1      	ble.n	800b7b4 <_tzset_unlocked_r+0x34>
 800b830:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800b834:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800b838:	f8df 9240 	ldr.w	r9, [pc, #576]	; 800ba7c <_tzset_unlocked_r+0x2fc>
 800b83c:	213c      	movs	r1, #60	; 0x3c
 800b83e:	fb01 3302 	mla	r3, r1, r2, r3
 800b842:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800b846:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800b84a:	fb01 3302 	mla	r3, r1, r2, r3
 800b84e:	fb08 f303 	mul.w	r3, r8, r3
 800b852:	f8df 8210 	ldr.w	r8, [pc, #528]	; 800ba64 <_tzset_unlocked_r+0x2e4>
 800b856:	62ab      	str	r3, [r5, #40]	; 0x28
 800b858:	4b83      	ldr	r3, [pc, #524]	; (800ba68 <_tzset_unlocked_r+0x2e8>)
 800b85a:	f8c8 3000 	str.w	r3, [r8]
 800b85e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b860:	4982      	ldr	r1, [pc, #520]	; (800ba6c <_tzset_unlocked_r+0x2ec>)
 800b862:	441f      	add	r7, r3
 800b864:	464a      	mov	r2, r9
 800b866:	4633      	mov	r3, r6
 800b868:	4638      	mov	r0, r7
 800b86a:	f000 fd2d 	bl	800c2c8 <siscanf>
 800b86e:	42a0      	cmp	r0, r4
 800b870:	dc18      	bgt.n	800b8a4 <_tzset_unlocked_r+0x124>
 800b872:	f8d8 3000 	ldr.w	r3, [r8]
 800b876:	f8c8 3004 	str.w	r3, [r8, #4]
 800b87a:	4b77      	ldr	r3, [pc, #476]	; (800ba58 <_tzset_unlocked_r+0x2d8>)
 800b87c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800b87e:	601a      	str	r2, [r3, #0]
 800b880:	4b77      	ldr	r3, [pc, #476]	; (800ba60 <_tzset_unlocked_r+0x2e0>)
 800b882:	601c      	str	r4, [r3, #0]
 800b884:	e796      	b.n	800b7b4 <_tzset_unlocked_r+0x34>
 800b886:	f7f4 fcc3 	bl	8000210 <strcmp>
 800b88a:	2800      	cmp	r0, #0
 800b88c:	d198      	bne.n	800b7c0 <_tzset_unlocked_r+0x40>
 800b88e:	e791      	b.n	800b7b4 <_tzset_unlocked_r+0x34>
 800b890:	4621      	mov	r1, r4
 800b892:	f000 fd8a 	bl	800c3aa <strcpy>
 800b896:	e7a0      	b.n	800b7da <_tzset_unlocked_r+0x5a>
 800b898:	2b2b      	cmp	r3, #43	; 0x2b
 800b89a:	bf08      	it	eq
 800b89c:	3701      	addeq	r7, #1
 800b89e:	f04f 0801 	mov.w	r8, #1
 800b8a2:	e7af      	b.n	800b804 <_tzset_unlocked_r+0x84>
 800b8a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8a6:	f8c8 9004 	str.w	r9, [r8, #4]
 800b8aa:	18fc      	adds	r4, r7, r3
 800b8ac:	5cfb      	ldrb	r3, [r7, r3]
 800b8ae:	2b2d      	cmp	r3, #45	; 0x2d
 800b8b0:	f040 808b 	bne.w	800b9ca <_tzset_unlocked_r+0x24a>
 800b8b4:	3401      	adds	r4, #1
 800b8b6:	f04f 37ff 	mov.w	r7, #4294967295
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	f8ad 301c 	strh.w	r3, [sp, #28]
 800b8c0:	f8ad 301e 	strh.w	r3, [sp, #30]
 800b8c4:	f8ad 3020 	strh.w	r3, [sp, #32]
 800b8c8:	930a      	str	r3, [sp, #40]	; 0x28
 800b8ca:	e9cd a602 	strd	sl, r6, [sp, #8]
 800b8ce:	e9cd b600 	strd	fp, r6, [sp]
 800b8d2:	4967      	ldr	r1, [pc, #412]	; (800ba70 <_tzset_unlocked_r+0x2f0>)
 800b8d4:	4633      	mov	r3, r6
 800b8d6:	aa07      	add	r2, sp, #28
 800b8d8:	4620      	mov	r0, r4
 800b8da:	f000 fcf5 	bl	800c2c8 <siscanf>
 800b8de:	2800      	cmp	r0, #0
 800b8e0:	dc78      	bgt.n	800b9d4 <_tzset_unlocked_r+0x254>
 800b8e2:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800b8e4:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 800b8e8:	652b      	str	r3, [r5, #80]	; 0x50
 800b8ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8ec:	462f      	mov	r7, r5
 800b8ee:	441c      	add	r4, r3
 800b8f0:	f04f 0900 	mov.w	r9, #0
 800b8f4:	7823      	ldrb	r3, [r4, #0]
 800b8f6:	2b2c      	cmp	r3, #44	; 0x2c
 800b8f8:	bf08      	it	eq
 800b8fa:	3401      	addeq	r4, #1
 800b8fc:	f894 8000 	ldrb.w	r8, [r4]
 800b900:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 800b904:	d178      	bne.n	800b9f8 <_tzset_unlocked_r+0x278>
 800b906:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 800b90a:	e9cd 6301 	strd	r6, r3, [sp, #4]
 800b90e:	ab09      	add	r3, sp, #36	; 0x24
 800b910:	9300      	str	r3, [sp, #0]
 800b912:	4958      	ldr	r1, [pc, #352]	; (800ba74 <_tzset_unlocked_r+0x2f4>)
 800b914:	9603      	str	r6, [sp, #12]
 800b916:	4633      	mov	r3, r6
 800b918:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 800b91c:	4620      	mov	r0, r4
 800b91e:	f000 fcd3 	bl	800c2c8 <siscanf>
 800b922:	2803      	cmp	r0, #3
 800b924:	f47f af46 	bne.w	800b7b4 <_tzset_unlocked_r+0x34>
 800b928:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 800b92c:	1e4b      	subs	r3, r1, #1
 800b92e:	2b0b      	cmp	r3, #11
 800b930:	f63f af40 	bhi.w	800b7b4 <_tzset_unlocked_r+0x34>
 800b934:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 800b938:	1e53      	subs	r3, r2, #1
 800b93a:	2b04      	cmp	r3, #4
 800b93c:	f63f af3a 	bhi.w	800b7b4 <_tzset_unlocked_r+0x34>
 800b940:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 800b944:	2b06      	cmp	r3, #6
 800b946:	f63f af35 	bhi.w	800b7b4 <_tzset_unlocked_r+0x34>
 800b94a:	e9c7 1203 	strd	r1, r2, [r7, #12]
 800b94e:	f887 8008 	strb.w	r8, [r7, #8]
 800b952:	617b      	str	r3, [r7, #20]
 800b954:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b956:	eb04 0803 	add.w	r8, r4, r3
 800b95a:	2302      	movs	r3, #2
 800b95c:	f8ad 301c 	strh.w	r3, [sp, #28]
 800b960:	2300      	movs	r3, #0
 800b962:	f8ad 301e 	strh.w	r3, [sp, #30]
 800b966:	f8ad 3020 	strh.w	r3, [sp, #32]
 800b96a:	930a      	str	r3, [sp, #40]	; 0x28
 800b96c:	f898 3000 	ldrb.w	r3, [r8]
 800b970:	2b2f      	cmp	r3, #47	; 0x2f
 800b972:	d109      	bne.n	800b988 <_tzset_unlocked_r+0x208>
 800b974:	e9cd a602 	strd	sl, r6, [sp, #8]
 800b978:	e9cd b600 	strd	fp, r6, [sp]
 800b97c:	493e      	ldr	r1, [pc, #248]	; (800ba78 <_tzset_unlocked_r+0x2f8>)
 800b97e:	4633      	mov	r3, r6
 800b980:	aa07      	add	r2, sp, #28
 800b982:	4640      	mov	r0, r8
 800b984:	f000 fca0 	bl	800c2c8 <siscanf>
 800b988:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800b98c:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800b990:	213c      	movs	r1, #60	; 0x3c
 800b992:	fb01 3302 	mla	r3, r1, r2, r3
 800b996:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800b99a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800b99e:	fb01 3302 	mla	r3, r1, r2, r3
 800b9a2:	61bb      	str	r3, [r7, #24]
 800b9a4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b9a6:	3728      	adds	r7, #40	; 0x28
 800b9a8:	4444      	add	r4, r8
 800b9aa:	f1b9 0f00 	cmp.w	r9, #0
 800b9ae:	d020      	beq.n	800b9f2 <_tzset_unlocked_r+0x272>
 800b9b0:	6868      	ldr	r0, [r5, #4]
 800b9b2:	f7ff fe29 	bl	800b608 <__tzcalc_limits>
 800b9b6:	4b28      	ldr	r3, [pc, #160]	; (800ba58 <_tzset_unlocked_r+0x2d8>)
 800b9b8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800b9ba:	601a      	str	r2, [r3, #0]
 800b9bc:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800b9be:	1a9b      	subs	r3, r3, r2
 800b9c0:	4a27      	ldr	r2, [pc, #156]	; (800ba60 <_tzset_unlocked_r+0x2e0>)
 800b9c2:	bf18      	it	ne
 800b9c4:	2301      	movne	r3, #1
 800b9c6:	6013      	str	r3, [r2, #0]
 800b9c8:	e6f4      	b.n	800b7b4 <_tzset_unlocked_r+0x34>
 800b9ca:	2b2b      	cmp	r3, #43	; 0x2b
 800b9cc:	bf08      	it	eq
 800b9ce:	3401      	addeq	r4, #1
 800b9d0:	2701      	movs	r7, #1
 800b9d2:	e772      	b.n	800b8ba <_tzset_unlocked_r+0x13a>
 800b9d4:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800b9d8:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800b9dc:	213c      	movs	r1, #60	; 0x3c
 800b9de:	fb01 3302 	mla	r3, r1, r2, r3
 800b9e2:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800b9e6:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800b9ea:	fb01 3302 	mla	r3, r1, r2, r3
 800b9ee:	437b      	muls	r3, r7
 800b9f0:	e77a      	b.n	800b8e8 <_tzset_unlocked_r+0x168>
 800b9f2:	f04f 0901 	mov.w	r9, #1
 800b9f6:	e77d      	b.n	800b8f4 <_tzset_unlocked_r+0x174>
 800b9f8:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 800b9fc:	bf06      	itte	eq
 800b9fe:	3401      	addeq	r4, #1
 800ba00:	4643      	moveq	r3, r8
 800ba02:	2344      	movne	r3, #68	; 0x44
 800ba04:	220a      	movs	r2, #10
 800ba06:	a90b      	add	r1, sp, #44	; 0x2c
 800ba08:	4620      	mov	r0, r4
 800ba0a:	9305      	str	r3, [sp, #20]
 800ba0c:	f000 fd5e 	bl	800c4cc <strtoul>
 800ba10:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800ba14:	9b05      	ldr	r3, [sp, #20]
 800ba16:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 800ba1a:	45a0      	cmp	r8, r4
 800ba1c:	d114      	bne.n	800ba48 <_tzset_unlocked_r+0x2c8>
 800ba1e:	234d      	movs	r3, #77	; 0x4d
 800ba20:	f1b9 0f00 	cmp.w	r9, #0
 800ba24:	d107      	bne.n	800ba36 <_tzset_unlocked_r+0x2b6>
 800ba26:	722b      	strb	r3, [r5, #8]
 800ba28:	2103      	movs	r1, #3
 800ba2a:	2302      	movs	r3, #2
 800ba2c:	e9c5 1303 	strd	r1, r3, [r5, #12]
 800ba30:	f8c5 9014 	str.w	r9, [r5, #20]
 800ba34:	e791      	b.n	800b95a <_tzset_unlocked_r+0x1da>
 800ba36:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 800ba3a:	220b      	movs	r2, #11
 800ba3c:	2301      	movs	r3, #1
 800ba3e:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 800ba42:	2300      	movs	r3, #0
 800ba44:	63eb      	str	r3, [r5, #60]	; 0x3c
 800ba46:	e788      	b.n	800b95a <_tzset_unlocked_r+0x1da>
 800ba48:	b280      	uxth	r0, r0
 800ba4a:	723b      	strb	r3, [r7, #8]
 800ba4c:	6178      	str	r0, [r7, #20]
 800ba4e:	e784      	b.n	800b95a <_tzset_unlocked_r+0x1da>
 800ba50:	0800d5d4 	.word	0x0800d5d4
 800ba54:	200012a8 	.word	0x200012a8
 800ba58:	200012b0 	.word	0x200012b0
 800ba5c:	0800d5d7 	.word	0x0800d5d7
 800ba60:	200012ac 	.word	0x200012ac
 800ba64:	200001bc 	.word	0x200001bc
 800ba68:	2000129b 	.word	0x2000129b
 800ba6c:	0800d5db 	.word	0x0800d5db
 800ba70:	0800d5fe 	.word	0x0800d5fe
 800ba74:	0800d5ea 	.word	0x0800d5ea
 800ba78:	0800d5fd 	.word	0x0800d5fd
 800ba7c:	20001290 	.word	0x20001290

0800ba80 <__assert_func>:
 800ba80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ba82:	4614      	mov	r4, r2
 800ba84:	461a      	mov	r2, r3
 800ba86:	4b09      	ldr	r3, [pc, #36]	; (800baac <__assert_func+0x2c>)
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	4605      	mov	r5, r0
 800ba8c:	68d8      	ldr	r0, [r3, #12]
 800ba8e:	b14c      	cbz	r4, 800baa4 <__assert_func+0x24>
 800ba90:	4b07      	ldr	r3, [pc, #28]	; (800bab0 <__assert_func+0x30>)
 800ba92:	9100      	str	r1, [sp, #0]
 800ba94:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ba98:	4906      	ldr	r1, [pc, #24]	; (800bab4 <__assert_func+0x34>)
 800ba9a:	462b      	mov	r3, r5
 800ba9c:	f000 f80e 	bl	800babc <fiprintf>
 800baa0:	f000 fdf0 	bl	800c684 <abort>
 800baa4:	4b04      	ldr	r3, [pc, #16]	; (800bab8 <__assert_func+0x38>)
 800baa6:	461c      	mov	r4, r3
 800baa8:	e7f3      	b.n	800ba92 <__assert_func+0x12>
 800baaa:	bf00      	nop
 800baac:	20000158 	.word	0x20000158
 800bab0:	0800d610 	.word	0x0800d610
 800bab4:	0800d61d 	.word	0x0800d61d
 800bab8:	0800d64b 	.word	0x0800d64b

0800babc <fiprintf>:
 800babc:	b40e      	push	{r1, r2, r3}
 800babe:	b503      	push	{r0, r1, lr}
 800bac0:	4601      	mov	r1, r0
 800bac2:	ab03      	add	r3, sp, #12
 800bac4:	4805      	ldr	r0, [pc, #20]	; (800badc <fiprintf+0x20>)
 800bac6:	f853 2b04 	ldr.w	r2, [r3], #4
 800baca:	6800      	ldr	r0, [r0, #0]
 800bacc:	9301      	str	r3, [sp, #4]
 800bace:	f000 f937 	bl	800bd40 <_vfiprintf_r>
 800bad2:	b002      	add	sp, #8
 800bad4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bad8:	b003      	add	sp, #12
 800bada:	4770      	bx	lr
 800badc:	20000158 	.word	0x20000158

0800bae0 <_findenv_r>:
 800bae0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bae4:	f8df a06c 	ldr.w	sl, [pc, #108]	; 800bb54 <_findenv_r+0x74>
 800bae8:	4607      	mov	r7, r0
 800baea:	4689      	mov	r9, r1
 800baec:	4616      	mov	r6, r2
 800baee:	f000 fde1 	bl	800c6b4 <__env_lock>
 800baf2:	f8da 4000 	ldr.w	r4, [sl]
 800baf6:	b134      	cbz	r4, 800bb06 <_findenv_r+0x26>
 800baf8:	464b      	mov	r3, r9
 800bafa:	4698      	mov	r8, r3
 800bafc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb00:	b13a      	cbz	r2, 800bb12 <_findenv_r+0x32>
 800bb02:	2a3d      	cmp	r2, #61	; 0x3d
 800bb04:	d1f9      	bne.n	800bafa <_findenv_r+0x1a>
 800bb06:	4638      	mov	r0, r7
 800bb08:	f000 fdda 	bl	800c6c0 <__env_unlock>
 800bb0c:	2000      	movs	r0, #0
 800bb0e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb12:	eba8 0809 	sub.w	r8, r8, r9
 800bb16:	46a3      	mov	fp, r4
 800bb18:	f854 0b04 	ldr.w	r0, [r4], #4
 800bb1c:	2800      	cmp	r0, #0
 800bb1e:	d0f2      	beq.n	800bb06 <_findenv_r+0x26>
 800bb20:	4642      	mov	r2, r8
 800bb22:	4649      	mov	r1, r9
 800bb24:	f000 fc49 	bl	800c3ba <strncmp>
 800bb28:	2800      	cmp	r0, #0
 800bb2a:	d1f4      	bne.n	800bb16 <_findenv_r+0x36>
 800bb2c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800bb30:	eb03 0508 	add.w	r5, r3, r8
 800bb34:	f813 3008 	ldrb.w	r3, [r3, r8]
 800bb38:	2b3d      	cmp	r3, #61	; 0x3d
 800bb3a:	d1ec      	bne.n	800bb16 <_findenv_r+0x36>
 800bb3c:	f8da 3000 	ldr.w	r3, [sl]
 800bb40:	ebab 0303 	sub.w	r3, fp, r3
 800bb44:	109b      	asrs	r3, r3, #2
 800bb46:	4638      	mov	r0, r7
 800bb48:	6033      	str	r3, [r6, #0]
 800bb4a:	f000 fdb9 	bl	800c6c0 <__env_unlock>
 800bb4e:	1c68      	adds	r0, r5, #1
 800bb50:	e7dd      	b.n	800bb0e <_findenv_r+0x2e>
 800bb52:	bf00      	nop
 800bb54:	20000148 	.word	0x20000148

0800bb58 <_getenv_r>:
 800bb58:	b507      	push	{r0, r1, r2, lr}
 800bb5a:	aa01      	add	r2, sp, #4
 800bb5c:	f7ff ffc0 	bl	800bae0 <_findenv_r>
 800bb60:	b003      	add	sp, #12
 800bb62:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800bb68 <__gettzinfo>:
 800bb68:	4800      	ldr	r0, [pc, #0]	; (800bb6c <__gettzinfo+0x4>)
 800bb6a:	4770      	bx	lr
 800bb6c:	200001c8 	.word	0x200001c8

0800bb70 <gmtime_r>:
 800bb70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb74:	e9d0 6700 	ldrd	r6, r7, [r0]
 800bb78:	460c      	mov	r4, r1
 800bb7a:	4a4f      	ldr	r2, [pc, #316]	; (800bcb8 <gmtime_r+0x148>)
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	4630      	mov	r0, r6
 800bb80:	4639      	mov	r1, r7
 800bb82:	f7f4 fbad 	bl	80002e0 <__aeabi_ldivmod>
 800bb86:	4639      	mov	r1, r7
 800bb88:	4605      	mov	r5, r0
 800bb8a:	4a4b      	ldr	r2, [pc, #300]	; (800bcb8 <gmtime_r+0x148>)
 800bb8c:	4630      	mov	r0, r6
 800bb8e:	2300      	movs	r3, #0
 800bb90:	f7f4 fba6 	bl	80002e0 <__aeabi_ldivmod>
 800bb94:	2a00      	cmp	r2, #0
 800bb96:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 800bb9a:	bfb7      	itett	lt
 800bb9c:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 800bba0:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 800bba4:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 800bba8:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 800bbac:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 800bbb0:	fbb2 f1f0 	udiv	r1, r2, r0
 800bbb4:	fb00 2211 	mls	r2, r0, r1, r2
 800bbb8:	203c      	movs	r0, #60	; 0x3c
 800bbba:	60a1      	str	r1, [r4, #8]
 800bbbc:	fbb2 f1f0 	udiv	r1, r2, r0
 800bbc0:	fb00 2211 	mls	r2, r0, r1, r2
 800bbc4:	6061      	str	r1, [r4, #4]
 800bbc6:	6022      	str	r2, [r4, #0]
 800bbc8:	2107      	movs	r1, #7
 800bbca:	1cda      	adds	r2, r3, #3
 800bbcc:	fb92 f1f1 	sdiv	r1, r2, r1
 800bbd0:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800bbd4:	1a52      	subs	r2, r2, r1
 800bbd6:	bf48      	it	mi
 800bbd8:	3207      	addmi	r2, #7
 800bbda:	4d38      	ldr	r5, [pc, #224]	; (800bcbc <gmtime_r+0x14c>)
 800bbdc:	4838      	ldr	r0, [pc, #224]	; (800bcc0 <gmtime_r+0x150>)
 800bbde:	61a2      	str	r2, [r4, #24]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	bfb7      	itett	lt
 800bbe4:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 800bbe8:	fb93 f5f5 	sdivge	r5, r3, r5
 800bbec:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 800bbf0:	fb92 f5f5 	sdivlt	r5, r2, r5
 800bbf4:	fb00 3005 	mla	r0, r0, r5, r3
 800bbf8:	f648 62ac 	movw	r2, #36524	; 0x8eac
 800bbfc:	fbb0 f2f2 	udiv	r2, r0, r2
 800bc00:	4402      	add	r2, r0
 800bc02:	f240 53b4 	movw	r3, #1460	; 0x5b4
 800bc06:	fbb0 f1f3 	udiv	r1, r0, r3
 800bc0a:	1a52      	subs	r2, r2, r1
 800bc0c:	f240 1c6d 	movw	ip, #365	; 0x16d
 800bc10:	492c      	ldr	r1, [pc, #176]	; (800bcc4 <gmtime_r+0x154>)
 800bc12:	fbb0 f1f1 	udiv	r1, r0, r1
 800bc16:	2764      	movs	r7, #100	; 0x64
 800bc18:	1a52      	subs	r2, r2, r1
 800bc1a:	fbb2 f1fc 	udiv	r1, r2, ip
 800bc1e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc22:	fbb1 f6f7 	udiv	r6, r1, r7
 800bc26:	1af3      	subs	r3, r6, r3
 800bc28:	4403      	add	r3, r0
 800bc2a:	fb0c 3311 	mls	r3, ip, r1, r3
 800bc2e:	2299      	movs	r2, #153	; 0x99
 800bc30:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 800bc34:	f10e 0e02 	add.w	lr, lr, #2
 800bc38:	f103 0c01 	add.w	ip, r3, #1
 800bc3c:	fbbe f0f2 	udiv	r0, lr, r2
 800bc40:	4342      	muls	r2, r0
 800bc42:	3202      	adds	r2, #2
 800bc44:	f04f 0805 	mov.w	r8, #5
 800bc48:	fbb2 f2f8 	udiv	r2, r2, r8
 800bc4c:	ebac 0c02 	sub.w	ip, ip, r2
 800bc50:	f240 52f9 	movw	r2, #1529	; 0x5f9
 800bc54:	4596      	cmp	lr, r2
 800bc56:	bf94      	ite	ls
 800bc58:	2202      	movls	r2, #2
 800bc5a:	f06f 0209 	mvnhi.w	r2, #9
 800bc5e:	4410      	add	r0, r2
 800bc60:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800bc64:	fb02 1505 	mla	r5, r2, r5, r1
 800bc68:	2801      	cmp	r0, #1
 800bc6a:	bf98      	it	ls
 800bc6c:	3501      	addls	r5, #1
 800bc6e:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 800bc72:	d30d      	bcc.n	800bc90 <gmtime_r+0x120>
 800bc74:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800bc78:	61e3      	str	r3, [r4, #28]
 800bc7a:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 800bc7e:	2300      	movs	r3, #0
 800bc80:	e9c4 0504 	strd	r0, r5, [r4, #16]
 800bc84:	f8c4 c00c 	str.w	ip, [r4, #12]
 800bc88:	6223      	str	r3, [r4, #32]
 800bc8a:	4620      	mov	r0, r4
 800bc8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc90:	078a      	lsls	r2, r1, #30
 800bc92:	d102      	bne.n	800bc9a <gmtime_r+0x12a>
 800bc94:	fb07 1616 	mls	r6, r7, r6, r1
 800bc98:	b95e      	cbnz	r6, 800bcb2 <gmtime_r+0x142>
 800bc9a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800bc9e:	fbb1 f6f2 	udiv	r6, r1, r2
 800bca2:	fb02 1216 	mls	r2, r2, r6, r1
 800bca6:	fab2 f282 	clz	r2, r2
 800bcaa:	0952      	lsrs	r2, r2, #5
 800bcac:	333b      	adds	r3, #59	; 0x3b
 800bcae:	4413      	add	r3, r2
 800bcb0:	e7e2      	b.n	800bc78 <gmtime_r+0x108>
 800bcb2:	2201      	movs	r2, #1
 800bcb4:	e7fa      	b.n	800bcac <gmtime_r+0x13c>
 800bcb6:	bf00      	nop
 800bcb8:	00015180 	.word	0x00015180
 800bcbc:	00023ab1 	.word	0x00023ab1
 800bcc0:	fffdc54f 	.word	0xfffdc54f
 800bcc4:	00023ab0 	.word	0x00023ab0

0800bcc8 <__retarget_lock_init_recursive>:
 800bcc8:	4770      	bx	lr

0800bcca <__retarget_lock_acquire>:
 800bcca:	4770      	bx	lr

0800bccc <__retarget_lock_acquire_recursive>:
 800bccc:	4770      	bx	lr

0800bcce <__retarget_lock_release>:
 800bcce:	4770      	bx	lr

0800bcd0 <__retarget_lock_release_recursive>:
 800bcd0:	4770      	bx	lr
	...

0800bcd4 <__malloc_lock>:
 800bcd4:	4801      	ldr	r0, [pc, #4]	; (800bcdc <__malloc_lock+0x8>)
 800bcd6:	f7ff bff9 	b.w	800bccc <__retarget_lock_acquire_recursive>
 800bcda:	bf00      	nop
 800bcdc:	200012b5 	.word	0x200012b5

0800bce0 <__malloc_unlock>:
 800bce0:	4801      	ldr	r0, [pc, #4]	; (800bce8 <__malloc_unlock+0x8>)
 800bce2:	f7ff bff5 	b.w	800bcd0 <__retarget_lock_release_recursive>
 800bce6:	bf00      	nop
 800bce8:	200012b5 	.word	0x200012b5

0800bcec <__sfputc_r>:
 800bcec:	6893      	ldr	r3, [r2, #8]
 800bcee:	3b01      	subs	r3, #1
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	b410      	push	{r4}
 800bcf4:	6093      	str	r3, [r2, #8]
 800bcf6:	da08      	bge.n	800bd0a <__sfputc_r+0x1e>
 800bcf8:	6994      	ldr	r4, [r2, #24]
 800bcfa:	42a3      	cmp	r3, r4
 800bcfc:	db01      	blt.n	800bd02 <__sfputc_r+0x16>
 800bcfe:	290a      	cmp	r1, #10
 800bd00:	d103      	bne.n	800bd0a <__sfputc_r+0x1e>
 800bd02:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd06:	f000 bbeb 	b.w	800c4e0 <__swbuf_r>
 800bd0a:	6813      	ldr	r3, [r2, #0]
 800bd0c:	1c58      	adds	r0, r3, #1
 800bd0e:	6010      	str	r0, [r2, #0]
 800bd10:	7019      	strb	r1, [r3, #0]
 800bd12:	4608      	mov	r0, r1
 800bd14:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd18:	4770      	bx	lr

0800bd1a <__sfputs_r>:
 800bd1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd1c:	4606      	mov	r6, r0
 800bd1e:	460f      	mov	r7, r1
 800bd20:	4614      	mov	r4, r2
 800bd22:	18d5      	adds	r5, r2, r3
 800bd24:	42ac      	cmp	r4, r5
 800bd26:	d101      	bne.n	800bd2c <__sfputs_r+0x12>
 800bd28:	2000      	movs	r0, #0
 800bd2a:	e007      	b.n	800bd3c <__sfputs_r+0x22>
 800bd2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd30:	463a      	mov	r2, r7
 800bd32:	4630      	mov	r0, r6
 800bd34:	f7ff ffda 	bl	800bcec <__sfputc_r>
 800bd38:	1c43      	adds	r3, r0, #1
 800bd3a:	d1f3      	bne.n	800bd24 <__sfputs_r+0xa>
 800bd3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bd40 <_vfiprintf_r>:
 800bd40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd44:	460d      	mov	r5, r1
 800bd46:	b09d      	sub	sp, #116	; 0x74
 800bd48:	4614      	mov	r4, r2
 800bd4a:	4698      	mov	r8, r3
 800bd4c:	4606      	mov	r6, r0
 800bd4e:	b118      	cbz	r0, 800bd58 <_vfiprintf_r+0x18>
 800bd50:	6983      	ldr	r3, [r0, #24]
 800bd52:	b90b      	cbnz	r3, 800bd58 <_vfiprintf_r+0x18>
 800bd54:	f000 fdd4 	bl	800c900 <__sinit>
 800bd58:	4b89      	ldr	r3, [pc, #548]	; (800bf80 <_vfiprintf_r+0x240>)
 800bd5a:	429d      	cmp	r5, r3
 800bd5c:	d11b      	bne.n	800bd96 <_vfiprintf_r+0x56>
 800bd5e:	6875      	ldr	r5, [r6, #4]
 800bd60:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd62:	07d9      	lsls	r1, r3, #31
 800bd64:	d405      	bmi.n	800bd72 <_vfiprintf_r+0x32>
 800bd66:	89ab      	ldrh	r3, [r5, #12]
 800bd68:	059a      	lsls	r2, r3, #22
 800bd6a:	d402      	bmi.n	800bd72 <_vfiprintf_r+0x32>
 800bd6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd6e:	f7ff ffad 	bl	800bccc <__retarget_lock_acquire_recursive>
 800bd72:	89ab      	ldrh	r3, [r5, #12]
 800bd74:	071b      	lsls	r3, r3, #28
 800bd76:	d501      	bpl.n	800bd7c <_vfiprintf_r+0x3c>
 800bd78:	692b      	ldr	r3, [r5, #16]
 800bd7a:	b9eb      	cbnz	r3, 800bdb8 <_vfiprintf_r+0x78>
 800bd7c:	4629      	mov	r1, r5
 800bd7e:	4630      	mov	r0, r6
 800bd80:	f000 fc12 	bl	800c5a8 <__swsetup_r>
 800bd84:	b1c0      	cbz	r0, 800bdb8 <_vfiprintf_r+0x78>
 800bd86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd88:	07dc      	lsls	r4, r3, #31
 800bd8a:	d50e      	bpl.n	800bdaa <_vfiprintf_r+0x6a>
 800bd8c:	f04f 30ff 	mov.w	r0, #4294967295
 800bd90:	b01d      	add	sp, #116	; 0x74
 800bd92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd96:	4b7b      	ldr	r3, [pc, #492]	; (800bf84 <_vfiprintf_r+0x244>)
 800bd98:	429d      	cmp	r5, r3
 800bd9a:	d101      	bne.n	800bda0 <_vfiprintf_r+0x60>
 800bd9c:	68b5      	ldr	r5, [r6, #8]
 800bd9e:	e7df      	b.n	800bd60 <_vfiprintf_r+0x20>
 800bda0:	4b79      	ldr	r3, [pc, #484]	; (800bf88 <_vfiprintf_r+0x248>)
 800bda2:	429d      	cmp	r5, r3
 800bda4:	bf08      	it	eq
 800bda6:	68f5      	ldreq	r5, [r6, #12]
 800bda8:	e7da      	b.n	800bd60 <_vfiprintf_r+0x20>
 800bdaa:	89ab      	ldrh	r3, [r5, #12]
 800bdac:	0598      	lsls	r0, r3, #22
 800bdae:	d4ed      	bmi.n	800bd8c <_vfiprintf_r+0x4c>
 800bdb0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bdb2:	f7ff ff8d 	bl	800bcd0 <__retarget_lock_release_recursive>
 800bdb6:	e7e9      	b.n	800bd8c <_vfiprintf_r+0x4c>
 800bdb8:	2300      	movs	r3, #0
 800bdba:	9309      	str	r3, [sp, #36]	; 0x24
 800bdbc:	2320      	movs	r3, #32
 800bdbe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bdc2:	f8cd 800c 	str.w	r8, [sp, #12]
 800bdc6:	2330      	movs	r3, #48	; 0x30
 800bdc8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bf8c <_vfiprintf_r+0x24c>
 800bdcc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bdd0:	f04f 0901 	mov.w	r9, #1
 800bdd4:	4623      	mov	r3, r4
 800bdd6:	469a      	mov	sl, r3
 800bdd8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bddc:	b10a      	cbz	r2, 800bde2 <_vfiprintf_r+0xa2>
 800bdde:	2a25      	cmp	r2, #37	; 0x25
 800bde0:	d1f9      	bne.n	800bdd6 <_vfiprintf_r+0x96>
 800bde2:	ebba 0b04 	subs.w	fp, sl, r4
 800bde6:	d00b      	beq.n	800be00 <_vfiprintf_r+0xc0>
 800bde8:	465b      	mov	r3, fp
 800bdea:	4622      	mov	r2, r4
 800bdec:	4629      	mov	r1, r5
 800bdee:	4630      	mov	r0, r6
 800bdf0:	f7ff ff93 	bl	800bd1a <__sfputs_r>
 800bdf4:	3001      	adds	r0, #1
 800bdf6:	f000 80aa 	beq.w	800bf4e <_vfiprintf_r+0x20e>
 800bdfa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bdfc:	445a      	add	r2, fp
 800bdfe:	9209      	str	r2, [sp, #36]	; 0x24
 800be00:	f89a 3000 	ldrb.w	r3, [sl]
 800be04:	2b00      	cmp	r3, #0
 800be06:	f000 80a2 	beq.w	800bf4e <_vfiprintf_r+0x20e>
 800be0a:	2300      	movs	r3, #0
 800be0c:	f04f 32ff 	mov.w	r2, #4294967295
 800be10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be14:	f10a 0a01 	add.w	sl, sl, #1
 800be18:	9304      	str	r3, [sp, #16]
 800be1a:	9307      	str	r3, [sp, #28]
 800be1c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800be20:	931a      	str	r3, [sp, #104]	; 0x68
 800be22:	4654      	mov	r4, sl
 800be24:	2205      	movs	r2, #5
 800be26:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be2a:	4858      	ldr	r0, [pc, #352]	; (800bf8c <_vfiprintf_r+0x24c>)
 800be2c:	f7f4 fa08 	bl	8000240 <memchr>
 800be30:	9a04      	ldr	r2, [sp, #16]
 800be32:	b9d8      	cbnz	r0, 800be6c <_vfiprintf_r+0x12c>
 800be34:	06d1      	lsls	r1, r2, #27
 800be36:	bf44      	itt	mi
 800be38:	2320      	movmi	r3, #32
 800be3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be3e:	0713      	lsls	r3, r2, #28
 800be40:	bf44      	itt	mi
 800be42:	232b      	movmi	r3, #43	; 0x2b
 800be44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be48:	f89a 3000 	ldrb.w	r3, [sl]
 800be4c:	2b2a      	cmp	r3, #42	; 0x2a
 800be4e:	d015      	beq.n	800be7c <_vfiprintf_r+0x13c>
 800be50:	9a07      	ldr	r2, [sp, #28]
 800be52:	4654      	mov	r4, sl
 800be54:	2000      	movs	r0, #0
 800be56:	f04f 0c0a 	mov.w	ip, #10
 800be5a:	4621      	mov	r1, r4
 800be5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be60:	3b30      	subs	r3, #48	; 0x30
 800be62:	2b09      	cmp	r3, #9
 800be64:	d94e      	bls.n	800bf04 <_vfiprintf_r+0x1c4>
 800be66:	b1b0      	cbz	r0, 800be96 <_vfiprintf_r+0x156>
 800be68:	9207      	str	r2, [sp, #28]
 800be6a:	e014      	b.n	800be96 <_vfiprintf_r+0x156>
 800be6c:	eba0 0308 	sub.w	r3, r0, r8
 800be70:	fa09 f303 	lsl.w	r3, r9, r3
 800be74:	4313      	orrs	r3, r2
 800be76:	9304      	str	r3, [sp, #16]
 800be78:	46a2      	mov	sl, r4
 800be7a:	e7d2      	b.n	800be22 <_vfiprintf_r+0xe2>
 800be7c:	9b03      	ldr	r3, [sp, #12]
 800be7e:	1d19      	adds	r1, r3, #4
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	9103      	str	r1, [sp, #12]
 800be84:	2b00      	cmp	r3, #0
 800be86:	bfbb      	ittet	lt
 800be88:	425b      	neglt	r3, r3
 800be8a:	f042 0202 	orrlt.w	r2, r2, #2
 800be8e:	9307      	strge	r3, [sp, #28]
 800be90:	9307      	strlt	r3, [sp, #28]
 800be92:	bfb8      	it	lt
 800be94:	9204      	strlt	r2, [sp, #16]
 800be96:	7823      	ldrb	r3, [r4, #0]
 800be98:	2b2e      	cmp	r3, #46	; 0x2e
 800be9a:	d10c      	bne.n	800beb6 <_vfiprintf_r+0x176>
 800be9c:	7863      	ldrb	r3, [r4, #1]
 800be9e:	2b2a      	cmp	r3, #42	; 0x2a
 800bea0:	d135      	bne.n	800bf0e <_vfiprintf_r+0x1ce>
 800bea2:	9b03      	ldr	r3, [sp, #12]
 800bea4:	1d1a      	adds	r2, r3, #4
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	9203      	str	r2, [sp, #12]
 800beaa:	2b00      	cmp	r3, #0
 800beac:	bfb8      	it	lt
 800beae:	f04f 33ff 	movlt.w	r3, #4294967295
 800beb2:	3402      	adds	r4, #2
 800beb4:	9305      	str	r3, [sp, #20]
 800beb6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bf9c <_vfiprintf_r+0x25c>
 800beba:	7821      	ldrb	r1, [r4, #0]
 800bebc:	2203      	movs	r2, #3
 800bebe:	4650      	mov	r0, sl
 800bec0:	f7f4 f9be 	bl	8000240 <memchr>
 800bec4:	b140      	cbz	r0, 800bed8 <_vfiprintf_r+0x198>
 800bec6:	2340      	movs	r3, #64	; 0x40
 800bec8:	eba0 000a 	sub.w	r0, r0, sl
 800becc:	fa03 f000 	lsl.w	r0, r3, r0
 800bed0:	9b04      	ldr	r3, [sp, #16]
 800bed2:	4303      	orrs	r3, r0
 800bed4:	3401      	adds	r4, #1
 800bed6:	9304      	str	r3, [sp, #16]
 800bed8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bedc:	482c      	ldr	r0, [pc, #176]	; (800bf90 <_vfiprintf_r+0x250>)
 800bede:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bee2:	2206      	movs	r2, #6
 800bee4:	f7f4 f9ac 	bl	8000240 <memchr>
 800bee8:	2800      	cmp	r0, #0
 800beea:	d03f      	beq.n	800bf6c <_vfiprintf_r+0x22c>
 800beec:	4b29      	ldr	r3, [pc, #164]	; (800bf94 <_vfiprintf_r+0x254>)
 800beee:	bb1b      	cbnz	r3, 800bf38 <_vfiprintf_r+0x1f8>
 800bef0:	9b03      	ldr	r3, [sp, #12]
 800bef2:	3307      	adds	r3, #7
 800bef4:	f023 0307 	bic.w	r3, r3, #7
 800bef8:	3308      	adds	r3, #8
 800befa:	9303      	str	r3, [sp, #12]
 800befc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800befe:	443b      	add	r3, r7
 800bf00:	9309      	str	r3, [sp, #36]	; 0x24
 800bf02:	e767      	b.n	800bdd4 <_vfiprintf_r+0x94>
 800bf04:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf08:	460c      	mov	r4, r1
 800bf0a:	2001      	movs	r0, #1
 800bf0c:	e7a5      	b.n	800be5a <_vfiprintf_r+0x11a>
 800bf0e:	2300      	movs	r3, #0
 800bf10:	3401      	adds	r4, #1
 800bf12:	9305      	str	r3, [sp, #20]
 800bf14:	4619      	mov	r1, r3
 800bf16:	f04f 0c0a 	mov.w	ip, #10
 800bf1a:	4620      	mov	r0, r4
 800bf1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf20:	3a30      	subs	r2, #48	; 0x30
 800bf22:	2a09      	cmp	r2, #9
 800bf24:	d903      	bls.n	800bf2e <_vfiprintf_r+0x1ee>
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d0c5      	beq.n	800beb6 <_vfiprintf_r+0x176>
 800bf2a:	9105      	str	r1, [sp, #20]
 800bf2c:	e7c3      	b.n	800beb6 <_vfiprintf_r+0x176>
 800bf2e:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf32:	4604      	mov	r4, r0
 800bf34:	2301      	movs	r3, #1
 800bf36:	e7f0      	b.n	800bf1a <_vfiprintf_r+0x1da>
 800bf38:	ab03      	add	r3, sp, #12
 800bf3a:	9300      	str	r3, [sp, #0]
 800bf3c:	462a      	mov	r2, r5
 800bf3e:	4b16      	ldr	r3, [pc, #88]	; (800bf98 <_vfiprintf_r+0x258>)
 800bf40:	a904      	add	r1, sp, #16
 800bf42:	4630      	mov	r0, r6
 800bf44:	f3af 8000 	nop.w
 800bf48:	4607      	mov	r7, r0
 800bf4a:	1c78      	adds	r0, r7, #1
 800bf4c:	d1d6      	bne.n	800befc <_vfiprintf_r+0x1bc>
 800bf4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bf50:	07d9      	lsls	r1, r3, #31
 800bf52:	d405      	bmi.n	800bf60 <_vfiprintf_r+0x220>
 800bf54:	89ab      	ldrh	r3, [r5, #12]
 800bf56:	059a      	lsls	r2, r3, #22
 800bf58:	d402      	bmi.n	800bf60 <_vfiprintf_r+0x220>
 800bf5a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bf5c:	f7ff feb8 	bl	800bcd0 <__retarget_lock_release_recursive>
 800bf60:	89ab      	ldrh	r3, [r5, #12]
 800bf62:	065b      	lsls	r3, r3, #25
 800bf64:	f53f af12 	bmi.w	800bd8c <_vfiprintf_r+0x4c>
 800bf68:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf6a:	e711      	b.n	800bd90 <_vfiprintf_r+0x50>
 800bf6c:	ab03      	add	r3, sp, #12
 800bf6e:	9300      	str	r3, [sp, #0]
 800bf70:	462a      	mov	r2, r5
 800bf72:	4b09      	ldr	r3, [pc, #36]	; (800bf98 <_vfiprintf_r+0x258>)
 800bf74:	a904      	add	r1, sp, #16
 800bf76:	4630      	mov	r0, r6
 800bf78:	f000 f880 	bl	800c07c <_printf_i>
 800bf7c:	e7e4      	b.n	800bf48 <_vfiprintf_r+0x208>
 800bf7e:	bf00      	nop
 800bf80:	0800d7a0 	.word	0x0800d7a0
 800bf84:	0800d7c0 	.word	0x0800d7c0
 800bf88:	0800d780 	.word	0x0800d780
 800bf8c:	0800d64c 	.word	0x0800d64c
 800bf90:	0800d656 	.word	0x0800d656
 800bf94:	00000000 	.word	0x00000000
 800bf98:	0800bd1b 	.word	0x0800bd1b
 800bf9c:	0800d652 	.word	0x0800d652

0800bfa0 <_printf_common>:
 800bfa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bfa4:	4616      	mov	r6, r2
 800bfa6:	4699      	mov	r9, r3
 800bfa8:	688a      	ldr	r2, [r1, #8]
 800bfaa:	690b      	ldr	r3, [r1, #16]
 800bfac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bfb0:	4293      	cmp	r3, r2
 800bfb2:	bfb8      	it	lt
 800bfb4:	4613      	movlt	r3, r2
 800bfb6:	6033      	str	r3, [r6, #0]
 800bfb8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bfbc:	4607      	mov	r7, r0
 800bfbe:	460c      	mov	r4, r1
 800bfc0:	b10a      	cbz	r2, 800bfc6 <_printf_common+0x26>
 800bfc2:	3301      	adds	r3, #1
 800bfc4:	6033      	str	r3, [r6, #0]
 800bfc6:	6823      	ldr	r3, [r4, #0]
 800bfc8:	0699      	lsls	r1, r3, #26
 800bfca:	bf42      	ittt	mi
 800bfcc:	6833      	ldrmi	r3, [r6, #0]
 800bfce:	3302      	addmi	r3, #2
 800bfd0:	6033      	strmi	r3, [r6, #0]
 800bfd2:	6825      	ldr	r5, [r4, #0]
 800bfd4:	f015 0506 	ands.w	r5, r5, #6
 800bfd8:	d106      	bne.n	800bfe8 <_printf_common+0x48>
 800bfda:	f104 0a19 	add.w	sl, r4, #25
 800bfde:	68e3      	ldr	r3, [r4, #12]
 800bfe0:	6832      	ldr	r2, [r6, #0]
 800bfe2:	1a9b      	subs	r3, r3, r2
 800bfe4:	42ab      	cmp	r3, r5
 800bfe6:	dc26      	bgt.n	800c036 <_printf_common+0x96>
 800bfe8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bfec:	1e13      	subs	r3, r2, #0
 800bfee:	6822      	ldr	r2, [r4, #0]
 800bff0:	bf18      	it	ne
 800bff2:	2301      	movne	r3, #1
 800bff4:	0692      	lsls	r2, r2, #26
 800bff6:	d42b      	bmi.n	800c050 <_printf_common+0xb0>
 800bff8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bffc:	4649      	mov	r1, r9
 800bffe:	4638      	mov	r0, r7
 800c000:	47c0      	blx	r8
 800c002:	3001      	adds	r0, #1
 800c004:	d01e      	beq.n	800c044 <_printf_common+0xa4>
 800c006:	6823      	ldr	r3, [r4, #0]
 800c008:	68e5      	ldr	r5, [r4, #12]
 800c00a:	6832      	ldr	r2, [r6, #0]
 800c00c:	f003 0306 	and.w	r3, r3, #6
 800c010:	2b04      	cmp	r3, #4
 800c012:	bf08      	it	eq
 800c014:	1aad      	subeq	r5, r5, r2
 800c016:	68a3      	ldr	r3, [r4, #8]
 800c018:	6922      	ldr	r2, [r4, #16]
 800c01a:	bf0c      	ite	eq
 800c01c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c020:	2500      	movne	r5, #0
 800c022:	4293      	cmp	r3, r2
 800c024:	bfc4      	itt	gt
 800c026:	1a9b      	subgt	r3, r3, r2
 800c028:	18ed      	addgt	r5, r5, r3
 800c02a:	2600      	movs	r6, #0
 800c02c:	341a      	adds	r4, #26
 800c02e:	42b5      	cmp	r5, r6
 800c030:	d11a      	bne.n	800c068 <_printf_common+0xc8>
 800c032:	2000      	movs	r0, #0
 800c034:	e008      	b.n	800c048 <_printf_common+0xa8>
 800c036:	2301      	movs	r3, #1
 800c038:	4652      	mov	r2, sl
 800c03a:	4649      	mov	r1, r9
 800c03c:	4638      	mov	r0, r7
 800c03e:	47c0      	blx	r8
 800c040:	3001      	adds	r0, #1
 800c042:	d103      	bne.n	800c04c <_printf_common+0xac>
 800c044:	f04f 30ff 	mov.w	r0, #4294967295
 800c048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c04c:	3501      	adds	r5, #1
 800c04e:	e7c6      	b.n	800bfde <_printf_common+0x3e>
 800c050:	18e1      	adds	r1, r4, r3
 800c052:	1c5a      	adds	r2, r3, #1
 800c054:	2030      	movs	r0, #48	; 0x30
 800c056:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c05a:	4422      	add	r2, r4
 800c05c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c060:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c064:	3302      	adds	r3, #2
 800c066:	e7c7      	b.n	800bff8 <_printf_common+0x58>
 800c068:	2301      	movs	r3, #1
 800c06a:	4622      	mov	r2, r4
 800c06c:	4649      	mov	r1, r9
 800c06e:	4638      	mov	r0, r7
 800c070:	47c0      	blx	r8
 800c072:	3001      	adds	r0, #1
 800c074:	d0e6      	beq.n	800c044 <_printf_common+0xa4>
 800c076:	3601      	adds	r6, #1
 800c078:	e7d9      	b.n	800c02e <_printf_common+0x8e>
	...

0800c07c <_printf_i>:
 800c07c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c080:	7e0f      	ldrb	r7, [r1, #24]
 800c082:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c084:	2f78      	cmp	r7, #120	; 0x78
 800c086:	4691      	mov	r9, r2
 800c088:	4680      	mov	r8, r0
 800c08a:	460c      	mov	r4, r1
 800c08c:	469a      	mov	sl, r3
 800c08e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c092:	d807      	bhi.n	800c0a4 <_printf_i+0x28>
 800c094:	2f62      	cmp	r7, #98	; 0x62
 800c096:	d80a      	bhi.n	800c0ae <_printf_i+0x32>
 800c098:	2f00      	cmp	r7, #0
 800c09a:	f000 80d8 	beq.w	800c24e <_printf_i+0x1d2>
 800c09e:	2f58      	cmp	r7, #88	; 0x58
 800c0a0:	f000 80a3 	beq.w	800c1ea <_printf_i+0x16e>
 800c0a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c0a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c0ac:	e03a      	b.n	800c124 <_printf_i+0xa8>
 800c0ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c0b2:	2b15      	cmp	r3, #21
 800c0b4:	d8f6      	bhi.n	800c0a4 <_printf_i+0x28>
 800c0b6:	a101      	add	r1, pc, #4	; (adr r1, 800c0bc <_printf_i+0x40>)
 800c0b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c0bc:	0800c115 	.word	0x0800c115
 800c0c0:	0800c129 	.word	0x0800c129
 800c0c4:	0800c0a5 	.word	0x0800c0a5
 800c0c8:	0800c0a5 	.word	0x0800c0a5
 800c0cc:	0800c0a5 	.word	0x0800c0a5
 800c0d0:	0800c0a5 	.word	0x0800c0a5
 800c0d4:	0800c129 	.word	0x0800c129
 800c0d8:	0800c0a5 	.word	0x0800c0a5
 800c0dc:	0800c0a5 	.word	0x0800c0a5
 800c0e0:	0800c0a5 	.word	0x0800c0a5
 800c0e4:	0800c0a5 	.word	0x0800c0a5
 800c0e8:	0800c235 	.word	0x0800c235
 800c0ec:	0800c159 	.word	0x0800c159
 800c0f0:	0800c217 	.word	0x0800c217
 800c0f4:	0800c0a5 	.word	0x0800c0a5
 800c0f8:	0800c0a5 	.word	0x0800c0a5
 800c0fc:	0800c257 	.word	0x0800c257
 800c100:	0800c0a5 	.word	0x0800c0a5
 800c104:	0800c159 	.word	0x0800c159
 800c108:	0800c0a5 	.word	0x0800c0a5
 800c10c:	0800c0a5 	.word	0x0800c0a5
 800c110:	0800c21f 	.word	0x0800c21f
 800c114:	682b      	ldr	r3, [r5, #0]
 800c116:	1d1a      	adds	r2, r3, #4
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	602a      	str	r2, [r5, #0]
 800c11c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c120:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c124:	2301      	movs	r3, #1
 800c126:	e0a3      	b.n	800c270 <_printf_i+0x1f4>
 800c128:	6820      	ldr	r0, [r4, #0]
 800c12a:	6829      	ldr	r1, [r5, #0]
 800c12c:	0606      	lsls	r6, r0, #24
 800c12e:	f101 0304 	add.w	r3, r1, #4
 800c132:	d50a      	bpl.n	800c14a <_printf_i+0xce>
 800c134:	680e      	ldr	r6, [r1, #0]
 800c136:	602b      	str	r3, [r5, #0]
 800c138:	2e00      	cmp	r6, #0
 800c13a:	da03      	bge.n	800c144 <_printf_i+0xc8>
 800c13c:	232d      	movs	r3, #45	; 0x2d
 800c13e:	4276      	negs	r6, r6
 800c140:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c144:	485e      	ldr	r0, [pc, #376]	; (800c2c0 <_printf_i+0x244>)
 800c146:	230a      	movs	r3, #10
 800c148:	e019      	b.n	800c17e <_printf_i+0x102>
 800c14a:	680e      	ldr	r6, [r1, #0]
 800c14c:	602b      	str	r3, [r5, #0]
 800c14e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c152:	bf18      	it	ne
 800c154:	b236      	sxthne	r6, r6
 800c156:	e7ef      	b.n	800c138 <_printf_i+0xbc>
 800c158:	682b      	ldr	r3, [r5, #0]
 800c15a:	6820      	ldr	r0, [r4, #0]
 800c15c:	1d19      	adds	r1, r3, #4
 800c15e:	6029      	str	r1, [r5, #0]
 800c160:	0601      	lsls	r1, r0, #24
 800c162:	d501      	bpl.n	800c168 <_printf_i+0xec>
 800c164:	681e      	ldr	r6, [r3, #0]
 800c166:	e002      	b.n	800c16e <_printf_i+0xf2>
 800c168:	0646      	lsls	r6, r0, #25
 800c16a:	d5fb      	bpl.n	800c164 <_printf_i+0xe8>
 800c16c:	881e      	ldrh	r6, [r3, #0]
 800c16e:	4854      	ldr	r0, [pc, #336]	; (800c2c0 <_printf_i+0x244>)
 800c170:	2f6f      	cmp	r7, #111	; 0x6f
 800c172:	bf0c      	ite	eq
 800c174:	2308      	moveq	r3, #8
 800c176:	230a      	movne	r3, #10
 800c178:	2100      	movs	r1, #0
 800c17a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c17e:	6865      	ldr	r5, [r4, #4]
 800c180:	60a5      	str	r5, [r4, #8]
 800c182:	2d00      	cmp	r5, #0
 800c184:	bfa2      	ittt	ge
 800c186:	6821      	ldrge	r1, [r4, #0]
 800c188:	f021 0104 	bicge.w	r1, r1, #4
 800c18c:	6021      	strge	r1, [r4, #0]
 800c18e:	b90e      	cbnz	r6, 800c194 <_printf_i+0x118>
 800c190:	2d00      	cmp	r5, #0
 800c192:	d04d      	beq.n	800c230 <_printf_i+0x1b4>
 800c194:	4615      	mov	r5, r2
 800c196:	fbb6 f1f3 	udiv	r1, r6, r3
 800c19a:	fb03 6711 	mls	r7, r3, r1, r6
 800c19e:	5dc7      	ldrb	r7, [r0, r7]
 800c1a0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c1a4:	4637      	mov	r7, r6
 800c1a6:	42bb      	cmp	r3, r7
 800c1a8:	460e      	mov	r6, r1
 800c1aa:	d9f4      	bls.n	800c196 <_printf_i+0x11a>
 800c1ac:	2b08      	cmp	r3, #8
 800c1ae:	d10b      	bne.n	800c1c8 <_printf_i+0x14c>
 800c1b0:	6823      	ldr	r3, [r4, #0]
 800c1b2:	07de      	lsls	r6, r3, #31
 800c1b4:	d508      	bpl.n	800c1c8 <_printf_i+0x14c>
 800c1b6:	6923      	ldr	r3, [r4, #16]
 800c1b8:	6861      	ldr	r1, [r4, #4]
 800c1ba:	4299      	cmp	r1, r3
 800c1bc:	bfde      	ittt	le
 800c1be:	2330      	movle	r3, #48	; 0x30
 800c1c0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c1c4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c1c8:	1b52      	subs	r2, r2, r5
 800c1ca:	6122      	str	r2, [r4, #16]
 800c1cc:	f8cd a000 	str.w	sl, [sp]
 800c1d0:	464b      	mov	r3, r9
 800c1d2:	aa03      	add	r2, sp, #12
 800c1d4:	4621      	mov	r1, r4
 800c1d6:	4640      	mov	r0, r8
 800c1d8:	f7ff fee2 	bl	800bfa0 <_printf_common>
 800c1dc:	3001      	adds	r0, #1
 800c1de:	d14c      	bne.n	800c27a <_printf_i+0x1fe>
 800c1e0:	f04f 30ff 	mov.w	r0, #4294967295
 800c1e4:	b004      	add	sp, #16
 800c1e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1ea:	4835      	ldr	r0, [pc, #212]	; (800c2c0 <_printf_i+0x244>)
 800c1ec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c1f0:	6829      	ldr	r1, [r5, #0]
 800c1f2:	6823      	ldr	r3, [r4, #0]
 800c1f4:	f851 6b04 	ldr.w	r6, [r1], #4
 800c1f8:	6029      	str	r1, [r5, #0]
 800c1fa:	061d      	lsls	r5, r3, #24
 800c1fc:	d514      	bpl.n	800c228 <_printf_i+0x1ac>
 800c1fe:	07df      	lsls	r7, r3, #31
 800c200:	bf44      	itt	mi
 800c202:	f043 0320 	orrmi.w	r3, r3, #32
 800c206:	6023      	strmi	r3, [r4, #0]
 800c208:	b91e      	cbnz	r6, 800c212 <_printf_i+0x196>
 800c20a:	6823      	ldr	r3, [r4, #0]
 800c20c:	f023 0320 	bic.w	r3, r3, #32
 800c210:	6023      	str	r3, [r4, #0]
 800c212:	2310      	movs	r3, #16
 800c214:	e7b0      	b.n	800c178 <_printf_i+0xfc>
 800c216:	6823      	ldr	r3, [r4, #0]
 800c218:	f043 0320 	orr.w	r3, r3, #32
 800c21c:	6023      	str	r3, [r4, #0]
 800c21e:	2378      	movs	r3, #120	; 0x78
 800c220:	4828      	ldr	r0, [pc, #160]	; (800c2c4 <_printf_i+0x248>)
 800c222:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c226:	e7e3      	b.n	800c1f0 <_printf_i+0x174>
 800c228:	0659      	lsls	r1, r3, #25
 800c22a:	bf48      	it	mi
 800c22c:	b2b6      	uxthmi	r6, r6
 800c22e:	e7e6      	b.n	800c1fe <_printf_i+0x182>
 800c230:	4615      	mov	r5, r2
 800c232:	e7bb      	b.n	800c1ac <_printf_i+0x130>
 800c234:	682b      	ldr	r3, [r5, #0]
 800c236:	6826      	ldr	r6, [r4, #0]
 800c238:	6961      	ldr	r1, [r4, #20]
 800c23a:	1d18      	adds	r0, r3, #4
 800c23c:	6028      	str	r0, [r5, #0]
 800c23e:	0635      	lsls	r5, r6, #24
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	d501      	bpl.n	800c248 <_printf_i+0x1cc>
 800c244:	6019      	str	r1, [r3, #0]
 800c246:	e002      	b.n	800c24e <_printf_i+0x1d2>
 800c248:	0670      	lsls	r0, r6, #25
 800c24a:	d5fb      	bpl.n	800c244 <_printf_i+0x1c8>
 800c24c:	8019      	strh	r1, [r3, #0]
 800c24e:	2300      	movs	r3, #0
 800c250:	6123      	str	r3, [r4, #16]
 800c252:	4615      	mov	r5, r2
 800c254:	e7ba      	b.n	800c1cc <_printf_i+0x150>
 800c256:	682b      	ldr	r3, [r5, #0]
 800c258:	1d1a      	adds	r2, r3, #4
 800c25a:	602a      	str	r2, [r5, #0]
 800c25c:	681d      	ldr	r5, [r3, #0]
 800c25e:	6862      	ldr	r2, [r4, #4]
 800c260:	2100      	movs	r1, #0
 800c262:	4628      	mov	r0, r5
 800c264:	f7f3 ffec 	bl	8000240 <memchr>
 800c268:	b108      	cbz	r0, 800c26e <_printf_i+0x1f2>
 800c26a:	1b40      	subs	r0, r0, r5
 800c26c:	6060      	str	r0, [r4, #4]
 800c26e:	6863      	ldr	r3, [r4, #4]
 800c270:	6123      	str	r3, [r4, #16]
 800c272:	2300      	movs	r3, #0
 800c274:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c278:	e7a8      	b.n	800c1cc <_printf_i+0x150>
 800c27a:	6923      	ldr	r3, [r4, #16]
 800c27c:	462a      	mov	r2, r5
 800c27e:	4649      	mov	r1, r9
 800c280:	4640      	mov	r0, r8
 800c282:	47d0      	blx	sl
 800c284:	3001      	adds	r0, #1
 800c286:	d0ab      	beq.n	800c1e0 <_printf_i+0x164>
 800c288:	6823      	ldr	r3, [r4, #0]
 800c28a:	079b      	lsls	r3, r3, #30
 800c28c:	d413      	bmi.n	800c2b6 <_printf_i+0x23a>
 800c28e:	68e0      	ldr	r0, [r4, #12]
 800c290:	9b03      	ldr	r3, [sp, #12]
 800c292:	4298      	cmp	r0, r3
 800c294:	bfb8      	it	lt
 800c296:	4618      	movlt	r0, r3
 800c298:	e7a4      	b.n	800c1e4 <_printf_i+0x168>
 800c29a:	2301      	movs	r3, #1
 800c29c:	4632      	mov	r2, r6
 800c29e:	4649      	mov	r1, r9
 800c2a0:	4640      	mov	r0, r8
 800c2a2:	47d0      	blx	sl
 800c2a4:	3001      	adds	r0, #1
 800c2a6:	d09b      	beq.n	800c1e0 <_printf_i+0x164>
 800c2a8:	3501      	adds	r5, #1
 800c2aa:	68e3      	ldr	r3, [r4, #12]
 800c2ac:	9903      	ldr	r1, [sp, #12]
 800c2ae:	1a5b      	subs	r3, r3, r1
 800c2b0:	42ab      	cmp	r3, r5
 800c2b2:	dcf2      	bgt.n	800c29a <_printf_i+0x21e>
 800c2b4:	e7eb      	b.n	800c28e <_printf_i+0x212>
 800c2b6:	2500      	movs	r5, #0
 800c2b8:	f104 0619 	add.w	r6, r4, #25
 800c2bc:	e7f5      	b.n	800c2aa <_printf_i+0x22e>
 800c2be:	bf00      	nop
 800c2c0:	0800d65d 	.word	0x0800d65d
 800c2c4:	0800d66e 	.word	0x0800d66e

0800c2c8 <siscanf>:
 800c2c8:	b40e      	push	{r1, r2, r3}
 800c2ca:	b510      	push	{r4, lr}
 800c2cc:	b09f      	sub	sp, #124	; 0x7c
 800c2ce:	ac21      	add	r4, sp, #132	; 0x84
 800c2d0:	f44f 7101 	mov.w	r1, #516	; 0x204
 800c2d4:	f854 2b04 	ldr.w	r2, [r4], #4
 800c2d8:	9201      	str	r2, [sp, #4]
 800c2da:	f8ad 101c 	strh.w	r1, [sp, #28]
 800c2de:	9004      	str	r0, [sp, #16]
 800c2e0:	9008      	str	r0, [sp, #32]
 800c2e2:	f7f3 ff9f 	bl	8000224 <strlen>
 800c2e6:	4b0c      	ldr	r3, [pc, #48]	; (800c318 <siscanf+0x50>)
 800c2e8:	9005      	str	r0, [sp, #20]
 800c2ea:	9009      	str	r0, [sp, #36]	; 0x24
 800c2ec:	930d      	str	r3, [sp, #52]	; 0x34
 800c2ee:	480b      	ldr	r0, [pc, #44]	; (800c31c <siscanf+0x54>)
 800c2f0:	9a01      	ldr	r2, [sp, #4]
 800c2f2:	6800      	ldr	r0, [r0, #0]
 800c2f4:	9403      	str	r4, [sp, #12]
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	9311      	str	r3, [sp, #68]	; 0x44
 800c2fa:	9316      	str	r3, [sp, #88]	; 0x58
 800c2fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c300:	f8ad 301e 	strh.w	r3, [sp, #30]
 800c304:	a904      	add	r1, sp, #16
 800c306:	4623      	mov	r3, r4
 800c308:	f000 fc9a 	bl	800cc40 <__ssvfiscanf_r>
 800c30c:	b01f      	add	sp, #124	; 0x7c
 800c30e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c312:	b003      	add	sp, #12
 800c314:	4770      	bx	lr
 800c316:	bf00      	nop
 800c318:	0800c343 	.word	0x0800c343
 800c31c:	20000158 	.word	0x20000158

0800c320 <__sread>:
 800c320:	b510      	push	{r4, lr}
 800c322:	460c      	mov	r4, r1
 800c324:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c328:	f000 ff54 	bl	800d1d4 <_read_r>
 800c32c:	2800      	cmp	r0, #0
 800c32e:	bfab      	itete	ge
 800c330:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c332:	89a3      	ldrhlt	r3, [r4, #12]
 800c334:	181b      	addge	r3, r3, r0
 800c336:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c33a:	bfac      	ite	ge
 800c33c:	6563      	strge	r3, [r4, #84]	; 0x54
 800c33e:	81a3      	strhlt	r3, [r4, #12]
 800c340:	bd10      	pop	{r4, pc}

0800c342 <__seofread>:
 800c342:	2000      	movs	r0, #0
 800c344:	4770      	bx	lr

0800c346 <__swrite>:
 800c346:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c34a:	461f      	mov	r7, r3
 800c34c:	898b      	ldrh	r3, [r1, #12]
 800c34e:	05db      	lsls	r3, r3, #23
 800c350:	4605      	mov	r5, r0
 800c352:	460c      	mov	r4, r1
 800c354:	4616      	mov	r6, r2
 800c356:	d505      	bpl.n	800c364 <__swrite+0x1e>
 800c358:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c35c:	2302      	movs	r3, #2
 800c35e:	2200      	movs	r2, #0
 800c360:	f000 fb6c 	bl	800ca3c <_lseek_r>
 800c364:	89a3      	ldrh	r3, [r4, #12]
 800c366:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c36a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c36e:	81a3      	strh	r3, [r4, #12]
 800c370:	4632      	mov	r2, r6
 800c372:	463b      	mov	r3, r7
 800c374:	4628      	mov	r0, r5
 800c376:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c37a:	f000 b903 	b.w	800c584 <_write_r>

0800c37e <__sseek>:
 800c37e:	b510      	push	{r4, lr}
 800c380:	460c      	mov	r4, r1
 800c382:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c386:	f000 fb59 	bl	800ca3c <_lseek_r>
 800c38a:	1c43      	adds	r3, r0, #1
 800c38c:	89a3      	ldrh	r3, [r4, #12]
 800c38e:	bf15      	itete	ne
 800c390:	6560      	strne	r0, [r4, #84]	; 0x54
 800c392:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c396:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c39a:	81a3      	strheq	r3, [r4, #12]
 800c39c:	bf18      	it	ne
 800c39e:	81a3      	strhne	r3, [r4, #12]
 800c3a0:	bd10      	pop	{r4, pc}

0800c3a2 <__sclose>:
 800c3a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3a6:	f000 b975 	b.w	800c694 <_close_r>

0800c3aa <strcpy>:
 800c3aa:	4603      	mov	r3, r0
 800c3ac:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c3b0:	f803 2b01 	strb.w	r2, [r3], #1
 800c3b4:	2a00      	cmp	r2, #0
 800c3b6:	d1f9      	bne.n	800c3ac <strcpy+0x2>
 800c3b8:	4770      	bx	lr

0800c3ba <strncmp>:
 800c3ba:	b510      	push	{r4, lr}
 800c3bc:	b17a      	cbz	r2, 800c3de <strncmp+0x24>
 800c3be:	4603      	mov	r3, r0
 800c3c0:	3901      	subs	r1, #1
 800c3c2:	1884      	adds	r4, r0, r2
 800c3c4:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c3c8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c3cc:	4290      	cmp	r0, r2
 800c3ce:	d101      	bne.n	800c3d4 <strncmp+0x1a>
 800c3d0:	42a3      	cmp	r3, r4
 800c3d2:	d101      	bne.n	800c3d8 <strncmp+0x1e>
 800c3d4:	1a80      	subs	r0, r0, r2
 800c3d6:	bd10      	pop	{r4, pc}
 800c3d8:	2800      	cmp	r0, #0
 800c3da:	d1f3      	bne.n	800c3c4 <strncmp+0xa>
 800c3dc:	e7fa      	b.n	800c3d4 <strncmp+0x1a>
 800c3de:	4610      	mov	r0, r2
 800c3e0:	e7f9      	b.n	800c3d6 <strncmp+0x1c>
	...

0800c3e4 <_strtoul_l.constprop.0>:
 800c3e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c3e8:	4f36      	ldr	r7, [pc, #216]	; (800c4c4 <_strtoul_l.constprop.0+0xe0>)
 800c3ea:	4686      	mov	lr, r0
 800c3ec:	460d      	mov	r5, r1
 800c3ee:	4628      	mov	r0, r5
 800c3f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c3f4:	5de6      	ldrb	r6, [r4, r7]
 800c3f6:	f016 0608 	ands.w	r6, r6, #8
 800c3fa:	d1f8      	bne.n	800c3ee <_strtoul_l.constprop.0+0xa>
 800c3fc:	2c2d      	cmp	r4, #45	; 0x2d
 800c3fe:	d12f      	bne.n	800c460 <_strtoul_l.constprop.0+0x7c>
 800c400:	782c      	ldrb	r4, [r5, #0]
 800c402:	2601      	movs	r6, #1
 800c404:	1c85      	adds	r5, r0, #2
 800c406:	2b00      	cmp	r3, #0
 800c408:	d057      	beq.n	800c4ba <_strtoul_l.constprop.0+0xd6>
 800c40a:	2b10      	cmp	r3, #16
 800c40c:	d109      	bne.n	800c422 <_strtoul_l.constprop.0+0x3e>
 800c40e:	2c30      	cmp	r4, #48	; 0x30
 800c410:	d107      	bne.n	800c422 <_strtoul_l.constprop.0+0x3e>
 800c412:	7828      	ldrb	r0, [r5, #0]
 800c414:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800c418:	2858      	cmp	r0, #88	; 0x58
 800c41a:	d149      	bne.n	800c4b0 <_strtoul_l.constprop.0+0xcc>
 800c41c:	786c      	ldrb	r4, [r5, #1]
 800c41e:	2310      	movs	r3, #16
 800c420:	3502      	adds	r5, #2
 800c422:	f04f 38ff 	mov.w	r8, #4294967295
 800c426:	2700      	movs	r7, #0
 800c428:	fbb8 f8f3 	udiv	r8, r8, r3
 800c42c:	fb03 f908 	mul.w	r9, r3, r8
 800c430:	ea6f 0909 	mvn.w	r9, r9
 800c434:	4638      	mov	r0, r7
 800c436:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800c43a:	f1bc 0f09 	cmp.w	ip, #9
 800c43e:	d814      	bhi.n	800c46a <_strtoul_l.constprop.0+0x86>
 800c440:	4664      	mov	r4, ip
 800c442:	42a3      	cmp	r3, r4
 800c444:	dd22      	ble.n	800c48c <_strtoul_l.constprop.0+0xa8>
 800c446:	2f00      	cmp	r7, #0
 800c448:	db1d      	blt.n	800c486 <_strtoul_l.constprop.0+0xa2>
 800c44a:	4580      	cmp	r8, r0
 800c44c:	d31b      	bcc.n	800c486 <_strtoul_l.constprop.0+0xa2>
 800c44e:	d101      	bne.n	800c454 <_strtoul_l.constprop.0+0x70>
 800c450:	45a1      	cmp	r9, r4
 800c452:	db18      	blt.n	800c486 <_strtoul_l.constprop.0+0xa2>
 800c454:	fb00 4003 	mla	r0, r0, r3, r4
 800c458:	2701      	movs	r7, #1
 800c45a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c45e:	e7ea      	b.n	800c436 <_strtoul_l.constprop.0+0x52>
 800c460:	2c2b      	cmp	r4, #43	; 0x2b
 800c462:	bf04      	itt	eq
 800c464:	782c      	ldrbeq	r4, [r5, #0]
 800c466:	1c85      	addeq	r5, r0, #2
 800c468:	e7cd      	b.n	800c406 <_strtoul_l.constprop.0+0x22>
 800c46a:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800c46e:	f1bc 0f19 	cmp.w	ip, #25
 800c472:	d801      	bhi.n	800c478 <_strtoul_l.constprop.0+0x94>
 800c474:	3c37      	subs	r4, #55	; 0x37
 800c476:	e7e4      	b.n	800c442 <_strtoul_l.constprop.0+0x5e>
 800c478:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800c47c:	f1bc 0f19 	cmp.w	ip, #25
 800c480:	d804      	bhi.n	800c48c <_strtoul_l.constprop.0+0xa8>
 800c482:	3c57      	subs	r4, #87	; 0x57
 800c484:	e7dd      	b.n	800c442 <_strtoul_l.constprop.0+0x5e>
 800c486:	f04f 37ff 	mov.w	r7, #4294967295
 800c48a:	e7e6      	b.n	800c45a <_strtoul_l.constprop.0+0x76>
 800c48c:	2f00      	cmp	r7, #0
 800c48e:	da07      	bge.n	800c4a0 <_strtoul_l.constprop.0+0xbc>
 800c490:	2322      	movs	r3, #34	; 0x22
 800c492:	f8ce 3000 	str.w	r3, [lr]
 800c496:	f04f 30ff 	mov.w	r0, #4294967295
 800c49a:	b932      	cbnz	r2, 800c4aa <_strtoul_l.constprop.0+0xc6>
 800c49c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c4a0:	b106      	cbz	r6, 800c4a4 <_strtoul_l.constprop.0+0xc0>
 800c4a2:	4240      	negs	r0, r0
 800c4a4:	2a00      	cmp	r2, #0
 800c4a6:	d0f9      	beq.n	800c49c <_strtoul_l.constprop.0+0xb8>
 800c4a8:	b107      	cbz	r7, 800c4ac <_strtoul_l.constprop.0+0xc8>
 800c4aa:	1e69      	subs	r1, r5, #1
 800c4ac:	6011      	str	r1, [r2, #0]
 800c4ae:	e7f5      	b.n	800c49c <_strtoul_l.constprop.0+0xb8>
 800c4b0:	2430      	movs	r4, #48	; 0x30
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d1b5      	bne.n	800c422 <_strtoul_l.constprop.0+0x3e>
 800c4b6:	2308      	movs	r3, #8
 800c4b8:	e7b3      	b.n	800c422 <_strtoul_l.constprop.0+0x3e>
 800c4ba:	2c30      	cmp	r4, #48	; 0x30
 800c4bc:	d0a9      	beq.n	800c412 <_strtoul_l.constprop.0+0x2e>
 800c4be:	230a      	movs	r3, #10
 800c4c0:	e7af      	b.n	800c422 <_strtoul_l.constprop.0+0x3e>
 800c4c2:	bf00      	nop
 800c4c4:	0800d680 	.word	0x0800d680

0800c4c8 <_strtoul_r>:
 800c4c8:	f7ff bf8c 	b.w	800c3e4 <_strtoul_l.constprop.0>

0800c4cc <strtoul>:
 800c4cc:	4613      	mov	r3, r2
 800c4ce:	460a      	mov	r2, r1
 800c4d0:	4601      	mov	r1, r0
 800c4d2:	4802      	ldr	r0, [pc, #8]	; (800c4dc <strtoul+0x10>)
 800c4d4:	6800      	ldr	r0, [r0, #0]
 800c4d6:	f7ff bf85 	b.w	800c3e4 <_strtoul_l.constprop.0>
 800c4da:	bf00      	nop
 800c4dc:	20000158 	.word	0x20000158

0800c4e0 <__swbuf_r>:
 800c4e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4e2:	460e      	mov	r6, r1
 800c4e4:	4614      	mov	r4, r2
 800c4e6:	4605      	mov	r5, r0
 800c4e8:	b118      	cbz	r0, 800c4f2 <__swbuf_r+0x12>
 800c4ea:	6983      	ldr	r3, [r0, #24]
 800c4ec:	b90b      	cbnz	r3, 800c4f2 <__swbuf_r+0x12>
 800c4ee:	f000 fa07 	bl	800c900 <__sinit>
 800c4f2:	4b21      	ldr	r3, [pc, #132]	; (800c578 <__swbuf_r+0x98>)
 800c4f4:	429c      	cmp	r4, r3
 800c4f6:	d12b      	bne.n	800c550 <__swbuf_r+0x70>
 800c4f8:	686c      	ldr	r4, [r5, #4]
 800c4fa:	69a3      	ldr	r3, [r4, #24]
 800c4fc:	60a3      	str	r3, [r4, #8]
 800c4fe:	89a3      	ldrh	r3, [r4, #12]
 800c500:	071a      	lsls	r2, r3, #28
 800c502:	d52f      	bpl.n	800c564 <__swbuf_r+0x84>
 800c504:	6923      	ldr	r3, [r4, #16]
 800c506:	b36b      	cbz	r3, 800c564 <__swbuf_r+0x84>
 800c508:	6923      	ldr	r3, [r4, #16]
 800c50a:	6820      	ldr	r0, [r4, #0]
 800c50c:	1ac0      	subs	r0, r0, r3
 800c50e:	6963      	ldr	r3, [r4, #20]
 800c510:	b2f6      	uxtb	r6, r6
 800c512:	4283      	cmp	r3, r0
 800c514:	4637      	mov	r7, r6
 800c516:	dc04      	bgt.n	800c522 <__swbuf_r+0x42>
 800c518:	4621      	mov	r1, r4
 800c51a:	4628      	mov	r0, r5
 800c51c:	f000 f95c 	bl	800c7d8 <_fflush_r>
 800c520:	bb30      	cbnz	r0, 800c570 <__swbuf_r+0x90>
 800c522:	68a3      	ldr	r3, [r4, #8]
 800c524:	3b01      	subs	r3, #1
 800c526:	60a3      	str	r3, [r4, #8]
 800c528:	6823      	ldr	r3, [r4, #0]
 800c52a:	1c5a      	adds	r2, r3, #1
 800c52c:	6022      	str	r2, [r4, #0]
 800c52e:	701e      	strb	r6, [r3, #0]
 800c530:	6963      	ldr	r3, [r4, #20]
 800c532:	3001      	adds	r0, #1
 800c534:	4283      	cmp	r3, r0
 800c536:	d004      	beq.n	800c542 <__swbuf_r+0x62>
 800c538:	89a3      	ldrh	r3, [r4, #12]
 800c53a:	07db      	lsls	r3, r3, #31
 800c53c:	d506      	bpl.n	800c54c <__swbuf_r+0x6c>
 800c53e:	2e0a      	cmp	r6, #10
 800c540:	d104      	bne.n	800c54c <__swbuf_r+0x6c>
 800c542:	4621      	mov	r1, r4
 800c544:	4628      	mov	r0, r5
 800c546:	f000 f947 	bl	800c7d8 <_fflush_r>
 800c54a:	b988      	cbnz	r0, 800c570 <__swbuf_r+0x90>
 800c54c:	4638      	mov	r0, r7
 800c54e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c550:	4b0a      	ldr	r3, [pc, #40]	; (800c57c <__swbuf_r+0x9c>)
 800c552:	429c      	cmp	r4, r3
 800c554:	d101      	bne.n	800c55a <__swbuf_r+0x7a>
 800c556:	68ac      	ldr	r4, [r5, #8]
 800c558:	e7cf      	b.n	800c4fa <__swbuf_r+0x1a>
 800c55a:	4b09      	ldr	r3, [pc, #36]	; (800c580 <__swbuf_r+0xa0>)
 800c55c:	429c      	cmp	r4, r3
 800c55e:	bf08      	it	eq
 800c560:	68ec      	ldreq	r4, [r5, #12]
 800c562:	e7ca      	b.n	800c4fa <__swbuf_r+0x1a>
 800c564:	4621      	mov	r1, r4
 800c566:	4628      	mov	r0, r5
 800c568:	f000 f81e 	bl	800c5a8 <__swsetup_r>
 800c56c:	2800      	cmp	r0, #0
 800c56e:	d0cb      	beq.n	800c508 <__swbuf_r+0x28>
 800c570:	f04f 37ff 	mov.w	r7, #4294967295
 800c574:	e7ea      	b.n	800c54c <__swbuf_r+0x6c>
 800c576:	bf00      	nop
 800c578:	0800d7a0 	.word	0x0800d7a0
 800c57c:	0800d7c0 	.word	0x0800d7c0
 800c580:	0800d780 	.word	0x0800d780

0800c584 <_write_r>:
 800c584:	b538      	push	{r3, r4, r5, lr}
 800c586:	4d07      	ldr	r5, [pc, #28]	; (800c5a4 <_write_r+0x20>)
 800c588:	4604      	mov	r4, r0
 800c58a:	4608      	mov	r0, r1
 800c58c:	4611      	mov	r1, r2
 800c58e:	2200      	movs	r2, #0
 800c590:	602a      	str	r2, [r5, #0]
 800c592:	461a      	mov	r2, r3
 800c594:	f7f7 ffcd 	bl	8004532 <_write>
 800c598:	1c43      	adds	r3, r0, #1
 800c59a:	d102      	bne.n	800c5a2 <_write_r+0x1e>
 800c59c:	682b      	ldr	r3, [r5, #0]
 800c59e:	b103      	cbz	r3, 800c5a2 <_write_r+0x1e>
 800c5a0:	6023      	str	r3, [r4, #0]
 800c5a2:	bd38      	pop	{r3, r4, r5, pc}
 800c5a4:	200012bc 	.word	0x200012bc

0800c5a8 <__swsetup_r>:
 800c5a8:	4b32      	ldr	r3, [pc, #200]	; (800c674 <__swsetup_r+0xcc>)
 800c5aa:	b570      	push	{r4, r5, r6, lr}
 800c5ac:	681d      	ldr	r5, [r3, #0]
 800c5ae:	4606      	mov	r6, r0
 800c5b0:	460c      	mov	r4, r1
 800c5b2:	b125      	cbz	r5, 800c5be <__swsetup_r+0x16>
 800c5b4:	69ab      	ldr	r3, [r5, #24]
 800c5b6:	b913      	cbnz	r3, 800c5be <__swsetup_r+0x16>
 800c5b8:	4628      	mov	r0, r5
 800c5ba:	f000 f9a1 	bl	800c900 <__sinit>
 800c5be:	4b2e      	ldr	r3, [pc, #184]	; (800c678 <__swsetup_r+0xd0>)
 800c5c0:	429c      	cmp	r4, r3
 800c5c2:	d10f      	bne.n	800c5e4 <__swsetup_r+0x3c>
 800c5c4:	686c      	ldr	r4, [r5, #4]
 800c5c6:	89a3      	ldrh	r3, [r4, #12]
 800c5c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c5cc:	0719      	lsls	r1, r3, #28
 800c5ce:	d42c      	bmi.n	800c62a <__swsetup_r+0x82>
 800c5d0:	06dd      	lsls	r5, r3, #27
 800c5d2:	d411      	bmi.n	800c5f8 <__swsetup_r+0x50>
 800c5d4:	2309      	movs	r3, #9
 800c5d6:	6033      	str	r3, [r6, #0]
 800c5d8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c5dc:	81a3      	strh	r3, [r4, #12]
 800c5de:	f04f 30ff 	mov.w	r0, #4294967295
 800c5e2:	e03e      	b.n	800c662 <__swsetup_r+0xba>
 800c5e4:	4b25      	ldr	r3, [pc, #148]	; (800c67c <__swsetup_r+0xd4>)
 800c5e6:	429c      	cmp	r4, r3
 800c5e8:	d101      	bne.n	800c5ee <__swsetup_r+0x46>
 800c5ea:	68ac      	ldr	r4, [r5, #8]
 800c5ec:	e7eb      	b.n	800c5c6 <__swsetup_r+0x1e>
 800c5ee:	4b24      	ldr	r3, [pc, #144]	; (800c680 <__swsetup_r+0xd8>)
 800c5f0:	429c      	cmp	r4, r3
 800c5f2:	bf08      	it	eq
 800c5f4:	68ec      	ldreq	r4, [r5, #12]
 800c5f6:	e7e6      	b.n	800c5c6 <__swsetup_r+0x1e>
 800c5f8:	0758      	lsls	r0, r3, #29
 800c5fa:	d512      	bpl.n	800c622 <__swsetup_r+0x7a>
 800c5fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c5fe:	b141      	cbz	r1, 800c612 <__swsetup_r+0x6a>
 800c600:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c604:	4299      	cmp	r1, r3
 800c606:	d002      	beq.n	800c60e <__swsetup_r+0x66>
 800c608:	4630      	mov	r0, r6
 800c60a:	f7fe ff0d 	bl	800b428 <_free_r>
 800c60e:	2300      	movs	r3, #0
 800c610:	6363      	str	r3, [r4, #52]	; 0x34
 800c612:	89a3      	ldrh	r3, [r4, #12]
 800c614:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c618:	81a3      	strh	r3, [r4, #12]
 800c61a:	2300      	movs	r3, #0
 800c61c:	6063      	str	r3, [r4, #4]
 800c61e:	6923      	ldr	r3, [r4, #16]
 800c620:	6023      	str	r3, [r4, #0]
 800c622:	89a3      	ldrh	r3, [r4, #12]
 800c624:	f043 0308 	orr.w	r3, r3, #8
 800c628:	81a3      	strh	r3, [r4, #12]
 800c62a:	6923      	ldr	r3, [r4, #16]
 800c62c:	b94b      	cbnz	r3, 800c642 <__swsetup_r+0x9a>
 800c62e:	89a3      	ldrh	r3, [r4, #12]
 800c630:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c634:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c638:	d003      	beq.n	800c642 <__swsetup_r+0x9a>
 800c63a:	4621      	mov	r1, r4
 800c63c:	4630      	mov	r0, r6
 800c63e:	f000 fa35 	bl	800caac <__smakebuf_r>
 800c642:	89a0      	ldrh	r0, [r4, #12]
 800c644:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c648:	f010 0301 	ands.w	r3, r0, #1
 800c64c:	d00a      	beq.n	800c664 <__swsetup_r+0xbc>
 800c64e:	2300      	movs	r3, #0
 800c650:	60a3      	str	r3, [r4, #8]
 800c652:	6963      	ldr	r3, [r4, #20]
 800c654:	425b      	negs	r3, r3
 800c656:	61a3      	str	r3, [r4, #24]
 800c658:	6923      	ldr	r3, [r4, #16]
 800c65a:	b943      	cbnz	r3, 800c66e <__swsetup_r+0xc6>
 800c65c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c660:	d1ba      	bne.n	800c5d8 <__swsetup_r+0x30>
 800c662:	bd70      	pop	{r4, r5, r6, pc}
 800c664:	0781      	lsls	r1, r0, #30
 800c666:	bf58      	it	pl
 800c668:	6963      	ldrpl	r3, [r4, #20]
 800c66a:	60a3      	str	r3, [r4, #8]
 800c66c:	e7f4      	b.n	800c658 <__swsetup_r+0xb0>
 800c66e:	2000      	movs	r0, #0
 800c670:	e7f7      	b.n	800c662 <__swsetup_r+0xba>
 800c672:	bf00      	nop
 800c674:	20000158 	.word	0x20000158
 800c678:	0800d7a0 	.word	0x0800d7a0
 800c67c:	0800d7c0 	.word	0x0800d7c0
 800c680:	0800d780 	.word	0x0800d780

0800c684 <abort>:
 800c684:	b508      	push	{r3, lr}
 800c686:	2006      	movs	r0, #6
 800c688:	f000 fe16 	bl	800d2b8 <raise>
 800c68c:	2001      	movs	r0, #1
 800c68e:	f7f7 ff29 	bl	80044e4 <_exit>
	...

0800c694 <_close_r>:
 800c694:	b538      	push	{r3, r4, r5, lr}
 800c696:	4d06      	ldr	r5, [pc, #24]	; (800c6b0 <_close_r+0x1c>)
 800c698:	2300      	movs	r3, #0
 800c69a:	4604      	mov	r4, r0
 800c69c:	4608      	mov	r0, r1
 800c69e:	602b      	str	r3, [r5, #0]
 800c6a0:	f7f7 ff63 	bl	800456a <_close>
 800c6a4:	1c43      	adds	r3, r0, #1
 800c6a6:	d102      	bne.n	800c6ae <_close_r+0x1a>
 800c6a8:	682b      	ldr	r3, [r5, #0]
 800c6aa:	b103      	cbz	r3, 800c6ae <_close_r+0x1a>
 800c6ac:	6023      	str	r3, [r4, #0]
 800c6ae:	bd38      	pop	{r3, r4, r5, pc}
 800c6b0:	200012bc 	.word	0x200012bc

0800c6b4 <__env_lock>:
 800c6b4:	4801      	ldr	r0, [pc, #4]	; (800c6bc <__env_lock+0x8>)
 800c6b6:	f7ff bb09 	b.w	800bccc <__retarget_lock_acquire_recursive>
 800c6ba:	bf00      	nop
 800c6bc:	200012b4 	.word	0x200012b4

0800c6c0 <__env_unlock>:
 800c6c0:	4801      	ldr	r0, [pc, #4]	; (800c6c8 <__env_unlock+0x8>)
 800c6c2:	f7ff bb05 	b.w	800bcd0 <__retarget_lock_release_recursive>
 800c6c6:	bf00      	nop
 800c6c8:	200012b4 	.word	0x200012b4

0800c6cc <__sflush_r>:
 800c6cc:	898a      	ldrh	r2, [r1, #12]
 800c6ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6d2:	4605      	mov	r5, r0
 800c6d4:	0710      	lsls	r0, r2, #28
 800c6d6:	460c      	mov	r4, r1
 800c6d8:	d458      	bmi.n	800c78c <__sflush_r+0xc0>
 800c6da:	684b      	ldr	r3, [r1, #4]
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	dc05      	bgt.n	800c6ec <__sflush_r+0x20>
 800c6e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	dc02      	bgt.n	800c6ec <__sflush_r+0x20>
 800c6e6:	2000      	movs	r0, #0
 800c6e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c6ee:	2e00      	cmp	r6, #0
 800c6f0:	d0f9      	beq.n	800c6e6 <__sflush_r+0x1a>
 800c6f2:	2300      	movs	r3, #0
 800c6f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c6f8:	682f      	ldr	r7, [r5, #0]
 800c6fa:	602b      	str	r3, [r5, #0]
 800c6fc:	d032      	beq.n	800c764 <__sflush_r+0x98>
 800c6fe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c700:	89a3      	ldrh	r3, [r4, #12]
 800c702:	075a      	lsls	r2, r3, #29
 800c704:	d505      	bpl.n	800c712 <__sflush_r+0x46>
 800c706:	6863      	ldr	r3, [r4, #4]
 800c708:	1ac0      	subs	r0, r0, r3
 800c70a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c70c:	b10b      	cbz	r3, 800c712 <__sflush_r+0x46>
 800c70e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c710:	1ac0      	subs	r0, r0, r3
 800c712:	2300      	movs	r3, #0
 800c714:	4602      	mov	r2, r0
 800c716:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c718:	6a21      	ldr	r1, [r4, #32]
 800c71a:	4628      	mov	r0, r5
 800c71c:	47b0      	blx	r6
 800c71e:	1c43      	adds	r3, r0, #1
 800c720:	89a3      	ldrh	r3, [r4, #12]
 800c722:	d106      	bne.n	800c732 <__sflush_r+0x66>
 800c724:	6829      	ldr	r1, [r5, #0]
 800c726:	291d      	cmp	r1, #29
 800c728:	d82c      	bhi.n	800c784 <__sflush_r+0xb8>
 800c72a:	4a2a      	ldr	r2, [pc, #168]	; (800c7d4 <__sflush_r+0x108>)
 800c72c:	40ca      	lsrs	r2, r1
 800c72e:	07d6      	lsls	r6, r2, #31
 800c730:	d528      	bpl.n	800c784 <__sflush_r+0xb8>
 800c732:	2200      	movs	r2, #0
 800c734:	6062      	str	r2, [r4, #4]
 800c736:	04d9      	lsls	r1, r3, #19
 800c738:	6922      	ldr	r2, [r4, #16]
 800c73a:	6022      	str	r2, [r4, #0]
 800c73c:	d504      	bpl.n	800c748 <__sflush_r+0x7c>
 800c73e:	1c42      	adds	r2, r0, #1
 800c740:	d101      	bne.n	800c746 <__sflush_r+0x7a>
 800c742:	682b      	ldr	r3, [r5, #0]
 800c744:	b903      	cbnz	r3, 800c748 <__sflush_r+0x7c>
 800c746:	6560      	str	r0, [r4, #84]	; 0x54
 800c748:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c74a:	602f      	str	r7, [r5, #0]
 800c74c:	2900      	cmp	r1, #0
 800c74e:	d0ca      	beq.n	800c6e6 <__sflush_r+0x1a>
 800c750:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c754:	4299      	cmp	r1, r3
 800c756:	d002      	beq.n	800c75e <__sflush_r+0x92>
 800c758:	4628      	mov	r0, r5
 800c75a:	f7fe fe65 	bl	800b428 <_free_r>
 800c75e:	2000      	movs	r0, #0
 800c760:	6360      	str	r0, [r4, #52]	; 0x34
 800c762:	e7c1      	b.n	800c6e8 <__sflush_r+0x1c>
 800c764:	6a21      	ldr	r1, [r4, #32]
 800c766:	2301      	movs	r3, #1
 800c768:	4628      	mov	r0, r5
 800c76a:	47b0      	blx	r6
 800c76c:	1c41      	adds	r1, r0, #1
 800c76e:	d1c7      	bne.n	800c700 <__sflush_r+0x34>
 800c770:	682b      	ldr	r3, [r5, #0]
 800c772:	2b00      	cmp	r3, #0
 800c774:	d0c4      	beq.n	800c700 <__sflush_r+0x34>
 800c776:	2b1d      	cmp	r3, #29
 800c778:	d001      	beq.n	800c77e <__sflush_r+0xb2>
 800c77a:	2b16      	cmp	r3, #22
 800c77c:	d101      	bne.n	800c782 <__sflush_r+0xb6>
 800c77e:	602f      	str	r7, [r5, #0]
 800c780:	e7b1      	b.n	800c6e6 <__sflush_r+0x1a>
 800c782:	89a3      	ldrh	r3, [r4, #12]
 800c784:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c788:	81a3      	strh	r3, [r4, #12]
 800c78a:	e7ad      	b.n	800c6e8 <__sflush_r+0x1c>
 800c78c:	690f      	ldr	r7, [r1, #16]
 800c78e:	2f00      	cmp	r7, #0
 800c790:	d0a9      	beq.n	800c6e6 <__sflush_r+0x1a>
 800c792:	0793      	lsls	r3, r2, #30
 800c794:	680e      	ldr	r6, [r1, #0]
 800c796:	bf08      	it	eq
 800c798:	694b      	ldreq	r3, [r1, #20]
 800c79a:	600f      	str	r7, [r1, #0]
 800c79c:	bf18      	it	ne
 800c79e:	2300      	movne	r3, #0
 800c7a0:	eba6 0807 	sub.w	r8, r6, r7
 800c7a4:	608b      	str	r3, [r1, #8]
 800c7a6:	f1b8 0f00 	cmp.w	r8, #0
 800c7aa:	dd9c      	ble.n	800c6e6 <__sflush_r+0x1a>
 800c7ac:	6a21      	ldr	r1, [r4, #32]
 800c7ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c7b0:	4643      	mov	r3, r8
 800c7b2:	463a      	mov	r2, r7
 800c7b4:	4628      	mov	r0, r5
 800c7b6:	47b0      	blx	r6
 800c7b8:	2800      	cmp	r0, #0
 800c7ba:	dc06      	bgt.n	800c7ca <__sflush_r+0xfe>
 800c7bc:	89a3      	ldrh	r3, [r4, #12]
 800c7be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c7c2:	81a3      	strh	r3, [r4, #12]
 800c7c4:	f04f 30ff 	mov.w	r0, #4294967295
 800c7c8:	e78e      	b.n	800c6e8 <__sflush_r+0x1c>
 800c7ca:	4407      	add	r7, r0
 800c7cc:	eba8 0800 	sub.w	r8, r8, r0
 800c7d0:	e7e9      	b.n	800c7a6 <__sflush_r+0xda>
 800c7d2:	bf00      	nop
 800c7d4:	20400001 	.word	0x20400001

0800c7d8 <_fflush_r>:
 800c7d8:	b538      	push	{r3, r4, r5, lr}
 800c7da:	690b      	ldr	r3, [r1, #16]
 800c7dc:	4605      	mov	r5, r0
 800c7de:	460c      	mov	r4, r1
 800c7e0:	b913      	cbnz	r3, 800c7e8 <_fflush_r+0x10>
 800c7e2:	2500      	movs	r5, #0
 800c7e4:	4628      	mov	r0, r5
 800c7e6:	bd38      	pop	{r3, r4, r5, pc}
 800c7e8:	b118      	cbz	r0, 800c7f2 <_fflush_r+0x1a>
 800c7ea:	6983      	ldr	r3, [r0, #24]
 800c7ec:	b90b      	cbnz	r3, 800c7f2 <_fflush_r+0x1a>
 800c7ee:	f000 f887 	bl	800c900 <__sinit>
 800c7f2:	4b14      	ldr	r3, [pc, #80]	; (800c844 <_fflush_r+0x6c>)
 800c7f4:	429c      	cmp	r4, r3
 800c7f6:	d11b      	bne.n	800c830 <_fflush_r+0x58>
 800c7f8:	686c      	ldr	r4, [r5, #4]
 800c7fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d0ef      	beq.n	800c7e2 <_fflush_r+0xa>
 800c802:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c804:	07d0      	lsls	r0, r2, #31
 800c806:	d404      	bmi.n	800c812 <_fflush_r+0x3a>
 800c808:	0599      	lsls	r1, r3, #22
 800c80a:	d402      	bmi.n	800c812 <_fflush_r+0x3a>
 800c80c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c80e:	f7ff fa5d 	bl	800bccc <__retarget_lock_acquire_recursive>
 800c812:	4628      	mov	r0, r5
 800c814:	4621      	mov	r1, r4
 800c816:	f7ff ff59 	bl	800c6cc <__sflush_r>
 800c81a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c81c:	07da      	lsls	r2, r3, #31
 800c81e:	4605      	mov	r5, r0
 800c820:	d4e0      	bmi.n	800c7e4 <_fflush_r+0xc>
 800c822:	89a3      	ldrh	r3, [r4, #12]
 800c824:	059b      	lsls	r3, r3, #22
 800c826:	d4dd      	bmi.n	800c7e4 <_fflush_r+0xc>
 800c828:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c82a:	f7ff fa51 	bl	800bcd0 <__retarget_lock_release_recursive>
 800c82e:	e7d9      	b.n	800c7e4 <_fflush_r+0xc>
 800c830:	4b05      	ldr	r3, [pc, #20]	; (800c848 <_fflush_r+0x70>)
 800c832:	429c      	cmp	r4, r3
 800c834:	d101      	bne.n	800c83a <_fflush_r+0x62>
 800c836:	68ac      	ldr	r4, [r5, #8]
 800c838:	e7df      	b.n	800c7fa <_fflush_r+0x22>
 800c83a:	4b04      	ldr	r3, [pc, #16]	; (800c84c <_fflush_r+0x74>)
 800c83c:	429c      	cmp	r4, r3
 800c83e:	bf08      	it	eq
 800c840:	68ec      	ldreq	r4, [r5, #12]
 800c842:	e7da      	b.n	800c7fa <_fflush_r+0x22>
 800c844:	0800d7a0 	.word	0x0800d7a0
 800c848:	0800d7c0 	.word	0x0800d7c0
 800c84c:	0800d780 	.word	0x0800d780

0800c850 <std>:
 800c850:	2300      	movs	r3, #0
 800c852:	b510      	push	{r4, lr}
 800c854:	4604      	mov	r4, r0
 800c856:	e9c0 3300 	strd	r3, r3, [r0]
 800c85a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c85e:	6083      	str	r3, [r0, #8]
 800c860:	8181      	strh	r1, [r0, #12]
 800c862:	6643      	str	r3, [r0, #100]	; 0x64
 800c864:	81c2      	strh	r2, [r0, #14]
 800c866:	6183      	str	r3, [r0, #24]
 800c868:	4619      	mov	r1, r3
 800c86a:	2208      	movs	r2, #8
 800c86c:	305c      	adds	r0, #92	; 0x5c
 800c86e:	f7fe fdd3 	bl	800b418 <memset>
 800c872:	4b05      	ldr	r3, [pc, #20]	; (800c888 <std+0x38>)
 800c874:	6263      	str	r3, [r4, #36]	; 0x24
 800c876:	4b05      	ldr	r3, [pc, #20]	; (800c88c <std+0x3c>)
 800c878:	62a3      	str	r3, [r4, #40]	; 0x28
 800c87a:	4b05      	ldr	r3, [pc, #20]	; (800c890 <std+0x40>)
 800c87c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c87e:	4b05      	ldr	r3, [pc, #20]	; (800c894 <std+0x44>)
 800c880:	6224      	str	r4, [r4, #32]
 800c882:	6323      	str	r3, [r4, #48]	; 0x30
 800c884:	bd10      	pop	{r4, pc}
 800c886:	bf00      	nop
 800c888:	0800c321 	.word	0x0800c321
 800c88c:	0800c347 	.word	0x0800c347
 800c890:	0800c37f 	.word	0x0800c37f
 800c894:	0800c3a3 	.word	0x0800c3a3

0800c898 <_cleanup_r>:
 800c898:	4901      	ldr	r1, [pc, #4]	; (800c8a0 <_cleanup_r+0x8>)
 800c89a:	f000 b8af 	b.w	800c9fc <_fwalk_reent>
 800c89e:	bf00      	nop
 800c8a0:	0800c7d9 	.word	0x0800c7d9

0800c8a4 <__sfmoreglue>:
 800c8a4:	b570      	push	{r4, r5, r6, lr}
 800c8a6:	2268      	movs	r2, #104	; 0x68
 800c8a8:	1e4d      	subs	r5, r1, #1
 800c8aa:	4355      	muls	r5, r2
 800c8ac:	460e      	mov	r6, r1
 800c8ae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c8b2:	f7fe fe25 	bl	800b500 <_malloc_r>
 800c8b6:	4604      	mov	r4, r0
 800c8b8:	b140      	cbz	r0, 800c8cc <__sfmoreglue+0x28>
 800c8ba:	2100      	movs	r1, #0
 800c8bc:	e9c0 1600 	strd	r1, r6, [r0]
 800c8c0:	300c      	adds	r0, #12
 800c8c2:	60a0      	str	r0, [r4, #8]
 800c8c4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c8c8:	f7fe fda6 	bl	800b418 <memset>
 800c8cc:	4620      	mov	r0, r4
 800c8ce:	bd70      	pop	{r4, r5, r6, pc}

0800c8d0 <__sfp_lock_acquire>:
 800c8d0:	4801      	ldr	r0, [pc, #4]	; (800c8d8 <__sfp_lock_acquire+0x8>)
 800c8d2:	f7ff b9fb 	b.w	800bccc <__retarget_lock_acquire_recursive>
 800c8d6:	bf00      	nop
 800c8d8:	200012b6 	.word	0x200012b6

0800c8dc <__sfp_lock_release>:
 800c8dc:	4801      	ldr	r0, [pc, #4]	; (800c8e4 <__sfp_lock_release+0x8>)
 800c8de:	f7ff b9f7 	b.w	800bcd0 <__retarget_lock_release_recursive>
 800c8e2:	bf00      	nop
 800c8e4:	200012b6 	.word	0x200012b6

0800c8e8 <__sinit_lock_acquire>:
 800c8e8:	4801      	ldr	r0, [pc, #4]	; (800c8f0 <__sinit_lock_acquire+0x8>)
 800c8ea:	f7ff b9ef 	b.w	800bccc <__retarget_lock_acquire_recursive>
 800c8ee:	bf00      	nop
 800c8f0:	200012b7 	.word	0x200012b7

0800c8f4 <__sinit_lock_release>:
 800c8f4:	4801      	ldr	r0, [pc, #4]	; (800c8fc <__sinit_lock_release+0x8>)
 800c8f6:	f7ff b9eb 	b.w	800bcd0 <__retarget_lock_release_recursive>
 800c8fa:	bf00      	nop
 800c8fc:	200012b7 	.word	0x200012b7

0800c900 <__sinit>:
 800c900:	b510      	push	{r4, lr}
 800c902:	4604      	mov	r4, r0
 800c904:	f7ff fff0 	bl	800c8e8 <__sinit_lock_acquire>
 800c908:	69a3      	ldr	r3, [r4, #24]
 800c90a:	b11b      	cbz	r3, 800c914 <__sinit+0x14>
 800c90c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c910:	f7ff bff0 	b.w	800c8f4 <__sinit_lock_release>
 800c914:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c918:	6523      	str	r3, [r4, #80]	; 0x50
 800c91a:	4b13      	ldr	r3, [pc, #76]	; (800c968 <__sinit+0x68>)
 800c91c:	4a13      	ldr	r2, [pc, #76]	; (800c96c <__sinit+0x6c>)
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	62a2      	str	r2, [r4, #40]	; 0x28
 800c922:	42a3      	cmp	r3, r4
 800c924:	bf04      	itt	eq
 800c926:	2301      	moveq	r3, #1
 800c928:	61a3      	streq	r3, [r4, #24]
 800c92a:	4620      	mov	r0, r4
 800c92c:	f000 f820 	bl	800c970 <__sfp>
 800c930:	6060      	str	r0, [r4, #4]
 800c932:	4620      	mov	r0, r4
 800c934:	f000 f81c 	bl	800c970 <__sfp>
 800c938:	60a0      	str	r0, [r4, #8]
 800c93a:	4620      	mov	r0, r4
 800c93c:	f000 f818 	bl	800c970 <__sfp>
 800c940:	2200      	movs	r2, #0
 800c942:	60e0      	str	r0, [r4, #12]
 800c944:	2104      	movs	r1, #4
 800c946:	6860      	ldr	r0, [r4, #4]
 800c948:	f7ff ff82 	bl	800c850 <std>
 800c94c:	68a0      	ldr	r0, [r4, #8]
 800c94e:	2201      	movs	r2, #1
 800c950:	2109      	movs	r1, #9
 800c952:	f7ff ff7d 	bl	800c850 <std>
 800c956:	68e0      	ldr	r0, [r4, #12]
 800c958:	2202      	movs	r2, #2
 800c95a:	2112      	movs	r1, #18
 800c95c:	f7ff ff78 	bl	800c850 <std>
 800c960:	2301      	movs	r3, #1
 800c962:	61a3      	str	r3, [r4, #24]
 800c964:	e7d2      	b.n	800c90c <__sinit+0xc>
 800c966:	bf00      	nop
 800c968:	0800d4fc 	.word	0x0800d4fc
 800c96c:	0800c899 	.word	0x0800c899

0800c970 <__sfp>:
 800c970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c972:	4607      	mov	r7, r0
 800c974:	f7ff ffac 	bl	800c8d0 <__sfp_lock_acquire>
 800c978:	4b1e      	ldr	r3, [pc, #120]	; (800c9f4 <__sfp+0x84>)
 800c97a:	681e      	ldr	r6, [r3, #0]
 800c97c:	69b3      	ldr	r3, [r6, #24]
 800c97e:	b913      	cbnz	r3, 800c986 <__sfp+0x16>
 800c980:	4630      	mov	r0, r6
 800c982:	f7ff ffbd 	bl	800c900 <__sinit>
 800c986:	3648      	adds	r6, #72	; 0x48
 800c988:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c98c:	3b01      	subs	r3, #1
 800c98e:	d503      	bpl.n	800c998 <__sfp+0x28>
 800c990:	6833      	ldr	r3, [r6, #0]
 800c992:	b30b      	cbz	r3, 800c9d8 <__sfp+0x68>
 800c994:	6836      	ldr	r6, [r6, #0]
 800c996:	e7f7      	b.n	800c988 <__sfp+0x18>
 800c998:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c99c:	b9d5      	cbnz	r5, 800c9d4 <__sfp+0x64>
 800c99e:	4b16      	ldr	r3, [pc, #88]	; (800c9f8 <__sfp+0x88>)
 800c9a0:	60e3      	str	r3, [r4, #12]
 800c9a2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c9a6:	6665      	str	r5, [r4, #100]	; 0x64
 800c9a8:	f7ff f98e 	bl	800bcc8 <__retarget_lock_init_recursive>
 800c9ac:	f7ff ff96 	bl	800c8dc <__sfp_lock_release>
 800c9b0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c9b4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c9b8:	6025      	str	r5, [r4, #0]
 800c9ba:	61a5      	str	r5, [r4, #24]
 800c9bc:	2208      	movs	r2, #8
 800c9be:	4629      	mov	r1, r5
 800c9c0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c9c4:	f7fe fd28 	bl	800b418 <memset>
 800c9c8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c9cc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c9d0:	4620      	mov	r0, r4
 800c9d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c9d4:	3468      	adds	r4, #104	; 0x68
 800c9d6:	e7d9      	b.n	800c98c <__sfp+0x1c>
 800c9d8:	2104      	movs	r1, #4
 800c9da:	4638      	mov	r0, r7
 800c9dc:	f7ff ff62 	bl	800c8a4 <__sfmoreglue>
 800c9e0:	4604      	mov	r4, r0
 800c9e2:	6030      	str	r0, [r6, #0]
 800c9e4:	2800      	cmp	r0, #0
 800c9e6:	d1d5      	bne.n	800c994 <__sfp+0x24>
 800c9e8:	f7ff ff78 	bl	800c8dc <__sfp_lock_release>
 800c9ec:	230c      	movs	r3, #12
 800c9ee:	603b      	str	r3, [r7, #0]
 800c9f0:	e7ee      	b.n	800c9d0 <__sfp+0x60>
 800c9f2:	bf00      	nop
 800c9f4:	0800d4fc 	.word	0x0800d4fc
 800c9f8:	ffff0001 	.word	0xffff0001

0800c9fc <_fwalk_reent>:
 800c9fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca00:	4606      	mov	r6, r0
 800ca02:	4688      	mov	r8, r1
 800ca04:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ca08:	2700      	movs	r7, #0
 800ca0a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ca0e:	f1b9 0901 	subs.w	r9, r9, #1
 800ca12:	d505      	bpl.n	800ca20 <_fwalk_reent+0x24>
 800ca14:	6824      	ldr	r4, [r4, #0]
 800ca16:	2c00      	cmp	r4, #0
 800ca18:	d1f7      	bne.n	800ca0a <_fwalk_reent+0xe>
 800ca1a:	4638      	mov	r0, r7
 800ca1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca20:	89ab      	ldrh	r3, [r5, #12]
 800ca22:	2b01      	cmp	r3, #1
 800ca24:	d907      	bls.n	800ca36 <_fwalk_reent+0x3a>
 800ca26:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ca2a:	3301      	adds	r3, #1
 800ca2c:	d003      	beq.n	800ca36 <_fwalk_reent+0x3a>
 800ca2e:	4629      	mov	r1, r5
 800ca30:	4630      	mov	r0, r6
 800ca32:	47c0      	blx	r8
 800ca34:	4307      	orrs	r7, r0
 800ca36:	3568      	adds	r5, #104	; 0x68
 800ca38:	e7e9      	b.n	800ca0e <_fwalk_reent+0x12>
	...

0800ca3c <_lseek_r>:
 800ca3c:	b538      	push	{r3, r4, r5, lr}
 800ca3e:	4d07      	ldr	r5, [pc, #28]	; (800ca5c <_lseek_r+0x20>)
 800ca40:	4604      	mov	r4, r0
 800ca42:	4608      	mov	r0, r1
 800ca44:	4611      	mov	r1, r2
 800ca46:	2200      	movs	r2, #0
 800ca48:	602a      	str	r2, [r5, #0]
 800ca4a:	461a      	mov	r2, r3
 800ca4c:	f7f7 fdb4 	bl	80045b8 <_lseek>
 800ca50:	1c43      	adds	r3, r0, #1
 800ca52:	d102      	bne.n	800ca5a <_lseek_r+0x1e>
 800ca54:	682b      	ldr	r3, [r5, #0]
 800ca56:	b103      	cbz	r3, 800ca5a <_lseek_r+0x1e>
 800ca58:	6023      	str	r3, [r4, #0]
 800ca5a:	bd38      	pop	{r3, r4, r5, pc}
 800ca5c:	200012bc 	.word	0x200012bc

0800ca60 <__swhatbuf_r>:
 800ca60:	b570      	push	{r4, r5, r6, lr}
 800ca62:	460e      	mov	r6, r1
 800ca64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca68:	2900      	cmp	r1, #0
 800ca6a:	b096      	sub	sp, #88	; 0x58
 800ca6c:	4614      	mov	r4, r2
 800ca6e:	461d      	mov	r5, r3
 800ca70:	da08      	bge.n	800ca84 <__swhatbuf_r+0x24>
 800ca72:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ca76:	2200      	movs	r2, #0
 800ca78:	602a      	str	r2, [r5, #0]
 800ca7a:	061a      	lsls	r2, r3, #24
 800ca7c:	d410      	bmi.n	800caa0 <__swhatbuf_r+0x40>
 800ca7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ca82:	e00e      	b.n	800caa2 <__swhatbuf_r+0x42>
 800ca84:	466a      	mov	r2, sp
 800ca86:	f000 fcf1 	bl	800d46c <_fstat_r>
 800ca8a:	2800      	cmp	r0, #0
 800ca8c:	dbf1      	blt.n	800ca72 <__swhatbuf_r+0x12>
 800ca8e:	9a01      	ldr	r2, [sp, #4]
 800ca90:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ca94:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ca98:	425a      	negs	r2, r3
 800ca9a:	415a      	adcs	r2, r3
 800ca9c:	602a      	str	r2, [r5, #0]
 800ca9e:	e7ee      	b.n	800ca7e <__swhatbuf_r+0x1e>
 800caa0:	2340      	movs	r3, #64	; 0x40
 800caa2:	2000      	movs	r0, #0
 800caa4:	6023      	str	r3, [r4, #0]
 800caa6:	b016      	add	sp, #88	; 0x58
 800caa8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800caac <__smakebuf_r>:
 800caac:	898b      	ldrh	r3, [r1, #12]
 800caae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cab0:	079d      	lsls	r5, r3, #30
 800cab2:	4606      	mov	r6, r0
 800cab4:	460c      	mov	r4, r1
 800cab6:	d507      	bpl.n	800cac8 <__smakebuf_r+0x1c>
 800cab8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cabc:	6023      	str	r3, [r4, #0]
 800cabe:	6123      	str	r3, [r4, #16]
 800cac0:	2301      	movs	r3, #1
 800cac2:	6163      	str	r3, [r4, #20]
 800cac4:	b002      	add	sp, #8
 800cac6:	bd70      	pop	{r4, r5, r6, pc}
 800cac8:	ab01      	add	r3, sp, #4
 800caca:	466a      	mov	r2, sp
 800cacc:	f7ff ffc8 	bl	800ca60 <__swhatbuf_r>
 800cad0:	9900      	ldr	r1, [sp, #0]
 800cad2:	4605      	mov	r5, r0
 800cad4:	4630      	mov	r0, r6
 800cad6:	f7fe fd13 	bl	800b500 <_malloc_r>
 800cada:	b948      	cbnz	r0, 800caf0 <__smakebuf_r+0x44>
 800cadc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cae0:	059a      	lsls	r2, r3, #22
 800cae2:	d4ef      	bmi.n	800cac4 <__smakebuf_r+0x18>
 800cae4:	f023 0303 	bic.w	r3, r3, #3
 800cae8:	f043 0302 	orr.w	r3, r3, #2
 800caec:	81a3      	strh	r3, [r4, #12]
 800caee:	e7e3      	b.n	800cab8 <__smakebuf_r+0xc>
 800caf0:	4b0d      	ldr	r3, [pc, #52]	; (800cb28 <__smakebuf_r+0x7c>)
 800caf2:	62b3      	str	r3, [r6, #40]	; 0x28
 800caf4:	89a3      	ldrh	r3, [r4, #12]
 800caf6:	6020      	str	r0, [r4, #0]
 800caf8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cafc:	81a3      	strh	r3, [r4, #12]
 800cafe:	9b00      	ldr	r3, [sp, #0]
 800cb00:	6163      	str	r3, [r4, #20]
 800cb02:	9b01      	ldr	r3, [sp, #4]
 800cb04:	6120      	str	r0, [r4, #16]
 800cb06:	b15b      	cbz	r3, 800cb20 <__smakebuf_r+0x74>
 800cb08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cb0c:	4630      	mov	r0, r6
 800cb0e:	f000 fcbf 	bl	800d490 <_isatty_r>
 800cb12:	b128      	cbz	r0, 800cb20 <__smakebuf_r+0x74>
 800cb14:	89a3      	ldrh	r3, [r4, #12]
 800cb16:	f023 0303 	bic.w	r3, r3, #3
 800cb1a:	f043 0301 	orr.w	r3, r3, #1
 800cb1e:	81a3      	strh	r3, [r4, #12]
 800cb20:	89a0      	ldrh	r0, [r4, #12]
 800cb22:	4305      	orrs	r5, r0
 800cb24:	81a5      	strh	r5, [r4, #12]
 800cb26:	e7cd      	b.n	800cac4 <__smakebuf_r+0x18>
 800cb28:	0800c899 	.word	0x0800c899

0800cb2c <_realloc_r>:
 800cb2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb30:	4680      	mov	r8, r0
 800cb32:	4614      	mov	r4, r2
 800cb34:	460e      	mov	r6, r1
 800cb36:	b921      	cbnz	r1, 800cb42 <_realloc_r+0x16>
 800cb38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cb3c:	4611      	mov	r1, r2
 800cb3e:	f7fe bcdf 	b.w	800b500 <_malloc_r>
 800cb42:	b92a      	cbnz	r2, 800cb50 <_realloc_r+0x24>
 800cb44:	f7fe fc70 	bl	800b428 <_free_r>
 800cb48:	4625      	mov	r5, r4
 800cb4a:	4628      	mov	r0, r5
 800cb4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb50:	f000 fcae 	bl	800d4b0 <_malloc_usable_size_r>
 800cb54:	4284      	cmp	r4, r0
 800cb56:	4607      	mov	r7, r0
 800cb58:	d802      	bhi.n	800cb60 <_realloc_r+0x34>
 800cb5a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cb5e:	d812      	bhi.n	800cb86 <_realloc_r+0x5a>
 800cb60:	4621      	mov	r1, r4
 800cb62:	4640      	mov	r0, r8
 800cb64:	f7fe fccc 	bl	800b500 <_malloc_r>
 800cb68:	4605      	mov	r5, r0
 800cb6a:	2800      	cmp	r0, #0
 800cb6c:	d0ed      	beq.n	800cb4a <_realloc_r+0x1e>
 800cb6e:	42bc      	cmp	r4, r7
 800cb70:	4622      	mov	r2, r4
 800cb72:	4631      	mov	r1, r6
 800cb74:	bf28      	it	cs
 800cb76:	463a      	movcs	r2, r7
 800cb78:	f7fe fc40 	bl	800b3fc <memcpy>
 800cb7c:	4631      	mov	r1, r6
 800cb7e:	4640      	mov	r0, r8
 800cb80:	f7fe fc52 	bl	800b428 <_free_r>
 800cb84:	e7e1      	b.n	800cb4a <_realloc_r+0x1e>
 800cb86:	4635      	mov	r5, r6
 800cb88:	e7df      	b.n	800cb4a <_realloc_r+0x1e>

0800cb8a <_sungetc_r>:
 800cb8a:	b538      	push	{r3, r4, r5, lr}
 800cb8c:	1c4b      	adds	r3, r1, #1
 800cb8e:	4614      	mov	r4, r2
 800cb90:	d103      	bne.n	800cb9a <_sungetc_r+0x10>
 800cb92:	f04f 35ff 	mov.w	r5, #4294967295
 800cb96:	4628      	mov	r0, r5
 800cb98:	bd38      	pop	{r3, r4, r5, pc}
 800cb9a:	8993      	ldrh	r3, [r2, #12]
 800cb9c:	f023 0320 	bic.w	r3, r3, #32
 800cba0:	8193      	strh	r3, [r2, #12]
 800cba2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cba4:	6852      	ldr	r2, [r2, #4]
 800cba6:	b2cd      	uxtb	r5, r1
 800cba8:	b18b      	cbz	r3, 800cbce <_sungetc_r+0x44>
 800cbaa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800cbac:	4293      	cmp	r3, r2
 800cbae:	dd08      	ble.n	800cbc2 <_sungetc_r+0x38>
 800cbb0:	6823      	ldr	r3, [r4, #0]
 800cbb2:	1e5a      	subs	r2, r3, #1
 800cbb4:	6022      	str	r2, [r4, #0]
 800cbb6:	f803 5c01 	strb.w	r5, [r3, #-1]
 800cbba:	6863      	ldr	r3, [r4, #4]
 800cbbc:	3301      	adds	r3, #1
 800cbbe:	6063      	str	r3, [r4, #4]
 800cbc0:	e7e9      	b.n	800cb96 <_sungetc_r+0xc>
 800cbc2:	4621      	mov	r1, r4
 800cbc4:	f000 fc18 	bl	800d3f8 <__submore>
 800cbc8:	2800      	cmp	r0, #0
 800cbca:	d0f1      	beq.n	800cbb0 <_sungetc_r+0x26>
 800cbcc:	e7e1      	b.n	800cb92 <_sungetc_r+0x8>
 800cbce:	6921      	ldr	r1, [r4, #16]
 800cbd0:	6823      	ldr	r3, [r4, #0]
 800cbd2:	b151      	cbz	r1, 800cbea <_sungetc_r+0x60>
 800cbd4:	4299      	cmp	r1, r3
 800cbd6:	d208      	bcs.n	800cbea <_sungetc_r+0x60>
 800cbd8:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800cbdc:	42a9      	cmp	r1, r5
 800cbde:	d104      	bne.n	800cbea <_sungetc_r+0x60>
 800cbe0:	3b01      	subs	r3, #1
 800cbe2:	3201      	adds	r2, #1
 800cbe4:	6023      	str	r3, [r4, #0]
 800cbe6:	6062      	str	r2, [r4, #4]
 800cbe8:	e7d5      	b.n	800cb96 <_sungetc_r+0xc>
 800cbea:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800cbee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cbf2:	6363      	str	r3, [r4, #52]	; 0x34
 800cbf4:	2303      	movs	r3, #3
 800cbf6:	63a3      	str	r3, [r4, #56]	; 0x38
 800cbf8:	4623      	mov	r3, r4
 800cbfa:	f803 5f46 	strb.w	r5, [r3, #70]!
 800cbfe:	6023      	str	r3, [r4, #0]
 800cc00:	2301      	movs	r3, #1
 800cc02:	e7dc      	b.n	800cbbe <_sungetc_r+0x34>

0800cc04 <__ssrefill_r>:
 800cc04:	b510      	push	{r4, lr}
 800cc06:	460c      	mov	r4, r1
 800cc08:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800cc0a:	b169      	cbz	r1, 800cc28 <__ssrefill_r+0x24>
 800cc0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cc10:	4299      	cmp	r1, r3
 800cc12:	d001      	beq.n	800cc18 <__ssrefill_r+0x14>
 800cc14:	f7fe fc08 	bl	800b428 <_free_r>
 800cc18:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cc1a:	6063      	str	r3, [r4, #4]
 800cc1c:	2000      	movs	r0, #0
 800cc1e:	6360      	str	r0, [r4, #52]	; 0x34
 800cc20:	b113      	cbz	r3, 800cc28 <__ssrefill_r+0x24>
 800cc22:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800cc24:	6023      	str	r3, [r4, #0]
 800cc26:	bd10      	pop	{r4, pc}
 800cc28:	6923      	ldr	r3, [r4, #16]
 800cc2a:	6023      	str	r3, [r4, #0]
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	6063      	str	r3, [r4, #4]
 800cc30:	89a3      	ldrh	r3, [r4, #12]
 800cc32:	f043 0320 	orr.w	r3, r3, #32
 800cc36:	81a3      	strh	r3, [r4, #12]
 800cc38:	f04f 30ff 	mov.w	r0, #4294967295
 800cc3c:	e7f3      	b.n	800cc26 <__ssrefill_r+0x22>
	...

0800cc40 <__ssvfiscanf_r>:
 800cc40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc44:	460c      	mov	r4, r1
 800cc46:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800cc4a:	2100      	movs	r1, #0
 800cc4c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800cc50:	49a6      	ldr	r1, [pc, #664]	; (800ceec <__ssvfiscanf_r+0x2ac>)
 800cc52:	91a0      	str	r1, [sp, #640]	; 0x280
 800cc54:	f10d 0804 	add.w	r8, sp, #4
 800cc58:	49a5      	ldr	r1, [pc, #660]	; (800cef0 <__ssvfiscanf_r+0x2b0>)
 800cc5a:	4fa6      	ldr	r7, [pc, #664]	; (800cef4 <__ssvfiscanf_r+0x2b4>)
 800cc5c:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800cef8 <__ssvfiscanf_r+0x2b8>
 800cc60:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800cc64:	4606      	mov	r6, r0
 800cc66:	91a1      	str	r1, [sp, #644]	; 0x284
 800cc68:	9300      	str	r3, [sp, #0]
 800cc6a:	7813      	ldrb	r3, [r2, #0]
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	f000 815a 	beq.w	800cf26 <__ssvfiscanf_r+0x2e6>
 800cc72:	5dd9      	ldrb	r1, [r3, r7]
 800cc74:	f011 0108 	ands.w	r1, r1, #8
 800cc78:	f102 0501 	add.w	r5, r2, #1
 800cc7c:	d019      	beq.n	800ccb2 <__ssvfiscanf_r+0x72>
 800cc7e:	6863      	ldr	r3, [r4, #4]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	dd0f      	ble.n	800cca4 <__ssvfiscanf_r+0x64>
 800cc84:	6823      	ldr	r3, [r4, #0]
 800cc86:	781a      	ldrb	r2, [r3, #0]
 800cc88:	5cba      	ldrb	r2, [r7, r2]
 800cc8a:	0712      	lsls	r2, r2, #28
 800cc8c:	d401      	bmi.n	800cc92 <__ssvfiscanf_r+0x52>
 800cc8e:	462a      	mov	r2, r5
 800cc90:	e7eb      	b.n	800cc6a <__ssvfiscanf_r+0x2a>
 800cc92:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800cc94:	3201      	adds	r2, #1
 800cc96:	9245      	str	r2, [sp, #276]	; 0x114
 800cc98:	6862      	ldr	r2, [r4, #4]
 800cc9a:	3301      	adds	r3, #1
 800cc9c:	3a01      	subs	r2, #1
 800cc9e:	6062      	str	r2, [r4, #4]
 800cca0:	6023      	str	r3, [r4, #0]
 800cca2:	e7ec      	b.n	800cc7e <__ssvfiscanf_r+0x3e>
 800cca4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cca6:	4621      	mov	r1, r4
 800cca8:	4630      	mov	r0, r6
 800ccaa:	4798      	blx	r3
 800ccac:	2800      	cmp	r0, #0
 800ccae:	d0e9      	beq.n	800cc84 <__ssvfiscanf_r+0x44>
 800ccb0:	e7ed      	b.n	800cc8e <__ssvfiscanf_r+0x4e>
 800ccb2:	2b25      	cmp	r3, #37	; 0x25
 800ccb4:	d012      	beq.n	800ccdc <__ssvfiscanf_r+0x9c>
 800ccb6:	469a      	mov	sl, r3
 800ccb8:	6863      	ldr	r3, [r4, #4]
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	f340 8091 	ble.w	800cde2 <__ssvfiscanf_r+0x1a2>
 800ccc0:	6822      	ldr	r2, [r4, #0]
 800ccc2:	7813      	ldrb	r3, [r2, #0]
 800ccc4:	4553      	cmp	r3, sl
 800ccc6:	f040 812e 	bne.w	800cf26 <__ssvfiscanf_r+0x2e6>
 800ccca:	6863      	ldr	r3, [r4, #4]
 800cccc:	3b01      	subs	r3, #1
 800ccce:	6063      	str	r3, [r4, #4]
 800ccd0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800ccd2:	3201      	adds	r2, #1
 800ccd4:	3301      	adds	r3, #1
 800ccd6:	6022      	str	r2, [r4, #0]
 800ccd8:	9345      	str	r3, [sp, #276]	; 0x114
 800ccda:	e7d8      	b.n	800cc8e <__ssvfiscanf_r+0x4e>
 800ccdc:	9141      	str	r1, [sp, #260]	; 0x104
 800ccde:	9143      	str	r1, [sp, #268]	; 0x10c
 800cce0:	7853      	ldrb	r3, [r2, #1]
 800cce2:	2b2a      	cmp	r3, #42	; 0x2a
 800cce4:	bf02      	ittt	eq
 800cce6:	2310      	moveq	r3, #16
 800cce8:	1c95      	addeq	r5, r2, #2
 800ccea:	9341      	streq	r3, [sp, #260]	; 0x104
 800ccec:	220a      	movs	r2, #10
 800ccee:	46aa      	mov	sl, r5
 800ccf0:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800ccf4:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800ccf8:	2b09      	cmp	r3, #9
 800ccfa:	d91d      	bls.n	800cd38 <__ssvfiscanf_r+0xf8>
 800ccfc:	487e      	ldr	r0, [pc, #504]	; (800cef8 <__ssvfiscanf_r+0x2b8>)
 800ccfe:	2203      	movs	r2, #3
 800cd00:	f7f3 fa9e 	bl	8000240 <memchr>
 800cd04:	b140      	cbz	r0, 800cd18 <__ssvfiscanf_r+0xd8>
 800cd06:	2301      	movs	r3, #1
 800cd08:	eba0 0009 	sub.w	r0, r0, r9
 800cd0c:	fa03 f000 	lsl.w	r0, r3, r0
 800cd10:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800cd12:	4318      	orrs	r0, r3
 800cd14:	9041      	str	r0, [sp, #260]	; 0x104
 800cd16:	4655      	mov	r5, sl
 800cd18:	f815 3b01 	ldrb.w	r3, [r5], #1
 800cd1c:	2b78      	cmp	r3, #120	; 0x78
 800cd1e:	d806      	bhi.n	800cd2e <__ssvfiscanf_r+0xee>
 800cd20:	2b57      	cmp	r3, #87	; 0x57
 800cd22:	d810      	bhi.n	800cd46 <__ssvfiscanf_r+0x106>
 800cd24:	2b25      	cmp	r3, #37	; 0x25
 800cd26:	d0c6      	beq.n	800ccb6 <__ssvfiscanf_r+0x76>
 800cd28:	d856      	bhi.n	800cdd8 <__ssvfiscanf_r+0x198>
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d064      	beq.n	800cdf8 <__ssvfiscanf_r+0x1b8>
 800cd2e:	2303      	movs	r3, #3
 800cd30:	9347      	str	r3, [sp, #284]	; 0x11c
 800cd32:	230a      	movs	r3, #10
 800cd34:	9342      	str	r3, [sp, #264]	; 0x108
 800cd36:	e071      	b.n	800ce1c <__ssvfiscanf_r+0x1dc>
 800cd38:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800cd3a:	fb02 1103 	mla	r1, r2, r3, r1
 800cd3e:	3930      	subs	r1, #48	; 0x30
 800cd40:	9143      	str	r1, [sp, #268]	; 0x10c
 800cd42:	4655      	mov	r5, sl
 800cd44:	e7d3      	b.n	800ccee <__ssvfiscanf_r+0xae>
 800cd46:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800cd4a:	2a20      	cmp	r2, #32
 800cd4c:	d8ef      	bhi.n	800cd2e <__ssvfiscanf_r+0xee>
 800cd4e:	a101      	add	r1, pc, #4	; (adr r1, 800cd54 <__ssvfiscanf_r+0x114>)
 800cd50:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800cd54:	0800ce07 	.word	0x0800ce07
 800cd58:	0800cd2f 	.word	0x0800cd2f
 800cd5c:	0800cd2f 	.word	0x0800cd2f
 800cd60:	0800ce65 	.word	0x0800ce65
 800cd64:	0800cd2f 	.word	0x0800cd2f
 800cd68:	0800cd2f 	.word	0x0800cd2f
 800cd6c:	0800cd2f 	.word	0x0800cd2f
 800cd70:	0800cd2f 	.word	0x0800cd2f
 800cd74:	0800cd2f 	.word	0x0800cd2f
 800cd78:	0800cd2f 	.word	0x0800cd2f
 800cd7c:	0800cd2f 	.word	0x0800cd2f
 800cd80:	0800ce7b 	.word	0x0800ce7b
 800cd84:	0800ce51 	.word	0x0800ce51
 800cd88:	0800cddf 	.word	0x0800cddf
 800cd8c:	0800cddf 	.word	0x0800cddf
 800cd90:	0800cddf 	.word	0x0800cddf
 800cd94:	0800cd2f 	.word	0x0800cd2f
 800cd98:	0800ce55 	.word	0x0800ce55
 800cd9c:	0800cd2f 	.word	0x0800cd2f
 800cda0:	0800cd2f 	.word	0x0800cd2f
 800cda4:	0800cd2f 	.word	0x0800cd2f
 800cda8:	0800cd2f 	.word	0x0800cd2f
 800cdac:	0800ce8b 	.word	0x0800ce8b
 800cdb0:	0800ce5d 	.word	0x0800ce5d
 800cdb4:	0800cdff 	.word	0x0800cdff
 800cdb8:	0800cd2f 	.word	0x0800cd2f
 800cdbc:	0800cd2f 	.word	0x0800cd2f
 800cdc0:	0800ce87 	.word	0x0800ce87
 800cdc4:	0800cd2f 	.word	0x0800cd2f
 800cdc8:	0800ce51 	.word	0x0800ce51
 800cdcc:	0800cd2f 	.word	0x0800cd2f
 800cdd0:	0800cd2f 	.word	0x0800cd2f
 800cdd4:	0800ce07 	.word	0x0800ce07
 800cdd8:	3b45      	subs	r3, #69	; 0x45
 800cdda:	2b02      	cmp	r3, #2
 800cddc:	d8a7      	bhi.n	800cd2e <__ssvfiscanf_r+0xee>
 800cdde:	2305      	movs	r3, #5
 800cde0:	e01b      	b.n	800ce1a <__ssvfiscanf_r+0x1da>
 800cde2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cde4:	4621      	mov	r1, r4
 800cde6:	4630      	mov	r0, r6
 800cde8:	4798      	blx	r3
 800cdea:	2800      	cmp	r0, #0
 800cdec:	f43f af68 	beq.w	800ccc0 <__ssvfiscanf_r+0x80>
 800cdf0:	9844      	ldr	r0, [sp, #272]	; 0x110
 800cdf2:	2800      	cmp	r0, #0
 800cdf4:	f040 808d 	bne.w	800cf12 <__ssvfiscanf_r+0x2d2>
 800cdf8:	f04f 30ff 	mov.w	r0, #4294967295
 800cdfc:	e08f      	b.n	800cf1e <__ssvfiscanf_r+0x2de>
 800cdfe:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800ce00:	f042 0220 	orr.w	r2, r2, #32
 800ce04:	9241      	str	r2, [sp, #260]	; 0x104
 800ce06:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800ce08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ce0c:	9241      	str	r2, [sp, #260]	; 0x104
 800ce0e:	2210      	movs	r2, #16
 800ce10:	2b6f      	cmp	r3, #111	; 0x6f
 800ce12:	9242      	str	r2, [sp, #264]	; 0x108
 800ce14:	bf34      	ite	cc
 800ce16:	2303      	movcc	r3, #3
 800ce18:	2304      	movcs	r3, #4
 800ce1a:	9347      	str	r3, [sp, #284]	; 0x11c
 800ce1c:	6863      	ldr	r3, [r4, #4]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	dd42      	ble.n	800cea8 <__ssvfiscanf_r+0x268>
 800ce22:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ce24:	0659      	lsls	r1, r3, #25
 800ce26:	d404      	bmi.n	800ce32 <__ssvfiscanf_r+0x1f2>
 800ce28:	6823      	ldr	r3, [r4, #0]
 800ce2a:	781a      	ldrb	r2, [r3, #0]
 800ce2c:	5cba      	ldrb	r2, [r7, r2]
 800ce2e:	0712      	lsls	r2, r2, #28
 800ce30:	d441      	bmi.n	800ceb6 <__ssvfiscanf_r+0x276>
 800ce32:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800ce34:	2b02      	cmp	r3, #2
 800ce36:	dc50      	bgt.n	800ceda <__ssvfiscanf_r+0x29a>
 800ce38:	466b      	mov	r3, sp
 800ce3a:	4622      	mov	r2, r4
 800ce3c:	a941      	add	r1, sp, #260	; 0x104
 800ce3e:	4630      	mov	r0, r6
 800ce40:	f000 f876 	bl	800cf30 <_scanf_chars>
 800ce44:	2801      	cmp	r0, #1
 800ce46:	d06e      	beq.n	800cf26 <__ssvfiscanf_r+0x2e6>
 800ce48:	2802      	cmp	r0, #2
 800ce4a:	f47f af20 	bne.w	800cc8e <__ssvfiscanf_r+0x4e>
 800ce4e:	e7cf      	b.n	800cdf0 <__ssvfiscanf_r+0x1b0>
 800ce50:	220a      	movs	r2, #10
 800ce52:	e7dd      	b.n	800ce10 <__ssvfiscanf_r+0x1d0>
 800ce54:	2300      	movs	r3, #0
 800ce56:	9342      	str	r3, [sp, #264]	; 0x108
 800ce58:	2303      	movs	r3, #3
 800ce5a:	e7de      	b.n	800ce1a <__ssvfiscanf_r+0x1da>
 800ce5c:	2308      	movs	r3, #8
 800ce5e:	9342      	str	r3, [sp, #264]	; 0x108
 800ce60:	2304      	movs	r3, #4
 800ce62:	e7da      	b.n	800ce1a <__ssvfiscanf_r+0x1da>
 800ce64:	4629      	mov	r1, r5
 800ce66:	4640      	mov	r0, r8
 800ce68:	f000 f9c6 	bl	800d1f8 <__sccl>
 800ce6c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ce6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce72:	9341      	str	r3, [sp, #260]	; 0x104
 800ce74:	4605      	mov	r5, r0
 800ce76:	2301      	movs	r3, #1
 800ce78:	e7cf      	b.n	800ce1a <__ssvfiscanf_r+0x1da>
 800ce7a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ce7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce80:	9341      	str	r3, [sp, #260]	; 0x104
 800ce82:	2300      	movs	r3, #0
 800ce84:	e7c9      	b.n	800ce1a <__ssvfiscanf_r+0x1da>
 800ce86:	2302      	movs	r3, #2
 800ce88:	e7c7      	b.n	800ce1a <__ssvfiscanf_r+0x1da>
 800ce8a:	9841      	ldr	r0, [sp, #260]	; 0x104
 800ce8c:	06c3      	lsls	r3, r0, #27
 800ce8e:	f53f aefe 	bmi.w	800cc8e <__ssvfiscanf_r+0x4e>
 800ce92:	9b00      	ldr	r3, [sp, #0]
 800ce94:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800ce96:	1d19      	adds	r1, r3, #4
 800ce98:	9100      	str	r1, [sp, #0]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	f010 0f01 	tst.w	r0, #1
 800cea0:	bf14      	ite	ne
 800cea2:	801a      	strhne	r2, [r3, #0]
 800cea4:	601a      	streq	r2, [r3, #0]
 800cea6:	e6f2      	b.n	800cc8e <__ssvfiscanf_r+0x4e>
 800cea8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ceaa:	4621      	mov	r1, r4
 800ceac:	4630      	mov	r0, r6
 800ceae:	4798      	blx	r3
 800ceb0:	2800      	cmp	r0, #0
 800ceb2:	d0b6      	beq.n	800ce22 <__ssvfiscanf_r+0x1e2>
 800ceb4:	e79c      	b.n	800cdf0 <__ssvfiscanf_r+0x1b0>
 800ceb6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800ceb8:	3201      	adds	r2, #1
 800ceba:	9245      	str	r2, [sp, #276]	; 0x114
 800cebc:	6862      	ldr	r2, [r4, #4]
 800cebe:	3a01      	subs	r2, #1
 800cec0:	2a00      	cmp	r2, #0
 800cec2:	6062      	str	r2, [r4, #4]
 800cec4:	dd02      	ble.n	800cecc <__ssvfiscanf_r+0x28c>
 800cec6:	3301      	adds	r3, #1
 800cec8:	6023      	str	r3, [r4, #0]
 800ceca:	e7ad      	b.n	800ce28 <__ssvfiscanf_r+0x1e8>
 800cecc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cece:	4621      	mov	r1, r4
 800ced0:	4630      	mov	r0, r6
 800ced2:	4798      	blx	r3
 800ced4:	2800      	cmp	r0, #0
 800ced6:	d0a7      	beq.n	800ce28 <__ssvfiscanf_r+0x1e8>
 800ced8:	e78a      	b.n	800cdf0 <__ssvfiscanf_r+0x1b0>
 800ceda:	2b04      	cmp	r3, #4
 800cedc:	dc0e      	bgt.n	800cefc <__ssvfiscanf_r+0x2bc>
 800cede:	466b      	mov	r3, sp
 800cee0:	4622      	mov	r2, r4
 800cee2:	a941      	add	r1, sp, #260	; 0x104
 800cee4:	4630      	mov	r0, r6
 800cee6:	f000 f87d 	bl	800cfe4 <_scanf_i>
 800ceea:	e7ab      	b.n	800ce44 <__ssvfiscanf_r+0x204>
 800ceec:	0800cb8b 	.word	0x0800cb8b
 800cef0:	0800cc05 	.word	0x0800cc05
 800cef4:	0800d680 	.word	0x0800d680
 800cef8:	0800d652 	.word	0x0800d652
 800cefc:	4b0b      	ldr	r3, [pc, #44]	; (800cf2c <__ssvfiscanf_r+0x2ec>)
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	f43f aec5 	beq.w	800cc8e <__ssvfiscanf_r+0x4e>
 800cf04:	466b      	mov	r3, sp
 800cf06:	4622      	mov	r2, r4
 800cf08:	a941      	add	r1, sp, #260	; 0x104
 800cf0a:	4630      	mov	r0, r6
 800cf0c:	f3af 8000 	nop.w
 800cf10:	e798      	b.n	800ce44 <__ssvfiscanf_r+0x204>
 800cf12:	89a3      	ldrh	r3, [r4, #12]
 800cf14:	f013 0f40 	tst.w	r3, #64	; 0x40
 800cf18:	bf18      	it	ne
 800cf1a:	f04f 30ff 	movne.w	r0, #4294967295
 800cf1e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800cf22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf26:	9844      	ldr	r0, [sp, #272]	; 0x110
 800cf28:	e7f9      	b.n	800cf1e <__ssvfiscanf_r+0x2de>
 800cf2a:	bf00      	nop
 800cf2c:	00000000 	.word	0x00000000

0800cf30 <_scanf_chars>:
 800cf30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf34:	4615      	mov	r5, r2
 800cf36:	688a      	ldr	r2, [r1, #8]
 800cf38:	4680      	mov	r8, r0
 800cf3a:	460c      	mov	r4, r1
 800cf3c:	b932      	cbnz	r2, 800cf4c <_scanf_chars+0x1c>
 800cf3e:	698a      	ldr	r2, [r1, #24]
 800cf40:	2a00      	cmp	r2, #0
 800cf42:	bf0c      	ite	eq
 800cf44:	2201      	moveq	r2, #1
 800cf46:	f04f 32ff 	movne.w	r2, #4294967295
 800cf4a:	608a      	str	r2, [r1, #8]
 800cf4c:	6822      	ldr	r2, [r4, #0]
 800cf4e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800cfe0 <_scanf_chars+0xb0>
 800cf52:	06d1      	lsls	r1, r2, #27
 800cf54:	bf5f      	itttt	pl
 800cf56:	681a      	ldrpl	r2, [r3, #0]
 800cf58:	1d11      	addpl	r1, r2, #4
 800cf5a:	6019      	strpl	r1, [r3, #0]
 800cf5c:	6816      	ldrpl	r6, [r2, #0]
 800cf5e:	2700      	movs	r7, #0
 800cf60:	69a0      	ldr	r0, [r4, #24]
 800cf62:	b188      	cbz	r0, 800cf88 <_scanf_chars+0x58>
 800cf64:	2801      	cmp	r0, #1
 800cf66:	d107      	bne.n	800cf78 <_scanf_chars+0x48>
 800cf68:	682a      	ldr	r2, [r5, #0]
 800cf6a:	7811      	ldrb	r1, [r2, #0]
 800cf6c:	6962      	ldr	r2, [r4, #20]
 800cf6e:	5c52      	ldrb	r2, [r2, r1]
 800cf70:	b952      	cbnz	r2, 800cf88 <_scanf_chars+0x58>
 800cf72:	2f00      	cmp	r7, #0
 800cf74:	d031      	beq.n	800cfda <_scanf_chars+0xaa>
 800cf76:	e022      	b.n	800cfbe <_scanf_chars+0x8e>
 800cf78:	2802      	cmp	r0, #2
 800cf7a:	d120      	bne.n	800cfbe <_scanf_chars+0x8e>
 800cf7c:	682b      	ldr	r3, [r5, #0]
 800cf7e:	781b      	ldrb	r3, [r3, #0]
 800cf80:	f813 3009 	ldrb.w	r3, [r3, r9]
 800cf84:	071b      	lsls	r3, r3, #28
 800cf86:	d41a      	bmi.n	800cfbe <_scanf_chars+0x8e>
 800cf88:	6823      	ldr	r3, [r4, #0]
 800cf8a:	06da      	lsls	r2, r3, #27
 800cf8c:	bf5e      	ittt	pl
 800cf8e:	682b      	ldrpl	r3, [r5, #0]
 800cf90:	781b      	ldrbpl	r3, [r3, #0]
 800cf92:	f806 3b01 	strbpl.w	r3, [r6], #1
 800cf96:	682a      	ldr	r2, [r5, #0]
 800cf98:	686b      	ldr	r3, [r5, #4]
 800cf9a:	3201      	adds	r2, #1
 800cf9c:	602a      	str	r2, [r5, #0]
 800cf9e:	68a2      	ldr	r2, [r4, #8]
 800cfa0:	3b01      	subs	r3, #1
 800cfa2:	3a01      	subs	r2, #1
 800cfa4:	606b      	str	r3, [r5, #4]
 800cfa6:	3701      	adds	r7, #1
 800cfa8:	60a2      	str	r2, [r4, #8]
 800cfaa:	b142      	cbz	r2, 800cfbe <_scanf_chars+0x8e>
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	dcd7      	bgt.n	800cf60 <_scanf_chars+0x30>
 800cfb0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800cfb4:	4629      	mov	r1, r5
 800cfb6:	4640      	mov	r0, r8
 800cfb8:	4798      	blx	r3
 800cfba:	2800      	cmp	r0, #0
 800cfbc:	d0d0      	beq.n	800cf60 <_scanf_chars+0x30>
 800cfbe:	6823      	ldr	r3, [r4, #0]
 800cfc0:	f013 0310 	ands.w	r3, r3, #16
 800cfc4:	d105      	bne.n	800cfd2 <_scanf_chars+0xa2>
 800cfc6:	68e2      	ldr	r2, [r4, #12]
 800cfc8:	3201      	adds	r2, #1
 800cfca:	60e2      	str	r2, [r4, #12]
 800cfcc:	69a2      	ldr	r2, [r4, #24]
 800cfce:	b102      	cbz	r2, 800cfd2 <_scanf_chars+0xa2>
 800cfd0:	7033      	strb	r3, [r6, #0]
 800cfd2:	6923      	ldr	r3, [r4, #16]
 800cfd4:	443b      	add	r3, r7
 800cfd6:	6123      	str	r3, [r4, #16]
 800cfd8:	2000      	movs	r0, #0
 800cfda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cfde:	bf00      	nop
 800cfe0:	0800d680 	.word	0x0800d680

0800cfe4 <_scanf_i>:
 800cfe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfe8:	4698      	mov	r8, r3
 800cfea:	4b76      	ldr	r3, [pc, #472]	; (800d1c4 <_scanf_i+0x1e0>)
 800cfec:	460c      	mov	r4, r1
 800cfee:	4682      	mov	sl, r0
 800cff0:	4616      	mov	r6, r2
 800cff2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cff6:	b087      	sub	sp, #28
 800cff8:	ab03      	add	r3, sp, #12
 800cffa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800cffe:	4b72      	ldr	r3, [pc, #456]	; (800d1c8 <_scanf_i+0x1e4>)
 800d000:	69a1      	ldr	r1, [r4, #24]
 800d002:	4a72      	ldr	r2, [pc, #456]	; (800d1cc <_scanf_i+0x1e8>)
 800d004:	2903      	cmp	r1, #3
 800d006:	bf18      	it	ne
 800d008:	461a      	movne	r2, r3
 800d00a:	68a3      	ldr	r3, [r4, #8]
 800d00c:	9201      	str	r2, [sp, #4]
 800d00e:	1e5a      	subs	r2, r3, #1
 800d010:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800d014:	bf88      	it	hi
 800d016:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800d01a:	4627      	mov	r7, r4
 800d01c:	bf82      	ittt	hi
 800d01e:	eb03 0905 	addhi.w	r9, r3, r5
 800d022:	f240 135d 	movwhi	r3, #349	; 0x15d
 800d026:	60a3      	strhi	r3, [r4, #8]
 800d028:	f857 3b1c 	ldr.w	r3, [r7], #28
 800d02c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800d030:	bf98      	it	ls
 800d032:	f04f 0900 	movls.w	r9, #0
 800d036:	6023      	str	r3, [r4, #0]
 800d038:	463d      	mov	r5, r7
 800d03a:	f04f 0b00 	mov.w	fp, #0
 800d03e:	6831      	ldr	r1, [r6, #0]
 800d040:	ab03      	add	r3, sp, #12
 800d042:	7809      	ldrb	r1, [r1, #0]
 800d044:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800d048:	2202      	movs	r2, #2
 800d04a:	f7f3 f8f9 	bl	8000240 <memchr>
 800d04e:	b328      	cbz	r0, 800d09c <_scanf_i+0xb8>
 800d050:	f1bb 0f01 	cmp.w	fp, #1
 800d054:	d159      	bne.n	800d10a <_scanf_i+0x126>
 800d056:	6862      	ldr	r2, [r4, #4]
 800d058:	b92a      	cbnz	r2, 800d066 <_scanf_i+0x82>
 800d05a:	6822      	ldr	r2, [r4, #0]
 800d05c:	2308      	movs	r3, #8
 800d05e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d062:	6063      	str	r3, [r4, #4]
 800d064:	6022      	str	r2, [r4, #0]
 800d066:	6822      	ldr	r2, [r4, #0]
 800d068:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800d06c:	6022      	str	r2, [r4, #0]
 800d06e:	68a2      	ldr	r2, [r4, #8]
 800d070:	1e51      	subs	r1, r2, #1
 800d072:	60a1      	str	r1, [r4, #8]
 800d074:	b192      	cbz	r2, 800d09c <_scanf_i+0xb8>
 800d076:	6832      	ldr	r2, [r6, #0]
 800d078:	1c51      	adds	r1, r2, #1
 800d07a:	6031      	str	r1, [r6, #0]
 800d07c:	7812      	ldrb	r2, [r2, #0]
 800d07e:	f805 2b01 	strb.w	r2, [r5], #1
 800d082:	6872      	ldr	r2, [r6, #4]
 800d084:	3a01      	subs	r2, #1
 800d086:	2a00      	cmp	r2, #0
 800d088:	6072      	str	r2, [r6, #4]
 800d08a:	dc07      	bgt.n	800d09c <_scanf_i+0xb8>
 800d08c:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800d090:	4631      	mov	r1, r6
 800d092:	4650      	mov	r0, sl
 800d094:	4790      	blx	r2
 800d096:	2800      	cmp	r0, #0
 800d098:	f040 8085 	bne.w	800d1a6 <_scanf_i+0x1c2>
 800d09c:	f10b 0b01 	add.w	fp, fp, #1
 800d0a0:	f1bb 0f03 	cmp.w	fp, #3
 800d0a4:	d1cb      	bne.n	800d03e <_scanf_i+0x5a>
 800d0a6:	6863      	ldr	r3, [r4, #4]
 800d0a8:	b90b      	cbnz	r3, 800d0ae <_scanf_i+0xca>
 800d0aa:	230a      	movs	r3, #10
 800d0ac:	6063      	str	r3, [r4, #4]
 800d0ae:	6863      	ldr	r3, [r4, #4]
 800d0b0:	4947      	ldr	r1, [pc, #284]	; (800d1d0 <_scanf_i+0x1ec>)
 800d0b2:	6960      	ldr	r0, [r4, #20]
 800d0b4:	1ac9      	subs	r1, r1, r3
 800d0b6:	f000 f89f 	bl	800d1f8 <__sccl>
 800d0ba:	f04f 0b00 	mov.w	fp, #0
 800d0be:	68a3      	ldr	r3, [r4, #8]
 800d0c0:	6822      	ldr	r2, [r4, #0]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d03d      	beq.n	800d142 <_scanf_i+0x15e>
 800d0c6:	6831      	ldr	r1, [r6, #0]
 800d0c8:	6960      	ldr	r0, [r4, #20]
 800d0ca:	f891 c000 	ldrb.w	ip, [r1]
 800d0ce:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d0d2:	2800      	cmp	r0, #0
 800d0d4:	d035      	beq.n	800d142 <_scanf_i+0x15e>
 800d0d6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800d0da:	d124      	bne.n	800d126 <_scanf_i+0x142>
 800d0dc:	0510      	lsls	r0, r2, #20
 800d0de:	d522      	bpl.n	800d126 <_scanf_i+0x142>
 800d0e0:	f10b 0b01 	add.w	fp, fp, #1
 800d0e4:	f1b9 0f00 	cmp.w	r9, #0
 800d0e8:	d003      	beq.n	800d0f2 <_scanf_i+0x10e>
 800d0ea:	3301      	adds	r3, #1
 800d0ec:	f109 39ff 	add.w	r9, r9, #4294967295
 800d0f0:	60a3      	str	r3, [r4, #8]
 800d0f2:	6873      	ldr	r3, [r6, #4]
 800d0f4:	3b01      	subs	r3, #1
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	6073      	str	r3, [r6, #4]
 800d0fa:	dd1b      	ble.n	800d134 <_scanf_i+0x150>
 800d0fc:	6833      	ldr	r3, [r6, #0]
 800d0fe:	3301      	adds	r3, #1
 800d100:	6033      	str	r3, [r6, #0]
 800d102:	68a3      	ldr	r3, [r4, #8]
 800d104:	3b01      	subs	r3, #1
 800d106:	60a3      	str	r3, [r4, #8]
 800d108:	e7d9      	b.n	800d0be <_scanf_i+0xda>
 800d10a:	f1bb 0f02 	cmp.w	fp, #2
 800d10e:	d1ae      	bne.n	800d06e <_scanf_i+0x8a>
 800d110:	6822      	ldr	r2, [r4, #0]
 800d112:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800d116:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800d11a:	d1bf      	bne.n	800d09c <_scanf_i+0xb8>
 800d11c:	2310      	movs	r3, #16
 800d11e:	6063      	str	r3, [r4, #4]
 800d120:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d124:	e7a2      	b.n	800d06c <_scanf_i+0x88>
 800d126:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800d12a:	6022      	str	r2, [r4, #0]
 800d12c:	780b      	ldrb	r3, [r1, #0]
 800d12e:	f805 3b01 	strb.w	r3, [r5], #1
 800d132:	e7de      	b.n	800d0f2 <_scanf_i+0x10e>
 800d134:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d138:	4631      	mov	r1, r6
 800d13a:	4650      	mov	r0, sl
 800d13c:	4798      	blx	r3
 800d13e:	2800      	cmp	r0, #0
 800d140:	d0df      	beq.n	800d102 <_scanf_i+0x11e>
 800d142:	6823      	ldr	r3, [r4, #0]
 800d144:	05db      	lsls	r3, r3, #23
 800d146:	d50d      	bpl.n	800d164 <_scanf_i+0x180>
 800d148:	42bd      	cmp	r5, r7
 800d14a:	d909      	bls.n	800d160 <_scanf_i+0x17c>
 800d14c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d150:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d154:	4632      	mov	r2, r6
 800d156:	4650      	mov	r0, sl
 800d158:	4798      	blx	r3
 800d15a:	f105 39ff 	add.w	r9, r5, #4294967295
 800d15e:	464d      	mov	r5, r9
 800d160:	42bd      	cmp	r5, r7
 800d162:	d02d      	beq.n	800d1c0 <_scanf_i+0x1dc>
 800d164:	6822      	ldr	r2, [r4, #0]
 800d166:	f012 0210 	ands.w	r2, r2, #16
 800d16a:	d113      	bne.n	800d194 <_scanf_i+0x1b0>
 800d16c:	702a      	strb	r2, [r5, #0]
 800d16e:	6863      	ldr	r3, [r4, #4]
 800d170:	9e01      	ldr	r6, [sp, #4]
 800d172:	4639      	mov	r1, r7
 800d174:	4650      	mov	r0, sl
 800d176:	47b0      	blx	r6
 800d178:	6821      	ldr	r1, [r4, #0]
 800d17a:	f8d8 3000 	ldr.w	r3, [r8]
 800d17e:	f011 0f20 	tst.w	r1, #32
 800d182:	d013      	beq.n	800d1ac <_scanf_i+0x1c8>
 800d184:	1d1a      	adds	r2, r3, #4
 800d186:	f8c8 2000 	str.w	r2, [r8]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	6018      	str	r0, [r3, #0]
 800d18e:	68e3      	ldr	r3, [r4, #12]
 800d190:	3301      	adds	r3, #1
 800d192:	60e3      	str	r3, [r4, #12]
 800d194:	1bed      	subs	r5, r5, r7
 800d196:	44ab      	add	fp, r5
 800d198:	6925      	ldr	r5, [r4, #16]
 800d19a:	445d      	add	r5, fp
 800d19c:	6125      	str	r5, [r4, #16]
 800d19e:	2000      	movs	r0, #0
 800d1a0:	b007      	add	sp, #28
 800d1a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1a6:	f04f 0b00 	mov.w	fp, #0
 800d1aa:	e7ca      	b.n	800d142 <_scanf_i+0x15e>
 800d1ac:	1d1a      	adds	r2, r3, #4
 800d1ae:	f8c8 2000 	str.w	r2, [r8]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	f011 0f01 	tst.w	r1, #1
 800d1b8:	bf14      	ite	ne
 800d1ba:	8018      	strhne	r0, [r3, #0]
 800d1bc:	6018      	streq	r0, [r3, #0]
 800d1be:	e7e6      	b.n	800d18e <_scanf_i+0x1aa>
 800d1c0:	2001      	movs	r0, #1
 800d1c2:	e7ed      	b.n	800d1a0 <_scanf_i+0x1bc>
 800d1c4:	0800d4d8 	.word	0x0800d4d8
 800d1c8:	0800c4c9 	.word	0x0800c4c9
 800d1cc:	0800d3f5 	.word	0x0800d3f5
 800d1d0:	0800d7f9 	.word	0x0800d7f9

0800d1d4 <_read_r>:
 800d1d4:	b538      	push	{r3, r4, r5, lr}
 800d1d6:	4d07      	ldr	r5, [pc, #28]	; (800d1f4 <_read_r+0x20>)
 800d1d8:	4604      	mov	r4, r0
 800d1da:	4608      	mov	r0, r1
 800d1dc:	4611      	mov	r1, r2
 800d1de:	2200      	movs	r2, #0
 800d1e0:	602a      	str	r2, [r5, #0]
 800d1e2:	461a      	mov	r2, r3
 800d1e4:	f7f7 f988 	bl	80044f8 <_read>
 800d1e8:	1c43      	adds	r3, r0, #1
 800d1ea:	d102      	bne.n	800d1f2 <_read_r+0x1e>
 800d1ec:	682b      	ldr	r3, [r5, #0]
 800d1ee:	b103      	cbz	r3, 800d1f2 <_read_r+0x1e>
 800d1f0:	6023      	str	r3, [r4, #0]
 800d1f2:	bd38      	pop	{r3, r4, r5, pc}
 800d1f4:	200012bc 	.word	0x200012bc

0800d1f8 <__sccl>:
 800d1f8:	b570      	push	{r4, r5, r6, lr}
 800d1fa:	780b      	ldrb	r3, [r1, #0]
 800d1fc:	4604      	mov	r4, r0
 800d1fe:	2b5e      	cmp	r3, #94	; 0x5e
 800d200:	bf0b      	itete	eq
 800d202:	784b      	ldrbeq	r3, [r1, #1]
 800d204:	1c48      	addne	r0, r1, #1
 800d206:	1c88      	addeq	r0, r1, #2
 800d208:	2200      	movne	r2, #0
 800d20a:	bf08      	it	eq
 800d20c:	2201      	moveq	r2, #1
 800d20e:	1e61      	subs	r1, r4, #1
 800d210:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800d214:	f801 2f01 	strb.w	r2, [r1, #1]!
 800d218:	42a9      	cmp	r1, r5
 800d21a:	d1fb      	bne.n	800d214 <__sccl+0x1c>
 800d21c:	b90b      	cbnz	r3, 800d222 <__sccl+0x2a>
 800d21e:	3801      	subs	r0, #1
 800d220:	bd70      	pop	{r4, r5, r6, pc}
 800d222:	f082 0201 	eor.w	r2, r2, #1
 800d226:	54e2      	strb	r2, [r4, r3]
 800d228:	4605      	mov	r5, r0
 800d22a:	4628      	mov	r0, r5
 800d22c:	f810 1b01 	ldrb.w	r1, [r0], #1
 800d230:	292d      	cmp	r1, #45	; 0x2d
 800d232:	d006      	beq.n	800d242 <__sccl+0x4a>
 800d234:	295d      	cmp	r1, #93	; 0x5d
 800d236:	d0f3      	beq.n	800d220 <__sccl+0x28>
 800d238:	b909      	cbnz	r1, 800d23e <__sccl+0x46>
 800d23a:	4628      	mov	r0, r5
 800d23c:	e7f0      	b.n	800d220 <__sccl+0x28>
 800d23e:	460b      	mov	r3, r1
 800d240:	e7f1      	b.n	800d226 <__sccl+0x2e>
 800d242:	786e      	ldrb	r6, [r5, #1]
 800d244:	2e5d      	cmp	r6, #93	; 0x5d
 800d246:	d0fa      	beq.n	800d23e <__sccl+0x46>
 800d248:	42b3      	cmp	r3, r6
 800d24a:	dcf8      	bgt.n	800d23e <__sccl+0x46>
 800d24c:	3502      	adds	r5, #2
 800d24e:	4619      	mov	r1, r3
 800d250:	3101      	adds	r1, #1
 800d252:	428e      	cmp	r6, r1
 800d254:	5462      	strb	r2, [r4, r1]
 800d256:	dcfb      	bgt.n	800d250 <__sccl+0x58>
 800d258:	1af1      	subs	r1, r6, r3
 800d25a:	3901      	subs	r1, #1
 800d25c:	1c58      	adds	r0, r3, #1
 800d25e:	42b3      	cmp	r3, r6
 800d260:	bfa8      	it	ge
 800d262:	2100      	movge	r1, #0
 800d264:	1843      	adds	r3, r0, r1
 800d266:	e7e0      	b.n	800d22a <__sccl+0x32>

0800d268 <_raise_r>:
 800d268:	291f      	cmp	r1, #31
 800d26a:	b538      	push	{r3, r4, r5, lr}
 800d26c:	4604      	mov	r4, r0
 800d26e:	460d      	mov	r5, r1
 800d270:	d904      	bls.n	800d27c <_raise_r+0x14>
 800d272:	2316      	movs	r3, #22
 800d274:	6003      	str	r3, [r0, #0]
 800d276:	f04f 30ff 	mov.w	r0, #4294967295
 800d27a:	bd38      	pop	{r3, r4, r5, pc}
 800d27c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d27e:	b112      	cbz	r2, 800d286 <_raise_r+0x1e>
 800d280:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d284:	b94b      	cbnz	r3, 800d29a <_raise_r+0x32>
 800d286:	4620      	mov	r0, r4
 800d288:	f000 f830 	bl	800d2ec <_getpid_r>
 800d28c:	462a      	mov	r2, r5
 800d28e:	4601      	mov	r1, r0
 800d290:	4620      	mov	r0, r4
 800d292:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d296:	f000 b817 	b.w	800d2c8 <_kill_r>
 800d29a:	2b01      	cmp	r3, #1
 800d29c:	d00a      	beq.n	800d2b4 <_raise_r+0x4c>
 800d29e:	1c59      	adds	r1, r3, #1
 800d2a0:	d103      	bne.n	800d2aa <_raise_r+0x42>
 800d2a2:	2316      	movs	r3, #22
 800d2a4:	6003      	str	r3, [r0, #0]
 800d2a6:	2001      	movs	r0, #1
 800d2a8:	e7e7      	b.n	800d27a <_raise_r+0x12>
 800d2aa:	2400      	movs	r4, #0
 800d2ac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d2b0:	4628      	mov	r0, r5
 800d2b2:	4798      	blx	r3
 800d2b4:	2000      	movs	r0, #0
 800d2b6:	e7e0      	b.n	800d27a <_raise_r+0x12>

0800d2b8 <raise>:
 800d2b8:	4b02      	ldr	r3, [pc, #8]	; (800d2c4 <raise+0xc>)
 800d2ba:	4601      	mov	r1, r0
 800d2bc:	6818      	ldr	r0, [r3, #0]
 800d2be:	f7ff bfd3 	b.w	800d268 <_raise_r>
 800d2c2:	bf00      	nop
 800d2c4:	20000158 	.word	0x20000158

0800d2c8 <_kill_r>:
 800d2c8:	b538      	push	{r3, r4, r5, lr}
 800d2ca:	4d07      	ldr	r5, [pc, #28]	; (800d2e8 <_kill_r+0x20>)
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	4604      	mov	r4, r0
 800d2d0:	4608      	mov	r0, r1
 800d2d2:	4611      	mov	r1, r2
 800d2d4:	602b      	str	r3, [r5, #0]
 800d2d6:	f7f7 f8f5 	bl	80044c4 <_kill>
 800d2da:	1c43      	adds	r3, r0, #1
 800d2dc:	d102      	bne.n	800d2e4 <_kill_r+0x1c>
 800d2de:	682b      	ldr	r3, [r5, #0]
 800d2e0:	b103      	cbz	r3, 800d2e4 <_kill_r+0x1c>
 800d2e2:	6023      	str	r3, [r4, #0]
 800d2e4:	bd38      	pop	{r3, r4, r5, pc}
 800d2e6:	bf00      	nop
 800d2e8:	200012bc 	.word	0x200012bc

0800d2ec <_getpid_r>:
 800d2ec:	f7f7 b8e2 	b.w	80044b4 <_getpid>

0800d2f0 <_strtol_l.constprop.0>:
 800d2f0:	2b01      	cmp	r3, #1
 800d2f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2f6:	d001      	beq.n	800d2fc <_strtol_l.constprop.0+0xc>
 800d2f8:	2b24      	cmp	r3, #36	; 0x24
 800d2fa:	d906      	bls.n	800d30a <_strtol_l.constprop.0+0x1a>
 800d2fc:	f7fd ff32 	bl	800b164 <__errno>
 800d300:	2316      	movs	r3, #22
 800d302:	6003      	str	r3, [r0, #0]
 800d304:	2000      	movs	r0, #0
 800d306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d30a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800d3f0 <_strtol_l.constprop.0+0x100>
 800d30e:	460d      	mov	r5, r1
 800d310:	462e      	mov	r6, r5
 800d312:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d316:	f814 700c 	ldrb.w	r7, [r4, ip]
 800d31a:	f017 0708 	ands.w	r7, r7, #8
 800d31e:	d1f7      	bne.n	800d310 <_strtol_l.constprop.0+0x20>
 800d320:	2c2d      	cmp	r4, #45	; 0x2d
 800d322:	d132      	bne.n	800d38a <_strtol_l.constprop.0+0x9a>
 800d324:	782c      	ldrb	r4, [r5, #0]
 800d326:	2701      	movs	r7, #1
 800d328:	1cb5      	adds	r5, r6, #2
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d05b      	beq.n	800d3e6 <_strtol_l.constprop.0+0xf6>
 800d32e:	2b10      	cmp	r3, #16
 800d330:	d109      	bne.n	800d346 <_strtol_l.constprop.0+0x56>
 800d332:	2c30      	cmp	r4, #48	; 0x30
 800d334:	d107      	bne.n	800d346 <_strtol_l.constprop.0+0x56>
 800d336:	782c      	ldrb	r4, [r5, #0]
 800d338:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800d33c:	2c58      	cmp	r4, #88	; 0x58
 800d33e:	d14d      	bne.n	800d3dc <_strtol_l.constprop.0+0xec>
 800d340:	786c      	ldrb	r4, [r5, #1]
 800d342:	2310      	movs	r3, #16
 800d344:	3502      	adds	r5, #2
 800d346:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800d34a:	f108 38ff 	add.w	r8, r8, #4294967295
 800d34e:	f04f 0c00 	mov.w	ip, #0
 800d352:	fbb8 f9f3 	udiv	r9, r8, r3
 800d356:	4666      	mov	r6, ip
 800d358:	fb03 8a19 	mls	sl, r3, r9, r8
 800d35c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800d360:	f1be 0f09 	cmp.w	lr, #9
 800d364:	d816      	bhi.n	800d394 <_strtol_l.constprop.0+0xa4>
 800d366:	4674      	mov	r4, lr
 800d368:	42a3      	cmp	r3, r4
 800d36a:	dd24      	ble.n	800d3b6 <_strtol_l.constprop.0+0xc6>
 800d36c:	f1bc 0f00 	cmp.w	ip, #0
 800d370:	db1e      	blt.n	800d3b0 <_strtol_l.constprop.0+0xc0>
 800d372:	45b1      	cmp	r9, r6
 800d374:	d31c      	bcc.n	800d3b0 <_strtol_l.constprop.0+0xc0>
 800d376:	d101      	bne.n	800d37c <_strtol_l.constprop.0+0x8c>
 800d378:	45a2      	cmp	sl, r4
 800d37a:	db19      	blt.n	800d3b0 <_strtol_l.constprop.0+0xc0>
 800d37c:	fb06 4603 	mla	r6, r6, r3, r4
 800d380:	f04f 0c01 	mov.w	ip, #1
 800d384:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d388:	e7e8      	b.n	800d35c <_strtol_l.constprop.0+0x6c>
 800d38a:	2c2b      	cmp	r4, #43	; 0x2b
 800d38c:	bf04      	itt	eq
 800d38e:	782c      	ldrbeq	r4, [r5, #0]
 800d390:	1cb5      	addeq	r5, r6, #2
 800d392:	e7ca      	b.n	800d32a <_strtol_l.constprop.0+0x3a>
 800d394:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800d398:	f1be 0f19 	cmp.w	lr, #25
 800d39c:	d801      	bhi.n	800d3a2 <_strtol_l.constprop.0+0xb2>
 800d39e:	3c37      	subs	r4, #55	; 0x37
 800d3a0:	e7e2      	b.n	800d368 <_strtol_l.constprop.0+0x78>
 800d3a2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800d3a6:	f1be 0f19 	cmp.w	lr, #25
 800d3aa:	d804      	bhi.n	800d3b6 <_strtol_l.constprop.0+0xc6>
 800d3ac:	3c57      	subs	r4, #87	; 0x57
 800d3ae:	e7db      	b.n	800d368 <_strtol_l.constprop.0+0x78>
 800d3b0:	f04f 3cff 	mov.w	ip, #4294967295
 800d3b4:	e7e6      	b.n	800d384 <_strtol_l.constprop.0+0x94>
 800d3b6:	f1bc 0f00 	cmp.w	ip, #0
 800d3ba:	da05      	bge.n	800d3c8 <_strtol_l.constprop.0+0xd8>
 800d3bc:	2322      	movs	r3, #34	; 0x22
 800d3be:	6003      	str	r3, [r0, #0]
 800d3c0:	4646      	mov	r6, r8
 800d3c2:	b942      	cbnz	r2, 800d3d6 <_strtol_l.constprop.0+0xe6>
 800d3c4:	4630      	mov	r0, r6
 800d3c6:	e79e      	b.n	800d306 <_strtol_l.constprop.0+0x16>
 800d3c8:	b107      	cbz	r7, 800d3cc <_strtol_l.constprop.0+0xdc>
 800d3ca:	4276      	negs	r6, r6
 800d3cc:	2a00      	cmp	r2, #0
 800d3ce:	d0f9      	beq.n	800d3c4 <_strtol_l.constprop.0+0xd4>
 800d3d0:	f1bc 0f00 	cmp.w	ip, #0
 800d3d4:	d000      	beq.n	800d3d8 <_strtol_l.constprop.0+0xe8>
 800d3d6:	1e69      	subs	r1, r5, #1
 800d3d8:	6011      	str	r1, [r2, #0]
 800d3da:	e7f3      	b.n	800d3c4 <_strtol_l.constprop.0+0xd4>
 800d3dc:	2430      	movs	r4, #48	; 0x30
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d1b1      	bne.n	800d346 <_strtol_l.constprop.0+0x56>
 800d3e2:	2308      	movs	r3, #8
 800d3e4:	e7af      	b.n	800d346 <_strtol_l.constprop.0+0x56>
 800d3e6:	2c30      	cmp	r4, #48	; 0x30
 800d3e8:	d0a5      	beq.n	800d336 <_strtol_l.constprop.0+0x46>
 800d3ea:	230a      	movs	r3, #10
 800d3ec:	e7ab      	b.n	800d346 <_strtol_l.constprop.0+0x56>
 800d3ee:	bf00      	nop
 800d3f0:	0800d680 	.word	0x0800d680

0800d3f4 <_strtol_r>:
 800d3f4:	f7ff bf7c 	b.w	800d2f0 <_strtol_l.constprop.0>

0800d3f8 <__submore>:
 800d3f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3fc:	460c      	mov	r4, r1
 800d3fe:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800d400:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d404:	4299      	cmp	r1, r3
 800d406:	d11d      	bne.n	800d444 <__submore+0x4c>
 800d408:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d40c:	f7fe f878 	bl	800b500 <_malloc_r>
 800d410:	b918      	cbnz	r0, 800d41a <__submore+0x22>
 800d412:	f04f 30ff 	mov.w	r0, #4294967295
 800d416:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d41a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d41e:	63a3      	str	r3, [r4, #56]	; 0x38
 800d420:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800d424:	6360      	str	r0, [r4, #52]	; 0x34
 800d426:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800d42a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800d42e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800d432:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800d436:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800d43a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800d43e:	6020      	str	r0, [r4, #0]
 800d440:	2000      	movs	r0, #0
 800d442:	e7e8      	b.n	800d416 <__submore+0x1e>
 800d444:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800d446:	0077      	lsls	r7, r6, #1
 800d448:	463a      	mov	r2, r7
 800d44a:	f7ff fb6f 	bl	800cb2c <_realloc_r>
 800d44e:	4605      	mov	r5, r0
 800d450:	2800      	cmp	r0, #0
 800d452:	d0de      	beq.n	800d412 <__submore+0x1a>
 800d454:	eb00 0806 	add.w	r8, r0, r6
 800d458:	4601      	mov	r1, r0
 800d45a:	4632      	mov	r2, r6
 800d45c:	4640      	mov	r0, r8
 800d45e:	f7fd ffcd 	bl	800b3fc <memcpy>
 800d462:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800d466:	f8c4 8000 	str.w	r8, [r4]
 800d46a:	e7e9      	b.n	800d440 <__submore+0x48>

0800d46c <_fstat_r>:
 800d46c:	b538      	push	{r3, r4, r5, lr}
 800d46e:	4d07      	ldr	r5, [pc, #28]	; (800d48c <_fstat_r+0x20>)
 800d470:	2300      	movs	r3, #0
 800d472:	4604      	mov	r4, r0
 800d474:	4608      	mov	r0, r1
 800d476:	4611      	mov	r1, r2
 800d478:	602b      	str	r3, [r5, #0]
 800d47a:	f7f7 f882 	bl	8004582 <_fstat>
 800d47e:	1c43      	adds	r3, r0, #1
 800d480:	d102      	bne.n	800d488 <_fstat_r+0x1c>
 800d482:	682b      	ldr	r3, [r5, #0]
 800d484:	b103      	cbz	r3, 800d488 <_fstat_r+0x1c>
 800d486:	6023      	str	r3, [r4, #0]
 800d488:	bd38      	pop	{r3, r4, r5, pc}
 800d48a:	bf00      	nop
 800d48c:	200012bc 	.word	0x200012bc

0800d490 <_isatty_r>:
 800d490:	b538      	push	{r3, r4, r5, lr}
 800d492:	4d06      	ldr	r5, [pc, #24]	; (800d4ac <_isatty_r+0x1c>)
 800d494:	2300      	movs	r3, #0
 800d496:	4604      	mov	r4, r0
 800d498:	4608      	mov	r0, r1
 800d49a:	602b      	str	r3, [r5, #0]
 800d49c:	f7f7 f881 	bl	80045a2 <_isatty>
 800d4a0:	1c43      	adds	r3, r0, #1
 800d4a2:	d102      	bne.n	800d4aa <_isatty_r+0x1a>
 800d4a4:	682b      	ldr	r3, [r5, #0]
 800d4a6:	b103      	cbz	r3, 800d4aa <_isatty_r+0x1a>
 800d4a8:	6023      	str	r3, [r4, #0]
 800d4aa:	bd38      	pop	{r3, r4, r5, pc}
 800d4ac:	200012bc 	.word	0x200012bc

0800d4b0 <_malloc_usable_size_r>:
 800d4b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d4b4:	1f18      	subs	r0, r3, #4
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	bfbc      	itt	lt
 800d4ba:	580b      	ldrlt	r3, [r1, r0]
 800d4bc:	18c0      	addlt	r0, r0, r3
 800d4be:	4770      	bx	lr

0800d4c0 <_init>:
 800d4c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4c2:	bf00      	nop
 800d4c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d4c6:	bc08      	pop	{r3}
 800d4c8:	469e      	mov	lr, r3
 800d4ca:	4770      	bx	lr

0800d4cc <_fini>:
 800d4cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4ce:	bf00      	nop
 800d4d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d4d2:	bc08      	pop	{r3}
 800d4d4:	469e      	mov	lr, r3
 800d4d6:	4770      	bx	lr
