Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 04:08:55 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode3_exp/post_imp_drc.rpt
| Design       : mode3_exp
| Device       : xc7z020clg484-3
| Speed File   : -3
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: mode3_exp
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 49
+----------+----------+------------------------+------------+
| Rule     | Severity | Description            | Violations |
+----------+----------+------------------------+------------+
| DPIP-1   | Warning  | Input pipelining       | 16         |
| DPOP-2   | Warning  | MREG Output pipelining | 8          |
| PDRC-153 | Warning  | Gated clock check      | 24         |
| ZPS7-1   | Warning  | PS7 block required     | 1          |
+----------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP exp0/fpmult/u_FPMult/PrepModule/Mp input exp0/fpmult/u_FPMult/PrepModule/Mp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP exp0/fpmult/u_FPMult/PrepModule/Mp input exp0/fpmult/u_FPMult/PrepModule/Mp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP exp1/fpmult/u_FPMult/PrepModule/Mp input exp1/fpmult/u_FPMult/PrepModule/Mp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP exp1/fpmult/u_FPMult/PrepModule/Mp input exp1/fpmult/u_FPMult/PrepModule/Mp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP exp2/fpmult/u_FPMult/PrepModule/Mp input exp2/fpmult/u_FPMult/PrepModule/Mp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP exp2/fpmult/u_FPMult/PrepModule/Mp input exp2/fpmult/u_FPMult/PrepModule/Mp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP exp3/fpmult/u_FPMult/PrepModule/Mp input exp3/fpmult/u_FPMult/PrepModule/Mp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP exp3/fpmult/u_FPMult/PrepModule/Mp input exp3/fpmult/u_FPMult/PrepModule/Mp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP exp4/fpmult/u_FPMult/PrepModule/Mp input exp4/fpmult/u_FPMult/PrepModule/Mp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP exp4/fpmult/u_FPMult/PrepModule/Mp input exp4/fpmult/u_FPMult/PrepModule/Mp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP exp5/fpmult/u_FPMult/PrepModule/Mp input exp5/fpmult/u_FPMult/PrepModule/Mp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP exp5/fpmult/u_FPMult/PrepModule/Mp input exp5/fpmult/u_FPMult/PrepModule/Mp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP exp6/fpmult/u_FPMult/PrepModule/Mp input exp6/fpmult/u_FPMult/PrepModule/Mp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP exp6/fpmult/u_FPMult/PrepModule/Mp input exp6/fpmult/u_FPMult/PrepModule/Mp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP exp7/fpmult/u_FPMult/PrepModule/Mp input exp7/fpmult/u_FPMult/PrepModule/Mp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP exp7/fpmult/u_FPMult/PrepModule/Mp input exp7/fpmult/u_FPMult/PrepModule/Mp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP exp0/fpmult/u_FPMult/PrepModule/Mp multiplier stage exp0/fpmult/u_FPMult/PrepModule/Mp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP exp1/fpmult/u_FPMult/PrepModule/Mp multiplier stage exp1/fpmult/u_FPMult/PrepModule/Mp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP exp2/fpmult/u_FPMult/PrepModule/Mp multiplier stage exp2/fpmult/u_FPMult/PrepModule/Mp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP exp3/fpmult/u_FPMult/PrepModule/Mp multiplier stage exp3/fpmult/u_FPMult/PrepModule/Mp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP exp4/fpmult/u_FPMult/PrepModule/Mp multiplier stage exp4/fpmult/u_FPMult/PrepModule/Mp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP exp5/fpmult/u_FPMult/PrepModule/Mp multiplier stage exp5/fpmult/u_FPMult/PrepModule/Mp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP exp6/fpmult/u_FPMult/PrepModule/Mp multiplier stage exp6/fpmult/u_FPMult/PrepModule/Mp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP exp7/fpmult/u_FPMult/PrepModule/Mp multiplier stage exp7/fpmult/u_FPMult/PrepModule/Mp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net exp0/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2_n_0 is a gated clock net sourced by a combinational pin exp0/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2/O, cell exp0/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net exp0/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1_n_0 is a gated clock net sourced by a combinational pin exp0/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1/O, cell exp0/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net exp0/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2_n_0 is a gated clock net sourced by a combinational pin exp0/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2/O, cell exp0/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net exp1/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__0_n_0 is a gated clock net sourced by a combinational pin exp1/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__0/O, cell exp1/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net exp1/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__0_n_0 is a gated clock net sourced by a combinational pin exp1/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__0/O, cell exp1/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net exp1/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__0_n_0 is a gated clock net sourced by a combinational pin exp1/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__0/O, cell exp1/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net exp2/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__1_n_0 is a gated clock net sourced by a combinational pin exp2/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__1/O, cell exp2/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net exp2/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__1_n_0 is a gated clock net sourced by a combinational pin exp2/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__1/O, cell exp2/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net exp2/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__1_n_0 is a gated clock net sourced by a combinational pin exp2/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__1/O, cell exp2/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net exp3/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__2_n_0 is a gated clock net sourced by a combinational pin exp3/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__2/O, cell exp3/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net exp3/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__2_n_0 is a gated clock net sourced by a combinational pin exp3/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__2/O, cell exp3/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net exp3/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__2_n_0 is a gated clock net sourced by a combinational pin exp3/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__2/O, cell exp3/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net exp4/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__3_n_0 is a gated clock net sourced by a combinational pin exp4/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__3/O, cell exp4/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net exp4/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__3_n_0 is a gated clock net sourced by a combinational pin exp4/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__3/O, cell exp4/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net exp4/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__3_n_0 is a gated clock net sourced by a combinational pin exp4/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__3/O, cell exp4/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net exp5/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__4_n_0 is a gated clock net sourced by a combinational pin exp5/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__4/O, cell exp5/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net exp5/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__4_n_0 is a gated clock net sourced by a combinational pin exp5/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__4/O, cell exp5/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net exp5/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__4_n_0 is a gated clock net sourced by a combinational pin exp5/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__4/O, cell exp5/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net exp6/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__5_n_0 is a gated clock net sourced by a combinational pin exp6/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__5/O, cell exp6/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net exp6/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__5_n_0 is a gated clock net sourced by a combinational pin exp6/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__5/O, cell exp6/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net exp6/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__5_n_0 is a gated clock net sourced by a combinational pin exp6/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__5/O, cell exp6/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net exp7/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__6_n_0 is a gated clock net sourced by a combinational pin exp7/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__6/O, cell exp7/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[11]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net exp7/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__6_n_0 is a gated clock net sourced by a combinational pin exp7/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__6/O, cell exp7/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[16]_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net exp7/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__6_n_0 is a gated clock net sourced by a combinational pin exp7/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__6/O, cell exp7/fpsub/u_FPAddSub/NormalizeShift1/Lvl2_reg[7]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


