// Seed: 3348019721
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_14 = id_1;
  wire id_15;
endprogram
module module_1 (
    input wor id_0,
    output wor id_1,
    input logic id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wire id_5
    , id_8,
    input wor id_6
);
  logic id_9;
  wire  id_10;
  module_0(
      id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10
  );
  always id_8 <= id_2;
  assign id_9 = id_2;
  wire id_11;
endmodule
