
module mux_4x1_dataflow (x0,x1,x2,x3,s0,s1,y);
    input x0,x1,x2,x3,s1,s2;
    output y;

    assign y = (~s0 & ~s1) & x0 |
                (~s0 & s1)  & x1 |
                (s0 & ~s1)  & x2 |
                (s0 & s1)   & x3;
    
endmodule
