Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Jan 23 13:54:44 2025
| Host         : dragonlord-Legion-5-15ARH7H running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pipeline_top_timing_summary_routed.rpt -pb pipeline_top_timing_summary_routed.pb -rpx pipeline_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pipeline_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  128         
TIMING-16  Warning   Large setup violation                                      1000        
TIMING-18  Warning   Missing input or output delay                              5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.758    -8017.029                   5902                 5906        0.042        0.000                      0                 5906       -1.155     -451.155                     601                   880  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.758    -8017.029                   5902                 5906        0.042        0.000                      0                 5906       -1.155     -451.155                     601                   880  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         5902  Failing Endpoints,  Worst Slack       -5.758ns,  Total Violation    -8017.029ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :          601  Failing Endpoints,  Worst Slack       -1.155ns,  Total Violation     -451.155ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.758ns  (required time - arrival time)
  Source:                 memory/RD_M_R_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            execute/ALUResultE_R_reg_rep[0]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 2.787ns (42.954%)  route 3.701ns (57.046%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 5.876 - 1.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.676     5.344    memory/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  memory/RD_M_R_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.456     5.800 f  memory/RD_M_R_reg[1]_replica/Q
                         net (fo=4, routed)           0.675     6.475    memory/RD_M_R_reg[3]_2[1]_repN
    SLICE_X33Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  memory/sum0_carry_i_12/O
                         net (fo=1, routed)           0.800     7.398    execute/alu/sum0_carry__6_i_3
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.522 r  execute/alu/sum0_carry_i_9/O
                         net (fo=32, routed)          0.721     8.244    execute/alu/RD_E_R_reg[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  execute/alu/sum0_carry_i_8/O
                         net (fo=1, routed)           0.688     9.056    execute/alu/sum0_carry_i_8_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.712 r  execute/alu/sum0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.712    execute/alu/sum0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  execute/alu/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.826    execute/alu/sum0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  execute/alu/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.940    execute/alu/sum0_carry__1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  execute/alu/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.054    execute/alu/sum0_carry__2_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  execute/alu/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.168    execute/alu/sum0_carry__3_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  execute/alu/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.282    execute/alu/sum0_carry__4_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.396 r  execute/alu/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.396    execute/alu/sum0_carry__5_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.709 r  execute/alu/sum0_carry__6/O[3]
                         net (fo=2, routed)           0.464    11.173    execute/alu/slt
    SLICE_X34Y58         LUT3 (Prop_lut3_I0_O)        0.306    11.479 r  execute/alu/ALUResultE_R_rep[0]_i_1/O
                         net (fo=4, routed)           0.353    11.833    execute/alu_n_61
    SLICE_X35Y59         FDCE                                         r  execute/ALUResultE_R_reg_rep[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    L16                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     4.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.485     5.876    execute/clk_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  execute/ALUResultE_R_reg_rep[0]_rep__0/C
                         clock pessimism              0.277     6.153    
                         clock uncertainty           -0.035     6.118    
    SLICE_X35Y59         FDCE (Setup_fdce_C_D)       -0.043     6.075    execute/ALUResultE_R_reg_rep[0]_rep__0
  -------------------------------------------------------------------
                         required time                          6.075    
                         arrival time                         -11.833    
  -------------------------------------------------------------------
                         slack                                 -5.758    

Slack (VIOLATED) :        -5.757ns  (required time - arrival time)
  Source:                 memory/RD_M_R_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            execute/ALUResultE_R_reg_rep[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 2.787ns (42.954%)  route 3.701ns (57.046%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 5.877 - 1.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.676     5.344    memory/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  memory/RD_M_R_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.456     5.800 f  memory/RD_M_R_reg[1]_replica/Q
                         net (fo=4, routed)           0.675     6.475    memory/RD_M_R_reg[3]_2[1]_repN
    SLICE_X33Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  memory/sum0_carry_i_12/O
                         net (fo=1, routed)           0.800     7.398    execute/alu/sum0_carry__6_i_3
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.522 r  execute/alu/sum0_carry_i_9/O
                         net (fo=32, routed)          0.721     8.244    execute/alu/RD_E_R_reg[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  execute/alu/sum0_carry_i_8/O
                         net (fo=1, routed)           0.688     9.056    execute/alu/sum0_carry_i_8_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.712 r  execute/alu/sum0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.712    execute/alu/sum0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  execute/alu/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.826    execute/alu/sum0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  execute/alu/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.940    execute/alu/sum0_carry__1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  execute/alu/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.054    execute/alu/sum0_carry__2_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  execute/alu/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.168    execute/alu/sum0_carry__3_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  execute/alu/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.282    execute/alu/sum0_carry__4_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.396 r  execute/alu/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.396    execute/alu/sum0_carry__5_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.709 r  execute/alu/sum0_carry__6/O[3]
                         net (fo=2, routed)           0.464    11.173    execute/alu/slt
    SLICE_X34Y58         LUT3 (Prop_lut3_I0_O)        0.306    11.479 r  execute/alu/ALUResultE_R_rep[0]_i_1/O
                         net (fo=4, routed)           0.353    11.833    execute/alu_n_61
    SLICE_X35Y57         FDCE                                         r  execute/ALUResultE_R_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    L16                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     4.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.486     5.877    execute/clk_IBUF_BUFG
    SLICE_X35Y57         FDCE                                         r  execute/ALUResultE_R_reg_rep[0]/C
                         clock pessimism              0.277     6.154    
                         clock uncertainty           -0.035     6.119    
    SLICE_X35Y57         FDCE (Setup_fdce_C_D)       -0.043     6.076    execute/ALUResultE_R_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          6.076    
                         arrival time                         -11.833    
  -------------------------------------------------------------------
                         slack                                 -5.757    

Slack (VIOLATED) :        -5.617ns  (required time - arrival time)
  Source:                 memory/RD_M_R_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            execute/ALUResultE_R_reg_rep[0]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 2.787ns (43.900%)  route 3.561ns (56.100%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 5.877 - 1.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.676     5.344    memory/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  memory/RD_M_R_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.456     5.800 f  memory/RD_M_R_reg[1]_replica/Q
                         net (fo=4, routed)           0.675     6.475    memory/RD_M_R_reg[3]_2[1]_repN
    SLICE_X33Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  memory/sum0_carry_i_12/O
                         net (fo=1, routed)           0.800     7.398    execute/alu/sum0_carry__6_i_3
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.522 r  execute/alu/sum0_carry_i_9/O
                         net (fo=32, routed)          0.721     8.244    execute/alu/RD_E_R_reg[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  execute/alu/sum0_carry_i_8/O
                         net (fo=1, routed)           0.688     9.056    execute/alu/sum0_carry_i_8_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.712 r  execute/alu/sum0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.712    execute/alu/sum0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  execute/alu/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.826    execute/alu/sum0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  execute/alu/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.940    execute/alu/sum0_carry__1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  execute/alu/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.054    execute/alu/sum0_carry__2_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  execute/alu/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.168    execute/alu/sum0_carry__3_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  execute/alu/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.282    execute/alu/sum0_carry__4_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.396 r  execute/alu/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.396    execute/alu/sum0_carry__5_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.709 r  execute/alu/sum0_carry__6/O[3]
                         net (fo=2, routed)           0.464    11.173    execute/alu/slt
    SLICE_X34Y58         LUT3 (Prop_lut3_I0_O)        0.306    11.479 r  execute/alu/ALUResultE_R_rep[0]_i_1/O
                         net (fo=4, routed)           0.214    11.693    execute/alu_n_61
    SLICE_X35Y58         FDCE                                         r  execute/ALUResultE_R_reg_rep[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    L16                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     4.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.486     5.877    execute/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  execute/ALUResultE_R_reg_rep[0]_rep/C
                         clock pessimism              0.277     6.154    
                         clock uncertainty           -0.035     6.119    
    SLICE_X35Y58         FDCE (Setup_fdce_C_D)       -0.043     6.076    execute/ALUResultE_R_reg_rep[0]_rep
  -------------------------------------------------------------------
                         required time                          6.076    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                 -5.617    

Slack (VIOLATED) :        -5.365ns  (required time - arrival time)
  Source:                 memory/RD_M_R_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            execute/ALUResultE_R_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 2.691ns (43.614%)  route 3.479ns (56.386%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 5.877 - 1.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.676     5.344    memory/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  memory/RD_M_R_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.456     5.800 f  memory/RD_M_R_reg[1]_replica/Q
                         net (fo=4, routed)           0.675     6.475    memory/RD_M_R_reg[3]_2[1]_repN
    SLICE_X33Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  memory/sum0_carry_i_12/O
                         net (fo=1, routed)           0.800     7.398    execute/alu/sum0_carry__6_i_3
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.522 r  execute/alu/sum0_carry_i_9/O
                         net (fo=32, routed)          0.721     8.244    execute/alu/RD_E_R_reg[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  execute/alu/sum0_carry_i_8/O
                         net (fo=1, routed)           0.688     9.056    execute/alu/sum0_carry_i_8_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.712 r  execute/alu/sum0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.712    execute/alu/sum0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  execute/alu/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.826    execute/alu/sum0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  execute/alu/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.940    execute/alu/sum0_carry__1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  execute/alu/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.054    execute/alu/sum0_carry__2_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  execute/alu/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.168    execute/alu/sum0_carry__3_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  execute/alu/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.282    execute/alu/sum0_carry__4_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.616 r  execute/alu/sum0_carry__5/O[1]
                         net (fo=1, routed)           0.595    11.211    execute/alu/sum0_carry__5_n_6
    SLICE_X35Y58         LUT2 (Prop_lut2_I0_O)        0.303    11.514 r  execute/alu/ALUResultE_R[25]_i_1/O
                         net (fo=1, routed)           0.000    11.514    execute/alu_n_36
    SLICE_X35Y58         FDCE                                         r  execute/ALUResultE_R_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    L16                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     4.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.486     5.877    execute/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  execute/ALUResultE_R_reg[25]/C
                         clock pessimism              0.277     6.154    
                         clock uncertainty           -0.035     6.119    
    SLICE_X35Y58         FDCE (Setup_fdce_C_D)        0.031     6.150    execute/ALUResultE_R_reg[25]
  -------------------------------------------------------------------
                         required time                          6.150    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                 -5.365    

Slack (VIOLATED) :        -5.323ns  (required time - arrival time)
  Source:                 memory/RD_M_R_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            execute/ALUResultE_R_reg_rep[5]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 2.121ns (34.614%)  route 4.007ns (65.386%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 5.954 - 1.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.676     5.344    memory/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  memory/RD_M_R_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.456     5.800 f  memory/RD_M_R_reg[1]_replica/Q
                         net (fo=4, routed)           0.675     6.475    memory/RD_M_R_reg[3]_2[1]_repN
    SLICE_X33Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  memory/sum0_carry_i_12/O
                         net (fo=1, routed)           0.800     7.398    execute/alu/sum0_carry__6_i_3
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.522 r  execute/alu/sum0_carry_i_9/O
                         net (fo=32, routed)          0.721     8.244    execute/alu/RD_E_R_reg[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  execute/alu/sum0_carry_i_8/O
                         net (fo=1, routed)           0.688     9.056    execute/alu/sum0_carry_i_8_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.712 r  execute/alu/sum0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.712    execute/alu/sum0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.046 r  execute/alu/sum0_carry__0/O[1]
                         net (fo=1, routed)           0.511    10.557    execute/alu/sum0_carry__0_n_6
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.303    10.860 r  execute/alu/ALUResultE_R_rep[5]_i_1/O
                         net (fo=4, routed)           0.612    11.472    execute/alu_n_56
    SLICE_X36Y50         FDCE                                         r  execute/ALUResultE_R_reg_rep[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    L16                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     4.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.563     5.954    execute/clk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  execute/ALUResultE_R_reg_rep[5]_rep__0/C
                         clock pessimism              0.277     6.231    
                         clock uncertainty           -0.035     6.196    
    SLICE_X36Y50         FDCE (Setup_fdce_C_D)       -0.047     6.149    execute/ALUResultE_R_reg_rep[5]_rep__0
  -------------------------------------------------------------------
                         required time                          6.149    
                         arrival time                         -11.472    
  -------------------------------------------------------------------
                         slack                                 -5.323    

Slack (VIOLATED) :        -5.294ns  (required time - arrival time)
  Source:                 memory/RD_M_R_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            execute/ALUResultE_R_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 2.805ns (45.990%)  route 3.294ns (54.010%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 5.877 - 1.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.676     5.344    memory/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  memory/RD_M_R_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.456     5.800 f  memory/RD_M_R_reg[1]_replica/Q
                         net (fo=4, routed)           0.675     6.475    memory/RD_M_R_reg[3]_2[1]_repN
    SLICE_X33Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  memory/sum0_carry_i_12/O
                         net (fo=1, routed)           0.800     7.398    execute/alu/sum0_carry__6_i_3
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.522 r  execute/alu/sum0_carry_i_9/O
                         net (fo=32, routed)          0.721     8.244    execute/alu/RD_E_R_reg[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  execute/alu/sum0_carry_i_8/O
                         net (fo=1, routed)           0.688     9.056    execute/alu/sum0_carry_i_8_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.712 r  execute/alu/sum0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.712    execute/alu/sum0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  execute/alu/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.826    execute/alu/sum0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  execute/alu/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.940    execute/alu/sum0_carry__1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  execute/alu/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.054    execute/alu/sum0_carry__2_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  execute/alu/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.168    execute/alu/sum0_carry__3_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  execute/alu/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.282    execute/alu/sum0_carry__4_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.396 r  execute/alu/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.396    execute/alu/sum0_carry__5_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.730 r  execute/alu/sum0_carry__6/O[1]
                         net (fo=1, routed)           0.410    11.140    execute/alu/sum0_carry__6_n_6
    SLICE_X35Y58         LUT2 (Prop_lut2_I0_O)        0.303    11.443 r  execute/alu/ALUResultE_R[29]_i_1/O
                         net (fo=1, routed)           0.000    11.443    execute/alu_n_32
    SLICE_X35Y58         FDCE                                         r  execute/ALUResultE_R_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    L16                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     4.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.486     5.877    execute/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  execute/ALUResultE_R_reg[29]/C
                         clock pessimism              0.277     6.154    
                         clock uncertainty           -0.035     6.119    
    SLICE_X35Y58         FDCE (Setup_fdce_C_D)        0.031     6.150    execute/ALUResultE_R_reg[29]
  -------------------------------------------------------------------
                         required time                          6.150    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                 -5.294    

Slack (VIOLATED) :        -5.282ns  (required time - arrival time)
  Source:                 memory/RD_M_R_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            execute/ALUResultE_R_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 2.787ns (45.428%)  route 3.348ns (54.572%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 5.877 - 1.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.676     5.344    memory/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  memory/RD_M_R_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.456     5.800 f  memory/RD_M_R_reg[1]_replica/Q
                         net (fo=4, routed)           0.675     6.475    memory/RD_M_R_reg[3]_2[1]_repN
    SLICE_X33Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  memory/sum0_carry_i_12/O
                         net (fo=1, routed)           0.800     7.398    execute/alu/sum0_carry__6_i_3
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.522 r  execute/alu/sum0_carry_i_9/O
                         net (fo=32, routed)          0.721     8.244    execute/alu/RD_E_R_reg[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  execute/alu/sum0_carry_i_8/O
                         net (fo=1, routed)           0.688     9.056    execute/alu/sum0_carry_i_8_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.712 r  execute/alu/sum0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.712    execute/alu/sum0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  execute/alu/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.826    execute/alu/sum0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  execute/alu/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.940    execute/alu/sum0_carry__1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  execute/alu/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.054    execute/alu/sum0_carry__2_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  execute/alu/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.168    execute/alu/sum0_carry__3_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  execute/alu/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.282    execute/alu/sum0_carry__4_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.396 r  execute/alu/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.396    execute/alu/sum0_carry__5_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.709 r  execute/alu/sum0_carry__6/O[3]
                         net (fo=2, routed)           0.464    11.173    execute/alu/slt
    SLICE_X34Y58         LUT3 (Prop_lut3_I0_O)        0.306    11.479 r  execute/alu/ALUResultE_R_rep[0]_i_1/O
                         net (fo=4, routed)           0.000    11.479    execute/alu_n_61
    SLICE_X34Y58         FDCE                                         r  execute/ALUResultE_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    L16                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     4.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.486     5.877    execute/clk_IBUF_BUFG
    SLICE_X34Y58         FDCE                                         r  execute/ALUResultE_R_reg[0]/C
                         clock pessimism              0.277     6.154    
                         clock uncertainty           -0.035     6.119    
    SLICE_X34Y58         FDCE (Setup_fdce_C_D)        0.079     6.198    execute/ALUResultE_R_reg[0]
  -------------------------------------------------------------------
                         required time                          6.198    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                 -5.282    

Slack (VIOLATED) :        -5.233ns  (required time - arrival time)
  Source:                 memory/RD_M_R_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            execute/ALUResultE_R_reg_rep[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 2.025ns (33.969%)  route 3.936ns (66.031%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 5.878 - 1.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.676     5.344    memory/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  memory/RD_M_R_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.456     5.800 f  memory/RD_M_R_reg[1]_replica/Q
                         net (fo=4, routed)           0.675     6.475    memory/RD_M_R_reg[3]_2[1]_repN
    SLICE_X33Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  memory/sum0_carry_i_12/O
                         net (fo=1, routed)           0.800     7.398    execute/alu/sum0_carry__6_i_3
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.522 r  execute/alu/sum0_carry_i_9/O
                         net (fo=32, routed)          0.721     8.244    execute/alu/RD_E_R_reg[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  execute/alu/sum0_carry_i_8/O
                         net (fo=1, routed)           0.688     9.056    execute/alu/sum0_carry_i_8_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.712 r  execute/alu/sum0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.712    execute/alu/sum0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.951 r  execute/alu/sum0_carry__0/O[2]
                         net (fo=1, routed)           0.471    10.422    execute/alu/sum0_carry__0_n_5
    SLICE_X31Y50         LUT2 (Prop_lut2_I0_O)        0.302    10.724 r  execute/alu/ALUResultE_R_rep[6]_i_1/O
                         net (fo=4, routed)           0.581    11.306    execute/alu_n_55
    SLICE_X31Y50         FDCE                                         r  execute/ALUResultE_R_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    L16                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     4.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.487     5.878    execute/clk_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  execute/ALUResultE_R_reg_rep[6]/C
                         clock pessimism              0.277     6.155    
                         clock uncertainty           -0.035     6.120    
    SLICE_X31Y50         FDCE (Setup_fdce_C_D)       -0.047     6.073    execute/ALUResultE_R_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                 -5.233    

Slack (VIOLATED) :        -5.225ns  (required time - arrival time)
  Source:                 memory/RD_M_R_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            execute/ALUResultE_R_reg_rep[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 2.121ns (35.289%)  route 3.889ns (64.711%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 5.955 - 1.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.676     5.344    memory/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  memory/RD_M_R_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.456     5.800 f  memory/RD_M_R_reg[1]_replica/Q
                         net (fo=4, routed)           0.675     6.475    memory/RD_M_R_reg[3]_2[1]_repN
    SLICE_X33Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  memory/sum0_carry_i_12/O
                         net (fo=1, routed)           0.800     7.398    execute/alu/sum0_carry__6_i_3
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.522 r  execute/alu/sum0_carry_i_9/O
                         net (fo=32, routed)          0.721     8.244    execute/alu/RD_E_R_reg[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  execute/alu/sum0_carry_i_8/O
                         net (fo=1, routed)           0.688     9.056    execute/alu/sum0_carry_i_8_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.712 r  execute/alu/sum0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.712    execute/alu/sum0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.046 r  execute/alu/sum0_carry__0/O[1]
                         net (fo=1, routed)           0.511    10.557    execute/alu/sum0_carry__0_n_6
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.303    10.860 r  execute/alu/ALUResultE_R_rep[5]_i_1/O
                         net (fo=4, routed)           0.495    11.355    execute/alu_n_56
    SLICE_X41Y50         FDCE                                         r  execute/ALUResultE_R_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    L16                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     4.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.564     5.955    execute/clk_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  execute/ALUResultE_R_reg_rep[5]/C
                         clock pessimism              0.277     6.232    
                         clock uncertainty           -0.035     6.197    
    SLICE_X41Y50         FDCE (Setup_fdce_C_D)       -0.067     6.130    execute/ALUResultE_R_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          6.130    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                 -5.225    

Slack (VIOLATED) :        -5.218ns  (required time - arrival time)
  Source:                 memory/RD_M_R_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            execute/ALUResultE_R_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 2.709ns (44.973%)  route 3.315ns (55.027%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 5.877 - 1.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.676     5.344    memory/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  memory/RD_M_R_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.456     5.800 f  memory/RD_M_R_reg[1]_replica/Q
                         net (fo=4, routed)           0.675     6.475    memory/RD_M_R_reg[3]_2[1]_repN
    SLICE_X33Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  memory/sum0_carry_i_12/O
                         net (fo=1, routed)           0.800     7.398    execute/alu/sum0_carry__6_i_3
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.522 r  execute/alu/sum0_carry_i_9/O
                         net (fo=32, routed)          0.721     8.244    execute/alu/RD_E_R_reg[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  execute/alu/sum0_carry_i_8/O
                         net (fo=1, routed)           0.688     9.056    execute/alu/sum0_carry_i_8_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.712 r  execute/alu/sum0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.712    execute/alu/sum0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  execute/alu/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.826    execute/alu/sum0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  execute/alu/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.940    execute/alu/sum0_carry__1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  execute/alu/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.054    execute/alu/sum0_carry__2_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  execute/alu/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.168    execute/alu/sum0_carry__3_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  execute/alu/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.282    execute/alu/sum0_carry__4_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.396 r  execute/alu/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.396    execute/alu/sum0_carry__5_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.635 r  execute/alu/sum0_carry__6/O[2]
                         net (fo=1, routed)           0.431    11.066    execute/alu/sum0_carry__6_n_5
    SLICE_X35Y57         LUT2 (Prop_lut2_I0_O)        0.302    11.368 r  execute/alu/ALUResultE_R[30]_i_1/O
                         net (fo=1, routed)           0.000    11.368    execute/alu_n_31
    SLICE_X35Y57         FDCE                                         r  execute/ALUResultE_R_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    L16                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     4.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.486     5.877    execute/clk_IBUF_BUFG
    SLICE_X35Y57         FDCE                                         r  execute/ALUResultE_R_reg[30]/C
                         clock pessimism              0.277     6.154    
                         clock uncertainty           -0.035     6.119    
    SLICE_X35Y57         FDCE (Setup_fdce_C_D)        0.031     6.150    execute/ALUResultE_R_reg[30]
  -------------------------------------------------------------------
                         required time                          6.150    
                         arrival time                         -11.368    
  -------------------------------------------------------------------
                         slack                                 -5.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 decode/MemWriteD_R_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            execute/MemWriteE_R_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.093%)  route 0.239ns (62.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.594     1.506    decode/clk_IBUF_BUFG
    SLICE_X41Y43         FDCE                                         r  decode/MemWriteD_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  decode/MemWriteD_R_reg/Q
                         net (fo=1, routed)           0.239     1.886    execute/MemWriteD_R
    SLICE_X39Y50         FDCE                                         r  execute/MemWriteE_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.857     2.016    execute/clk_IBUF_BUFG
    SLICE_X39Y50         FDCE                                         r  execute/MemWriteE_R_reg/C
                         clock pessimism             -0.247     1.769    
    SLICE_X39Y50         FDCE (Hold_fdce_C_D)         0.075     1.844    execute/MemWriteE_R_reg
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 memory/ALUResultM_R_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            decode/registerFile/x_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.374%)  route 0.253ns (57.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.593     1.505    memory/clk_IBUF_BUFG
    SLICE_X36Y48         FDCE                                         r  memory/ALUResultM_R_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  memory/ALUResultM_R_reg[9]/Q
                         net (fo=2, routed)           0.129     1.774    memory/ALUResultM_R[9]
    SLICE_X36Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.819 r  memory/x_reg_r1_0_31_6_11_i_3/O
                         net (fo=4, routed)           0.124     1.944    decode/registerFile/x_reg_r1_0_31_6_11/DIB1
    SLICE_X38Y50         RAMD32                                       r  decode/registerFile/x_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.857     2.016    decode/registerFile/x_reg_r1_0_31_6_11/WCLK
    SLICE_X38Y50         RAMD32                                       r  decode/registerFile/x_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.247     1.769    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.893    decode/registerFile/x_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 execute/WriteDataE_R_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            memory/data_memory/data_memory_reg_0_255_13_13/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.834%)  route 0.335ns (67.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.560     1.472    execute/clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  execute/WriteDataE_R_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  execute/WriteDataE_R_reg[13]/Q
                         net (fo=16, routed)          0.335     1.971    memory/data_memory/data_memory_reg_0_255_13_13/D
    SLICE_X34Y47         RAMS64E                                      r  memory/data_memory/data_memory_reg_0_255_13_13/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.835     1.994    memory/data_memory/data_memory_reg_0_255_13_13/WCLK
    SLICE_X34Y47         RAMS64E                                      r  memory/data_memory/data_memory_reg_0_255_13_13/RAMS64E_D/CLK
                         clock pessimism             -0.247     1.747    
    SLICE_X34Y47         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.891    memory/data_memory/data_memory_reg_0_255_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 memory/ALUResultM_R_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            decode/registerFile/x_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.209ns (41.282%)  route 0.297ns (58.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.559     1.471    memory/clk_IBUF_BUFG
    SLICE_X32Y54         FDCE                                         r  memory/ALUResultM_R_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  memory/ALUResultM_R_reg[8]/Q
                         net (fo=2, routed)           0.064     1.699    memory/ALUResultM_R[8]
    SLICE_X33Y54         LUT3 (Prop_lut3_I2_O)        0.045     1.744 r  memory/x_reg_r1_0_31_6_11_i_4/O
                         net (fo=5, routed)           0.233     1.977    decode/registerFile/x_reg_r2_0_31_6_11/DIB0
    SLICE_X34Y49         RAMD32                                       r  decode/registerFile/x_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.835     1.994    decode/registerFile/x_reg_r2_0_31_6_11/WCLK
    SLICE_X34Y49         RAMD32                                       r  decode/registerFile/x_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.247     1.747    
    SLICE_X34Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.893    decode/registerFile/x_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 execute/WriteDataE_R_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            memory/data_memory/data_memory_reg_512_767_8_8/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.309%)  route 0.123ns (46.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.564     1.476    execute/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  execute/WriteDataE_R_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  execute/WriteDataE_R_reg[8]/Q
                         net (fo=16, routed)          0.123     1.740    memory/data_memory/data_memory_reg_512_767_8_8/D
    SLICE_X34Y40         RAMS64E                                      r  memory/data_memory/data_memory_reg_512_767_8_8/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.833     1.992    memory/data_memory/data_memory_reg_512_767_8_8/WCLK
    SLICE_X34Y40         RAMS64E                                      r  memory/data_memory/data_memory_reg_512_767_8_8/RAMS64E_D/CLK
                         clock pessimism             -0.480     1.512    
    SLICE_X34Y40         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.656    memory/data_memory/data_memory_reg_512_767_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 memory/RD_M_R_reg[3]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            decode/registerFile/x_reg_r2_0_31_12_17/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.864%)  route 0.213ns (60.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.586     1.498    memory/clk_IBUF_BUFG
    SLICE_X39Y54         FDCE                                         r  memory/RD_M_R_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  memory/RD_M_R_reg[3]_replica_1/Q
                         net (fo=52, routed)          0.213     1.852    decode/registerFile/x_reg_r2_0_31_12_17/ADDRD3
    SLICE_X38Y53         RAMD32                                       r  decode/registerFile/x_reg_r2_0_31_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.856     2.015    decode/registerFile/x_reg_r2_0_31_12_17/WCLK
    SLICE_X38Y53         RAMD32                                       r  decode/registerFile/x_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.501     1.514    
    SLICE_X38Y53         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.754    decode/registerFile/x_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 memory/RD_M_R_reg[3]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            decode/registerFile/x_reg_r2_0_31_12_17/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.864%)  route 0.213ns (60.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.586     1.498    memory/clk_IBUF_BUFG
    SLICE_X39Y54         FDCE                                         r  memory/RD_M_R_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  memory/RD_M_R_reg[3]_replica_1/Q
                         net (fo=52, routed)          0.213     1.852    decode/registerFile/x_reg_r2_0_31_12_17/ADDRD3
    SLICE_X38Y53         RAMD32                                       r  decode/registerFile/x_reg_r2_0_31_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.856     2.015    decode/registerFile/x_reg_r2_0_31_12_17/WCLK
    SLICE_X38Y53         RAMD32                                       r  decode/registerFile/x_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.501     1.514    
    SLICE_X38Y53         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.754    decode/registerFile/x_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 memory/RD_M_R_reg[3]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            decode/registerFile/x_reg_r2_0_31_12_17/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.864%)  route 0.213ns (60.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.586     1.498    memory/clk_IBUF_BUFG
    SLICE_X39Y54         FDCE                                         r  memory/RD_M_R_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  memory/RD_M_R_reg[3]_replica_1/Q
                         net (fo=52, routed)          0.213     1.852    decode/registerFile/x_reg_r2_0_31_12_17/ADDRD3
    SLICE_X38Y53         RAMD32                                       r  decode/registerFile/x_reg_r2_0_31_12_17/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.856     2.015    decode/registerFile/x_reg_r2_0_31_12_17/WCLK
    SLICE_X38Y53         RAMD32                                       r  decode/registerFile/x_reg_r2_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.501     1.514    
    SLICE_X38Y53         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.754    decode/registerFile/x_reg_r2_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 memory/RD_M_R_reg[3]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            decode/registerFile/x_reg_r2_0_31_12_17/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.864%)  route 0.213ns (60.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.586     1.498    memory/clk_IBUF_BUFG
    SLICE_X39Y54         FDCE                                         r  memory/RD_M_R_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  memory/RD_M_R_reg[3]_replica_1/Q
                         net (fo=52, routed)          0.213     1.852    decode/registerFile/x_reg_r2_0_31_12_17/ADDRD3
    SLICE_X38Y53         RAMD32                                       r  decode/registerFile/x_reg_r2_0_31_12_17/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.856     2.015    decode/registerFile/x_reg_r2_0_31_12_17/WCLK
    SLICE_X38Y53         RAMD32                                       r  decode/registerFile/x_reg_r2_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.501     1.514    
    SLICE_X38Y53         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.754    decode/registerFile/x_reg_r2_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 memory/RD_M_R_reg[3]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            decode/registerFile/x_reg_r2_0_31_12_17/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.864%)  route 0.213ns (60.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.586     1.498    memory/clk_IBUF_BUFG
    SLICE_X39Y54         FDCE                                         r  memory/RD_M_R_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  memory/RD_M_R_reg[3]_replica_1/Q
                         net (fo=52, routed)          0.213     1.852    decode/registerFile/x_reg_r2_0_31_12_17/ADDRD3
    SLICE_X38Y53         RAMD32                                       r  decode/registerFile/x_reg_r2_0_31_12_17/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.856     2.015    decode/registerFile/x_reg_r2_0_31_12_17/WCLK
    SLICE_X38Y53         RAMD32                                       r  decode/registerFile/x_reg_r2_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.501     1.514    
    SLICE_X38Y53         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.754    decode/registerFile/x_reg_r2_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         1.000       -1.155     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         1.000       0.000      SLICE_X37Y53    flag_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         1.000       0.000      SLICE_X35Y43    decode/ALUControlD_R_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         1.000       0.000      SLICE_X35Y47    decode/ALUSrcD_R_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         1.000       0.000      SLICE_X43Y47    decode/Imm_Ext_D_R_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         1.000       0.000      SLICE_X37Y48    decode/Imm_Ext_D_R_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         1.000       0.000      SLICE_X36Y48    decode/Imm_Ext_D_R_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         1.000       0.000      SLICE_X39Y49    decode/Imm_Ext_D_R_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         1.000       0.000      SLICE_X41Y43    decode/MemWriteD_R_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         1.000       0.000      SLICE_X35Y42    decode/RD1_D_R_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         0.500       -0.750     SLICE_X34Y50    decode/registerFile/x_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         0.500       -0.750     SLICE_X34Y50    decode/registerFile/x_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         0.500       -0.750     SLICE_X34Y50    decode/registerFile/x_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         0.500       -0.750     SLICE_X34Y50    decode/registerFile/x_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         0.500       -0.750     SLICE_X34Y50    decode/registerFile/x_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         0.500       -0.750     SLICE_X34Y50    decode/registerFile/x_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         0.500       -0.750     SLICE_X34Y50    decode/registerFile/x_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         0.500       -0.750     SLICE_X34Y50    decode/registerFile/x_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         0.500       -0.750     SLICE_X34Y50    decode/registerFile/x_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         0.500       -0.750     SLICE_X34Y50    decode/registerFile/x_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         0.500       -0.750     SLICE_X34Y50    decode/registerFile/x_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         0.500       -0.750     SLICE_X34Y50    decode/registerFile/x_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         0.500       -0.750     SLICE_X34Y50    decode/registerFile/x_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         0.500       -0.750     SLICE_X34Y50    decode/registerFile/x_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         0.500       -0.750     SLICE_X34Y50    decode/registerFile/x_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         0.500       -0.750     SLICE_X34Y50    decode/registerFile/x_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         0.500       -0.750     SLICE_X34Y50    decode/registerFile/x_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         0.500       -0.750     SLICE_X34Y50    decode/registerFile/x_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         0.500       -0.750     SLICE_X34Y50    decode/registerFile/x_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         0.500       -0.750     SLICE_X34Y50    decode/registerFile/x_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 next
                            (input port)
  Destination:            Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.279ns  (logic 5.334ns (51.891%)  route 4.945ns (48.109%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  next (IN)
                         net (fo=0)                   0.000     0.000    next
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  next_IBUF_inst/O
                         net (fo=2, routed)           1.403     2.931    next_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.049 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.542     6.591    Result_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         3.687    10.279 r  Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.279    Result[2]
    G14                                                               r  Result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next
                            (input port)
  Destination:            Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.797ns  (logic 5.162ns (52.690%)  route 4.635ns (47.310%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  next (IN)
                         net (fo=0)                   0.000     0.000    next
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  next_IBUF_inst/O
                         net (fo=2, routed)           1.403     2.931    memory/next_IBUF
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.055 r  memory/Result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.232     6.287    Result_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510     9.797 r  Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.797    Result[3]
    D18                                                               r  Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next
                            (input port)
  Destination:            Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.858ns  (logic 5.387ns (60.821%)  route 3.470ns (39.179%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  next (IN)
                         net (fo=0)                   0.000     0.000    next
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  next_IBUF_inst/O
                         net (fo=2, routed)           1.403     2.931    next_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.049 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.067     5.116    Result_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         3.741     8.858 r  Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.858    Result[1]
    M15                                                               r  Result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next
                            (input port)
  Destination:            Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.850ns  (logic 5.379ns (60.782%)  route 3.471ns (39.218%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  next (IN)
                         net (fo=0)                   0.000     0.000    next
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  next_IBUF_inst/O
                         net (fo=2, routed)           1.403     2.931    next_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.049 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.068     5.117    Result_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.733     8.850 r  Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.850    Result[0]
    M14                                                               r  Result[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 next
                            (input port)
  Destination:            Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.699ns  (logic 1.638ns (60.664%)  route 1.062ns (39.336%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  next (IN)
                         net (fo=0)                   0.000     0.000    next
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  next_IBUF_inst/O
                         net (fo=2, routed)           0.565     0.861    next_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.048     0.909 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.497     1.405    Result_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.294     2.699 r  Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.699    Result[0]
    M14                                                               r  Result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next
                            (input port)
  Destination:            Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.704ns  (logic 1.645ns (60.857%)  route 1.058ns (39.143%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  next (IN)
                         net (fo=0)                   0.000     0.000    next
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  next_IBUF_inst/O
                         net (fo=2, routed)           0.565     0.861    next_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.048     0.909 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.493     1.402    Result_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         1.302     2.704 r  Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.704    Result[1]
    M15                                                               r  Result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next
                            (input port)
  Destination:            Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.089ns  (logic 1.551ns (50.218%)  route 1.538ns (49.782%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  next (IN)
                         net (fo=0)                   0.000     0.000    next
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  next_IBUF_inst/O
                         net (fo=2, routed)           0.565     0.861    memory/next_IBUF
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.906 r  memory/Result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.973     1.879    Result_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     3.089 r  Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.089    Result[3]
    D18                                                               r  Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next
                            (input port)
  Destination:            Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.308ns  (logic 1.592ns (48.132%)  route 1.716ns (51.868%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  next (IN)
                         net (fo=0)                   0.000     0.000    next
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  next_IBUF_inst/O
                         net (fo=2, routed)           0.565     0.861    next_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.048     0.909 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.151     2.059    Result_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         1.249     3.308 r  Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.308    Result[2]
    G14                                                               r  Result[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.853ns  (logic 4.295ns (48.521%)  route 4.557ns (51.479%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.738     5.406    clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDCE (Prop_fdce_C_Q)         0.456     5.862 r  flag_reg/Q
                         net (fo=3, routed)           1.016     6.878    flag_reg_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.152     7.030 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.542    10.572    Result_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         3.687    14.259 r  Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.259    Result[2]
    G14                                                               r  Result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/ReadDataM_R_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.707ns  (logic 4.090ns (46.970%)  route 4.618ns (53.030%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.675     5.343    memory/clk_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  memory/ReadDataM_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.456     5.799 r  memory/ReadDataM_R_reg[3]/Q
                         net (fo=2, routed)           1.386     7.185    memory/ReadDataM_R[3]
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.309 r  memory/Result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.232    10.541    Result_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    14.051 r  Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.051    Result[3]
    D18                                                               r  Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.432ns  (logic 4.349ns (58.520%)  route 3.083ns (41.480%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.738     5.406    clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDCE (Prop_fdce_C_Q)         0.456     5.862 r  flag_reg/Q
                         net (fo=3, routed)           1.016     6.878    flag_reg_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.152     7.030 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.067     9.097    Result_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         3.741    12.838 r  Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.838    Result[1]
    M15                                                               r  Result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.424ns  (logic 4.341ns (58.472%)  route 3.083ns (41.528%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.738     5.406    clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDCE (Prop_fdce_C_Q)         0.456     5.862 r  flag_reg/Q
                         net (fo=3, routed)           1.016     6.878    flag_reg_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.152     7.030 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.068     9.097    Result_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.733    12.831 r  Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.831    Result[0]
    M14                                                               r  Result[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.479ns (62.959%)  route 0.870ns (37.041%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.586     1.498    clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  flag_reg/Q
                         net (fo=3, routed)           0.374     2.012    flag_reg_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.044     2.056 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.497     2.553    Result_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.294     3.847 r  Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.847    Result[0]
    M14                                                               r  Result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.487ns (63.175%)  route 0.867ns (36.825%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.586     1.498    clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  flag_reg/Q
                         net (fo=3, routed)           0.374     2.012    flag_reg_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.044     2.056 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.493     2.550    Result_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         1.302     3.851 r  Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.851    Result[1]
    M15                                                               r  Result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory/ALUResultM_R_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.711ns  (logic 1.397ns (51.534%)  route 1.314ns (48.466%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.565     1.477    memory/clk_IBUF_BUFG
    SLICE_X33Y46         FDCE                                         r  memory/ALUResultM_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  memory/ALUResultM_R_reg[3]/Q
                         net (fo=2, routed)           0.341     1.959    memory/ALUResultM_R[3]
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.045     2.004 r  memory/Result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.973     2.977    Result_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     4.187 r  Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.187    Result[3]
    D18                                                               r  Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.958ns  (logic 1.434ns (48.470%)  route 1.524ns (51.530%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.586     1.498    clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  flag_reg/Q
                         net (fo=3, routed)           0.374     2.012    flag_reg_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.044     2.056 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.151     3.207    Result_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         1.249     4.456 r  Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.456    Result[2]
    G14                                                               r  Result[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           497 Endpoints
Min Delay           497 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            execute/ALUResultE_R_reg_rep[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.439ns  (logic 3.783ns (33.075%)  route 7.655ns (66.925%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=132, routed)         4.833     6.286    memory/rst_IBUF
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.410 f  memory/WriteDataE_R[31]_i_9/O
                         net (fo=3, routed)           0.595     7.005    execute/alu/sum0_carry__6_i_3_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.129 r  execute/alu/sum0_carry_i_9/O
                         net (fo=32, routed)          0.721     7.850    execute/alu/RD_E_R_reg[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.974 r  execute/alu/sum0_carry_i_8/O
                         net (fo=1, routed)           0.688     8.662    execute/alu/sum0_carry_i_8_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.318 r  execute/alu/sum0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.318    execute/alu/sum0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  execute/alu/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.432    execute/alu/sum0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  execute/alu/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.546    execute/alu/sum0_carry__1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  execute/alu/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.660    execute/alu/sum0_carry__2_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  execute/alu/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.774    execute/alu/sum0_carry__3_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.888 r  execute/alu/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.888    execute/alu/sum0_carry__4_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.002 r  execute/alu/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.002    execute/alu/sum0_carry__5_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.315 r  execute/alu/sum0_carry__6/O[3]
                         net (fo=2, routed)           0.464    10.779    execute/alu/slt
    SLICE_X34Y58         LUT3 (Prop_lut3_I0_O)        0.306    11.085 r  execute/alu/ALUResultE_R_rep[0]_i_1/O
                         net (fo=4, routed)           0.353    11.439    execute/alu_n_61
    SLICE_X35Y57         FDCE                                         r  execute/ALUResultE_R_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.486     4.877    execute/clk_IBUF_BUFG
    SLICE_X35Y57         FDCE                                         r  execute/ALUResultE_R_reg_rep[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            execute/ALUResultE_R_reg_rep[0]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.439ns  (logic 3.783ns (33.075%)  route 7.655ns (66.925%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=132, routed)         4.833     6.286    memory/rst_IBUF
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.410 f  memory/WriteDataE_R[31]_i_9/O
                         net (fo=3, routed)           0.595     7.005    execute/alu/sum0_carry__6_i_3_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.129 r  execute/alu/sum0_carry_i_9/O
                         net (fo=32, routed)          0.721     7.850    execute/alu/RD_E_R_reg[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.974 r  execute/alu/sum0_carry_i_8/O
                         net (fo=1, routed)           0.688     8.662    execute/alu/sum0_carry_i_8_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.318 r  execute/alu/sum0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.318    execute/alu/sum0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  execute/alu/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.432    execute/alu/sum0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  execute/alu/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.546    execute/alu/sum0_carry__1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  execute/alu/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.660    execute/alu/sum0_carry__2_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  execute/alu/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.774    execute/alu/sum0_carry__3_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.888 r  execute/alu/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.888    execute/alu/sum0_carry__4_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.002 r  execute/alu/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.002    execute/alu/sum0_carry__5_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.315 r  execute/alu/sum0_carry__6/O[3]
                         net (fo=2, routed)           0.464    10.779    execute/alu/slt
    SLICE_X34Y58         LUT3 (Prop_lut3_I0_O)        0.306    11.085 r  execute/alu/ALUResultE_R_rep[0]_i_1/O
                         net (fo=4, routed)           0.353    11.439    execute/alu_n_61
    SLICE_X35Y59         FDCE                                         r  execute/ALUResultE_R_reg_rep[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.485     4.876    execute/clk_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  execute/ALUResultE_R_reg_rep[0]_rep__0/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            execute/ALUResultE_R_reg_rep[0]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.299ns  (logic 3.783ns (33.485%)  route 7.515ns (66.515%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=132, routed)         4.833     6.286    memory/rst_IBUF
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.410 f  memory/WriteDataE_R[31]_i_9/O
                         net (fo=3, routed)           0.595     7.005    execute/alu/sum0_carry__6_i_3_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.129 r  execute/alu/sum0_carry_i_9/O
                         net (fo=32, routed)          0.721     7.850    execute/alu/RD_E_R_reg[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.974 r  execute/alu/sum0_carry_i_8/O
                         net (fo=1, routed)           0.688     8.662    execute/alu/sum0_carry_i_8_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.318 r  execute/alu/sum0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.318    execute/alu/sum0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  execute/alu/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.432    execute/alu/sum0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  execute/alu/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.546    execute/alu/sum0_carry__1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  execute/alu/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.660    execute/alu/sum0_carry__2_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  execute/alu/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.774    execute/alu/sum0_carry__3_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.888 r  execute/alu/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.888    execute/alu/sum0_carry__4_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.002 r  execute/alu/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.002    execute/alu/sum0_carry__5_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.315 r  execute/alu/sum0_carry__6/O[3]
                         net (fo=2, routed)           0.464    10.779    execute/alu/slt
    SLICE_X34Y58         LUT3 (Prop_lut3_I0_O)        0.306    11.085 r  execute/alu/ALUResultE_R_rep[0]_i_1/O
                         net (fo=4, routed)           0.214    11.299    execute/alu_n_61
    SLICE_X35Y58         FDCE                                         r  execute/ALUResultE_R_reg_rep[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.486     4.877    execute/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  execute/ALUResultE_R_reg_rep[0]_rep/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            execute/ALUResultE_R_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.120ns  (logic 3.687ns (33.158%)  route 7.433ns (66.842%))
  Logic Levels:           12  (CARRY4=7 IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=132, routed)         4.833     6.286    memory/rst_IBUF
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.410 f  memory/WriteDataE_R[31]_i_9/O
                         net (fo=3, routed)           0.595     7.005    execute/alu/sum0_carry__6_i_3_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.129 r  execute/alu/sum0_carry_i_9/O
                         net (fo=32, routed)          0.721     7.850    execute/alu/RD_E_R_reg[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.974 r  execute/alu/sum0_carry_i_8/O
                         net (fo=1, routed)           0.688     8.662    execute/alu/sum0_carry_i_8_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.318 r  execute/alu/sum0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.318    execute/alu/sum0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  execute/alu/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.432    execute/alu/sum0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  execute/alu/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.546    execute/alu/sum0_carry__1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  execute/alu/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.660    execute/alu/sum0_carry__2_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  execute/alu/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.774    execute/alu/sum0_carry__3_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.888 r  execute/alu/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.888    execute/alu/sum0_carry__4_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.222 r  execute/alu/sum0_carry__5/O[1]
                         net (fo=1, routed)           0.595    10.817    execute/alu/sum0_carry__5_n_6
    SLICE_X35Y58         LUT2 (Prop_lut2_I0_O)        0.303    11.120 r  execute/alu/ALUResultE_R[25]_i_1/O
                         net (fo=1, routed)           0.000    11.120    execute/alu_n_36
    SLICE_X35Y58         FDCE                                         r  execute/ALUResultE_R_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.486     4.877    execute/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  execute/ALUResultE_R_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            execute/ALUResultE_R_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.085ns  (logic 3.783ns (34.130%)  route 7.302ns (65.870%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=132, routed)         4.833     6.286    memory/rst_IBUF
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.410 f  memory/WriteDataE_R[31]_i_9/O
                         net (fo=3, routed)           0.595     7.005    execute/alu/sum0_carry__6_i_3_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.129 r  execute/alu/sum0_carry_i_9/O
                         net (fo=32, routed)          0.721     7.850    execute/alu/RD_E_R_reg[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.974 r  execute/alu/sum0_carry_i_8/O
                         net (fo=1, routed)           0.688     8.662    execute/alu/sum0_carry_i_8_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.318 r  execute/alu/sum0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.318    execute/alu/sum0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  execute/alu/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.432    execute/alu/sum0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  execute/alu/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.546    execute/alu/sum0_carry__1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  execute/alu/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.660    execute/alu/sum0_carry__2_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  execute/alu/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.774    execute/alu/sum0_carry__3_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.888 r  execute/alu/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.888    execute/alu/sum0_carry__4_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.002 r  execute/alu/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.002    execute/alu/sum0_carry__5_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.315 r  execute/alu/sum0_carry__6/O[3]
                         net (fo=2, routed)           0.464    10.779    execute/alu/slt
    SLICE_X34Y58         LUT3 (Prop_lut3_I0_O)        0.306    11.085 r  execute/alu/ALUResultE_R_rep[0]_i_1/O
                         net (fo=4, routed)           0.000    11.085    execute/alu_n_61
    SLICE_X34Y58         FDCE                                         r  execute/ALUResultE_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.486     4.877    execute/clk_IBUF_BUFG
    SLICE_X34Y58         FDCE                                         r  execute/ALUResultE_R_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            execute/ALUResultE_R_reg_rep[5]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.078ns  (logic 3.117ns (28.140%)  route 7.961ns (71.860%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=132, routed)         4.833     6.286    memory/rst_IBUF
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.410 f  memory/WriteDataE_R[31]_i_9/O
                         net (fo=3, routed)           0.595     7.005    execute/alu/sum0_carry__6_i_3_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.129 r  execute/alu/sum0_carry_i_9/O
                         net (fo=32, routed)          0.721     7.850    execute/alu/RD_E_R_reg[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.974 r  execute/alu/sum0_carry_i_8/O
                         net (fo=1, routed)           0.688     8.662    execute/alu/sum0_carry_i_8_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.318 r  execute/alu/sum0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.318    execute/alu/sum0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.652 r  execute/alu/sum0_carry__0/O[1]
                         net (fo=1, routed)           0.511    10.163    execute/alu/sum0_carry__0_n_6
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.303    10.466 r  execute/alu/ALUResultE_R_rep[5]_i_1/O
                         net (fo=4, routed)           0.612    11.078    execute/alu_n_56
    SLICE_X36Y50         FDCE                                         r  execute/ALUResultE_R_reg_rep[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.563     4.954    execute/clk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  execute/ALUResultE_R_reg_rep[5]_rep__0/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            execute/ALUResultE_R_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.072ns  (logic 3.117ns (28.155%)  route 7.955ns (71.845%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=132, routed)         4.833     6.286    memory/rst_IBUF
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.410 f  memory/WriteDataE_R[31]_i_9/O
                         net (fo=3, routed)           0.595     7.005    execute/alu/sum0_carry__6_i_3_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.129 r  execute/alu/sum0_carry_i_9/O
                         net (fo=32, routed)          0.721     7.850    execute/alu/RD_E_R_reg[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.974 r  execute/alu/sum0_carry_i_8/O
                         net (fo=1, routed)           0.688     8.662    execute/alu/sum0_carry_i_8_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.318 r  execute/alu/sum0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.318    execute/alu/sum0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.652 r  execute/alu/sum0_carry__0/O[1]
                         net (fo=1, routed)           0.511    10.163    execute/alu/sum0_carry__0_n_6
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.303    10.466 r  execute/alu/ALUResultE_R_rep[5]_i_1/O
                         net (fo=4, routed)           0.606    11.072    execute/alu_n_56
    SLICE_X37Y49         FDCE                                         r  execute/ALUResultE_R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.579     4.971    execute/clk_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  execute/ALUResultE_R_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            execute/ALUResultE_R_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.049ns  (logic 3.801ns (34.403%)  route 7.248ns (65.597%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=132, routed)         4.833     6.286    memory/rst_IBUF
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.410 f  memory/WriteDataE_R[31]_i_9/O
                         net (fo=3, routed)           0.595     7.005    execute/alu/sum0_carry__6_i_3_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.129 r  execute/alu/sum0_carry_i_9/O
                         net (fo=32, routed)          0.721     7.850    execute/alu/RD_E_R_reg[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.974 r  execute/alu/sum0_carry_i_8/O
                         net (fo=1, routed)           0.688     8.662    execute/alu/sum0_carry_i_8_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.318 r  execute/alu/sum0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.318    execute/alu/sum0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  execute/alu/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.432    execute/alu/sum0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  execute/alu/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.546    execute/alu/sum0_carry__1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  execute/alu/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.660    execute/alu/sum0_carry__2_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  execute/alu/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.774    execute/alu/sum0_carry__3_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.888 r  execute/alu/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.888    execute/alu/sum0_carry__4_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.002 r  execute/alu/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.002    execute/alu/sum0_carry__5_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.336 r  execute/alu/sum0_carry__6/O[1]
                         net (fo=1, routed)           0.410    10.746    execute/alu/sum0_carry__6_n_6
    SLICE_X35Y58         LUT2 (Prop_lut2_I0_O)        0.303    11.049 r  execute/alu/ALUResultE_R[29]_i_1/O
                         net (fo=1, routed)           0.000    11.049    execute/alu_n_32
    SLICE_X35Y58         FDCE                                         r  execute/ALUResultE_R_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.486     4.877    execute/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  execute/ALUResultE_R_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            execute/ALUResultE_R_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.974ns  (logic 3.705ns (33.765%)  route 7.269ns (66.235%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=132, routed)         4.833     6.286    memory/rst_IBUF
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.410 f  memory/WriteDataE_R[31]_i_9/O
                         net (fo=3, routed)           0.595     7.005    execute/alu/sum0_carry__6_i_3_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.129 r  execute/alu/sum0_carry_i_9/O
                         net (fo=32, routed)          0.721     7.850    execute/alu/RD_E_R_reg[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.974 r  execute/alu/sum0_carry_i_8/O
                         net (fo=1, routed)           0.688     8.662    execute/alu/sum0_carry_i_8_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.318 r  execute/alu/sum0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.318    execute/alu/sum0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  execute/alu/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.432    execute/alu/sum0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  execute/alu/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.546    execute/alu/sum0_carry__1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  execute/alu/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.660    execute/alu/sum0_carry__2_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  execute/alu/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.774    execute/alu/sum0_carry__3_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.888 r  execute/alu/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.888    execute/alu/sum0_carry__4_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.002 r  execute/alu/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.002    execute/alu/sum0_carry__5_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.241 r  execute/alu/sum0_carry__6/O[2]
                         net (fo=1, routed)           0.431    10.672    execute/alu/sum0_carry__6_n_5
    SLICE_X35Y57         LUT2 (Prop_lut2_I0_O)        0.302    10.974 r  execute/alu/ALUResultE_R[30]_i_1/O
                         net (fo=1, routed)           0.000    10.974    execute/alu_n_31
    SLICE_X35Y57         FDCE                                         r  execute/ALUResultE_R_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.486     4.877    execute/clk_IBUF_BUFG
    SLICE_X35Y57         FDCE                                         r  execute/ALUResultE_R_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            execute/ALUResultE_R_reg_rep[5]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.972ns  (logic 3.117ns (28.412%)  route 7.855ns (71.588%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=132, routed)         4.833     6.286    memory/rst_IBUF
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.410 f  memory/WriteDataE_R[31]_i_9/O
                         net (fo=3, routed)           0.595     7.005    execute/alu/sum0_carry__6_i_3_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.129 r  execute/alu/sum0_carry_i_9/O
                         net (fo=32, routed)          0.721     7.850    execute/alu/RD_E_R_reg[1]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.974 r  execute/alu/sum0_carry_i_8/O
                         net (fo=1, routed)           0.688     8.662    execute/alu/sum0_carry_i_8_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.318 r  execute/alu/sum0_carry/CO[3]
                         net (fo=1, routed)           0.001     9.318    execute/alu/sum0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.652 r  execute/alu/sum0_carry__0/O[1]
                         net (fo=1, routed)           0.511    10.163    execute/alu/sum0_carry__0_n_6
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.303    10.466 r  execute/alu/ALUResultE_R_rep[5]_i_1/O
                         net (fo=4, routed)           0.506    10.972    execute/alu_n_56
    SLICE_X37Y47         FDCE                                         r  execute/ALUResultE_R_reg_rep[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         1.579     4.971    execute/clk_IBUF_BUFG
    SLICE_X37Y47         FDCE                                         r  execute/ALUResultE_R_reg_rep[5]_rep/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            decode/RD2_D_R_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.265ns (31.749%)  route 0.571ns (68.251%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rst_IBUF_inst/O
                         net (fo=132, routed)         0.571     0.791    decode/registerFile/rst_IBUF
    SLICE_X36Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.836 r  decode/registerFile/RD2_D_R[30]_i_1/O
                         net (fo=1, routed)           0.000     0.836    decode/readData2_D[30]
    SLICE_X36Y56         FDCE                                         r  decode/RD2_D_R_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.856     2.015    decode/clk_IBUF_BUFG
    SLICE_X36Y56         FDCE                                         r  decode/RD2_D_R_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            decode/RD2_D_R_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.265ns (31.080%)  route 0.589ns (68.920%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rst_IBUF_inst/O
                         net (fo=132, routed)         0.589     0.809    decode/registerFile/rst_IBUF
    SLICE_X35Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.854 r  decode/registerFile/RD2_D_R[25]_i_1/O
                         net (fo=1, routed)           0.000     0.854    decode/readData2_D[25]
    SLICE_X35Y58         FDCE                                         r  decode/RD2_D_R_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.828     1.987    decode/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  decode/RD2_D_R_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            decode/RD1_D_R_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.265ns (29.594%)  route 0.632ns (70.406%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rst_IBUF_inst/O
                         net (fo=132, routed)         0.632     0.852    decode/registerFile/rst_IBUF
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.897 r  decode/registerFile/RD1_D_R[31]_i_1/O
                         net (fo=1, routed)           0.000     0.897    decode/readData1_D[31]
    SLICE_X39Y57         FDCE                                         r  decode/RD1_D_R_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.855     2.014    decode/clk_IBUF_BUFG
    SLICE_X39Y57         FDCE                                         r  decode/RD1_D_R_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            decode/RD1_D_R_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.265ns (28.813%)  route 0.656ns (71.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rst_IBUF_inst/O
                         net (fo=132, routed)         0.656     0.876    decode/registerFile/rst_IBUF
    SLICE_X33Y61         LUT2 (Prop_lut2_I0_O)        0.045     0.921 r  decode/registerFile/RD1_D_R[21]_i_1/O
                         net (fo=1, routed)           0.000     0.921    decode/readData1_D[21]
    SLICE_X33Y61         FDCE                                         r  decode/RD1_D_R_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.826     1.985    decode/clk_IBUF_BUFG
    SLICE_X33Y61         FDCE                                         r  decode/RD1_D_R_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            decode/RD1_D_R_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.265ns (27.724%)  route 0.692ns (72.276%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rst_IBUF_inst/O
                         net (fo=132, routed)         0.692     0.913    decode/registerFile/rst_IBUF
    SLICE_X36Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.958 r  decode/registerFile/RD1_D_R[24]_i_1/O
                         net (fo=1, routed)           0.000     0.958    decode/readData1_D[24]
    SLICE_X36Y56         FDCE                                         r  decode/RD1_D_R_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.856     2.015    decode/clk_IBUF_BUFG
    SLICE_X36Y56         FDCE                                         r  decode/RD1_D_R_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            decode/RD2_D_R_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.265ns (27.681%)  route 0.694ns (72.319%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rst_IBUF_inst/O
                         net (fo=132, routed)         0.694     0.914    decode/registerFile/rst_IBUF
    SLICE_X39Y55         LUT2 (Prop_lut2_I0_O)        0.045     0.959 r  decode/registerFile/RD2_D_R[22]_i_1/O
                         net (fo=1, routed)           0.000     0.959    decode/readData2_D[22]
    SLICE_X39Y55         FDCE                                         r  decode/RD2_D_R_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.856     2.015    decode/clk_IBUF_BUFG
    SLICE_X39Y55         FDCE                                         r  decode/RD2_D_R_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            memory/ReadDataM_R_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.265ns (27.160%)  route 0.712ns (72.840%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rst_IBUF_inst/O
                         net (fo=132, routed)         0.712     0.932    memory/data_memory/rst_IBUF
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.045     0.977 r  memory/data_memory/ReadDataM_R[29]_i_1/O
                         net (fo=1, routed)           0.000     0.977    memory/ReadDataM_W[29]
    SLICE_X37Y55         FDCE                                         r  memory/ReadDataM_R_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.856     2.015    memory/clk_IBUF_BUFG
    SLICE_X37Y55         FDCE                                         r  memory/ReadDataM_R_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            decode/RD1_D_R_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.979ns  (logic 0.265ns (27.109%)  route 0.714ns (72.891%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rst_IBUF_inst/O
                         net (fo=132, routed)         0.459     0.679    execute/rst_IBUF
    SLICE_X39Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.724 f  execute/InstrF_reg[23]_i_2/O
                         net (fo=279, routed)         0.255     0.979    decode/RD2_D_R_reg[31]_0
    SLICE_X39Y57         FDCE                                         f  decode/RD1_D_R_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.855     2.014    decode/clk_IBUF_BUFG
    SLICE_X39Y57         FDCE                                         r  decode/RD1_D_R_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            decode/RD2_D_R_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.265ns (26.718%)  route 0.728ns (73.282%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rst_IBUF_inst/O
                         net (fo=132, routed)         0.728     0.949    decode/registerFile/rst_IBUF
    SLICE_X35Y59         LUT2 (Prop_lut2_I0_O)        0.045     0.994 r  decode/registerFile/RD2_D_R[27]_i_1/O
                         net (fo=1, routed)           0.000     0.994    decode/readData2_D[27]
    SLICE_X35Y59         FDCE                                         r  decode/RD2_D_R_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.828     1.987    decode/clk_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  decode/RD2_D_R_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            memory/ReadDataM_R_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.269ns (27.011%)  route 0.728ns (72.989%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rst_IBUF_inst/O
                         net (fo=132, routed)         0.728     0.949    memory/data_memory/rst_IBUF
    SLICE_X35Y59         LUT2 (Prop_lut2_I0_O)        0.049     0.998 r  memory/data_memory/ReadDataM_R[25]_i_1/O
                         net (fo=1, routed)           0.000     0.998    memory/ReadDataM_W[25]
    SLICE_X35Y59         FDCE                                         r  memory/ReadDataM_R_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=879, routed)         0.828     1.987    memory/clk_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  memory/ReadDataM_R_reg[25]/C





