<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Register Control&nbsp;Block</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part24.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part26.htm">Next &gt;</a></p><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark24">&zwnj;</a>Register Control Block</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The register control block creates a set of control and status registers within the user design. It uses a ACX_NAP_AXI_MASTER to read and write the registers. The NAP can be accessed via either the PCIe subsystem, or via the device JTAG port. The registers allow the user to control functionality, read status results, and measure performance both in simulation and at runtime. The block contains four fixed registers, Major, Minor, Patch and Revision Control, which can be used for versioning and traceability across multiple builds.</p><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Within the reference design, the register control block is used to start and stop the tests and to ensure that all tests have passed. In addition, where applicable, traffic monitors are read to measure the throughput and latency of targeted data paths, particularly those from the hardened interface subsystems.</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part26.htm">Header Files</a><a class="toc0" href="part27.htm">Parameters</a><a class="toc0" href="part28.htm">Ports</a><a class="toc0" href="part29.htm">Instantiation</a><a class="toc0" href="part30.htm">Addressing</a><a class="toc0" href="part31.htm">Demo Tcl Script</a><a class="toc0" href="part32.htm">Access Functions</a><a class="toc0" href="part33.htm">Simulation</a><a class="toc0" href="part34.htm">Runtime JTAG</a><a class="toc0" href="part35.htm">Runtime PCIe</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part24.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part26.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
