{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1627716277089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627716277090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 31 15:24:36 2021 " "Processing started: Sat Jul 31 15:24:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627716277090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1627716277090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_inf_rec -c top_inf_rec " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_inf_rec -c top_inf_rec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1627716277090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1627716277389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/01workplace/quartus/class34_inf_rec/rtl/top_inf_rec.v 1 1 " "Found 1 design units, including 1 entities, in source file /01workplace/quartus/class34_inf_rec/rtl/top_inf_rec.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_inf_rec " "Found entity 1: top_inf_rec" {  } { { "../rtl/top_inf_rec.v" "" { Text "D:/01workplace/Quartus/class34_inf_rec/rtl/top_inf_rec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627716277432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627716277432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/01workplace/quartus/class34_inf_rec/rtl/hex8.v 1 1 " "Found 1 design units, including 1 entities, in source file /01workplace/quartus/class34_inf_rec/rtl/hex8.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX8 " "Found entity 1: HEX8" {  } { { "../rtl/HEX8.v" "" { Text "D:/01workplace/Quartus/class34_inf_rec/rtl/HEX8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627716277434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627716277434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/01workplace/quartus/class34_inf_rec/testbench/tb_led_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /01workplace/quartus/class34_inf_rec/testbench/tb_led_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_led_ctrl " "Found entity 1: tb_led_ctrl" {  } { { "../testbench/tb_led_ctrl.v" "" { Text "D:/01workplace/Quartus/class34_inf_rec/testbench/tb_led_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627716277438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627716277438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/01workplace/quartus/class34_inf_rec/testbench/tb_inf_rec.v 1 1 " "Found 1 design units, including 1 entities, in source file /01workplace/quartus/class34_inf_rec/testbench/tb_inf_rec.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_inf_rec " "Found entity 1: tb_inf_rec" {  } { { "../testbench/tb_inf_rec.v" "" { Text "D:/01workplace/Quartus/class34_inf_rec/testbench/tb_inf_rec.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627716277440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627716277440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/01workplace/quartus/class34_inf_rec/rtl/led_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /01workplace/quartus/class34_inf_rec/rtl/led_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_ctrl " "Found entity 1: led_ctrl" {  } { { "../rtl/led_ctrl.v" "" { Text "D:/01workplace/Quartus/class34_inf_rec/rtl/led_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627716277443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627716277443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA inf_rec.v(6) " "Verilog HDL Declaration information at inf_rec.v(6): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "../rtl/inf_rec.v" "" { Text "D:/01workplace/Quartus/class34_inf_rec/rtl/inf_rec.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1627716277445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/01workplace/quartus/class34_inf_rec/rtl/inf_rec.v 1 1 " "Found 1 design units, including 1 entities, in source file /01workplace/quartus/class34_inf_rec/rtl/inf_rec.v" { { "Info" "ISGN_ENTITY_NAME" "1 inf_rec " "Found entity 1: inf_rec" {  } { { "../rtl/inf_rec.v" "" { Text "D:/01workplace/Quartus/class34_inf_rec/rtl/inf_rec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627716277445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627716277445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_inf_rec " "Elaborating entity \"top_inf_rec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1627716277475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_ctrl led_ctrl:led_ctrl_inst " "Elaborating entity \"led_ctrl\" for hierarchy \"led_ctrl:led_ctrl_inst\"" {  } { { "../rtl/top_inf_rec.v" "led_ctrl_inst" { Text "D:/01workplace/Quartus/class34_inf_rec/rtl/top_inf_rec.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627716277486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX8 HEX8:HEX8_inst " "Elaborating entity \"HEX8\" for hierarchy \"HEX8:HEX8_inst\"" {  } { { "../rtl/top_inf_rec.v" "HEX8_inst" { Text "D:/01workplace/Quartus/class34_inf_rec/rtl/top_inf_rec.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627716277496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inf_rec inf_rec:inf_rec_inst " "Elaborating entity \"inf_rec\" for hierarchy \"inf_rec:inf_rec_inst\"" {  } { { "../rtl/top_inf_rec.v" "inf_rec_inst" { Text "D:/01workplace/Quartus/class34_inf_rec/rtl/top_inf_rec.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627716277508 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "inf_rec.v(99) " "Verilog HDL Case Statement information at inf_rec.v(99): all case item expressions in this case statement are onehot" {  } { { "../rtl/inf_rec.v" "" { Text "D:/01workplace/Quartus/class34_inf_rec/rtl/inf_rec.v" 99 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1627716277510 "|top_inf_rec|inf_rec:inf_rec_inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/led_ctrl.v" "" { Text "D:/01workplace/Quartus/class34_inf_rec/rtl/led_ctrl.v" 7 -1 0 } } { "../rtl/HEX8.v" "" { Text "D:/01workplace/Quartus/class34_inf_rec/rtl/HEX8.v" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1627716278063 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1627716278063 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1627716278295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/01workplace/Quartus/class34_inf_rec/prj/output_files/top_inf_rec.map.smsg " "Generated suppressed messages file D:/01workplace/Quartus/class34_inf_rec/prj/output_files/top_inf_rec.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1627716278612 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1627716278705 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627716278705 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "271 " "Implemented 271 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1627716278767 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1627716278767 ""} { "Info" "ICUT_CUT_TM_LCELLS" "254 " "Implemented 254 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1627716278767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1627716278767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627716278785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 31 15:24:38 2021 " "Processing ended: Sat Jul 31 15:24:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627716278785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627716278785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627716278785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627716278785 ""}
