# Mon Feb 24 14:17:39 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: D:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: AARON

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202309act, Build 044R, Built Jan  4 2024 08:30:58, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 192MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 196MB peak: 208MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 196MB peak: 208MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 197MB peak: 208MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 199MB peak: 208MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 

@N: MF104 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|Found compile point of type hard on View view:work.caxi4interconnect_MasterConvertor_Z19(verilog) 


@N: MF105 |Performing bottom-up mapping of Compile point view:work.caxi4interconnect_MasterConvertor_Z19(verilog) 

Begin environment creation (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 262MB peak: 262MB)


Finished environment creation (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 263MB peak: 263MB)


Start loading ILMs (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 263MB peak: 263MB)


Finished loading ILMs (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 263MB peak: 263MB)


Begin compile point sub-process log

@N: MF106 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|Mapping Compile point view:work.caxi4interconnect_MasterConvertor_Z19(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 263MB peak: 263MB)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_32s_64s_0s_1s(verilog) (flattening)


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 267MB peak: 267MB)

Encoding state machine FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.extDscrptrFetchFSM_inst.currState[7:0] (in view: work.MPFS_ICICLE_KIT_BASE_DESIGN(verilog))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)); safe FSM implementation is not required.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.alen_sec_wrap_reg[0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.alen_sec_wrap_reg[1] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.alen_sec_wrap_reg[2] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.alen_sec_wrap_reg[3] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.alen_sec_wrap_reg[4] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.alen_sec_wrap_reg[5] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.alen_sec_wrap_reg[6] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.alen_sec_wrap_reg[7] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.alen_sec_wrap_reg[0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.alen_sec_wrap_reg[1] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.alen_sec_wrap_reg[2] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.alen_sec_wrap_reg[3] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.alen_sec_wrap_reg[4] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.alen_sec_wrap_reg[5] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.alen_sec_wrap_reg[6] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.alen_sec_wrap_reg[7] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.mask_wrap_addr_reg[0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.mask_wrap_addr_reg[1] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.mask_wrap_addr_reg[2] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.mask_wrap_addr_reg[3] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.mask_wrap_addr_reg[4] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.mask_wrap_addr_reg[5] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.mask_wrap_addr_reg[0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.mask_wrap_addr_reg[1] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.mask_wrap_addr_reg[2] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[1] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[2] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[3] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[4] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[5] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[1] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[2] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@W: FX107 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM data_fifo.genblk1\[1\]\.ram.mem[35:0] (in view: work.caxi4interconnect_DWC_UpConv_WChannel_Z16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM data_fifo.genblk1\[0\]\.ram.mem[35:0] (in view: work.caxi4interconnect_DWC_UpConv_WChannel_Z16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_hold_reg.v":81:2:81:7|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.size_shifted_out[0] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.mask_addr_out_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_hold_reg.v":81:2:81:7|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.mask_addr_out_1[1] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.mask_addr_out_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_hold_reg.v":81:2:81:7|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.size_shifted_out[5] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.size_shifted_out[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":332:3:332:8|Found counter in view:work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_2s_0_1(verilog) instance slave_beat_cnt[7:0] 
@W: FX107 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[7:0] (in view: work.caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\.data_fifo.ram.mem[64:0] (in view: work.caxi4interconnect_DWC_UpConv_RChannel_8s_1s_16s_4s_64s_32s_0_1s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.mask_pre[5] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.mask_pre[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.mask_pre[4] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.mask_pre[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[15:0] (in view: work.caxi4interconnect_FIFO_4s_33s_33s_3s_1s_4s_2s_1s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_rchan_ctrl.v":201:3:201:8|Found counter in view:work.caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_8s(verilog) instance rd_src_cnt[5:0] 
@N: MF179 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_rchan_ctrl.v":398:38:398:110|Found 9 by 9 bit equality operator ('==') un8_last_next (in view: work.caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_8s(verilog))

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 270MB peak: 270MB)

@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.addr_fifo[3] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.SLAVE_AADDR[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.addr_fifo[4] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.SLAVE_AADDR[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.addr_fifo[5] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.SLAVE_AADDR[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.addr_fifo[0] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.SLAVE_AADDR[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.addr_fifo[1] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.SLAVE_AADDR[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.addr_fifo[2] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.SLAVE_AADDR[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_AWChan.addr_fifo[0] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_AWChan.SLAVE_AADDR[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_AWChan.addr_fifo[1] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_AWChan.SLAVE_AADDR[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_AWChan.addr_fifo[2] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_AWChan.SLAVE_AADDR[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 272MB peak: 272MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk3\.rrs.sDat[2] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.alen_mst[0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.alen_mst[1] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.alen_mst[2] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.alen_mst[3] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.alen_mst[4] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.alen_mst[5] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.alen_mst[6] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.alen_mst[7] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.last_beat_wrap[0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.last_beat_wrap[1] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.last_beat_wrap[2] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.last_beat_wrap[3] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.last_beat_wrap[4] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.last_beat_wrap[0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.last_beat_wrap[1] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.last_beat_wrap[2] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.last_beat_wrap[3] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.last_beat_wrap[4] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk3\.rrs.holdDat[2] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.to_boundary_master_reg[4] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.to_boundary_master_reg[4] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.to_boundary_master_reg[3] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.to_boundary_master_pre[4] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.to_boundary_master_reg[3] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.to_boundary_master_pre[4] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.to_boundary_master_reg[2] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.to_boundary_master_pre[3] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.to_boundary_master_reg[2] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.to_boundary_master_pre[3] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.to_boundary_master_reg[1] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.to_boundary_master_reg[0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.to_boundary_master_pre[2] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.to_boundary_master_reg[1] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.to_boundary_master_reg[0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.to_boundary_master_pre[2] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.to_boundary_master_pre[1] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.to_boundary_master_pre[0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.to_boundary_master_pre[1] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.to_boundary_master_pre[0] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_writedatafifoctrl.v":157:1:157:6|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_WChan.WriteDataCtrl.hold_data_valid_reg (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 275MB peak: 275MB)

@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.SLAVE_ASIZE[2] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.SLAVE_ASIZE[2] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk1\.awrs.holdDat[22] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk1\.awrs.sDat[22] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk2\.arrs.holdDat[22] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance rgsl.genblk2\.arrs.sDat[22] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 277MB peak: 277MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 277MB peak: 277MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 277MB peak: 277MB)

@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_hold_reg.v":81:2:81:7|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.size_shifted_out[2] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.size_out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.rd_src_top[0] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.mask_pre[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.rd_src_shift_pre_1[1] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.mask_pre[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.mask_pre[2] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.mask_pre[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_hold_reg.v":81:2:81:7|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.size_shifted_out[4] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.size_shifted_out[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\work\dma_controller\dma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v":144:0:144:5|Removing sequential instance FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.extDscrptrFetchFSM_inst.currState[2] (in view: work.MPFS_ICICLE_KIT_BASE_DESIGN(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\work\dma_controller\dma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v":144:0:144:5|Removing sequential instance FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.extDscrptrFetchFSM_inst.currState[7] (in view: work.MPFS_ICICLE_KIT_BASE_DESIGN(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_sys_ctrl.master_beat_cnt[7] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_sys_ctrl.master_beat_cnt[6] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_sys_ctrl.master_beat_cnt[5] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_sys_ctrl.master_beat_cnt[4] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":353:3:353:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_sys_ctrl.master_beat_cnt[3] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_hold_reg.v":81:2:81:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.size_shifted_out[3] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.preCalcRChan_Ctrl.mask_pre[3] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.len_offset_pre[3] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.len_offset_pre[3] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_ARChan.len_offset_reg[3] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_AWChan.len_offset_reg[3] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.preCalcRChan_Ctrl.addr_out[5] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.preCalcRChan_Ctrl.addr_out[4] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.preCalcRChan_Ctrl.addr_out[3] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.preCalcRChan_Ctrl.rd_src_top[3] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.preCalcRChan_Ctrl.rd_src_top[4] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing sequential instance mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.preCalcRChan_Ctrl.rd_src_top[5] (in view: work.caxi4interconnect_MasterConvertor_Z19(verilog)) because it does not drive other instances.
@W: FX134 |Insufficient block RAM resources for mapping all the memory elements in the design.Switch to a larger device. 

Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 277MB peak: 277MB)

@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.rd_src_top[2] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.rd_src_top[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\anana\documents\jpl\interrupts\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.rd_src_top[1] because it is equivalent to instance FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.mask_pre[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 278MB peak: 278MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		     0.83ns		 985 /      1104
   2		0h:00m:05s		     0.83ns		 974 /      1104

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\synthesis\caxi4interconnect_MasterConvertor_Z19\caxi4interconnect_MasterConvertor_Z19.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 279MB peak: 279MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 279MB peak: 280MB)


End compile point sub-process log

@N: MT615 |Found clock REF_CLK_50MHz with period 20.00ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 with period 8.00ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 with period 8.00ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2 with period 8.00ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 with period 20.00ns 


##### START OF TIMING REPORT #####[
# Timing report written on Mon Feb 24 14:17:45 2025
#


Top view:               MPFS_ICICLE_KIT_BASE_DESIGN
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\designer\MPFS_ICICLE_KIT_BASE_DESIGN\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.974

                                                                                Requested     Estimated     Requested     Estimated               Clock                              Clock           
Starting Clock                                                                  Frequency     Frequency     Period        Period        Slack     Type                               Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0              125.0 MHz     165.9 MHz     8.000         6.026         1.974     generated (from REF_CLK_50MHz)     FIC0_clks       
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1              125.0 MHz     NA            8.000         NA            NA        generated (from REF_CLK_50MHz)     FIC1_clks       
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2              125.0 MHz     NA            8.000         NA            NA        generated (from REF_CLK_50MHz)     FIC2_clks       
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3              50.0 MHz      NA            20.000        NA            NA        generated (from REF_CLK_50MHz)     FIC3_clks       
CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD/Y_DIV           85.2 MHz      NA            11.737        NA            NA        generated (from osc_rc160mhz)      default_clkgroup
CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK     125.0 MHz     NA            8.000         NA            NA        declared                           default_clkgroup
REF_CLK_50MHz                                                                   50.0 MHz      NA            20.000        NA            NA        declared                           default_clkgroup
REF_CLK_PAD_P                                                                   100.0 MHz     NA            10.000        NA            NA        declared                           default_clkgroup
osc_rc160mhz                                                                    170.4 MHz     NA            5.869         NA            NA        declared                           default_clkgroup
System                                                                          100.0 MHz     218.4 MHz     10.000        4.580         5.420     system                             system_clkgroup 
=====================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                                  |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                            Ending                                                              |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                              CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0  |  8.000       5.420  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0  |  8.000       1.974  |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                                        Starting                                                                                                                                                            Arrival          
Instance                                                                                                                                                                                                                Reference                                                              Type     Pin     Net                                                                         Time        Slack
                                                                                                                                                                                                                        Clock                                                                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.hold_data_valid                                                      CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MASTER_RVALID                                                               0.257       1.974
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_AXI4INITIATORDMACtrl.RREADYReg                                                                                                                             CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MASTER0_RREADY     0.257       2.409
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_slv.fifo_ctrl_inst.rdptr[0]                                                       CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       rd_addr[0]                                                                  0.257       2.629
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_slv.fifo_ctrl_inst.rdptr[1]                                                       CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       rd_addr[1]                                                                  0.257       2.629
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.fifo_ctrl_inst.fifo_nearly_full                                                CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       data_fifo_nearly_full                                                       0.257       2.734
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.DWC_UpConv_Hold_Reg_Ctrl.hold_data_valid     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       DWC_UpConv_hold_reg_full                                                    0.257       2.830
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_sys_ctrl.pkt_cnt[0]                                                                   CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       pkt_cnt[0]                                                                  0.257       2.995
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.MASTER_RLAST                                                         CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MASTER_RLAST                                                                0.257       3.077
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_sys_ctrl.pkt_cnt[1]                                                                   CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       pkt_cnt[1]                                                                  0.257       3.091
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.master_beat_cnt_plus_1[1]                                            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       master_beat_cnt_plus_1[1]                                                   0.257       3.300
=============================================================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                         Starting                                                                                                               Required          
Instance                                                                                                                                                                                 Reference                                                              Type     Pin     Net                            Time         Slack
                                                                                                                                                                                         Clock                                                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.fifo_ctrl_inst.entries_in_fifo[0]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      entries_in_fifo_2_sqmuxa_i     7.850        1.974
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.fifo_ctrl_inst.entries_in_fifo[1]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      entries_in_fifo_2_sqmuxa_i     7.850        1.974
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.fifo_ctrl_inst.entries_in_fifo[2]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      entries_in_fifo_2_sqmuxa_i     7.850        1.974
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.fifo_ctrl_inst.fifo_nearly_full       CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      entries_in_fifo_2_sqmuxa_i     7.850        1.974
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.fifo_ctrl_inst.fifo_empty             CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      fifo_empty_1_sqmuxa_1_i        7.850        2.166
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.fifo_ctrl_inst.fifo_full              CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      fifo_full_1_sqmuxa_1_i         7.850        2.166
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.fifo_ctrl_inst.rdptr[0]               CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       rdptr_1_1                      8.000        2.205
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.fifo_ctrl_inst.rdptr[1]               CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      re                             7.850        2.260
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.preCalcRChan_Ctrl.MASTER_RLEN_eq_0_out           CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      pass_data                      7.850        2.357
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.preCalcRChan_Ctrl.MASTER_RLEN_out[0]             CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      EN      pass_data                      7.850        2.357
==================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.850

    - Propagation time:                      5.877
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.974

    Number of logic level(s):                7
    Starting point:                          FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.hold_data_valid / Q
    Ending point:                            FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.fifo_ctrl_inst.entries_in_fifo[0] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.hold_data_valid                                                SLE      Q        Out     0.257     0.257 r     -         
MASTER_RVALID                                                                                                                                                                                                     Net      -        -       1.119     -           4         
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.master_accept                                                  CFG2     A        In      -         1.376 r     -         
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.master_accept                                                  CFG2     Y        Out     0.060     1.436 r     -         
master_accept                                                                                                                                                                                                     Net      -        -       0.892     -           29        
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.un8_last_next_1                                                CFG4     C        In      -         2.328 r     -         
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.un8_last_next_1                                                CFG4     Y        Out     0.175     2.502 r     -         
un8_last_next_1                                                                                                                                                                                                   Net      -        -       0.139     -           1         
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.un1_last_next_6                                                CFG4     D        In      -         2.642 r     -         
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.un1_last_next_6                                                CFG4     Y        Out     0.250     2.892 f     -         
un1_last_next_6                                                                                                                                                                                                   Net      -        -       0.139     -           1         
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.un1_last_next                                                  CFG4     D        In      -         3.031 f     -         
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.un1_last_next                                                  CFG4     Y        Out     0.226     3.257 f     -         
un1_last_next                                                                                                                                                                                                     Net      -        -       0.645     -           3         
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.un1_data_empty                                                 CFG3     C        In      -         3.902 f     -         
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.un1_data_empty                                                 CFG3     Y        Out     0.154     4.056 r     -         
un1_data_empty_i_0                                                                                                                                                                                                Net      -        -       0.719     -           7         
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.preCalcRChan_Ctrl.DWC_DownConv_Calc_Hold_Reg_Ctrl.get_next_data_src_0     CFG4     C        In      -         4.775 r     -         
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.preCalcRChan_Ctrl.DWC_DownConv_Calc_Hold_Reg_Ctrl.get_next_data_src_0     CFG4     Y        Out     0.156     4.931 f     -         
re                                                                                                                                                                                                                Net      -        -       0.665     -           5         
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.fifo_ctrl_inst.we_RNIKCIB5                                     CFG2     A        In      -         5.596 f     -         
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.fifo_ctrl_inst.we_RNIKCIB5                                     CFG2     Y        Out     0.060     5.655 r     -         
entries_in_fifo_2_sqmuxa_i                                                                                                                                                                                        Net      -        -       0.221     -           4         
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.fifo_ctrl_inst.entries_in_fifo[0]                              SLE      EN       In      -         5.877 r     -         
============================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.026 is 1.487(24.7%) logic and 4.539(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                     Starting                                                                                                                                     Arrival          
Instance                                                                                                                                                                             Reference     Type        Pin            Net                                                                                                 Time        Slack
                                                                                                                                                                                     Clock                                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.genblk1\.genblk1\.UI_ram_wrapper_cache1.ram_cache.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0     System        RAM1K20     B_DOUT[10]     FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.rdata_cache1[8]      0.566       5.420
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.genblk1\.genblk1\.UI_ram_wrapper_cache1.ram_cache.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0     System        RAM1K20     B_DOUT[11]     FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.rdata_cache1[9]      0.566       5.420
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.genblk1\.genblk1\.UI_ram_wrapper_cache1.ram_cache.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0     System        RAM1K20     B_DOUT[12]     FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.rdata_cache1[10]     0.566       5.420
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.genblk1\.genblk1\.UI_ram_wrapper_cache1.ram_cache.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0     System        RAM1K20     B_DOUT[13]     FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.rdata_cache1[11]     0.566       5.420
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.genblk1\.genblk1\.UI_ram_wrapper_cache1.ram_cache.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0     System        RAM1K20     B_DOUT[14]     FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.rdata_cache1[12]     0.566       5.420
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.genblk1\.genblk1\.UI_ram_wrapper_cache0.ram_cache.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0     System        RAM1K20     B_DOUT[10]     FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.rdata_cache0[8]      0.566       5.535
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.genblk1\.genblk1\.UI_ram_wrapper_cache0.ram_cache.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0     System        RAM1K20     B_DOUT[11]     FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.rdata_cache0[9]      0.566       5.535
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.genblk1\.genblk1\.UI_ram_wrapper_cache0.ram_cache.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0     System        RAM1K20     B_DOUT[12]     FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.rdata_cache0[10]     0.566       5.535
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.genblk1\.genblk1\.UI_ram_wrapper_cache0.ram_cache.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0     System        RAM1K20     B_DOUT[13]     FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.rdata_cache0[11]     0.566       5.535
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.genblk1\.genblk1\.UI_ram_wrapper_cache0.ram_cache.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0     System        RAM1K20     B_DOUT[14]     FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.rdata_cache0[12]     0.566       5.535
===================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                               Starting                                            Required          
Instance                                                                                                                                                                       Reference     Type     Pin     Net                  Time         Slack
                                                                                                                                                                               Clock                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.WriteDataCtrl.genblk3\[1\]\.ds_data_out[8]      System        SLE      D       MASTER_WDATA[8]      8.000        5.420
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.WriteDataCtrl.genblk3\[1\]\.ds_data_out[9]      System        SLE      D       MASTER_WDATA[9]      8.000        5.420
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.WriteDataCtrl.genblk3\[1\]\.ds_data_out[10]     System        SLE      D       MASTER_WDATA[10]     8.000        5.420
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.WriteDataCtrl.genblk3\[1\]\.ds_data_out[11]     System        SLE      D       MASTER_WDATA[11]     8.000        5.420
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.WriteDataCtrl.genblk3\[1\]\.ds_data_out[12]     System        SLE      D       MASTER_WDATA[12]     8.000        5.420
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.WriteDataCtrl.genblk3\[1\]\.ds_data_out[15]     System        SLE      D       MASTER_WDATA[15]     8.000        5.535
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.WriteDataCtrl.genblk3\[0\]\.ds_data_out[0]      System        SLE      D       MASTER_WDATA[0]      8.000        5.605
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.WriteDataCtrl.genblk3\[0\]\.ds_data_out[1]      System        SLE      D       MASTER_WDATA[1]      8.000        5.605
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.WriteDataCtrl.genblk3\[0\]\.ds_data_out[2]      System        SLE      D       MASTER_WDATA[2]      8.000        5.605
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.WriteDataCtrl.genblk3\[0\]\.ds_data_out[3]      System        SLE      D       MASTER_WDATA[3]      8.000        5.605
=====================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.000

    - Propagation time:                      2.580
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.420

    Number of logic level(s):                3
    Starting point:                          FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.genblk1\.genblk1\.UI_ram_wrapper_cache1.ram_cache.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0 / B_DOUT[10]
    Ending point:                            FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.WriteDataCtrl.genblk3\[1\]\.ds_data_out[8] / D
    The start point is clocked by            System [rising] on pin B_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                                                   Pin            Pin               Arrival     No. of    
Name                                                                                                                                                                                 Type        Name           Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.genblk1\.genblk1\.UI_ram_wrapper_cache1.ram_cache.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0     RAM1K20     B_DOUT[10]     Out     0.566     0.566 r     -         
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.rdata_cache1[8]                                                                                       Net         -              -       0.139     -           1         
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.rdData[8]                                                                                             CFG3        C              In      -         0.705 r     -         
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.rdData[8]                                                                                             CFG3        Y              Out     0.175     0.879 r     -         
inp[47]                                                                                                                                                                              Net         -              -       1.149     -           3         
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_AXI4INITIATORDMACtrl.WDATA_1[8]                                                                                         CFG4        C              In      -         2.029 r     -         
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_AXI4INITIATORDMACtrl.WDATA_1[8]                                                                                         CFG4        Y              Out     0.175     2.203 r     -         
N_4058                                                                                                                                                                               Net         -              -       0.139     -           1         
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_AXI4INITIATORDMACtrl.WDATA[8]                                                                                           CFG3        B              In      -         2.342 r     -         
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_AXI4INITIATORDMACtrl.WDATA[8]                                                                                           CFG3        Y              Out     0.098     2.441 r     -         
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MASTER0_WDATA[8]                                                                                                            Net         -              -       0.139     -           1         
FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.WriteDataCtrl.genblk3\[1\]\.ds_data_out[8]            SLE         D              In      -         2.580 r     -         
========================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.580 is 1.013(39.3%) logic and 1.567(60.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/users/anana/documents/jpl/interrupts/icicle-kit-reference-design-master/mpfs_icicle/designer/mpfs_icicle_kit_base_design/synthesis.fdc":17:0:17:0|Timing constraint (through [get_nets { FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.ARESETN* }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/users/anana/documents/jpl/interrupts/icicle-kit-reference-design-master/mpfs_icicle/designer/mpfs_icicle_kit_base_design/synthesis.fdc":18:0:18:0|Timing constraint (through [get_nets { FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.ARESETN* }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/users/anana/documents/jpl/interrupts/icicle-kit-reference-design-master/mpfs_icicle/designer/mpfs_icicle_kit_base_design/synthesis.fdc":19:0:19:0|Timing constraint (through [get_nets { FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.ARESETN* }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/users/anana/documents/jpl/interrupts/icicle-kit-reference-design-master/mpfs_icicle/designer/mpfs_icicle_kit_base_design/synthesis.fdc":20:0:20:0|Timing constraint (to [get_pins { FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[0] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[1] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[2] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[3] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[4] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[5] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[6] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[7] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.WAKEREQ FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.MPERST_N }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/users/anana/documents/jpl/interrupts/icicle-kit-reference-design-master/mpfs_icicle/designer/mpfs_icicle_kit_base_design/synthesis.fdc":21:0:21:0|Timing constraint (from [get_pins { FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.TL_CLK }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/users/anana/documents/jpl/interrupts/icicle-kit-reference-design-master/mpfs_icicle/designer/mpfs_icicle_kit_base_design/synthesis.fdc":22:0:22:0|Timing constraint (through [get_nets { FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.ARESETN* }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
None
Writing compile point status file C:\Users\anana\Documents\JPL\Interrupts\icicle-kit-reference-design-master\MPFS_ICICLE\synthesis\caxi4interconnect_MasterConvertor_Z19\cpprop

Summary of Compile Points :
*************************** 
Name                                      Status     Reason     
----------------------------------------------------------------
caxi4interconnect_MasterConvertor_Z19     Mapped     No database
================================================================

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Mon Feb 24 14:17:45 2025

###########################################################]
