 
cpldfit:  version P.49d                             Xilinx Inc.
                                  Fitter Report
Design Name: FourBitALU                          Date: 10-31-2013,  2:48PM
Device Used: XC2C64A-7-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
21 /64  ( 33%) 94  /224  ( 42%) 45  /160  ( 28%) 5  /64  (  8%) 17 /33  ( 52%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1       7/16     22/40    56/56*    4/ 8    1/1*     0/1      0/1      0/1
FB2      14/16     23/40    38/56     1/ 9    1/1*     0/1      0/1      0/1
FB3       0/16      0/40     0/56     0/ 9    0/1      0/1      0/1      0/1
FB4       0/16      0/40     0/56     0/ 7    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    21/64     45/160   94/224    5/33    2/4      0/4      0/4      0/4 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
0/3         0/1         0/4         0/0


** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   12          12    |  I/O              :     9     25
Output        :    5           5    |  GCK/IO           :     3      3
Bidirectional :    0           0    |  GTS/IO           :     4      4
GCK           :    0           0    |  GSR/IO           :     1      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total     17          17

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'FourBitALU.ise'.
*************************  Summary of Mapped Logic  ************************

** 5 Outputs **

Signal                        Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                          Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
dataOut<2>                    11    13    2    FB1_1   38    I/O       O       LVCMOS18           FAST         
dataOut<3>                    15    12    2    FB1_2   37    I/O       O       LVCMOS18           FAST         
dataOut<1>                    11    12    2    FB1_3   36    I/O       O       LVCMOS18           FAST         
dataOut<0>                    9     10    2    FB1_9   34    GTS/I/O   O       LVCMOS18           FAST         
carryOut                      1     2     1    FB2_1   39    I/O       O       LVCMOS18           FAST         

** 16 Buried Nodes **

Signal                        Total Total Loc     Reg     Reg Init
Name                          Pts   Inps          Use     State
Temp<0>                       3     4     FB1_14  LATCH   RESET
Temp<1>                       5     6     FB1_15  LATCH   RESET
Madd_Temp_addsub0001__or0001  3     6     FB1_16          
N_PZ_28                       3     5     FB2_3           
N_PZ_71                       2     2     FB2_4           
N_PZ_20                       2     2     FB2_6           
N_PZ_17                       2     2     FB2_7           
N_PZ_68                       3     5     FB2_8           
Temp<2>                       4     4     FB2_9   LATCH   RESET
Madd_Temp_addsub0000__or0001  4     6     FB2_10          
Madd_Temp_addsub0000__or0002  3     7     FB2_11          
N_PZ_65                       2     4     FB2_12          
N_PZ_16                       1     3     FB2_13          
N_PZ_26                       3     3     FB2_14          
Temp<4>                       8     7     FB2_15  LATCH   RESET
Temp<3>                       3     4     FB2_16  LATCH   RESET

** 12 Inputs **

Signal                        Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                                       No.   Type      Use     STD      Style
opCode<0>                     2    FB1_10  33    GTS/I/O   I       LVCMOS18 KPR
opCode<1>                     2    FB1_11  32    GTS/I/O   I       LVCMOS18 KPR
opCode<2>                     2    FB1_12  31    GTS/I/O   I       LVCMOS18 KPR
opCode<3>                     2    FB1_13  30    GSR/I/O   I       LVCMOS18 KPR
registerA<0>                  1    FB2_2   40    I/O       I       LVCMOS18 KPR
registerA<1>                  1    FB2_5   41    I/O       I       LVCMOS18 KPR
registerA<2>                  1    FB2_6   42    I/O       I       LVCMOS18 KPR
registerA<3>                  1    FB2_7   43    GCK/I/O   I       LVCMOS18 KPR
registerB<0>                  1    FB2_8   44    GCK/I/O   I       LVCMOS18 KPR
registerB<1>                  1    FB2_10  1     GCK/I/O   I       LVCMOS18 KPR
registerB<2>                  1    FB2_12  2     I/O       I       LVCMOS18 KPR
registerB<3>                  1    FB2_13  3     I/O       I       LVCMOS18 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               22/18
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   56/0
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
dataOut<2>                    11    FB1_1   38   I/O     O                 
dataOut<3>                    15    FB1_2   37   I/O     O                 
dataOut<1>                    11    FB1_3   36   I/O     O                 
(unused)                      0     FB1_4        (b)           
(unused)                      0     FB1_5        (b)           
(unused)                      0     FB1_6        (b)           
(unused)                      0     FB1_7        (b)           
(unused)                      0     FB1_8        (b)           
dataOut<0>                    9     FB1_9   34   GTS/I/O O                 
(unused)                      0     FB1_10  33   GTS/I/O I     
(unused)                      0     FB1_11  32   GTS/I/O I     
(unused)                      0     FB1_12  31   GTS/I/O I     
(unused)                      0     FB1_13  30   GSR/I/O I     
Temp<0>                       3     FB1_14       (b)     (b)    +          
Temp<1>                       5     FB1_15       (b)     (b)    +          
Madd_Temp_addsub0001__or0001  3     FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: N_PZ_16            9: Temp<2>           16: registerA<1> 
  2: N_PZ_17           10: Temp<3>           17: registerA<2> 
  3: N_PZ_20           11: opCode<0>         18: registerA<3> 
  4: N_PZ_28           12: opCode<1>         19: registerB<0> 
  5: N_PZ_65           13: opCode<2>         20: registerB<1> 
  6: N_PZ_71           14: opCode<3>         21: registerB<2> 
  7: Temp<0>           15: registerA<0>      22: registerB<3> 
  8: Temp<1>          

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
dataOut<2>        ...XXX..X.XXXXXXXX..X................... 13      
dataOut<3>        ...XX....XXXXXXXXX...X.................. 12      
dataOut<1>        .X.XX..X..XXXXXXX..X.................... 12      
dataOut<0>        ..XX..X...XXXXXX..X..................... 10      
Temp<0>           X.XX......X............................. 4       
Temp<1>           XXXX......X...X......................... 6       
Madd_Temp_addsub0001__or0001 
                  .XX..X........XX....X................... 6       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               23/17
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   38/18
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
carryOut                      1     FB2_1   39   I/O     O                 
(unused)                      0     FB2_2   40   I/O     I     
N_PZ_28                       3     FB2_3        (b)     (b)               
N_PZ_71                       2     FB2_4        (b)     (b)               
(unused)                      0     FB2_5   41   I/O     I     
N_PZ_20                       2     FB2_6   42   I/O     I                 
N_PZ_17                       2     FB2_7   43   GCK/I/O I                 
N_PZ_68                       3     FB2_8   44   GCK/I/O I                 
Temp<2>                       4     FB2_9        (b)     (b)    +          
Madd_Temp_addsub0000__or0001  4     FB2_10  1    GCK/I/O I                 
Madd_Temp_addsub0000__or0002  3     FB2_11       (b)     (b)               
N_PZ_65                       2     FB2_12  2    I/O     I                 
N_PZ_16                       1     FB2_13  3    I/O     I                 
N_PZ_26                       3     FB2_14       (b)     (b)               
Temp<4>                       8     FB2_15       (b)     (b)    +          
Temp<3>                       3     FB2_16       (b)     (b)    +          

Signals Used by Logic in Function Block
  1: Madd_Temp_addsub0000__or0001   9: N_PZ_68           17: registerA<1> 
  2: Madd_Temp_addsub0000__or0002  10: N_PZ_71           18: registerA<2> 
  3: Madd_Temp_addsub0001__or0001  11: Temp<4>           19: registerA<3> 
  4: N_PZ_16                       12: opCode<0>         20: registerB<0> 
  5: N_PZ_17                       13: opCode<1>         21: registerB<1> 
  6: N_PZ_20                       14: opCode<2>         22: registerB<2> 
  7: N_PZ_26                       15: opCode<3>         23: registerB<3> 
  8: N_PZ_28                       16: registerA<0>     

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
carryOut          .......X..X............................. 2       
N_PZ_28           ...X.......XXXX......................... 5       
N_PZ_71           .................X...X.................. 2       
N_PZ_20           ...............X...X.................... 2       
N_PZ_17           ................X...X................... 2       
N_PZ_68           ...XXX.........XX....................... 5       
Temp<2>           X......XXX.............................. 4       
Madd_Temp_addsub0000__or0001 
                  ...XXX.....X...XX....................... 6       
Madd_Temp_addsub0000__or0002 
                  X.XX....XX.......X...X.................. 7       
N_PZ_65           ...........XXX..X....................... 4       
N_PZ_16           ............XXX......................... 3       
N_PZ_26           .X................X...X................. 3       
Temp<4>           .XXX..XX..........X...X................. 7       
Temp<3>           ..XX..XX................................ 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB3_1   29   I/O           
(unused)                      0     FB3_2   28   I/O           
(unused)                      0     FB3_3   27   I/O           
(unused)                      0     FB3_4        (b)           
(unused)                      0     FB3_5        (b)           
(unused)                      0     FB3_6   23   I/O           
(unused)                      0     FB3_7        (b)           
(unused)                      0     FB3_8        (b)           
(unused)                      0     FB3_9        (b)           
(unused)                      0     FB3_10  22   I/O           
(unused)                      0     FB3_11  21   I/O           
(unused)                      0     FB3_12  20   I/O           
(unused)                      0     FB3_13       (b)           
(unused)                      0     FB3_14  19   I/O           
(unused)                      0     FB3_15  18   I/O           
(unused)                      0     FB3_16       (b)           
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB4_1   5    I/O           
(unused)                      0     FB4_2   6    I/O           
(unused)                      0     FB4_3        (b)           
(unused)                      0     FB4_4        (b)           
(unused)                      0     FB4_5        (b)           
(unused)                      0     FB4_6        (b)           
(unused)                      0     FB4_7   8    I/O           
(unused)                      0     FB4_8        (b)           
(unused)                      0     FB4_9        (b)           
(unused)                      0     FB4_10       (b)           
(unused)                      0     FB4_11  12   I/O           
(unused)                      0     FB4_12       (b)           
(unused)                      0     FB4_13  13   I/O           
(unused)                      0     FB4_14  14   I/O           
(unused)                      0     FB4_15  16   I/O           
(unused)                      0     FB4_16       (b)           
*******************************  Equations  ********************************

********** Mapped Logic **********


Madd_Temp_addsub0000__or0001 <= ((N_PZ_16 AND registerA(1) AND NOT N_PZ_17)
	OR (NOT N_PZ_16 AND NOT N_PZ_17 AND N_PZ_20)
	OR (N_PZ_16 AND N_PZ_17 AND registerA(0) AND N_PZ_20)
	OR (N_PZ_16 AND N_PZ_17 AND NOT N_PZ_20 AND opCode(0)));


Madd_Temp_addsub0000__or0002 <= ((registerB(2) AND registerA(2) AND N_PZ_16)
	OR (Madd_Temp_addsub0000__or0001 AND NOT N_PZ_71 AND N_PZ_68)
	OR (NOT N_PZ_16 AND Madd_Temp_addsub0000__or0001 AND 
	NOT Madd_Temp_addsub0001__or0001 AND N_PZ_71));


Madd_Temp_addsub0001__or0001 <= ((NOT registerB(2) AND NOT N_PZ_71)
	OR (registerA(1) AND N_PZ_17 AND N_PZ_71)
	OR (NOT N_PZ_17 AND registerA(0) AND NOT N_PZ_20 AND N_PZ_71));


N_PZ_16 <= (NOT opCode(3) AND NOT opCode(2) AND opCode(1));


N_PZ_17 <= ((registerA(1) AND NOT registerB(1))
	OR (NOT registerA(1) AND registerB(1)));


N_PZ_20 <= ((registerA(0) AND registerB(0))
	OR (NOT registerA(0) AND NOT registerB(0)));


N_PZ_26 <= registerB(3)
	XOR ((registerA(3) AND NOT Madd_Temp_addsub0000__or0002)
	OR (NOT registerA(3) AND Madd_Temp_addsub0000__or0002));


N_PZ_28 <= ((N_PZ_16)
	OR (NOT opCode(3) AND opCode(2) AND NOT opCode(1))
	OR (opCode(3) AND NOT opCode(2) AND NOT opCode(1) AND NOT opCode(0)));


N_PZ_65 <= ((opCode(2) AND opCode(1) AND registerA(1))
	OR (NOT opCode(2) AND NOT opCode(1) AND NOT opCode(0)));


N_PZ_68 <= ((N_PZ_16)
	OR (registerA(1) AND N_PZ_17)
	OR (NOT N_PZ_17 AND registerA(0) AND NOT N_PZ_20));


N_PZ_71 <= ((registerB(2) AND registerA(2))
	OR (NOT registerB(2) AND NOT registerA(2)));

LDCP_Temp0: LDCP port map (Temp(0),Temp_D(0),N_PZ_28,'0','0');
Temp_D(0) <= (NOT N_PZ_20 AND N_PZ_28)
	XOR (N_PZ_16 AND opCode(0) AND N_PZ_28);

LDCP_Temp1: LDCP port map (Temp(1),Temp_D(1),N_PZ_28,'0','0');
Temp_D(1) <= (N_PZ_17 AND N_PZ_28)
	XOR ((N_PZ_16 AND registerA(0) AND N_PZ_20 AND N_PZ_28)
	OR (N_PZ_16 AND NOT N_PZ_20 AND opCode(0) AND N_PZ_28)
	OR (NOT N_PZ_16 AND NOT registerA(0) AND NOT N_PZ_20 AND N_PZ_28));

LDCP_Temp2: LDCP port map (Temp(2),Temp_D(2),N_PZ_28,'0','0');
Temp_D(2) <= (Madd_Temp_addsub0000__or0001 AND N_PZ_28)
	XOR ((N_PZ_71 AND NOT N_PZ_68 AND N_PZ_28)
	OR (NOT N_PZ_71 AND N_PZ_68 AND N_PZ_28));

LDCP_Temp3: LDCP port map (Temp(3),Temp_D(3),N_PZ_28,'0','0');
Temp_D(3) <= (N_PZ_26 AND N_PZ_28)
	XOR (NOT N_PZ_16 AND NOT Madd_Temp_addsub0001__or0001 AND N_PZ_28);

LDCP_Temp4: LDCP port map (Temp(4),Temp_D(4),N_PZ_28,'0','0');
Temp_D(4) <= NOT (((NOT N_PZ_28)
	OR (NOT registerA(3) AND N_PZ_26 AND N_PZ_16)
	OR (NOT registerA(3) AND NOT Madd_Temp_addsub0000__or0002 AND 
	NOT Madd_Temp_addsub0001__or0001)
	OR (N_PZ_26 AND registerB(3) AND 
	NOT Madd_Temp_addsub0000__or0002)
	OR (NOT registerB(3) AND NOT Madd_Temp_addsub0000__or0002 AND 
	N_PZ_16)
	OR (NOT N_PZ_26 AND registerB(3) AND NOT N_PZ_16 AND 
	NOT Madd_Temp_addsub0001__or0001)
	OR (NOT N_PZ_26 AND NOT registerB(3) AND 
	Madd_Temp_addsub0000__or0002 AND NOT N_PZ_16 AND Madd_Temp_addsub0001__or0001)));


carryOut <= (Temp(4) AND N_PZ_28);


dataOut(0) <= ((N_PZ_28 AND Temp(0))
	OR (opCode(3) AND opCode(2) AND NOT opCode(1) AND 
	registerA(1))
	OR (opCode(3) AND NOT opCode(2) AND opCode(1) AND NOT N_PZ_20)
	OR (opCode(3) AND NOT opCode(2) AND opCode(1) AND 
	registerA(0) AND NOT opCode(0))
	OR (NOT opCode(3) AND opCode(2) AND opCode(1) AND 
	registerA(0) AND opCode(0))
	OR (NOT opCode(3) AND opCode(2) AND opCode(1) AND 
	NOT registerA(0) AND NOT opCode(0))
	OR (NOT opCode(3) AND NOT opCode(2) AND NOT opCode(1) AND 
	registerA(0) AND NOT opCode(0))
	OR (NOT opCode(3) AND NOT opCode(2) AND NOT opCode(1) AND 
	NOT registerA(0) AND opCode(0))
	OR (opCode(3) AND NOT opCode(2) AND NOT opCode(1) AND 
	registerA(0) AND registerB(0) AND opCode(0)));


dataOut(1) <= NOT (((N_PZ_28 AND NOT Temp(1))
	OR (NOT registerA(1) AND NOT N_PZ_28 AND N_PZ_65)
	OR (NOT registerA(2) AND opCode(2) AND NOT opCode(1) AND NOT N_PZ_28)
	OR (opCode(3) AND opCode(2) AND opCode(1) AND 
	NOT registerA(0))
	OR (opCode(1) AND NOT registerA(0) AND NOT opCode(0) AND N_PZ_65)
	OR (opCode(3) AND NOT opCode(2) AND opCode(1) AND NOT N_PZ_17 AND 
	opCode(0))
	OR (opCode(3) AND NOT opCode(2) AND NOT opCode(1) AND N_PZ_17 AND 
	NOT N_PZ_65)
	OR (opCode(3) AND NOT opCode(2) AND NOT N_PZ_17 AND NOT registerB(1) AND 
	NOT N_PZ_65)
	OR (NOT opCode(3) AND opCode(2) AND NOT registerA(1) AND 
	registerA(0) AND NOT N_PZ_28)
	OR (NOT opCode(3) AND registerA(1) AND registerA(0) AND 
	NOT N_PZ_28 AND NOT N_PZ_65)
	OR (NOT opCode(3) AND NOT registerA(1) AND NOT registerA(0) AND 
	opCode(0) AND NOT N_PZ_28)));


dataOut(2) <= NOT (((N_PZ_28 AND NOT Temp(2))
	OR (NOT registerA(2) AND NOT opCode(3) AND N_PZ_65)
	OR (NOT registerA(3) AND opCode(3) AND opCode(2) AND NOT N_PZ_65)
	OR (opCode(3) AND opCode(2) AND opCode(1) AND NOT N_PZ_65)
	OR (NOT registerB(2) AND opCode(3) AND NOT opCode(2) AND N_PZ_71 AND 
	NOT N_PZ_65)
	OR (NOT registerA(2) AND NOT opCode(3) AND NOT registerA(1) AND 
	registerA(0) AND NOT N_PZ_28)
	OR (NOT registerA(2) AND NOT opCode(3) AND NOT registerA(0) AND 
	opCode(0) AND NOT N_PZ_28)
	OR (opCode(3) AND NOT opCode(2) AND opCode(1) AND opCode(0) AND 
	N_PZ_71)
	OR (opCode(3) AND NOT opCode(2) AND NOT opCode(1) AND NOT N_PZ_71 AND 
	NOT N_PZ_65)
	OR (registerA(2) AND NOT opCode(3) AND registerA(1) AND 
	registerA(0) AND NOT N_PZ_28 AND NOT N_PZ_65)
	OR (registerA(2) AND opCode(2) AND opCode(1) AND 
	NOT registerA(0) AND NOT opCode(0) AND NOT N_PZ_65)));


dataOut(3) <= ((N_PZ_28 AND Temp(3))
	OR (registerA(3) AND NOT opCode(3) AND N_PZ_65)
	OR (registerA(3) AND registerA(2) AND opCode(2) AND 
	opCode(1))
	OR (registerA(2) AND opCode(3) AND opCode(2) AND 
	opCode(1))
	OR (registerA(3) AND NOT registerB(3) AND opCode(3) AND 
	NOT opCode(2) AND opCode(1))
	OR (registerA(3) AND NOT registerA(2) AND NOT opCode(3) AND 
	NOT opCode(2) AND NOT opCode(1))
	OR (registerA(3) AND opCode(3) AND NOT opCode(2) AND 
	opCode(1) AND NOT opCode(0))
	OR (registerA(3) AND NOT opCode(3) AND opCode(2) AND 
	opCode(1) AND registerA(0))
	OR (registerA(3) AND NOT opCode(3) AND opCode(2) AND 
	opCode(1) AND opCode(0))
	OR (registerA(3) AND NOT opCode(3) AND NOT opCode(2) AND 
	NOT opCode(1) AND NOT registerA(1))
	OR (registerA(3) AND NOT opCode(3) AND NOT opCode(2) AND 
	NOT opCode(1) AND NOT registerA(0))
	OR (NOT registerA(3) AND registerB(3) AND opCode(3) AND 
	NOT opCode(2) AND opCode(1))
	OR (registerA(3) AND registerB(3) AND opCode(3) AND 
	NOT opCode(2) AND NOT opCode(1) AND opCode(0))
	OR (NOT registerA(3) AND registerA(2) AND NOT opCode(3) AND 
	NOT opCode(2) AND NOT opCode(1) AND registerA(1) AND registerA(0) AND 
	opCode(0))
	OR (NOT registerA(3) AND NOT registerA(2) AND NOT opCode(3) AND 
	opCode(2) AND opCode(1) AND NOT registerA(1) AND NOT registerA(0) AND 
	NOT opCode(0)));


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C64A-7-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XC2C64A-7-VQ44      29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 registerB<1>                     23 KPR                           
  2 registerB<2>                     24 TDO                           
  3 registerB<3>                     25 GND                           
  4 GND                              26 VCCIO-1.8                     
  5 KPR                              27 KPR                           
  6 KPR                              28 KPR                           
  7 VCCIO-1.8                        29 KPR                           
  8 KPR                              30 opCode<3>                     
  9 TDI                              31 opCode<2>                     
 10 TMS                              32 opCode<1>                     
 11 TCK                              33 opCode<0>                     
 12 KPR                              34 dataOut<0>                    
 13 KPR                              35 VCCAUX                        
 14 KPR                              36 dataOut<1>                    
 15 VCC                              37 dataOut<3>                    
 16 KPR                              38 dataOut<2>                    
 17 GND                              39 carryOut                      
 18 KPR                              40 registerA<0>                  
 19 KPR                              41 registerA<1>                  
 20 KPR                              42 registerA<2>                  
 21 KPR                              43 registerA<3>                  
 22 KPR                              44 registerB<0>                  


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c64a-7-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
