Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 1354a8c5838f4d72a317d8073ced87d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot UART_Wrapper_TB_behav xil_defaultlib.UART_Wrapper_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'opTxReady' might have multiple concurrent drivers [C:/Users/Dayalan/Desktop/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/imports/Counter/UART_wrapper_TB.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Dayalan/Desktop/UCT-FPGA-Course-2022/dnair_project/dnair_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Dayalan/Desktop/UCT-FPGA-Course-2022/dnair_project/dnair_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.Structures
Compiling module xil_defaultlib.UART_default
Compiling module xil_defaultlib.UART_Packets
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.UART_wrapper
Compiling module xil_defaultlib.UART_Wrapper_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_Wrapper_TB_behav
