# 4-Bit Adder in Verilog

This project demonstrates the implementation of a 4-bit adder in Verilog using three different modelling styles: **behavioral**, **dataflow**, and **structural**. Each implementation is accompanied by a corresponding testbench for simulation and verification.

## ğŸ“ Repository Structure

â”œâ”€â”€ behavioural/
â”‚   â”œâ”€â”€ 4-bit adder behavioural.png         # Simulation waveform
â”‚   â”œâ”€â”€ adder_behavioural.v                 # Verilog code - Behavioral modeling
â”‚   â””â”€â”€ testbench_behavioural.v             # Testbench for behavioral model

â”œâ”€â”€ dataflow/
â”‚   â”œâ”€â”€ 4-bit adder dataflow.png            # Simulation waveform
â”‚   â”œâ”€â”€ adder_dataflow.v                    # Verilog code - Dataflow modeling
â”‚   â””â”€â”€ testbench_dataflow.v                # Testbench for dataflow model

â”œâ”€â”€ structural/
â”‚   â”œâ”€â”€ 4-bit adder structural.png          # Simulation waveform
â”‚   â”œâ”€â”€ adder_structural.v                  # Verilog code - Structural modeling
â”‚   â””â”€â”€ testbench_structural.v              # Testbench for structural model

â”œâ”€â”€ README.md                               # Project overview and usage instructions
â””â”€â”€ adder.pdf                               # Lab report documentation


## ğŸ’¡ Description

Each Verilog file implements a 4-bit binary adder which performs the addition of two 4-bit inputs and produces a 4-bit sum and a carry-out. The testbenches apply a set of inputs and verify the correctness of the outputs via simulation.

## ğŸ› ï¸ Modeling Styles

- **Behavioral Modeling**: High-level description using procedural blocks.
- **Dataflow Modeling**: Describes the flow of data using continuous assignments.
- **Structural Modeling**: Builds the adder by interconnecting lower-level components like full adders.

## â–¶ï¸ How to Run

1. Clone the repository.
2. Use any Verilog simulator (like ModelSim, XSIM, Icarus Verilog).
3. Compile and simulate the testbench files:
   ```bash
   iverilog -o test_behavioural testbench_behavioural.v adder_behavioural.v
   vvp test_behavioural

Replace filenames to simulate other modeling styles.
ğŸ“š References

    Digital Design by M. Morris Mano

    Verilog HDL by Samir Palnitkar

ğŸ‘¤ Author

Madhu Krishnan A P
