<stg><name>conv1_Pipeline_EXPORT_ROW_L</name>


<trans_list>

<trans id="140" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index_i42 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index_i42"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %bh_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bh_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten89 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten89"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %bout = alloca i32 1

]]></Node>
<StgValue><ssdm name="bout"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten120 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten120"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:5 %sext_ln158_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %sext_ln158

]]></Node>
<StgValue><ssdm name="sext_ln158_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap

]]></Node>
<StgValue><ssdm name="output_ftmap_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:7 %trunc_ln141_mid2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln141_mid2

]]></Node>
<StgValue><ssdm name="trunc_ln141_mid2_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="19">
<![CDATA[
newFuncRoot:8 %sext_ln158_cast = sext i19 %sext_ln158_read

]]></Node>
<StgValue><ssdm name="sext_ln158_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_13, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_16, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i15 0, i15 %indvar_flatten120

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i4 0, i4 %bout

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i12 0, i12 %indvar_flatten89

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i4 0, i4 %bh_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i8 0, i8 %loop_index_i42

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %load-store-loop.i43

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
load-store-loop.i43:0 %first_iter_0 = phi i1 1, void %newFuncRoot, i1 %or_ln159_2, void %new.latch.load-store-loop.i43.split

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
load-store-loop.i43:1 %first_iter_01 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.load-store-loop.i43.split

]]></Node>
<StgValue><ssdm name="first_iter_01"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
load-store-loop.i43:2 %bh = load i4 %bh_1

]]></Node>
<StgValue><ssdm name="bh"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
load-store-loop.i43:3 %indvar_flatten89_load = load i12 %indvar_flatten89

]]></Node>
<StgValue><ssdm name="indvar_flatten89_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
load-store-loop.i43:4 %indvar_flatten120_load = load i15 %indvar_flatten120

]]></Node>
<StgValue><ssdm name="indvar_flatten120_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="4">
<![CDATA[
load-store-loop.i43:5 %trunc_ln159 = trunc i4 %bh

]]></Node>
<StgValue><ssdm name="trunc_ln159"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
load-store-loop.i43:6 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %bh, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop.i43:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
load-store-loop.i43:8 %icmp_ln158 = icmp_eq  i15 %indvar_flatten120_load, i15 30600

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
load-store-loop.i43:9 %add_ln158_4 = add i15 %indvar_flatten120_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln158_4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.i43:10 %br_ln158 = br i1 %icmp_ln158, void %for.inc64.i, void %BW.i47.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc64.i:0 %loop_index_i42_load = load i8 %loop_index_i42

]]></Node>
<StgValue><ssdm name="loop_index_i42_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc64.i:1 %bout_load = load i4 %bout

]]></Node>
<StgValue><ssdm name="bout_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc64.i:2 %add_ln158 = add i4 %bout_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc64.i:5 %icmp_ln159 = icmp_eq  i12 %indvar_flatten89_load, i12 3825

]]></Node>
<StgValue><ssdm name="icmp_ln159"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc64.i:6 %select_ln158 = select i1 %icmp_ln159, i4 0, i4 %bh

]]></Node>
<StgValue><ssdm name="select_ln158"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.i:7 %or_ln158 = or i1 %icmp_ln159, i1 %first_iter_01

]]></Node>
<StgValue><ssdm name="or_ln158"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc64.i:8 %select_ln158_1 = select i1 %icmp_ln159, i4 %add_ln158, i4 %bout_load

]]></Node>
<StgValue><ssdm name="select_ln158_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="4">
<![CDATA[
for.inc64.i:9 %zext_ln158 = zext i4 %select_ln158_1

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64.i:10 %add_ln158_1 = add i6 %zext_ln158, i6 %trunc_ln141_mid2_read

]]></Node>
<StgValue><ssdm name="add_ln158_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="6">
<![CDATA[
for.inc64.i:11 %zext_ln158_1 = zext i6 %add_ln158_1

]]></Node>
<StgValue><ssdm name="zext_ln158_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc64.i:12 %mul_ln158 = mul i24 %zext_ln158_1, i24 260100

]]></Node>
<StgValue><ssdm name="mul_ln158"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="24">
<![CDATA[
for.inc64.i:13 %zext_ln158_2 = zext i24 %mul_ln158

]]></Node>
<StgValue><ssdm name="zext_ln158_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc64.i:14 %add_ln158_2 = add i64 %zext_ln158_2, i64 %output_ftmap_read

]]></Node>
<StgValue><ssdm name="add_ln158_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc64.i:15 %add_ln158_3 = add i64 %add_ln158_2, i64 %sext_ln158_cast

]]></Node>
<StgValue><ssdm name="add_ln158_3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc64.i:16 %sext_ln159_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln158_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln159_mid2_v"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc64.i:18 %select_ln158_2 = select i1 %icmp_ln159, i3 0, i3 %trunc_ln159

]]></Node>
<StgValue><ssdm name="select_ln158_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.i:19 %xor_ln158_1 = xor i1 %icmp_ln159, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln158_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.i:20 %and_ln158_1 = and i1 %tmp, i1 %xor_ln158_1

]]></Node>
<StgValue><ssdm name="and_ln158_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.i:22 %xor_ln158 = xor i1 %icmp_ln159, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln158"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc64.i:23 %exitcond142251005 = icmp_eq  i8 %loop_index_i42_load, i8 255

]]></Node>
<StgValue><ssdm name="exitcond142251005"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.i:24 %and_ln158 = and i1 %exitcond142251005, i1 %xor_ln158

]]></Node>
<StgValue><ssdm name="and_ln158"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc64.i:25 %add_ln159 = add i4 %select_ln158, i4 1

]]></Node>
<StgValue><ssdm name="add_ln159"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.i:27 %or_ln159 = or i1 %and_ln158, i1 %or_ln158

]]></Node>
<StgValue><ssdm name="or_ln159"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.i:28 %or_ln159_1 = or i1 %and_ln158, i1 %icmp_ln159

]]></Node>
<StgValue><ssdm name="or_ln159_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc64.i:29 %select_ln159 = select i1 %or_ln159_1, i8 0, i8 %loop_index_i42_load

]]></Node>
<StgValue><ssdm name="select_ln159"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="4">
<![CDATA[
for.inc64.i:30 %trunc_ln159_1 = trunc i4 %add_ln159

]]></Node>
<StgValue><ssdm name="trunc_ln159_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc64.i:31 %select_ln159_1 = select i1 %and_ln158, i3 %trunc_ln159_1, i3 %select_ln158_2

]]></Node>
<StgValue><ssdm name="select_ln159_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc64.i:32 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %add_ln159, i32 3

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc64.i:33 %select_ln159_2 = select i1 %and_ln158, i1 %tmp_17, i1 %and_ln158_1

]]></Node>
<StgValue><ssdm name="select_ln159_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="4">
<![CDATA[
for.inc64.i:34 %empty_101 = trunc i4 %select_ln158_1

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="4" op_3_bw="1">
<![CDATA[
for.inc64.i:35 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i4.i1, i1 0, i4 %select_ln158_1, i1 %select_ln159_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="6">
<![CDATA[
for.inc64.i:36 %tmp_38_cast = zext i6 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="1" op_3_bw="8">
<![CDATA[
for.inc64.i:37 %p_shl4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i1.i8, i3 %empty_101, i1 %select_ln159_2, i8 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc64.i:38 %empty_102 = sub i12 %p_shl4, i12 %tmp_38_cast

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.i:40 %xor_ln159 = xor i1 %exitcond142251005, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln159"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.i:41 %and_ln159 = and i1 %first_iter_0, i1 %xor_ln159

]]></Node>
<StgValue><ssdm name="and_ln159"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.i:42 %or_ln159_2 = or i1 %icmp_ln159, i1 %and_ln159

]]></Node>
<StgValue><ssdm name="or_ln159_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc64.i:43 %select_ln159_3 = select i1 %and_ln158, i4 %add_ln159, i4 %select_ln158

]]></Node>
<StgValue><ssdm name="select_ln159_3"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="8">
<![CDATA[
for.inc64.i:44 %select_ln159_cast = zext i8 %select_ln159

]]></Node>
<StgValue><ssdm name="select_ln159_cast"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc64.i:45 %empty_103 = add i12 %empty_102, i12 %select_ln159_cast

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="12">
<![CDATA[
for.inc64.i:46 %p_cast1 = zext i12 %empty_103

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.i:47 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.i:48 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.i:49 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.i:50 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.i:51 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.i:52 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.i:53 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.i:54 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc64.i:55 %br_ln159 = br i1 %or_ln159, void %load-store-loop.i43.split, void %new.body.for.body50.i

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="or_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
new.body.for.body50.i:0 %br_ln159 = br i1 %or_ln159_2, void %for.first.iter.load-store-loop.i43, void %for.first.iter.for.body50.i

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="or_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.load-store-loop.i43:0 %br_ln0 = br void %load-store-loop.i43.split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="12">
<![CDATA[
load-store-loop.i43.split:0 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="12">
<![CDATA[
load-store-loop.i43.split:1 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="12">
<![CDATA[
load-store-loop.i43.split:2 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="12">
<![CDATA[
load-store-loop.i43.split:3 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="12">
<![CDATA[
load-store-loop.i43.split:4 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="12">
<![CDATA[
load-store-loop.i43.split:5 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="12">
<![CDATA[
load-store-loop.i43.split:6 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="12">
<![CDATA[
load-store-loop.i43.split:7 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.i43.split:12 %empty_98 = add i8 %select_ln159, i8 1

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.i43.split:13 %empty_99 = icmp_eq  i8 %empty_98, i8 255

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop.i43.split:14 %icmp_ln159_1 = icmp_eq  i4 %select_ln159_3, i4 14

]]></Node>
<StgValue><ssdm name="icmp_ln159_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.i43.split:15 %br_ln159 = br i1 %empty_99, void %new.latch.load-store-loop.i43.split, void %last.iter.load-store-loop.i43.split

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="empty_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.load-store-loop.i43.split:0 %br_ln159 = br i1 %icmp_ln159_1, void %new.latch.for.inc61.i, void %last.iter.for.inc61.i

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="empty_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc61.i:0 %br_ln0 = br void %new.latch.load-store-loop.i43.split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
new.latch.load-store-loop.i43.split:0 %add_ln159_1 = add i12 %indvar_flatten89_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln159_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
new.latch.load-store-loop.i43.split:1 %select_ln159_4 = select i1 %icmp_ln159, i12 1, i12 %add_ln159_1

]]></Node>
<StgValue><ssdm name="select_ln159_4"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.load-store-loop.i43.split:2 %store_ln158 = store i15 %add_ln158_4, i15 %indvar_flatten120

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.load-store-loop.i43.split:3 %store_ln158 = store i4 %select_ln158_1, i4 %bout

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.load-store-loop.i43.split:4 %store_ln159 = store i12 %select_ln159_4, i12 %indvar_flatten89

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.load-store-loop.i43.split:5 %store_ln159 = store i4 %select_ln159_3, i4 %bh_1

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.load-store-loop.i43.split:6 %store_ln159 = store i8 %empty_98, i8 %loop_index_i42

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
new.latch.load-store-loop.i43.split:7 %br_ln0 = br void %load-store-loop.i43

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc64.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @EXPORT_ROW_L_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc64.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30600, i64 30600, i64 30600

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="62">
<![CDATA[
for.inc64.i:17 %sext_ln158_1 = sext i62 %sext_ln159_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln158_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc64.i:21 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc64.i:26 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_L_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc64.i:39 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln159" val="1"/>
<literal name="or_ln159_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.first.iter.for.body50.i:0 %i2_addr94 = getelementptr i32 %i2, i64 %sext_ln158_1

]]></Node>
<StgValue><ssdm name="i2_addr94"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln159" val="1"/>
<literal name="or_ln159_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.for.body50.i:1 %empty_100 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i2_addr94, i32 3825

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln159" val="1"/>
<literal name="or_ln159_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.body50.i:2 %br_ln159 = br void %for.first.iter.load-store-loop.i43

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="12">
<![CDATA[
load-store-loop.i43.split:0 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="12">
<![CDATA[
load-store-loop.i43.split:1 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="12">
<![CDATA[
load-store-loop.i43.split:2 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="12">
<![CDATA[
load-store-loop.i43.split:3 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="12">
<![CDATA[
load-store-loop.i43.split:4 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="12">
<![CDATA[
load-store-loop.i43.split:5 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="12">
<![CDATA[
load-store-loop.i43.split:6 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="12">
<![CDATA[
load-store-loop.i43.split:7 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
load-store-loop.i43.split:8 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15, i3 %select_ln159_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
load-store-loop.i43.split:10 %i2_addr93 = getelementptr i32 %i2, i64 %sext_ln158_1

]]></Node>
<StgValue><ssdm name="i2_addr93"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
load-store-loop.i43.split:9 %empty_97 = bitcast i32 %tmp_4

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
load-store-loop.i43.split:11 %write_ln159 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %i2_addr93, i32 %empty_97, i4 15

]]></Node>
<StgValue><ssdm name="write_ln159"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="133" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_99" val="1"/>
<literal name="icmp_ln159_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.inc61.i:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr93

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="134" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_99" val="1"/>
<literal name="icmp_ln159_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.inc61.i:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr93

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="135" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_99" val="1"/>
<literal name="icmp_ln159_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.inc61.i:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr93

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="136" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_99" val="1"/>
<literal name="icmp_ln159_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.inc61.i:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr93

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0">
<![CDATA[
BW.i47.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="137" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_99" val="1"/>
<literal name="icmp_ln159_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.inc61.i:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr93

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_99" val="1"/>
<literal name="icmp_ln159_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc61.i:1 %br_ln0 = br void %new.latch.for.inc61.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
