# Design-and-verification-of-16-8-Asynchronous-FIFO-in-verilog