{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589105396429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589105396445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 10 13:09:56 2020 " "Processing started: Sun May 10 13:09:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589105396445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589105396445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589105396445 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589105396744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589105396744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1 " "Found entity 1: demux1" {  } { { "demux1.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/demux1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589105403292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589105403292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux2 " "Found entity 1: demux2" {  } { { "demux2.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/demux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589105403293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589105403293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_instr.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_instr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_instr " "Found entity 1: ram_instr" {  } { { "ram_instr.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/ram_instr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589105403294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589105403294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programcounter " "Found entity 1: programcounter" {  } { { "programcounter.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/programcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589105403295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589105403295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osscon.v 1 1 " "Found 1 design units, including 1 entities, in source file osscon.v" { { "Info" "ISGN_ENTITY_NAME" "1 osscon " "Found entity 1: osscon" {  } { { "osscon.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/osscon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589105403296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589105403296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "freq_div.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/freq_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589105403297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589105403297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589105403298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589105403298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "to_pc top.v(36) " "Verilog HDL Implicit Net warning at top.v(36): created implicit net for \"to_pc\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589105403298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_address top.v(40) " "Verilog HDL Implicit Net warning at top.v(40): created implicit net for \"read_address\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589105403298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589105403313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1 demux1:dmx1 " "Elaborating entity \"demux1\" for hierarchy \"demux1:dmx1\"" {  } { { "top.v" "dmx1" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589105403313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux2 demux2:dmx2 " "Elaborating entity \"demux2\" for hierarchy \"demux2:dmx2\"" {  } { { "top.v" "dmx2" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589105403313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osscon osscon:oss " "Elaborating entity \"osscon\" for hierarchy \"osscon:oss\"" {  } { { "top.v" "oss" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589105403313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler prescaler:circuit " "Elaborating entity \"prescaler\" for hierarchy \"prescaler:circuit\"" {  } { { "top.v" "circuit" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589105403313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 freq_div.v(25) " "Verilog HDL assignment warning at freq_div.v(25): truncated value with size 32 to match size of target (2)" {  } { { "freq_div.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/freq_div.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589105403313 "|top|prescaler:circuit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 freq_div.v(39) " "Verilog HDL assignment warning at freq_div.v(39): truncated value with size 32 to match size of target (4)" {  } { { "freq_div.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/freq_div.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589105403313 "|top|prescaler:circuit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 freq_div.v(53) " "Verilog HDL assignment warning at freq_div.v(53): truncated value with size 32 to match size of target (8)" {  } { { "freq_div.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/freq_div.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589105403313 "|top|prescaler:circuit"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "freq_div.v(13) " "Verilog HDL Case Statement warning at freq_div.v(13): case item expression covers a value already covered by a previous case item" {  } { { "freq_div.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/freq_div.v" 13 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1589105403313 "|top|prescaler:circuit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programcounter programcounter:pc " "Elaborating entity \"programcounter\" for hierarchy \"programcounter:pc\"" {  } { { "top.v" "pc" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589105403329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 programcounter.v(10) " "Verilog HDL assignment warning at programcounter.v(10): truncated value with size 32 to match size of target (4)" {  } { { "programcounter.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/programcounter.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589105403329 "|top|programcounter:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_instr ram_instr:ram " "Elaborating entity \"ram_instr\" for hierarchy \"ram_instr:ram\"" {  } { { "top.v" "ram" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589105403329 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ossconout\[2\] " "Net \"ossconout\[2\]\" is missing source, defaulting to GND" {  } { { "top.v" "ossconout\[2\]" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589105403345 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589105403345 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ossconout\[2\] " "Net \"ossconout\[2\]\" is missing source, defaulting to GND" {  } { { "top.v" "ossconout\[2\]" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589105403345 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589105403345 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ossconout\[2\] " "Net \"ossconout\[2\]\" is missing source, defaulting to GND" {  } { { "top.v" "ossconout\[2\]" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589105403345 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589105403345 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589105403580 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instructions\[0\] GND " "Pin \"instructions\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589105403596 "|top|instructions[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructions\[1\] GND " "Pin \"instructions\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589105403596 "|top|instructions[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructions\[2\] GND " "Pin \"instructions\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589105403596 "|top|instructions[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructions\[3\] GND " "Pin \"instructions\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589105403596 "|top|instructions[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589105403596 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589105403596 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589105403714 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589105403714 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589105403768 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589105403768 "|top|rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "save_n " "No output dependent on input pin \"save_n\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589105403768 "|top|save_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel " "No output dependent on input pin \"sel\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589105403768 "|top|sel"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[0\] " "No output dependent on input pin \"data\[0\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589105403768 "|top|data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[1\] " "No output dependent on input pin \"data\[1\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589105403768 "|top|data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[2\] " "No output dependent on input pin \"data\[2\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589105403768 "|top|data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[3\] " "No output dependent on input pin \"data\[3\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589105403768 "|top|data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_addr\[0\] " "No output dependent on input pin \"wr_addr\[0\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589105403768 "|top|wr_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_addr\[1\] " "No output dependent on input pin \"wr_addr\[1\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589105403768 "|top|wr_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_addr\[2\] " "No output dependent on input pin \"wr_addr\[2\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589105403768 "|top|wr_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_addr\[3\] " "No output dependent on input pin \"wr_addr\[3\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589105403768 "|top|wr_addr[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1589105403768 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589105403768 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589105403768 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589105403768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589105403809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 10 13:10:03 2020 " "Processing ended: Sun May 10 13:10:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589105403809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589105403809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589105403809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589105403809 ""}
