{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570641609513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570641609519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 12:20:09 2019 " "Processing started: Wed Oct 09 12:20:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570641609519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570641609519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SumRes -c SumRes " "Command: quartus_map --read_settings_files=on --write_settings_files=off SumRes -c SumRes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570641609519 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570641610023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570641610023 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sumres.vhd 2 1 " "Using design file sumres.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SumRes-Beh " "Found design unit 1: SumRes-Beh" {  } { { "sumres.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/FPGA sum_Rest/sumres.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570641621266 ""} { "Info" "ISGN_ENTITY_NAME" "1 SumRes " "Found entity 1: SumRes" {  } { { "sumres.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/FPGA sum_Rest/sumres.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570641621266 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570641621266 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SumRes " "Elaborating entity \"SumRes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570641621271 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladd.vhd 2 1 " "Using design file fulladd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladd-Beh " "Found design unit 1: Fulladd-Beh" {  } { { "fulladd.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/FPGA sum_Rest/fulladd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570641621685 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladd " "Found entity 1: Fulladd" {  } { { "fulladd.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/FPGA sum_Rest/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570641621685 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570641621685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdd FullAdd:U0 " "Elaborating entity \"FullAdd\" for hierarchy \"FullAdd:U0\"" {  } { { "sumres.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/FPGA sum_Rest/sumres.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570641621686 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U0 HalfAdd " "Node instance \"U0\" instantiates undefined entity \"HalfAdd\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "fulladd.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/FPGA sum_Rest/fulladd.vhd" 27 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570641621788 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U1 HalfAdd " "Node instance \"U1\" instantiates undefined entity \"HalfAdd\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "fulladd.vhd" "U1" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/FPGA sum_Rest/fulladd.vhd" 28 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570641621788 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U0 HalfAdd " "Node instance \"U0\" instantiates undefined entity \"HalfAdd\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "fulladd.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/FPGA sum_Rest/fulladd.vhd" 27 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570641621788 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U1 HalfAdd " "Node instance \"U1\" instantiates undefined entity \"HalfAdd\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "fulladd.vhd" "U1" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/FPGA sum_Rest/fulladd.vhd" 28 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570641621788 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U0 HalfAdd " "Node instance \"U0\" instantiates undefined entity \"HalfAdd\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "fulladd.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/FPGA sum_Rest/fulladd.vhd" 27 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570641621788 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U1 HalfAdd " "Node instance \"U1\" instantiates undefined entity \"HalfAdd\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "fulladd.vhd" "U1" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/FPGA sum_Rest/fulladd.vhd" 28 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570641621789 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U0 HalfAdd " "Node instance \"U0\" instantiates undefined entity \"HalfAdd\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "fulladd.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/FPGA sum_Rest/fulladd.vhd" 27 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570641621789 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U1 HalfAdd " "Node instance \"U1\" instantiates undefined entity \"HalfAdd\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "fulladd.vhd" "U1" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/FPGA sum_Rest/fulladd.vhd" 28 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570641621789 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570641621987 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 09 12:20:21 2019 " "Processing ended: Wed Oct 09 12:20:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570641621987 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570641621987 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570641621987 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570641621987 ""}
