/*
Matthew Crump
ECE5710, Fall 2022
The Stupid MAchine, a 1-Bit Processor
Test Bench
Tests for the OneBitProcessor and associated sun-modules
*/
`timescale 1 ns / 100 ps

module OneBitProcessor_tb;
	// inputs to the DUT
	reg clk;
	reg reset;
	reg [1:0] input_signals;
	// outputs from the DUT
	
	