module X {
    gates:
        a,
        b,
        c,
        d,

    connections:
        a --> L --> b
        c --> LL --> d
}