#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Mar  6 09:51:28 2023
# Process ID: 2372
# Current directory: C:/Users/EEuser/Desktop/full_adder_1bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3096 C:\Users\EEuser\Desktop\full_adder_1bit\full_adder_1bit.xpr
# Log file: C:/Users/EEuser/Desktop/full_adder_1bit/vivado.log
# Journal file: C:/Users/EEuser/Desktop/full_adder_1bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1071.574 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: full_adder_4bits
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1524.449 ; gain = 229.809
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'full_adder_4bits' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:44]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut0' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:58]
INFO: [Synth 8-638] synthesizing module 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1bit' (1#1) [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:43]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut1' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:59]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut2' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:60]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut3' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:61]
ERROR: [Synth 8-97] array index 4 out of range [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:61]
ERROR: [Synth 8-285] failed synthesizing module 'full_adder_4bits' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1573.918 ; gain = 279.277
---------------------------------------------------------------------------------
RTL Elaboration failed
8 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_adder_4bits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj full_adder_4bits_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder_1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder_4bits'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim'
"xelab -wto 0b81bf33ce754ba9bb772e03f30a47e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_adder_4bits_behav xil_defaultlib.full_adder_4bits -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 0b81bf33ce754ba9bb772e03f30a47e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_adder_4bits_behav xil_defaultlib.full_adder_4bits -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-923] index value <4> is out of range [3:0] of array <ci> [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:61]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit full_adder_4bits in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: full_adder_4bits
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1573.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'full_adder_4bits' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:44]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut0' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:58]
INFO: [Synth 8-638] synthesizing module 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1bit' (1#1) [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:43]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut1' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:59]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut2' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:60]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut3' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:61]
ERROR: [Synth 8-97] array index 4 out of range [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:61]
ERROR: [Synth 8-285] failed synthesizing module 'full_adder_4bits' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.422 ; gain = 31.504
---------------------------------------------------------------------------------
RTL Elaboration failed
7 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: full_adder_4bits
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1605.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'full_adder_4bits' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:44]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut0' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:58]
INFO: [Synth 8-638] synthesizing module 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1bit' (1#1) [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:43]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut1' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:59]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut2' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:60]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut3' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:61]
ERROR: [Synth 8-97] array index 4 out of range [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:61]
ERROR: [Synth 8-285] failed synthesizing module 'full_adder_4bits' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1607.398 ; gain = 1.977
---------------------------------------------------------------------------------
RTL Elaboration failed
7 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: full_adder_4bits
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1611.988 ; gain = 4.590
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'full_adder_4bits' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:44]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut0' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:58]
INFO: [Synth 8-638] synthesizing module 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1bit' (1#1) [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:43]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut1' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:59]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut2' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:60]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut3' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:61]
ERROR: [Synth 8-97] array index 4 out of range [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:61]
ERROR: [Synth 8-285] failed synthesizing module 'full_adder_4bits' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1613.602 ; gain = 6.203
---------------------------------------------------------------------------------
RTL Elaboration failed
7 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: full_adder_4bits
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1613.602 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'full_adder_4bits' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:44]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut0' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:58]
INFO: [Synth 8-638] synthesizing module 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1bit' (1#1) [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:43]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut1' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:59]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut2' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:60]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut3' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:61]
ERROR: [Synth 8-97] array index 4 out of range [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:61]
ERROR: [Synth 8-285] failed synthesizing module 'full_adder_4bits' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1613.602 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
7 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
reset_run synth_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_adder_4bits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj full_adder_4bits_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder_1bit'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim'
"xelab -wto 0b81bf33ce754ba9bb772e03f30a47e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_adder_4bits_behav xil_defaultlib.full_adder_4bits -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 0b81bf33ce754ba9bb772e03f30a47e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_adder_4bits_behav xil_defaultlib.full_adder_4bits -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-923] index value <4> is out of range [3:0] of array <ci> [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:61]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit full_adder_4bits in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_adder_4bits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj full_adder_4bits_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim'
"xelab -wto 0b81bf33ce754ba9bb772e03f30a47e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_adder_4bits_behav xil_defaultlib.full_adder_4bits -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 0b81bf33ce754ba9bb772e03f30a47e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_adder_4bits_behav xil_defaultlib.full_adder_4bits -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-923] index value <4> is out of range [3:0] of array <ci> [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:61]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit full_adder_4bits in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: full_adder_4bits
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1640.805 ; gain = 18.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'full_adder_4bits' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:44]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut0' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:58]
INFO: [Synth 8-638] synthesizing module 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1bit' (1#1) [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:43]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut1' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:59]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut2' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:60]
INFO: [Synth 8-3491] module 'full_adder_1bit' declared at 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_1bit.vhd:34' bound to instance 'uut3' of component 'full_adder_1bit' [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'full_adder_4bits' (2#1) [C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1640.805 ; gain = 18.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1643.715 ; gain = 21.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1643.715 ; gain = 21.320
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1643.715 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1752.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1752.625 ; gain = 130.230
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1752.625 ; gain = 130.230
file mkdir C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sim_1/new/testbench full_adder_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sim_1/new/testbench full_adder_tb.vhd}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sim_1/new/testbench full_adder_tb.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sim_1/new/testbench full_adder_tb.vhd}}
file delete -force {C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sim_1/new/testbench full_adder_tb.vhd}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sim_1/new/full_adder_tb.vhd w ]
add_files -fileset sim_1 C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sim_1/new/full_adder_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj full_adder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sources_1/new/full_adder_4bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder_4bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sim_1/new/full_adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim'
"xelab -wto 0b81bf33ce754ba9bb772e03f30a47e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_adder_tb_behav xil_defaultlib.full_adder_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 0b81bf33ce754ba9bb772e03f30a47e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_adder_tb_behav xil_defaultlib.full_adder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.full_adder_1bit [full_adder_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder_4bits [full_adder_4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder_tb
Built simulation snapshot full_adder_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim/xsim.dir/full_adder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar  6 10:26:36 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "full_adder_tb_behav -key {Behavioral:sim_1:Functional:full_adder_tb} -tclbatch {full_adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source full_adder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'full_adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1817.910 ; gain = 14.516
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj full_adder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sim_1/new/full_adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim'
"xelab -wto 0b81bf33ce754ba9bb772e03f30a47e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_adder_tb_behav xil_defaultlib.full_adder_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 0b81bf33ce754ba9bb772e03f30a47e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_adder_tb_behav xil_defaultlib.full_adder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.full_adder_1bit [full_adder_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder_4bits [full_adder_4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder_tb
Built simulation snapshot full_adder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "full_adder_tb_behav -key {Behavioral:sim_1:Functional:full_adder_tb} -tclbatch {full_adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source full_adder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'full_adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1828.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  6 10:33:28 2023...
