0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.sim/sim_matteo/synth/func/xsim/tb_middleRST_func_synth.vhd,1678440996,vhdl,,,,demux;fsm;project_reti_logiche;reg_in,,,,,,,,
C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sim_matteo/tbmatteo1_middleRST.vhd,1677871935,vhdl,,,,tb_middlerst,,,,,,,,
