// Seed: 1563635253
module module_0 (
    input  tri0 id_0,
    output wand id_1
);
  logic id_3;
  assign id_3 = -1 | -1;
  wire id_4;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    output wor id_2,
    input wor id_3,
    input tri id_4,
    output uwire id_5
    , id_7
);
  supply0 id_8;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.id_1 = 0;
  assign id_8 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8[-1 :-1],
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input logic [7:0] id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_17;
  logic id_18;
endmodule
module module_3 (
    id_1[-1 : 1'b0],
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_6,
      id_4,
      id_4,
      id_1,
      id_4,
      id_6,
      id_6,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3
  );
  output wire id_2;
  input logic [7:0] id_1;
endmodule
